Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "xst_c09f12_01.prj"
Input Format                       : mixed

---- Target Parameters
Output File Name                   : "c09f12_01_cw.ngc"
Output Format                      : NGC
Target Device                      : xc5vsx95t-1ff1136

---- Source Options
Entity Name                        : c09f12_01_cw
Top Module Name                    : c09f12_01_cw
Automatic Register Balancing       : no

---- Target Options
Add IO Buffers                     : NO
Pack IO Registers into IOBs        : Auto

---- General Options
Keep Hierarchy                     : NO
Bus Delimiter                      : ()
Hierarchy Separator                : /

---- Other Options
report_timing_constraint_problems  : warning

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" in Library work.
Entity <cntr_11_0_48e1762367ed2904> compiled.
Entity <cntr_11_0_48e1762367ed2904> (Architecture <cntr_11_0_48e1762367ed2904_a>) compiled.
Entity <bmg_72_a6ba22940df932c0> compiled.
Entity <bmg_72_a6ba22940df932c0> (Architecture <bmg_72_a6ba22940df932c0_a>) compiled.
Entity <bmg_72_37c9a3ecdc0c1393> compiled.
Entity <bmg_72_37c9a3ecdc0c1393> (Architecture <bmg_72_37c9a3ecdc0c1393_a>) compiled.
Entity <bmg_72_3bc6d5a32af9b138> compiled.
Entity <bmg_72_3bc6d5a32af9b138> (Architecture <bmg_72_3bc6d5a32af9b138_a>) compiled.
Entity <bmg_72_765e7ee20c0385ac> compiled.
Entity <bmg_72_765e7ee20c0385ac> (Architecture <bmg_72_765e7ee20c0385ac_a>) compiled.
Entity <bmg_72_763f056d1756d515> compiled.
Entity <bmg_72_763f056d1756d515> (Architecture <bmg_72_763f056d1756d515_a>) compiled.
Entity <bmg_72_47e00fa602868a13> compiled.
Entity <bmg_72_47e00fa602868a13> (Architecture <bmg_72_47e00fa602868a13_a>) compiled.
Entity <dmg_72_c09662d4202cd49a> compiled.
Entity <dmg_72_c09662d4202cd49a> (Architecture <dmg_72_c09662d4202cd49a_a>) compiled.
Entity <addsb_11_0_cdd18bba176b5e77> compiled.
Entity <addsb_11_0_cdd18bba176b5e77> (Architecture <addsb_11_0_cdd18bba176b5e77_a>) compiled.
Entity <dmg_72_60b1d930b1392bee> compiled.
Entity <dmg_72_60b1d930b1392bee> (Architecture <dmg_72_60b1d930b1392bee_a>) compiled.
Entity <cntr_11_0_09a48837e6414c49> compiled.
Entity <cntr_11_0_09a48837e6414c49> (Architecture <cntr_11_0_09a48837e6414c49_a>) compiled.
Entity <cntr_11_0_d443bc0f2f8ab282> compiled.
Entity <cntr_11_0_d443bc0f2f8ab282> (Architecture <cntr_11_0_d443bc0f2f8ab282_a>) compiled.
Entity <cntr_11_0_ccf1a4007466a9ac> compiled.
Entity <cntr_11_0_ccf1a4007466a9ac> (Architecture <cntr_11_0_ccf1a4007466a9ac_a>) compiled.
Entity <addsb_11_0_b5c2f0e20381feb6> compiled.
Entity <addsb_11_0_b5c2f0e20381feb6> (Architecture <addsb_11_0_b5c2f0e20381feb6_a>) compiled.
Entity <dmg_72_8ff5c16d3b09b3bb> compiled.
Entity <dmg_72_8ff5c16d3b09b3bb> (Architecture <dmg_72_8ff5c16d3b09b3bb_a>) compiled.
Entity <bmg_72_5eb14d6795836fe0> compiled.
Entity <bmg_72_5eb14d6795836fe0> (Architecture <bmg_72_5eb14d6795836fe0_a>) compiled.
Entity <cntr_11_0_bc43ff9b02fd1262> compiled.
Entity <cntr_11_0_bc43ff9b02fd1262> (Architecture <cntr_11_0_bc43ff9b02fd1262_a>) compiled.
Entity <cntr_11_0_c0e9491a3fe88c1d> compiled.
Entity <cntr_11_0_c0e9491a3fe88c1d> (Architecture <cntr_11_0_c0e9491a3fe88c1d_a>) compiled.
Entity <bmg_72_f27fe95e91d868c0> compiled.
Entity <bmg_72_f27fe95e91d868c0> (Architecture <bmg_72_f27fe95e91d868c0_a>) compiled.
Entity <cntr_11_0_0400b347688ef51a> compiled.
Entity <cntr_11_0_0400b347688ef51a> (Architecture <cntr_11_0_0400b347688ef51a_a>) compiled.
Entity <cntr_11_0_4df07e1ba68d0c6e> compiled.
Entity <cntr_11_0_4df07e1ba68d0c6e> (Architecture <cntr_11_0_4df07e1ba68d0c6e_a>) compiled.
Entity <cntr_11_0_e22be57ef6aab3d8> compiled.
Entity <cntr_11_0_e22be57ef6aab3d8> (Architecture <cntr_11_0_e22be57ef6aab3d8_a>) compiled.
Entity <cntr_11_0_10284ba20859264d> compiled.
Entity <cntr_11_0_10284ba20859264d> (Architecture <cntr_11_0_10284ba20859264d_a>) compiled.
Entity <cntr_11_0_ed472a6d5a5cb515> compiled.
Entity <cntr_11_0_ed472a6d5a5cb515> (Architecture <cntr_11_0_ed472a6d5a5cb515_a>) compiled.
Entity <cntr_11_0_f2301c6681846b15> compiled.
Entity <cntr_11_0_f2301c6681846b15> (Architecture <cntr_11_0_f2301c6681846b15_a>) compiled.
Entity <bmg_72_043bb11b7d009cca> compiled.
Entity <bmg_72_043bb11b7d009cca> (Architecture <bmg_72_043bb11b7d009cca_a>) compiled.
Entity <cntr_11_0_5175c845ca556d8f> compiled.
Entity <cntr_11_0_5175c845ca556d8f> (Architecture <cntr_11_0_5175c845ca556d8f_a>) compiled.
Entity <bmg_72_05b952b0e97b2a0d> compiled.
Entity <bmg_72_05b952b0e97b2a0d> (Architecture <bmg_72_05b952b0e97b2a0d_a>) compiled.
Entity <bmg_72_4f929f931e999067> compiled.
Entity <bmg_72_4f929f931e999067> (Architecture <bmg_72_4f929f931e999067_a>) compiled.
Entity <accm_11_0_8f8edad76401ddd0> compiled.
Entity <accm_11_0_8f8edad76401ddd0> (Architecture <accm_11_0_8f8edad76401ddd0_a>) compiled.
Entity <cntr_11_0_047d617e0a3da9e0> compiled.
Entity <cntr_11_0_047d617e0a3da9e0> (Architecture <cntr_11_0_047d617e0a3da9e0_a>) compiled.
Entity <cntr_11_0_99cfda0476972b76> compiled.
Entity <cntr_11_0_99cfda0476972b76> (Architecture <cntr_11_0_99cfda0476972b76_a>) compiled.
Entity <cntr_11_0_93187ca4b7bc144e> compiled.
Entity <cntr_11_0_93187ca4b7bc144e> (Architecture <cntr_11_0_93187ca4b7bc144e_a>) compiled.
Entity <cntr_11_0_aeada998ec385fcd> compiled.
Entity <cntr_11_0_aeada998ec385fcd> (Architecture <cntr_11_0_aeada998ec385fcd_a>) compiled.
Entity <cntr_11_0_263175d139d7ac6d> compiled.
Entity <cntr_11_0_263175d139d7ac6d> (Architecture <cntr_11_0_263175d139d7ac6d_a>) compiled.
Entity <addsb_11_0_967e0ec2eea991a6> compiled.
Entity <addsb_11_0_967e0ec2eea991a6> (Architecture <addsb_11_0_967e0ec2eea991a6_a>) compiled.
Entity <cntr_11_0_0c0d4ef78e6c6aa9> compiled.
Entity <cntr_11_0_0c0d4ef78e6c6aa9> (Architecture <cntr_11_0_0c0d4ef78e6c6aa9_a>) compiled.
Entity <bmg_72_031b3366e458494d> compiled.
Entity <bmg_72_031b3366e458494d> (Architecture <bmg_72_031b3366e458494d_a>) compiled.
Entity <bmg_72_4394a065975be75e> compiled.
Entity <bmg_72_4394a065975be75e> (Architecture <bmg_72_4394a065975be75e_a>) compiled.
Entity <cntr_11_0_68c512538c59954a> compiled.
Entity <cntr_11_0_68c512538c59954a> (Architecture <cntr_11_0_68c512538c59954a_a>) compiled.
Entity <bmg_72_ddcdd9bb5f78a2a9> compiled.
Entity <bmg_72_ddcdd9bb5f78a2a9> (Architecture <bmg_72_ddcdd9bb5f78a2a9_a>) compiled.
Entity <addsb_11_0_defe95552cb97446> compiled.
Entity <addsb_11_0_defe95552cb97446> (Architecture <addsb_11_0_defe95552cb97446_a>) compiled.
Entity <cntr_11_0_9cad7c433fbdcec9> compiled.
Entity <cntr_11_0_9cad7c433fbdcec9> (Architecture <cntr_11_0_9cad7c433fbdcec9_a>) compiled.
Entity <cntr_11_0_e16427883c4a8980> compiled.
Entity <cntr_11_0_e16427883c4a8980> (Architecture <cntr_11_0_e16427883c4a8980_a>) compiled.
Entity <cntr_11_0_d98da069fc1111dd> compiled.
Entity <cntr_11_0_d98da069fc1111dd> (Architecture <cntr_11_0_d98da069fc1111dd_a>) compiled.
Entity <bmg_72_76e1be4e7480a75f> compiled.
Entity <bmg_72_76e1be4e7480a75f> (Architecture <bmg_72_76e1be4e7480a75f_a>) compiled.
Entity <cntr_11_0_7eefee4be204e56b> compiled.
Entity <cntr_11_0_7eefee4be204e56b> (Architecture <cntr_11_0_7eefee4be204e56b_a>) compiled.
Entity <dmg_72_9ddb0dccfe86828e> compiled.
Entity <dmg_72_9ddb0dccfe86828e> (Architecture <dmg_72_9ddb0dccfe86828e_a>) compiled.
Entity <bmg_72_804e79c102c84f5c> compiled.
Entity <bmg_72_804e79c102c84f5c> (Architecture <bmg_72_804e79c102c84f5c_a>) compiled.
Entity <bmg_72_b50899b30d5ca737> compiled.
Entity <bmg_72_b50899b30d5ca737> (Architecture <bmg_72_b50899b30d5ca737_a>) compiled.
Entity <cntr_11_0_3ad9dc21603f5ae0> compiled.
Entity <cntr_11_0_3ad9dc21603f5ae0> (Architecture <cntr_11_0_3ad9dc21603f5ae0_a>) compiled.
Entity <cntr_11_0_14e5b6d5c91ed436> compiled.
Entity <cntr_11_0_14e5b6d5c91ed436> (Architecture <cntr_11_0_14e5b6d5c91ed436_a>) compiled.
Entity <bmg_72_48d0f511ba241493> compiled.
Entity <bmg_72_48d0f511ba241493> (Architecture <bmg_72_48d0f511ba241493_a>) compiled.
Entity <cntr_11_0_904cce14b13b282e> compiled.
Entity <cntr_11_0_904cce14b13b282e> (Architecture <cntr_11_0_904cce14b13b282e_a>) compiled.
Entity <cntr_11_0_77d9d8bb324abfb9> compiled.
Entity <cntr_11_0_77d9d8bb324abfb9> (Architecture <cntr_11_0_77d9d8bb324abfb9_a>) compiled.
Entity <bmg_72_ba30712f7b147c00> compiled.
Entity <bmg_72_ba30712f7b147c00> (Architecture <bmg_72_ba30712f7b147c00_a>) compiled.
Entity <cntr_11_0_8438db56645cca14> compiled.
Entity <cntr_11_0_8438db56645cca14> (Architecture <cntr_11_0_8438db56645cca14_a>) compiled.
Entity <bmg_72_b673a6c277a0b565> compiled.
Entity <bmg_72_b673a6c277a0b565> (Architecture <bmg_72_b673a6c277a0b565_a>) compiled.
Entity <bmg_72_a613d001e124acbe> compiled.
Entity <bmg_72_a613d001e124acbe> (Architecture <bmg_72_a613d001e124acbe_a>) compiled.
Entity <bmg_72_22ecfdf9c708a18d> compiled.
Entity <bmg_72_22ecfdf9c708a18d> (Architecture <bmg_72_22ecfdf9c708a18d_a>) compiled.
Entity <bmg_72_deac774267b579f6> compiled.
Entity <bmg_72_deac774267b579f6> (Architecture <bmg_72_deac774267b579f6_a>) compiled.
Entity <bmg_72_35957677be9347c5> compiled.
Entity <bmg_72_35957677be9347c5> (Architecture <bmg_72_35957677be9347c5_a>) compiled.
Entity <dmg_72_8cacf5ca230175f7> compiled.
Entity <dmg_72_8cacf5ca230175f7> (Architecture <dmg_72_8cacf5ca230175f7_a>) compiled.
Entity <cntr_11_0_81c610783c35b073> compiled.
Entity <cntr_11_0_81c610783c35b073> (Architecture <cntr_11_0_81c610783c35b073_a>) compiled.
Entity <bmg_72_def2631b070914b0> compiled.
Entity <bmg_72_def2631b070914b0> (Architecture <bmg_72_def2631b070914b0_a>) compiled.
Entity <addsb_11_0_6791698c7be255e7> compiled.
Entity <addsb_11_0_6791698c7be255e7> (Architecture <addsb_11_0_6791698c7be255e7_a>) compiled.
Entity <bmg_72_f55ad1fbb330c587> compiled.
Entity <bmg_72_f55ad1fbb330c587> (Architecture <bmg_72_f55ad1fbb330c587_a>) compiled.
Entity <bmg_72_1853928182002eb1> compiled.
Entity <bmg_72_1853928182002eb1> (Architecture <bmg_72_1853928182002eb1_a>) compiled.
Entity <bmg_72_dc97d51467d52108> compiled.
Entity <bmg_72_dc97d51467d52108> (Architecture <bmg_72_dc97d51467d52108_a>) compiled.
Entity <bmg_72_82d7e698d6cd5771> compiled.
Entity <bmg_72_82d7e698d6cd5771> (Architecture <bmg_72_82d7e698d6cd5771_a>) compiled.
Entity <cntr_11_0_514048f9c72a30b1> compiled.
Entity <cntr_11_0_514048f9c72a30b1> (Architecture <cntr_11_0_514048f9c72a30b1_a>) compiled.
Entity <cntr_11_0_467594213c284489> compiled.
Entity <cntr_11_0_467594213c284489> (Architecture <cntr_11_0_467594213c284489_a>) compiled.
Entity <cntr_11_0_5c141fadd7b08b3b> compiled.
Entity <cntr_11_0_5c141fadd7b08b3b> (Architecture <cntr_11_0_5c141fadd7b08b3b_a>) compiled.
Entity <bmg_72_321d886e2c47e239> compiled.
Entity <bmg_72_321d886e2c47e239> (Architecture <bmg_72_321d886e2c47e239_a>) compiled.
Entity <addsb_11_0_a37a2abb0bb82ab2> compiled.
Entity <addsb_11_0_a37a2abb0bb82ab2> (Architecture <addsb_11_0_a37a2abb0bb82ab2_a>) compiled.
Entity <cntr_11_0_ecb560ca58503876> compiled.
Entity <cntr_11_0_ecb560ca58503876> (Architecture <cntr_11_0_ecb560ca58503876_a>) compiled.
Entity <addsb_11_0_0b9b6e1cbccbb2be> compiled.
Entity <addsb_11_0_0b9b6e1cbccbb2be> (Architecture <addsb_11_0_0b9b6e1cbccbb2be_a>) compiled.
Entity <bmg_72_04e0d9cde0f49a3d> compiled.
Entity <bmg_72_04e0d9cde0f49a3d> (Architecture <bmg_72_04e0d9cde0f49a3d_a>) compiled.
Entity <bmg_72_7884e23b5c653602> compiled.
Entity <bmg_72_7884e23b5c653602> (Architecture <bmg_72_7884e23b5c653602_a>) compiled.
Entity <bmg_72_7923a80e2a3186d3> compiled.
Entity <bmg_72_7923a80e2a3186d3> (Architecture <bmg_72_7923a80e2a3186d3_a>) compiled.
Entity <cntr_11_0_50ef766046ea9bf4> compiled.
Entity <cntr_11_0_50ef766046ea9bf4> (Architecture <cntr_11_0_50ef766046ea9bf4_a>) compiled.
Entity <addsb_11_0_607fe0700100c715> compiled.
Entity <addsb_11_0_607fe0700100c715> (Architecture <addsb_11_0_607fe0700100c715_a>) compiled.
Entity <cntr_11_0_b502b5814ea90a92> compiled.
Entity <cntr_11_0_b502b5814ea90a92> (Architecture <cntr_11_0_b502b5814ea90a92_a>) compiled.
Entity <bmg_72_59f0d912b26aa159> compiled.
Entity <bmg_72_59f0d912b26aa159> (Architecture <bmg_72_59f0d912b26aa159_a>) compiled.
Entity <cntr_11_0_85571b722fff644c> compiled.
Entity <cntr_11_0_85571b722fff644c> (Architecture <cntr_11_0_85571b722fff644c_a>) compiled.
Entity <bmg_72_3de7891ec729adb4> compiled.
Entity <bmg_72_3de7891ec729adb4> (Architecture <bmg_72_3de7891ec729adb4_a>) compiled.
Entity <dmg_72_31a1909e3929c7f7> compiled.
Entity <dmg_72_31a1909e3929c7f7> (Architecture <dmg_72_31a1909e3929c7f7_a>) compiled.
Entity <bmg_72_b3ad50e1afdb9e3d> compiled.
Entity <bmg_72_b3ad50e1afdb9e3d> (Architecture <bmg_72_b3ad50e1afdb9e3d_a>) compiled.
Entity <addsb_11_0_6c8b791c8b797704> compiled.
Entity <addsb_11_0_6c8b791c8b797704> (Architecture <addsb_11_0_6c8b791c8b797704_a>) compiled.
Entity <bmg_72_bf7d8227d376109b> compiled.
Entity <bmg_72_bf7d8227d376109b> (Architecture <bmg_72_bf7d8227d376109b_a>) compiled.
Entity <bmg_72_8ed993a9a42f84a8> compiled.
Entity <bmg_72_8ed993a9a42f84a8> (Architecture <bmg_72_8ed993a9a42f84a8_a>) compiled.
Entity <bmg_72_b1697c6003ecdb6f> compiled.
Entity <bmg_72_b1697c6003ecdb6f> (Architecture <bmg_72_b1697c6003ecdb6f_a>) compiled.
Entity <cntr_11_0_9407b84ef10719d1> compiled.
Entity <cntr_11_0_9407b84ef10719d1> (Architecture <cntr_11_0_9407b84ef10719d1_a>) compiled.
Package <conv_pkg> compiled.
Package body <conv_pkg> compiled.
Entity <srl17e> compiled.
Entity <srl17e> (Architecture <structural>) compiled.
Entity <synth_reg> compiled.
Entity <synth_reg> (Architecture <structural>) compiled.
Entity <synth_reg_reg> compiled.
Entity <synth_reg_reg> (Architecture <behav>) compiled.
Entity <single_reg_w_init> compiled.
Entity <single_reg_w_init> (Architecture <structural>) compiled.
Entity <synth_reg_w_init> compiled.
Entity <synth_reg_w_init> (Architecture <structural>) compiled.
Entity <xlregister> compiled.
Entity <xlregister> (Architecture <behavior>) compiled.
Entity <concat_7ad576a6fc> compiled.
Entity <concat_7ad576a6fc> (Architecture <behavior>) compiled.
Entity <constant_cda50df78a> compiled.
Entity <constant_cda50df78a> (Architecture <behavior>) compiled.
Entity <constant_fd85eb7067> compiled.
Entity <constant_fd85eb7067> (Architecture <behavior>) compiled.
Entity <xlslice> compiled.
Entity <xlslice> (Architecture <behavior>) compiled.
Entity <concat_12f835c970> compiled.
Entity <concat_12f835c970> (Architecture <behavior>) compiled.
Entity <reinterpret_112d91c147> compiled.
Entity <reinterpret_112d91c147> (Architecture <behavior>) compiled.
Entity <reinterpret_28b9ecc6fc> compiled.
Entity <reinterpret_28b9ecc6fc> (Architecture <behavior>) compiled.
Entity <concat_8d83147763> compiled.
Entity <concat_8d83147763> (Architecture <behavior>) compiled.
Entity <convert_func_call> compiled.
Entity <convert_func_call> (Architecture <behavior>) compiled.
Entity <xlconvert> compiled.
Entity <xlconvert> (Architecture <behavior>) compiled.
Entity <logical_80f90b97d0> compiled.
Entity <logical_80f90b97d0> (Architecture <behavior>) compiled.
Entity <concat_0e2072f8e1> compiled.
Entity <concat_0e2072f8e1> (Architecture <behavior>) compiled.
Entity <concat_1ece14600f> compiled.
Entity <concat_1ece14600f> (Architecture <behavior>) compiled.
Entity <reinterpret_8b4279cdc5> compiled.
Entity <reinterpret_8b4279cdc5> (Architecture <behavior>) compiled.
Entity <reinterpret_ddc3ebdd7c> compiled.
Entity <reinterpret_ddc3ebdd7c> (Architecture <behavior>) compiled.
Entity <reinterpret_9a13f6a2a0> compiled.
Entity <reinterpret_9a13f6a2a0> (Architecture <behavior>) compiled.
Entity <mux_c42b9c1ff1> compiled.
Entity <mux_c42b9c1ff1> (Architecture <behavior>) compiled.
Entity <xldelay> compiled.
Entity <xldelay> (Architecture <behavior>) compiled.
Entity <inverter_e5b38cca3b> compiled.
Entity <inverter_e5b38cca3b> (Architecture <behavior>) compiled.
Entity <logical_f6397bdee1> compiled.
Entity <logical_f6397bdee1> (Architecture <behavior>) compiled.
Entity <concat_1d665a7331> compiled.
Entity <concat_1d665a7331> (Architecture <behavior>) compiled.
Entity <logical_aacf6e1b0e> compiled.
Entity <logical_aacf6e1b0e> (Architecture <behavior>) compiled.
Entity <logical_3640e86e6c> compiled.
Entity <logical_3640e86e6c> (Architecture <behavior>) compiled.
Entity <shift_892c2104f7> compiled.
Entity <shift_892c2104f7> (Architecture <behavior>) compiled.
Entity <xlcounter_free_c09f12_01> compiled.
Entity <xlcounter_free_c09f12_01> (Architecture <behavior>) compiled.
Entity <concat_762608f33d> compiled.
Entity <concat_762608f33d> (Architecture <behavior>) compiled.
Entity <constant_91ef1678ca> compiled.
Entity <constant_91ef1678ca> (Architecture <behavior>) compiled.
Entity <logical_799f62af22> compiled.
Entity <logical_799f62af22> (Architecture <behavior>) compiled.
Entity <mux_a575c74b27> compiled.
Entity <mux_a575c74b27> (Architecture <behavior>) compiled.
Entity <relational_5f1eb17108> compiled.
Entity <relational_5f1eb17108> (Architecture <behavior>) compiled.
Entity <constant_a7e2bb9e12> compiled.
Entity <constant_a7e2bb9e12> (Architecture <behavior>) compiled.
Entity <constant_e8ddc079e9> compiled.
Entity <constant_e8ddc079e9> (Architecture <behavior>) compiled.
Entity <constant_3a9a3daeb9> compiled.
Entity <constant_3a9a3daeb9> (Architecture <behavior>) compiled.
Entity <mux_b4a3823c60> compiled.
Entity <mux_b4a3823c60> (Architecture <behavior>) compiled.
Entity <counter_41314d726b> compiled.
Entity <counter_41314d726b> (Architecture <behavior>) compiled.
Entity <constant_963ed6358a> compiled.
Entity <constant_963ed6358a> (Architecture <behavior>) compiled.
Entity <mux_286b77e019> compiled.
Entity <mux_286b77e019> (Architecture <behavior>) compiled.
Entity <mux_d99e59b6d4> compiled.
Entity <mux_d99e59b6d4> (Architecture <behavior>) compiled.
Entity <logical_dfe2dded7f> compiled.
Entity <logical_dfe2dded7f> (Architecture <behavior>) compiled.
Entity <constant_6293007044> compiled.
Entity <constant_6293007044> (Architecture <behavior>) compiled.
Entity <addsub_c13097e33e> compiled.
Entity <addsub_c13097e33e> (Architecture <behavior>) compiled.
Entity <concat_1d98d96b58> compiled.
Entity <concat_1d98d96b58> (Architecture <behavior>) compiled.
Entity <mux_4fe5face7f> compiled.
Entity <mux_4fe5face7f> (Architecture <behavior>) compiled.
Entity <delay_920dce5cac> compiled.
Entity <delay_920dce5cac> (Architecture <behavior>) compiled.
Entity <delay_23d71a76f2> compiled.
Entity <delay_23d71a76f2> (Architecture <behavior>) compiled.
Entity <delay_e18fb31a3d> compiled.
Entity <delay_e18fb31a3d> (Architecture <behavior>) compiled.
Entity <delay_9f02caa990> compiled.
Entity <delay_9f02caa990> (Architecture <behavior>) compiled.
Entity <relational_34fc311f5b> compiled.
Entity <relational_34fc311f5b> (Architecture <behavior>) compiled.
Entity <reinterpret_c5d4d59b73> compiled.
Entity <reinterpret_c5d4d59b73> (Architecture <behavior>) compiled.
Entity <concat_62c4475a80> compiled.
Entity <concat_62c4475a80> (Architecture <behavior>) compiled.
Entity <concat_a1e126f11c> compiled.
Entity <concat_a1e126f11c> (Architecture <behavior>) compiled.
Entity <reinterpret_d51df7ac30> compiled.
Entity <reinterpret_d51df7ac30> (Architecture <behavior>) compiled.
Entity <concat_a0c7cd7a34> compiled.
Entity <concat_a0c7cd7a34> (Architecture <behavior>) compiled.
Entity <xlaccum_c09f12_01> compiled.
Entity <xlaccum_c09f12_01> (Architecture <behavior>) compiled.
Entity <delay_4246ea65a9> compiled.
Entity <delay_4246ea65a9> (Architecture <behavior>) compiled.
Entity <mult_98e3c7048f> compiled.
Entity <mult_98e3c7048f> (Architecture <behavior>) compiled.
Entity <mux_81f00cece7> compiled.
Entity <mux_81f00cece7> (Architecture <behavior>) compiled.
Entity <delay_0341f7be44> compiled.
Entity <delay_0341f7be44> (Architecture <behavior>) compiled.
Entity <shift_01a2ba5449> compiled.
Entity <shift_01a2ba5449> (Architecture <behavior>) compiled.
Entity <concat_c3ccc04d1a> compiled.
Entity <concat_c3ccc04d1a> (Architecture <behavior>) compiled.
Entity <reinterpret_86b044698f> compiled.
Entity <reinterpret_86b044698f> (Architecture <behavior>) compiled.
Entity <reinterpret_f21e7f2ddf> compiled.
Entity <reinterpret_f21e7f2ddf> (Architecture <behavior>) compiled.
Entity <concat_7995541f2a> compiled.
Entity <concat_7995541f2a> (Architecture <behavior>) compiled.
Entity <delay_a8953e790b> compiled.
Entity <delay_a8953e790b> (Architecture <behavior>) compiled.
Entity <mux_c9cee7d6bf> compiled.
Entity <mux_c9cee7d6bf> (Architecture <behavior>) compiled.
Entity <relational_db6796afe7> compiled.
Entity <relational_db6796afe7> (Architecture <behavior>) compiled.
Entity <xlcounter_limit_c09f12_01> compiled.
Entity <xlcounter_limit_c09f12_01> (Architecture <behavior>) compiled.
Entity <xlspram_c09f12_01> compiled.
Entity <xlspram_c09f12_01> (Architecture <behavior>) compiled.
Entity <reinterpret_9a0fa0f632> compiled.
Entity <reinterpret_9a0fa0f632> (Architecture <behavior>) compiled.
Entity <generatePowerEfficientEnable> compiled.
Entity <generatePowerEfficientEnable> (Architecture <structural>) compiled.
Entity <xldsp48e> compiled.
Entity <xldsp48e> (Architecture <behavior>) compiled.
Entity <reinterpret_eb03bc3377> compiled.
Entity <reinterpret_eb03bc3377> (Architecture <behavior>) compiled.
Entity <reinterpret_7ea107432a> compiled.
Entity <reinterpret_7ea107432a> (Architecture <behavior>) compiled.
Entity <constant_4c449dd556> compiled.
Entity <constant_4c449dd556> (Architecture <behavior>) compiled.
Entity <constant_822933f89b> compiled.
Entity <constant_822933f89b> (Architecture <behavior>) compiled.
Entity <concat_b57c4be2de> compiled.
Entity <concat_b57c4be2de> (Architecture <behavior>) compiled.
Entity <constant_270746ab47> compiled.
Entity <constant_270746ab47> (Architecture <behavior>) compiled.
Entity <reinterpret_3fb4604c01> compiled.
Entity <reinterpret_3fb4604c01> (Architecture <behavior>) compiled.
Entity <reinterpret_4bf1ad328a> compiled.
Entity <reinterpret_4bf1ad328a> (Architecture <behavior>) compiled.
Entity <constant_8038205d89> compiled.
Entity <constant_8038205d89> (Architecture <behavior>) compiled.
Entity <concat_b198bd62b0> compiled.
Entity <concat_b198bd62b0> (Architecture <behavior>) compiled.
Entity <reinterpret_580feec131> compiled.
Entity <reinterpret_580feec131> (Architecture <behavior>) compiled.
Entity <convert_pipeline> compiled.
Entity <convert_pipeline> (Architecture <behavior>) compiled.
Entity <xlconvert_pipeline> compiled.
Entity <xlconvert_pipeline> (Architecture <behavior>) compiled.
Entity <scale_9f61027ba4> compiled.
Entity <scale_9f61027ba4> (Architecture <behavior>) compiled.
Entity <reinterpret_9306b5127f> compiled.
Entity <reinterpret_9306b5127f> (Architecture <behavior>) compiled.
Entity <constant_7b07120b87> compiled.
Entity <constant_7b07120b87> (Architecture <behavior>) compiled.
Entity <mux_fca786f2ff> compiled.
Entity <mux_fca786f2ff> (Architecture <behavior>) compiled.
Entity <relational_cd73dde7d1> compiled.
Entity <relational_cd73dde7d1> (Architecture <behavior>) compiled.
Entity <negate_06f4d445bc> compiled.
Entity <negate_06f4d445bc> (Architecture <behavior>) compiled.
Entity <constant_180df391de> compiled.
Entity <constant_180df391de> (Architecture <behavior>) compiled.
Entity <constant_7244cd602b> compiled.
Entity <constant_7244cd602b> (Architecture <behavior>) compiled.
Entity <mux_1bef4ba0e4> compiled.
Entity <mux_1bef4ba0e4> (Architecture <behavior>) compiled.
Entity <relational_9a3978c602> compiled.
Entity <relational_9a3978c602> (Architecture <behavior>) compiled.
Entity <relational_23065a6aa3> compiled.
Entity <relational_23065a6aa3> (Architecture <behavior>) compiled.
Entity <mux_6f25c73c33> compiled.
Entity <mux_6f25c73c33> (Architecture <behavior>) compiled.
Entity <delay_0abb1eedfd> compiled.
Entity <delay_0abb1eedfd> (Architecture <behavior>) compiled.
Entity <delay_21355083c1> compiled.
Entity <delay_21355083c1> (Architecture <behavior>) compiled.
Entity <xlsprom_dist_c09f12_01> compiled.
Entity <xlsprom_dist_c09f12_01> (Architecture <behavior>) compiled.
Entity <constant_09b32c3b22> compiled.
Entity <constant_09b32c3b22> (Architecture <behavior>) compiled.
Entity <concat_c615d93998> compiled.
Entity <concat_c615d93998> (Architecture <behavior>) compiled.
Entity <reinterpret_4a8cbc85ce> compiled.
Entity <reinterpret_4a8cbc85ce> (Architecture <behavior>) compiled.
Entity <addsub_8ea27c0b26> compiled.
Entity <addsub_8ea27c0b26> (Architecture <behavior>) compiled.
Entity <constant_4709ea49b5> compiled.
Entity <constant_4709ea49b5> (Architecture <behavior>) compiled.
Entity <reinterpret_d357e69fa3> compiled.
Entity <reinterpret_d357e69fa3> (Architecture <behavior>) compiled.
Entity <reinterpret_d2180c9169> compiled.
Entity <reinterpret_d2180c9169> (Architecture <behavior>) compiled.
Entity <logical_938d99ac11> compiled.
Entity <logical_938d99ac11> (Architecture <behavior>) compiled.
Entity <logical_89dc141487> compiled.
Entity <logical_89dc141487> (Architecture <behavior>) compiled.
Entity <logical_a6d07705dd> compiled.
Entity <logical_a6d07705dd> (Architecture <behavior>) compiled.
Entity <mux_28159dbdb9> compiled.
Entity <mux_28159dbdb9> (Architecture <behavior>) compiled.
Entity <delay_aab7b18c27> compiled.
Entity <delay_aab7b18c27> (Architecture <behavior>) compiled.
Entity <logical_444d3f5046> compiled.
Entity <logical_444d3f5046> (Architecture <behavior>) compiled.
Entity <mux_4bb6f691f7> compiled.
Entity <mux_4bb6f691f7> (Architecture <behavior>) compiled.
Entity <counter_7888581f80> compiled.
Entity <counter_7888581f80> (Architecture <behavior>) compiled.
Entity <delay_fa2be75f6e> compiled.
Entity <delay_fa2be75f6e> (Architecture <behavior>) compiled.
Entity <delay_5b3ce5f2ae> compiled.
Entity <delay_5b3ce5f2ae> (Architecture <behavior>) compiled.
Entity <delay_4217913c13> compiled.
Entity <delay_4217913c13> (Architecture <behavior>) compiled.
Entity <delay_328e8ebbb5> compiled.
Entity <delay_328e8ebbb5> (Architecture <behavior>) compiled.
Entity <delay_fa260f7d22> compiled.
Entity <delay_fa260f7d22> (Architecture <behavior>) compiled.
Entity <mux_30e9ca90db> compiled.
Entity <mux_30e9ca90db> (Architecture <behavior>) compiled.
Entity <mux_181e58d842> compiled.
Entity <mux_181e58d842> (Architecture <behavior>) compiled.
Entity <negate_293ec41b50> compiled.
Entity <negate_293ec41b50> (Architecture <behavior>) compiled.
Entity <constant_a267c870be> compiled.
Entity <constant_a267c870be> (Architecture <behavior>) compiled.
Entity <constant_7ea0f2fff7> compiled.
Entity <constant_7ea0f2fff7> (Architecture <behavior>) compiled.
Entity <constant_961b61f8a1> compiled.
Entity <constant_961b61f8a1> (Architecture <behavior>) compiled.
Entity <relational_931d61fb72> compiled.
Entity <relational_931d61fb72> (Architecture <behavior>) compiled.
Entity <relational_fe487ce1c7> compiled.
Entity <relational_fe487ce1c7> (Architecture <behavior>) compiled.
Entity <concat_f133931c1f> compiled.
Entity <concat_f133931c1f> (Architecture <behavior>) compiled.
Entity <addsub_580a0b011a> compiled.
Entity <addsub_580a0b011a> (Architecture <behavior>) compiled.
Entity <constant_9a2c97cce5> compiled.
Entity <constant_9a2c97cce5> (Architecture <behavior>) compiled.
Entity <reinterpret_60ea556961> compiled.
Entity <reinterpret_60ea556961> (Architecture <behavior>) compiled.
Entity <reinterpret_299ca43e25> compiled.
Entity <reinterpret_299ca43e25> (Architecture <behavior>) compiled.
Entity <logical_f5b5b4645f> compiled.
Entity <logical_f5b5b4645f> (Architecture <behavior>) compiled.
Entity <addsub_be8c56327e> compiled.
Entity <addsub_be8c56327e> (Architecture <behavior>) compiled.
Entity <addsub_eb2273ac28> compiled.
Entity <addsub_eb2273ac28> (Architecture <behavior>) compiled.
Entity <delay_4b00a70dea> compiled.
Entity <delay_4b00a70dea> (Architecture <behavior>) compiled.
Entity <mult_cfc8c45902> compiled.
Entity <mult_cfc8c45902> (Architecture <behavior>) compiled.
Entity <mux_f1f44b96f0> compiled.
Entity <mux_f1f44b96f0> (Architecture <behavior>) compiled.
Entity <scale_e5d0b4a1ec> compiled.
Entity <scale_e5d0b4a1ec> (Architecture <behavior>) compiled.
Entity <constant_582a3706dd> compiled.
Entity <constant_582a3706dd> (Architecture <behavior>) compiled.
Entity <constant_fe72737ca0> compiled.
Entity <constant_fe72737ca0> (Architecture <behavior>) compiled.
Entity <constant_ef0e2e5fc6> compiled.
Entity <constant_ef0e2e5fc6> (Architecture <behavior>) compiled.
Entity <relational_9ece3c8c4e> compiled.
Entity <relational_9ece3c8c4e> (Architecture <behavior>) compiled.
Entity <relational_dc5bc996c9> compiled.
Entity <relational_dc5bc996c9> (Architecture <behavior>) compiled.
Entity <xlsprom_c09f12_01> compiled.
Entity <xlsprom_c09f12_01> (Architecture <behavior>) compiled.
Entity <constant_67ad97ca70> compiled.
Entity <constant_67ad97ca70> (Architecture <behavior>) compiled.
Entity <constant_145086465d> compiled.
Entity <constant_145086465d> (Architecture <behavior>) compiled.
Entity <relational_4d3cfceaf4> compiled.
Entity <relational_4d3cfceaf4> (Architecture <behavior>) compiled.
Entity <relational_d930162434> compiled.
Entity <relational_d930162434> (Architecture <behavior>) compiled.
Entity <constant_a1c496ea88> compiled.
Entity <constant_a1c496ea88> (Architecture <behavior>) compiled.
Entity <constant_469094441c> compiled.
Entity <constant_469094441c> (Architecture <behavior>) compiled.
Entity <relational_8fc7f5539b> compiled.
Entity <relational_8fc7f5539b> (Architecture <behavior>) compiled.
Entity <relational_47b317dab6> compiled.
Entity <relational_47b317dab6> (Architecture <behavior>) compiled.
Entity <relational_f9928864ea> compiled.
Entity <relational_f9928864ea> (Architecture <behavior>) compiled.
Entity <counter_223a0f3237> compiled.
Entity <counter_223a0f3237> (Architecture <behavior>) compiled.
Entity <delay_0c0a0420a6> compiled.
Entity <delay_0c0a0420a6> (Architecture <behavior>) compiled.
Entity <constant_b437b02512> compiled.
Entity <constant_b437b02512> (Architecture <behavior>) compiled.
Entity <constant_e8aae5d3bb> compiled.
Entity <constant_e8aae5d3bb> (Architecture <behavior>) compiled.
Entity <relational_54048c8b02> compiled.
Entity <relational_54048c8b02> (Architecture <behavior>) compiled.
Entity <relational_16235eb2bf> compiled.
Entity <relational_16235eb2bf> (Architecture <behavior>) compiled.
Entity <mux_f3852fb470> compiled.
Entity <mux_f3852fb470> (Architecture <behavior>) compiled.
Entity <delay_092ab65ed6> compiled.
Entity <delay_092ab65ed6> (Architecture <behavior>) compiled.
Entity <counter_0009e314f5> compiled.
Entity <counter_0009e314f5> (Architecture <behavior>) compiled.
Entity <addsub_43a374a7af> compiled.
Entity <addsub_43a374a7af> (Architecture <behavior>) compiled.
Entity <mult_4fae336f61> compiled.
Entity <mult_4fae336f61> (Architecture <behavior>) compiled.
Entity <reinterpret_4389dc89bf> compiled.
Entity <reinterpret_4389dc89bf> (Architecture <behavior>) compiled.
Entity <scale_f01f7ce486> compiled.
Entity <scale_f01f7ce486> (Architecture <behavior>) compiled.
Entity <concat_b3936f83fc> compiled.
Entity <concat_b3936f83fc> (Architecture <behavior>) compiled.
Entity <xlpassthrough> compiled.
Entity <xlpassthrough> (Architecture <passthrough_arch>) compiled.
Entity <delay_f78bae76bd> compiled.
Entity <delay_f78bae76bd> (Architecture <behavior>) compiled.
Entity <relational_e885809f2f> compiled.
Entity <relational_e885809f2f> (Architecture <behavior>) compiled.
Entity <delay_3f5b23b538> compiled.
Entity <delay_3f5b23b538> (Architecture <behavior>) compiled.
Entity <mux_7f6b7da686> compiled.
Entity <mux_7f6b7da686> (Architecture <behavior>) compiled.
Entity <addsub_fb71f56222> compiled.
Entity <addsub_fb71f56222> (Architecture <behavior>) compiled.
Entity <xldpram_c09f12_01> compiled.
Entity <xldpram_c09f12_01> (Architecture <behavior>) compiled.
Entity <counter_e4b8f9ed4e> compiled.
Entity <counter_e4b8f9ed4e> (Architecture <behavior>) compiled.
Entity <addsub_cba407adc0> compiled.
Entity <addsub_cba407adc0> (Architecture <behavior>) compiled.
Entity <xladdsub_c09f12_01> compiled.
Entity <xladdsub_c09f12_01> (Architecture <behavior>) compiled.
Entity <relational_9b3c9652f3> compiled.
Entity <relational_9b3c9652f3> (Architecture <behavior>) compiled.
Entity <constant_5478175279> compiled.
Entity <constant_5478175279> (Architecture <behavior>) compiled.
Entity <relational_1497de3985> compiled.
Entity <relational_1497de3985> (Architecture <behavior>) compiled.
Entity <addsub_ebbe1ebacf> compiled.
Entity <addsub_ebbe1ebacf> (Architecture <behavior>) compiled.
Entity <mux_e38ddc7597> compiled.
Entity <mux_e38ddc7597> (Architecture <behavior>) compiled.
Entity <delay_67ef71f6b4> compiled.
Entity <delay_67ef71f6b4> (Architecture <behavior>) compiled.
Entity <reinterpret_4ddae7a67c> compiled.
Entity <reinterpret_4ddae7a67c> (Architecture <behavior>) compiled.
Entity <reinterpret_151459306d> compiled.
Entity <reinterpret_151459306d> (Architecture <behavior>) compiled.
Entity <shift_d09007e5f5> compiled.
Entity <shift_d09007e5f5> (Architecture <behavior>) compiled.
Entity <concat_c588c5101d> compiled.
Entity <concat_c588c5101d> (Architecture <behavior>) compiled.
Entity <mux_cc70926354> compiled.
Entity <mux_cc70926354> (Architecture <behavior>) compiled.
Entity <mux_0aaa3afba6> compiled.
Entity <mux_0aaa3afba6> (Architecture <behavior>) compiled.
Entity <concat_e2aa47955c> compiled.
Entity <concat_e2aa47955c> (Architecture <behavior>) compiled.
Entity <mux_c3e1ddb86e> compiled.
Entity <mux_c3e1ddb86e> (Architecture <behavior>) compiled.
Entity <concat_b8ac94cae7> compiled.
Entity <concat_b8ac94cae7> (Architecture <behavior>) compiled.
Entity <reinterpret_2b04cd795d> compiled.
Entity <reinterpret_2b04cd795d> (Architecture <behavior>) compiled.
Entity <concat_3cc25f9a26> compiled.
Entity <concat_3cc25f9a26> (Architecture <behavior>) compiled.
Entity <reinterpret_aa522dcdd3> compiled.
Entity <reinterpret_aa522dcdd3> (Architecture <behavior>) compiled.
Entity <concat_4a40e578d7> compiled.
Entity <concat_4a40e578d7> (Architecture <behavior>) compiled.
Entity <mux_b6870799b4> compiled.
Entity <mux_b6870799b4> (Architecture <behavior>) compiled.
Entity <delay_3f880447cf> compiled.
Entity <delay_3f880447cf> (Architecture <behavior>) compiled.
Entity <mux_9d74770856> compiled.
Entity <mux_9d74770856> (Architecture <behavior>) compiled.
Entity <concat_526ac5b437> compiled.
Entity <concat_526ac5b437> (Architecture <behavior>) compiled.
Entity <delay_a72614a86a> compiled.
Entity <delay_a72614a86a> (Architecture <behavior>) compiled.
Entity <delay_a5c036284d> compiled.
Entity <delay_a5c036284d> (Architecture <behavior>) compiled.
Entity <mux_b17283bd96> compiled.
Entity <mux_b17283bd96> (Architecture <behavior>) compiled.
Entity <negate_f54e9c0929> compiled.
Entity <negate_f54e9c0929> (Architecture <behavior>) compiled.
Entity <shift_3d704f15bd> compiled.
Entity <shift_3d704f15bd> (Architecture <behavior>) compiled.
Entity <shift_6a984f7b1f> compiled.
Entity <shift_6a984f7b1f> (Architecture <behavior>) compiled.
Entity <shift_23cc8d0234> compiled.
Entity <shift_23cc8d0234> (Architecture <behavior>) compiled.
Entity <reinterpret_713b6c5d29> compiled.
Entity <reinterpret_713b6c5d29> (Architecture <behavior>) compiled.
Entity <reinterpret_76541f1bde> compiled.
Entity <reinterpret_76541f1bde> (Architecture <behavior>) compiled.
Entity <mult_7b9bb0537a> compiled.
Entity <mult_7b9bb0537a> (Architecture <behavior>) compiled.
Entity <addsub_477aaa5f1a> compiled.
Entity <addsub_477aaa5f1a> (Architecture <behavior>) compiled.
Entity <addsub_c7967a888a> compiled.
Entity <addsub_c7967a888a> (Architecture <behavior>) compiled.
Entity <addsub_09d6c96f59> compiled.
Entity <addsub_09d6c96f59> (Architecture <behavior>) compiled.
Entity <delay_ed64862f6f> compiled.
Entity <delay_ed64862f6f> (Architecture <behavior>) compiled.
Entity <mult_edcb97cd50> compiled.
Entity <mult_edcb97cd50> (Architecture <behavior>) compiled.
Entity <delay_8826f087e1> compiled.
Entity <delay_8826f087e1> (Architecture <behavior>) compiled.
Entity <concat_94729ef7e0> compiled.
Entity <concat_94729ef7e0> (Architecture <behavior>) compiled.
Entity <reinterpret_64ddc4af5e> compiled.
Entity <reinterpret_64ddc4af5e> (Architecture <behavior>) compiled.
Entity <concat_32afb77cd2> compiled.
Entity <concat_32afb77cd2> (Architecture <behavior>) compiled.
Entity <delay_ca228dec41> compiled.
Entity <delay_ca228dec41> (Architecture <behavior>) compiled.
Entity <delay_4ce33ca7e7> compiled.
Entity <delay_4ce33ca7e7> (Architecture <behavior>) compiled.
Entity <delay_ef6ec19213> compiled.
Entity <delay_ef6ec19213> (Architecture <behavior>) compiled.
Entity <delay_46b7175e0f> compiled.
Entity <delay_46b7175e0f> (Architecture <behavior>) compiled.
Entity <reinterpret_e2e786e1ed> compiled.
Entity <reinterpret_e2e786e1ed> (Architecture <behavior>) compiled.
Entity <concat_24b7d1333f> compiled.
Entity <concat_24b7d1333f> (Architecture <behavior>) compiled.
Entity <reinterpret_3cfe81c7ab> compiled.
Entity <reinterpret_3cfe81c7ab> (Architecture <behavior>) compiled.
Entity <constant_e89402c81f> compiled.
Entity <constant_e89402c81f> (Architecture <behavior>) compiled.
Entity <constant_bc7a810978> compiled.
Entity <constant_bc7a810978> (Architecture <behavior>) compiled.
Entity <mux_66ff556d13> compiled.
Entity <mux_66ff556d13> (Architecture <behavior>) compiled.
Entity <mux_e5741dcde9> compiled.
Entity <mux_e5741dcde9> (Architecture <behavior>) compiled.
Entity <delay_3e300ae6bb> compiled.
Entity <delay_3e300ae6bb> (Architecture <behavior>) compiled.
Entity <delay_8aef8ddb97> compiled.
Entity <delay_8aef8ddb97> (Architecture <behavior>) compiled.
Entity <concat_a369e00c6b> compiled.
Entity <concat_a369e00c6b> (Architecture <behavior>) compiled.
Entity <constant_9b805894ff> compiled.
Entity <constant_9b805894ff> (Architecture <behavior>) compiled.
Entity <constant_6d93c28b86> compiled.
Entity <constant_6d93c28b86> (Architecture <behavior>) compiled.
Entity <constant_68d110842c> compiled.
Entity <constant_68d110842c> (Architecture <behavior>) compiled.
Entity <relational_a0c795533c> compiled.
Entity <relational_a0c795533c> (Architecture <behavior>) compiled.
Entity <relational_36ed515732> compiled.
Entity <relational_36ed515732> (Architecture <behavior>) compiled.
Entity <counter_e63924e4e7> compiled.
Entity <counter_e63924e4e7> (Architecture <behavior>) compiled.
Entity <counter_779ff41485> compiled.
Entity <counter_779ff41485> (Architecture <behavior>) compiled.
Entity <concat_db62c09dea> compiled.
Entity <concat_db62c09dea> (Architecture <behavior>) compiled.
Entity <constant_5df6a9ace6> compiled.
Entity <constant_5df6a9ace6> (Architecture <behavior>) compiled.
Entity <constant_fd28b32bf8> compiled.
Entity <constant_fd28b32bf8> (Architecture <behavior>) compiled.
Entity <constant_ac675e5b18> compiled.
Entity <constant_ac675e5b18> (Architecture <behavior>) compiled.
Entity <constant_03e4098635> compiled.
Entity <constant_03e4098635> (Architecture <behavior>) compiled.
Entity <delay_2dc2e1c046> compiled.
Entity <delay_2dc2e1c046> (Architecture <behavior>) compiled.
Entity <mux_5b0d4156a2> compiled.
Entity <mux_5b0d4156a2> (Architecture <behavior>) compiled.
Entity <relational_72dd42448d> compiled.
Entity <relational_72dd42448d> (Architecture <behavior>) compiled.
Entity <concat_8e53793314> compiled.
Entity <concat_8e53793314> (Architecture <behavior>) compiled.
Entity <scale_fa7c2ab9f6> compiled.
Entity <scale_fa7c2ab9f6> (Architecture <behavior>) compiled.
Entity <reinterpret_7025463ea8> compiled.
Entity <reinterpret_7025463ea8> (Architecture <behavior>) compiled.
Entity <mult_1f4d330bcc> compiled.
Entity <mult_1f4d330bcc> (Architecture <behavior>) compiled.
Entity <constant_c11787fdd1> compiled.
Entity <constant_c11787fdd1> (Architecture <behavior>) compiled.
Entity <relational_770e12e4ab> compiled.
Entity <relational_770e12e4ab> (Architecture <behavior>) compiled.
Entity <delay_2940aaa0cf> compiled.
Entity <delay_2940aaa0cf> (Architecture <behavior>) compiled.
Entity <constant_b366689086> compiled.
Entity <constant_b366689086> (Architecture <behavior>) compiled.
Entity <relational_6e0a4878aa> compiled.
Entity <relational_6e0a4878aa> (Architecture <behavior>) compiled.
Entity <delay_55777e5be4> compiled.
Entity <delay_55777e5be4> (Architecture <behavior>) compiled.
Entity <xlfast_fourier_transform_a4ad93cf9e09abed368f778cd25f8340> compiled.
Entity <xlfast_fourier_transform_a4ad93cf9e09abed368f778cd25f8340> (Architecture <behavior>) compiled.
Entity <concat_17f3248be4> compiled.
Entity <concat_17f3248be4> (Architecture <behavior>) compiled.
Entity <delay_bbdca7d4e2> compiled.
Entity <delay_bbdca7d4e2> (Architecture <behavior>) compiled.
Entity <mux_6203b36850> compiled.
Entity <mux_6203b36850> (Architecture <behavior>) compiled.
Entity <constant_473db002f8> compiled.
Entity <constant_473db002f8> (Architecture <behavior>) compiled.
Entity <logical_954ee29728> compiled.
Entity <logical_954ee29728> (Architecture <behavior>) compiled.
Entity <relational_5d2bc997de> compiled.
Entity <relational_5d2bc997de> (Architecture <behavior>) compiled.
Entity <concat_e3f217b04f> compiled.
Entity <concat_e3f217b04f> (Architecture <behavior>) compiled.
Entity <concat_83e473517e> compiled.
Entity <concat_83e473517e> (Architecture <behavior>) compiled.
Entity <inverter_62c5f03117> compiled.
Entity <inverter_62c5f03117> (Architecture <behavior>) compiled.
Entity <inverter_e2b989a05e> compiled.
Entity <inverter_e2b989a05e> (Architecture <behavior>) compiled.
Entity <relational_ba5c6f1dfc> compiled.
Entity <relational_ba5c6f1dfc> (Architecture <behavior>) compiled.
Entity <constant_2ae71e3b73> compiled.
Entity <constant_2ae71e3b73> (Architecture <behavior>) compiled.
Entity <relational_487ac75be9> compiled.
Entity <relational_487ac75be9> (Architecture <behavior>) compiled.
Entity <constant_33835d3375> compiled.
Entity <constant_33835d3375> (Architecture <behavior>) compiled.
Entity <relational_d3a37482f6> compiled.
Entity <relational_d3a37482f6> (Architecture <behavior>) compiled.
Entity <inverter_e4a281cf78> compiled.
Entity <inverter_e4a281cf78> (Architecture <behavior>) compiled.
Entity <inverter_6844eee868> compiled.
Entity <inverter_6844eee868> (Architecture <behavior>) compiled.
Entity <logical_5773759131> compiled.
Entity <logical_5773759131> (Architecture <behavior>) compiled.
Entity <mux_1e22c21d05> compiled.
Entity <mux_1e22c21d05> (Architecture <behavior>) compiled.
Entity <concat_eb40f005cd> compiled.
Entity <concat_eb40f005cd> (Architecture <behavior>) compiled.
Entity <concat_f4ce182b0d> compiled.
Entity <concat_f4ce182b0d> (Architecture <behavior>) compiled.
Entity <concat_114a1e1663> compiled.
Entity <concat_114a1e1663> (Architecture <behavior>) compiled.
Entity <constant_578dda96c6> compiled.
Entity <constant_578dda96c6> (Architecture <behavior>) compiled.
Entity <mux_6054a14682> compiled.
Entity <mux_6054a14682> (Architecture <behavior>) compiled.
Entity <delay_e2d047c154> compiled.
Entity <delay_e2d047c154> (Architecture <behavior>) compiled.
Entity <delay_23f848c85b> compiled.
Entity <delay_23f848c85b> (Architecture <behavior>) compiled.
Entity <counter_7f1bcfc849> compiled.
Entity <counter_7f1bcfc849> (Architecture <behavior>) compiled.
Entity <concat_8ed7cb66cd> compiled.
Entity <concat_8ed7cb66cd> (Architecture <behavior>) compiled.
Entity <mux_fd01d62b53> compiled.
Entity <mux_fd01d62b53> (Architecture <behavior>) compiled.
Entity <concat_8b51f4067b> compiled.
Entity <concat_8b51f4067b> (Architecture <behavior>) compiled.
Entity <constant_7ef2258ec8> compiled.
Entity <constant_7ef2258ec8> (Architecture <behavior>) compiled.
Entity <delay_9bb25f1d93> compiled.
Entity <delay_9bb25f1d93> (Architecture <behavior>) compiled.
Entity <mux_66e06093b2> compiled.
Entity <mux_66e06093b2> (Architecture <behavior>) compiled.
Entity <concat_4564aa4c8b> compiled.
Entity <concat_4564aa4c8b> (Architecture <behavior>) compiled.
Entity <bitbasher_28534cf16d> compiled.
Entity <bitbasher_28534cf16d> (Architecture <behavior>) compiled.
Entity <bitbasher_bb056d7e90> compiled.
Entity <bitbasher_bb056d7e90> (Architecture <behavior>) compiled.
Entity <mux_112578e8da> compiled.
Entity <mux_112578e8da> (Architecture <behavior>) compiled.
Entity <mux_2aa09bfea3> compiled.
Entity <mux_2aa09bfea3> (Architecture <behavior>) compiled.
Entity <mux_bfb8dadb36> compiled.
Entity <mux_bfb8dadb36> (Architecture <behavior>) compiled.
Entity <constant_60de7cd9a7> compiled.
Entity <constant_60de7cd9a7> (Architecture <behavior>) compiled.
Entity <constant_068ec526a0> compiled.
Entity <constant_068ec526a0> (Architecture <behavior>) compiled.
Entity <constant_24fe963a89> compiled.
Entity <constant_24fe963a89> (Architecture <behavior>) compiled.
Entity <relational_d500ab1630> compiled.
Entity <relational_d500ab1630> (Architecture <behavior>) compiled.
Entity <relational_7f67627fe4> compiled.
Entity <relational_7f67627fe4> (Architecture <behavior>) compiled.
Entity <constant_a629aefb53> compiled.
Entity <constant_a629aefb53> (Architecture <behavior>) compiled.
Entity <concat_566f280c69> compiled.
Entity <concat_566f280c69> (Architecture <behavior>) compiled.
Entity <constant_06590e4008> compiled.
Entity <constant_06590e4008> (Architecture <behavior>) compiled.
Entity <mux_bfe1d4f686> compiled.
Entity <mux_bfe1d4f686> (Architecture <behavior>) compiled.
Entity <mux_58c87f2f80> compiled.
Entity <mux_58c87f2f80> (Architecture <behavior>) compiled.
Entity <mult_08763981bc> compiled.
Entity <mult_08763981bc> (Architecture <behavior>) compiled.
Entity <addsub_c1a1687803> compiled.
Entity <addsub_c1a1687803> (Architecture <behavior>) compiled.
Entity <addsub_31c0c7c8b5> compiled.
Entity <addsub_31c0c7c8b5> (Architecture <behavior>) compiled.
Entity <concat_b6b0f55f17> compiled.
Entity <concat_b6b0f55f17> (Architecture <behavior>) compiled.
Entity <reinterpret_72d35fae55> compiled.
Entity <reinterpret_72d35fae55> (Architecture <behavior>) compiled.
Entity <constant_b6bf25629b> compiled.
Entity <constant_b6bf25629b> (Architecture <behavior>) compiled.
Entity <reinterpret_e155c4bb93> compiled.
Entity <reinterpret_e155c4bb93> (Architecture <behavior>) compiled.
Entity <logical_b2983b6154> compiled.
Entity <logical_b2983b6154> (Architecture <behavior>) compiled.
Entity <concat_1a070f1f35> compiled.
Entity <concat_1a070f1f35> (Architecture <behavior>) compiled.
Entity <reinterpret_df53fd8fe7> compiled.
Entity <reinterpret_df53fd8fe7> (Architecture <behavior>) compiled.
Entity <delay_14a6a51cbc> compiled.
Entity <delay_14a6a51cbc> (Architecture <behavior>) compiled.
Entity <mux_ec62f2b06a> compiled.
Entity <mux_ec62f2b06a> (Architecture <behavior>) compiled.
Entity <relational_ada779c3b0> compiled.
Entity <relational_ada779c3b0> (Architecture <behavior>) compiled.
Entity <constant_e99b17db38> compiled.
Entity <constant_e99b17db38> (Architecture <behavior>) compiled.
Entity <concat_c24e4e888e> compiled.
Entity <concat_c24e4e888e> (Architecture <behavior>) compiled.
Entity <mux_7448b060f4> compiled.
Entity <mux_7448b060f4> (Architecture <behavior>) compiled.
Entity <concat_09ca9faec0> compiled.
Entity <concat_09ca9faec0> (Architecture <behavior>) compiled.
Entity <constant_98b461a391> compiled.
Entity <constant_98b461a391> (Architecture <behavior>) compiled.
Entity <constant_e82da56f1e> compiled.
Entity <constant_e82da56f1e> (Architecture <behavior>) compiled.
Entity <constant_1e1ea8370a> compiled.
Entity <constant_1e1ea8370a> (Architecture <behavior>) compiled.
Entity <constant_ebdfb0074f> compiled.
Entity <constant_ebdfb0074f> (Architecture <behavior>) compiled.
Entity <concat_7d415c13b1> compiled.
Entity <concat_7d415c13b1> (Architecture <behavior>) compiled.
Entity <concat_83d07cc341> compiled.
Entity <concat_83d07cc341> (Architecture <behavior>) compiled.
Entity <mux_eb6266ebdd> compiled.
Entity <mux_eb6266ebdd> (Architecture <behavior>) compiled.
Entity <delay_15f5a81b1f> compiled.
Entity <delay_15f5a81b1f> (Architecture <behavior>) compiled.
Entity <relational_297b184c8e> compiled.
Entity <relational_297b184c8e> (Architecture <behavior>) compiled.
Entity <relational_a0704033ef> compiled.
Entity <relational_a0704033ef> (Architecture <behavior>) compiled.
Entity <relational_6e942c7926> compiled.
Entity <relational_6e942c7926> (Architecture <behavior>) compiled.
Entity <logical_1cef476837> compiled.
Entity <logical_1cef476837> (Architecture <behavior>) compiled.
Entity <constant_4e64dfaf34> compiled.
Entity <constant_4e64dfaf34> (Architecture <behavior>) compiled.
Entity <concat_397b8dc5c3> compiled.
Entity <concat_397b8dc5c3> (Architecture <behavior>) compiled.
Entity <mux_dc8b84fd59> compiled.
Entity <mux_dc8b84fd59> (Architecture <behavior>) compiled.
Entity <concat_cab3ba8c97> compiled.
Entity <concat_cab3ba8c97> (Architecture <behavior>) compiled.
Entity <concat_d01593648d> compiled.
Entity <concat_d01593648d> (Architecture <behavior>) compiled.
Entity <concat_6964870821> compiled.
Entity <concat_6964870821> (Architecture <behavior>) compiled.
Entity <concat_55c7ba900f> compiled.
Entity <concat_55c7ba900f> (Architecture <behavior>) compiled.
Entity <concat_7d5080ab25> compiled.
Entity <concat_7d5080ab25> (Architecture <behavior>) compiled.
Entity <constant_a1d3429a21> compiled.
Entity <constant_a1d3429a21> (Architecture <behavior>) compiled.
Entity <constant_37567836aa> compiled.
Entity <constant_37567836aa> (Architecture <behavior>) compiled.
Entity <constant_61027e1056> compiled.
Entity <constant_61027e1056> (Architecture <behavior>) compiled.
Entity <delay_672d2b8d1e> compiled.
Entity <delay_672d2b8d1e> (Architecture <behavior>) compiled.
Entity <logical_1df98b5f16> compiled.
Entity <logical_1df98b5f16> (Architecture <behavior>) compiled.
Entity <relational_f5d1a8e480> compiled.
Entity <relational_f5d1a8e480> (Architecture <behavior>) compiled.
Entity <constant_e3e2bf8850> compiled.
Entity <constant_e3e2bf8850> (Architecture <behavior>) compiled.
Entity <constant_7770c5583c> compiled.
Entity <constant_7770c5583c> (Architecture <behavior>) compiled.
Entity <constant_0904137f94> compiled.
Entity <constant_0904137f94> (Architecture <behavior>) compiled.
Entity <delay10_entity_8181a66134> compiled.
Entity <delay10_entity_8181a66134> (Architecture <structural>) compiled.
Entity <delay100_entity_f5402d4afa> compiled.
Entity <delay100_entity_f5402d4afa> (Architecture <structural>) compiled.
Entity <delay11_entity_c2a06abd76> compiled.
Entity <delay11_entity_c2a06abd76> (Architecture <structural>) compiled.
Entity <delay3_entity_1a1c4e6264> compiled.
Entity <delay3_entity_1a1c4e6264> (Architecture <structural>) compiled.
Entity <delay4_entity_dd35b94c7d> compiled.
Entity <delay4_entity_dd35b94c7d> (Architecture <structural>) compiled.
Entity <subsystem_entity_2a44c7d8dc> compiled.
Entity <subsystem_entity_2a44c7d8dc> (Architecture <structural>) compiled.
Entity <bus_create11_entity_ed14098eb6> compiled.
Entity <bus_create11_entity_ed14098eb6> (Architecture <structural>) compiled.
Entity <subsystem1_entity_1d30495a1f> compiled.
Entity <subsystem1_entity_1d30495a1f> (Architecture <structural>) compiled.
Entity <subsystem2_entity_c612b0eca6> compiled.
Entity <subsystem2_entity_c612b0eca6> (Architecture <structural>) compiled.
Entity <bus_expand1_entity_33d7318597> compiled.
Entity <bus_expand1_entity_33d7318597> (Architecture <structural>) compiled.
Entity <bus_expand2_entity_5a9cb2578d> compiled.
Entity <bus_expand2_entity_5a9cb2578d> (Architecture <structural>) compiled.
Entity <bus_expand3_entity_a1c48a8f8e> compiled.
Entity <bus_expand3_entity_a1c48a8f8e> (Architecture <structural>) compiled.
Entity <bus_expand4_entity_a97abe62cc> compiled.
Entity <bus_expand4_entity_a97abe62cc> (Architecture <structural>) compiled.
Entity <subsystem4_entity_878b3c265c> compiled.
Entity <subsystem4_entity_878b3c265c> (Architecture <structural>) compiled.
Entity <edge_detect_entity_773f207806> compiled.
Entity <edge_detect_entity_773f207806> (Architecture <structural>) compiled.
Entity <add_gen_entity_dd9e933c0e> compiled.
Entity <add_gen_entity_dd9e933c0e> (Architecture <structural>) compiled.
Entity <dram_munge_entity_d55c467a7c> compiled.
Entity <dram_munge_entity_d55c467a7c> (Architecture <structural>) compiled.
Entity <edge_detect_entity_cb656284f4> compiled.
Entity <edge_detect_entity_cb656284f4> (Architecture <structural>) compiled.
Entity <basic_ctrl_entity_6742ed5eb1> compiled.
Entity <basic_ctrl_entity_6742ed5eb1> (Architecture <structural>) compiled.
Entity <calc_add_entity_3e925ff36b> compiled.
Entity <calc_add_entity_3e925ff36b> (Architecture <structural>) compiled.
Entity <bram_entity_6f024610ff> compiled.
Entity <bram_entity_6f024610ff> (Architecture <structural>) compiled.
Entity <delay_entity_61fe49f948> compiled.
Entity <delay_entity_61fe49f948> (Architecture <structural>) compiled.
Entity <status_entity_7b6169195a> compiled.
Entity <status_entity_7b6169195a> (Architecture <structural>) compiled.
Entity <stop_gen_entity_cb472c065b> compiled.
Entity <stop_gen_entity_cb472c065b> (Architecture <structural>) compiled.
Entity <adc_snap0_entity_e5d722f3d9> compiled.
Entity <adc_snap0_entity_e5d722f3d9> (Architecture <structural>) compiled.
Entity <adc_snap1_entity_3fff712eed> compiled.
Entity <adc_snap1_entity_3fff712eed> (Architecture <structural>) compiled.
Entity <bus_create11_entity_ca7f9dbf2e> compiled.
Entity <bus_create11_entity_ca7f9dbf2e> (Architecture <structural>) compiled.
Entity <bus_create2_entity_26f43c2bb1> compiled.
Entity <bus_create2_entity_26f43c2bb1> (Architecture <structural>) compiled.
Entity <bus_create7_entity_57af54f9e5> compiled.
Entity <bus_create7_entity_57af54f9e5> (Architecture <structural>) compiled.
Entity <bus_expand_entity_42329a104d> compiled.
Entity <bus_expand_entity_42329a104d> (Architecture <structural>) compiled.
Entity <bus_expand6_entity_289d91e26d> compiled.
Entity <bus_expand6_entity_289d91e26d> (Architecture <structural>) compiled.
Entity <edge_detect1_entity_75cedd2450> compiled.
Entity <edge_detect1_entity_75cedd2450> (Architecture <structural>) compiled.
Entity <calc_adc_sum_sq_entity_6e70db58e3> compiled.
Entity <calc_adc_sum_sq_entity_6e70db58e3> (Architecture <structural>) compiled.
Entity <cd_local_time_entity_9ff6e19688> compiled.
Entity <cd_local_time_entity_9ff6e19688> (Architecture <structural>) compiled.
Entity <x1st_shift_entity_9909f3ebcd> compiled.
Entity <x1st_shift_entity_9909f3ebcd> (Architecture <structural>) compiled.
Entity <bus_create1_entity_3f464d45e8> compiled.
Entity <bus_create1_entity_3f464d45e8> (Architecture <structural>) compiled.
Entity <bus_expand1_entity_4a80f53028> compiled.
Entity <bus_expand1_entity_4a80f53028> (Architecture <structural>) compiled.
Entity <bus_create2_entity_4e455bb1b3> compiled.
Entity <bus_create2_entity_4e455bb1b3> (Architecture <structural>) compiled.
Entity <crs_snap_entity_70bbc1e976> compiled.
Entity <crs_snap_entity_70bbc1e976> (Architecture <structural>) compiled.
Entity <del_4x0_pol1_entity_49de411777> compiled.
Entity <del_4x0_pol1_entity_49de411777> (Architecture <structural>) compiled.
Entity <delay_bram0_entity_132f1fc19a> compiled.
Entity <delay_bram0_entity_132f1fc19a> (Architecture <structural>) compiled.
Entity <c_to_ri0_entity_ac3e6eb705> compiled.
Entity <c_to_ri0_entity_ac3e6eb705> (Architecture <structural>) compiled.
Entity <cadd_entity_af6191b102> compiled.
Entity <cadd_entity_af6191b102> (Architecture <structural>) compiled.
Entity <csub_entity_c8fe90de98> compiled.
Entity <csub_entity_c8fe90de98> (Architecture <structural>) compiled.
Entity <ri_to_c0_entity_724b130d6e> compiled.
Entity <ri_to_c0_entity_724b130d6e> (Architecture <structural>) compiled.
Entity <hilbert_dsp48e0_entity_06dac88fd7> compiled.
Entity <hilbert_dsp48e0_entity_06dac88fd7> (Architecture <structural>) compiled.
Entity <ri_to_c0_entity_e8c0051634> compiled.
Entity <ri_to_c0_entity_e8c0051634> (Architecture <structural>) compiled.
Entity <mirror_spectrum_entity_42d1e77f31> compiled.
Entity <mirror_spectrum_entity_42d1e77f31> (Architecture <structural>) compiled.
Entity <sync_delay_en_entity_71ca922226> compiled.
Entity <sync_delay_en_entity_71ca922226> (Architecture <structural>) compiled.
Entity <reorder_even_entity_358a71e958> compiled.
Entity <reorder_even_entity_358a71e958> (Architecture <structural>) compiled.
Entity <reorder_odd_entity_b977752d33> compiled.
Entity <reorder_odd_entity_b977752d33> (Architecture <structural>) compiled.
Entity <reorder_out_entity_bd82154bca> compiled.
Entity <reorder_out_entity_bd82154bca> (Architecture <structural>) compiled.
Entity <sync_delay_ctr_entity_c266c51a66> compiled.
Entity <sync_delay_ctr_entity_c266c51a66> (Architecture <structural>) compiled.
Entity <bi_real_unscr_4x_entity_3b8b394f08> compiled.
Entity <bi_real_unscr_4x_entity_3b8b394f08> (Architecture <structural>) compiled.
Entity <cadd_entity_517d36a131> compiled.
Entity <cadd_entity_517d36a131> (Architecture <structural>) compiled.
Entity <convert_entity_70860c9991> compiled.
Entity <convert_entity_70860c9991> (Architecture <structural>) compiled.
Entity <convert_of0_entity_269fb2de1a> compiled.
Entity <convert_of0_entity_269fb2de1a> (Architecture <structural>) compiled.
Entity <csub_entity_2ad7cf465d> compiled.
Entity <csub_entity_2ad7cf465d> (Architecture <structural>) compiled.
Entity <twiddle_pass_through_entity_1612d5478f> compiled.
Entity <twiddle_pass_through_entity_1612d5478f> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_669af7fe17> compiled.
Entity <butterfly_direct_entity_669af7fe17> (Architecture <structural>) compiled.
Entity <sync_delay_entity_fd333a7782> compiled.
Entity <sync_delay_entity_fd333a7782> (Architecture <structural>) compiled.
Entity <fft_stage_1_entity_7a0acaf727> compiled.
Entity <fft_stage_1_entity_7a0acaf727> (Architecture <structural>) compiled.
Entity <twiddle_stage_2_entity_30c73c209f> compiled.
Entity <twiddle_stage_2_entity_30c73c209f> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_57b07e077f> compiled.
Entity <butterfly_direct_entity_57b07e077f> (Architecture <structural>) compiled.
Entity <delay_b_entity_654034e28e> compiled.
Entity <delay_b_entity_654034e28e> (Architecture <structural>) compiled.
Entity <sync_delay_entity_2f938a0c67> compiled.
Entity <sync_delay_entity_2f938a0c67> (Architecture <structural>) compiled.
Entity <fft_stage_2_entity_3adc821d91> compiled.
Entity <fft_stage_2_entity_3adc821d91> (Architecture <structural>) compiled.
Entity <cadd_entity_bd220e7516> compiled.
Entity <cadd_entity_bd220e7516> (Architecture <structural>) compiled.
Entity <convert_entity_e184aba7ce> compiled.
Entity <convert_entity_e184aba7ce> (Architecture <structural>) compiled.
Entity <convert_of0_entity_6501bdd0bd> compiled.
Entity <convert_of0_entity_6501bdd0bd> (Architecture <structural>) compiled.
Entity <csub_entity_394eae4754> compiled.
Entity <csub_entity_394eae4754> (Architecture <structural>) compiled.
Entity <c_to_ri2_entity_e1b86f6b2f> compiled.
Entity <c_to_ri2_entity_e1b86f6b2f> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_2abbfa7cd7> compiled.
Entity <ri_to_c_entity_2abbfa7cd7> (Architecture <structural>) compiled.
Entity <coeff_gen_entity_1e1eba0bd0> compiled.
Entity <coeff_gen_entity_1e1eba0bd0> (Architecture <structural>) compiled.
Entity <twiddle_general_4mult_entity_fb04e7b04a> compiled.
Entity <twiddle_general_4mult_entity_fb04e7b04a> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_5c830c1bfc> compiled.
Entity <butterfly_direct_entity_5c830c1bfc> (Architecture <structural>) compiled.
Entity <delay_b_entity_5b814e1315> compiled.
Entity <delay_b_entity_5b814e1315> (Architecture <structural>) compiled.
Entity <sync_delay_entity_a196797bd2> compiled.
Entity <sync_delay_entity_a196797bd2> (Architecture <structural>) compiled.
Entity <fft_stage_3_entity_aa15e84fae> compiled.
Entity <fft_stage_3_entity_aa15e84fae> (Architecture <structural>) compiled.
Entity <coeff_gen_entity_6adac1066c> compiled.
Entity <coeff_gen_entity_6adac1066c> (Architecture <structural>) compiled.
Entity <twiddle_general_4mult_entity_6d46e04e47> compiled.
Entity <twiddle_general_4mult_entity_6d46e04e47> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_89ddf7e694> compiled.
Entity <butterfly_direct_entity_89ddf7e694> (Architecture <structural>) compiled.
Entity <delay_b_entity_8f5fb2d2a5> compiled.
Entity <delay_b_entity_8f5fb2d2a5> (Architecture <structural>) compiled.
Entity <sync_delay_entity_053eb37e18> compiled.
Entity <sync_delay_entity_053eb37e18> (Architecture <structural>) compiled.
Entity <fft_stage_4_entity_f91b655483> compiled.
Entity <fft_stage_4_entity_f91b655483> (Architecture <structural>) compiled.
Entity <coeff_gen_entity_9a31ca9433> compiled.
Entity <coeff_gen_entity_9a31ca9433> (Architecture <structural>) compiled.
Entity <twiddle_general_4mult_entity_c1e8805b70> compiled.
Entity <twiddle_general_4mult_entity_c1e8805b70> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_2f07c4f5b5> compiled.
Entity <butterfly_direct_entity_2f07c4f5b5> (Architecture <structural>) compiled.
Entity <delay_b_entity_a07c0547cc> compiled.
Entity <delay_b_entity_a07c0547cc> (Architecture <structural>) compiled.
Entity <sync_delay_entity_3371cbcaf5> compiled.
Entity <sync_delay_entity_3371cbcaf5> (Architecture <structural>) compiled.
Entity <fft_stage_5_entity_f0b8f37405> compiled.
Entity <fft_stage_5_entity_f0b8f37405> (Architecture <structural>) compiled.
Entity <coeff_gen_entity_8e9682e162> compiled.
Entity <coeff_gen_entity_8e9682e162> (Architecture <structural>) compiled.
Entity <twiddle_general_4mult_entity_de42a8054e> compiled.
Entity <twiddle_general_4mult_entity_de42a8054e> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_42faa5a3b6> compiled.
Entity <butterfly_direct_entity_42faa5a3b6> (Architecture <structural>) compiled.
Entity <delay_b_entity_b466295e6d> compiled.
Entity <delay_b_entity_b466295e6d> (Architecture <structural>) compiled.
Entity <sync_delay_entity_cf1f4c0073> compiled.
Entity <sync_delay_entity_cf1f4c0073> (Architecture <structural>) compiled.
Entity <fft_stage_6_entity_7e75795901> compiled.
Entity <fft_stage_6_entity_7e75795901> (Architecture <structural>) compiled.
Entity <coeff_gen_entity_14d6df8e1f> compiled.
Entity <coeff_gen_entity_14d6df8e1f> (Architecture <structural>) compiled.
Entity <twiddle_general_4mult_entity_00c35e5a44> compiled.
Entity <twiddle_general_4mult_entity_00c35e5a44> (Architecture <structural>) compiled.
Entity <butterfly_direct_entity_82622f77fc> compiled.
Entity <butterfly_direct_entity_82622f77fc> (Architecture <structural>) compiled.
Entity <delay_b_entity_512883e072> compiled.
Entity <delay_b_entity_512883e072> (Architecture <structural>) compiled.
Entity <sync_delay_entity_11d0f399ba> compiled.
Entity <sync_delay_entity_11d0f399ba> (Architecture <structural>) compiled.
Entity <fft_stage_7_entity_5823de238c> compiled.
Entity <fft_stage_7_entity_5823de238c> (Architecture <structural>) compiled.
Entity <biplex_core_entity_ce6e11ad41> compiled.
Entity <biplex_core_entity_ce6e11ad41> (Architecture <structural>) compiled.
Entity <fft_biplex_real_4x0_entity_d1b89c22a9> compiled.
Entity <fft_biplex_real_4x0_entity_d1b89c22a9> (Architecture <structural>) compiled.
Entity <coeff_gen_entity_d5f3ccee33> compiled.
Entity <coeff_gen_entity_d5f3ccee33> (Architecture <structural>) compiled.
Entity <twiddle_general_4mult_entity_d3f87a3d85> compiled.
Entity <twiddle_general_4mult_entity_d3f87a3d85> (Architecture <structural>) compiled.
Entity <butterfly1_0_entity_2b561cf47f> compiled.
Entity <butterfly1_0_entity_2b561cf47f> (Architecture <structural>) compiled.
Entity <convert_of2_entity_8d054482eb> compiled.
Entity <convert_of2_entity_8d054482eb> (Architecture <structural>) compiled.
Entity <coeff_gen_entity_a6d75bcd87> compiled.
Entity <coeff_gen_entity_a6d75bcd87> (Architecture <structural>) compiled.
Entity <twiddle_general_4mult_entity_2915d7f7f4> compiled.
Entity <twiddle_general_4mult_entity_2915d7f7f4> (Architecture <structural>) compiled.
Entity <butterfly2_0_entity_d3942396c3> compiled.
Entity <butterfly2_0_entity_d3942396c3> (Architecture <structural>) compiled.
Entity <coeff_gen_entity_c23c8c532e> compiled.
Entity <coeff_gen_entity_c23c8c532e> (Architecture <structural>) compiled.
Entity <twiddle_general_4mult_entity_affa3848a0> compiled.
Entity <twiddle_general_4mult_entity_affa3848a0> (Architecture <structural>) compiled.
Entity <butterfly2_1_entity_5ca2c00a71> compiled.
Entity <butterfly2_1_entity_5ca2c00a71> (Architecture <structural>) compiled.
Entity <fft_direct_entity_ee646f7bda> compiled.
Entity <fft_direct_entity_ee646f7bda> (Architecture <structural>) compiled.
Entity <sync_delay_en_entity_76a743294e> compiled.
Entity <sync_delay_en_entity_76a743294e> (Architecture <structural>) compiled.
Entity <reorder_entity_10fc6fb340> compiled.
Entity <reorder_entity_10fc6fb340> (Architecture <structural>) compiled.
Entity <barrel_switcher_entity_bbeeae4836> compiled.
Entity <barrel_switcher_entity_bbeeae4836> (Architecture <structural>) compiled.
Entity <square_transposer_entity_191862f244> compiled.
Entity <square_transposer_entity_191862f244> (Architecture <structural>) compiled.
Entity <fft_unscrambler_entity_b73bf557ac> compiled.
Entity <fft_unscrambler_entity_b73bf557ac> (Architecture <structural>) compiled.
Entity <in_del_4x0_pol1_entity_96a59b4013> compiled.
Entity <in_del_4x0_pol1_entity_96a59b4013> (Architecture <structural>) compiled.
Entity <fft_wideband_real0_entity_c512b4816a> compiled.
Entity <fft_wideband_real0_entity_c512b4816a> (Architecture <structural>) compiled.
Entity <reorder_entity_f9ba1c1d4b> compiled.
Entity <reorder_entity_f9ba1c1d4b> (Architecture <structural>) compiled.
Entity <fft_unscrambler_entity_704f296532> compiled.
Entity <fft_unscrambler_entity_704f296532> (Architecture <structural>) compiled.
Entity <fft_wideband_real1_entity_9c10afbb70> compiled.
Entity <fft_wideband_real1_entity_9c10afbb70> (Architecture <structural>) compiled.
Entity <adder_1_1_entity_13a6851d97> compiled.
Entity <adder_1_1_entity_13a6851d97> (Architecture <structural>) compiled.
Entity <adder_1_2_entity_59287c1711> compiled.
Entity <adder_1_2_entity_59287c1711> (Architecture <structural>) compiled.
Entity <pol1_in1_coeffs_entity_c8afea88ae> compiled.
Entity <pol1_in1_coeffs_entity_c8afea88ae> (Architecture <structural>) compiled.
Entity <delay_bram_entity_7dc358dce0> compiled.
Entity <delay_bram_entity_7dc358dce0> (Architecture <structural>) compiled.
Entity <pol1_in1_first_tap_entity_5927e1c3d2> compiled.
Entity <pol1_in1_first_tap_entity_5927e1c3d2> (Architecture <structural>) compiled.
Entity <pol1_in1_last_tap_entity_ca67f62992> compiled.
Entity <pol1_in1_last_tap_entity_ca67f62992> (Architecture <structural>) compiled.
Entity <pol1_in2_coeffs_entity_7f5932e35b> compiled.
Entity <pol1_in2_coeffs_entity_7f5932e35b> (Architecture <structural>) compiled.
Entity <pol1_in2_first_tap_entity_54cafea8b2> compiled.
Entity <pol1_in2_first_tap_entity_54cafea8b2> (Architecture <structural>) compiled.
Entity <pol1_in2_last_tap_entity_3d20e72b5f> compiled.
Entity <pol1_in2_last_tap_entity_3d20e72b5f> (Architecture <structural>) compiled.
Entity <pol1_in3_coeffs_entity_37d644e242> compiled.
Entity <pol1_in3_coeffs_entity_37d644e242> (Architecture <structural>) compiled.
Entity <pol1_in4_coeffs_entity_21b114648a> compiled.
Entity <pol1_in4_coeffs_entity_21b114648a> (Architecture <structural>) compiled.
Entity <pol2_in1_coeffs_entity_0ba1f52945> compiled.
Entity <pol2_in1_coeffs_entity_0ba1f52945> (Architecture <structural>) compiled.
Entity <pfb_fir_real_entity_63f9757e89> compiled.
Entity <pfb_fir_real_entity_63f9757e89> (Architecture <structural>) compiled.
Entity <coarse_entity_a91220dfb7> compiled.
Entity <coarse_entity_a91220dfb7> (Architecture <structural>) compiled.
Entity <bus_create1_entity_e610e729f9> compiled.
Entity <bus_create1_entity_e610e729f9> (Architecture <structural>) compiled.
Entity <bus_create2_entity_72ad0630e7> compiled.
Entity <bus_create2_entity_72ad0630e7> (Architecture <structural>) compiled.
Entity <cd_tr_entity_e556bbeffd> compiled.
Entity <cd_tr_entity_e556bbeffd> (Architecture <structural>) compiled.
Entity <cd_tr1_entity_34e6da8a4b> compiled.
Entity <cd_tr1_entity_34e6da8a4b> (Architecture <structural>) compiled.
Entity <barrel_switcher_entity_b91f80ea2d> compiled.
Entity <barrel_switcher_entity_b91f80ea2d> (Architecture <structural>) compiled.
Entity <delay_dp_entity_669e30fc9b> compiled.
Entity <delay_dp_entity_669e30fc9b> (Architecture <structural>) compiled.
Entity <delay_dp1_entity_524b6d544a> compiled.
Entity <delay_dp1_entity_524b6d544a> (Architecture <structural>) compiled.
Entity <delay_coarse_entity_afbd97e680> compiled.
Entity <delay_coarse_entity_afbd97e680> (Architecture <structural>) compiled.
Entity <barrel_switcher_entity_2146ed75dc> compiled.
Entity <barrel_switcher_entity_2146ed75dc> (Architecture <structural>) compiled.
Entity <delay_coarse1_entity_3b68014ca9> compiled.
Entity <delay_coarse1_entity_3b68014ca9> (Architecture <structural>) compiled.
Entity <count_parallel_entity_a6b60d1b26> compiled.
Entity <count_parallel_entity_a6b60d1b26> (Architecture <structural>) compiled.
Entity <delay_calc_entity_10677dac44> compiled.
Entity <delay_calc_entity_10677dac44> (Architecture <structural>) compiled.
Entity <phase_calc_entity_54fee359a8> compiled.
Entity <phase_calc_entity_54fee359a8> (Architecture <structural>) compiled.
Entity <delay_gen0_entity_b255b8425c> compiled.
Entity <delay_gen0_entity_b255b8425c> (Architecture <structural>) compiled.
Entity <coarse_delay_entity_14c739abb5> compiled.
Entity <coarse_delay_entity_14c739abb5> (Architecture <structural>) compiled.
Entity <convert_entity_c5755984be> compiled.
Entity <convert_entity_c5755984be> (Architecture <structural>) compiled.
Entity <ct_tvg_entity_81cd2f878e> compiled.
Entity <ct_tvg_entity_81cd2f878e> (Architecture <structural>) compiled.
Entity <decat0_entity_2340466183> compiled.
Entity <decat0_entity_2340466183> (Architecture <structural>) compiled.
Entity <calc_add_entity_2915bb7175> compiled.
Entity <calc_add_entity_2915bb7175> (Architecture <structural>) compiled.
Entity <eq0_entity_4c0c77caa2> compiled.
Entity <eq0_entity_4c0c77caa2> (Architecture <structural>) compiled.
Entity <bus_create_entity_4569e4a2f8> compiled.
Entity <bus_create_entity_4569e4a2f8> (Architecture <structural>) compiled.
Entity <bus_create1_entity_74c8747f81> compiled.
Entity <bus_create1_entity_74c8747f81> (Architecture <structural>) compiled.
Entity <bus_create2_entity_86f2416e65> compiled.
Entity <bus_create2_entity_86f2416e65> (Architecture <structural>) compiled.
Entity <subsystem1_entity_1899c22aea> compiled.
Entity <subsystem1_entity_1899c22aea> (Architecture <structural>) compiled.
Entity <delay_calc_entity_7a6c9a8503> compiled.
Entity <delay_calc_entity_7a6c9a8503> (Architecture <structural>) compiled.
Entity <phase_calc_entity_8299f5efce> compiled.
Entity <phase_calc_entity_8299f5efce> (Architecture <structural>) compiled.
Entity <delay_gen_entity_5337c180f8> compiled.
Entity <delay_gen_entity_5337c180f8> (Architecture <structural>) compiled.
Entity <subsystem1_entity_cd73c7f9cc> compiled.
Entity <subsystem1_entity_cd73c7f9cc> (Architecture <structural>) compiled.
Entity <delay_gen1_entity_4815715ea8> compiled.
Entity <delay_gen1_entity_4815715ea8> (Architecture <structural>) compiled.
Entity <expand_data_in_entity_d5d71b9bb1> compiled.
Entity <expand_data_in_entity_d5d71b9bb1> (Architecture <structural>) compiled.
Entity <expand_fd0_entity_7384476f9f> compiled.
Entity <expand_fd0_entity_7384476f9f> (Architecture <structural>) compiled.
Entity <c_to_ri_entity_6fb343188d> compiled.
Entity <c_to_ri_entity_6fb343188d> (Architecture <structural>) compiled.
Entity <cmult_4bit_hdl_entity_e90bbbc122> compiled.
Entity <cmult_4bit_hdl_entity_e90bbbc122> (Architecture <structural>) compiled.
Entity <polynomial0_entity_23243560fe> compiled.
Entity <polynomial0_entity_23243560fe> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_c73e85e8c5> compiled.
Entity <ri_to_c_entity_c73e85e8c5> (Architecture <structural>) compiled.
Entity <sincos0_entity_764418d801> compiled.
Entity <sincos0_entity_764418d801> (Architecture <structural>) compiled.
Entity <fd_fs_entity_fa00e52681> compiled.
Entity <fd_fs_entity_fa00e52681> (Architecture <structural>) compiled.
Entity <polynomial0_entity_feade403d2> compiled.
Entity <polynomial0_entity_feade403d2> (Architecture <structural>) compiled.
Entity <sincos0_entity_3fdc663e3b> compiled.
Entity <sincos0_entity_3fdc663e3b> (Architecture <structural>) compiled.
Entity <fd_fs1_entity_17caded306> compiled.
Entity <fd_fs1_entity_17caded306> (Architecture <structural>) compiled.
Entity <bus_create2_entity_d651c0183c> compiled.
Entity <bus_create2_entity_d651c0183c> (Architecture <structural>) compiled.
Entity <exp_data_entity_6025422bec> compiled.
Entity <exp_data_entity_6025422bec> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_f27e34b719> compiled.
Entity <ri_to_c_entity_f27e34b719> (Architecture <structural>) compiled.
Entity <fd_fs_tvg0_entity_3f83eaa054> compiled.
Entity <fd_fs_tvg0_entity_3f83eaa054> (Architecture <structural>) compiled.
Entity <fd_fs_tvg1_entity_864661c217> compiled.
Entity <fd_fs_tvg1_entity_864661c217> (Architecture <structural>) compiled.
Entity <fd_local_time_entity_fd1d59e087> compiled.
Entity <fd_local_time_entity_fd1d59e087> (Architecture <structural>) compiled.
Entity <fd_tr0_entity_ff3cd11b73> compiled.
Entity <fd_tr0_entity_ff3cd11b73> (Architecture <structural>) compiled.
Entity <fd_tr1_entity_b3b52905a2> compiled.
Entity <fd_tr1_entity_b3b52905a2> (Architecture <structural>) compiled.
Entity <tvg_tr_entity_1f329b553b> compiled.
Entity <tvg_tr_entity_1f329b553b> (Architecture <structural>) compiled.
Entity <fdfs_entity_063070395a> compiled.
Entity <fdfs_entity_063070395a> (Architecture <structural>) compiled.
Entity <armed_sync_entity_c4620211ad> compiled.
Entity <armed_sync_entity_c4620211ad> (Architecture <structural>) compiled.
Entity <buffer_entity_f07faed274> compiled.
Entity <buffer_entity_f07faed274> (Architecture <structural>) compiled.
Entity <bus_expand1_entity_70a99f462b> compiled.
Entity <bus_expand1_entity_70a99f462b> (Architecture <structural>) compiled.
Entity <indexgen_entity_9d60342707> compiled.
Entity <indexgen_entity_9d60342707> (Architecture <structural>) compiled.
Entity <pol1_in1_coeffs_entity_bc8c92e227> compiled.
Entity <pol1_in1_coeffs_entity_bc8c92e227> (Architecture <structural>) compiled.
Entity <adder_tree1_entity_4b3dc0964f> compiled.
Entity <adder_tree1_entity_4b3dc0964f> (Architecture <structural>) compiled.
Entity <adder_tree2_entity_bfdc0b6b4c> compiled.
Entity <adder_tree2_entity_bfdc0b6b4c> (Architecture <structural>) compiled.
Entity <pfb_add_tree_async_entity_591571284b> compiled.
Entity <pfb_add_tree_async_entity_591571284b> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_21766a8f4a> compiled.
Entity <ri_to_c_entity_21766a8f4a> (Architecture <structural>) compiled.
Entity <split_data_entity_23537c7e5f> compiled.
Entity <split_data_entity_23537c7e5f> (Architecture <structural>) compiled.
Entity <pol1_in1_last_tap_entity_c58d5bf7f0> compiled.
Entity <pol1_in1_last_tap_entity_c58d5bf7f0> (Architecture <structural>) compiled.
Entity <pol1_in1_tap1_entity_36567b3995> compiled.
Entity <pol1_in1_tap1_entity_36567b3995> (Architecture <structural>) compiled.
Entity <pol1_in2_coeffs_entity_8d7039447f> compiled.
Entity <pol1_in2_coeffs_entity_8d7039447f> (Architecture <structural>) compiled.
Entity <pfb_add_tree_async_entity_93c68ef3c8> compiled.
Entity <pfb_add_tree_async_entity_93c68ef3c8> (Architecture <structural>) compiled.
Entity <pol1_in2_last_tap_entity_ca52ec1650> compiled.
Entity <pol1_in2_last_tap_entity_ca52ec1650> (Architecture <structural>) compiled.
Entity <pol1_in2_tap1_entity_d877d09e17> compiled.
Entity <pol1_in2_tap1_entity_d877d09e17> (Architecture <structural>) compiled.
Entity <sync_generate_entity_533415c247> compiled.
Entity <sync_generate_entity_533415c247> (Architecture <structural>) compiled.
Entity <pfb_fir_async1_entity_179eba1a8c> compiled.
Entity <pfb_fir_async1_entity_179eba1a8c> (Architecture <structural>) compiled.
Entity <bus_create1_entity_4f50c3e796> compiled.
Entity <bus_create1_entity_4f50c3e796> (Architecture <structural>) compiled.
Entity <bus_expand_entity_d4648db3a8> compiled.
Entity <bus_expand_entity_d4648db3a8> (Architecture <structural>) compiled.
Entity <create_sync_entity_c968f2d235> compiled.
Entity <create_sync_entity_c968f2d235> (Architecture <structural>) compiled.
Entity <create_xstart_entity_c17e97ae68> compiled.
Entity <create_xstart_entity_c17e97ae68> (Architecture <structural>) compiled.
Entity <xilinx_ffts_entity_8d01634063> compiled.
Entity <xilinx_ffts_entity_8d01634063> (Architecture <structural>) compiled.
Entity <fine_entity_d92fd9f38e> compiled.
Entity <fine_entity_d92fd9f38e> (Architecture <structural>) compiled.
Entity <gbe0_entity_a4d9102883> compiled.
Entity <gbe0_entity_a4d9102883> (Architecture <structural>) compiled.
Entity <gbe_err_entity_4ff5b5b3bc> compiled.
Entity <gbe_err_entity_4ff5b5b3bc> (Architecture <structural>) compiled.
Entity <katadc0_entity_180325740b> compiled.
Entity <katadc0_entity_180325740b> (Architecture <structural>) compiled.
Entity <freeze_cntr_entity_c607e7b420> compiled.
Entity <freeze_cntr_entity_c607e7b420> (Architecture <structural>) compiled.
Entity <led_pulse0_entity_bdaae4e684> compiled.
Entity <led_pulse0_entity_bdaae4e684> (Architecture <structural>) compiled.
Entity <subsystem_entity_b66990d278> compiled.
Entity <subsystem_entity_b66990d278> (Architecture <structural>) compiled.
Entity <posedge_entity_8c9b4fc2fb> compiled.
Entity <posedge_entity_8c9b4fc2fb> (Architecture <structural>) compiled.
Entity <pulse_ext_entity_39d1b29fcf> compiled.
Entity <pulse_ext_entity_39d1b29fcf> (Architecture <structural>) compiled.
Entity <pulse_ext2_entity_5b77244ab9> compiled.
Entity <pulse_ext2_entity_5b77244ab9> (Architecture <structural>) compiled.
Entity <roach_gpioa0_entity_f5eb6eeb90> compiled.
Entity <roach_gpioa0_entity_f5eb6eeb90> (Architecture <structural>) compiled.
Entity <roach_gpioa_oe_entity_be1a2cf1d1> compiled.
Entity <roach_gpioa_oe_entity_be1a2cf1d1> (Architecture <structural>) compiled.
Entity <roach_led0_entity_be9a3489ac> compiled.
Entity <roach_led0_entity_be9a3489ac> (Architecture <structural>) compiled.
Entity <leds_entity_7bfe27f09c> compiled.
Entity <leds_entity_7bfe27f09c> (Architecture <structural>) compiled.
Entity <packetiser_entity_38cd0f1979> compiled.
Entity <packetiser_entity_38cd0f1979> (Architecture <structural>) compiled.
Entity <packetiser_tvg_contiguous_entity_8f915d99f4> compiled.
Entity <packetiser_tvg_contiguous_entity_8f915d99f4> (Architecture <structural>) compiled.
Entity <buffer_to_64_entity_dd495b5105> compiled.
Entity <buffer_to_64_entity_dd495b5105> (Architecture <structural>) compiled.
Entity <bus_create2_entity_7faa65db15> compiled.
Entity <bus_create2_entity_7faa65db15> (Architecture <structural>) compiled.
Entity <qdr_entity_5ce551e581> compiled.
Entity <qdr_entity_5ce551e581> (Architecture <structural>) compiled.
Entity <dbl_buffer0_entity_8618fa6b3a> compiled.
Entity <dbl_buffer0_entity_8618fa6b3a> (Architecture <structural>) compiled.
Entity <sync_delay_en_entity_52d3bba593> compiled.
Entity <sync_delay_en_entity_52d3bba593> (Architecture <structural>) compiled.
Entity <reorder_entity_02db5289ec> compiled.
Entity <reorder_entity_02db5289ec> (Architecture <structural>) compiled.
Entity <sync_delay_entity_1cfb55c2a5> compiled.
Entity <sync_delay_entity_1cfb55c2a5> (Architecture <structural>) compiled.
Entity <qdr_ct_entity_bc79c61df7> compiled.
Entity <qdr_ct_entity_bc79c61df7> (Architecture <structural>) compiled.
Entity <bus_create2_entity_b94cc2359f> compiled.
Entity <bus_create2_entity_b94cc2359f> (Architecture <structural>) compiled.
Entity <bus_expand3_entity_825300c8f2> compiled.
Entity <bus_expand3_entity_825300c8f2> (Architecture <structural>) compiled.
Entity <complex_mult_simple_full_entity_b8d4cf41a3> compiled.
Entity <complex_mult_simple_full_entity_b8d4cf41a3> (Architecture <structural>) compiled.
Entity <convert_entity_c9a192b6cd> compiled.
Entity <convert_entity_c9a192b6cd> (Architecture <structural>) compiled.
Entity <convert_of0_entity_7fe80d503c> compiled.
Entity <convert_of0_entity_7fe80d503c> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_b0914dff9c> compiled.
Entity <ri_to_c_entity_b0914dff9c> (Architecture <structural>) compiled.
Entity <quant_entity_63fa21c236> compiled.
Entity <quant_entity_63fa21c236> (Architecture <structural>) compiled.
Entity <quantisation_entity_112ce4d84a> compiled.
Entity <quantisation_entity_112ce4d84a> (Architecture <structural>) compiled.
Entity <user_entity_924243a28a> compiled.
Entity <user_entity_924243a28a> (Architecture <structural>) compiled.
Entity <rcs_entity_fb62b436e0> compiled.
Entity <rcs_entity_fb62b436e0> (Architecture <structural>) compiled.
Entity <bus_create2_entity_8009be622f> compiled.
Entity <bus_create2_entity_8009be622f> (Architecture <structural>) compiled.
Entity <repack_for_snap_entity_435cb8b557> compiled.
Entity <repack_for_snap_entity_435cb8b557> (Architecture <structural>) compiled.
Entity <addr_entity_e4463d4a0b> compiled.
Entity <addr_entity_e4463d4a0b> (Architecture <structural>) compiled.
Entity <calc_add_entity_0b96421a51> compiled.
Entity <calc_add_entity_0b96421a51> (Architecture <structural>) compiled.
Entity <bram_entity_663324a750> compiled.
Entity <bram_entity_663324a750> (Architecture <structural>) compiled.
Entity <freeze_cntr_entity_237822418c> compiled.
Entity <freeze_cntr_entity_237822418c> (Architecture <structural>) compiled.
Entity <snap_debug_entity_e25ad94b28> compiled.
Entity <snap_debug_entity_e25ad94b28> (Architecture <structural>) compiled.
Entity <rst_gen_entity_a459e59885> compiled.
Entity <rst_gen_entity_a459e59885> (Architecture <structural>) compiled.
Entity <sync_gen_entity_4666f37e63> compiled.
Entity <sync_gen_entity_4666f37e63> (Architecture <structural>) compiled.
Entity <timing_entity_75b27e8515> compiled.
Entity <timing_entity_75b27e8515> (Architecture <structural>) compiled.
Entity <subsystem1_entity_761d3d4af3> compiled.
Entity <subsystem1_entity_761d3d4af3> (Architecture <structural>) compiled.
Entity <decat1_entity_b0939b337a> compiled.
Entity <decat1_entity_b0939b337a> (Architecture <structural>) compiled.
Entity <trig0_entity_def9f75207> compiled.
Entity <trig0_entity_def9f75207> (Architecture <structural>) compiled.
Entity <trig1_entity_891d75ae5b> compiled.
Entity <trig1_entity_891d75ae5b> (Architecture <structural>) compiled.
Entity <neg_edge_delay_entity_668f7e6187> compiled.
Entity <neg_edge_delay_entity_668f7e6187> (Architecture <structural>) compiled.
Entity <oob_decode_entity_1e541f49c9> compiled.
Entity <oob_decode_entity_1e541f49c9> (Architecture <structural>) compiled.
Entity <xaui_pack0_entity_ebab7cc6d0> compiled.
Entity <xaui_pack0_entity_ebab7cc6d0> (Architecture <structural>) compiled.
Entity <c09f12_01> compiled.
Entity <c09f12_01> (Architecture <structural>) compiled.
Compiling vhdl file "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01_cw.vhd" in Library work.
Entity <xlclockdriver> compiled.
Entity <xlclockdriver> (Architecture <behavior>) compiled.
Entity <default_clock_driver_c09f12_01> compiled.
Entity <default_clock_driver_c09f12_01> (Architecture <structural>) compiled.
Entity <c09f12_01_cw> compiled.
Entity <c09f12_01_cw> (Architecture <structural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <c09f12_01_cw> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <c09f12_01> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <default_clock_driver_c09f12_01> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <adc_snap0_entity_e5d722f3d9> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <adc_snap1_entity_3fff712eed> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <status_entity_7b6169195a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xladdsub_c09f12_01> in library <work> (architecture <behavior>) with generics.
	a_arith = 1
	a_bin_pt = 0
	a_width = 15
	b_arith = 1
	b_bin_pt = 0
	b_width = 2
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 1
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 16
	core_name0 = "addsb_11_0_a37a2abb0bb82ab2"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 1
	full_s_width = 16
	latency = 1
	mode = 1
	overflow = 2
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 1
	s_bin_pt = 0
	s_width = 15

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 2
	new_msb = 2
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 10
	new_msb = 10
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 21
	new_msb = 21
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 11
	new_msb = 11
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 25
	new_msb = 27
	x_width = 32
	y_width = 3

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 3
	new_msb = 3
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 16
	new_msb = 16
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 17
	new_msb = 17
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 18
	new_msb = 18
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 19
	new_msb = 19
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 9
	new_msb = 9
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 8
	new_msb = 8
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <bus_create11_entity_ca7f9dbf2e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <bus_create2_entity_26f43c2bb1> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <bus_create7_entity_57af54f9e5> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <bus_expand6_entity_289d91e26d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <bus_expand_entity_42329a104d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <calc_adc_sum_sq_entity_6e70db58e3> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <cd_local_time_entity_9ff6e19688> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <coarse_entity_a91220dfb7> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <coarse_delay_entity_14c739abb5> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <concat_cab3ba8c97> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <concat_d01593648d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <concat_6964870821> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <concat_55c7ba900f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <concat_7d5080ab25> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_963ed6358a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_a1d3429a21> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_37567836aa> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_61027e1056> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <convert_entity_c5755984be> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_ed472a6d5a5cb515"
	op_arith = 1
	op_width = 32

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_904cce14b13b282e"
	op_arith = 1
	op_width = 31

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_ecb560ca58503876"
	op_arith = 1
	op_width = 12

Analyzing hierarchy for entity <ct_tvg_entity_81cd2f878e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <decat0_entity_2340466183> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <delay_9f02caa990> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay100_entity_f5402d4afa> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <delay10_entity_8181a66134> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <delay11_entity_c2a06abd76> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <delay_2940aaa0cf> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_672d2b8d1e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_a5c036284d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_a8953e790b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay3_entity_1a1c4e6264> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <delay_e2d047c154> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay4_entity_dd35b94c7d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <edge_detect_entity_cb656284f4> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <edge_detect1_entity_75cedd2450> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <eq0_entity_4c0c77caa2> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fdfs_entity_063070395a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fine_entity_d92fd9f38e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <constant_e3e2bf8850> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_7770c5583c> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <gbe0_entity_a4d9102883> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <gbe_err_entity_4ff5b5b3bc> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <inverter_e5b38cca3b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <katadc0_entity_180325740b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <leds_entity_7bfe27f09c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <logical_a6d07705dd> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_80f90b97d0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_5773759131> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_aacf6e1b0e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_444d3f5046> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_1df98b5f16> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 1
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <packetiser_entity_38cd0f1979> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <packetiser_tvg_contiguous_entity_8f915d99f4> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <qdr_ct_entity_bc79c61df7> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <quantisation_entity_112ce4d84a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <rcs_entity_fb62b436e0> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 1
	init_value = "0"

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 32
	init_value = "00000000000000000000000000000000"

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 4
	init_value = "0000"

Analyzing hierarchy for entity <relational_34fc311f5b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_f5d1a8e480> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <repack_for_snap_entity_435cb8b557> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 31
	x_width = 64
	y_width = 32

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 15
	x_width = 32
	y_width = 16

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 16
	new_msb = 31
	x_width = 32
	y_width = 16

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 31
	new_msb = 31
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 14
	x_width = 32
	y_width = 15

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 20
	new_msb = 20
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 22
	new_msb = 27
	x_width = 32
	y_width = 6

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 10
	new_msb = 19
	x_width = 32
	y_width = 10

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 5
	x_width = 32
	y_width = 6

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 3
	new_msb = 3
	x_width = 4
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 2
	new_msb = 2
	x_width = 4
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 1
	x_width = 4
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 4
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 9
	x_width = 32
	y_width = 10

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 32
	new_msb = 63
	x_width = 64
	y_width = 32

Analyzing hierarchy for entity <snap_debug_entity_e25ad94b28> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <subsystem1_entity_1d30495a1f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <subsystem2_entity_c612b0eca6> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <subsystem_entity_2a44c7d8dc> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <subsystem4_entity_878b3c265c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <constant_0904137f94> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <timing_entity_75b27e8515> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <trig0_entity_def9f75207> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <trig1_entity_891d75ae5b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xaui_pack0_entity_ebab7cc6d0> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlclockdriver> in library <work> (architecture <behavior>) with generics.
	log_2_period = 1
	period = 1
	pipeline_regs = 5
	use_bufg = 0

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 10

Analyzing hierarchy for entity <add_gen_entity_dd9e933c0e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <basic_ctrl_entity_6742ed5eb1> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <bram_entity_6f024610ff> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 32

Analyzing hierarchy for entity <delay_entity_61fe49f948> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <reinterpret_c5d4d59b73> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <stop_gen_entity_cb472c065b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <concat_62c4475a80> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <concat_a1e126f11c> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_d51df7ac30> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <concat_a0c7cd7a34> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_112d91c147> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 31
	x_width = 65
	y_width = 32

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 32
	new_msb = 63
	x_width = 65
	y_width = 32

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 64
	new_msb = 64
	x_width = 65
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 31
	x_width = 33
	y_width = 32

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 32
	new_msb = 32
	x_width = 33
	y_width = 1

Analyzing hierarchy for entity <xlaccum_c09f12_01> in library <work> (architecture <behavior>) with generics.
	b_arith = 2
	b_bin_pt = 0
	b_width = 16
	core_name0 = "accm_11_0_8f8edad76401ddd0"
	q_arith = 2
	q_bin_pt = 0
	q_width = 32

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_263175d139d7ac6d"
	op_arith = 1
	op_width = 2

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_e22be57ef6aab3d8"
	op_arith = 1
	op_width = 16

Analyzing hierarchy for entity <delay_4246ea65a9> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mult_98e3c7048f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_81f00cece7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 15
	new_msb = 15
	x_width = 16
	y_width = 1

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_68c512538c59954a"
	op_arith = 1
	op_width = 64

Analyzing hierarchy for entity <bus_create1_entity_3f464d45e8> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <bus_expand1_entity_4a80f53028> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <crs_snap_entity_70bbc1e976> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_wideband_real0_entity_c512b4816a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_wideband_real1_entity_9c10afbb70> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux_4bb6f691f7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <pfb_fir_real_entity_63f9757e89> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 10
	y_width = 1

Analyzing hierarchy for entity <x1st_shift_entity_9909f3ebcd> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <bus_create1_entity_e610e729f9> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <bus_create2_entity_72ad0630e7> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <bus_expand_entity_42329a104d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <cd_tr1_entity_34e6da8a4b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <cd_tr_entity_e556bbeffd> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <concat_c588c5101d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_coarse1_entity_3b68014ca9> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <delay_coarse_entity_afbd97e680> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <delay_gen0_entity_b255b8425c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 15
	x_width = 79
	y_width = 16

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 16
	new_msb = 31
	x_width = 79
	y_width = 16

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 32
	new_msb = 46
	x_width = 79
	y_width = 15

Analyzing hierarchy for entity <constant_cda50df78a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_3a9a3daeb9> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_a7e2bb9e12> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_e8ddc079e9> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_cc70926354> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 12
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 16
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_ecb560ca58503876"
	op_arith = 1
	op_width = 12

Analyzing hierarchy for entity <delay_e18fb31a3d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_0aaa3afba6> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_4389dc89bf> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 8
	new_msb = 15
	x_width = 32
	y_width = 8

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 16
	new_msb = 23
	x_width = 32
	y_width = 8

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 24
	new_msb = 31
	x_width = 32
	y_width = 8

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 7
	x_width = 32
	y_width = 8

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 64
	init_value = "0000000000000000000000000000000000000000000000000000000000000000"

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 8
	init_value = "00000000"

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <logical_dfe2dded7f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <calc_add_entity_2915bb7175> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 12
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 12
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <bus_create1_entity_74c8747f81> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <bus_create2_entity_86f2416e65> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <bus_create_entity_4569e4a2f8> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <concat_a369e00c6b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_963ed6358a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 8
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 16
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 4
	reg_retiming = 0
	reset = 0
	width = 62

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 4
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 4
	reg_retiming = 0
	reset = 0
	width = 84

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 4
	reg_retiming = 0
	reset = 0
	width = 48

Analyzing hierarchy for entity <delay_gen1_entity_4815715ea8> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <delay_gen_entity_5337c180f8> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <expand_data_in_entity_d5d71b9bb1> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <expand_fd0_entity_7384476f9f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fd_fs1_entity_17caded306> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fd_fs_entity_fa00e52681> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fd_fs_tvg0_entity_3f83eaa054> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fd_fs_tvg1_entity_864661c217> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fd_local_time_entity_fd1d59e087> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fd_tr0_entity_ff3cd11b73> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fd_tr1_entity_b3b52905a2> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 63
	new_msb = 78
	x_width = 79
	y_width = 16

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 47
	new_msb = 62
	x_width = 79
	y_width = 16

Analyzing hierarchy for entity <tvg_tr_entity_1f329b553b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <buffer_entity_f07faed274> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <bus_create2_entity_4e455bb1b3> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <bus_create11_entity_ed14098eb6> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <bus_expand1_entity_70a99f462b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <concat_17f3248be4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 21
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 64
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 20
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 64
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 124
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 128
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <delay_bbdca7d4e2> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_2940aaa0cf> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_a5c036284d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <indexgen_entity_9d60342707> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux_6203b36850> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <pfb_fir_async1_entity_179eba1a8c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xilinx_ffts_entity_8d01634063> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 1
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 64
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 64
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 16
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <constant_473db002f8> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_954ee29728> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_0400b347688ef51a"
	op_arith = 1
	op_width = 32

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_aeada998ec385fcd"
	op_arith = 1
	op_width = 7

Analyzing hierarchy for entity <relational_23065a6aa3> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 14
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 14
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <relational_5d2bc997de> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <concat_e3f217b04f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <concat_83e473517e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <inverter_62c5f03117> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <inverter_e2b989a05e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 15
	init_value = "000000000000000"

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 7
	new_msb = 7
	x_width = 8
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 1
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 5
	x_width = 6
	y_width = 6

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 13
	x_width = 15
	y_width = 14

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 6
	x_width = 8
	y_width = 7

Analyzing hierarchy for entity <counter_41314d726b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <inverter_e4a281cf78> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <inverter_6844eee868> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <inverter_e5b38cca3b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_1e22c21d05> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <pulse_ext_entity_39d1b29fcf> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pulse_ext2_entity_5b77244ab9> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <roach_gpioa0_entity_f5eb6eeb90> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <roach_gpioa_oe_entity_be1a2cf1d1> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <roach_led0_entity_be9a3489ac> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <subsystem_entity_b66990d278> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <concat_eb40f005cd> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <concat_f4ce182b0d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <concat_114a1e1663> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_fe72737ca0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_578dda96c6> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_822933f89b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_9f02caa990> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_e2d047c154> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_23f848c85b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_80f90b97d0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_aacf6e1b0e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <counter_7f1bcfc849> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_6054a14682> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_9ece3c8c4e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 5
	new_msb = 16
	x_width = 53
	y_width = 12

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 17
	new_msb = 52
	x_width = 53
	y_width = 36

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 4
	x_width = 53
	y_width = 5

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 4
	new_msb = 11
	x_width = 12
	y_width = 8

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 3
	x_width = 12
	y_width = 4

Analyzing hierarchy for entity <concat_8ed7cb66cd> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 12
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 5
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 16
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 4
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 16
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <mux_fd01d62b53> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_5c141fadd7b08b3b"
	op_arith = 1
	op_width = 17

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 5
	new_msb = 8
	x_width = 17
	y_width = 4

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 4
	x_width = 17
	y_width = 5

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 9
	new_msb = 16
	x_width = 17
	y_width = 8

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_d443bc0f2f8ab282"
	op_arith = 1
	op_width = 20

Analyzing hierarchy for entity <buffer_to_64_entity_dd495b5105> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 18
	new_msb = 18
	x_width = 19
	y_width = 1

Analyzing hierarchy for entity <bus_create2_entity_7faa65db15> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 6
	new_msb = 17
	x_width = 19
	y_width = 12

Analyzing hierarchy for entity <concat_566f280c69> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_06590e4008> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 19

Analyzing hierarchy for entity <edge_detect_entity_cb656284f4> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <edge_detect1_entity_75cedd2450> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 16
	init_value = "0000000000000000"

Analyzing hierarchy for entity <logical_444d3f5046> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_bfe1d4f686> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_58c87f2f80> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <qdr_entity_5ce551e581> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <reorder_entity_02db5289ec> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 5
	x_width = 19
	y_width = 6

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 20
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 19
	x_width = 20
	y_width = 19

Analyzing hierarchy for entity <sync_delay_entity_1cfb55c2a5> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <bus_create2_entity_b94cc2359f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <bus_expand3_entity_825300c8f2> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <quant_entity_63fa21c236> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <status_entity_7b6169195a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <concat_09ca9faec0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_98b461a391> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_e82da56f1e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <concat_c24e4e888e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_1e1ea8370a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_7448b060f4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <user_entity_924243a28a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <constant_ebdfb0074f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0"
	latency = 1
	width = 1

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "00000000000000000000000000000000"
	latency = 1
	width = 32

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0000"
	latency = 1
	width = 4

Analyzing hierarchy for entity <bus_create2_entity_8009be622f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <addr_entity_e4463d4a0b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <bram_entity_663324a750> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <freeze_cntr_entity_237822418c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux_d99e59b6d4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <posedge_entity_8c9b4fc2fb> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 11
	init_value = "00000000000"

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 1
	init_value = "0"

Analyzing hierarchy for entity <reinterpret_28b9ecc6fc> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 1
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 2
	new_msb = 2
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <concat_8d83147763> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 102
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 128
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <concat_0e2072f8e1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <concat_1ece14600f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 9
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 96
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 128
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 1
	x_width = 8
	y_width = 1

Analyzing hierarchy for entity <concat_7ad576a6fc> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_fd85eb7067> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 4
	x_width = 5
	y_width = 5

Analyzing hierarchy for entity <bus_expand1_entity_33d7318597> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <bus_expand2_entity_5a9cb2578d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <bus_expand3_entity_a1c48a8f8e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <bus_expand4_entity_a97abe62cc> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 16
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 128
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 64
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 128
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 72
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 128
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <mux_c42b9c1ff1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_15f5a81b1f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <rst_gen_entity_a459e59885> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 30
	x_width = 31
	y_width = 31

Analyzing hierarchy for entity <sync_gen_entity_4666f37e63> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <decat1_entity_b0939b337a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 5
	reg_retiming = 0
	reset = 0
	width = 32

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 5
	reg_retiming = 0
	reset = 0
	width = 33

Analyzing hierarchy for entity <logical_1cef476837> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mult_1f4d330bcc> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <subsystem1_entity_761d3d4af3> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <concat_397b8dc5c3> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay3_entity_1a1c4e6264> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <delay10_entity_8181a66134> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <delay11_entity_c2a06abd76> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux_dc8b84fd59> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <neg_edge_delay_entity_668f7e6187> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <oob_decode_entity_1e541f49c9> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 4
	init_value = "0000"

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 3
	new_msb = 31
	x_width = 32
	y_width = 29

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 24
	new_msb = 27
	x_width = 64
	y_width = 4

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 3
	x_width = 4
	y_width = 3

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 0
	init_value = "0000"
	latency = 1
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 10

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_047d617e0a3da9e0"
	op_arith = 1
	op_width = 32

Analyzing hierarchy for entity <concat_1d665a7331> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 19
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 12

Analyzing hierarchy for entity <edge_detect_entity_773f207806> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <logical_3640e86e6c> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 32
	init_value = "00000000000000000000000000000000"

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 1
	init_value = "1"

Analyzing hierarchy for entity <shift_892c2104f7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 11
	x_width = 32
	y_width = 12

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 2
	new_msb = 11
	x_width = 32
	y_width = 10

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 12
	new_msb = 12
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <dram_munge_entity_d55c467a7c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <calc_add_entity_3e925ff36b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 10
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 10
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 32

Analyzing hierarchy for entity <delay_920dce5cac> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_23d71a76f2> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_34fc311f5b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 3
	new_msb = 3
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 32

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <concat_c3ccc04d1a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_86b044698f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_f21e7f2ddf> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_50ef766046ea9bf4"
	op_arith = 1
	op_width = 6

Analyzing hierarchy for entity <delay_a8953e790b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_c9cee7d6bf> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_db6796afe7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <del_4x0_pol1_entity_49de411777> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_biplex_real_4x0_entity_d1b89c22a9> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_direct_entity_ee646f7bda> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_unscrambler_entity_b73bf557ac> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <in_del_4x0_pol1_entity_96a59b4013> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 7
	new_msb = 8
	x_width = 10
	y_width = 2

Analyzing hierarchy for entity <fft_unscrambler_entity_704f296532> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <adder_1_1_entity_13a6851d97> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <adder_1_2_entity_59287c1711> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert_pipeline> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 25
	din_width = 26
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <pol1_in1_coeffs_entity_c8afea88ae> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pol1_in1_first_tap_entity_5927e1c3d2> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pol1_in1_last_tap_entity_ca67f62992> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pol1_in2_coeffs_entity_7f5932e35b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pol1_in2_first_tap_entity_54cafea8b2> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pol1_in2_last_tap_entity_3d20e72b5f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pol1_in3_coeffs_entity_37d644e242> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pol1_in4_coeffs_entity_21b114648a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pol2_in1_coeffs_entity_0ba1f52945> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <scale_f01f7ce486> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_0341f7be44> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <shift_01a2ba5449> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <concat_b3936f83fc> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_112d91c147> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_c5d4d59b73> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <concat_a1e126f11c> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 31
	x_width = 33
	y_width = 32

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 32
	new_msb = 32
	x_width = 33
	y_width = 1

Analyzing hierarchy for entity <xlpassthrough> in library <work> (architecture <passthrough_arch>) with generics.
	din_width = 1
	dout_width = 1

Analyzing hierarchy for entity <delay_3f5b23b538> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 48
	init_value = "000000000000000000000000000000000000000000000000"

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 79
	init_value = "0000000000000000000000000000000000000000000000000000000000000000000000000000000"

Analyzing hierarchy for entity <relational_e885809f2f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 47
	x_width = 48
	y_width = 48

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 47
	x_width = 64
	y_width = 48

Analyzing hierarchy for entity <delay_f78bae76bd> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xladdsub_c09f12_01> in library <work> (architecture <behavior>) with generics.
	a_arith = 1
	a_bin_pt = 0
	a_width = 11
	b_arith = 1
	b_bin_pt = 0
	b_width = 1
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 12
	core_name0 = "addsb_11_0_967e0ec2eea991a6"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 1
	full_s_width = 12
	latency = 0
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 1
	s_bin_pt = 0
	s_width = 12

Analyzing hierarchy for entity <barrel_switcher_entity_2146ed75dc> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 2
	new_msb = 12
	x_width = 13
	y_width = 11

Analyzing hierarchy for entity <delay_dp1_entity_524b6d544a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <delay_dp_entity_669e30fc9b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 13
	init_value = "0000000000000"

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 3
	reg_retiming = 0
	reset = 0
	width = 2

Analyzing hierarchy for entity <relational_9b3c9652f3> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 1
	x_width = 13
	y_width = 2

Analyzing hierarchy for entity <barrel_switcher_entity_b91f80ea2d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 13
	init_value = "0000000000000"

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 3
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 15
	din_width = 16
	dout_arith = 2
	dout_bin_pt = 30
	dout_width = 31
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 30
	din_width = 45
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 13
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <count_parallel_entity_a6b60d1b26> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <delay_67ef71f6b4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_calc_entity_10677dac44> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <shift_d09007e5f5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <phase_calc_entity_54fee359a8> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <reinterpret_4ddae7a67c> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_151459306d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 15
	x_width = 16
	y_width = 16

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 12
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 16
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0000000000000000000000000000000000000000000000000000000000000000"
	latency = 1
	width = 64

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "00000000"
	latency = 1
	width = 8

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <addsub_c13097e33e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <concat_e2aa47955c> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 12
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 11
	x_width = 12
	y_width = 11

Analyzing hierarchy for entity <mux_c3e1ddb86e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 12
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 12
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <concat_3cc25f9a26> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_aa522dcdd3> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <concat_4a40e578d7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_4a8cbc85ce> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <concat_b8ac94cae7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_2b04cd795d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 8
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 16
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 62

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 84

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 48

Analyzing hierarchy for entity <xladdsub_c09f12_01> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 18
	a_width = 19
	b_arith = 1
	b_bin_pt = 1
	b_width = 2
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 1
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 21
	core_name0 = "addsb_11_0_6c8b791c8b797704"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 2
	full_s_width = 21
	latency = 1
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 2
	s_bin_pt = 18
	s_width = 21

Analyzing hierarchy for entity <concat_526ac5b437> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlconvert_pipeline> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 18
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 30
	dout_width = 31
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	overflow = 1
	quantization = 2

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 15
	din_width = 16
	dout_arith = 2
	dout_bin_pt = 18
	dout_width = 19
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert_pipeline> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 18
	din_width = 21
	dout_arith = 2
	dout_bin_pt = 18
	dout_width = 19
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert_pipeline> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 18
	din_width = 33
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 13
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <delay_a72614a86a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_calc_entity_7a6c9a8503> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <shift_3d704f15bd> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_b17283bd96> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <negate_f54e9c0929> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <shift_6a984f7b1f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <shift_23cc8d0234> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <phase_calc_entity_8299f5efce> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <reinterpret_9306b5127f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 15
	x_width = 16
	y_width = 16

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 15
	x_width = 16
	y_width = 16

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 30
	x_width = 31
	y_width = 31

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 15
	x_width = 16
	y_width = 16

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 17
	x_width = 33
	y_width = 18

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 1
	x_width = 13
	y_width = 2

Analyzing hierarchy for entity <subsystem1_entity_cd73c7f9cc> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 15
	x_width = 16
	y_width = 16

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 15
	x_width = 16
	y_width = 16

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 30
	x_width = 31
	y_width = 31

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 15
	x_width = 16
	y_width = 16

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 17
	x_width = 33
	y_width = 18

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 1
	x_width = 13
	y_width = 2

Analyzing hierarchy for entity <subsystem1_entity_1899c22aea> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 61
	x_width = 124
	y_width = 62

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 62
	new_msb = 123
	x_width = 124
	y_width = 62

Analyzing hierarchy for entity <reinterpret_713b6c5d29> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 19
	x_width = 85
	y_width = 20

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 20
	new_msb = 20
	x_width = 85
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 21
	new_msb = 21
	x_width = 85
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 22
	new_msb = 83
	x_width = 85
	y_width = 62

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 84
	new_msb = 84
	x_width = 85
	y_width = 1

Analyzing hierarchy for entity <c_to_ri_entity_6fb343188d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <cmult_4bit_hdl_entity_e90bbbc122> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert_pipeline> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 34
	din_width = 50
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 31
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 2
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <xlconvert_pipeline> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 30
	din_width = 52
	dout_arith = 2
	dout_bin_pt = 9
	dout_width = 10
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	overflow = 1
	quantization = 2

Analyzing hierarchy for entity <delay_ca228dec41> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_46b7175e0f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <polynomial0_entity_feade403d2> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <reinterpret_e2e786e1ed> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <ri_to_c_entity_c73e85e8c5> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <sincos0_entity_3fdc663e3b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <concat_32afb77cd2> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_4ce33ca7e7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_ef6ec19213> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <polynomial0_entity_23243560fe> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <sincos0_entity_764418d801> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 1
	x_width = 2
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 2
	y_width = 1

Analyzing hierarchy for entity <bus_create2_entity_d651c0183c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <constant_bc7a810978> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_e89402c81f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 48

Analyzing hierarchy for entity <exp_data_entity_6025422bec> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux_66ff556d13> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_e5741dcde9> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <ri_to_c_entity_f27e34b719> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_9407b84ef10719d1"
	op_arith = 1
	op_width = 48

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_4df07e1ba68d0c6e"
	op_arith = 1
	op_width = 8

Analyzing hierarchy for entity <delay_e18fb31a3d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_3e300ae6bb> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_8aef8ddb97> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <armed_sync_entity_c4620211ad> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldpram_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width_a = 12
	c_address_width_b = 12
	c_has_sinita = 0
	c_has_sinitb = 0
	c_width_a = 72
	c_width_b = 72
	core_name0 = "bmg_72_3bc6d5a32af9b138"
	latency = 1

Analyzing hierarchy for entity <counter_e63924e4e7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_9b805894ff> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_6d93c28b86> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_68d110842c> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_963ed6358a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 10
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 16
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <counter_779ff41485> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_a0c795533c> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_36ed515732> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 15
	x_width = 16
	y_width = 15

Analyzing hierarchy for entity <concat_7995541f2a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_8b4279cdc5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <concat_12f835c970> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 35
	x_width = 72
	y_width = 36

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 36
	new_msb = 71
	x_width = 72
	y_width = 36

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 0
	din_width = 21
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 64
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 0
	din_width = 20
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 64
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 124
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 128
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xladdsub_c09f12_01> in library <work> (architecture <behavior>) with generics.
	a_arith = 1
	a_bin_pt = 0
	a_width = 20
	b_arith = 2
	b_bin_pt = 0
	b_width = 21
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 22
	core_name0 = "addsb_11_0_607fe0700100c715"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 2
	full_s_width = 22
	latency = 0
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 2
	s_bin_pt = 0
	s_width = 22

Analyzing hierarchy for entity <xladdsub_c09f12_01> in library <work> (architecture <behavior>) with generics.
	a_arith = 1
	a_bin_pt = 0
	a_width = 12
	b_arith = 2
	b_bin_pt = 0
	b_width = 21
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 22
	core_name0 = "addsb_11_0_607fe0700100c715"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 2
	full_s_width = 22
	latency = 0
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 2
	s_bin_pt = 0
	s_width = 22

Analyzing hierarchy for entity <xladdsub_c09f12_01> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 0
	a_width = 21
	b_arith = 1
	b_bin_pt = 0
	b_width = 21
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 23
	core_name0 = "addsb_11_0_cdd18bba176b5e77"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 2
	full_s_width = 23
	latency = 0
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 2
	s_bin_pt = 0
	s_width = 23

Analyzing hierarchy for entity <concat_db62c09dea> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_5df6a9ace6> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_fd28b32bf8> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_ac675e5b18> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_03e4098635> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 23
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 20
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 21
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 20
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 10
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 8
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 22
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 21
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <delay_2dc2e1c046> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_5b0d4156a2> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_72dd42448d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 4
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <pol1_in1_coeffs_entity_bc8c92e227> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pol1_in1_last_tap_entity_c58d5bf7f0> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pol1_in1_tap1_entity_36567b3995> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pol1_in2_coeffs_entity_8d7039447f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pol1_in2_last_tap_entity_ca52ec1650> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pol1_in2_tap1_entity_d877d09e17> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <sync_generate_entity_533415c247> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <bus_create1_entity_4f50c3e796> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <bus_create1_entity_74c8747f81> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <bus_expand_entity_d4648db3a8> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <create_sync_entity_c968f2d235> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <create_xstart_entity_c17e97ae68> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <delay_55777e5be4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlfast_fourier_transform_a4ad93cf9e09abed368f778cd25f8340> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 64
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 64
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 16
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 14
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 14
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "000000000000000"
	latency = 1
	width = 15

Analyzing hierarchy for entity <constant_2ae71e3b73> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_5175c845ca556d8f"
	op_arith = 1
	op_width = 25

Analyzing hierarchy for entity <relational_487ac75be9> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_33835d3375> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_9cad7c433fbdcec9"
	op_arith = 1
	op_width = 31

Analyzing hierarchy for entity <relational_d3a37482f6> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 1
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_48e1762367ed2904"
	op_arith = 1
	op_width = 24

Analyzing hierarchy for entity <led_pulse0_entity_bdaae4e684> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 23
	new_msb = 23
	x_width = 24
	y_width = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 12
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 5
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 16
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 4
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 16
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <concat_8b51f4067b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_7ef2258ec8> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_3a9a3daeb9> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_263175d139d7ac6d"
	op_arith = 1
	op_width = 2

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 16

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 3
	reg_retiming = 0
	reset = 0
	width = 16

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 7
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 2
	reg_retiming = 0
	reset = 0
	width = 16

Analyzing hierarchy for entity <delay_9bb25f1d93> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_66e06093b2> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 64
	init_value = "0000000000000000000000000000000000000000000000000000000000000000"

Analyzing hierarchy for entity <relational_5f1eb17108> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 15
	x_width = 36
	y_width = 16

Analyzing hierarchy for entity <concat_4564aa4c8b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_9a13f6a2a0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 19

Analyzing hierarchy for entity <logical_dfe2dded7f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <inverter_e5b38cca3b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_80f90b97d0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0000000000000000"
	latency = 1
	width = 16

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 19
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 4
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 4
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 36
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 36
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 16
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 36
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <delay_9f02caa990> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <bitbasher_28534cf16d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <bitbasher_bb056d7e90> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_954ee29728> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_aacf6e1b0e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 10
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <xlcounter_limit_c09f12_01> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 16383
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_8438db56645cca14"
	count_limited = 0
	op_arith = 1
	op_width = 14

Analyzing hierarchy for entity <dbl_buffer0_entity_8618fa6b3a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 13

Analyzing hierarchy for entity <xlsprom_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 13
	c_width = 13
	core_name0 = "bmg_72_b3ad50e1afdb9e3d"
	latency = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 13
	new_msb = 13
	x_width = 14
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 12
	x_width = 14
	y_width = 13

Analyzing hierarchy for entity <sync_delay_en_entity_52d3bba593> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <constant_4c449dd556> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_a629aefb53> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_67ad97ca70> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_81c610783c35b073"
	op_arith = 1
	op_width = 4

Analyzing hierarchy for entity <mux_1bef4ba0e4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_4d3cfceaf4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_d930162434> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <concat_8e53793314> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 15
	x_width = 64
	y_width = 16

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 16
	new_msb = 31
	x_width = 64
	y_width = 16

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 32
	new_msb = 47
	x_width = 64
	y_width = 16

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 48
	new_msb = 63
	x_width = 64
	y_width = 16

Analyzing hierarchy for entity <complex_mult_simple_full_entity_b8d4cf41a3> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <constant_e99b17db38> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <convert_of0_entity_7fe80d503c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <delay_14a6a51cbc> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_a6d07705dd> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_ec62f2b06a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_ada779c3b0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <ri_to_c_entity_b0914dff9c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0"
	width = 1

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "00000000000000000000000000000000"
	width = 32

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0000"
	width = 4

Analyzing hierarchy for entity <concat_7d415c13b1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_ddc3ebdd7c> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 11
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <calc_add_entity_0b96421a51> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 11
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 11
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 128
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_ecb560ca58503876"
	op_arith = 1
	op_width = 12

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 10
	x_width = 12
	y_width = 11

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 11
	new_msb = 11
	x_width = 12
	y_width = 1

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "00000000000"
	latency = 1
	width = 11

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0"
	latency = 1
	width = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 102
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 128
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 9
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 96
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 128
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 74
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 72
	x_width = 74
	y_width = 72

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 73
	new_msb = 73
	x_width = 74
	y_width = 1

Analyzing hierarchy for entity <reinterpret_28b9ecc6fc> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 130
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 128
	x_width = 130
	y_width = 128

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 129
	new_msb = 129
	x_width = 130
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 18
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 16
	x_width = 18
	y_width = 16

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 17
	new_msb = 17
	x_width = 18
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 66
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 64
	x_width = 66
	y_width = 64

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 65
	new_msb = 65
	x_width = 66
	y_width = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 16
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 128
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 64
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 128
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 72
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 128
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_14e5b6d5c91ed436"
	op_arith = 1
	op_width = 4

Analyzing hierarchy for entity <delay_15f5a81b1f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_297b184c8e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <edge_detect_entity_cb656284f4> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <edge_detect1_entity_75cedd2450> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <logical_444d3f5046> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_a0704033ef> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_85571b722fff644c"
	op_arith = 1
	op_width = 31

Analyzing hierarchy for entity <reinterpret_4389dc89bf> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 8
	new_msb = 15
	x_width = 32
	y_width = 8

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 16
	new_msb = 23
	x_width = 32
	y_width = 8

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 24
	new_msb = 31
	x_width = 32
	y_width = 8

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 7
	x_width = 32
	y_width = 8

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 5
	width = 32

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 5
	width = 33

Analyzing hierarchy for entity <mult_1f4d330bcc> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_6e942c7926> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 1
	init_value = "0"

Analyzing hierarchy for entity <constant_4e64dfaf34> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_514048f9c72a30b1"
	op_arith = 1
	op_width = 3

Analyzing hierarchy for entity <relational_47b317dab6> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 2
	new_msb = 2
	x_width = 8
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 8
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 3
	new_msb = 3
	x_width = 8
	y_width = 1

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0000"
	latency = 1
	width = 4

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 0
	init_value = "0000"
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 10

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 19
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 12

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <logical_f6397bdee1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "00000000000000000000000000000000"
	latency = 1
	width = 32

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "1"
	latency = 1
	width = 1

Analyzing hierarchy for entity <constant_cda50df78a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_a7e2bb9e12> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_e8ddc079e9> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <concat_762608f33d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_91ef1678ca> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_b4a3823c60> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <counter_41314d726b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_799f62af22> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_a575c74b27> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 32
	init_value = "00000000000000000000000000000000"

Analyzing hierarchy for entity <mux_286b77e019> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_d99e59b6d4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <concat_1d98d96b58> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 10
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 9
	x_width = 10
	y_width = 9

Analyzing hierarchy for entity <mux_4fe5face7f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 10
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 10
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 32

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 32

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 36
	init_value = "000000000000000000000000000000000000"

Analyzing hierarchy for entity <bi_real_unscr_4x_entity_3b8b394f08> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <biplex_core_entity_ce6e11ad41> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <ri_to_c0_entity_724b130d6e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly1_0_entity_2b561cf47f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly2_0_entity_d3942396c3> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly2_1_entity_5ca2c00a71> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <delay_0c0a0420a6> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reorder_entity_10fc6fb340> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <square_transposer_entity_191862f244> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 18
	init_value = "000000000000000000"

Analyzing hierarchy for entity <reorder_entity_f9ba1c1d4b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <addsub_43a374a7af> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <convert_pipeline> in library <work> (architecture <behavior>) with generics.
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	new_arith = 2
	new_bin_pt = 17
	new_width = 18
	old_arith = 2
	old_bin_pt = 25
	old_width = 26
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <concat_b198bd62b0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 5
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 5
	reg_retiming = 0
	reset = 0
	width = 8

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 3

Analyzing hierarchy for entity <reinterpret_580feec131> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlsprom_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 3
	c_width = 18
	core_name0 = "bmg_72_7923a80e2a3186d3"
	latency = 2

Analyzing hierarchy for entity <xlsprom_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 3
	c_width = 18
	core_name0 = "bmg_72_22ecfdf9c708a18d"
	latency = 2

Analyzing hierarchy for entity <delay_bram_entity_7dc358dce0> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mult_4fae336f61> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_9a0fa0f632> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 17
	x_width = 36
	y_width = 18

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 18
	new_msb = 35
	x_width = 36
	y_width = 18

Analyzing hierarchy for entity <sync_delay_entity_053eb37e18> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlsprom_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 3
	c_width = 18
	core_name0 = "bmg_72_def2631b070914b0"
	latency = 2

Analyzing hierarchy for entity <xlsprom_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 3
	c_width = 18
	core_name0 = "bmg_72_bf7d8227d376109b"
	latency = 2

Analyzing hierarchy for entity <xlsprom_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 3
	c_width = 18
	core_name0 = "bmg_72_82d7e698d6cd5771"
	latency = 2

Analyzing hierarchy for entity <xlsprom_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 3
	c_width = 18
	core_name0 = "bmg_72_4394a065975be75e"
	latency = 2

Analyzing hierarchy for entity <xlsprom_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 3
	c_width = 18
	core_name0 = "bmg_72_35957677be9347c5"
	latency = 2

Analyzing hierarchy for entity <xlsprom_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 3
	c_width = 18
	core_name0 = "bmg_72_48d0f511ba241493"
	latency = 2

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "000000000000000000000000000000000000000000000000"
	latency = 1
	width = 48

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0000000000000000000000000000000000000000000000000000000000000000000000000000000"
	latency = 1
	width = 79

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 2

Analyzing hierarchy for entity <mux_7f6b7da686> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_cba407adc0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldpram_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width_a = 11
	c_address_width_b = 11
	c_has_sinita = 0
	c_has_sinitb = 0
	c_width_a = 8
	c_width_b = 8
	core_name0 = "bmg_72_a613d001e124acbe"
	latency = 2

Analyzing hierarchy for entity <counter_e4b8f9ed4e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_fb71f56222> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0000000000000"
	latency = 1
	width = 13

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 2

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 2
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 15
	din_width = 16
	dout_arith = 2
	dout_bin_pt = 30
	dout_width = 31
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 30
	din_width = 45
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 13
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <constant_5478175279> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_09a48837e6414c49"
	op_arith = 2
	op_width = 7

Analyzing hierarchy for entity <relational_1497de3985> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_ebbe1ebacf> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 45
	init_value = "000000000000000000000000000000000000000000000"

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 31
	init_value = "0000000000000000000000000000000"

Analyzing hierarchy for entity <mux_e38ddc7597> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0000000000000000000000000000000000000000000000000000000000000000"
	width = 64

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "00000000"
	width = 8

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	latency = 1
	width = 3

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 62

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 84

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 48

Analyzing hierarchy for entity <convert_pipeline> in library <work> (architecture <behavior>) with generics.
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	new_arith = 2
	new_bin_pt = 30
	new_width = 31
	old_arith = 1
	old_bin_pt = 18
	old_width = 18
	overflow = 1
	quantization = 2

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 15
	din_width = 16
	dout_arith = 2
	dout_bin_pt = 18
	dout_width = 19
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_pipeline> in library <work> (architecture <behavior>) with generics.
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	new_arith = 2
	new_bin_pt = 18
	new_width = 19
	old_arith = 2
	old_bin_pt = 18
	old_width = 21
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_pipeline> in library <work> (architecture <behavior>) with generics.
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	new_arith = 1
	new_bin_pt = 0
	new_width = 13
	old_arith = 1
	old_bin_pt = 18
	old_width = 33
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xladdsub_c09f12_01> in library <work> (architecture <behavior>) with generics.
	a_arith = 1
	a_bin_pt = 18
	a_width = 33
	b_arith = 2
	b_bin_pt = 18
	b_width = 19
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 1
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 35
	core_name0 = "addsb_11_0_defe95552cb97446"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 1
	full_s_arith = 2
	full_s_width = 35
	latency = 2
	mode = 1
	overflow = 2
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 1
	s_bin_pt = 18
	s_width = 31

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 33
	init_value = "000000000000000000000000000000000"

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 19
	init_value = "0000000000000000000"

Analyzing hierarchy for entity <mux_b6870799b4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xladdsub_c09f12_01> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 18
	a_width = 19
	b_arith = 2
	b_bin_pt = 18
	b_width = 19
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 1
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 20
	core_name0 = "addsb_11_0_b5c2f0e20381feb6"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 1
	full_s_arith = 2
	full_s_width = 20
	latency = 2
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 2
	s_bin_pt = 18
	s_width = 19

Analyzing hierarchy for entity <delay_3f880447cf> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_9d74770856> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 16
	init_value = "0000000000000000"

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 21
	new_msb = 82
	x_width = 84
	y_width = 62

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 20
	x_width = 84
	y_width = 20

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 83
	new_msb = 83
	x_width = 84
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 84
	y_width = 1

Analyzing hierarchy for entity <reinterpret_76541f1bde> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 30
	x_width = 62
	y_width = 31

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 31
	new_msb = 61
	x_width = 62
	y_width = 31

Analyzing hierarchy for entity <mult_7b9bb0537a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_477aaa5f1a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_c7967a888a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <convert_pipeline> in library <work> (architecture <behavior>) with generics.
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 2
	new_arith = 2
	new_bin_pt = 17
	new_width = 31
	old_arith = 2
	old_bin_pt = 34
	old_width = 50
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <convert_pipeline> in library <work> (architecture <behavior>) with generics.
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	new_arith = 2
	new_bin_pt = 9
	new_width = 10
	old_arith = 2
	old_bin_pt = 30
	old_width = 52
	overflow = 1
	quantization = 2

Analyzing hierarchy for entity <delay_ed64862f6f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mult_edcb97cd50> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_09d6c96f59> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <concat_94729ef7e0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_64ddc4af5e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlsprom_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 10
	c_width = 18
	core_name0 = "bmg_72_321d886e2c47e239"
	latency = 2

Analyzing hierarchy for entity <xlsprom_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 10
	c_width = 18
	core_name0 = "bmg_72_dc97d51467d52108"
	latency = 2

Analyzing hierarchy for entity <delay_8826f087e1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 3
	reg_retiming = 0
	reset = 0
	width = 2

Analyzing hierarchy for entity <concat_24b7d1333f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_aa522dcdd3> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_3cfe81c7ab> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 48

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 21
	x_width = 84
	y_width = 22

Analyzing hierarchy for entity <logical_aacf6e1b0e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 10
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 16
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 0
	din_width = 23
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 20
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 0
	din_width = 21
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 20
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 10
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 8
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 0
	din_width = 22
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 21
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 1

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_99cfda0476972b76"
	op_arith = 1
	op_width = 11

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 5
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 5
	reg_retiming = 0
	reset = 0
	width = 36

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 11

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 11

Analyzing hierarchy for entity <reinterpret_d51df7ac30> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlsprom_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 11
	c_width = 8
	core_name0 = "bmg_72_804e79c102c84f5c"
	latency = 2

Analyzing hierarchy for entity <xlsprom_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 11
	c_width = 8
	core_name0 = "bmg_72_043bb11b7d009cca"
	latency = 2

Analyzing hierarchy for entity <concat_62c4475a80> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 3
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 3
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <pfb_add_tree_async_entity_591571284b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <ri_to_c_entity_21766a8f4a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <split_data_entity_23537c7e5f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 3
	reg_retiming = 0
	reset = 0
	width = 8

Analyzing hierarchy for entity <xlspram_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 11
	c_width = 36
	core_name0 = "bmg_72_ddcdd9bb5f78a2a9"
	latency = 2

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 7
	x_width = 16
	y_width = 8

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 8
	new_msb = 15
	x_width = 16
	y_width = 8

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 3
	reg_retiming = 0
	reset = 0
	width = 32

Analyzing hierarchy for entity <xlsprom_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 11
	c_width = 8
	core_name0 = "bmg_72_4f929f931e999067"
	latency = 2

Analyzing hierarchy for entity <xlsprom_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 11
	c_width = 8
	core_name0 = "bmg_72_ba30712f7b147c00"
	latency = 2

Analyzing hierarchy for entity <pfb_add_tree_async_entity_93c68ef3c8> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <constant_c11787fdd1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_0400b347688ef51a"
	op_arith = 1
	op_width = 32

Analyzing hierarchy for entity <relational_770e12e4ab> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_0341f7be44> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <concat_3cc25f9a26> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 17
	x_width = 72
	y_width = 18

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 18
	new_msb = 35
	x_width = 72
	y_width = 18

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 36
	new_msb = 53
	x_width = 72
	y_width = 18

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 54
	new_msb = 71
	x_width = 72
	y_width = 18

Analyzing hierarchy for entity <delay_2940aaa0cf> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_b366689086> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_ccf1a4007466a9ac"
	op_arith = 1
	op_width = 19

Analyzing hierarchy for entity <delay_a8953e790b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_80f90b97d0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_6e0a4878aa> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "000000000000000"
	width = 15

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_4df07e1ba68d0c6e"
	op_arith = 1
	op_width = 8

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_d98da069fc1111dd"
	op_arith = 1
	op_width = 8

Analyzing hierarchy for entity <xlcounter_limit_c09f12_01> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 511
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_bc43ff9b02fd1262"
	count_limited = 0
	op_arith = 1
	op_width = 9

Analyzing hierarchy for entity <edge_detect_entity_773f207806> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <freeze_cntr_entity_c607e7b420> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <relational_ba5c6f1dfc> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 8
	new_msb = 8
	x_width = 9
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 17
	new_msb = 17
	x_width = 26
	y_width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 16

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 16

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 7
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 16

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0000000000000000000000000000000000000000000000000000000000000000"
	latency = 1
	width = 64

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 19

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0000000000000000"
	width = 16

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 19
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 4
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 4
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 36
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 36
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 16
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 36
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 10
	width = 1

Analyzing hierarchy for entity <xlspram_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 13
	c_width = 16
	core_name0 = "bmg_72_b1697c6003ecdb6f"
	latency = 1

Analyzing hierarchy for entity <constant_963ed6358a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 16

Analyzing hierarchy for entity <mux_112578e8da> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_2aa09bfea3> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_bfb8dadb36> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 13

Analyzing hierarchy for entity <constant_068ec526a0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_24fe963a89> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_60de7cd9a7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_e16427883c4a8980"
	op_arith = 1
	op_width = 14

Analyzing hierarchy for entity <relational_d500ab1630> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_7f67627fe4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mult_08763981bc> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_c1a1687803> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_31c0c7c8b5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_b2983b6154> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <convert_entity_c9a192b6cd> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <inverter_e5b38cca3b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 47
	new_msb = 47
	x_width = 48
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 38
	new_msb = 38
	x_width = 48
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 37
	new_msb = 37
	x_width = 48
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 36
	new_msb = 36
	x_width = 48
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 35
	new_msb = 35
	x_width = 48
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 34
	new_msb = 34
	x_width = 48
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 33
	new_msb = 33
	x_width = 48
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 32
	new_msb = 32
	x_width = 48
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 31
	new_msb = 31
	x_width = 48
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 30
	new_msb = 30
	x_width = 48
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 29
	new_msb = 29
	x_width = 48
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 46
	new_msb = 46
	x_width = 48
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 28
	new_msb = 28
	x_width = 48
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 27
	new_msb = 27
	x_width = 48
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 26
	new_msb = 26
	x_width = 48
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 25
	new_msb = 25
	x_width = 48
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 24
	new_msb = 24
	x_width = 48
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 23
	new_msb = 23
	x_width = 48
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 22
	new_msb = 22
	x_width = 48
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 21
	new_msb = 21
	x_width = 48
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 20
	new_msb = 20
	x_width = 48
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 19
	new_msb = 19
	x_width = 48
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 45
	new_msb = 45
	x_width = 48
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 18
	new_msb = 18
	x_width = 48
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 17
	new_msb = 17
	x_width = 48
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 44
	new_msb = 44
	x_width = 48
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 43
	new_msb = 43
	x_width = 48
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 42
	new_msb = 42
	x_width = 48
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 41
	new_msb = 41
	x_width = 48
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 40
	new_msb = 40
	x_width = 48
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 39
	new_msb = 39
	x_width = 48
	y_width = 1

Analyzing hierarchy for entity <concat_1a070f1f35> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_df53fd8fe7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 11
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <addsub_c13097e33e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <concat_83d07cc341> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 11
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 10
	x_width = 11
	y_width = 10

Analyzing hierarchy for entity <mux_eb6266ebdd> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 11
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 11
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 128
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "00000000000"
	width = 11

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0"
	width = 1

Analyzing hierarchy for entity <logical_dfe2dded7f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 5
	width = 32

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 5
	width = 33

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0"
	latency = 1
	width = 1

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0000"
	width = 4

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 12

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "00000000000000000000000000000000"
	width = 32

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "1"
	width = 1

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "00000000000000000000000000000000"
	latency = 1
	width = 32

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 32

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "000000000000000000000000000000000000"
	latency = 1
	width = 36

Analyzing hierarchy for entity <constant_7b07120b87> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_7244cd602b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_aeada998ec385fcd"
	op_arith = 1
	op_width = 7

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 36

Analyzing hierarchy for entity <delay_bram0_entity_132f1fc19a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <hilbert_dsp48e0_entity_06dac88fd7> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mirror_spectrum_entity_42d1e77f31> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux_fca786f2ff> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_9a3978c602> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reorder_even_entity_358a71e958> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <reorder_odd_entity_b977752d33> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <reorder_out_entity_bd82154bca> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <sync_delay_ctr_entity_c266c51a66> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_stage_1_entity_7a0acaf727> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_stage_2_entity_3adc821d91> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_stage_3_entity_aa15e84fae> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_stage_4_entity_f91b655483> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_stage_5_entity_f0b8f37405> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_stage_6_entity_7e75795901> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fft_stage_7_entity_5823de238c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <cadd_entity_bd220e7516> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <convert_of0_entity_6501bdd0bd> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <csub_entity_394eae4754> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <logical_a6d07705dd> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_f1f44b96f0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <ri_to_c0_entity_724b130d6e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <scale_e5d0b4a1ec> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 2
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <delay_aab7b18c27> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <twiddle_general_4mult_entity_d3f87a3d85> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <convert_of2_entity_8d054482eb> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <twiddle_general_4mult_entity_2915d7f7f4> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <twiddle_general_4mult_entity_affa3848a0> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlspram_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 7
	c_width = 36
	core_name0 = "bmg_72_deac774267b579f6"
	latency = 2

Analyzing hierarchy for entity <xlcounter_limit_c09f12_01> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 895
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_467594213c284489"
	count_limited = 1
	op_arith = 1
	op_width = 10

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 6
	reg_retiming = 0
	reset = 0
	width = 7

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 7
	reg_retiming = 0
	reset = 0
	width = 36

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 5
	reg_retiming = 0
	reset = 0
	width = 7

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 4
	reg_retiming = 0
	reset = 0
	width = 7

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 3
	reg_retiming = 0
	reset = 0
	width = 7

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 2
	reg_retiming = 0
	reset = 0
	width = 7

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 7

Analyzing hierarchy for entity <delay_092ab65ed6> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 6
	reg_retiming = 0
	reset = 0
	width = 3

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 7
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <xlsprom_dist_c09f12_01> in library <work> (architecture <behavior>) with generics.
	addr_width = 7
	c_address_width = 7
	c_width = 7
	core_name0 = "dmg_72_8ff5c16d3b09b3bb"
	latency = 1

Analyzing hierarchy for entity <mux_f3852fb470> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 7
	new_msb = 9
	x_width = 10
	y_width = 3

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 6
	x_width = 10
	y_width = 7

Analyzing hierarchy for entity <sync_delay_en_entity_76a743294e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <barrel_switcher_entity_bbeeae4836> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <counter_0009e314f5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_0c0a0420a6> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "000000000000000000"
	latency = 1
	width = 18

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 18

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 5
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 5
	width = 8

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 3

Analyzing hierarchy for entity <xlcounter_limit_c09f12_01> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 4
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_514048f9c72a30b1"
	count_limited = 1
	op_arith = 1
	op_width = 3

Analyzing hierarchy for entity <xlspram_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 3
	c_width = 8
	core_name0 = "bmg_72_b673a6c277a0b565"
	latency = 2

Analyzing hierarchy for entity <constant_4c449dd556> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_145086465d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_67ad97ca70> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_81c610783c35b073"
	op_arith = 1
	op_width = 4

Analyzing hierarchy for entity <mux_1bef4ba0e4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_4d3cfceaf4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_d930162434> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "000000000000000000000000000000000000000000000000"
	width = 48

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0000000000000000000000000000000000000000000000000000000000000000000000000000000"
	width = 79

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 2

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0000000000000"
	width = 13

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 2

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 1

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "000000000000000000000000000000000000000000000"
	latency = 1
	width = 45

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0000000000000000000000000000000"
	latency = 1
	width = 31

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	width = 3

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 31

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 19

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "000000000000000000000000000000000"
	latency = 1
	width = 33

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0000000000000000000"
	latency = 1
	width = 19

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0000000000000000"
	latency = 1
	width = 16

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	latency = 1
	width = 3

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 35

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 10

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 2

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 48

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 5
	width = 36

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 11

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 8

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 1

Analyzing hierarchy for entity <adder_tree1_entity_4b3dc0964f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <adder_tree2_entity_bfdc0b6b4c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert_pipeline> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 15
	din_width = 16
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 2
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 3
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <reinterpret_151459306d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <scale_fa7c2ab9f6> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 48
	new_msb = 63
	x_width = 64
	y_width = 16

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 32
	new_msb = 47
	x_width = 64
	y_width = 16

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 16
	new_msb = 31
	x_width = 64
	y_width = 16

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 15
	x_width = 64
	y_width = 16

Analyzing hierarchy for entity <concat_a369e00c6b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_7025463ea8> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_4389dc89bf> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 20
	new_msb = 27
	x_width = 36
	y_width = 8

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 28
	new_msb = 35
	x_width = 36
	y_width = 8

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 8

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 36

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 32

Analyzing hierarchy for entity <logical_f6397bdee1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_0c0d4ef78e6c6aa9"
	op_arith = 1
	op_width = 27

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 25
	x_width = 27
	y_width = 26

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 26
	new_msb = 26
	x_width = 27
	y_width = 1

Analyzing hierarchy for entity <logical_80f90b97d0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 16

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 16

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 7
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 16

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0000000000000000000000000000000000000000000000000000000000000000"
	width = 64

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 10
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 16

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 13

Analyzing hierarchy for entity <xladdsub_c09f12_01> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 19
	a_width = 49
	b_arith = 1
	b_bin_pt = 19
	b_width = 19
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 1
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 50
	core_name0 = "addsb_11_0_6791698c7be255e7"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 1
	full_s_arith = 2
	full_s_width = 50
	latency = 2
	mode = 1
	overflow = 2
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 2
	s_bin_pt = 3
	s_width = 4

Analyzing hierarchy for entity <constant_b6bf25629b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 15
	new_msb = 15
	x_width = 48
	y_width = 1

Analyzing hierarchy for entity <concat_b6b0f55f17> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_e155c4bb93> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_d2180c9169> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_72d35fae55> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_938d99ac11> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0"
	width = 1

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "00000000000000000000000000000000"
	width = 32

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "000000000000000000000000000000000000"
	width = 36

Analyzing hierarchy for entity <xlcounter_limit_c09f12_01> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 60
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_50ef766046ea9bf4"
	count_limited = 1
	op_arith = 1
	op_width = 6

Analyzing hierarchy for entity <xlspram_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 6
	c_width = 36
	core_name0 = "bmg_72_47e00fa602868a13"
	latency = 2

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <c_to_ri0_entity_ac3e6eb705> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <cadd_entity_af6191b102> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert_pipeline> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 18
	din_width = 19
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 2
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <csub_entity_c8fe90de98> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <scale_9f61027ba4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_7b07120b87> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_aeada998ec385fcd"
	op_arith = 1
	op_width = 7

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 4
	reg_retiming = 0
	reset = 0
	width = 36

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 18

Analyzing hierarchy for entity <negate_06f4d445bc> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_cd73dde7d1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <ri_to_c0_entity_e8c0051634> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlspram_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 6
	c_width = 36
	core_name0 = "bmg_72_1853928182002eb1"
	latency = 2

Analyzing hierarchy for entity <xlcounter_limit_c09f12_01> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 127
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_aeada998ec385fcd"
	count_limited = 0
	op_arith = 1
	op_width = 7

Analyzing hierarchy for entity <delay_0abb1eedfd> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 36

Analyzing hierarchy for entity <delay_21355083c1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <xlsprom_dist_c09f12_01> in library <work> (architecture <behavior>) with generics.
	addr_width = 6
	c_address_width = 6
	c_width = 6
	core_name0 = "dmg_72_9ddb0dccfe86828e"
	latency = 0

Analyzing hierarchy for entity <mux_6f25c73c33> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_aacf6e1b0e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 6
	new_msb = 6
	x_width = 7
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 5
	x_width = 7
	y_width = 6

Analyzing hierarchy for entity <sync_delay_en_entity_71ca922226> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlsprom_dist_c09f12_01> in library <work> (architecture <behavior>) with generics.
	addr_width = 6
	c_address_width = 6
	c_width = 6
	core_name0 = "dmg_72_60b1d930b1392bee"
	latency = 0

Analyzing hierarchy for entity <xlsprom_dist_c09f12_01> in library <work> (architecture <behavior>) with generics.
	addr_width = 6
	c_address_width = 6
	c_width = 6
	core_name0 = "dmg_72_8cacf5ca230175f7"
	latency = 0

Analyzing hierarchy for entity <constant_7244cd602b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_09b32c3b22> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_180df391de> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_3ad9dc21603f5ae0"
	op_arith = 1
	op_width = 7

Analyzing hierarchy for entity <relational_9a3978c602> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_23065a6aa3> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <butterfly_direct_entity_669af7fe17> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <delay_bram0_entity_132f1fc19a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <logical_444d3f5046> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_4bb6f691f7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 10
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_fd333a7782> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly_direct_entity_57b07e077f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_50ef766046ea9bf4"
	op_arith = 1
	op_width = 6

Analyzing hierarchy for entity <delay_b_entity_654034e28e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 1
	x_width = 10
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 5
	new_msb = 5
	x_width = 6
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_2f938a0c67> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly_direct_entity_5c830c1bfc> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_f2301c6681846b15"
	op_arith = 1
	op_width = 5

Analyzing hierarchy for entity <delay_b_entity_5b814e1315> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 2
	new_msb = 2
	x_width = 10
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 4
	new_msb = 4
	x_width = 5
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_a196797bd2> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly_direct_entity_89ddf7e694> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_77d9d8bb324abfb9"
	op_arith = 1
	op_width = 4

Analyzing hierarchy for entity <delay_b_entity_8f5fb2d2a5> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 3
	new_msb = 3
	x_width = 10
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 3
	new_msb = 3
	x_width = 4
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_053eb37e18> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly_direct_entity_2f07c4f5b5> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_514048f9c72a30b1"
	op_arith = 1
	op_width = 3

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <delay_b_entity_a07c0547cc> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 4
	new_msb = 4
	x_width = 10
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 2
	new_msb = 2
	x_width = 3
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_3371cbcaf5> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly_direct_entity_42faa5a3b6> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_263175d139d7ac6d"
	op_arith = 1
	op_width = 2

Analyzing hierarchy for entity <delay_b_entity_b466295e6d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 5
	new_msb = 5
	x_width = 10
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 1
	x_width = 2
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_cf1f4c0073> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly_direct_entity_82622f77fc> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <counter_223a0f3237> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_b_entity_512883e072> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 6
	new_msb = 6
	x_width = 10
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 1
	y_width = 1

Analyzing hierarchy for entity <sync_delay_entity_11d0f399ba> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <constant_963ed6358a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_822933f89b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 19
	din_width = 24
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 23
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <concat_b57c4be2de> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldsp48e> in library <work> (architecture <behavior>) with generics.
	a_input = "DIRECT"
	acascreg = 1
	alumodereg = 1
	areg = 1
	autoreset_pattern_detect = false
	autoreset_pattern_detect_optinv = "MATCH"
	b_input = "DIRECT"
	bcascreg = 1
	breg = 1
	carryinreg = 1
	carryinselreg = 1
	carryout_width = 4
	creg = 1
	mask = "001111111111111111111111111111111111111111111111"
	mreg = 1
	multcarryinreg = 1
	opmodereg = 1
	pattern = "000000000000000000000000000000000000000000000000"
	preg = 1
	sel_mask = "MASK"
	sel_pattern = "PATTERN"
	sel_rounding_mask = "SEL_MASK"
	use_c_port = 1
	use_mult = "MULT_S"
	use_op = 0
	use_pattern_detect = "NO_PATDET"
	use_simd = "TWO24"

Analyzing hierarchy for entity <constant_270746ab47> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 24
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 19
	din_width = 22
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 24
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <reinterpret_3fb4604c01> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_4bf1ad328a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_eb03bc3377> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_9a0fa0f632> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_7ea107432a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 18
	new_msb = 47
	x_width = 48
	y_width = 30

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 17
	x_width = 48
	y_width = 18

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 23
	x_width = 48
	y_width = 24

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 24
	new_msb = 47
	x_width = 48
	y_width = 24

Analyzing hierarchy for entity <logical_f5b5b4645f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <convert_entity_e184aba7ce> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <inverter_e5b38cca3b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 23
	new_msb = 23
	x_width = 24
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 22
	new_msb = 22
	x_width = 24
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 21
	new_msb = 21
	x_width = 24
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 20
	new_msb = 20
	x_width = 24
	y_width = 1

Analyzing hierarchy for entity <constant_8038205d89> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <concat_b198bd62b0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_580feec131> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_be8c56327e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_eb2273ac28> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_to_ri2_entity_e1b86f6b2f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <coeff_gen_entity_d5f3ccee33> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert_pipeline> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 33
	din_width = 37
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 22
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 2
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 10
	reg_retiming = 0
	reset = 0
	width = 36

Analyzing hierarchy for entity <delay_4b00a70dea> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 10
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <mult_cfc8c45902> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 23
	new_msb = 23
	x_width = 24
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 22
	new_msb = 22
	x_width = 24
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 21
	new_msb = 21
	x_width = 24
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 20
	new_msb = 20
	x_width = 24
	y_width = 1

Analyzing hierarchy for entity <coeff_gen_entity_a6d75bcd87> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <coeff_gen_entity_c23c8c532e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 6
	width = 7

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 7
	width = 36

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 5
	width = 7

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 7

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 7

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 7

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 7

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 6
	width = 3

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 7
	width = 1

Analyzing hierarchy for entity <constant_91ef1678ca> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_e8aae5d3bb> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_b437b02512> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_7eefee4be204e56b"
	op_arith = 1
	op_width = 8

Analyzing hierarchy for entity <relational_54048c8b02> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_16235eb2bf> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 1
	y_width = 1

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "000000000000000000"
	width = 18

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 18

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 5
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 5
	width = 8

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 3

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 8

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 2

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 1

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "000000000000000000000000000000000000000000000"
	width = 45

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0000000000000000000000000000000"
	width = 31

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 31

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 19

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "000000000000000000000000000000000"
	width = 33

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0000000000000000000"
	width = 19

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0000000000000000"
	width = 16

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	width = 3

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 35

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 10

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 2

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 5
	width = 36

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 11

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 8

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 1

Analyzing hierarchy for entity <xladdsub_c09f12_01> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 14
	a_width = 16
	b_arith = 2
	b_bin_pt = 14
	b_width = 16
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 1
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 17
	core_name0 = "addsb_11_0_0b9b6e1cbccbb2be"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 1
	full_s_arith = 2
	full_s_width = 17
	latency = 2
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 2
	s_bin_pt = 14
	s_width = 16

Analyzing hierarchy for entity <delay_e18fb31a3d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xladdsub_c09f12_01> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 14
	a_width = 16
	b_arith = 2
	b_bin_pt = 14
	b_width = 16
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 1
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 17
	core_name0 = "addsb_11_0_0b9b6e1cbccbb2be"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 1
	full_s_arith = 2
	full_s_width = 17
	latency = 2
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 2
	s_bin_pt = 14
	s_width = 16

Analyzing hierarchy for entity <convert_pipeline> in library <work> (architecture <behavior>) with generics.
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 2
	new_arith = 2
	new_bin_pt = 17
	new_width = 18
	old_arith = 2
	old_bin_pt = 15
	old_width = 16
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 8

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 36

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 32

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 16

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 4

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 36

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 17
	x_width = 36
	y_width = 18

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 18
	new_msb = 35
	x_width = 36
	y_width = 18

Analyzing hierarchy for entity <constant_4c449dd556> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 22
	din_width = 24
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 19
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 22
	dout_width = 24
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 18
	new_msb = 47
	x_width = 48
	y_width = 30

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 17
	x_width = 48
	y_width = 18

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 23
	x_width = 48
	y_width = 24

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 24
	new_msb = 47
	x_width = 48
	y_width = 24

Analyzing hierarchy for entity <convert_pipeline> in library <work> (architecture <behavior>) with generics.
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 2
	new_arith = 2
	new_bin_pt = 17
	new_width = 18
	old_arith = 2
	old_bin_pt = 18
	old_width = 19
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 36

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 18

Analyzing hierarchy for entity <reinterpret_9306b5127f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <constant_7b07120b87> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_aacf6e1b0e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_80f90b97d0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_1bef4ba0e4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <cadd_entity_517d36a131> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <convert_of0_entity_269fb2de1a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <csub_entity_2ad7cf465d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <logical_a6d07705dd> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_28159dbdb9> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <ri_to_c0_entity_724b130d6e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <scale_9f61027ba4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 2
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <delay_aab7b18c27> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <twiddle_pass_through_entity_1612d5478f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_limit_c09f12_01> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 60
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_50ef766046ea9bf4"
	count_limited = 1
	op_arith = 1
	op_width = 6

Analyzing hierarchy for entity <xlspram_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 6
	c_width = 36
	core_name0 = "bmg_72_47e00fa602868a13"
	latency = 2

Analyzing hierarchy for entity <constant_7244cd602b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_180df391de> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_3ad9dc21603f5ae0"
	op_arith = 1
	op_width = 7

Analyzing hierarchy for entity <relational_9a3978c602> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_23065a6aa3> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <twiddle_stage_2_entity_30c73c209f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_limit_c09f12_01> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 28
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_f2301c6681846b15"
	count_limited = 1
	op_arith = 1
	op_width = 5

Analyzing hierarchy for entity <xlspram_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 5
	c_width = 36
	core_name0 = "bmg_72_a6ba22940df932c0"
	latency = 2

Analyzing hierarchy for entity <constant_7ea0f2fff7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_961b61f8a1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_a267c870be> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_c0e9491a3fe88c1d"
	op_arith = 1
	op_width = 6

Analyzing hierarchy for entity <relational_931d61fb72> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_fe487ce1c7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <cadd_entity_bd220e7516> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <convert_of0_entity_6501bdd0bd> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <csub_entity_394eae4754> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux_f1f44b96f0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <scale_e5d0b4a1ec> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <twiddle_general_4mult_entity_fb04e7b04a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_limit_c09f12_01> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 12
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_77d9d8bb324abfb9"
	count_limited = 1
	op_arith = 1
	op_width = 4

Analyzing hierarchy for entity <xlspram_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 4
	c_width = 36
	core_name0 = "bmg_72_3de7891ec729adb4"
	latency = 2

Analyzing hierarchy for entity <constant_fe72737ca0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_ef0e2e5fc6> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_582a3706dd> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_10284ba20859264d"
	op_arith = 1
	op_width = 5

Analyzing hierarchy for entity <relational_9ece3c8c4e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_dc5bc996c9> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <twiddle_general_4mult_entity_6d46e04e47> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_limit_c09f12_01> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 4
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_514048f9c72a30b1"
	count_limited = 1
	op_arith = 1
	op_width = 3

Analyzing hierarchy for entity <xlspram_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 3
	c_width = 36
	core_name0 = "bmg_72_37c9a3ecdc0c1393"
	latency = 2

Analyzing hierarchy for entity <constant_145086465d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_67ad97ca70> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_81c610783c35b073"
	op_arith = 1
	op_width = 4

Analyzing hierarchy for entity <relational_4d3cfceaf4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_d930162434> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <twiddle_general_4mult_entity_c1e8805b70> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 4
	reg_retiming = 0
	reset = 0
	width = 36

Analyzing hierarchy for entity <constant_469094441c> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_a1c496ea88> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_b502b5814ea90a92"
	op_arith = 1
	op_width = 3

Analyzing hierarchy for entity <relational_8fc7f5539b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_47b317dab6> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <twiddle_general_4mult_entity_de42a8054e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 2
	reg_retiming = 0
	reset = 0
	width = 36

Analyzing hierarchy for entity <constant_cda50df78a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_e8ddc079e9> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_a7e2bb9e12> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_93187ca4b7bc144e"
	op_arith = 1
	op_width = 2

Analyzing hierarchy for entity <relational_5f1eb17108> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <relational_f9928864ea> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <twiddle_general_4mult_entity_00c35e5a44> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 36

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_93187ca4b7bc144e"
	op_arith = 1
	op_width = 2

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 19
	din_width = 24
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 23
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <generatePowerEfficientEnable> in library <work> (architecture <structural>) with generics.
	use_reg = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 24
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 19
	din_width = 22
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 24
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <addsub_580a0b011a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_9a2c97cce5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 3
	new_msb = 3
	x_width = 24
	y_width = 1

Analyzing hierarchy for entity <concat_f133931c1f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_60ea556961> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_299ca43e25> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_3fb4604c01> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_938d99ac11> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	latency = 1
	width = 3

Analyzing hierarchy for entity <reinterpret_9a0fa0f632> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_aeada998ec385fcd"
	op_arith = 1
	op_width = 7

Analyzing hierarchy for entity <ri_to_c_entity_2abbfa7cd7> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlsprom_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 7
	c_width = 18
	core_name0 = "bmg_72_76e1be4e7480a75f"
	latency = 2

Analyzing hierarchy for entity <xlsprom_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 7
	c_width = 18
	core_name0 = "bmg_72_f55ad1fbb330c587"
	latency = 2

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 6
	x_width = 7
	y_width = 7

Analyzing hierarchy for entity <convert_pipeline> in library <work> (architecture <behavior>) with generics.
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 2
	new_arith = 2
	new_bin_pt = 19
	new_width = 22
	old_arith = 2
	old_bin_pt = 33
	old_width = 37
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 10
	width = 36

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 10
	width = 1

Analyzing hierarchy for entity <xlsprom_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 7
	c_width = 18
	core_name0 = "bmg_72_8ed993a9a42f84a8"
	latency = 2

Analyzing hierarchy for entity <xlsprom_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 7
	c_width = 18
	core_name0 = "bmg_72_7884e23b5c653602"
	latency = 2

Analyzing hierarchy for entity <xlsprom_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 7
	c_width = 18
	core_name0 = "bmg_72_f27fe95e91d868c0"
	latency = 2

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 6
	width = 7

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 7
	width = 36

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 5
	width = 7

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 7

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 7

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 7

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 7

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 6
	width = 3

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 7
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 16

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 20

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 4

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 36

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 22
	din_width = 24
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 19
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 22
	dout_width = 24
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 36

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 18

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <constant_4c449dd556> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_963ed6358a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_822933f89b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 21
	din_width = 24
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 19
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <concat_b57c4be2de> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldsp48e> in library <work> (architecture <behavior>) with generics.
	a_input = "DIRECT"
	acascreg = 1
	alumodereg = 1
	areg = 1
	autoreset_pattern_detect = false
	autoreset_pattern_detect_optinv = "MATCH"
	b_input = "DIRECT"
	bcascreg = 1
	breg = 1
	carryinreg = 1
	carryinselreg = 1
	carryout_width = 4
	creg = 1
	mask = "001111111111111111111111111111111111111111111111"
	mreg = 1
	multcarryinreg = 1
	opmodereg = 1
	pattern = "000000000000000000000000000000000000000000000000"
	preg = 1
	sel_mask = "MASK"
	sel_pattern = "PATTERN"
	sel_rounding_mask = "SEL_MASK"
	use_c_port = 1
	use_mult = "MULT_S"
	use_op = 0
	use_pattern_detect = "NO_PATDET"
	use_simd = "TWO24"

Analyzing hierarchy for entity <constant_270746ab47> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 21
	dout_width = 24
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <reinterpret_4bf1ad328a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_eb03bc3377> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_7ea107432a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 18
	new_msb = 47
	x_width = 48
	y_width = 30

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 17
	x_width = 48
	y_width = 18

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 23
	x_width = 48
	y_width = 24

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 24
	new_msb = 47
	x_width = 48
	y_width = 24

Analyzing hierarchy for entity <logical_89dc141487> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_80f90b97d0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <convert_entity_70860c9991> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <inverter_e5b38cca3b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 19
	new_msb = 19
	x_width = 20
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 18
	new_msb = 18
	x_width = 20
	y_width = 1

Analyzing hierarchy for entity <constant_8038205d89> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <concat_b198bd62b0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_580feec131> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 1

Analyzing hierarchy for entity <c_to_ri0_entity_ac3e6eb705> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 36

Analyzing hierarchy for entity <xlconvert_pipeline> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 19
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 2
	overflow = 2
	quantization = 1

Analyzing hierarchy for entity <counter_7888581f80> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_fa2be75f6e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_5b3ce5f2ae> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_4217913c13> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_328e8ebbb5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_23d71a76f2> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_fa260f7d22> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_30e9ca90db> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_181e58d842> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <negate_293ec41b50> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 5
	new_msb = 5
	x_width = 6
	y_width = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 19
	din_width = 24
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 23
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 24
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 19
	din_width = 22
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 24
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <logical_f5b5b4645f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <convert_entity_e184aba7ce> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 23
	new_msb = 23
	x_width = 24
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 22
	new_msb = 22
	x_width = 24
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 21
	new_msb = 21
	x_width = 24
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 20
	new_msb = 20
	x_width = 24
	y_width = 1

Analyzing hierarchy for entity <addsub_be8c56327e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_eb2273ac28> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_to_ri2_entity_e1b86f6b2f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <coeff_gen_entity_1e1eba0bd0> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert_pipeline> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 33
	din_width = 37
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 22
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 2
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 10
	reg_retiming = 0
	reset = 0
	width = 36

Analyzing hierarchy for entity <delay_4b00a70dea> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 10
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <mult_cfc8c45902> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <coeff_gen_entity_6adac1066c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <coeff_gen_entity_9a31ca9433> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 36

Analyzing hierarchy for entity <coeff_gen_entity_8e9682e162> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 36

Analyzing hierarchy for entity <coeff_gen_entity_14d6df8e1f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 10
	reg_retiming = 0
	reset = 0
	width = 36

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 10
	reg_retiming = 0
	reset = 0
	width = 1

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	width = 3

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 18

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 25

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 22

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 10
	width = 36

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 10
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 16

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 20

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 21
	din_width = 24
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 19
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <generatePowerEfficientEnable> in library <work> (architecture <structural>) with generics.
	use_reg = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 21
	dout_width = 24
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <addsub_8ea27c0b26> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_4709ea49b5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 1
	x_width = 20
	y_width = 1

Analyzing hierarchy for entity <concat_c615d93998> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_d357e69fa3> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_d2180c9169> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_4a8cbc85ce> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_938d99ac11> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 1

Analyzing hierarchy for entity <reinterpret_9a0fa0f632> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 17
	x_width = 36
	y_width = 18

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 18
	new_msb = 35
	x_width = 36
	y_width = 18

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 36

Analyzing hierarchy for entity <convert_pipeline> in library <work> (architecture <behavior>) with generics.
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 2
	new_arith = 2
	new_bin_pt = 17
	new_width = 18
	old_arith = 2
	old_bin_pt = 17
	old_width = 19
	overflow = 2
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 19
	din_width = 24
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 23
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 24
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 19
	din_width = 22
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 24
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <addsub_580a0b011a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_9a2c97cce5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 3
	new_msb = 3
	x_width = 24
	y_width = 1

Analyzing hierarchy for entity <concat_f133931c1f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_60ea556961> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_299ca43e25> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_3fb4604c01> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	latency = 1
	width = 3

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 17
	x_width = 36
	y_width = 18

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 18
	new_msb = 35
	x_width = 36
	y_width = 18

Analyzing hierarchy for entity <xlcounter_free_c09f12_01> in library <work> (architecture <behavior>) with generics.
	core_name0 = "cntr_11_0_50ef766046ea9bf4"
	op_arith = 1
	op_width = 6

Analyzing hierarchy for entity <ri_to_c_entity_2abbfa7cd7> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlsprom_dist_c09f12_01> in library <work> (architecture <behavior>) with generics.
	addr_width = 2
	c_address_width = 4
	c_width = 18
	core_name0 = "dmg_72_31a1909e3929c7f7"
	latency = 3

Analyzing hierarchy for entity <xlsprom_dist_c09f12_01> in library <work> (architecture <behavior>) with generics.
	addr_width = 2
	c_address_width = 4
	c_width = 18
	core_name0 = "dmg_72_c09662d4202cd49a"
	latency = 3

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 4
	new_msb = 5
	x_width = 6
	y_width = 2

Analyzing hierarchy for entity <convert_pipeline> in library <work> (architecture <behavior>) with generics.
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 2
	new_arith = 2
	new_bin_pt = 19
	new_width = 22
	old_arith = 2
	old_bin_pt = 33
	old_width = 37
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 10
	width = 36

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 10
	width = 1

Analyzing hierarchy for entity <xlsprom_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 3
	c_width = 18
	core_name0 = "bmg_72_031b3366e458494d"
	latency = 2

Analyzing hierarchy for entity <xlsprom_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 3
	c_width = 18
	core_name0 = "bmg_72_5eb14d6795836fe0"
	latency = 2

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 3
	new_msb = 5
	x_width = 6
	y_width = 3

Analyzing hierarchy for entity <xlsprom_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 4
	c_width = 18
	core_name0 = "bmg_72_763f056d1756d515"
	latency = 2

Analyzing hierarchy for entity <xlsprom_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 4
	c_width = 18
	core_name0 = "bmg_72_59f0d912b26aa159"
	latency = 2

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 2
	new_msb = 5
	x_width = 6
	y_width = 4

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 36

Analyzing hierarchy for entity <xlsprom_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 5
	c_width = 18
	core_name0 = "bmg_72_765e7ee20c0385ac"
	latency = 2

Analyzing hierarchy for entity <xlsprom_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 5
	c_width = 18
	core_name0 = "bmg_72_b50899b30d5ca737"
	latency = 2

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 5
	x_width = 6
	y_width = 5

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 36

Analyzing hierarchy for entity <xlsprom_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 6
	c_width = 18
	core_name0 = "bmg_72_05b952b0e97b2a0d"
	latency = 2

Analyzing hierarchy for entity <xlsprom_c09f12_01> in library <work> (architecture <behavior>) with generics.
	c_address_width = 6
	c_width = 18
	core_name0 = "bmg_72_04e0d9cde0f49a3d"
	latency = 2

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 5
	x_width = 6
	y_width = 6

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 18

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 25

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 22

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 21

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 18

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	width = 3

Analyzing hierarchy for entity <concat_b198bd62b0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_580feec131> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 18

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 25

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 22

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 10
	width = 36

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 10
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 21

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 18

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 18

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 25

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 22


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <c09f12_01_cw> in library <work> (Architecture <structural>).
    Set property "MAX_FANOUT = REDUCE" for signal <ce_1_sg_x706>.
    Set property "syn_keep = TRUE" for signal <persistentdff_inst_q>.
    Set user-defined property "KEEP =  TRUE" for signal <persistentdff_inst_q> (previous value was "KEEP soft").
WARNING:Xst:37 - Detected unknown constraint/property "preserve_signal". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "optimize_primitives = FALSE" for instance <persistentdff_inst> in unit <c09f12_01_cw>.
    Set property "syn_black_box = TRUE" for instance <persistentdff_inst> in unit <c09f12_01_cw>.
    Set property "syn_noprune = TRUE" for instance <persistentdff_inst> in unit <c09f12_01_cw>.
Entity <c09f12_01_cw> analyzed. Unit <c09f12_01_cw> generated.

Analyzing Entity <c09f12_01> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 111215: Unconnected input port 'c_in' of component 'xladdsub_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 111215: Unconnected input port 'rst' of component 'xladdsub_c09f12_01' is tied to default value.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 111215: Unconnected output port 'c_out' of component 'xladdsub_c09f12_01'.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 111247: Unconnected input port 'c_in' of component 'xladdsub_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 111247: Unconnected input port 'rst' of component 'xladdsub_c09f12_01' is tied to default value.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 111247: Unconnected output port 'c_out' of component 'xladdsub_c09f12_01'.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 111724: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 111724: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 111724: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 111739: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 111739: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 111739: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 111754: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 111754: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 111754: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <c09f12_01> analyzed. Unit <c09f12_01> generated.

Analyzing Entity <adc_snap0_entity_e5d722f3d9> in library <work> (Architecture <structural>).
Entity <adc_snap0_entity_e5d722f3d9> analyzed. Unit <adc_snap0_entity_e5d722f3d9> generated.

Analyzing generic Entity <xldelay.2> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 10
Entity <xldelay.2> analyzed. Unit <xldelay.2> generated.

Analyzing generic Entity <synth_reg.2> in library <work> (Architecture <structural>).
	latency = 1
	width = 10
Entity <synth_reg.2> analyzed. Unit <synth_reg.2> generated.

Analyzing generic Entity <srl17e.2> in library <work> (Architecture <structural>).
	latency = 1
	width = 10
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.2> analyzed. Unit <srl17e.2> generated.

Analyzing Entity <add_gen_entity_dd9e933c0e> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 65845: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 65845: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 65845: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <add_gen_entity_dd9e933c0e> analyzed. Unit <add_gen_entity_dd9e933c0e> generated.

Analyzing generic Entity <xlcounter_free_c09f12_01.11> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_047d617e0a3da9e0"
	op_arith = 1
	op_width = 32
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlcounter_free_c09f12_01.11>.
Entity <xlcounter_free_c09f12_01.11> analyzed. Unit <xlcounter_free_c09f12_01.11> generated.

Analyzing Entity <concat_1d665a7331> in library <work> (Architecture <behavior>).
Entity <concat_1d665a7331> analyzed. Unit <concat_1d665a7331> generated.

Analyzing generic Entity <xlconvert.23> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 19
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.23> analyzed. Unit <xlconvert.23> generated.

Analyzing generic Entity <convert_func_call.22> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 19
	overflow = 1
	quantization = 1
Entity <convert_func_call.22> analyzed. Unit <convert_func_call.22> generated.

Analyzing generic Entity <xldelay.11> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 12
Entity <xldelay.11> analyzed. Unit <xldelay.11> generated.

Analyzing generic Entity <synth_reg.11> in library <work> (Architecture <structural>).
	latency = 1
	width = 12
Entity <synth_reg.11> analyzed. Unit <synth_reg.11> generated.

Analyzing generic Entity <srl17e.11> in library <work> (Architecture <structural>).
	latency = 1
	width = 12
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.11> analyzed. Unit <srl17e.11> generated.

Analyzing Entity <edge_detect_entity_773f207806> in library <work> (Architecture <structural>).
Entity <edge_detect_entity_773f207806> analyzed. Unit <edge_detect_entity_773f207806> generated.

Analyzing Entity <logical_f6397bdee1> in library <work> (Architecture <behavior>).
Entity <logical_f6397bdee1> analyzed. Unit <logical_f6397bdee1> generated.

Analyzing Entity <logical_3640e86e6c> in library <work> (Architecture <behavior>).
Entity <logical_3640e86e6c> analyzed. Unit <logical_3640e86e6c> generated.

Analyzing generic Entity <xlregister.9> in library <work> (Architecture <behavior>).
	d_width = 1
	init_value = "1"
Entity <xlregister.9> analyzed. Unit <xlregister.9> generated.

Analyzing generic Entity <synth_reg_w_init.10> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "1"
	latency = 1
	width = 1
Entity <synth_reg_w_init.10> analyzed. Unit <synth_reg_w_init.10> generated.

Analyzing generic Entity <single_reg_w_init.10> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "1"
	width = 1
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46782: Instantiating black box module <fdse>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.10> analyzed. Unit <single_reg_w_init.10> generated.

Analyzing Entity <shift_892c2104f7> in library <work> (Architecture <behavior>).
Entity <shift_892c2104f7> analyzed. Unit <shift_892c2104f7> generated.

Analyzing generic Entity <xlslice.70> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 11
	x_width = 32
	y_width = 12
Entity <xlslice.70> analyzed. Unit <xlslice.70> generated.

Analyzing generic Entity <xlslice.71> in library <work> (Architecture <behavior>).
	new_lsb = 2
	new_msb = 11
	x_width = 32
	y_width = 10
Entity <xlslice.71> analyzed. Unit <xlslice.71> generated.

Analyzing generic Entity <xlslice.72> in library <work> (Architecture <behavior>).
	new_lsb = 12
	new_msb = 12
	x_width = 32
	y_width = 1
Entity <xlslice.72> analyzed. Unit <xlslice.72> generated.

Analyzing Entity <basic_ctrl_entity_6742ed5eb1> in library <work> (Architecture <structural>).
Entity <basic_ctrl_entity_6742ed5eb1> analyzed. Unit <basic_ctrl_entity_6742ed5eb1> generated.

Analyzing Entity <dram_munge_entity_d55c467a7c> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 66280: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 66280: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 66280: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <dram_munge_entity_d55c467a7c> analyzed. Unit <dram_munge_entity_d55c467a7c> generated.

Analyzing Entity <constant_cda50df78a> in library <work> (Architecture <behavior>).
Entity <constant_cda50df78a> analyzed. Unit <constant_cda50df78a> generated.

Analyzing Entity <constant_a7e2bb9e12> in library <work> (Architecture <behavior>).
Entity <constant_a7e2bb9e12> analyzed. Unit <constant_a7e2bb9e12> generated.

Analyzing Entity <constant_e8ddc079e9> in library <work> (Architecture <behavior>).
Entity <constant_e8ddc079e9> analyzed. Unit <constant_e8ddc079e9> generated.

Analyzing Entity <constant_3a9a3daeb9> in library <work> (Architecture <behavior>).
Entity <constant_3a9a3daeb9> analyzed. Unit <constant_3a9a3daeb9> generated.

Analyzing Entity <concat_762608f33d> in library <work> (Architecture <behavior>).
Entity <concat_762608f33d> analyzed. Unit <concat_762608f33d> generated.

Analyzing Entity <constant_91ef1678ca> in library <work> (Architecture <behavior>).
Entity <constant_91ef1678ca> analyzed. Unit <constant_91ef1678ca> generated.

Analyzing Entity <mux_b4a3823c60> in library <work> (Architecture <behavior>).
Entity <mux_b4a3823c60> analyzed. Unit <mux_b4a3823c60> generated.

Analyzing Entity <counter_41314d726b> in library <work> (Architecture <behavior>).
Entity <counter_41314d726b> analyzed. Unit <counter_41314d726b> generated.

Analyzing generic Entity <xlcounter_free_c09f12_01.4> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_263175d139d7ac6d"
	op_arith = 1
	op_width = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlcounter_free_c09f12_01.4>.
Entity <xlcounter_free_c09f12_01.4> analyzed. Unit <xlcounter_free_c09f12_01.4> generated.

Analyzing Entity <logical_799f62af22> in library <work> (Architecture <behavior>).
Entity <logical_799f62af22> analyzed. Unit <logical_799f62af22> generated.

Analyzing Entity <mux_a575c74b27> in library <work> (Architecture <behavior>).
Entity <mux_a575c74b27> analyzed. Unit <mux_a575c74b27> generated.

Analyzing Entity <relational_5f1eb17108> in library <work> (Architecture <behavior>).
Entity <relational_5f1eb17108> analyzed. Unit <relational_5f1eb17108> generated.

Analyzing Entity <mux_286b77e019> in library <work> (Architecture <behavior>).
Entity <mux_286b77e019> analyzed. Unit <mux_286b77e019> generated.

Analyzing Entity <mux_d99e59b6d4> in library <work> (Architecture <behavior>).
Entity <mux_d99e59b6d4> analyzed. Unit <mux_d99e59b6d4> generated.

Analyzing Entity <bram_entity_6f024610ff> in library <work> (Architecture <structural>).
Entity <bram_entity_6f024610ff> analyzed. Unit <bram_entity_6f024610ff> generated.

Analyzing Entity <calc_add_entity_3e925ff36b> in library <work> (Architecture <structural>).
Entity <calc_add_entity_3e925ff36b> analyzed. Unit <calc_add_entity_3e925ff36b> generated.

Analyzing Entity <addsub_c13097e33e> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <op_mem_91_20(0)> in unit <addsub_c13097e33e> has a constant value of X during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_c13097e33e> has a constant value of X during circuit operation. The register is replaced by logic.
Entity <addsub_c13097e33e> analyzed. Unit <addsub_c13097e33e> generated.

Analyzing generic Entity <synth_reg_w_init.14> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "010"
	latency = 1
	width = 3
Entity <synth_reg_w_init.14> analyzed. Unit <synth_reg_w_init.14> generated.

Analyzing generic Entity <single_reg_w_init.14> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "010"
	width = 3
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46782: Instantiating black box module <fdse>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.14> analyzed. Unit <single_reg_w_init.14> generated.

Analyzing Entity <concat_1d98d96b58> in library <work> (Architecture <behavior>).
Entity <concat_1d98d96b58> analyzed. Unit <concat_1d98d96b58> generated.

Analyzing generic Entity <xlslice.36> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 0
	x_width = 10
	y_width = 1
Entity <xlslice.36> analyzed. Unit <xlslice.36> generated.

Analyzing generic Entity <xlslice.119> in library <work> (Architecture <behavior>).
	new_lsb = 1
	new_msb = 9
	x_width = 10
	y_width = 9
Entity <xlslice.119> analyzed. Unit <xlslice.119> generated.

Analyzing Entity <mux_4fe5face7f> in library <work> (Architecture <behavior>).
Entity <mux_4fe5face7f> analyzed. Unit <mux_4fe5face7f> generated.

Analyzing generic Entity <xlconvert.24> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 10
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 10
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.24> analyzed. Unit <xlconvert.24> generated.

Analyzing generic Entity <convert_func_call.23> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 10
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 10
	overflow = 1
	quantization = 1
Entity <convert_func_call.23> analyzed. Unit <convert_func_call.23> generated.

Analyzing generic Entity <xlconvert.5> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.5> analyzed. Unit <xlconvert.5> generated.

Analyzing generic Entity <convert_func_call.5> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	overflow = 1
	quantization = 1
Entity <convert_func_call.5> analyzed. Unit <convert_func_call.5> generated.

Analyzing generic Entity <xlconvert.1> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.1> analyzed. Unit <xlconvert.1> generated.

Analyzing generic Entity <convert_func_call.1> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1
Entity <convert_func_call.1> analyzed. Unit <convert_func_call.1> generated.

Analyzing generic Entity <xldelay.3> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 32
Entity <xldelay.3> analyzed. Unit <xldelay.3> generated.

Analyzing generic Entity <synth_reg.3> in library <work> (Architecture <structural>).
	latency = 1
	width = 32
Entity <synth_reg.3> analyzed. Unit <synth_reg.3> generated.

Analyzing generic Entity <srl17e.3> in library <work> (Architecture <structural>).
	latency = 1
	width = 32
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.3> analyzed. Unit <srl17e.3> generated.

Analyzing Entity <delay_entity_61fe49f948> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 67100: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 67100: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 67100: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <delay_entity_61fe49f948> analyzed. Unit <delay_entity_61fe49f948> generated.

Analyzing Entity <delay_920dce5cac> in library <work> (Architecture <behavior>).
Entity <delay_920dce5cac> analyzed. Unit <delay_920dce5cac> generated.

Analyzing Entity <delay_23d71a76f2> in library <work> (Architecture <behavior>).
Entity <delay_23d71a76f2> analyzed. Unit <delay_23d71a76f2> generated.

Analyzing Entity <delay_e18fb31a3d> in library <work> (Architecture <behavior>).
Entity <delay_e18fb31a3d> analyzed. Unit <delay_e18fb31a3d> generated.

Analyzing Entity <reinterpret_c5d4d59b73> in library <work> (Architecture <behavior>).
Entity <reinterpret_c5d4d59b73> analyzed. Unit <reinterpret_c5d4d59b73> generated.

Analyzing Entity <stop_gen_entity_cb472c065b> in library <work> (Architecture <structural>).
Entity <stop_gen_entity_cb472c065b> analyzed. Unit <stop_gen_entity_cb472c065b> generated.

Analyzing Entity <adc_snap1_entity_3fff712eed> in library <work> (Architecture <structural>).
Entity <adc_snap1_entity_3fff712eed> analyzed. Unit <adc_snap1_entity_3fff712eed> generated.

Analyzing Entity <status_entity_7b6169195a> in library <work> (Architecture <structural>).
Entity <status_entity_7b6169195a> analyzed. Unit <status_entity_7b6169195a> generated.

Analyzing generic Entity <xladdsub_c09f12_01.1> in library <work> (Architecture <behavior>).
	a_arith = 1
	a_bin_pt = 0
	a_width = 15
	b_arith = 1
	b_bin_pt = 0
	b_width = 2
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 1
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 16
	core_name0 = "addsb_11_0_a37a2abb0bb82ab2"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 1
	full_s_width = 16
	latency = 1
	mode = 1
	overflow = 2
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 1
	s_bin_pt = 0
	s_width = 15
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 57207: Instantiating black box module <addsb_11_0_a37a2abb0bb82ab2>.
Entity <xladdsub_c09f12_01.1> analyzed. Unit <xladdsub_c09f12_01.1> generated.

Analyzing generic Entity <xlslice.1> in library <work> (Architecture <behavior>).
	new_lsb = 2
	new_msb = 2
	x_width = 32
	y_width = 1
Entity <xlslice.1> analyzed. Unit <xlslice.1> generated.

Analyzing generic Entity <xlslice.2> in library <work> (Architecture <behavior>).
	new_lsb = 10
	new_msb = 10
	x_width = 32
	y_width = 1
Entity <xlslice.2> analyzed. Unit <xlslice.2> generated.

Analyzing generic Entity <xlslice.3> in library <work> (Architecture <behavior>).
	new_lsb = 21
	new_msb = 21
	x_width = 32
	y_width = 1
Entity <xlslice.3> analyzed. Unit <xlslice.3> generated.

Analyzing generic Entity <xlslice.4> in library <work> (Architecture <behavior>).
	new_lsb = 11
	new_msb = 11
	x_width = 32
	y_width = 1
Entity <xlslice.4> analyzed. Unit <xlslice.4> generated.

Analyzing generic Entity <xlslice.5> in library <work> (Architecture <behavior>).
	new_lsb = 25
	new_msb = 27
	x_width = 32
	y_width = 3
Entity <xlslice.5> analyzed. Unit <xlslice.5> generated.

Analyzing generic Entity <xlslice.6> in library <work> (Architecture <behavior>).
	new_lsb = 3
	new_msb = 3
	x_width = 32
	y_width = 1
Entity <xlslice.6> analyzed. Unit <xlslice.6> generated.

Analyzing generic Entity <xlslice.7> in library <work> (Architecture <behavior>).
	new_lsb = 16
	new_msb = 16
	x_width = 32
	y_width = 1
Entity <xlslice.7> analyzed. Unit <xlslice.7> generated.

Analyzing generic Entity <xlslice.8> in library <work> (Architecture <behavior>).
	new_lsb = 17
	new_msb = 17
	x_width = 32
	y_width = 1
Entity <xlslice.8> analyzed. Unit <xlslice.8> generated.

Analyzing generic Entity <xlslice.9> in library <work> (Architecture <behavior>).
	new_lsb = 18
	new_msb = 18
	x_width = 32
	y_width = 1
Entity <xlslice.9> analyzed. Unit <xlslice.9> generated.

Analyzing generic Entity <xlslice.10> in library <work> (Architecture <behavior>).
	new_lsb = 19
	new_msb = 19
	x_width = 32
	y_width = 1
Entity <xlslice.10> analyzed. Unit <xlslice.10> generated.

Analyzing generic Entity <xlslice.11> in library <work> (Architecture <behavior>).
	new_lsb = 9
	new_msb = 9
	x_width = 32
	y_width = 1
Entity <xlslice.11> analyzed. Unit <xlslice.11> generated.

Analyzing generic Entity <xlslice.12> in library <work> (Architecture <behavior>).
	new_lsb = 8
	new_msb = 8
	x_width = 32
	y_width = 1
Entity <xlslice.12> analyzed. Unit <xlslice.12> generated.

Analyzing Entity <bus_create11_entity_ca7f9dbf2e> in library <work> (Architecture <structural>).
Entity <bus_create11_entity_ca7f9dbf2e> analyzed. Unit <bus_create11_entity_ca7f9dbf2e> generated.

Analyzing Entity <concat_62c4475a80> in library <work> (Architecture <behavior>).
Entity <concat_62c4475a80> analyzed. Unit <concat_62c4475a80> generated.

Analyzing Entity <bus_create2_entity_26f43c2bb1> in library <work> (Architecture <structural>).
Entity <bus_create2_entity_26f43c2bb1> analyzed. Unit <bus_create2_entity_26f43c2bb1> generated.

Analyzing Entity <concat_a1e126f11c> in library <work> (Architecture <behavior>).
Entity <concat_a1e126f11c> analyzed. Unit <concat_a1e126f11c> generated.

Analyzing Entity <reinterpret_d51df7ac30> in library <work> (Architecture <behavior>).
Entity <reinterpret_d51df7ac30> analyzed. Unit <reinterpret_d51df7ac30> generated.

Analyzing Entity <bus_create7_entity_57af54f9e5> in library <work> (Architecture <structural>).
Entity <bus_create7_entity_57af54f9e5> analyzed. Unit <bus_create7_entity_57af54f9e5> generated.

Analyzing Entity <concat_a0c7cd7a34> in library <work> (Architecture <behavior>).
Entity <concat_a0c7cd7a34> analyzed. Unit <concat_a0c7cd7a34> generated.

Analyzing Entity <reinterpret_112d91c147> in library <work> (Architecture <behavior>).
Entity <reinterpret_112d91c147> analyzed. Unit <reinterpret_112d91c147> generated.

Analyzing Entity <bus_expand6_entity_289d91e26d> in library <work> (Architecture <structural>).
Entity <bus_expand6_entity_289d91e26d> analyzed. Unit <bus_expand6_entity_289d91e26d> generated.

Analyzing generic Entity <xlslice.30> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 31
	x_width = 65
	y_width = 32
Entity <xlslice.30> analyzed. Unit <xlslice.30> generated.

Analyzing generic Entity <xlslice.31> in library <work> (Architecture <behavior>).
	new_lsb = 32
	new_msb = 63
	x_width = 65
	y_width = 32
Entity <xlslice.31> analyzed. Unit <xlslice.31> generated.

Analyzing generic Entity <xlslice.32> in library <work> (Architecture <behavior>).
	new_lsb = 64
	new_msb = 64
	x_width = 65
	y_width = 1
Entity <xlslice.32> analyzed. Unit <xlslice.32> generated.

Analyzing Entity <bus_expand_entity_42329a104d> in library <work> (Architecture <structural>).
Entity <bus_expand_entity_42329a104d> analyzed. Unit <bus_expand_entity_42329a104d> generated.

Analyzing generic Entity <xlslice.33> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 31
	x_width = 33
	y_width = 32
Entity <xlslice.33> analyzed. Unit <xlslice.33> generated.

Analyzing generic Entity <xlslice.34> in library <work> (Architecture <behavior>).
	new_lsb = 32
	new_msb = 32
	x_width = 33
	y_width = 1
Entity <xlslice.34> analyzed. Unit <xlslice.34> generated.

Analyzing Entity <calc_adc_sum_sq_entity_6e70db58e3> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 68541: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 68541: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 68541: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 68556: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 68556: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 68556: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <calc_adc_sum_sq_entity_6e70db58e3> analyzed. Unit <calc_adc_sum_sq_entity_6e70db58e3> generated.

Analyzing generic Entity <xlaccum_c09f12_01> in library <work> (Architecture <behavior>).
	b_arith = 2
	b_bin_pt = 0
	b_width = 16
	core_name0 = "accm_11_0_8f8edad76401ddd0"
	q_arith = 2
	q_bin_pt = 0
	q_width = 32
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlaccum_c09f12_01>.
Entity <xlaccum_c09f12_01> analyzed. Unit <xlaccum_c09f12_01> generated.

Analyzing generic Entity <xlconvert.2> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.2> analyzed. Unit <xlconvert.2> generated.

Analyzing generic Entity <convert_func_call.2> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1
Entity <convert_func_call.2> analyzed. Unit <convert_func_call.2> generated.

Analyzing generic Entity <xlcounter_free_c09f12_01.5> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_e22be57ef6aab3d8"
	op_arith = 1
	op_width = 16
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlcounter_free_c09f12_01.5>.
Entity <xlcounter_free_c09f12_01.5> analyzed. Unit <xlcounter_free_c09f12_01.5> generated.

Analyzing Entity <delay_4246ea65a9> in library <work> (Architecture <behavior>).
Entity <delay_4246ea65a9> analyzed. Unit <delay_4246ea65a9> generated.

Analyzing Entity <mult_98e3c7048f> in library <work> (Architecture <behavior>).
Entity <mult_98e3c7048f> analyzed. Unit <mult_98e3c7048f> generated.

Analyzing Entity <mux_81f00cece7> in library <work> (Architecture <behavior>).
Entity <mux_81f00cece7> analyzed. Unit <mux_81f00cece7> generated.

Analyzing generic Entity <xlslice.35> in library <work> (Architecture <behavior>).
	new_lsb = 15
	new_msb = 15
	x_width = 16
	y_width = 1
Entity <xlslice.35> analyzed. Unit <xlslice.35> generated.

Analyzing Entity <cd_local_time_entity_9ff6e19688> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 68680: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 68680: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 68680: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <cd_local_time_entity_9ff6e19688> analyzed. Unit <cd_local_time_entity_9ff6e19688> generated.

Analyzing generic Entity <xlcounter_free_c09f12_01.6> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_68c512538c59954a"
	op_arith = 1
	op_width = 64
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp3.core_instance3> in unit <xlcounter_free_c09f12_01.6>.
Entity <xlcounter_free_c09f12_01.6> analyzed. Unit <xlcounter_free_c09f12_01.6> generated.

Analyzing Entity <coarse_entity_a91220dfb7> in library <work> (Architecture <structural>).
Entity <coarse_entity_a91220dfb7> analyzed. Unit <coarse_entity_a91220dfb7> generated.

Analyzing Entity <bus_create1_entity_3f464d45e8> in library <work> (Architecture <structural>).
Entity <bus_create1_entity_3f464d45e8> analyzed. Unit <bus_create1_entity_3f464d45e8> generated.

Analyzing Entity <concat_c3ccc04d1a> in library <work> (Architecture <behavior>).
Entity <concat_c3ccc04d1a> analyzed. Unit <concat_c3ccc04d1a> generated.

Analyzing Entity <reinterpret_86b044698f> in library <work> (Architecture <behavior>).
Entity <reinterpret_86b044698f> analyzed. Unit <reinterpret_86b044698f> generated.

Analyzing Entity <bus_expand1_entity_4a80f53028> in library <work> (Architecture <structural>).
Entity <bus_expand1_entity_4a80f53028> analyzed. Unit <bus_expand1_entity_4a80f53028> generated.

Analyzing Entity <reinterpret_f21e7f2ddf> in library <work> (Architecture <behavior>).
Entity <reinterpret_f21e7f2ddf> analyzed. Unit <reinterpret_f21e7f2ddf> generated.

Analyzing generic Entity <xlslice.43> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 7
	x_width = 32
	y_width = 8
Entity <xlslice.43> analyzed. Unit <xlslice.43> generated.

Analyzing generic Entity <xlslice.40> in library <work> (Architecture <behavior>).
	new_lsb = 8
	new_msb = 15
	x_width = 32
	y_width = 8
Entity <xlslice.40> analyzed. Unit <xlslice.40> generated.

Analyzing generic Entity <xlslice.41> in library <work> (Architecture <behavior>).
	new_lsb = 16
	new_msb = 23
	x_width = 32
	y_width = 8
Entity <xlslice.41> analyzed. Unit <xlslice.41> generated.

Analyzing generic Entity <xlslice.42> in library <work> (Architecture <behavior>).
	new_lsb = 24
	new_msb = 31
	x_width = 32
	y_width = 8
Entity <xlslice.42> analyzed. Unit <xlslice.42> generated.

Analyzing Entity <crs_snap_entity_70bbc1e976> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 69125: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 69125: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 69125: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <crs_snap_entity_70bbc1e976> analyzed. Unit <crs_snap_entity_70bbc1e976> generated.

Analyzing Entity <bus_create2_entity_4e455bb1b3> in library <work> (Architecture <structural>).
Entity <bus_create2_entity_4e455bb1b3> analyzed. Unit <bus_create2_entity_4e455bb1b3> generated.

Analyzing Entity <concat_7995541f2a> in library <work> (Architecture <behavior>).
Entity <concat_7995541f2a> analyzed. Unit <concat_7995541f2a> generated.

Analyzing Entity <reinterpret_8b4279cdc5> in library <work> (Architecture <behavior>).
Entity <reinterpret_8b4279cdc5> analyzed. Unit <reinterpret_8b4279cdc5> generated.

Analyzing generic Entity <xlcounter_free_c09f12_01.12> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_50ef766046ea9bf4"
	op_arith = 1
	op_width = 6
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp4.core_instance4> in unit <xlcounter_free_c09f12_01.12>.
Entity <xlcounter_free_c09f12_01.12> analyzed. Unit <xlcounter_free_c09f12_01.12> generated.

Analyzing Entity <mux_c9cee7d6bf> in library <work> (Architecture <behavior>).
Entity <mux_c9cee7d6bf> analyzed. Unit <mux_c9cee7d6bf> generated.

Analyzing Entity <relational_db6796afe7> in library <work> (Architecture <behavior>).
Entity <relational_db6796afe7> analyzed. Unit <relational_db6796afe7> generated.

Analyzing Entity <fft_wideband_real0_entity_c512b4816a> in library <work> (Architecture <structural>).
Entity <fft_wideband_real0_entity_c512b4816a> analyzed. Unit <fft_wideband_real0_entity_c512b4816a> generated.

Analyzing Entity <del_4x0_pol1_entity_49de411777> in library <work> (Architecture <structural>).
Entity <del_4x0_pol1_entity_49de411777> analyzed. Unit <del_4x0_pol1_entity_49de411777> generated.

Analyzing generic Entity <xlregister.13> in library <work> (Architecture <behavior>).
	d_width = 36
	init_value = "000000000000000000000000000000000000"
Entity <xlregister.13> analyzed. Unit <xlregister.13> generated.

Analyzing generic Entity <synth_reg_w_init.15> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "000000000000000000000000000000000000"
	latency = 1
	width = 36
Entity <synth_reg_w_init.15> analyzed. Unit <synth_reg_w_init.15> generated.

Analyzing generic Entity <single_reg_w_init.15> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "000000000000000000000000000000000000"
	width = 36
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.15> analyzed. Unit <single_reg_w_init.15> generated.

Analyzing Entity <fft_biplex_real_4x0_entity_d1b89c22a9> in library <work> (Architecture <structural>).
Entity <fft_biplex_real_4x0_entity_d1b89c22a9> analyzed. Unit <fft_biplex_real_4x0_entity_d1b89c22a9> generated.

Analyzing Entity <bi_real_unscr_4x_entity_3b8b394f08> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 72145: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 72145: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 72145: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <bi_real_unscr_4x_entity_3b8b394f08> analyzed. Unit <bi_real_unscr_4x_entity_3b8b394f08> generated.

Analyzing Entity <constant_7b07120b87> in library <work> (Architecture <behavior>).
Entity <constant_7b07120b87> analyzed. Unit <constant_7b07120b87> generated.

Analyzing Entity <constant_7244cd602b> in library <work> (Architecture <behavior>).
Entity <constant_7244cd602b> analyzed. Unit <constant_7244cd602b> generated.

Analyzing generic Entity <xlcounter_free_c09f12_01.8> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_aeada998ec385fcd"
	op_arith = 1
	op_width = 7
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp5.core_instance5> in unit <xlcounter_free_c09f12_01.8>.
Entity <xlcounter_free_c09f12_01.8> analyzed. Unit <xlcounter_free_c09f12_01.8> generated.

Analyzing generic Entity <xldelay.30> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 36
Entity <xldelay.30> analyzed. Unit <xldelay.30> generated.

Analyzing generic Entity <synth_reg.33> in library <work> (Architecture <structural>).
	latency = 1
	width = 36
Entity <synth_reg.33> analyzed. Unit <synth_reg.33> generated.

Analyzing generic Entity <srl17e.33> in library <work> (Architecture <structural>).
	latency = 1
	width = 36
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.33> analyzed. Unit <srl17e.33> generated.

Analyzing Entity <delay_bram0_entity_132f1fc19a> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 69287: Unconnected input port 'up' of component 'xlcounter_limit_c09f12_01' is tied to default value.
Entity <delay_bram0_entity_132f1fc19a> analyzed. Unit <delay_bram0_entity_132f1fc19a> generated.

Analyzing generic Entity <xlcounter_limit_c09f12_01.5> in library <work> (Architecture <behavior>).
	cnt_15_0 = 60
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_50ef766046ea9bf4"
	count_limited = 1
	op_arith = 1
	op_width = 6
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlcounter_limit_c09f12_01.5>.
Entity <xlcounter_limit_c09f12_01.5> analyzed. Unit <xlcounter_limit_c09f12_01.5> generated.

Analyzing generic Entity <xlspram_c09f12_01.5> in library <work> (Architecture <behavior>).
	c_address_width = 6
	c_width = 36
	core_name0 = "bmg_72_47e00fa602868a13"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlspram_c09f12_01.5>.
Entity <xlspram_c09f12_01.5> analyzed. Unit <xlspram_c09f12_01.5> generated.

Analyzing Entity <hilbert_dsp48e0_entity_06dac88fd7> in library <work> (Architecture <structural>).
Entity <hilbert_dsp48e0_entity_06dac88fd7> analyzed. Unit <hilbert_dsp48e0_entity_06dac88fd7> generated.

Analyzing Entity <c_to_ri0_entity_ac3e6eb705> in library <work> (Architecture <structural>).
Entity <c_to_ri0_entity_ac3e6eb705> analyzed. Unit <c_to_ri0_entity_ac3e6eb705> generated.

Analyzing Entity <reinterpret_9a0fa0f632> in library <work> (Architecture <behavior>).
Entity <reinterpret_9a0fa0f632> analyzed. Unit <reinterpret_9a0fa0f632> generated.

Analyzing generic Entity <xlslice.120> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 17
	x_width = 36
	y_width = 18
Entity <xlslice.120> analyzed. Unit <xlslice.120> generated.

Analyzing generic Entity <xlslice.121> in library <work> (Architecture <behavior>).
	new_lsb = 18
	new_msb = 35
	x_width = 36
	y_width = 18
Entity <xlslice.121> analyzed. Unit <xlslice.121> generated.

Analyzing Entity <cadd_entity_af6191b102> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 69546: Unconnected output port 'acout' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 69546: Unconnected output port 'bcout' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 69546: Unconnected output port 'carrycascout' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 69546: Unconnected output port 'carryout' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 69546: Unconnected output port 'multsignout' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 69546: Unconnected output port 'overflow' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 69546: Unconnected output port 'patternbdetect' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 69546: Unconnected output port 'patterndetect' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 69546: Unconnected output port 'pcout' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 69546: Unconnected output port 'underflow' of component 'xldsp48e'.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 69546: Unconnected input port 'acin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 69546: Unconnected input port 'bcin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 69546: Unconnected input port 'carrycascin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 69546: Unconnected input port 'multsignin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 69546: Unconnected input port 'pcin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 69546: Unconnected input port 'op' of component 'xldsp48e' is tied to default value.
Entity <cadd_entity_af6191b102> analyzed. Unit <cadd_entity_af6191b102> generated.

Analyzing Entity <constant_4c449dd556> in library <work> (Architecture <behavior>).
Entity <constant_4c449dd556> analyzed. Unit <constant_4c449dd556> generated.

Analyzing Entity <constant_822933f89b> in library <work> (Architecture <behavior>).
Entity <constant_822933f89b> analyzed. Unit <constant_822933f89b> generated.

Analyzing generic Entity <xlconvert.43> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 22
	din_width = 24
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 19
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.43> analyzed. Unit <xlconvert.43> generated.

Analyzing generic Entity <convert_func_call.42> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 22
	din_width = 24
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 19
	overflow = 1
	quantization = 1
Entity <convert_func_call.42> analyzed. Unit <convert_func_call.42> generated.

Analyzing Entity <concat_b57c4be2de> in library <work> (Architecture <behavior>).
Entity <concat_b57c4be2de> analyzed. Unit <concat_b57c4be2de> generated.

Analyzing generic Entity <xldsp48e> in library <work> (Architecture <behavior>).
	a_input = "DIRECT"
	acascreg = 1
	alumodereg = 1
	areg = 1
	autoreset_pattern_detect = false
	autoreset_pattern_detect_optinv = "MATCH"
	b_input = "DIRECT"
	bcascreg = 1
	breg = 1
	carryinreg = 1
	carryinselreg = 1
	carryout_width = 4
	creg = 1
	mask = "001111111111111111111111111111111111111111111111"
	mreg = 1
	multcarryinreg = 1
	opmodereg = 1
	pattern = "000000000000000000000000000000000000000000000000"
	preg = 1
	sel_mask = "MASK"
	sel_pattern = "PATTERN"
	sel_rounding_mask = "SEL_MASK"
	use_c_port = 1
	use_mult = "MULT_S"
	use_op = 0
	use_pattern_detect = "NO_PATDET"
	use_simd = "TWO24"
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 51520: Instantiating black box module <DSP48E>.
    Set user-defined property "ACASCREG =  1" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "ALUMODEREG =  1" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "AREG =  1" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "AUTORESET_PATTERN_DETECT =  FALSE" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "AUTORESET_PATTERN_DETECT_OPTINV =  MATCH" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "A_INPUT =  DIRECT" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "BCASCREG =  1" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "BREG =  1" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "B_INPUT =  DIRECT" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "CARRYINREG =  1" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "CARRYINSELREG =  1" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "CREG =  1" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "MASK =  3FFFFFFFFFFF" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "MREG =  1" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "MULTCARRYINREG =  1" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "OPMODEREG =  1" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "PATTERN =  000000000000" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "PREG =  1" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "SEL_MASK =  MASK" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "SEL_PATTERN =  PATTERN" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "SEL_ROUNDING_MASK =  SEL_MASK" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "USE_MULT =  MULT_S" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "USE_PATTERN_DETECT =  NO_PATDET" for instance <dsp48e_inst> in unit <xldsp48e>.
    Set user-defined property "USE_SIMD =  TWO24" for instance <dsp48e_inst> in unit <xldsp48e>.
Entity <xldsp48e> analyzed. Unit <xldsp48e> generated.

Analyzing generic Entity <generatePowerEfficientEnable> in library <work> (Architecture <structural>).
	use_reg = 1
Entity <generatePowerEfficientEnable> analyzed. Unit <generatePowerEfficientEnable> generated.

Analyzing Entity <constant_270746ab47> in library <work> (Architecture <behavior>).
Entity <constant_270746ab47> analyzed. Unit <constant_270746ab47> generated.

Analyzing generic Entity <xlconvert.44> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 22
	dout_width = 24
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.44> analyzed. Unit <xlconvert.44> generated.

Analyzing generic Entity <convert_func_call.43> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 22
	dout_width = 24
	overflow = 1
	quantization = 1
Entity <convert_func_call.43> analyzed. Unit <convert_func_call.43> generated.

Analyzing Entity <reinterpret_3fb4604c01> in library <work> (Architecture <behavior>).
Entity <reinterpret_3fb4604c01> analyzed. Unit <reinterpret_3fb4604c01> generated.

Analyzing Entity <reinterpret_4bf1ad328a> in library <work> (Architecture <behavior>).
Entity <reinterpret_4bf1ad328a> analyzed. Unit <reinterpret_4bf1ad328a> generated.

Analyzing Entity <reinterpret_eb03bc3377> in library <work> (Architecture <behavior>).
Entity <reinterpret_eb03bc3377> analyzed. Unit <reinterpret_eb03bc3377> generated.

Analyzing Entity <reinterpret_7ea107432a> in library <work> (Architecture <behavior>).
Entity <reinterpret_7ea107432a> analyzed. Unit <reinterpret_7ea107432a> generated.

Analyzing generic Entity <xlslice.188> in library <work> (Architecture <behavior>).
	new_lsb = 18
	new_msb = 47
	x_width = 48
	y_width = 30
Entity <xlslice.188> analyzed. Unit <xlslice.188> generated.

Analyzing generic Entity <xlslice.189> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 17
	x_width = 48
	y_width = 18
Entity <xlslice.189> analyzed. Unit <xlslice.189> generated.

Analyzing generic Entity <xlslice.190> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 23
	x_width = 48
	y_width = 24
Entity <xlslice.190> analyzed. Unit <xlslice.190> generated.

Analyzing generic Entity <xlslice.191> in library <work> (Architecture <behavior>).
	new_lsb = 24
	new_msb = 47
	x_width = 48
	y_width = 24
Entity <xlslice.191> analyzed. Unit <xlslice.191> generated.

Analyzing generic Entity <xlconvert_pipeline.8> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 18
	din_width = 19
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 2
	overflow = 1
	quantization = 3
Entity <xlconvert_pipeline.8> analyzed. Unit <xlconvert_pipeline.8> generated.

Analyzing generic Entity <convert_pipeline.8> in library <work> (Architecture <behavior>).
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 2
	new_arith = 2
	new_bin_pt = 17
	new_width = 18
	old_arith = 2
	old_bin_pt = 18
	old_width = 19
	overflow = 1
	quantization = 3
Entity <convert_pipeline.8> analyzed. Unit <convert_pipeline.8> generated.

Analyzing generic Entity <synth_reg.46> in library <work> (Architecture <structural>).
	latency = 1
	width = 20
Entity <synth_reg.46> analyzed. Unit <synth_reg.46> generated.

Analyzing generic Entity <srl17e.46> in library <work> (Architecture <structural>).
	latency = 1
	width = 20
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.46> analyzed. Unit <srl17e.46> generated.

Analyzing generic Entity <synth_reg.21> in library <work> (Architecture <structural>).
	latency = 1
	width = 18
Entity <synth_reg.21> analyzed. Unit <synth_reg.21> generated.

Analyzing generic Entity <srl17e.21> in library <work> (Architecture <structural>).
	latency = 1
	width = 18
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.21> analyzed. Unit <srl17e.21> generated.

Analyzing Entity <csub_entity_c8fe90de98> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 69983: Unconnected output port 'acout' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 69983: Unconnected output port 'bcout' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 69983: Unconnected output port 'carrycascout' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 69983: Unconnected output port 'carryout' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 69983: Unconnected output port 'multsignout' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 69983: Unconnected output port 'overflow' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 69983: Unconnected output port 'patternbdetect' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 69983: Unconnected output port 'patterndetect' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 69983: Unconnected output port 'pcout' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 69983: Unconnected output port 'underflow' of component 'xldsp48e'.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 69983: Unconnected input port 'acin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 69983: Unconnected input port 'bcin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 69983: Unconnected input port 'carrycascin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 69983: Unconnected input port 'multsignin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 69983: Unconnected input port 'pcin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 69983: Unconnected input port 'op' of component 'xldsp48e' is tied to default value.
Entity <csub_entity_c8fe90de98> analyzed. Unit <csub_entity_c8fe90de98> generated.

Analyzing Entity <constant_8038205d89> in library <work> (Architecture <behavior>).
Entity <constant_8038205d89> analyzed. Unit <constant_8038205d89> generated.

Analyzing Entity <scale_9f61027ba4> in library <work> (Architecture <behavior>).
Entity <scale_9f61027ba4> analyzed. Unit <scale_9f61027ba4> generated.

Analyzing Entity <mirror_spectrum_entity_42d1e77f31> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 70732: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 70732: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 70732: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <mirror_spectrum_entity_42d1e77f31> analyzed. Unit <mirror_spectrum_entity_42d1e77f31> generated.

Analyzing generic Entity <xldelay.13> in library <work> (Architecture <behavior>).
	latency = 3
	reg_retiming = 0
	reset = 0
	width = 1
Entity <xldelay.13> analyzed. Unit <xldelay.13> generated.

Analyzing generic Entity <synth_reg.13> in library <work> (Architecture <structural>).
	latency = 3
	width = 1
Entity <synth_reg.13> analyzed. Unit <synth_reg.13> generated.

Analyzing generic Entity <srl17e.13> in library <work> (Architecture <structural>).
	latency = 3
	width = 1
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.13> analyzed. Unit <srl17e.13> generated.

Analyzing generic Entity <xldelay.25> in library <work> (Architecture <behavior>).
	latency = 2
	reg_retiming = 0
	reset = 0
	width = 1
Entity <xldelay.25> analyzed. Unit <xldelay.25> generated.

Analyzing generic Entity <synth_reg.26> in library <work> (Architecture <structural>).
	latency = 2
	width = 1
Entity <synth_reg.26> analyzed. Unit <synth_reg.26> generated.

Analyzing generic Entity <srl17e.26> in library <work> (Architecture <structural>).
	latency = 2
	width = 1
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.26> analyzed. Unit <srl17e.26> generated.

Analyzing generic Entity <xldelay.39> in library <work> (Architecture <behavior>).
	latency = 4
	reg_retiming = 0
	reset = 0
	width = 36
Entity <xldelay.39> analyzed. Unit <xldelay.39> generated.

Analyzing generic Entity <synth_reg.44> in library <work> (Architecture <structural>).
	latency = 4
	width = 36
Entity <synth_reg.44> analyzed. Unit <synth_reg.44> generated.

Analyzing generic Entity <srl17e.44> in library <work> (Architecture <structural>).
	latency = 4
	width = 36
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.44> analyzed. Unit <srl17e.44> generated.

Analyzing generic Entity <xldelay.40> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 18
Entity <xldelay.40> analyzed. Unit <xldelay.40> generated.

Analyzing Entity <negate_06f4d445bc> in library <work> (Architecture <behavior>).
Entity <negate_06f4d445bc> analyzed. Unit <negate_06f4d445bc> generated.

Analyzing Entity <relational_cd73dde7d1> in library <work> (Architecture <behavior>).
Entity <relational_cd73dde7d1> analyzed. Unit <relational_cd73dde7d1> generated.

Analyzing Entity <ri_to_c0_entity_e8c0051634> in library <work> (Architecture <structural>).
Entity <ri_to_c0_entity_e8c0051634> analyzed. Unit <ri_to_c0_entity_e8c0051634> generated.

Analyzing Entity <concat_b198bd62b0> in library <work> (Architecture <behavior>).
Entity <concat_b198bd62b0> analyzed. Unit <concat_b198bd62b0> generated.

Analyzing Entity <reinterpret_9306b5127f> in library <work> (Architecture <behavior>).
Entity <reinterpret_9306b5127f> analyzed. Unit <reinterpret_9306b5127f> generated.

Analyzing Entity <reinterpret_580feec131> in library <work> (Architecture <behavior>).
Entity <reinterpret_580feec131> analyzed. Unit <reinterpret_580feec131> generated.

Analyzing Entity <mux_fca786f2ff> in library <work> (Architecture <behavior>).
Entity <mux_fca786f2ff> analyzed. Unit <mux_fca786f2ff> generated.

Analyzing Entity <relational_9a3978c602> in library <work> (Architecture <behavior>).
Entity <relational_9a3978c602> analyzed. Unit <relational_9a3978c602> generated.

Analyzing Entity <reorder_even_entity_358a71e958> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 71233: Unconnected input port 'up' of component 'xlcounter_limit_c09f12_01' is tied to default value.
Entity <reorder_even_entity_358a71e958> analyzed. Unit <reorder_even_entity_358a71e958> generated.

Analyzing generic Entity <xlspram_c09f12_01.6> in library <work> (Architecture <behavior>).
	c_address_width = 6
	c_width = 36
	core_name0 = "bmg_72_1853928182002eb1"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlspram_c09f12_01.6>.
Entity <xlspram_c09f12_01.6> analyzed. Unit <xlspram_c09f12_01.6> generated.

Analyzing generic Entity <xlcounter_limit_c09f12_01.6> in library <work> (Architecture <behavior>).
	cnt_15_0 = 127
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_aeada998ec385fcd"
	count_limited = 0
	op_arith = 1
	op_width = 7
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlcounter_limit_c09f12_01.6>.
Entity <xlcounter_limit_c09f12_01.6> analyzed. Unit <xlcounter_limit_c09f12_01.6> generated.

Analyzing Entity <delay_0abb1eedfd> in library <work> (Architecture <behavior>).
Entity <delay_0abb1eedfd> analyzed. Unit <delay_0abb1eedfd> generated.

Analyzing Entity <delay_21355083c1> in library <work> (Architecture <behavior>).
Entity <delay_21355083c1> analyzed. Unit <delay_21355083c1> generated.

Analyzing generic Entity <xlsprom_dist_c09f12_01.2> in library <work> (Architecture <behavior>).
	addr_width = 6
	c_address_width = 6
	c_width = 6
	core_name0 = "dmg_72_9ddb0dccfe86828e"
	latency = 0
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlsprom_dist_c09f12_01.2>.
Entity <xlsprom_dist_c09f12_01.2> analyzed. Unit <xlsprom_dist_c09f12_01.2> generated.

Analyzing Entity <mux_6f25c73c33> in library <work> (Architecture <behavior>).
Entity <mux_6f25c73c33> analyzed. Unit <mux_6f25c73c33> generated.

Analyzing generic Entity <xlslice.177> in library <work> (Architecture <behavior>).
	new_lsb = 6
	new_msb = 6
	x_width = 7
	y_width = 1
Entity <xlslice.177> analyzed. Unit <xlslice.177> generated.

Analyzing generic Entity <xlslice.178> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 5
	x_width = 7
	y_width = 6
Entity <xlslice.178> analyzed. Unit <xlslice.178> generated.

Analyzing Entity <sync_delay_en_entity_71ca922226> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 71097: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <sync_delay_en_entity_71ca922226> analyzed. Unit <sync_delay_en_entity_71ca922226> generated.

Analyzing Entity <constant_180df391de> in library <work> (Architecture <behavior>).
Entity <constant_180df391de> analyzed. Unit <constant_180df391de> generated.

Analyzing generic Entity <xlcounter_free_c09f12_01.28> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_3ad9dc21603f5ae0"
	op_arith = 1
	op_width = 7
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp6.core_instance6> in unit <xlcounter_free_c09f12_01.28>.
Entity <xlcounter_free_c09f12_01.28> analyzed. Unit <xlcounter_free_c09f12_01.28> generated.

Analyzing Entity <mux_1bef4ba0e4> in library <work> (Architecture <behavior>).
Entity <mux_1bef4ba0e4> analyzed. Unit <mux_1bef4ba0e4> generated.

Analyzing Entity <relational_23065a6aa3> in library <work> (Architecture <behavior>).
Entity <relational_23065a6aa3> analyzed. Unit <relational_23065a6aa3> generated.

Analyzing Entity <reorder_odd_entity_b977752d33> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 71476: Unconnected input port 'up' of component 'xlcounter_limit_c09f12_01' is tied to default value.
Entity <reorder_odd_entity_b977752d33> analyzed. Unit <reorder_odd_entity_b977752d33> generated.

Analyzing generic Entity <xlsprom_dist_c09f12_01.3> in library <work> (Architecture <behavior>).
	addr_width = 6
	c_address_width = 6
	c_width = 6
	core_name0 = "dmg_72_60b1d930b1392bee"
	latency = 0
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlsprom_dist_c09f12_01.3>.
Entity <xlsprom_dist_c09f12_01.3> analyzed. Unit <xlsprom_dist_c09f12_01.3> generated.

Analyzing Entity <reorder_out_entity_bd82154bca> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 71743: Unconnected input port 'up' of component 'xlcounter_limit_c09f12_01' is tied to default value.
Entity <reorder_out_entity_bd82154bca> analyzed. Unit <reorder_out_entity_bd82154bca> generated.

Analyzing generic Entity <xlsprom_dist_c09f12_01.4> in library <work> (Architecture <behavior>).
	addr_width = 6
	c_address_width = 6
	c_width = 6
	core_name0 = "dmg_72_8cacf5ca230175f7"
	latency = 0
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlsprom_dist_c09f12_01.4>.
Entity <xlsprom_dist_c09f12_01.4> analyzed. Unit <xlsprom_dist_c09f12_01.4> generated.

Analyzing Entity <sync_delay_ctr_entity_c266c51a66> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 71989: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <sync_delay_ctr_entity_c266c51a66> analyzed. Unit <sync_delay_ctr_entity_c266c51a66> generated.

Analyzing Entity <constant_09b32c3b22> in library <work> (Architecture <behavior>).
Entity <constant_09b32c3b22> analyzed. Unit <constant_09b32c3b22> generated.

Analyzing Entity <biplex_core_entity_ce6e11ad41> in library <work> (Architecture <structural>).
Entity <biplex_core_entity_ce6e11ad41> analyzed. Unit <biplex_core_entity_ce6e11ad41> generated.

Analyzing Entity <fft_stage_1_entity_7a0acaf727> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 74140: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 74140: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 74140: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <fft_stage_1_entity_7a0acaf727> analyzed. Unit <fft_stage_1_entity_7a0acaf727> generated.

Analyzing Entity <butterfly_direct_entity_669af7fe17> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_669af7fe17> analyzed. Unit <butterfly_direct_entity_669af7fe17> generated.

Analyzing Entity <cadd_entity_517d36a131> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 72661: Unconnected output port 'acout' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 72661: Unconnected output port 'bcout' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 72661: Unconnected output port 'carrycascout' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 72661: Unconnected output port 'carryout' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 72661: Unconnected output port 'multsignout' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 72661: Unconnected output port 'overflow' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 72661: Unconnected output port 'patternbdetect' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 72661: Unconnected output port 'patterndetect' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 72661: Unconnected output port 'pcout' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 72661: Unconnected output port 'underflow' of component 'xldsp48e'.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 72661: Unconnected input port 'acin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 72661: Unconnected input port 'bcin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 72661: Unconnected input port 'carrycascin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 72661: Unconnected input port 'multsignin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 72661: Unconnected input port 'pcin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 72661: Unconnected input port 'op' of component 'xldsp48e' is tied to default value.
Entity <cadd_entity_517d36a131> analyzed. Unit <cadd_entity_517d36a131> generated.

Analyzing generic Entity <xlconvert.45> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 21
	din_width = 24
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 19
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.45> analyzed. Unit <xlconvert.45> generated.

Analyzing generic Entity <convert_func_call.44> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 21
	din_width = 24
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 19
	overflow = 1
	quantization = 1
Entity <convert_func_call.44> analyzed. Unit <convert_func_call.44> generated.

Analyzing generic Entity <xlconvert.46> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 21
	dout_width = 24
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.46> analyzed. Unit <xlconvert.46> generated.

Analyzing generic Entity <convert_func_call.45> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 21
	dout_width = 24
	overflow = 1
	quantization = 1
Entity <convert_func_call.45> analyzed. Unit <convert_func_call.45> generated.

Analyzing Entity <convert_of0_entity_269fb2de1a> in library <work> (Architecture <structural>).
Entity <convert_of0_entity_269fb2de1a> analyzed. Unit <convert_of0_entity_269fb2de1a> generated.

Analyzing Entity <logical_89dc141487> in library <work> (Architecture <behavior>).
Entity <logical_89dc141487> analyzed. Unit <logical_89dc141487> generated.

Analyzing Entity <convert_entity_70860c9991> in library <work> (Architecture <structural>).
Entity <convert_entity_70860c9991> analyzed. Unit <convert_entity_70860c9991> generated.

Analyzing Entity <addsub_8ea27c0b26> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_8ea27c0b26> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_8ea27c0b26> analyzed. Unit <addsub_8ea27c0b26> generated.

Analyzing Entity <constant_4709ea49b5> in library <work> (Architecture <behavior>).
Entity <constant_4709ea49b5> analyzed. Unit <constant_4709ea49b5> generated.

Analyzing generic Entity <xlslice.199> in library <work> (Architecture <behavior>).
	new_lsb = 1
	new_msb = 1
	x_width = 20
	y_width = 1
Entity <xlslice.199> analyzed. Unit <xlslice.199> generated.

Analyzing Entity <concat_c615d93998> in library <work> (Architecture <behavior>).
Entity <concat_c615d93998> analyzed. Unit <concat_c615d93998> generated.

Analyzing Entity <reinterpret_d357e69fa3> in library <work> (Architecture <behavior>).
Entity <reinterpret_d357e69fa3> analyzed. Unit <reinterpret_d357e69fa3> generated.

Analyzing Entity <reinterpret_d2180c9169> in library <work> (Architecture <behavior>).
Entity <reinterpret_d2180c9169> analyzed. Unit <reinterpret_d2180c9169> generated.

Analyzing Entity <reinterpret_4a8cbc85ce> in library <work> (Architecture <behavior>).
Entity <reinterpret_4a8cbc85ce> analyzed. Unit <reinterpret_4a8cbc85ce> generated.

Analyzing Entity <logical_938d99ac11> in library <work> (Architecture <behavior>).
Entity <logical_938d99ac11> analyzed. Unit <logical_938d99ac11> generated.

Analyzing generic Entity <xlslice.197> in library <work> (Architecture <behavior>).
	new_lsb = 19
	new_msb = 19
	x_width = 20
	y_width = 1
Entity <xlslice.197> analyzed. Unit <xlslice.197> generated.

Analyzing generic Entity <xlslice.198> in library <work> (Architecture <behavior>).
	new_lsb = 18
	new_msb = 18
	x_width = 20
	y_width = 1
Entity <xlslice.198> analyzed. Unit <xlslice.198> generated.

Analyzing Entity <csub_entity_2ad7cf465d> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 73336: Unconnected output port 'acout' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 73336: Unconnected output port 'bcout' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 73336: Unconnected output port 'carrycascout' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 73336: Unconnected output port 'carryout' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 73336: Unconnected output port 'multsignout' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 73336: Unconnected output port 'overflow' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 73336: Unconnected output port 'patternbdetect' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 73336: Unconnected output port 'patterndetect' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 73336: Unconnected output port 'pcout' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 73336: Unconnected output port 'underflow' of component 'xldsp48e'.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 73336: Unconnected input port 'acin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 73336: Unconnected input port 'bcin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 73336: Unconnected input port 'carrycascin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 73336: Unconnected input port 'multsignin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 73336: Unconnected input port 'pcin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 73336: Unconnected input port 'op' of component 'xldsp48e' is tied to default value.
Entity <csub_entity_2ad7cf465d> analyzed. Unit <csub_entity_2ad7cf465d> generated.

Analyzing Entity <mux_28159dbdb9> in library <work> (Architecture <behavior>).
Entity <mux_28159dbdb9> analyzed. Unit <mux_28159dbdb9> generated.

Analyzing Entity <delay_aab7b18c27> in library <work> (Architecture <behavior>).
Entity <delay_aab7b18c27> analyzed. Unit <delay_aab7b18c27> generated.

Analyzing Entity <twiddle_pass_through_entity_1612d5478f> in library <work> (Architecture <structural>).
Entity <twiddle_pass_through_entity_1612d5478f> analyzed. Unit <twiddle_pass_through_entity_1612d5478f> generated.

Analyzing Entity <sync_delay_entity_fd333a7782> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 74009: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <sync_delay_entity_fd333a7782> analyzed. Unit <sync_delay_entity_fd333a7782> generated.

Analyzing Entity <fft_stage_2_entity_3adc821d91> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 75032: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 75032: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 75032: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <fft_stage_2_entity_3adc821d91> analyzed. Unit <fft_stage_2_entity_3adc821d91> generated.

Analyzing Entity <butterfly_direct_entity_57b07e077f> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_57b07e077f> analyzed. Unit <butterfly_direct_entity_57b07e077f> generated.

Analyzing Entity <twiddle_stage_2_entity_30c73c209f> in library <work> (Architecture <structural>).
Entity <twiddle_stage_2_entity_30c73c209f> analyzed. Unit <twiddle_stage_2_entity_30c73c209f> generated.

Analyzing generic Entity <xlconvert_pipeline.10> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 19
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 2
	overflow = 2
	quantization = 1
Entity <xlconvert_pipeline.10> analyzed. Unit <xlconvert_pipeline.10> generated.

Analyzing generic Entity <convert_pipeline.10> in library <work> (Architecture <behavior>).
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 2
	new_arith = 2
	new_bin_pt = 17
	new_width = 18
	old_arith = 2
	old_bin_pt = 17
	old_width = 19
	overflow = 2
	quantization = 1
Entity <convert_pipeline.10> analyzed. Unit <convert_pipeline.10> generated.

Analyzing generic Entity <synth_reg.50> in library <work> (Architecture <structural>).
	latency = 1
	width = 21
Entity <synth_reg.50> analyzed. Unit <synth_reg.50> generated.

Analyzing generic Entity <srl17e.50> in library <work> (Architecture <structural>).
	latency = 1
	width = 21
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.50> analyzed. Unit <srl17e.50> generated.

Analyzing Entity <counter_7888581f80> in library <work> (Architecture <behavior>).
Entity <counter_7888581f80> analyzed. Unit <counter_7888581f80> generated.

Analyzing Entity <delay_fa2be75f6e> in library <work> (Architecture <behavior>).
Entity <delay_fa2be75f6e> analyzed. Unit <delay_fa2be75f6e> generated.

Analyzing Entity <delay_5b3ce5f2ae> in library <work> (Architecture <behavior>).
Entity <delay_5b3ce5f2ae> analyzed. Unit <delay_5b3ce5f2ae> generated.

Analyzing Entity <delay_4217913c13> in library <work> (Architecture <behavior>).
Entity <delay_4217913c13> analyzed. Unit <delay_4217913c13> generated.

Analyzing Entity <delay_328e8ebbb5> in library <work> (Architecture <behavior>).
Entity <delay_328e8ebbb5> analyzed. Unit <delay_328e8ebbb5> generated.

Analyzing Entity <delay_fa260f7d22> in library <work> (Architecture <behavior>).
Entity <delay_fa260f7d22> analyzed. Unit <delay_fa260f7d22> generated.

Analyzing Entity <mux_30e9ca90db> in library <work> (Architecture <behavior>).
Entity <mux_30e9ca90db> analyzed. Unit <mux_30e9ca90db> generated.

Analyzing Entity <mux_181e58d842> in library <work> (Architecture <behavior>).
Entity <mux_181e58d842> analyzed. Unit <mux_181e58d842> generated.

Analyzing Entity <negate_293ec41b50> in library <work> (Architecture <behavior>).
Entity <negate_293ec41b50> analyzed. Unit <negate_293ec41b50> generated.

Analyzing Entity <delay_b_entity_654034e28e> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 74795: Unconnected input port 'up' of component 'xlcounter_limit_c09f12_01' is tied to default value.
Entity <delay_b_entity_654034e28e> analyzed. Unit <delay_b_entity_654034e28e> generated.

Analyzing generic Entity <xlcounter_limit_c09f12_01.7> in library <work> (Architecture <behavior>).
	cnt_15_0 = 28
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_f2301c6681846b15"
	count_limited = 1
	op_arith = 1
	op_width = 5
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlcounter_limit_c09f12_01.7>.
Entity <xlcounter_limit_c09f12_01.7> analyzed. Unit <xlcounter_limit_c09f12_01.7> generated.

Analyzing generic Entity <xlspram_c09f12_01.7> in library <work> (Architecture <behavior>).
	c_address_width = 5
	c_width = 36
	core_name0 = "bmg_72_a6ba22940df932c0"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlspram_c09f12_01.7>.
Entity <xlspram_c09f12_01.7> analyzed. Unit <xlspram_c09f12_01.7> generated.

Analyzing generic Entity <xlslice.179> in library <work> (Architecture <behavior>).
	new_lsb = 1
	new_msb = 1
	x_width = 10
	y_width = 1
Entity <xlslice.179> analyzed. Unit <xlslice.179> generated.

Analyzing generic Entity <xlslice.180> in library <work> (Architecture <behavior>).
	new_lsb = 5
	new_msb = 5
	x_width = 6
	y_width = 1
Entity <xlslice.180> analyzed. Unit <xlslice.180> generated.

Analyzing Entity <sync_delay_entity_2f938a0c67> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 74901: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <sync_delay_entity_2f938a0c67> analyzed. Unit <sync_delay_entity_2f938a0c67> generated.

Analyzing Entity <constant_7ea0f2fff7> in library <work> (Architecture <behavior>).
Entity <constant_7ea0f2fff7> analyzed. Unit <constant_7ea0f2fff7> generated.

Analyzing Entity <constant_961b61f8a1> in library <work> (Architecture <behavior>).
Entity <constant_961b61f8a1> analyzed. Unit <constant_961b61f8a1> generated.

Analyzing Entity <constant_a267c870be> in library <work> (Architecture <behavior>).
Entity <constant_a267c870be> analyzed. Unit <constant_a267c870be> generated.

Analyzing generic Entity <xlcounter_free_c09f12_01.32> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_c0e9491a3fe88c1d"
	op_arith = 1
	op_width = 6
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp7.core_instance7> in unit <xlcounter_free_c09f12_01.32>.
Entity <xlcounter_free_c09f12_01.32> analyzed. Unit <xlcounter_free_c09f12_01.32> generated.

Analyzing Entity <relational_931d61fb72> in library <work> (Architecture <behavior>).
Entity <relational_931d61fb72> analyzed. Unit <relational_931d61fb72> generated.

Analyzing Entity <relational_fe487ce1c7> in library <work> (Architecture <behavior>).
Entity <relational_fe487ce1c7> analyzed. Unit <relational_fe487ce1c7> generated.

Analyzing Entity <fft_stage_3_entity_aa15e84fae> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 77312: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 77312: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 77312: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <fft_stage_3_entity_aa15e84fae> analyzed. Unit <fft_stage_3_entity_aa15e84fae> generated.

Analyzing Entity <butterfly_direct_entity_5c830c1bfc> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_5c830c1bfc> analyzed. Unit <butterfly_direct_entity_5c830c1bfc> generated.

Analyzing Entity <cadd_entity_bd220e7516> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 75295: Unconnected output port 'acout' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 75295: Unconnected output port 'bcout' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 75295: Unconnected output port 'carrycascout' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 75295: Unconnected output port 'carryout' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 75295: Unconnected output port 'multsignout' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 75295: Unconnected output port 'overflow' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 75295: Unconnected output port 'patternbdetect' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 75295: Unconnected output port 'patterndetect' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 75295: Unconnected output port 'pcout' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 75295: Unconnected output port 'underflow' of component 'xldsp48e'.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 75295: Unconnected input port 'acin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 75295: Unconnected input port 'bcin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 75295: Unconnected input port 'carrycascin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 75295: Unconnected input port 'multsignin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 75295: Unconnected input port 'pcin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 75295: Unconnected input port 'op' of component 'xldsp48e' is tied to default value.
Entity <cadd_entity_bd220e7516> analyzed. Unit <cadd_entity_bd220e7516> generated.

Analyzing generic Entity <xlconvert.40> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 19
	din_width = 24
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 23
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.40> analyzed. Unit <xlconvert.40> generated.

Analyzing generic Entity <convert_func_call.39> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 19
	din_width = 24
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 23
	overflow = 1
	quantization = 1
Entity <convert_func_call.39> analyzed. Unit <convert_func_call.39> generated.

Analyzing generic Entity <xlconvert.41> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 24
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.41> analyzed. Unit <xlconvert.41> generated.

Analyzing generic Entity <convert_func_call.40> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 24
	overflow = 1
	quantization = 1
Entity <convert_func_call.40> analyzed. Unit <convert_func_call.40> generated.

Analyzing generic Entity <xlconvert.42> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 19
	din_width = 22
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 24
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.42> analyzed. Unit <xlconvert.42> generated.

Analyzing generic Entity <convert_func_call.41> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 19
	din_width = 22
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 24
	overflow = 1
	quantization = 1
Entity <convert_func_call.41> analyzed. Unit <convert_func_call.41> generated.

Analyzing Entity <convert_of0_entity_6501bdd0bd> in library <work> (Architecture <structural>).
Entity <convert_of0_entity_6501bdd0bd> analyzed. Unit <convert_of0_entity_6501bdd0bd> generated.

Analyzing Entity <logical_f5b5b4645f> in library <work> (Architecture <behavior>).
Entity <logical_f5b5b4645f> analyzed. Unit <logical_f5b5b4645f> generated.

Analyzing Entity <convert_entity_e184aba7ce> in library <work> (Architecture <structural>).
Entity <convert_entity_e184aba7ce> analyzed. Unit <convert_entity_e184aba7ce> generated.

Analyzing Entity <addsub_580a0b011a> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_580a0b011a> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_580a0b011a> analyzed. Unit <addsub_580a0b011a> generated.

Analyzing Entity <constant_9a2c97cce5> in library <work> (Architecture <behavior>).
Entity <constant_9a2c97cce5> analyzed. Unit <constant_9a2c97cce5> generated.

Analyzing generic Entity <xlslice.195> in library <work> (Architecture <behavior>).
	new_lsb = 3
	new_msb = 3
	x_width = 24
	y_width = 1
Entity <xlslice.195> analyzed. Unit <xlslice.195> generated.

Analyzing Entity <concat_f133931c1f> in library <work> (Architecture <behavior>).
Entity <concat_f133931c1f> analyzed. Unit <concat_f133931c1f> generated.

Analyzing Entity <reinterpret_60ea556961> in library <work> (Architecture <behavior>).
Entity <reinterpret_60ea556961> analyzed. Unit <reinterpret_60ea556961> generated.

Analyzing Entity <reinterpret_299ca43e25> in library <work> (Architecture <behavior>).
Entity <reinterpret_299ca43e25> analyzed. Unit <reinterpret_299ca43e25> generated.

Analyzing generic Entity <xlslice.94> in library <work> (Architecture <behavior>).
	new_lsb = 23
	new_msb = 23
	x_width = 24
	y_width = 1
Entity <xlslice.94> analyzed. Unit <xlslice.94> generated.

Analyzing generic Entity <xlslice.192> in library <work> (Architecture <behavior>).
	new_lsb = 22
	new_msb = 22
	x_width = 24
	y_width = 1
Entity <xlslice.192> analyzed. Unit <xlslice.192> generated.

Analyzing generic Entity <xlslice.193> in library <work> (Architecture <behavior>).
	new_lsb = 21
	new_msb = 21
	x_width = 24
	y_width = 1
Entity <xlslice.193> analyzed. Unit <xlslice.193> generated.

Analyzing generic Entity <xlslice.194> in library <work> (Architecture <behavior>).
	new_lsb = 20
	new_msb = 20
	x_width = 24
	y_width = 1
Entity <xlslice.194> analyzed. Unit <xlslice.194> generated.

Analyzing Entity <csub_entity_394eae4754> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 76020: Unconnected output port 'acout' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 76020: Unconnected output port 'bcout' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 76020: Unconnected output port 'carrycascout' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 76020: Unconnected output port 'carryout' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 76020: Unconnected output port 'multsignout' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 76020: Unconnected output port 'overflow' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 76020: Unconnected output port 'patternbdetect' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 76020: Unconnected output port 'patterndetect' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 76020: Unconnected output port 'pcout' of component 'xldsp48e'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 76020: Unconnected output port 'underflow' of component 'xldsp48e'.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 76020: Unconnected input port 'acin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 76020: Unconnected input port 'bcin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 76020: Unconnected input port 'carrycascin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 76020: Unconnected input port 'multsignin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 76020: Unconnected input port 'pcin' of component 'xldsp48e' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 76020: Unconnected input port 'op' of component 'xldsp48e' is tied to default value.
Entity <csub_entity_394eae4754> analyzed. Unit <csub_entity_394eae4754> generated.

Analyzing Entity <mux_f1f44b96f0> in library <work> (Architecture <behavior>).
Entity <mux_f1f44b96f0> analyzed. Unit <mux_f1f44b96f0> generated.

Analyzing Entity <scale_e5d0b4a1ec> in library <work> (Architecture <behavior>).
Entity <scale_e5d0b4a1ec> analyzed. Unit <scale_e5d0b4a1ec> generated.

Analyzing Entity <twiddle_general_4mult_entity_fb04e7b04a> in library <work> (Architecture <structural>).
Entity <twiddle_general_4mult_entity_fb04e7b04a> analyzed. Unit <twiddle_general_4mult_entity_fb04e7b04a> generated.

Analyzing Entity <addsub_be8c56327e> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_be8c56327e> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_be8c56327e> analyzed. Unit <addsub_be8c56327e> generated.

Analyzing Entity <addsub_eb2273ac28> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_eb2273ac28> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_eb2273ac28> analyzed. Unit <addsub_eb2273ac28> generated.

Analyzing Entity <c_to_ri2_entity_e1b86f6b2f> in library <work> (Architecture <structural>).
Entity <c_to_ri2_entity_e1b86f6b2f> analyzed. Unit <c_to_ri2_entity_e1b86f6b2f> generated.

Analyzing Entity <coeff_gen_entity_1e1eba0bd0> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 76461: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 76461: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 76461: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <coeff_gen_entity_1e1eba0bd0> analyzed. Unit <coeff_gen_entity_1e1eba0bd0> generated.

Analyzing Entity <ri_to_c_entity_2abbfa7cd7> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_2abbfa7cd7> analyzed. Unit <ri_to_c_entity_2abbfa7cd7> generated.

Analyzing generic Entity <xlsprom_dist_c09f12_01.5> in library <work> (Architecture <behavior>).
	addr_width = 2
	c_address_width = 4
	c_width = 18
	core_name0 = "dmg_72_31a1909e3929c7f7"
	latency = 3
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp3.core_instance3> in unit <xlsprom_dist_c09f12_01.5>.
Entity <xlsprom_dist_c09f12_01.5> analyzed. Unit <xlsprom_dist_c09f12_01.5> generated.

Analyzing generic Entity <synth_reg.51> in library <work> (Architecture <structural>).
	latency = 2
	width = 18
Entity <synth_reg.51> analyzed. Unit <synth_reg.51> generated.

Analyzing generic Entity <srl17e.51> in library <work> (Architecture <structural>).
	latency = 2
	width = 18
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.51> analyzed. Unit <srl17e.51> generated.

Analyzing generic Entity <xlsprom_dist_c09f12_01.6> in library <work> (Architecture <behavior>).
	addr_width = 2
	c_address_width = 4
	c_width = 18
	core_name0 = "dmg_72_c09662d4202cd49a"
	latency = 3
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp4.core_instance4> in unit <xlsprom_dist_c09f12_01.6>.
Entity <xlsprom_dist_c09f12_01.6> analyzed. Unit <xlsprom_dist_c09f12_01.6> generated.

Analyzing generic Entity <xlslice.200> in library <work> (Architecture <behavior>).
	new_lsb = 4
	new_msb = 5
	x_width = 6
	y_width = 2
Entity <xlslice.200> analyzed. Unit <xlslice.200> generated.

Analyzing generic Entity <xlconvert_pipeline.9> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 33
	din_width = 37
	dout_arith = 2
	dout_bin_pt = 19
	dout_width = 22
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 2
	overflow = 1
	quantization = 3
Entity <xlconvert_pipeline.9> analyzed. Unit <xlconvert_pipeline.9> generated.

Analyzing generic Entity <convert_pipeline.9> in library <work> (Architecture <behavior>).
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 2
	new_arith = 2
	new_bin_pt = 19
	new_width = 22
	old_arith = 2
	old_bin_pt = 33
	old_width = 37
	overflow = 1
	quantization = 3
Entity <convert_pipeline.9> analyzed. Unit <convert_pipeline.9> generated.

Analyzing generic Entity <synth_reg.48> in library <work> (Architecture <structural>).
	latency = 1
	width = 25
Entity <synth_reg.48> analyzed. Unit <synth_reg.48> generated.

Analyzing generic Entity <srl17e.48> in library <work> (Architecture <structural>).
	latency = 1
	width = 25
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.48> analyzed. Unit <srl17e.48> generated.

Analyzing generic Entity <synth_reg.49> in library <work> (Architecture <structural>).
	latency = 1
	width = 22
Entity <synth_reg.49> analyzed. Unit <synth_reg.49> generated.

Analyzing generic Entity <srl17e.49> in library <work> (Architecture <structural>).
	latency = 1
	width = 22
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.49> analyzed. Unit <srl17e.49> generated.

Analyzing generic Entity <xldelay.41> in library <work> (Architecture <behavior>).
	latency = 10
	reg_retiming = 0
	reset = 0
	width = 36
Entity <xldelay.41> analyzed. Unit <xldelay.41> generated.

Analyzing generic Entity <synth_reg.45> in library <work> (Architecture <structural>).
	latency = 10
	width = 36
Entity <synth_reg.45> analyzed. Unit <synth_reg.45> generated.

Analyzing generic Entity <srl17e.45> in library <work> (Architecture <structural>).
	latency = 10
	width = 36
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.45> analyzed. Unit <srl17e.45> generated.

Analyzing Entity <delay_4b00a70dea> in library <work> (Architecture <behavior>).
Entity <delay_4b00a70dea> analyzed. Unit <delay_4b00a70dea> generated.

Analyzing generic Entity <xldelay.19> in library <work> (Architecture <behavior>).
	latency = 10
	reg_retiming = 0
	reset = 0
	width = 1
Entity <xldelay.19> analyzed. Unit <xldelay.19> generated.

Analyzing generic Entity <synth_reg.19> in library <work> (Architecture <structural>).
	latency = 10
	width = 1
Entity <synth_reg.19> analyzed. Unit <synth_reg.19> generated.

Analyzing generic Entity <srl17e.19> in library <work> (Architecture <structural>).
	latency = 10
	width = 1
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.19> analyzed. Unit <srl17e.19> generated.

Analyzing Entity <mult_cfc8c45902> in library <work> (Architecture <behavior>).
Entity <mult_cfc8c45902> analyzed. Unit <mult_cfc8c45902> generated.

Analyzing generic Entity <xlcounter_free_c09f12_01.29> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_f2301c6681846b15"
	op_arith = 1
	op_width = 5
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp9.core_instance9> in unit <xlcounter_free_c09f12_01.29>.
Entity <xlcounter_free_c09f12_01.29> analyzed. Unit <xlcounter_free_c09f12_01.29> generated.

Analyzing Entity <delay_b_entity_5b814e1315> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 77075: Unconnected input port 'up' of component 'xlcounter_limit_c09f12_01' is tied to default value.
Entity <delay_b_entity_5b814e1315> analyzed. Unit <delay_b_entity_5b814e1315> generated.

Analyzing generic Entity <xlcounter_limit_c09f12_01.8> in library <work> (Architecture <behavior>).
	cnt_15_0 = 12
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_77d9d8bb324abfb9"
	count_limited = 1
	op_arith = 1
	op_width = 4
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp3.core_instance3> in unit <xlcounter_limit_c09f12_01.8>.
Entity <xlcounter_limit_c09f12_01.8> analyzed. Unit <xlcounter_limit_c09f12_01.8> generated.

Analyzing generic Entity <xlspram_c09f12_01.8> in library <work> (Architecture <behavior>).
	c_address_width = 4
	c_width = 36
	core_name0 = "bmg_72_3de7891ec729adb4"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp3.core_instance3> in unit <xlspram_c09f12_01.8>.
Entity <xlspram_c09f12_01.8> analyzed. Unit <xlspram_c09f12_01.8> generated.

Analyzing generic Entity <xlslice.181> in library <work> (Architecture <behavior>).
	new_lsb = 2
	new_msb = 2
	x_width = 10
	y_width = 1
Entity <xlslice.181> analyzed. Unit <xlslice.181> generated.

Analyzing generic Entity <xlslice.182> in library <work> (Architecture <behavior>).
	new_lsb = 4
	new_msb = 4
	x_width = 5
	y_width = 1
Entity <xlslice.182> analyzed. Unit <xlslice.182> generated.

Analyzing Entity <sync_delay_entity_a196797bd2> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 77181: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <sync_delay_entity_a196797bd2> analyzed. Unit <sync_delay_entity_a196797bd2> generated.

Analyzing Entity <constant_fe72737ca0> in library <work> (Architecture <behavior>).
Entity <constant_fe72737ca0> analyzed. Unit <constant_fe72737ca0> generated.

Analyzing Entity <constant_ef0e2e5fc6> in library <work> (Architecture <behavior>).
Entity <constant_ef0e2e5fc6> analyzed. Unit <constant_ef0e2e5fc6> generated.

Analyzing Entity <constant_582a3706dd> in library <work> (Architecture <behavior>).
Entity <constant_582a3706dd> analyzed. Unit <constant_582a3706dd> generated.

Analyzing generic Entity <xlcounter_free_c09f12_01.33> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_10284ba20859264d"
	op_arith = 1
	op_width = 5
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp8.core_instance8> in unit <xlcounter_free_c09f12_01.33>.
Entity <xlcounter_free_c09f12_01.33> analyzed. Unit <xlcounter_free_c09f12_01.33> generated.

Analyzing Entity <relational_9ece3c8c4e> in library <work> (Architecture <behavior>).
Entity <relational_9ece3c8c4e> analyzed. Unit <relational_9ece3c8c4e> generated.

Analyzing Entity <relational_dc5bc996c9> in library <work> (Architecture <behavior>).
Entity <relational_dc5bc996c9> analyzed. Unit <relational_dc5bc996c9> generated.

Analyzing Entity <fft_stage_4_entity_f91b655483> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 78306: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 78306: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 78306: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <fft_stage_4_entity_f91b655483> analyzed. Unit <fft_stage_4_entity_f91b655483> generated.

Analyzing Entity <butterfly_direct_entity_89ddf7e694> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_89ddf7e694> analyzed. Unit <butterfly_direct_entity_89ddf7e694> generated.

Analyzing Entity <twiddle_general_4mult_entity_6d46e04e47> in library <work> (Architecture <structural>).
Entity <twiddle_general_4mult_entity_6d46e04e47> analyzed. Unit <twiddle_general_4mult_entity_6d46e04e47> generated.

Analyzing Entity <coeff_gen_entity_6adac1066c> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 77455: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 77455: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 77455: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <coeff_gen_entity_6adac1066c> analyzed. Unit <coeff_gen_entity_6adac1066c> generated.

Analyzing generic Entity <xlsprom_c09f12_01.21> in library <work> (Architecture <behavior>).
	c_address_width = 3
	c_width = 18
	core_name0 = "bmg_72_031b3366e458494d"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlsprom_c09f12_01.21>.
Entity <xlsprom_c09f12_01.21> analyzed. Unit <xlsprom_c09f12_01.21> generated.

Analyzing generic Entity <xlsprom_c09f12_01.22> in library <work> (Architecture <behavior>).
	c_address_width = 3
	c_width = 18
	core_name0 = "bmg_72_5eb14d6795836fe0"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlsprom_c09f12_01.22>.
Entity <xlsprom_c09f12_01.22> analyzed. Unit <xlsprom_c09f12_01.22> generated.

Analyzing generic Entity <xlslice.201> in library <work> (Architecture <behavior>).
	new_lsb = 3
	new_msb = 5
	x_width = 6
	y_width = 3
Entity <xlslice.201> analyzed. Unit <xlslice.201> generated.

Analyzing generic Entity <xlcounter_free_c09f12_01.30> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_77d9d8bb324abfb9"
	op_arith = 1
	op_width = 4
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp11.core_instance11> in unit <xlcounter_free_c09f12_01.30>.
Entity <xlcounter_free_c09f12_01.30> analyzed. Unit <xlcounter_free_c09f12_01.30> generated.

Analyzing Entity <delay_b_entity_8f5fb2d2a5> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 78069: Unconnected input port 'up' of component 'xlcounter_limit_c09f12_01' is tied to default value.
Entity <delay_b_entity_8f5fb2d2a5> analyzed. Unit <delay_b_entity_8f5fb2d2a5> generated.

Analyzing generic Entity <xlcounter_limit_c09f12_01.4> in library <work> (Architecture <behavior>).
	cnt_15_0 = 4
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_514048f9c72a30b1"
	count_limited = 1
	op_arith = 1
	op_width = 3
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp4.core_instance4> in unit <xlcounter_limit_c09f12_01.4>.
Entity <xlcounter_limit_c09f12_01.4> analyzed. Unit <xlcounter_limit_c09f12_01.4> generated.

Analyzing generic Entity <xlspram_c09f12_01.9> in library <work> (Architecture <behavior>).
	c_address_width = 3
	c_width = 36
	core_name0 = "bmg_72_37c9a3ecdc0c1393"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp4.core_instance4> in unit <xlspram_c09f12_01.9>.
Entity <xlspram_c09f12_01.9> analyzed. Unit <xlspram_c09f12_01.9> generated.

Analyzing generic Entity <xlslice.183> in library <work> (Architecture <behavior>).
	new_lsb = 3
	new_msb = 3
	x_width = 10
	y_width = 1
Entity <xlslice.183> analyzed. Unit <xlslice.183> generated.

Analyzing Entity <sync_delay_entity_053eb37e18> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 78175: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <sync_delay_entity_053eb37e18> analyzed. Unit <sync_delay_entity_053eb37e18> generated.

Analyzing Entity <constant_145086465d> in library <work> (Architecture <behavior>).
Entity <constant_145086465d> analyzed. Unit <constant_145086465d> generated.

Analyzing Entity <constant_67ad97ca70> in library <work> (Architecture <behavior>).
Entity <constant_67ad97ca70> analyzed. Unit <constant_67ad97ca70> generated.

Analyzing generic Entity <xlcounter_free_c09f12_01.18> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_81c610783c35b073"
	op_arith = 1
	op_width = 4
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp10.core_instance10> in unit <xlcounter_free_c09f12_01.18>.
Entity <xlcounter_free_c09f12_01.18> analyzed. Unit <xlcounter_free_c09f12_01.18> generated.

Analyzing Entity <relational_4d3cfceaf4> in library <work> (Architecture <behavior>).
Entity <relational_4d3cfceaf4> analyzed. Unit <relational_4d3cfceaf4> generated.

Analyzing Entity <relational_d930162434> in library <work> (Architecture <behavior>).
Entity <relational_d930162434> analyzed. Unit <relational_d930162434> generated.

Analyzing Entity <fft_stage_5_entity_f0b8f37405> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 79268: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 79268: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 79268: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <fft_stage_5_entity_f0b8f37405> analyzed. Unit <fft_stage_5_entity_f0b8f37405> generated.

Analyzing Entity <butterfly_direct_entity_2f07c4f5b5> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_2f07c4f5b5> analyzed. Unit <butterfly_direct_entity_2f07c4f5b5> generated.

Analyzing Entity <twiddle_general_4mult_entity_c1e8805b70> in library <work> (Architecture <structural>).
Entity <twiddle_general_4mult_entity_c1e8805b70> analyzed. Unit <twiddle_general_4mult_entity_c1e8805b70> generated.

Analyzing Entity <coeff_gen_entity_9a31ca9433> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 78449: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 78449: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 78449: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <coeff_gen_entity_9a31ca9433> analyzed. Unit <coeff_gen_entity_9a31ca9433> generated.

Analyzing generic Entity <xlsprom_c09f12_01.23> in library <work> (Architecture <behavior>).
	c_address_width = 4
	c_width = 18
	core_name0 = "bmg_72_763f056d1756d515"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlsprom_c09f12_01.23>.
Entity <xlsprom_c09f12_01.23> analyzed. Unit <xlsprom_c09f12_01.23> generated.

Analyzing generic Entity <xlsprom_c09f12_01.24> in library <work> (Architecture <behavior>).
	c_address_width = 4
	c_width = 18
	core_name0 = "bmg_72_59f0d912b26aa159"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp3.core_instance3> in unit <xlsprom_c09f12_01.24>.
Entity <xlsprom_c09f12_01.24> analyzed. Unit <xlsprom_c09f12_01.24> generated.

Analyzing generic Entity <xlslice.202> in library <work> (Architecture <behavior>).
	new_lsb = 2
	new_msb = 5
	x_width = 6
	y_width = 4
Entity <xlslice.202> analyzed. Unit <xlslice.202> generated.

Analyzing generic Entity <xlcounter_free_c09f12_01.21> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_514048f9c72a30b1"
	op_arith = 1
	op_width = 3
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp13.core_instance13> in unit <xlcounter_free_c09f12_01.21>.
Entity <xlcounter_free_c09f12_01.21> analyzed. Unit <xlcounter_free_c09f12_01.21> generated.

Analyzing Entity <delay_b_entity_a07c0547cc> in library <work> (Architecture <structural>).
Entity <delay_b_entity_a07c0547cc> analyzed. Unit <delay_b_entity_a07c0547cc> generated.

Analyzing generic Entity <xlslice.184> in library <work> (Architecture <behavior>).
	new_lsb = 4
	new_msb = 4
	x_width = 10
	y_width = 1
Entity <xlslice.184> analyzed. Unit <xlslice.184> generated.

Analyzing generic Entity <xlslice.185> in library <work> (Architecture <behavior>).
	new_lsb = 2
	new_msb = 2
	x_width = 3
	y_width = 1
Entity <xlslice.185> analyzed. Unit <xlslice.185> generated.

Analyzing Entity <sync_delay_entity_3371cbcaf5> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 79137: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <sync_delay_entity_3371cbcaf5> analyzed. Unit <sync_delay_entity_3371cbcaf5> generated.

Analyzing Entity <constant_469094441c> in library <work> (Architecture <behavior>).
Entity <constant_469094441c> analyzed. Unit <constant_469094441c> generated.

Analyzing Entity <constant_a1c496ea88> in library <work> (Architecture <behavior>).
Entity <constant_a1c496ea88> analyzed. Unit <constant_a1c496ea88> generated.

Analyzing generic Entity <xlcounter_free_c09f12_01.34> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_b502b5814ea90a92"
	op_arith = 1
	op_width = 3
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp12.core_instance12> in unit <xlcounter_free_c09f12_01.34>.
Entity <xlcounter_free_c09f12_01.34> analyzed. Unit <xlcounter_free_c09f12_01.34> generated.

Analyzing Entity <relational_8fc7f5539b> in library <work> (Architecture <behavior>).
Entity <relational_8fc7f5539b> analyzed. Unit <relational_8fc7f5539b> generated.

Analyzing Entity <relational_47b317dab6> in library <work> (Architecture <behavior>).
Entity <relational_47b317dab6> analyzed. Unit <relational_47b317dab6> generated.

Analyzing Entity <fft_stage_6_entity_7e75795901> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 80230: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 80230: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 80230: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <fft_stage_6_entity_7e75795901> analyzed. Unit <fft_stage_6_entity_7e75795901> generated.

Analyzing Entity <butterfly_direct_entity_42faa5a3b6> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_42faa5a3b6> analyzed. Unit <butterfly_direct_entity_42faa5a3b6> generated.

Analyzing Entity <twiddle_general_4mult_entity_de42a8054e> in library <work> (Architecture <structural>).
Entity <twiddle_general_4mult_entity_de42a8054e> analyzed. Unit <twiddle_general_4mult_entity_de42a8054e> generated.

Analyzing Entity <coeff_gen_entity_8e9682e162> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 79411: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 79411: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 79411: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <coeff_gen_entity_8e9682e162> analyzed. Unit <coeff_gen_entity_8e9682e162> generated.

Analyzing generic Entity <xlsprom_c09f12_01.25> in library <work> (Architecture <behavior>).
	c_address_width = 5
	c_width = 18
	core_name0 = "bmg_72_765e7ee20c0385ac"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp4.core_instance4> in unit <xlsprom_c09f12_01.25>.
Entity <xlsprom_c09f12_01.25> analyzed. Unit <xlsprom_c09f12_01.25> generated.

Analyzing generic Entity <xlsprom_c09f12_01.26> in library <work> (Architecture <behavior>).
	c_address_width = 5
	c_width = 18
	core_name0 = "bmg_72_b50899b30d5ca737"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp5.core_instance5> in unit <xlsprom_c09f12_01.26>.
Entity <xlsprom_c09f12_01.26> analyzed. Unit <xlsprom_c09f12_01.26> generated.

Analyzing generic Entity <xlslice.203> in library <work> (Architecture <behavior>).
	new_lsb = 1
	new_msb = 5
	x_width = 6
	y_width = 5
Entity <xlslice.203> analyzed. Unit <xlslice.203> generated.

Analyzing Entity <delay_b_entity_b466295e6d> in library <work> (Architecture <structural>).
Entity <delay_b_entity_b466295e6d> analyzed. Unit <delay_b_entity_b466295e6d> generated.

Analyzing generic Entity <xldelay.42> in library <work> (Architecture <behavior>).
	latency = 2
	reg_retiming = 0
	reset = 0
	width = 36
Entity <xldelay.42> analyzed. Unit <xldelay.42> generated.

Analyzing generic Entity <synth_reg.47> in library <work> (Architecture <structural>).
	latency = 2
	width = 36
Entity <synth_reg.47> analyzed. Unit <synth_reg.47> generated.

Analyzing generic Entity <srl17e.47> in library <work> (Architecture <structural>).
	latency = 2
	width = 36
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.47> analyzed. Unit <srl17e.47> generated.

Analyzing generic Entity <xlslice.186> in library <work> (Architecture <behavior>).
	new_lsb = 5
	new_msb = 5
	x_width = 10
	y_width = 1
Entity <xlslice.186> analyzed. Unit <xlslice.186> generated.

Analyzing generic Entity <xlslice.89> in library <work> (Architecture <behavior>).
	new_lsb = 1
	new_msb = 1
	x_width = 2
	y_width = 1
Entity <xlslice.89> analyzed. Unit <xlslice.89> generated.

Analyzing Entity <sync_delay_entity_cf1f4c0073> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 80099: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <sync_delay_entity_cf1f4c0073> analyzed. Unit <sync_delay_entity_cf1f4c0073> generated.

Analyzing generic Entity <xlcounter_free_c09f12_01.35> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_93187ca4b7bc144e"
	op_arith = 1
	op_width = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp14.core_instance14> in unit <xlcounter_free_c09f12_01.35>.
Entity <xlcounter_free_c09f12_01.35> analyzed. Unit <xlcounter_free_c09f12_01.35> generated.

Analyzing Entity <relational_f9928864ea> in library <work> (Architecture <behavior>).
Entity <relational_f9928864ea> analyzed. Unit <relational_f9928864ea> generated.

Analyzing Entity <fft_stage_7_entity_5823de238c> in library <work> (Architecture <structural>).
Entity <fft_stage_7_entity_5823de238c> analyzed. Unit <fft_stage_7_entity_5823de238c> generated.

Analyzing Entity <butterfly_direct_entity_82622f77fc> in library <work> (Architecture <structural>).
Entity <butterfly_direct_entity_82622f77fc> analyzed. Unit <butterfly_direct_entity_82622f77fc> generated.

Analyzing Entity <twiddle_general_4mult_entity_00c35e5a44> in library <work> (Architecture <structural>).
Entity <twiddle_general_4mult_entity_00c35e5a44> analyzed. Unit <twiddle_general_4mult_entity_00c35e5a44> generated.

Analyzing Entity <coeff_gen_entity_14d6df8e1f> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 80373: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 80373: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 80373: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <coeff_gen_entity_14d6df8e1f> analyzed. Unit <coeff_gen_entity_14d6df8e1f> generated.

Analyzing generic Entity <xlsprom_c09f12_01.27> in library <work> (Architecture <behavior>).
	c_address_width = 6
	c_width = 18
	core_name0 = "bmg_72_05b952b0e97b2a0d"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp6.core_instance6> in unit <xlsprom_c09f12_01.27>.
Entity <xlsprom_c09f12_01.27> analyzed. Unit <xlsprom_c09f12_01.27> generated.

Analyzing generic Entity <xlsprom_c09f12_01.28> in library <work> (Architecture <behavior>).
	c_address_width = 6
	c_width = 18
	core_name0 = "bmg_72_04e0d9cde0f49a3d"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp7.core_instance7> in unit <xlsprom_c09f12_01.28>.
Entity <xlsprom_c09f12_01.28> analyzed. Unit <xlsprom_c09f12_01.28> generated.

Analyzing generic Entity <xlslice.48> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 5
	x_width = 6
	y_width = 6
Entity <xlslice.48> analyzed. Unit <xlslice.48> generated.

Analyzing Entity <counter_223a0f3237> in library <work> (Architecture <behavior>).
Entity <counter_223a0f3237> analyzed. Unit <counter_223a0f3237> generated.

Analyzing Entity <delay_b_entity_512883e072> in library <work> (Architecture <structural>).
Entity <delay_b_entity_512883e072> analyzed. Unit <delay_b_entity_512883e072> generated.

Analyzing generic Entity <xlslice.187> in library <work> (Architecture <behavior>).
	new_lsb = 6
	new_msb = 6
	x_width = 10
	y_width = 1
Entity <xlslice.187> analyzed. Unit <xlslice.187> generated.

Analyzing generic Entity <xlslice.47> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 0
	x_width = 1
	y_width = 1
Entity <xlslice.47> analyzed. Unit <xlslice.47> generated.

Analyzing Entity <sync_delay_entity_11d0f399ba> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 81061: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <sync_delay_entity_11d0f399ba> analyzed. Unit <sync_delay_entity_11d0f399ba> generated.

Analyzing Entity <ri_to_c0_entity_724b130d6e> in library <work> (Architecture <structural>).
Entity <ri_to_c0_entity_724b130d6e> analyzed. Unit <ri_to_c0_entity_724b130d6e> generated.

Analyzing Entity <fft_direct_entity_ee646f7bda> in library <work> (Architecture <structural>).
Entity <fft_direct_entity_ee646f7bda> analyzed. Unit <fft_direct_entity_ee646f7bda> generated.

Analyzing Entity <butterfly1_0_entity_2b561cf47f> in library <work> (Architecture <structural>).
Entity <butterfly1_0_entity_2b561cf47f> analyzed. Unit <butterfly1_0_entity_2b561cf47f> generated.

Analyzing Entity <twiddle_general_4mult_entity_d3f87a3d85> in library <work> (Architecture <structural>).
Entity <twiddle_general_4mult_entity_d3f87a3d85> analyzed. Unit <twiddle_general_4mult_entity_d3f87a3d85> generated.

Analyzing Entity <coeff_gen_entity_d5f3ccee33> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 81618: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 81618: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 81618: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <coeff_gen_entity_d5f3ccee33> analyzed. Unit <coeff_gen_entity_d5f3ccee33> generated.

Analyzing generic Entity <xlsprom_c09f12_01.16> in library <work> (Architecture <behavior>).
	c_address_width = 7
	c_width = 18
	core_name0 = "bmg_72_76e1be4e7480a75f"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp8.core_instance8> in unit <xlsprom_c09f12_01.16>.
Entity <xlsprom_c09f12_01.16> analyzed. Unit <xlsprom_c09f12_01.16> generated.

Analyzing generic Entity <xlsprom_c09f12_01.17> in library <work> (Architecture <behavior>).
	c_address_width = 7
	c_width = 18
	core_name0 = "bmg_72_f55ad1fbb330c587"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp9.core_instance9> in unit <xlsprom_c09f12_01.17>.
Entity <xlsprom_c09f12_01.17> analyzed. Unit <xlsprom_c09f12_01.17> generated.

Analyzing generic Entity <xlslice.196> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 6
	x_width = 7
	y_width = 7
Entity <xlslice.196> analyzed. Unit <xlslice.196> generated.

Analyzing Entity <butterfly2_0_entity_d3942396c3> in library <work> (Architecture <structural>).
Entity <butterfly2_0_entity_d3942396c3> analyzed. Unit <butterfly2_0_entity_d3942396c3> generated.

Analyzing Entity <convert_of2_entity_8d054482eb> in library <work> (Architecture <structural>).
Entity <convert_of2_entity_8d054482eb> analyzed. Unit <convert_of2_entity_8d054482eb> generated.

Analyzing Entity <twiddle_general_4mult_entity_2915d7f7f4> in library <work> (Architecture <structural>).
Entity <twiddle_general_4mult_entity_2915d7f7f4> analyzed. Unit <twiddle_general_4mult_entity_2915d7f7f4> generated.

Analyzing Entity <coeff_gen_entity_a6d75bcd87> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 82382: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 82382: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 82382: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <coeff_gen_entity_a6d75bcd87> analyzed. Unit <coeff_gen_entity_a6d75bcd87> generated.

Analyzing generic Entity <xlsprom_c09f12_01.18> in library <work> (Architecture <behavior>).
	c_address_width = 7
	c_width = 18
	core_name0 = "bmg_72_8ed993a9a42f84a8"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp10.core_instance10> in unit <xlsprom_c09f12_01.18>.
Entity <xlsprom_c09f12_01.18> analyzed. Unit <xlsprom_c09f12_01.18> generated.

Analyzing generic Entity <xlsprom_c09f12_01.19> in library <work> (Architecture <behavior>).
	c_address_width = 7
	c_width = 18
	core_name0 = "bmg_72_7884e23b5c653602"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp11.core_instance11> in unit <xlsprom_c09f12_01.19>.
Entity <xlsprom_c09f12_01.19> analyzed. Unit <xlsprom_c09f12_01.19> generated.

Analyzing Entity <butterfly2_1_entity_5ca2c00a71> in library <work> (Architecture <structural>).
Entity <butterfly2_1_entity_5ca2c00a71> analyzed. Unit <butterfly2_1_entity_5ca2c00a71> generated.

Analyzing Entity <twiddle_general_4mult_entity_affa3848a0> in library <work> (Architecture <structural>).
Entity <twiddle_general_4mult_entity_affa3848a0> analyzed. Unit <twiddle_general_4mult_entity_affa3848a0> generated.

Analyzing Entity <coeff_gen_entity_c23c8c532e> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 82976: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 82976: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 82976: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <coeff_gen_entity_c23c8c532e> analyzed. Unit <coeff_gen_entity_c23c8c532e> generated.

Analyzing generic Entity <xlsprom_c09f12_01.20> in library <work> (Architecture <behavior>).
	c_address_width = 7
	c_width = 18
	core_name0 = "bmg_72_f27fe95e91d868c0"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp12.core_instance12> in unit <xlsprom_c09f12_01.20>.
Entity <xlsprom_c09f12_01.20> analyzed. Unit <xlsprom_c09f12_01.20> generated.

Analyzing Entity <delay_0c0a0420a6> in library <work> (Architecture <behavior>).
Entity <delay_0c0a0420a6> analyzed. Unit <delay_0c0a0420a6> generated.

Analyzing generic Entity <xlslice.90> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 0
	x_width = 2
	y_width = 1
Entity <xlslice.90> analyzed. Unit <xlslice.90> generated.

Analyzing Entity <fft_unscrambler_entity_b73bf557ac> in library <work> (Architecture <structural>).
Entity <fft_unscrambler_entity_b73bf557ac> analyzed. Unit <fft_unscrambler_entity_b73bf557ac> generated.

Analyzing Entity <reorder_entity_10fc6fb340> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 84021: Unconnected input port 'up' of component 'xlcounter_limit_c09f12_01' is tied to default value.
Entity <reorder_entity_10fc6fb340> analyzed. Unit <reorder_entity_10fc6fb340> generated.

Analyzing generic Entity <xlspram_c09f12_01.3> in library <work> (Architecture <behavior>).
	c_address_width = 7
	c_width = 36
	core_name0 = "bmg_72_deac774267b579f6"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp5.core_instance5> in unit <xlspram_c09f12_01.3>.
Entity <xlspram_c09f12_01.3> analyzed. Unit <xlspram_c09f12_01.3> generated.

Analyzing generic Entity <xlcounter_limit_c09f12_01.3> in library <work> (Architecture <behavior>).
	cnt_15_0 = 895
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_467594213c284489"
	count_limited = 1
	op_arith = 1
	op_width = 10
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp5.core_instance5> in unit <xlcounter_limit_c09f12_01.3>.
Entity <xlcounter_limit_c09f12_01.3> analyzed. Unit <xlcounter_limit_c09f12_01.3> generated.

Analyzing generic Entity <xldelay.31> in library <work> (Architecture <behavior>).
	latency = 6
	reg_retiming = 0
	reset = 0
	width = 7
Entity <xldelay.31> analyzed. Unit <xldelay.31> generated.

Analyzing generic Entity <synth_reg.35> in library <work> (Architecture <structural>).
	latency = 6
	width = 7
Entity <synth_reg.35> analyzed. Unit <synth_reg.35> generated.

Analyzing generic Entity <srl17e.35> in library <work> (Architecture <structural>).
	latency = 6
	width = 7
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.35> analyzed. Unit <srl17e.35> generated.

Analyzing generic Entity <xldelay.32> in library <work> (Architecture <behavior>).
	latency = 7
	reg_retiming = 0
	reset = 0
	width = 36
Entity <xldelay.32> analyzed. Unit <xldelay.32> generated.

Analyzing generic Entity <synth_reg.36> in library <work> (Architecture <structural>).
	latency = 7
	width = 36
Entity <synth_reg.36> analyzed. Unit <synth_reg.36> generated.

Analyzing generic Entity <srl17e.36> in library <work> (Architecture <structural>).
	latency = 7
	width = 36
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.36> analyzed. Unit <srl17e.36> generated.

Analyzing generic Entity <xldelay.33> in library <work> (Architecture <behavior>).
	latency = 5
	reg_retiming = 0
	reset = 0
	width = 7
Entity <xldelay.33> analyzed. Unit <xldelay.33> generated.

Analyzing generic Entity <synth_reg.37> in library <work> (Architecture <structural>).
	latency = 5
	width = 7
Entity <synth_reg.37> analyzed. Unit <synth_reg.37> generated.

Analyzing generic Entity <srl17e.37> in library <work> (Architecture <structural>).
	latency = 5
	width = 7
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.37> analyzed. Unit <srl17e.37> generated.

Analyzing generic Entity <xldelay.34> in library <work> (Architecture <behavior>).
	latency = 4
	reg_retiming = 0
	reset = 0
	width = 7
Entity <xldelay.34> analyzed. Unit <xldelay.34> generated.

Analyzing generic Entity <synth_reg.38> in library <work> (Architecture <structural>).
	latency = 4
	width = 7
Entity <synth_reg.38> analyzed. Unit <synth_reg.38> generated.

Analyzing generic Entity <srl17e.38> in library <work> (Architecture <structural>).
	latency = 4
	width = 7
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.38> analyzed. Unit <srl17e.38> generated.

Analyzing generic Entity <xldelay.35> in library <work> (Architecture <behavior>).
	latency = 3
	reg_retiming = 0
	reset = 0
	width = 7
Entity <xldelay.35> analyzed. Unit <xldelay.35> generated.

Analyzing generic Entity <synth_reg.39> in library <work> (Architecture <structural>).
	latency = 3
	width = 7
Entity <synth_reg.39> analyzed. Unit <synth_reg.39> generated.

Analyzing generic Entity <srl17e.39> in library <work> (Architecture <structural>).
	latency = 3
	width = 7
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.39> analyzed. Unit <srl17e.39> generated.

Analyzing generic Entity <xldelay.36> in library <work> (Architecture <behavior>).
	latency = 2
	reg_retiming = 0
	reset = 0
	width = 7
Entity <xldelay.36> analyzed. Unit <xldelay.36> generated.

Analyzing generic Entity <synth_reg.40> in library <work> (Architecture <structural>).
	latency = 2
	width = 7
Entity <synth_reg.40> analyzed. Unit <synth_reg.40> generated.

Analyzing generic Entity <srl17e.40> in library <work> (Architecture <structural>).
	latency = 2
	width = 7
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.40> analyzed. Unit <srl17e.40> generated.

Analyzing generic Entity <xldelay.37> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 7
Entity <xldelay.37> analyzed. Unit <xldelay.37> generated.

Analyzing generic Entity <synth_reg.41> in library <work> (Architecture <structural>).
	latency = 1
	width = 7
Entity <synth_reg.41> analyzed. Unit <synth_reg.41> generated.

Analyzing generic Entity <srl17e.41> in library <work> (Architecture <structural>).
	latency = 1
	width = 7
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.41> analyzed. Unit <srl17e.41> generated.

Analyzing Entity <delay_092ab65ed6> in library <work> (Architecture <behavior>).
Entity <delay_092ab65ed6> analyzed. Unit <delay_092ab65ed6> generated.

Analyzing generic Entity <xldelay.38> in library <work> (Architecture <behavior>).
	latency = 6
	reg_retiming = 0
	reset = 0
	width = 3
Entity <xldelay.38> analyzed. Unit <xldelay.38> generated.

Analyzing generic Entity <synth_reg.42> in library <work> (Architecture <structural>).
	latency = 6
	width = 3
Entity <synth_reg.42> analyzed. Unit <synth_reg.42> generated.

Analyzing generic Entity <srl17e.42> in library <work> (Architecture <structural>).
	latency = 6
	width = 3
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.42> analyzed. Unit <srl17e.42> generated.

Analyzing generic Entity <xldelay.17> in library <work> (Architecture <behavior>).
	latency = 7
	reg_retiming = 0
	reset = 0
	width = 1
Entity <xldelay.17> analyzed. Unit <xldelay.17> generated.

Analyzing generic Entity <synth_reg.17> in library <work> (Architecture <structural>).
	latency = 7
	width = 1
Entity <synth_reg.17> analyzed. Unit <synth_reg.17> generated.

Analyzing generic Entity <srl17e.17> in library <work> (Architecture <structural>).
	latency = 7
	width = 1
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.17> analyzed. Unit <srl17e.17> generated.

Analyzing generic Entity <xlsprom_dist_c09f12_01.1> in library <work> (Architecture <behavior>).
	addr_width = 7
	c_address_width = 7
	c_width = 7
	core_name0 = "dmg_72_8ff5c16d3b09b3bb"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp5.core_instance5> in unit <xlsprom_dist_c09f12_01.1>.
Entity <xlsprom_dist_c09f12_01.1> analyzed. Unit <xlsprom_dist_c09f12_01.1> generated.

Analyzing Entity <mux_f3852fb470> in library <work> (Architecture <behavior>).
Entity <mux_f3852fb470> analyzed. Unit <mux_f3852fb470> generated.

Analyzing generic Entity <xlslice.170> in library <work> (Architecture <behavior>).
	new_lsb = 7
	new_msb = 9
	x_width = 10
	y_width = 3
Entity <xlslice.170> analyzed. Unit <xlslice.170> generated.

Analyzing generic Entity <xlslice.171> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 6
	x_width = 10
	y_width = 7
Entity <xlslice.171> analyzed. Unit <xlslice.171> generated.

Analyzing Entity <sync_delay_en_entity_76a743294e> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 83850: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <sync_delay_en_entity_76a743294e> analyzed. Unit <sync_delay_en_entity_76a743294e> generated.

Analyzing Entity <constant_e8aae5d3bb> in library <work> (Architecture <behavior>).
Entity <constant_e8aae5d3bb> analyzed. Unit <constant_e8aae5d3bb> generated.

Analyzing Entity <constant_b437b02512> in library <work> (Architecture <behavior>).
Entity <constant_b437b02512> analyzed. Unit <constant_b437b02512> generated.

Analyzing generic Entity <xlcounter_free_c09f12_01.31> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_7eefee4be204e56b"
	op_arith = 1
	op_width = 8
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp15.core_instance15> in unit <xlcounter_free_c09f12_01.31>.
Entity <xlcounter_free_c09f12_01.31> analyzed. Unit <xlcounter_free_c09f12_01.31> generated.

Analyzing Entity <relational_54048c8b02> in library <work> (Architecture <behavior>).
Entity <relational_54048c8b02> analyzed. Unit <relational_54048c8b02> generated.

Analyzing Entity <relational_16235eb2bf> in library <work> (Architecture <behavior>).
Entity <relational_16235eb2bf> analyzed. Unit <relational_16235eb2bf> generated.

Analyzing Entity <square_transposer_entity_191862f244> in library <work> (Architecture <structural>).
Entity <square_transposer_entity_191862f244> analyzed. Unit <square_transposer_entity_191862f244> generated.

Analyzing Entity <barrel_switcher_entity_bbeeae4836> in library <work> (Architecture <structural>).
Entity <barrel_switcher_entity_bbeeae4836> analyzed. Unit <barrel_switcher_entity_bbeeae4836> generated.

Analyzing Entity <counter_0009e314f5> in library <work> (Architecture <behavior>).
Entity <counter_0009e314f5> analyzed. Unit <counter_0009e314f5> generated.

Analyzing Entity <in_del_4x0_pol1_entity_96a59b4013> in library <work> (Architecture <structural>).
Entity <in_del_4x0_pol1_entity_96a59b4013> analyzed. Unit <in_del_4x0_pol1_entity_96a59b4013> generated.

Analyzing generic Entity <xlregister.14> in library <work> (Architecture <behavior>).
	d_width = 18
	init_value = "000000000000000000"
Entity <xlregister.14> analyzed. Unit <xlregister.14> generated.

Analyzing generic Entity <synth_reg_w_init.16> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "000000000000000000"
	latency = 1
	width = 18
Entity <synth_reg_w_init.16> analyzed. Unit <synth_reg_w_init.16> generated.

Analyzing generic Entity <single_reg_w_init.16> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "000000000000000000"
	width = 18
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.16> analyzed. Unit <single_reg_w_init.16> generated.

Analyzing generic Entity <xlslice.73> in library <work> (Architecture <behavior>).
	new_lsb = 7
	new_msb = 8
	x_width = 10
	y_width = 2
Entity <xlslice.73> analyzed. Unit <xlslice.73> generated.

Analyzing Entity <fft_wideband_real1_entity_9c10afbb70> in library <work> (Architecture <structural>).
Entity <fft_wideband_real1_entity_9c10afbb70> analyzed. Unit <fft_wideband_real1_entity_9c10afbb70> generated.

Analyzing Entity <fft_unscrambler_entity_704f296532> in library <work> (Architecture <structural>).
Entity <fft_unscrambler_entity_704f296532> analyzed. Unit <fft_unscrambler_entity_704f296532> generated.

Analyzing Entity <reorder_entity_f9ba1c1d4b> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 85062: Unconnected input port 'up' of component 'xlcounter_limit_c09f12_01' is tied to default value.
Entity <reorder_entity_f9ba1c1d4b> analyzed. Unit <reorder_entity_f9ba1c1d4b> generated.

Analyzing Entity <mux_4bb6f691f7> in library <work> (Architecture <behavior>).
Entity <mux_4bb6f691f7> analyzed. Unit <mux_4bb6f691f7> generated.

Analyzing Entity <pfb_fir_real_entity_63f9757e89> in library <work> (Architecture <structural>).
Entity <pfb_fir_real_entity_63f9757e89> analyzed. Unit <pfb_fir_real_entity_63f9757e89> generated.

Analyzing Entity <adder_1_1_entity_13a6851d97> in library <work> (Architecture <structural>).
Entity <adder_1_1_entity_13a6851d97> analyzed. Unit <adder_1_1_entity_13a6851d97> generated.

Analyzing Entity <addsub_43a374a7af> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_43a374a7af> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_43a374a7af> analyzed. Unit <addsub_43a374a7af> generated.

Analyzing Entity <adder_1_2_entity_59287c1711> in library <work> (Architecture <structural>).
Entity <adder_1_2_entity_59287c1711> analyzed. Unit <adder_1_2_entity_59287c1711> generated.

Analyzing generic Entity <xlconvert_pipeline.1> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 25
	din_width = 26
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	overflow = 1
	quantization = 3
Entity <xlconvert_pipeline.1> analyzed. Unit <xlconvert_pipeline.1> generated.

Analyzing generic Entity <convert_pipeline.1> in library <work> (Architecture <behavior>).
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	new_arith = 2
	new_bin_pt = 17
	new_width = 18
	old_arith = 2
	old_bin_pt = 25
	old_width = 26
	overflow = 1
	quantization = 3
Entity <convert_pipeline.1> analyzed. Unit <convert_pipeline.1> generated.

Analyzing Entity <pol1_in1_coeffs_entity_c8afea88ae> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 85829: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 85829: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 85829: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <pol1_in1_coeffs_entity_c8afea88ae> analyzed. Unit <pol1_in1_coeffs_entity_c8afea88ae> generated.

Analyzing generic Entity <xldelay.21> in library <work> (Architecture <behavior>).
	latency = 5
	reg_retiming = 0
	reset = 0
	width = 1
Entity <xldelay.21> analyzed. Unit <xldelay.21> generated.

Analyzing generic Entity <synth_reg.22> in library <work> (Architecture <structural>).
	latency = 5
	width = 1
Entity <synth_reg.22> analyzed. Unit <synth_reg.22> generated.

Analyzing generic Entity <srl17e.22> in library <work> (Architecture <structural>).
	latency = 5
	width = 1
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.22> analyzed. Unit <srl17e.22> generated.

Analyzing generic Entity <xldelay.22> in library <work> (Architecture <behavior>).
	latency = 5
	reg_retiming = 0
	reset = 0
	width = 8
Entity <xldelay.22> analyzed. Unit <xldelay.22> generated.

Analyzing generic Entity <synth_reg.23> in library <work> (Architecture <structural>).
	latency = 5
	width = 8
Entity <synth_reg.23> analyzed. Unit <synth_reg.23> generated.

Analyzing generic Entity <srl17e.23> in library <work> (Architecture <structural>).
	latency = 5
	width = 8
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.23> analyzed. Unit <srl17e.23> generated.

Analyzing generic Entity <xldelay.23> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 3
Entity <xldelay.23> analyzed. Unit <xldelay.23> generated.

Analyzing generic Entity <synth_reg.24> in library <work> (Architecture <structural>).
	latency = 1
	width = 3
Entity <synth_reg.24> analyzed. Unit <synth_reg.24> generated.

Analyzing generic Entity <srl17e.24> in library <work> (Architecture <structural>).
	latency = 1
	width = 3
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.24> analyzed. Unit <srl17e.24> generated.

Analyzing generic Entity <xlsprom_c09f12_01.2> in library <work> (Architecture <behavior>).
	c_address_width = 3
	c_width = 18
	core_name0 = "bmg_72_7923a80e2a3186d3"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp13.core_instance13> in unit <xlsprom_c09f12_01.2>.
Entity <xlsprom_c09f12_01.2> analyzed. Unit <xlsprom_c09f12_01.2> generated.

Analyzing generic Entity <xlsprom_c09f12_01.3> in library <work> (Architecture <behavior>).
	c_address_width = 3
	c_width = 18
	core_name0 = "bmg_72_22ecfdf9c708a18d"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp14.core_instance14> in unit <xlsprom_c09f12_01.3>.
Entity <xlsprom_c09f12_01.3> analyzed. Unit <xlsprom_c09f12_01.3> generated.

Analyzing Entity <pol1_in1_first_tap_entity_5927e1c3d2> in library <work> (Architecture <structural>).
Entity <pol1_in1_first_tap_entity_5927e1c3d2> analyzed. Unit <pol1_in1_first_tap_entity_5927e1c3d2> generated.

Analyzing Entity <delay_bram_entity_7dc358dce0> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 86010: Unconnected input port 'up' of component 'xlcounter_limit_c09f12_01' is tied to default value.
Entity <delay_bram_entity_7dc358dce0> analyzed. Unit <delay_bram_entity_7dc358dce0> generated.

Analyzing generic Entity <xlspram_c09f12_01.4> in library <work> (Architecture <behavior>).
	c_address_width = 3
	c_width = 8
	core_name0 = "bmg_72_b673a6c277a0b565"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp6.core_instance6> in unit <xlspram_c09f12_01.4>.
Entity <xlspram_c09f12_01.4> analyzed. Unit <xlspram_c09f12_01.4> generated.

Analyzing generic Entity <synth_reg.31> in library <work> (Architecture <structural>).
	latency = 1
	width = 8
Entity <synth_reg.31> analyzed. Unit <synth_reg.31> generated.

Analyzing generic Entity <srl17e.31> in library <work> (Architecture <structural>).
	latency = 1
	width = 8
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.31> analyzed. Unit <srl17e.31> generated.

Analyzing Entity <mult_4fae336f61> in library <work> (Architecture <behavior>).
Entity <mult_4fae336f61> analyzed. Unit <mult_4fae336f61> generated.

Analyzing Entity <reinterpret_4389dc89bf> in library <work> (Architecture <behavior>).
Entity <reinterpret_4389dc89bf> analyzed. Unit <reinterpret_4389dc89bf> generated.

Analyzing Entity <pol1_in1_last_tap_entity_ca67f62992> in library <work> (Architecture <structural>).
Entity <pol1_in1_last_tap_entity_ca67f62992> analyzed. Unit <pol1_in1_last_tap_entity_ca67f62992> generated.

Analyzing Entity <pol1_in2_coeffs_entity_7f5932e35b> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 86297: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 86297: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 86297: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <pol1_in2_coeffs_entity_7f5932e35b> analyzed. Unit <pol1_in2_coeffs_entity_7f5932e35b> generated.

Analyzing generic Entity <xlsprom_c09f12_01.4> in library <work> (Architecture <behavior>).
	c_address_width = 3
	c_width = 18
	core_name0 = "bmg_72_def2631b070914b0"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp15.core_instance15> in unit <xlsprom_c09f12_01.4>.
Entity <xlsprom_c09f12_01.4> analyzed. Unit <xlsprom_c09f12_01.4> generated.

Analyzing generic Entity <xlsprom_c09f12_01.5> in library <work> (Architecture <behavior>).
	c_address_width = 3
	c_width = 18
	core_name0 = "bmg_72_bf7d8227d376109b"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp16.core_instance16> in unit <xlsprom_c09f12_01.5>.
Entity <xlsprom_c09f12_01.5> analyzed. Unit <xlsprom_c09f12_01.5> generated.

Analyzing Entity <pol1_in2_first_tap_entity_54cafea8b2> in library <work> (Architecture <structural>).
Entity <pol1_in2_first_tap_entity_54cafea8b2> analyzed. Unit <pol1_in2_first_tap_entity_54cafea8b2> generated.

Analyzing Entity <pol1_in2_last_tap_entity_3d20e72b5f> in library <work> (Architecture <structural>).
Entity <pol1_in2_last_tap_entity_3d20e72b5f> analyzed. Unit <pol1_in2_last_tap_entity_3d20e72b5f> generated.

Analyzing Entity <pol1_in3_coeffs_entity_37d644e242> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 86637: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 86637: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 86637: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <pol1_in3_coeffs_entity_37d644e242> analyzed. Unit <pol1_in3_coeffs_entity_37d644e242> generated.

Analyzing generic Entity <xlsprom_c09f12_01.6> in library <work> (Architecture <behavior>).
	c_address_width = 3
	c_width = 18
	core_name0 = "bmg_72_82d7e698d6cd5771"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp17.core_instance17> in unit <xlsprom_c09f12_01.6>.
Entity <xlsprom_c09f12_01.6> analyzed. Unit <xlsprom_c09f12_01.6> generated.

Analyzing generic Entity <xlsprom_c09f12_01.7> in library <work> (Architecture <behavior>).
	c_address_width = 3
	c_width = 18
	core_name0 = "bmg_72_4394a065975be75e"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp18.core_instance18> in unit <xlsprom_c09f12_01.7>.
Entity <xlsprom_c09f12_01.7> analyzed. Unit <xlsprom_c09f12_01.7> generated.

Analyzing Entity <pol1_in4_coeffs_entity_21b114648a> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 86816: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 86816: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 86816: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <pol1_in4_coeffs_entity_21b114648a> analyzed. Unit <pol1_in4_coeffs_entity_21b114648a> generated.

Analyzing generic Entity <xlsprom_c09f12_01.8> in library <work> (Architecture <behavior>).
	c_address_width = 3
	c_width = 18
	core_name0 = "bmg_72_35957677be9347c5"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp19.core_instance19> in unit <xlsprom_c09f12_01.8>.
Entity <xlsprom_c09f12_01.8> analyzed. Unit <xlsprom_c09f12_01.8> generated.

Analyzing generic Entity <xlsprom_c09f12_01.9> in library <work> (Architecture <behavior>).
	c_address_width = 3
	c_width = 18
	core_name0 = "bmg_72_48d0f511ba241493"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp20.core_instance20> in unit <xlsprom_c09f12_01.9>.
Entity <xlsprom_c09f12_01.9> analyzed. Unit <xlsprom_c09f12_01.9> generated.

Analyzing Entity <pol2_in1_coeffs_entity_0ba1f52945> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 86995: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 86995: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 86995: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <pol2_in1_coeffs_entity_0ba1f52945> analyzed. Unit <pol2_in1_coeffs_entity_0ba1f52945> generated.

Analyzing Entity <scale_f01f7ce486> in library <work> (Architecture <behavior>).
Entity <scale_f01f7ce486> analyzed. Unit <scale_f01f7ce486> generated.

Analyzing Entity <x1st_shift_entity_9909f3ebcd> in library <work> (Architecture <structural>).
Entity <x1st_shift_entity_9909f3ebcd> analyzed. Unit <x1st_shift_entity_9909f3ebcd> generated.

Analyzing Entity <delay_0341f7be44> in library <work> (Architecture <behavior>).
Entity <delay_0341f7be44> analyzed. Unit <delay_0341f7be44> generated.

Analyzing Entity <shift_01a2ba5449> in library <work> (Architecture <behavior>).
Entity <shift_01a2ba5449> analyzed. Unit <shift_01a2ba5449> generated.

Analyzing Entity <coarse_delay_entity_14c739abb5> in library <work> (Architecture <structural>).
Entity <coarse_delay_entity_14c739abb5> analyzed. Unit <coarse_delay_entity_14c739abb5> generated.

Analyzing Entity <bus_create1_entity_e610e729f9> in library <work> (Architecture <structural>).
Entity <bus_create1_entity_e610e729f9> analyzed. Unit <bus_create1_entity_e610e729f9> generated.

Analyzing Entity <concat_b3936f83fc> in library <work> (Architecture <behavior>).
Entity <concat_b3936f83fc> analyzed. Unit <concat_b3936f83fc> generated.

Analyzing Entity <bus_create2_entity_72ad0630e7> in library <work> (Architecture <structural>).
Entity <bus_create2_entity_72ad0630e7> analyzed. Unit <bus_create2_entity_72ad0630e7> generated.

Analyzing Entity <cd_tr1_entity_34e6da8a4b> in library <work> (Architecture <structural>).
Entity <cd_tr1_entity_34e6da8a4b> analyzed. Unit <cd_tr1_entity_34e6da8a4b> generated.

Analyzing generic Entity <xlpassthrough> in library <work> (Architecture <passthrough_arch>).
	din_width = 1
	dout_width = 1
Entity <xlpassthrough> analyzed. Unit <xlpassthrough> generated.

Analyzing Entity <delay_3f5b23b538> in library <work> (Architecture <behavior>).
Entity <delay_3f5b23b538> analyzed. Unit <delay_3f5b23b538> generated.

Analyzing generic Entity <xlregister.10> in library <work> (Architecture <behavior>).
	d_width = 48
	init_value = "000000000000000000000000000000000000000000000000"
Entity <xlregister.10> analyzed. Unit <xlregister.10> generated.

Analyzing generic Entity <synth_reg_w_init.11> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "000000000000000000000000000000000000000000000000"
	latency = 1
	width = 48
Entity <synth_reg_w_init.11> analyzed. Unit <synth_reg_w_init.11> generated.

Analyzing generic Entity <single_reg_w_init.11> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "000000000000000000000000000000000000000000000000"
	width = 48
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.11> analyzed. Unit <single_reg_w_init.11> generated.

Analyzing generic Entity <xlregister.11> in library <work> (Architecture <behavior>).
	d_width = 79
	init_value = "0000000000000000000000000000000000000000000000000000000000000000000000000000000"
Entity <xlregister.11> analyzed. Unit <xlregister.11> generated.

Analyzing generic Entity <synth_reg_w_init.12> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0000000000000000000000000000000000000000000000000000000000000000000000000000000"
	latency = 1
	width = 79
Entity <synth_reg_w_init.12> analyzed. Unit <synth_reg_w_init.12> generated.

Analyzing generic Entity <single_reg_w_init.12> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0000000000000000000000000000000000000000000000000000000000000000000000000000000"
	width = 79
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.12> analyzed. Unit <single_reg_w_init.12> generated.

Analyzing Entity <relational_e885809f2f> in library <work> (Architecture <behavior>).
Entity <relational_e885809f2f> analyzed. Unit <relational_e885809f2f> generated.

Analyzing generic Entity <xlslice.74> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 47
	x_width = 48
	y_width = 48
Entity <xlslice.74> analyzed. Unit <xlslice.74> generated.

Analyzing generic Entity <xlslice.75> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 47
	x_width = 64
	y_width = 48
Entity <xlslice.75> analyzed. Unit <xlslice.75> generated.

Analyzing Entity <cd_tr_entity_e556bbeffd> in library <work> (Architecture <structural>).
Entity <cd_tr_entity_e556bbeffd> analyzed. Unit <cd_tr_entity_e556bbeffd> generated.

Analyzing Entity <delay_f78bae76bd> in library <work> (Architecture <behavior>).
Entity <delay_f78bae76bd> analyzed. Unit <delay_f78bae76bd> generated.

Analyzing Entity <concat_c588c5101d> in library <work> (Architecture <behavior>).
Entity <concat_c588c5101d> analyzed. Unit <concat_c588c5101d> generated.

Analyzing Entity <delay_coarse1_entity_3b68014ca9> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 89921: Unconnected input port 'c_in' of component 'xladdsub_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 89921: Unconnected input port 'rst' of component 'xladdsub_c09f12_01' is tied to default value.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 89921: Unconnected output port 'c_out' of component 'xladdsub_c09f12_01'.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 89953: Unconnected input port 'c_in' of component 'xladdsub_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 89953: Unconnected input port 'rst' of component 'xladdsub_c09f12_01' is tied to default value.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 89953: Unconnected output port 'c_out' of component 'xladdsub_c09f12_01'.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 89985: Unconnected input port 'c_in' of component 'xladdsub_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 89985: Unconnected input port 'rst' of component 'xladdsub_c09f12_01' is tied to default value.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 89985: Unconnected output port 'c_out' of component 'xladdsub_c09f12_01'.
Entity <delay_coarse1_entity_3b68014ca9> analyzed. Unit <delay_coarse1_entity_3b68014ca9> generated.

Analyzing generic Entity <xladdsub_c09f12_01.2> in library <work> (Architecture <behavior>).
	a_arith = 1
	a_bin_pt = 0
	a_width = 11
	b_arith = 1
	b_bin_pt = 0
	b_width = 1
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 12
	core_name0 = "addsb_11_0_967e0ec2eea991a6"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 1
	full_s_width = 12
	latency = 0
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 1
	s_bin_pt = 0
	s_width = 12
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 57133: Instantiating black box module <addsb_11_0_967e0ec2eea991a6>.
Entity <xladdsub_c09f12_01.2> analyzed. Unit <xladdsub_c09f12_01.2> generated.

Analyzing Entity <barrel_switcher_entity_2146ed75dc> in library <work> (Architecture <structural>).
Entity <barrel_switcher_entity_2146ed75dc> analyzed. Unit <barrel_switcher_entity_2146ed75dc> generated.

Analyzing generic Entity <xldelay.24> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 2
Entity <xldelay.24> analyzed. Unit <xldelay.24> generated.

Analyzing generic Entity <synth_reg.25> in library <work> (Architecture <structural>).
	latency = 1
	width = 2
Entity <synth_reg.25> analyzed. Unit <synth_reg.25> generated.

Analyzing generic Entity <srl17e.25> in library <work> (Architecture <structural>).
	latency = 1
	width = 2
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.25> analyzed. Unit <srl17e.25> generated.

Analyzing Entity <mux_7f6b7da686> in library <work> (Architecture <behavior>).
Entity <mux_7f6b7da686> analyzed. Unit <mux_7f6b7da686> generated.

Analyzing generic Entity <xlslice.76> in library <work> (Architecture <behavior>).
	new_lsb = 2
	new_msb = 12
	x_width = 13
	y_width = 11
Entity <xlslice.76> analyzed. Unit <xlslice.76> generated.

Analyzing Entity <delay_dp1_entity_524b6d544a> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 89212: Unconnected output port 'douta' of component 'xldpram_c09f12_01'.
Entity <delay_dp1_entity_524b6d544a> analyzed. Unit <delay_dp1_entity_524b6d544a> generated.

Analyzing Entity <addsub_cba407adc0> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_cba407adc0> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_cba407adc0> analyzed. Unit <addsub_cba407adc0> generated.

Analyzing generic Entity <xldpram_c09f12_01.2> in library <work> (Architecture <behavior>).
	c_address_width_a = 11
	c_address_width_b = 11
	c_has_sinita = 0
	c_has_sinitb = 0
	c_width_a = 8
	c_width_b = 8
	core_name0 = "bmg_72_a613d001e124acbe"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xldpram_c09f12_01.2>.
Entity <xldpram_c09f12_01.2> analyzed. Unit <xldpram_c09f12_01.2> generated.

Analyzing Entity <counter_e4b8f9ed4e> in library <work> (Architecture <behavior>).
Entity <counter_e4b8f9ed4e> analyzed. Unit <counter_e4b8f9ed4e> generated.

Analyzing Entity <delay_dp_entity_669e30fc9b> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 89116: Unconnected output port 'douta' of component 'xldpram_c09f12_01'.
Entity <delay_dp_entity_669e30fc9b> analyzed. Unit <delay_dp_entity_669e30fc9b> generated.

Analyzing Entity <addsub_fb71f56222> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_fb71f56222> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_fb71f56222> analyzed. Unit <addsub_fb71f56222> generated.

Analyzing generic Entity <xlregister.12> in library <work> (Architecture <behavior>).
	d_width = 13
	init_value = "0000000000000"
Entity <xlregister.12> analyzed. Unit <xlregister.12> generated.

Analyzing generic Entity <synth_reg_w_init.13> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0000000000000"
	latency = 1
	width = 13
Entity <synth_reg_w_init.13> analyzed. Unit <synth_reg_w_init.13> generated.

Analyzing generic Entity <single_reg_w_init.13> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0000000000000"
	width = 13
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.13> analyzed. Unit <single_reg_w_init.13> generated.

Analyzing generic Entity <xldelay.12> in library <work> (Architecture <behavior>).
	latency = 3
	reg_retiming = 0
	reset = 0
	width = 2
Entity <xldelay.12> analyzed. Unit <xldelay.12> generated.

Analyzing generic Entity <synth_reg.12> in library <work> (Architecture <structural>).
	latency = 3
	width = 2
Entity <synth_reg.12> analyzed. Unit <synth_reg.12> generated.

Analyzing generic Entity <srl17e.12> in library <work> (Architecture <structural>).
	latency = 3
	width = 2
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.12> analyzed. Unit <srl17e.12> generated.

Analyzing Entity <relational_9b3c9652f3> in library <work> (Architecture <behavior>).
Entity <relational_9b3c9652f3> analyzed. Unit <relational_9b3c9652f3> generated.

Analyzing generic Entity <xlslice.77> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 1
	x_width = 13
	y_width = 2
Entity <xlslice.77> analyzed. Unit <xlslice.77> generated.

Analyzing Entity <delay_coarse_entity_afbd97e680> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 89326: Unconnected input port 'c_in' of component 'xladdsub_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 89326: Unconnected input port 'rst' of component 'xladdsub_c09f12_01' is tied to default value.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 89326: Unconnected output port 'c_out' of component 'xladdsub_c09f12_01'.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 89358: Unconnected input port 'c_in' of component 'xladdsub_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 89358: Unconnected input port 'rst' of component 'xladdsub_c09f12_01' is tied to default value.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 89358: Unconnected output port 'c_out' of component 'xladdsub_c09f12_01'.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 89390: Unconnected input port 'c_in' of component 'xladdsub_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 89390: Unconnected input port 'rst' of component 'xladdsub_c09f12_01' is tied to default value.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 89390: Unconnected output port 'c_out' of component 'xladdsub_c09f12_01'.
Entity <delay_coarse_entity_afbd97e680> analyzed. Unit <delay_coarse_entity_afbd97e680> generated.

Analyzing Entity <barrel_switcher_entity_b91f80ea2d> in library <work> (Architecture <structural>).
Entity <barrel_switcher_entity_b91f80ea2d> analyzed. Unit <barrel_switcher_entity_b91f80ea2d> generated.

Analyzing Entity <delay_gen0_entity_b255b8425c> in library <work> (Architecture <structural>).
Entity <delay_gen0_entity_b255b8425c> analyzed. Unit <delay_gen0_entity_b255b8425c> generated.

Analyzing generic Entity <xlconvert.25> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 15
	din_width = 16
	dout_arith = 2
	dout_bin_pt = 30
	dout_width = 31
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.25> analyzed. Unit <xlconvert.25> generated.

Analyzing generic Entity <convert_func_call.24> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 15
	din_width = 16
	dout_arith = 2
	dout_bin_pt = 30
	dout_width = 31
	overflow = 1
	quantization = 1
Entity <convert_func_call.24> analyzed. Unit <convert_func_call.24> generated.

Analyzing generic Entity <xlconvert.26> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 30
	din_width = 45
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 13
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.26> analyzed. Unit <xlconvert.26> generated.

Analyzing generic Entity <convert_func_call.25> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 30
	din_width = 45
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 13
	overflow = 1
	quantization = 1
Entity <convert_func_call.25> analyzed. Unit <convert_func_call.25> generated.

Analyzing Entity <count_parallel_entity_a6b60d1b26> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 90280: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 90280: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 90280: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <count_parallel_entity_a6b60d1b26> analyzed. Unit <count_parallel_entity_a6b60d1b26> generated.

Analyzing Entity <constant_5478175279> in library <work> (Architecture <behavior>).
Entity <constant_5478175279> analyzed. Unit <constant_5478175279> generated.

Analyzing generic Entity <xlcounter_free_c09f12_01.22> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_09a48837e6414c49"
	op_arith = 2
	op_width = 7
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp16.core_instance16> in unit <xlcounter_free_c09f12_01.22>.
Entity <xlcounter_free_c09f12_01.22> analyzed. Unit <xlcounter_free_c09f12_01.22> generated.

Analyzing Entity <relational_1497de3985> in library <work> (Architecture <behavior>).
Entity <relational_1497de3985> analyzed. Unit <relational_1497de3985> generated.

Analyzing Entity <delay_67ef71f6b4> in library <work> (Architecture <behavior>).
Entity <delay_67ef71f6b4> analyzed. Unit <delay_67ef71f6b4> generated.

Analyzing Entity <delay_calc_entity_10677dac44> in library <work> (Architecture <structural>).
Entity <delay_calc_entity_10677dac44> analyzed. Unit <delay_calc_entity_10677dac44> generated.

Analyzing Entity <addsub_ebbe1ebacf> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_ebbe1ebacf> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_ebbe1ebacf> analyzed. Unit <addsub_ebbe1ebacf> generated.

Analyzing generic Entity <xlregister.15> in library <work> (Architecture <behavior>).
	d_width = 45
	init_value = "000000000000000000000000000000000000000000000"
Entity <xlregister.15> analyzed. Unit <xlregister.15> generated.

Analyzing generic Entity <synth_reg_w_init.17> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "000000000000000000000000000000000000000000000"
	latency = 1
	width = 45
Entity <synth_reg_w_init.17> analyzed. Unit <synth_reg_w_init.17> generated.

Analyzing generic Entity <single_reg_w_init.17> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "000000000000000000000000000000000000000000000"
	width = 45
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.17> analyzed. Unit <single_reg_w_init.17> generated.

Analyzing generic Entity <xlregister.16> in library <work> (Architecture <behavior>).
	d_width = 31
	init_value = "0000000000000000000000000000000"
Entity <xlregister.16> analyzed. Unit <xlregister.16> generated.

Analyzing generic Entity <synth_reg_w_init.18> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0000000000000000000000000000000"
	latency = 1
	width = 31
Entity <synth_reg_w_init.18> analyzed. Unit <synth_reg_w_init.18> generated.

Analyzing generic Entity <single_reg_w_init.18> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0000000000000000000000000000000"
	width = 31
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.18> analyzed. Unit <single_reg_w_init.18> generated.

Analyzing Entity <mux_e38ddc7597> in library <work> (Architecture <behavior>).
Entity <mux_e38ddc7597> analyzed. Unit <mux_e38ddc7597> generated.

Analyzing Entity <shift_d09007e5f5> in library <work> (Architecture <behavior>).
Entity <shift_d09007e5f5> analyzed. Unit <shift_d09007e5f5> generated.

Analyzing Entity <phase_calc_entity_54fee359a8> in library <work> (Architecture <structural>).
Entity <phase_calc_entity_54fee359a8> analyzed. Unit <phase_calc_entity_54fee359a8> generated.

Analyzing Entity <reinterpret_4ddae7a67c> in library <work> (Architecture <behavior>).
Entity <reinterpret_4ddae7a67c> analyzed. Unit <reinterpret_4ddae7a67c> generated.

Analyzing Entity <reinterpret_151459306d> in library <work> (Architecture <behavior>).
Entity <reinterpret_151459306d> analyzed. Unit <reinterpret_151459306d> generated.

Analyzing generic Entity <xlslice.66> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 30
	x_width = 31
	y_width = 31
Entity <xlslice.66> analyzed. Unit <xlslice.66> generated.

Analyzing generic Entity <xlslice.78> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 15
	x_width = 16
	y_width = 16
Entity <xlslice.78> analyzed. Unit <xlslice.78> generated.

Analyzing generic Entity <xlslice.37> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 15
	x_width = 79
	y_width = 16
Entity <xlslice.37> analyzed. Unit <xlslice.37> generated.

Analyzing generic Entity <xlslice.38> in library <work> (Architecture <behavior>).
	new_lsb = 16
	new_msb = 31
	x_width = 79
	y_width = 16
Entity <xlslice.38> analyzed. Unit <xlslice.38> generated.

Analyzing generic Entity <xlslice.39> in library <work> (Architecture <behavior>).
	new_lsb = 32
	new_msb = 46
	x_width = 79
	y_width = 15
Entity <xlslice.39> analyzed. Unit <xlslice.39> generated.

Analyzing Entity <concat_cab3ba8c97> in library <work> (Architecture <behavior>).
Entity <concat_cab3ba8c97> analyzed. Unit <concat_cab3ba8c97> generated.

Analyzing Entity <concat_d01593648d> in library <work> (Architecture <behavior>).
Entity <concat_d01593648d> analyzed. Unit <concat_d01593648d> generated.

Analyzing Entity <concat_6964870821> in library <work> (Architecture <behavior>).
Entity <concat_6964870821> analyzed. Unit <concat_6964870821> generated.

Analyzing Entity <concat_55c7ba900f> in library <work> (Architecture <behavior>).
Entity <concat_55c7ba900f> analyzed. Unit <concat_55c7ba900f> generated.

Analyzing Entity <concat_7d5080ab25> in library <work> (Architecture <behavior>).
Entity <concat_7d5080ab25> analyzed. Unit <concat_7d5080ab25> generated.

Analyzing Entity <constant_6293007044> in library <work> (Architecture <behavior>).
Entity <constant_6293007044> analyzed. Unit <constant_6293007044> generated.

Analyzing Entity <constant_963ed6358a> in library <work> (Architecture <behavior>).
Entity <constant_963ed6358a> analyzed. Unit <constant_963ed6358a> generated.

Analyzing Entity <constant_a1d3429a21> in library <work> (Architecture <behavior>).
Entity <constant_a1d3429a21> analyzed. Unit <constant_a1d3429a21> generated.

Analyzing Entity <constant_37567836aa> in library <work> (Architecture <behavior>).
Entity <constant_37567836aa> analyzed. Unit <constant_37567836aa> generated.

Analyzing Entity <constant_61027e1056> in library <work> (Architecture <behavior>).
Entity <constant_61027e1056> analyzed. Unit <constant_61027e1056> generated.

Analyzing Entity <convert_entity_c5755984be> in library <work> (Architecture <structural>).
Entity <convert_entity_c5755984be> analyzed. Unit <convert_entity_c5755984be> generated.

Analyzing Entity <mux_cc70926354> in library <work> (Architecture <behavior>).
Entity <mux_cc70926354> analyzed. Unit <mux_cc70926354> generated.

Analyzing generic Entity <xlcounter_free_c09f12_01.1> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_ed472a6d5a5cb515"
	op_arith = 1
	op_width = 32
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp33.core_instance33> in unit <xlcounter_free_c09f12_01.1>.
Entity <xlcounter_free_c09f12_01.1> analyzed. Unit <xlcounter_free_c09f12_01.1> generated.

Analyzing generic Entity <xlcounter_free_c09f12_01.2> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_904cce14b13b282e"
	op_arith = 1
	op_width = 31
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp34.core_instance34> in unit <xlcounter_free_c09f12_01.2>.
Entity <xlcounter_free_c09f12_01.2> analyzed. Unit <xlcounter_free_c09f12_01.2> generated.

Analyzing generic Entity <xlcounter_free_c09f12_01.3> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_ecb560ca58503876"
	op_arith = 1
	op_width = 12
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp17.core_instance17> in unit <xlcounter_free_c09f12_01.3>.
Entity <xlcounter_free_c09f12_01.3> analyzed. Unit <xlcounter_free_c09f12_01.3> generated.

Analyzing Entity <ct_tvg_entity_81cd2f878e> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 91339: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 91339: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 91339: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <ct_tvg_entity_81cd2f878e> analyzed. Unit <ct_tvg_entity_81cd2f878e> generated.

Analyzing generic Entity <xlconvert.3> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 12
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 16
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.3> analyzed. Unit <xlconvert.3> generated.

Analyzing generic Entity <convert_func_call.3> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 12
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 16
	overflow = 1
	quantization = 1
Entity <convert_func_call.3> analyzed. Unit <convert_func_call.3> generated.

Analyzing Entity <mux_0aaa3afba6> in library <work> (Architecture <behavior>).
Entity <mux_0aaa3afba6> analyzed. Unit <mux_0aaa3afba6> generated.

Analyzing Entity <decat0_entity_2340466183> in library <work> (Architecture <structural>).
Entity <decat0_entity_2340466183> analyzed. Unit <decat0_entity_2340466183> generated.

Analyzing Entity <delay_9f02caa990> in library <work> (Architecture <behavior>).
Entity <delay_9f02caa990> analyzed. Unit <delay_9f02caa990> generated.

Analyzing Entity <delay100_entity_f5402d4afa> in library <work> (Architecture <structural>).
Entity <delay100_entity_f5402d4afa> analyzed. Unit <delay100_entity_f5402d4afa> generated.

Analyzing Entity <delay10_entity_8181a66134> in library <work> (Architecture <structural>).
Entity <delay10_entity_8181a66134> analyzed. Unit <delay10_entity_8181a66134> generated.

Analyzing Entity <delay11_entity_c2a06abd76> in library <work> (Architecture <structural>).
Entity <delay11_entity_c2a06abd76> analyzed. Unit <delay11_entity_c2a06abd76> generated.

Analyzing Entity <delay_2940aaa0cf> in library <work> (Architecture <behavior>).
Entity <delay_2940aaa0cf> analyzed. Unit <delay_2940aaa0cf> generated.

Analyzing Entity <delay_672d2b8d1e> in library <work> (Architecture <behavior>).
Entity <delay_672d2b8d1e> analyzed. Unit <delay_672d2b8d1e> generated.

Analyzing Entity <delay_a5c036284d> in library <work> (Architecture <behavior>).
Entity <delay_a5c036284d> analyzed. Unit <delay_a5c036284d> generated.

Analyzing Entity <delay_a8953e790b> in library <work> (Architecture <behavior>).
Entity <delay_a8953e790b> analyzed. Unit <delay_a8953e790b> generated.

Analyzing Entity <delay3_entity_1a1c4e6264> in library <work> (Architecture <structural>).
Entity <delay3_entity_1a1c4e6264> analyzed. Unit <delay3_entity_1a1c4e6264> generated.

Analyzing generic Entity <xlregister.4> in library <work> (Architecture <behavior>).
	d_width = 64
	init_value = "0000000000000000000000000000000000000000000000000000000000000000"
Entity <xlregister.4> analyzed. Unit <xlregister.4> generated.

Analyzing generic Entity <synth_reg_w_init.5> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0000000000000000000000000000000000000000000000000000000000000000"
	latency = 1
	width = 64
Entity <synth_reg_w_init.5> analyzed. Unit <synth_reg_w_init.5> generated.

Analyzing generic Entity <single_reg_w_init.5> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0000000000000000000000000000000000000000000000000000000000000000"
	width = 64
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.5> analyzed. Unit <single_reg_w_init.5> generated.

Analyzing Entity <delay_e2d047c154> in library <work> (Architecture <behavior>).
Entity <delay_e2d047c154> analyzed. Unit <delay_e2d047c154> generated.

Analyzing Entity <delay4_entity_dd35b94c7d> in library <work> (Architecture <structural>).
Entity <delay4_entity_dd35b94c7d> analyzed. Unit <delay4_entity_dd35b94c7d> generated.

Analyzing generic Entity <xlregister.5> in library <work> (Architecture <behavior>).
	d_width = 8
	init_value = "00000000"
Entity <xlregister.5> analyzed. Unit <xlregister.5> generated.

Analyzing generic Entity <synth_reg_w_init.6> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "00000000"
	latency = 1
	width = 8
Entity <synth_reg_w_init.6> analyzed. Unit <synth_reg_w_init.6> generated.

Analyzing generic Entity <single_reg_w_init.6> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "00000000"
	width = 8
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.6> analyzed. Unit <single_reg_w_init.6> generated.

Analyzing generic Entity <xldelay.1> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 1
Entity <xldelay.1> analyzed. Unit <xldelay.1> generated.

Analyzing generic Entity <synth_reg.1> in library <work> (Architecture <structural>).
	latency = 1
	width = 1
Entity <synth_reg.1> analyzed. Unit <synth_reg.1> generated.

Analyzing generic Entity <srl17e.1> in library <work> (Architecture <structural>).
	latency = 1
	width = 1
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.1> analyzed. Unit <srl17e.1> generated.

Analyzing Entity <edge_detect_entity_cb656284f4> in library <work> (Architecture <structural>).
Entity <edge_detect_entity_cb656284f4> analyzed. Unit <edge_detect_entity_cb656284f4> generated.

Analyzing Entity <logical_dfe2dded7f> in library <work> (Architecture <behavior>).
Entity <logical_dfe2dded7f> analyzed. Unit <logical_dfe2dded7f> generated.

Analyzing Entity <edge_detect1_entity_75cedd2450> in library <work> (Architecture <structural>).
Entity <edge_detect1_entity_75cedd2450> analyzed. Unit <edge_detect1_entity_75cedd2450> generated.

Analyzing Entity <eq0_entity_4c0c77caa2> in library <work> (Architecture <structural>).
Entity <eq0_entity_4c0c77caa2> analyzed. Unit <eq0_entity_4c0c77caa2> generated.

Analyzing Entity <calc_add_entity_2915bb7175> in library <work> (Architecture <structural>).
Entity <calc_add_entity_2915bb7175> analyzed. Unit <calc_add_entity_2915bb7175> generated.

Analyzing Entity <concat_e2aa47955c> in library <work> (Architecture <behavior>).
Entity <concat_e2aa47955c> analyzed. Unit <concat_e2aa47955c> generated.

Analyzing generic Entity <xlslice.79> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 0
	x_width = 12
	y_width = 1
Entity <xlslice.79> analyzed. Unit <xlslice.79> generated.

Analyzing generic Entity <xlslice.80> in library <work> (Architecture <behavior>).
	new_lsb = 1
	new_msb = 11
	x_width = 12
	y_width = 11
Entity <xlslice.80> analyzed. Unit <xlslice.80> generated.

Analyzing Entity <mux_c3e1ddb86e> in library <work> (Architecture <behavior>).
Entity <mux_c3e1ddb86e> analyzed. Unit <mux_c3e1ddb86e> generated.

Analyzing generic Entity <xlconvert.4> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 12
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 12
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.4> analyzed. Unit <xlconvert.4> generated.

Analyzing generic Entity <convert_func_call.4> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 12
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 12
	overflow = 1
	quantization = 1
Entity <convert_func_call.4> analyzed. Unit <convert_func_call.4> generated.

Analyzing Entity <fdfs_entity_063070395a> in library <work> (Architecture <structural>).
Entity <fdfs_entity_063070395a> analyzed. Unit <fdfs_entity_063070395a> generated.

Analyzing Entity <bus_create1_entity_74c8747f81> in library <work> (Architecture <structural>).
Entity <bus_create1_entity_74c8747f81> analyzed. Unit <bus_create1_entity_74c8747f81> generated.

Analyzing Entity <concat_3cc25f9a26> in library <work> (Architecture <behavior>).
Entity <concat_3cc25f9a26> analyzed. Unit <concat_3cc25f9a26> generated.

Analyzing Entity <reinterpret_aa522dcdd3> in library <work> (Architecture <behavior>).
Entity <reinterpret_aa522dcdd3> analyzed. Unit <reinterpret_aa522dcdd3> generated.

Analyzing Entity <bus_create2_entity_86f2416e65> in library <work> (Architecture <structural>).
Entity <bus_create2_entity_86f2416e65> analyzed. Unit <bus_create2_entity_86f2416e65> generated.

Analyzing Entity <concat_4a40e578d7> in library <work> (Architecture <behavior>).
Entity <concat_4a40e578d7> analyzed. Unit <concat_4a40e578d7> generated.

Analyzing Entity <bus_create_entity_4569e4a2f8> in library <work> (Architecture <structural>).
Entity <bus_create_entity_4569e4a2f8> analyzed. Unit <bus_create_entity_4569e4a2f8> generated.

Analyzing Entity <concat_b8ac94cae7> in library <work> (Architecture <behavior>).
Entity <concat_b8ac94cae7> analyzed. Unit <concat_b8ac94cae7> generated.

Analyzing Entity <reinterpret_2b04cd795d> in library <work> (Architecture <behavior>).
Entity <reinterpret_2b04cd795d> analyzed. Unit <reinterpret_2b04cd795d> generated.

Analyzing Entity <concat_a369e00c6b> in library <work> (Architecture <behavior>).
Entity <concat_a369e00c6b> analyzed. Unit <concat_a369e00c6b> generated.

Analyzing generic Entity <xlconvert.6> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 8
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 16
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.6> analyzed. Unit <xlconvert.6> generated.

Analyzing generic Entity <convert_func_call.6> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 8
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 16
	overflow = 1
	quantization = 1
Entity <convert_func_call.6> analyzed. Unit <convert_func_call.6> generated.

Analyzing generic Entity <xldelay.4> in library <work> (Architecture <behavior>).
	latency = 4
	reg_retiming = 0
	reset = 0
	width = 62
Entity <xldelay.4> analyzed. Unit <xldelay.4> generated.

Analyzing generic Entity <synth_reg.4> in library <work> (Architecture <structural>).
	latency = 4
	width = 62
Entity <synth_reg.4> analyzed. Unit <synth_reg.4> generated.

Analyzing generic Entity <srl17e.4> in library <work> (Architecture <structural>).
	latency = 4
	width = 62
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.4> analyzed. Unit <srl17e.4> generated.

Analyzing generic Entity <xldelay.5> in library <work> (Architecture <behavior>).
	latency = 4
	reg_retiming = 0
	reset = 0
	width = 1
Entity <xldelay.5> analyzed. Unit <xldelay.5> generated.

Analyzing generic Entity <synth_reg.5> in library <work> (Architecture <structural>).
	latency = 4
	width = 1
Entity <synth_reg.5> analyzed. Unit <synth_reg.5> generated.

Analyzing generic Entity <srl17e.5> in library <work> (Architecture <structural>).
	latency = 4
	width = 1
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.5> analyzed. Unit <srl17e.5> generated.

Analyzing generic Entity <xldelay.6> in library <work> (Architecture <behavior>).
	latency = 4
	reg_retiming = 0
	reset = 0
	width = 84
Entity <xldelay.6> analyzed. Unit <xldelay.6> generated.

Analyzing generic Entity <synth_reg.6> in library <work> (Architecture <structural>).
	latency = 4
	width = 84
Entity <synth_reg.6> analyzed. Unit <synth_reg.6> generated.

Analyzing generic Entity <srl17e.6> in library <work> (Architecture <structural>).
	latency = 4
	width = 84
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.6> analyzed. Unit <srl17e.6> generated.

Analyzing generic Entity <xldelay.7> in library <work> (Architecture <behavior>).
	latency = 4
	reg_retiming = 0
	reset = 0
	width = 48
Entity <xldelay.7> analyzed. Unit <xldelay.7> generated.

Analyzing generic Entity <synth_reg.7> in library <work> (Architecture <structural>).
	latency = 4
	width = 48
Entity <synth_reg.7> analyzed. Unit <synth_reg.7> generated.

Analyzing generic Entity <srl17e.7> in library <work> (Architecture <structural>).
	latency = 4
	width = 48
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.7> analyzed. Unit <srl17e.7> generated.

Analyzing Entity <delay_gen1_entity_4815715ea8> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 93102: Unconnected input port 'c_in' of component 'xladdsub_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 93102: Unconnected input port 'rst' of component 'xladdsub_c09f12_01' is tied to default value.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 93102: Unconnected output port 'c_out' of component 'xladdsub_c09f12_01'.
Entity <delay_gen1_entity_4815715ea8> analyzed. Unit <delay_gen1_entity_4815715ea8> generated.

Analyzing generic Entity <xladdsub_c09f12_01.3> in library <work> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 18
	a_width = 19
	b_arith = 1
	b_bin_pt = 1
	b_width = 2
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 1
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 21
	core_name0 = "addsb_11_0_6c8b791c8b797704"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 2
	full_s_width = 21
	latency = 1
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 2
	s_bin_pt = 18
	s_width = 21
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 57161: Instantiating black box module <addsb_11_0_6c8b791c8b797704>.
Entity <xladdsub_c09f12_01.3> analyzed. Unit <xladdsub_c09f12_01.3> generated.

Analyzing Entity <concat_526ac5b437> in library <work> (Architecture <behavior>).
Entity <concat_526ac5b437> analyzed. Unit <concat_526ac5b437> generated.

Analyzing generic Entity <xlconvert_pipeline.2> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 18
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 30
	dout_width = 31
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	overflow = 1
	quantization = 2
Entity <xlconvert_pipeline.2> analyzed. Unit <xlconvert_pipeline.2> generated.

Analyzing generic Entity <convert_pipeline.2> in library <work> (Architecture <behavior>).
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	new_arith = 2
	new_bin_pt = 30
	new_width = 31
	old_arith = 1
	old_bin_pt = 18
	old_width = 18
	overflow = 1
	quantization = 2
Entity <convert_pipeline.2> analyzed. Unit <convert_pipeline.2> generated.

Analyzing generic Entity <synth_reg.27> in library <work> (Architecture <structural>).
	latency = 1
	width = 31
Entity <synth_reg.27> analyzed. Unit <synth_reg.27> generated.

Analyzing generic Entity <srl17e.27> in library <work> (Architecture <structural>).
	latency = 1
	width = 31
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.27> analyzed. Unit <srl17e.27> generated.

Analyzing generic Entity <xlconvert.27> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 15
	din_width = 16
	dout_arith = 2
	dout_bin_pt = 18
	dout_width = 19
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.27> analyzed. Unit <xlconvert.27> generated.

Analyzing generic Entity <convert_func_call.26> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 15
	din_width = 16
	dout_arith = 2
	dout_bin_pt = 18
	dout_width = 19
	overflow = 1
	quantization = 1
Entity <convert_func_call.26> analyzed. Unit <convert_func_call.26> generated.

Analyzing generic Entity <xlconvert_pipeline.3> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 18
	din_width = 21
	dout_arith = 2
	dout_bin_pt = 18
	dout_width = 19
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	overflow = 1
	quantization = 1
Entity <xlconvert_pipeline.3> analyzed. Unit <xlconvert_pipeline.3> generated.

Analyzing generic Entity <convert_pipeline.3> in library <work> (Architecture <behavior>).
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	new_arith = 2
	new_bin_pt = 18
	new_width = 19
	old_arith = 2
	old_bin_pt = 18
	old_width = 21
	overflow = 1
	quantization = 1
Entity <convert_pipeline.3> analyzed. Unit <convert_pipeline.3> generated.

Analyzing generic Entity <synth_reg.8> in library <work> (Architecture <structural>).
	latency = 1
	width = 19
Entity <synth_reg.8> analyzed. Unit <synth_reg.8> generated.

Analyzing generic Entity <srl17e.8> in library <work> (Architecture <structural>).
	latency = 1
	width = 19
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.8> analyzed. Unit <srl17e.8> generated.

Analyzing generic Entity <xlconvert_pipeline.4> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 18
	din_width = 33
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 13
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	overflow = 1
	quantization = 1
Entity <xlconvert_pipeline.4> analyzed. Unit <xlconvert_pipeline.4> generated.

Analyzing generic Entity <convert_pipeline.4> in library <work> (Architecture <behavior>).
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	new_arith = 1
	new_bin_pt = 0
	new_width = 13
	old_arith = 1
	old_bin_pt = 18
	old_width = 33
	overflow = 1
	quantization = 1
Entity <convert_pipeline.4> analyzed. Unit <convert_pipeline.4> generated.

Analyzing generic Entity <synth_reg.20> in library <work> (Architecture <structural>).
	latency = 1
	width = 13
Entity <synth_reg.20> analyzed. Unit <synth_reg.20> generated.

Analyzing generic Entity <srl17e.20> in library <work> (Architecture <structural>).
	latency = 1
	width = 13
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.20> analyzed. Unit <srl17e.20> generated.

Analyzing Entity <delay_a72614a86a> in library <work> (Architecture <behavior>).
Entity <delay_a72614a86a> analyzed. Unit <delay_a72614a86a> generated.

Analyzing Entity <delay_calc_entity_7a6c9a8503> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 92085: Unconnected input port 'c_in' of component 'xladdsub_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 92085: Unconnected input port 'rst' of component 'xladdsub_c09f12_01' is tied to default value.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 92085: Unconnected output port 'c_out' of component 'xladdsub_c09f12_01'.
Entity <delay_calc_entity_7a6c9a8503> analyzed. Unit <delay_calc_entity_7a6c9a8503> generated.

Analyzing generic Entity <xladdsub_c09f12_01.7> in library <work> (Architecture <behavior>).
	a_arith = 1
	a_bin_pt = 18
	a_width = 33
	b_arith = 2
	b_bin_pt = 18
	b_width = 19
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 1
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 35
	core_name0 = "addsb_11_0_defe95552cb97446"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 1
	full_s_arith = 2
	full_s_width = 35
	latency = 2
	mode = 1
	overflow = 2
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 1
	s_bin_pt = 18
	s_width = 31
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 57141: Instantiating black box module <addsb_11_0_defe95552cb97446>.
Entity <xladdsub_c09f12_01.7> analyzed. Unit <xladdsub_c09f12_01.7> generated.

Analyzing generic Entity <xlregister.17> in library <work> (Architecture <behavior>).
	d_width = 33
	init_value = "000000000000000000000000000000000"
Entity <xlregister.17> analyzed. Unit <xlregister.17> generated.

Analyzing generic Entity <synth_reg_w_init.19> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "000000000000000000000000000000000"
	latency = 1
	width = 33
Entity <synth_reg_w_init.19> analyzed. Unit <synth_reg_w_init.19> generated.

Analyzing generic Entity <single_reg_w_init.19> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "000000000000000000000000000000000"
	width = 33
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.19> analyzed. Unit <single_reg_w_init.19> generated.

Analyzing generic Entity <xlregister.18> in library <work> (Architecture <behavior>).
	d_width = 19
	init_value = "0000000000000000000"
Entity <xlregister.18> analyzed. Unit <xlregister.18> generated.

Analyzing generic Entity <synth_reg_w_init.20> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0000000000000000000"
	latency = 1
	width = 19
Entity <synth_reg_w_init.20> analyzed. Unit <synth_reg_w_init.20> generated.

Analyzing generic Entity <single_reg_w_init.20> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0000000000000000000"
	width = 19
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.20> analyzed. Unit <single_reg_w_init.20> generated.

Analyzing Entity <mux_b6870799b4> in library <work> (Architecture <behavior>).
Entity <mux_b6870799b4> analyzed. Unit <mux_b6870799b4> generated.

Analyzing Entity <shift_3d704f15bd> in library <work> (Architecture <behavior>).
Entity <shift_3d704f15bd> analyzed. Unit <shift_3d704f15bd> generated.

Analyzing Entity <mux_b17283bd96> in library <work> (Architecture <behavior>).
Entity <mux_b17283bd96> analyzed. Unit <mux_b17283bd96> generated.

Analyzing Entity <negate_f54e9c0929> in library <work> (Architecture <behavior>).
Entity <negate_f54e9c0929> analyzed. Unit <negate_f54e9c0929> generated.

Analyzing Entity <shift_6a984f7b1f> in library <work> (Architecture <behavior>).
Entity <shift_6a984f7b1f> analyzed. Unit <shift_6a984f7b1f> generated.

Analyzing Entity <shift_23cc8d0234> in library <work> (Architecture <behavior>).
Entity <shift_23cc8d0234> analyzed. Unit <shift_23cc8d0234> generated.

Analyzing Entity <phase_calc_entity_8299f5efce> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 92269: Unconnected input port 'c_in' of component 'xladdsub_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 92269: Unconnected input port 'rst' of component 'xladdsub_c09f12_01' is tied to default value.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 92269: Unconnected output port 'c_out' of component 'xladdsub_c09f12_01'.
Entity <phase_calc_entity_8299f5efce> analyzed. Unit <phase_calc_entity_8299f5efce> generated.

Analyzing generic Entity <xladdsub_c09f12_01.8> in library <work> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 18
	a_width = 19
	b_arith = 2
	b_bin_pt = 18
	b_width = 19
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 1
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 20
	core_name0 = "addsb_11_0_b5c2f0e20381feb6"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 1
	full_s_arith = 2
	full_s_width = 20
	latency = 2
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 2
	s_bin_pt = 18
	s_width = 19
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 57151: Instantiating black box module <addsb_11_0_b5c2f0e20381feb6>.
Entity <xladdsub_c09f12_01.8> analyzed. Unit <xladdsub_c09f12_01.8> generated.

Analyzing Entity <delay_3f880447cf> in library <work> (Architecture <behavior>).
Entity <delay_3f880447cf> analyzed. Unit <delay_3f880447cf> generated.

Analyzing Entity <mux_9d74770856> in library <work> (Architecture <behavior>).
Entity <mux_9d74770856> analyzed. Unit <mux_9d74770856> generated.

Analyzing generic Entity <xlregister.7> in library <work> (Architecture <behavior>).
	d_width = 16
	init_value = "0000000000000000"
Entity <xlregister.7> analyzed. Unit <xlregister.7> generated.

Analyzing generic Entity <synth_reg_w_init.8> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0000000000000000"
	latency = 1
	width = 16
Entity <synth_reg_w_init.8> analyzed. Unit <synth_reg_w_init.8> generated.

Analyzing generic Entity <single_reg_w_init.8> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0000000000000000"
	width = 16
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.8> analyzed. Unit <single_reg_w_init.8> generated.

Analyzing generic Entity <xlslice.81> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 17
	x_width = 33
	y_width = 18
Entity <xlslice.81> analyzed. Unit <xlslice.81> generated.

Analyzing Entity <subsystem1_entity_cd73c7f9cc> in library <work> (Architecture <structural>).
Entity <subsystem1_entity_cd73c7f9cc> analyzed. Unit <subsystem1_entity_cd73c7f9cc> generated.

Analyzing generic Entity <xlslice.122> in library <work> (Architecture <behavior>).
	new_lsb = 21
	new_msb = 82
	x_width = 84
	y_width = 62
Entity <xlslice.122> analyzed. Unit <xlslice.122> generated.

Analyzing generic Entity <xlslice.123> in library <work> (Architecture <behavior>).
	new_lsb = 1
	new_msb = 20
	x_width = 84
	y_width = 20
Entity <xlslice.123> analyzed. Unit <xlslice.123> generated.

Analyzing Entity <delay_gen_entity_5337c180f8> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 92525: Unconnected input port 'c_in' of component 'xladdsub_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 92525: Unconnected input port 'rst' of component 'xladdsub_c09f12_01' is tied to default value.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 92525: Unconnected output port 'c_out' of component 'xladdsub_c09f12_01'.
Entity <delay_gen_entity_5337c180f8> analyzed. Unit <delay_gen_entity_5337c180f8> generated.

Analyzing Entity <subsystem1_entity_1899c22aea> in library <work> (Architecture <structural>).
Entity <subsystem1_entity_1899c22aea> analyzed. Unit <subsystem1_entity_1899c22aea> generated.

Analyzing generic Entity <xlslice.124> in library <work> (Architecture <behavior>).
	new_lsb = 83
	new_msb = 83
	x_width = 84
	y_width = 1
Entity <xlslice.124> analyzed. Unit <xlslice.124> generated.

Analyzing generic Entity <xlslice.125> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 0
	x_width = 84
	y_width = 1
Entity <xlslice.125> analyzed. Unit <xlslice.125> generated.

Analyzing Entity <expand_data_in_entity_d5d71b9bb1> in library <work> (Architecture <structural>).
Entity <expand_data_in_entity_d5d71b9bb1> analyzed. Unit <expand_data_in_entity_d5d71b9bb1> generated.

Analyzing generic Entity <xlslice.82> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 61
	x_width = 124
	y_width = 62
Entity <xlslice.82> analyzed. Unit <xlslice.82> generated.

Analyzing generic Entity <xlslice.83> in library <work> (Architecture <behavior>).
	new_lsb = 62
	new_msb = 123
	x_width = 124
	y_width = 62
Entity <xlslice.83> analyzed. Unit <xlslice.83> generated.

Analyzing Entity <expand_fd0_entity_7384476f9f> in library <work> (Architecture <structural>).
Entity <expand_fd0_entity_7384476f9f> analyzed. Unit <expand_fd0_entity_7384476f9f> generated.

Analyzing Entity <reinterpret_713b6c5d29> in library <work> (Architecture <behavior>).
Entity <reinterpret_713b6c5d29> analyzed. Unit <reinterpret_713b6c5d29> generated.

Analyzing generic Entity <xlslice.84> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 19
	x_width = 85
	y_width = 20
Entity <xlslice.84> analyzed. Unit <xlslice.84> generated.

Analyzing generic Entity <xlslice.85> in library <work> (Architecture <behavior>).
	new_lsb = 20
	new_msb = 20
	x_width = 85
	y_width = 1
Entity <xlslice.85> analyzed. Unit <xlslice.85> generated.

Analyzing generic Entity <xlslice.86> in library <work> (Architecture <behavior>).
	new_lsb = 21
	new_msb = 21
	x_width = 85
	y_width = 1
Entity <xlslice.86> analyzed. Unit <xlslice.86> generated.

Analyzing generic Entity <xlslice.87> in library <work> (Architecture <behavior>).
	new_lsb = 22
	new_msb = 83
	x_width = 85
	y_width = 62
Entity <xlslice.87> analyzed. Unit <xlslice.87> generated.

Analyzing generic Entity <xlslice.88> in library <work> (Architecture <behavior>).
	new_lsb = 84
	new_msb = 84
	x_width = 85
	y_width = 1
Entity <xlslice.88> analyzed. Unit <xlslice.88> generated.

Analyzing Entity <fd_fs1_entity_17caded306> in library <work> (Architecture <structural>).
Entity <fd_fs1_entity_17caded306> analyzed. Unit <fd_fs1_entity_17caded306> generated.

Analyzing Entity <c_to_ri_entity_6fb343188d> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_6fb343188d> analyzed. Unit <c_to_ri_entity_6fb343188d> generated.

Analyzing Entity <reinterpret_76541f1bde> in library <work> (Architecture <behavior>).
Entity <reinterpret_76541f1bde> analyzed. Unit <reinterpret_76541f1bde> generated.

Analyzing generic Entity <xlslice.126> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 30
	x_width = 62
	y_width = 31
Entity <xlslice.126> analyzed. Unit <xlslice.126> generated.

Analyzing generic Entity <xlslice.127> in library <work> (Architecture <behavior>).
	new_lsb = 31
	new_msb = 61
	x_width = 62
	y_width = 31
Entity <xlslice.127> analyzed. Unit <xlslice.127> generated.

Analyzing Entity <cmult_4bit_hdl_entity_e90bbbc122> in library <work> (Architecture <structural>).
Entity <cmult_4bit_hdl_entity_e90bbbc122> analyzed. Unit <cmult_4bit_hdl_entity_e90bbbc122> generated.

Analyzing Entity <mult_7b9bb0537a> in library <work> (Architecture <behavior>).
Entity <mult_7b9bb0537a> analyzed. Unit <mult_7b9bb0537a> generated.

Analyzing Entity <addsub_477aaa5f1a> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_477aaa5f1a> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_477aaa5f1a> analyzed. Unit <addsub_477aaa5f1a> generated.

Analyzing Entity <addsub_c7967a888a> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_c7967a888a> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_c7967a888a> analyzed. Unit <addsub_c7967a888a> generated.

Analyzing generic Entity <xlconvert_pipeline.5> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 34
	din_width = 50
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 31
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 2
	overflow = 1
	quantization = 3
Entity <xlconvert_pipeline.5> analyzed. Unit <xlconvert_pipeline.5> generated.

Analyzing generic Entity <convert_pipeline.5> in library <work> (Architecture <behavior>).
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 2
	new_arith = 2
	new_bin_pt = 17
	new_width = 31
	old_arith = 2
	old_bin_pt = 34
	old_width = 50
	overflow = 1
	quantization = 3
Entity <convert_pipeline.5> analyzed. Unit <convert_pipeline.5> generated.

Analyzing generic Entity <synth_reg.28> in library <work> (Architecture <structural>).
	latency = 1
	width = 35
Entity <synth_reg.28> analyzed. Unit <synth_reg.28> generated.

Analyzing generic Entity <srl17e.28> in library <work> (Architecture <structural>).
	latency = 1
	width = 35
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.28> analyzed. Unit <srl17e.28> generated.

Analyzing generic Entity <xlconvert_pipeline.6> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 30
	din_width = 52
	dout_arith = 2
	dout_bin_pt = 9
	dout_width = 10
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	overflow = 1
	quantization = 2
Entity <xlconvert_pipeline.6> analyzed. Unit <xlconvert_pipeline.6> generated.

Analyzing generic Entity <convert_pipeline.6> in library <work> (Architecture <behavior>).
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 1
	new_arith = 2
	new_bin_pt = 9
	new_width = 10
	old_arith = 2
	old_bin_pt = 30
	old_width = 52
	overflow = 1
	quantization = 2
Entity <convert_pipeline.6> analyzed. Unit <convert_pipeline.6> generated.

Analyzing Entity <delay_ca228dec41> in library <work> (Architecture <behavior>).
Entity <delay_ca228dec41> analyzed. Unit <delay_ca228dec41> generated.

Analyzing Entity <delay_46b7175e0f> in library <work> (Architecture <behavior>).
Entity <delay_46b7175e0f> analyzed. Unit <delay_46b7175e0f> generated.

Analyzing Entity <polynomial0_entity_feade403d2> in library <work> (Architecture <structural>).
Entity <polynomial0_entity_feade403d2> analyzed. Unit <polynomial0_entity_feade403d2> generated.

Analyzing Entity <delay_ed64862f6f> in library <work> (Architecture <behavior>).
Entity <delay_ed64862f6f> analyzed. Unit <delay_ed64862f6f> generated.

Analyzing Entity <mult_edcb97cd50> in library <work> (Architecture <behavior>).
Entity <mult_edcb97cd50> analyzed. Unit <mult_edcb97cd50> generated.

Analyzing Entity <addsub_09d6c96f59> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_09d6c96f59> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_09d6c96f59> analyzed. Unit <addsub_09d6c96f59> generated.

Analyzing Entity <reinterpret_e2e786e1ed> in library <work> (Architecture <behavior>).
Entity <reinterpret_e2e786e1ed> analyzed. Unit <reinterpret_e2e786e1ed> generated.

Analyzing Entity <ri_to_c_entity_c73e85e8c5> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_c73e85e8c5> analyzed. Unit <ri_to_c_entity_c73e85e8c5> generated.

Analyzing Entity <concat_94729ef7e0> in library <work> (Architecture <behavior>).
Entity <concat_94729ef7e0> analyzed. Unit <concat_94729ef7e0> generated.

Analyzing Entity <reinterpret_64ddc4af5e> in library <work> (Architecture <behavior>).
Entity <reinterpret_64ddc4af5e> analyzed. Unit <reinterpret_64ddc4af5e> generated.

Analyzing Entity <sincos0_entity_3fdc663e3b> in library <work> (Architecture <structural>).
Entity <sincos0_entity_3fdc663e3b> analyzed. Unit <sincos0_entity_3fdc663e3b> generated.

Analyzing generic Entity <xlsprom_c09f12_01.10> in library <work> (Architecture <behavior>).
	c_address_width = 10
	c_width = 18
	core_name0 = "bmg_72_321d886e2c47e239"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp21.core_instance21> in unit <xlsprom_c09f12_01.10>.
Entity <xlsprom_c09f12_01.10> analyzed. Unit <xlsprom_c09f12_01.10> generated.

Analyzing generic Entity <xlsprom_c09f12_01.11> in library <work> (Architecture <behavior>).
	c_address_width = 10
	c_width = 18
	core_name0 = "bmg_72_dc97d51467d52108"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp22.core_instance22> in unit <xlsprom_c09f12_01.11>.
Entity <xlsprom_c09f12_01.11> analyzed. Unit <xlsprom_c09f12_01.11> generated.

Analyzing Entity <fd_fs_entity_fa00e52681> in library <work> (Architecture <structural>).
Entity <fd_fs_entity_fa00e52681> analyzed. Unit <fd_fs_entity_fa00e52681> generated.

Analyzing Entity <concat_32afb77cd2> in library <work> (Architecture <behavior>).
Entity <concat_32afb77cd2> analyzed. Unit <concat_32afb77cd2> generated.

Analyzing Entity <delay_4ce33ca7e7> in library <work> (Architecture <behavior>).
Entity <delay_4ce33ca7e7> analyzed. Unit <delay_4ce33ca7e7> generated.

Analyzing Entity <delay_ef6ec19213> in library <work> (Architecture <behavior>).
Entity <delay_ef6ec19213> analyzed. Unit <delay_ef6ec19213> generated.

Analyzing Entity <polynomial0_entity_23243560fe> in library <work> (Architecture <structural>).
Entity <polynomial0_entity_23243560fe> analyzed. Unit <polynomial0_entity_23243560fe> generated.

Analyzing Entity <delay_8826f087e1> in library <work> (Architecture <behavior>).
Entity <delay_8826f087e1> analyzed. Unit <delay_8826f087e1> generated.

Analyzing Entity <sincos0_entity_764418d801> in library <work> (Architecture <structural>).
Entity <sincos0_entity_764418d801> analyzed. Unit <sincos0_entity_764418d801> generated.

Analyzing Entity <fd_fs_tvg0_entity_3f83eaa054> in library <work> (Architecture <structural>).
Entity <fd_fs_tvg0_entity_3f83eaa054> analyzed. Unit <fd_fs_tvg0_entity_3f83eaa054> generated.

Analyzing Entity <bus_create2_entity_d651c0183c> in library <work> (Architecture <structural>).
Entity <bus_create2_entity_d651c0183c> analyzed. Unit <bus_create2_entity_d651c0183c> generated.

Analyzing Entity <concat_24b7d1333f> in library <work> (Architecture <behavior>).
Entity <concat_24b7d1333f> analyzed. Unit <concat_24b7d1333f> generated.

Analyzing Entity <reinterpret_3cfe81c7ab> in library <work> (Architecture <behavior>).
Entity <reinterpret_3cfe81c7ab> analyzed. Unit <reinterpret_3cfe81c7ab> generated.

Analyzing Entity <constant_bc7a810978> in library <work> (Architecture <behavior>).
Entity <constant_bc7a810978> analyzed. Unit <constant_bc7a810978> generated.

Analyzing Entity <constant_e89402c81f> in library <work> (Architecture <behavior>).
Entity <constant_e89402c81f> analyzed. Unit <constant_e89402c81f> generated.

Analyzing generic Entity <xldelay.14> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 48
Entity <xldelay.14> analyzed. Unit <xldelay.14> generated.

Analyzing generic Entity <synth_reg.14> in library <work> (Architecture <structural>).
	latency = 1
	width = 48
Entity <synth_reg.14> analyzed. Unit <synth_reg.14> generated.

Analyzing generic Entity <srl17e.14> in library <work> (Architecture <structural>).
	latency = 1
	width = 48
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.14> analyzed. Unit <srl17e.14> generated.

Analyzing Entity <exp_data_entity_6025422bec> in library <work> (Architecture <structural>).
Entity <exp_data_entity_6025422bec> analyzed. Unit <exp_data_entity_6025422bec> generated.

Analyzing generic Entity <xlslice.128> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 21
	x_width = 84
	y_width = 22
Entity <xlslice.128> analyzed. Unit <xlslice.128> generated.

Analyzing Entity <mux_66ff556d13> in library <work> (Architecture <behavior>).
Entity <mux_66ff556d13> analyzed. Unit <mux_66ff556d13> generated.

Analyzing Entity <mux_e5741dcde9> in library <work> (Architecture <behavior>).
Entity <mux_e5741dcde9> analyzed. Unit <mux_e5741dcde9> generated.

Analyzing Entity <ri_to_c_entity_f27e34b719> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_f27e34b719> analyzed. Unit <ri_to_c_entity_f27e34b719> generated.

Analyzing Entity <fd_fs_tvg1_entity_864661c217> in library <work> (Architecture <structural>).
Entity <fd_fs_tvg1_entity_864661c217> analyzed. Unit <fd_fs_tvg1_entity_864661c217> generated.

Analyzing Entity <fd_local_time_entity_fd1d59e087> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 95070: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 95070: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 95070: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <fd_local_time_entity_fd1d59e087> analyzed. Unit <fd_local_time_entity_fd1d59e087> generated.

Analyzing generic Entity <xlcounter_free_c09f12_01.13> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_9407b84ef10719d1"
	op_arith = 1
	op_width = 48
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp18.core_instance18> in unit <xlcounter_free_c09f12_01.13>.
Entity <xlcounter_free_c09f12_01.13> analyzed. Unit <xlcounter_free_c09f12_01.13> generated.

Analyzing Entity <fd_tr0_entity_ff3cd11b73> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 95204: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 95204: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 95204: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 95219: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 95219: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 95219: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <fd_tr0_entity_ff3cd11b73> analyzed. Unit <fd_tr0_entity_ff3cd11b73> generated.

Analyzing generic Entity <xlcounter_free_c09f12_01.14> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_4df07e1ba68d0c6e"
	op_arith = 1
	op_width = 8
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp19.core_instance19> in unit <xlcounter_free_c09f12_01.14>.
Entity <xlcounter_free_c09f12_01.14> analyzed. Unit <xlcounter_free_c09f12_01.14> generated.

Analyzing Entity <delay_3e300ae6bb> in library <work> (Architecture <behavior>).
Entity <delay_3e300ae6bb> analyzed. Unit <delay_3e300ae6bb> generated.

Analyzing Entity <fd_tr1_entity_b3b52905a2> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 95550: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 95550: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 95550: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 95565: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 95565: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 95565: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <fd_tr1_entity_b3b52905a2> analyzed. Unit <fd_tr1_entity_b3b52905a2> generated.

Analyzing Entity <delay_8aef8ddb97> in library <work> (Architecture <behavior>).
Entity <delay_8aef8ddb97> analyzed. Unit <delay_8aef8ddb97> generated.

Analyzing generic Entity <xlslice.44> in library <work> (Architecture <behavior>).
	new_lsb = 63
	new_msb = 78
	x_width = 79
	y_width = 16
Entity <xlslice.44> analyzed. Unit <xlslice.44> generated.

Analyzing generic Entity <xlslice.45> in library <work> (Architecture <behavior>).
	new_lsb = 47
	new_msb = 62
	x_width = 79
	y_width = 16
Entity <xlslice.45> analyzed. Unit <xlslice.45> generated.

Analyzing Entity <tvg_tr_entity_1f329b553b> in library <work> (Architecture <structural>).
Entity <tvg_tr_entity_1f329b553b> analyzed. Unit <tvg_tr_entity_1f329b553b> generated.

Analyzing Entity <fine_entity_d92fd9f38e> in library <work> (Architecture <structural>).
Entity <fine_entity_d92fd9f38e> analyzed. Unit <fine_entity_d92fd9f38e> generated.

Analyzing Entity <buffer_entity_f07faed274> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 96879: Unconnected output port 'douta' of component 'xldpram_c09f12_01'.
Entity <buffer_entity_f07faed274> analyzed. Unit <buffer_entity_f07faed274> generated.

Analyzing Entity <armed_sync_entity_c4620211ad> in library <work> (Architecture <structural>).
Entity <armed_sync_entity_c4620211ad> analyzed. Unit <armed_sync_entity_c4620211ad> generated.

Analyzing generic Entity <xldpram_c09f12_01.1> in library <work> (Architecture <behavior>).
	c_address_width_a = 12
	c_address_width_b = 12
	c_has_sinita = 0
	c_has_sinitb = 0
	c_width_a = 72
	c_width_b = 72
	core_name0 = "bmg_72_3bc6d5a32af9b138"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xldpram_c09f12_01.1>.
Entity <xldpram_c09f12_01.1> analyzed. Unit <xldpram_c09f12_01.1> generated.

Analyzing Entity <counter_e63924e4e7> in library <work> (Architecture <behavior>).
Entity <counter_e63924e4e7> analyzed. Unit <counter_e63924e4e7> generated.

Analyzing Entity <constant_9b805894ff> in library <work> (Architecture <behavior>).
Entity <constant_9b805894ff> analyzed. Unit <constant_9b805894ff> generated.

Analyzing Entity <constant_6d93c28b86> in library <work> (Architecture <behavior>).
Entity <constant_6d93c28b86> analyzed. Unit <constant_6d93c28b86> generated.

Analyzing Entity <constant_68d110842c> in library <work> (Architecture <behavior>).
Entity <constant_68d110842c> analyzed. Unit <constant_68d110842c> generated.

Analyzing generic Entity <xlconvert.28> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 10
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 16
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.28> analyzed. Unit <xlconvert.28> generated.

Analyzing generic Entity <convert_func_call.27> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 10
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 16
	overflow = 1
	quantization = 1
Entity <convert_func_call.27> analyzed. Unit <convert_func_call.27> generated.

Analyzing Entity <counter_779ff41485> in library <work> (Architecture <behavior>).
Entity <counter_779ff41485> analyzed. Unit <counter_779ff41485> generated.

Analyzing Entity <relational_a0c795533c> in library <work> (Architecture <behavior>).
Entity <relational_a0c795533c> analyzed. Unit <relational_a0c795533c> generated.

Analyzing Entity <relational_36ed515732> in library <work> (Architecture <behavior>).
Entity <relational_36ed515732> analyzed. Unit <relational_36ed515732> generated.

Analyzing generic Entity <xlslice.91> in library <work> (Architecture <behavior>).
	new_lsb = 1
	new_msb = 15
	x_width = 16
	y_width = 15
Entity <xlslice.91> analyzed. Unit <xlslice.91> generated.

Analyzing Entity <bus_create11_entity_ed14098eb6> in library <work> (Architecture <structural>).
Entity <bus_create11_entity_ed14098eb6> analyzed. Unit <bus_create11_entity_ed14098eb6> generated.

Analyzing Entity <concat_12f835c970> in library <work> (Architecture <behavior>).
Entity <concat_12f835c970> analyzed. Unit <concat_12f835c970> generated.

Analyzing Entity <reinterpret_28b9ecc6fc> in library <work> (Architecture <behavior>).
Entity <reinterpret_28b9ecc6fc> analyzed. Unit <reinterpret_28b9ecc6fc> generated.

Analyzing Entity <bus_expand1_entity_70a99f462b> in library <work> (Architecture <structural>).
Entity <bus_expand1_entity_70a99f462b> analyzed. Unit <bus_expand1_entity_70a99f462b> generated.

Analyzing generic Entity <xlslice.92> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 35
	x_width = 72
	y_width = 36
Entity <xlslice.92> analyzed. Unit <xlslice.92> generated.

Analyzing generic Entity <xlslice.93> in library <work> (Architecture <behavior>).
	new_lsb = 36
	new_msb = 71
	x_width = 72
	y_width = 36
Entity <xlslice.93> analyzed. Unit <xlslice.93> generated.

Analyzing Entity <concat_17f3248be4> in library <work> (Architecture <behavior>).
Entity <concat_17f3248be4> analyzed. Unit <concat_17f3248be4> generated.

Analyzing generic Entity <xlconvert.7> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 21
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 64
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.7> analyzed. Unit <xlconvert.7> generated.

Analyzing generic Entity <convert_func_call.7> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 0
	din_width = 21
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 64
	overflow = 1
	quantization = 1
Entity <convert_func_call.7> analyzed. Unit <convert_func_call.7> generated.

Analyzing generic Entity <xlconvert.8> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 20
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 64
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.8> analyzed. Unit <xlconvert.8> generated.

Analyzing generic Entity <convert_func_call.8> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 0
	din_width = 20
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 64
	overflow = 1
	quantization = 1
Entity <convert_func_call.8> analyzed. Unit <convert_func_call.8> generated.

Analyzing generic Entity <xlconvert.9> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 124
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 128
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.9> analyzed. Unit <xlconvert.9> generated.

Analyzing generic Entity <convert_func_call.9> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 124
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 128
	overflow = 1
	quantization = 1
Entity <convert_func_call.9> analyzed. Unit <convert_func_call.9> generated.

Analyzing Entity <delay_bbdca7d4e2> in library <work> (Architecture <behavior>).
Entity <delay_bbdca7d4e2> analyzed. Unit <delay_bbdca7d4e2> generated.

Analyzing Entity <indexgen_entity_9d60342707> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 97255: Unconnected input port 'c_in' of component 'xladdsub_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 97255: Unconnected input port 'rst' of component 'xladdsub_c09f12_01' is tied to default value.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 97255: Unconnected output port 'c_out' of component 'xladdsub_c09f12_01'.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 97287: Unconnected input port 'c_in' of component 'xladdsub_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 97287: Unconnected input port 'rst' of component 'xladdsub_c09f12_01' is tied to default value.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 97287: Unconnected output port 'c_out' of component 'xladdsub_c09f12_01'.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 97319: Unconnected input port 'c_in' of component 'xladdsub_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 97319: Unconnected input port 'rst' of component 'xladdsub_c09f12_01' is tied to default value.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 97319: Unconnected output port 'c_out' of component 'xladdsub_c09f12_01'.
Entity <indexgen_entity_9d60342707> analyzed. Unit <indexgen_entity_9d60342707> generated.

Analyzing generic Entity <xladdsub_c09f12_01.4> in library <work> (Architecture <behavior>).
	a_arith = 1
	a_bin_pt = 0
	a_width = 20
	b_arith = 2
	b_bin_pt = 0
	b_width = 21
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 22
	core_name0 = "addsb_11_0_607fe0700100c715"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 2
	full_s_width = 22
	latency = 0
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 2
	s_bin_pt = 0
	s_width = 22
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 57171: Instantiating black box module <addsb_11_0_607fe0700100c715>.
Entity <xladdsub_c09f12_01.4> analyzed. Unit <xladdsub_c09f12_01.4> generated.

Analyzing generic Entity <xladdsub_c09f12_01.5> in library <work> (Architecture <behavior>).
	a_arith = 1
	a_bin_pt = 0
	a_width = 12
	b_arith = 2
	b_bin_pt = 0
	b_width = 21
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 22
	core_name0 = "addsb_11_0_607fe0700100c715"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 2
	full_s_width = 22
	latency = 0
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 2
	s_bin_pt = 0
	s_width = 22
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 57171: Instantiating black box module <addsb_11_0_607fe0700100c715>.
Entity <xladdsub_c09f12_01.5> analyzed. Unit <xladdsub_c09f12_01.5> generated.

Analyzing generic Entity <xladdsub_c09f12_01.6> in library <work> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 0
	a_width = 21
	b_arith = 1
	b_bin_pt = 0
	b_width = 21
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 0
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 23
	core_name0 = "addsb_11_0_cdd18bba176b5e77"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	full_s_arith = 2
	full_s_width = 23
	latency = 0
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 2
	s_bin_pt = 0
	s_width = 23
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 57179: Instantiating black box module <addsb_11_0_cdd18bba176b5e77>.
Entity <xladdsub_c09f12_01.6> analyzed. Unit <xladdsub_c09f12_01.6> generated.

Analyzing Entity <concat_db62c09dea> in library <work> (Architecture <behavior>).
Entity <concat_db62c09dea> analyzed. Unit <concat_db62c09dea> generated.

Analyzing Entity <constant_5df6a9ace6> in library <work> (Architecture <behavior>).
Entity <constant_5df6a9ace6> analyzed. Unit <constant_5df6a9ace6> generated.

Analyzing Entity <constant_fd28b32bf8> in library <work> (Architecture <behavior>).
Entity <constant_fd28b32bf8> analyzed. Unit <constant_fd28b32bf8> generated.

Analyzing Entity <constant_ac675e5b18> in library <work> (Architecture <behavior>).
Entity <constant_ac675e5b18> analyzed. Unit <constant_ac675e5b18> generated.

Analyzing Entity <constant_03e4098635> in library <work> (Architecture <behavior>).
Entity <constant_03e4098635> analyzed. Unit <constant_03e4098635> generated.

Analyzing generic Entity <xlconvert.29> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 23
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 20
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.29> analyzed. Unit <xlconvert.29> generated.

Analyzing generic Entity <convert_func_call.28> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 0
	din_width = 23
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 20
	overflow = 1
	quantization = 1
Entity <convert_func_call.28> analyzed. Unit <convert_func_call.28> generated.

Analyzing generic Entity <xlconvert.30> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 21
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 20
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.30> analyzed. Unit <xlconvert.30> generated.

Analyzing generic Entity <convert_func_call.29> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 0
	din_width = 21
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 20
	overflow = 1
	quantization = 1
Entity <convert_func_call.29> analyzed. Unit <convert_func_call.29> generated.

Analyzing generic Entity <xlconvert.31> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 10
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 8
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.31> analyzed. Unit <xlconvert.31> generated.

Analyzing generic Entity <convert_func_call.30> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 10
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 8
	overflow = 1
	quantization = 1
Entity <convert_func_call.30> analyzed. Unit <convert_func_call.30> generated.

Analyzing generic Entity <xlconvert.32> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 22
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 21
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.32> analyzed. Unit <xlconvert.32> generated.

Analyzing generic Entity <convert_func_call.31> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 0
	din_width = 22
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 21
	overflow = 1
	quantization = 1
Entity <convert_func_call.31> analyzed. Unit <convert_func_call.31> generated.

Analyzing Entity <delay_2dc2e1c046> in library <work> (Architecture <behavior>).
Entity <delay_2dc2e1c046> analyzed. Unit <delay_2dc2e1c046> generated.

Analyzing Entity <mux_5b0d4156a2> in library <work> (Architecture <behavior>).
Entity <mux_5b0d4156a2> analyzed. Unit <mux_5b0d4156a2> generated.

Analyzing Entity <relational_72dd42448d> in library <work> (Architecture <behavior>).
Entity <relational_72dd42448d> analyzed. Unit <relational_72dd42448d> generated.

Analyzing Entity <mux_6203b36850> in library <work> (Architecture <behavior>).
Entity <mux_6203b36850> analyzed. Unit <mux_6203b36850> generated.

Analyzing Entity <pfb_fir_async1_entity_179eba1a8c> in library <work> (Architecture <structural>).
Entity <pfb_fir_async1_entity_179eba1a8c> analyzed. Unit <pfb_fir_async1_entity_179eba1a8c> generated.

Analyzing Entity <pol1_in1_coeffs_entity_bc8c92e227> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 97588: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 97588: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 97588: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <pol1_in1_coeffs_entity_bc8c92e227> analyzed. Unit <pol1_in1_coeffs_entity_bc8c92e227> generated.

Analyzing Entity <concat_8e53793314> in library <work> (Architecture <behavior>).
Entity <concat_8e53793314> analyzed. Unit <concat_8e53793314> generated.

Analyzing generic Entity <xlcounter_free_c09f12_01.23> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_99cfda0476972b76"
	op_arith = 1
	op_width = 11
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp20.core_instance20> in unit <xlcounter_free_c09f12_01.23>.
Entity <xlcounter_free_c09f12_01.23> analyzed. Unit <xlcounter_free_c09f12_01.23> generated.

Analyzing generic Entity <xldelay.26> in library <work> (Architecture <behavior>).
	latency = 5
	reg_retiming = 0
	reset = 0
	width = 36
Entity <xldelay.26> analyzed. Unit <xldelay.26> generated.

Analyzing generic Entity <synth_reg.29> in library <work> (Architecture <structural>).
	latency = 5
	width = 36
Entity <synth_reg.29> analyzed. Unit <synth_reg.29> generated.

Analyzing generic Entity <srl17e.29> in library <work> (Architecture <structural>).
	latency = 5
	width = 36
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.29> analyzed. Unit <srl17e.29> generated.

Analyzing generic Entity <xldelay.27> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 11
Entity <xldelay.27> analyzed. Unit <xldelay.27> generated.

Analyzing generic Entity <synth_reg.30> in library <work> (Architecture <structural>).
	latency = 1
	width = 11
Entity <synth_reg.30> analyzed. Unit <synth_reg.30> generated.

Analyzing generic Entity <srl17e.30> in library <work> (Architecture <structural>).
	latency = 1
	width = 11
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.30> analyzed. Unit <srl17e.30> generated.

Analyzing generic Entity <xlsprom_c09f12_01.12> in library <work> (Architecture <behavior>).
	c_address_width = 11
	c_width = 8
	core_name0 = "bmg_72_804e79c102c84f5c"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp23.core_instance23> in unit <xlsprom_c09f12_01.12>.
Entity <xlsprom_c09f12_01.12> analyzed. Unit <xlsprom_c09f12_01.12> generated.

Analyzing generic Entity <xlsprom_c09f12_01.13> in library <work> (Architecture <behavior>).
	c_address_width = 11
	c_width = 8
	core_name0 = "bmg_72_043bb11b7d009cca"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp24.core_instance24> in unit <xlsprom_c09f12_01.13>.
Entity <xlsprom_c09f12_01.13> analyzed. Unit <xlsprom_c09f12_01.13> generated.

Analyzing Entity <pol1_in1_last_tap_entity_c58d5bf7f0> in library <work> (Architecture <structural>).
Entity <pol1_in1_last_tap_entity_c58d5bf7f0> analyzed. Unit <pol1_in1_last_tap_entity_c58d5bf7f0> generated.

Analyzing Entity <mult_1f4d330bcc> in library <work> (Architecture <behavior>).
Entity <mult_1f4d330bcc> analyzed. Unit <mult_1f4d330bcc> generated.

Analyzing Entity <pfb_add_tree_async_entity_591571284b> in library <work> (Architecture <structural>).
Entity <pfb_add_tree_async_entity_591571284b> analyzed. Unit <pfb_add_tree_async_entity_591571284b> generated.

Analyzing Entity <adder_tree1_entity_4b3dc0964f> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 97768: Unconnected input port 'c_in' of component 'xladdsub_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 97768: Unconnected input port 'rst' of component 'xladdsub_c09f12_01' is tied to default value.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 97768: Unconnected output port 'c_out' of component 'xladdsub_c09f12_01'.
Entity <adder_tree1_entity_4b3dc0964f> analyzed. Unit <adder_tree1_entity_4b3dc0964f> generated.

Analyzing generic Entity <xladdsub_c09f12_01.10> in library <work> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 14
	a_width = 16
	b_arith = 2
	b_bin_pt = 14
	b_width = 16
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 1
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 17
	core_name0 = "addsb_11_0_0b9b6e1cbccbb2be"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 1
	full_s_arith = 2
	full_s_width = 17
	latency = 2
	mode = 1
	overflow = 1
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 2
	s_bin_pt = 14
	s_width = 16
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 57187: Instantiating black box module <addsb_11_0_0b9b6e1cbccbb2be>.
Entity <xladdsub_c09f12_01.10> analyzed. Unit <xladdsub_c09f12_01.10> generated.

Analyzing generic Entity <synth_reg.15> in library <work> (Architecture <structural>).
	latency = 1
	width = 16
Entity <synth_reg.15> analyzed. Unit <synth_reg.15> generated.

Analyzing generic Entity <srl17e.15> in library <work> (Architecture <structural>).
	latency = 1
	width = 16
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.15> analyzed. Unit <srl17e.15> generated.

Analyzing Entity <adder_tree2_entity_bfdc0b6b4c> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 97840: Unconnected input port 'c_in' of component 'xladdsub_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 97840: Unconnected input port 'rst' of component 'xladdsub_c09f12_01' is tied to default value.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 97840: Unconnected output port 'c_out' of component 'xladdsub_c09f12_01'.
Entity <adder_tree2_entity_bfdc0b6b4c> analyzed. Unit <adder_tree2_entity_bfdc0b6b4c> generated.

Analyzing generic Entity <xlconvert_pipeline.7> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 15
	din_width = 16
	dout_arith = 2
	dout_bin_pt = 17
	dout_width = 18
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 2
	overflow = 1
	quantization = 1
Entity <xlconvert_pipeline.7> analyzed. Unit <xlconvert_pipeline.7> generated.

Analyzing generic Entity <convert_pipeline.7> in library <work> (Architecture <behavior>).
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 2
	new_arith = 2
	new_bin_pt = 17
	new_width = 18
	old_arith = 2
	old_bin_pt = 15
	old_width = 16
	overflow = 1
	quantization = 1
Entity <convert_pipeline.7> analyzed. Unit <convert_pipeline.7> generated.

Analyzing Entity <scale_fa7c2ab9f6> in library <work> (Architecture <behavior>).
Entity <scale_fa7c2ab9f6> analyzed. Unit <scale_fa7c2ab9f6> generated.

Analyzing generic Entity <xlslice.101> in library <work> (Architecture <behavior>).
	new_lsb = 48
	new_msb = 63
	x_width = 64
	y_width = 16
Entity <xlslice.101> analyzed. Unit <xlslice.101> generated.

Analyzing generic Entity <xlslice.100> in library <work> (Architecture <behavior>).
	new_lsb = 32
	new_msb = 47
	x_width = 64
	y_width = 16
Entity <xlslice.100> analyzed. Unit <xlslice.100> generated.

Analyzing generic Entity <xlslice.99> in library <work> (Architecture <behavior>).
	new_lsb = 16
	new_msb = 31
	x_width = 64
	y_width = 16
Entity <xlslice.99> analyzed. Unit <xlslice.99> generated.

Analyzing generic Entity <xlslice.98> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 15
	x_width = 64
	y_width = 16
Entity <xlslice.98> analyzed. Unit <xlslice.98> generated.

Analyzing Entity <ri_to_c_entity_21766a8f4a> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_21766a8f4a> analyzed. Unit <ri_to_c_entity_21766a8f4a> generated.

Analyzing Entity <reinterpret_7025463ea8> in library <work> (Architecture <behavior>).
Entity <reinterpret_7025463ea8> analyzed. Unit <reinterpret_7025463ea8> generated.

Analyzing Entity <split_data_entity_23537c7e5f> in library <work> (Architecture <structural>).
Entity <split_data_entity_23537c7e5f> analyzed. Unit <split_data_entity_23537c7e5f> generated.

Analyzing generic Entity <xlslice.172> in library <work> (Architecture <behavior>).
	new_lsb = 20
	new_msb = 27
	x_width = 36
	y_width = 8
Entity <xlslice.172> analyzed. Unit <xlslice.172> generated.

Analyzing generic Entity <xlslice.173> in library <work> (Architecture <behavior>).
	new_lsb = 28
	new_msb = 35
	x_width = 36
	y_width = 8
Entity <xlslice.173> analyzed. Unit <xlslice.173> generated.

Analyzing Entity <pol1_in1_tap1_entity_36567b3995> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 98460: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 98460: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 98460: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <pol1_in1_tap1_entity_36567b3995> analyzed. Unit <pol1_in1_tap1_entity_36567b3995> generated.

Analyzing generic Entity <xldelay.28> in library <work> (Architecture <behavior>).
	latency = 3
	reg_retiming = 0
	reset = 0
	width = 8
Entity <xldelay.28> analyzed. Unit <xldelay.28> generated.

Analyzing generic Entity <synth_reg.32> in library <work> (Architecture <structural>).
	latency = 3
	width = 8
Entity <synth_reg.32> analyzed. Unit <synth_reg.32> generated.

Analyzing generic Entity <srl17e.32> in library <work> (Architecture <structural>).
	latency = 3
	width = 8
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.32> analyzed. Unit <srl17e.32> generated.

Analyzing generic Entity <xlspram_c09f12_01.1> in library <work> (Architecture <behavior>).
	c_address_width = 11
	c_width = 36
	core_name0 = "bmg_72_ddcdd9bb5f78a2a9"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp7.core_instance7> in unit <xlspram_c09f12_01.1>.
Entity <xlspram_c09f12_01.1> analyzed. Unit <xlspram_c09f12_01.1> generated.

Analyzing generic Entity <xlslice.129> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 7
	x_width = 16
	y_width = 8
Entity <xlslice.129> analyzed. Unit <xlslice.129> generated.

Analyzing generic Entity <xlslice.130> in library <work> (Architecture <behavior>).
	new_lsb = 8
	new_msb = 15
	x_width = 16
	y_width = 8
Entity <xlslice.130> analyzed. Unit <xlslice.130> generated.

Analyzing generic Entity <xldelay.29> in library <work> (Architecture <behavior>).
	latency = 3
	reg_retiming = 0
	reset = 0
	width = 32
Entity <xldelay.29> analyzed. Unit <xldelay.29> generated.

Analyzing generic Entity <synth_reg.34> in library <work> (Architecture <structural>).
	latency = 3
	width = 32
Entity <synth_reg.34> analyzed. Unit <synth_reg.34> generated.

Analyzing generic Entity <srl17e.34> in library <work> (Architecture <structural>).
	latency = 3
	width = 32
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.34> analyzed. Unit <srl17e.34> generated.

Analyzing Entity <pol1_in2_coeffs_entity_8d7039447f> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 98660: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 98660: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 98660: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <pol1_in2_coeffs_entity_8d7039447f> analyzed. Unit <pol1_in2_coeffs_entity_8d7039447f> generated.

Analyzing generic Entity <xlsprom_c09f12_01.14> in library <work> (Architecture <behavior>).
	c_address_width = 11
	c_width = 8
	core_name0 = "bmg_72_4f929f931e999067"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp25.core_instance25> in unit <xlsprom_c09f12_01.14>.
Entity <xlsprom_c09f12_01.14> analyzed. Unit <xlsprom_c09f12_01.14> generated.

Analyzing generic Entity <xlsprom_c09f12_01.15> in library <work> (Architecture <behavior>).
	c_address_width = 11
	c_width = 8
	core_name0 = "bmg_72_ba30712f7b147c00"
	latency = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp26.core_instance26> in unit <xlsprom_c09f12_01.15>.
Entity <xlsprom_c09f12_01.15> analyzed. Unit <xlsprom_c09f12_01.15> generated.

Analyzing Entity <pol1_in2_last_tap_entity_ca52ec1650> in library <work> (Architecture <structural>).
Entity <pol1_in2_last_tap_entity_ca52ec1650> analyzed. Unit <pol1_in2_last_tap_entity_ca52ec1650> generated.

Analyzing Entity <pfb_add_tree_async_entity_93c68ef3c8> in library <work> (Architecture <structural>).
Entity <pfb_add_tree_async_entity_93c68ef3c8> analyzed. Unit <pfb_add_tree_async_entity_93c68ef3c8> generated.

Analyzing Entity <pol1_in2_tap1_entity_d877d09e17> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 99151: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 99151: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 99151: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <pol1_in2_tap1_entity_d877d09e17> analyzed. Unit <pol1_in2_tap1_entity_d877d09e17> generated.

Analyzing Entity <sync_generate_entity_533415c247> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 99336: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 99336: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 99336: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <sync_generate_entity_533415c247> analyzed. Unit <sync_generate_entity_533415c247> generated.

Analyzing Entity <constant_c11787fdd1> in library <work> (Architecture <behavior>).
Entity <constant_c11787fdd1> analyzed. Unit <constant_c11787fdd1> generated.

Analyzing generic Entity <xlcounter_free_c09f12_01.7> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_0400b347688ef51a"
	op_arith = 1
	op_width = 32
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp21.core_instance21> in unit <xlcounter_free_c09f12_01.7>.
Entity <xlcounter_free_c09f12_01.7> analyzed. Unit <xlcounter_free_c09f12_01.7> generated.

Analyzing Entity <relational_770e12e4ab> in library <work> (Architecture <behavior>).
Entity <relational_770e12e4ab> analyzed. Unit <relational_770e12e4ab> generated.

Analyzing Entity <xilinx_ffts_entity_8d01634063> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 100169: Unconnected output port 'busy' of component 'xlfast_fourier_transform_a4ad93cf9e09abed368f778cd25f8340'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 100169: Unconnected output port 'edone' of component 'xlfast_fourier_transform_a4ad93cf9e09abed368f778cd25f8340'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 100169: Unconnected output port 'rfd' of component 'xlfast_fourier_transform_a4ad93cf9e09abed368f778cd25f8340'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 100169: Unconnected output port 'xn_index' of component 'xlfast_fourier_transform_a4ad93cf9e09abed368f778cd25f8340'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 100188: Unconnected output port 'busy' of component 'xlfast_fourier_transform_a4ad93cf9e09abed368f778cd25f8340'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 100188: Unconnected output port 'dv' of component 'xlfast_fourier_transform_a4ad93cf9e09abed368f778cd25f8340'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 100188: Unconnected output port 'edone' of component 'xlfast_fourier_transform_a4ad93cf9e09abed368f778cd25f8340'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 100188: Unconnected output port 'rfd' of component 'xlfast_fourier_transform_a4ad93cf9e09abed368f778cd25f8340'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 100188: Unconnected output port 'xk_index' of component 'xlfast_fourier_transform_a4ad93cf9e09abed368f778cd25f8340'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 100188: Unconnected output port 'xn_index' of component 'xlfast_fourier_transform_a4ad93cf9e09abed368f778cd25f8340'.
Entity <xilinx_ffts_entity_8d01634063> analyzed. Unit <xilinx_ffts_entity_8d01634063> generated.

Analyzing Entity <bus_create1_entity_4f50c3e796> in library <work> (Architecture <structural>).
Entity <bus_create1_entity_4f50c3e796> analyzed. Unit <bus_create1_entity_4f50c3e796> generated.

Analyzing Entity <bus_expand_entity_d4648db3a8> in library <work> (Architecture <structural>).
Entity <bus_expand_entity_d4648db3a8> analyzed. Unit <bus_expand_entity_d4648db3a8> generated.

Analyzing generic Entity <xlslice.131> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 17
	x_width = 72
	y_width = 18
Entity <xlslice.131> analyzed. Unit <xlslice.131> generated.

Analyzing generic Entity <xlslice.132> in library <work> (Architecture <behavior>).
	new_lsb = 18
	new_msb = 35
	x_width = 72
	y_width = 18
Entity <xlslice.132> analyzed. Unit <xlslice.132> generated.

Analyzing generic Entity <xlslice.133> in library <work> (Architecture <behavior>).
	new_lsb = 36
	new_msb = 53
	x_width = 72
	y_width = 18
Entity <xlslice.133> analyzed. Unit <xlslice.133> generated.

Analyzing generic Entity <xlslice.134> in library <work> (Architecture <behavior>).
	new_lsb = 54
	new_msb = 71
	x_width = 72
	y_width = 18
Entity <xlslice.134> analyzed. Unit <xlslice.134> generated.

Analyzing Entity <create_sync_entity_c968f2d235> in library <work> (Architecture <structural>).
Entity <create_sync_entity_c968f2d235> analyzed. Unit <create_sync_entity_c968f2d235> generated.

Analyzing Entity <create_xstart_entity_c17e97ae68> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 99915: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 99915: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 99915: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <create_xstart_entity_c17e97ae68> analyzed. Unit <create_xstart_entity_c17e97ae68> generated.

Analyzing Entity <constant_b366689086> in library <work> (Architecture <behavior>).
Entity <constant_b366689086> analyzed. Unit <constant_b366689086> generated.

Analyzing generic Entity <xlcounter_free_c09f12_01.24> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_ccf1a4007466a9ac"
	op_arith = 1
	op_width = 19
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp22.core_instance22> in unit <xlcounter_free_c09f12_01.24>.
Entity <xlcounter_free_c09f12_01.24> analyzed. Unit <xlcounter_free_c09f12_01.24> generated.

Analyzing Entity <relational_6e0a4878aa> in library <work> (Architecture <behavior>).
Entity <relational_6e0a4878aa> analyzed. Unit <relational_6e0a4878aa> generated.

Analyzing Entity <delay_55777e5be4> in library <work> (Architecture <behavior>).
Entity <delay_55777e5be4> analyzed. Unit <delay_55777e5be4> generated.

Analyzing Entity <xlfast_fourier_transform_a4ad93cf9e09abed368f778cd25f8340> in library <work> (Architecture <behavior>).
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 60605: Instantiating black box module <xfft_v7_0_8bfb05e20d13daa5>.
Entity <xlfast_fourier_transform_a4ad93cf9e09abed368f778cd25f8340> analyzed. Unit <xlfast_fourier_transform_a4ad93cf9e09abed368f778cd25f8340> generated.

Analyzing Entity <constant_e3e2bf8850> in library <work> (Architecture <behavior>).
Entity <constant_e3e2bf8850> analyzed. Unit <constant_e3e2bf8850> generated.

Analyzing Entity <constant_7770c5583c> in library <work> (Architecture <behavior>).
Entity <constant_7770c5583c> analyzed. Unit <constant_7770c5583c> generated.

Analyzing Entity <gbe0_entity_a4d9102883> in library <work> (Architecture <structural>).
Entity <gbe0_entity_a4d9102883> analyzed. Unit <gbe0_entity_a4d9102883> generated.

Analyzing generic Entity <xlconvert.10> in library <work> (Architecture <behavior>).
	bool_conversion = 1
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.10> analyzed. Unit <xlconvert.10> generated.

Analyzing generic Entity <xlconvert.11> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 64
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 64
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.11> analyzed. Unit <xlconvert.11> generated.

Analyzing generic Entity <convert_func_call.10> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 64
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 64
	overflow = 1
	quantization = 1
Entity <convert_func_call.10> analyzed. Unit <convert_func_call.10> generated.

Analyzing generic Entity <xlconvert.12> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 16
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.12> analyzed. Unit <xlconvert.12> generated.

Analyzing generic Entity <convert_func_call.11> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 16
	overflow = 1
	quantization = 1
Entity <convert_func_call.11> analyzed. Unit <convert_func_call.11> generated.

Analyzing Entity <gbe_err_entity_4ff5b5b3bc> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 100924: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 100924: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 100924: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 100939: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 100939: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 100939: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 100954: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 100954: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 100954: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <gbe_err_entity_4ff5b5b3bc> analyzed. Unit <gbe_err_entity_4ff5b5b3bc> generated.

Analyzing Entity <constant_473db002f8> in library <work> (Architecture <behavior>).
Entity <constant_473db002f8> analyzed. Unit <constant_473db002f8> generated.

Analyzing Entity <logical_954ee29728> in library <work> (Architecture <behavior>).
Entity <logical_954ee29728> analyzed. Unit <logical_954ee29728> generated.

Analyzing Entity <inverter_e5b38cca3b> in library <work> (Architecture <behavior>).
Entity <inverter_e5b38cca3b> analyzed. Unit <inverter_e5b38cca3b> generated.

Analyzing Entity <katadc0_entity_180325740b> in library <work> (Architecture <structural>).
Entity <katadc0_entity_180325740b> analyzed. Unit <katadc0_entity_180325740b> generated.

Analyzing generic Entity <xlconvert.13> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 14
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 14
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.13> analyzed. Unit <xlconvert.13> generated.

Analyzing generic Entity <convert_func_call.12> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 14
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 14
	overflow = 1
	quantization = 1
Entity <convert_func_call.12> analyzed. Unit <convert_func_call.12> generated.

Analyzing Entity <relational_5d2bc997de> in library <work> (Architecture <behavior>).
Entity <relational_5d2bc997de> analyzed. Unit <relational_5d2bc997de> generated.

Analyzing Entity <concat_e3f217b04f> in library <work> (Architecture <behavior>).
Entity <concat_e3f217b04f> analyzed. Unit <concat_e3f217b04f> generated.

Analyzing Entity <concat_83e473517e> in library <work> (Architecture <behavior>).
Entity <concat_83e473517e> analyzed. Unit <concat_83e473517e> generated.

Analyzing Entity <inverter_62c5f03117> in library <work> (Architecture <behavior>).
Entity <inverter_62c5f03117> analyzed. Unit <inverter_62c5f03117> generated.

Analyzing Entity <inverter_e2b989a05e> in library <work> (Architecture <behavior>).
Entity <inverter_e2b989a05e> analyzed. Unit <inverter_e2b989a05e> generated.

Analyzing generic Entity <xlregister.6> in library <work> (Architecture <behavior>).
	d_width = 15
	init_value = "000000000000000"
Entity <xlregister.6> analyzed. Unit <xlregister.6> generated.

Analyzing generic Entity <synth_reg_w_init.7> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "000000000000000"
	latency = 1
	width = 15
Entity <synth_reg_w_init.7> analyzed. Unit <synth_reg_w_init.7> generated.

Analyzing generic Entity <single_reg_w_init.7> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "000000000000000"
	width = 15
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.7> analyzed. Unit <single_reg_w_init.7> generated.

Analyzing generic Entity <xlslice.46> in library <work> (Architecture <behavior>).
	new_lsb = 7
	new_msb = 7
	x_width = 8
	y_width = 1
Entity <xlslice.46> analyzed. Unit <xlslice.46> generated.

Analyzing generic Entity <xlslice.49> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 13
	x_width = 15
	y_width = 14
Entity <xlslice.49> analyzed. Unit <xlslice.49> generated.

Analyzing generic Entity <xlslice.50> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 6
	x_width = 8
	y_width = 7
Entity <xlslice.50> analyzed. Unit <xlslice.50> generated.

Analyzing Entity <leds_entity_7bfe27f09c> in library <work> (Architecture <structural>).
Entity <leds_entity_7bfe27f09c> analyzed. Unit <leds_entity_7bfe27f09c> generated.

Analyzing Entity <inverter_e4a281cf78> in library <work> (Architecture <behavior>).
Entity <inverter_e4a281cf78> analyzed. Unit <inverter_e4a281cf78> generated.

Analyzing Entity <inverter_6844eee868> in library <work> (Architecture <behavior>).
Entity <inverter_6844eee868> analyzed. Unit <inverter_6844eee868> generated.

Analyzing Entity <mux_1e22c21d05> in library <work> (Architecture <behavior>).
Entity <mux_1e22c21d05> analyzed. Unit <mux_1e22c21d05> generated.

Analyzing Entity <pulse_ext_entity_39d1b29fcf> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 102663: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 102663: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 102663: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <pulse_ext_entity_39d1b29fcf> analyzed. Unit <pulse_ext_entity_39d1b29fcf> generated.

Analyzing Entity <constant_2ae71e3b73> in library <work> (Architecture <behavior>).
Entity <constant_2ae71e3b73> analyzed. Unit <constant_2ae71e3b73> generated.

Analyzing generic Entity <xlcounter_free_c09f12_01.15> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_5175c845ca556d8f"
	op_arith = 1
	op_width = 25
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp26.core_instance26> in unit <xlcounter_free_c09f12_01.15>.
Entity <xlcounter_free_c09f12_01.15> analyzed. Unit <xlcounter_free_c09f12_01.15> generated.

Analyzing Entity <posedge_entity_8c9b4fc2fb> in library <work> (Architecture <structural>).
Entity <posedge_entity_8c9b4fc2fb> analyzed. Unit <posedge_entity_8c9b4fc2fb> generated.

Analyzing Entity <relational_487ac75be9> in library <work> (Architecture <behavior>).
Entity <relational_487ac75be9> analyzed. Unit <relational_487ac75be9> generated.

Analyzing Entity <pulse_ext2_entity_5b77244ab9> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 102735: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 102735: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 102735: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <pulse_ext2_entity_5b77244ab9> analyzed. Unit <pulse_ext2_entity_5b77244ab9> generated.

Analyzing Entity <constant_33835d3375> in library <work> (Architecture <behavior>).
Entity <constant_33835d3375> analyzed. Unit <constant_33835d3375> generated.

Analyzing generic Entity <xlcounter_free_c09f12_01.16> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_9cad7c433fbdcec9"
	op_arith = 1
	op_width = 31
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp27.core_instance27> in unit <xlcounter_free_c09f12_01.16>.
Entity <xlcounter_free_c09f12_01.16> analyzed. Unit <xlcounter_free_c09f12_01.16> generated.

Analyzing Entity <relational_d3a37482f6> in library <work> (Architecture <behavior>).
Entity <relational_d3a37482f6> analyzed. Unit <relational_d3a37482f6> generated.

Analyzing Entity <roach_gpioa0_entity_f5eb6eeb90> in library <work> (Architecture <structural>).
Entity <roach_gpioa0_entity_f5eb6eeb90> analyzed. Unit <roach_gpioa0_entity_f5eb6eeb90> generated.

Analyzing Entity <roach_gpioa_oe_entity_be1a2cf1d1> in library <work> (Architecture <structural>).
Entity <roach_gpioa_oe_entity_be1a2cf1d1> analyzed. Unit <roach_gpioa_oe_entity_be1a2cf1d1> generated.

Analyzing Entity <roach_led0_entity_be9a3489ac> in library <work> (Architecture <structural>).
Entity <roach_led0_entity_be9a3489ac> analyzed. Unit <roach_led0_entity_be9a3489ac> generated.

Analyzing Entity <subsystem_entity_b66990d278> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 102164: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 102164: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 102164: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <subsystem_entity_b66990d278> analyzed. Unit <subsystem_entity_b66990d278> generated.

Analyzing generic Entity <xlcounter_free_c09f12_01.17> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_48e1762367ed2904"
	op_arith = 1
	op_width = 24
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp25.core_instance25> in unit <xlcounter_free_c09f12_01.17>.
Entity <xlcounter_free_c09f12_01.17> analyzed. Unit <xlcounter_free_c09f12_01.17> generated.

Analyzing Entity <led_pulse0_entity_bdaae4e684> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 101842: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 101842: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 101842: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 101857: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 101857: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 101873: Unconnected input port 'up' of component 'xlcounter_limit_c09f12_01' is tied to default value.
Entity <led_pulse0_entity_bdaae4e684> analyzed. Unit <led_pulse0_entity_bdaae4e684> generated.

Analyzing generic Entity <xlcounter_free_c09f12_01.25> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_d98da069fc1111dd"
	op_arith = 1
	op_width = 8
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp24.core_instance24> in unit <xlcounter_free_c09f12_01.25>.
Entity <xlcounter_free_c09f12_01.25> analyzed. Unit <xlcounter_free_c09f12_01.25> generated.

Analyzing generic Entity <xlcounter_limit_c09f12_01.2> in library <work> (Architecture <behavior>).
	cnt_15_0 = 511
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_bc43ff9b02fd1262"
	count_limited = 0
	op_arith = 1
	op_width = 9
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp6.core_instance6> in unit <xlcounter_limit_c09f12_01.2>.
Entity <xlcounter_limit_c09f12_01.2> analyzed. Unit <xlcounter_limit_c09f12_01.2> generated.

Analyzing Entity <freeze_cntr_entity_c607e7b420> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 101728: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 101728: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 101728: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <freeze_cntr_entity_c607e7b420> analyzed. Unit <freeze_cntr_entity_c607e7b420> generated.

Analyzing generic Entity <xlcounter_free_c09f12_01.27> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_0c0d4ef78e6c6aa9"
	op_arith = 1
	op_width = 27
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp23.core_instance23> in unit <xlcounter_free_c09f12_01.27>.
Entity <xlcounter_free_c09f12_01.27> analyzed. Unit <xlcounter_free_c09f12_01.27> generated.

Analyzing generic Entity <xlslice.174> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 25
	x_width = 27
	y_width = 26
Entity <xlslice.174> analyzed. Unit <xlslice.174> generated.

Analyzing generic Entity <xlslice.175> in library <work> (Architecture <behavior>).
	new_lsb = 26
	new_msb = 26
	x_width = 27
	y_width = 1
Entity <xlslice.175> analyzed. Unit <xlslice.175> generated.

Analyzing Entity <relational_ba5c6f1dfc> in library <work> (Architecture <behavior>).
Entity <relational_ba5c6f1dfc> analyzed. Unit <relational_ba5c6f1dfc> generated.

Analyzing generic Entity <xlslice.135> in library <work> (Architecture <behavior>).
	new_lsb = 8
	new_msb = 8
	x_width = 9
	y_width = 1
Entity <xlslice.135> analyzed. Unit <xlslice.135> generated.

Analyzing generic Entity <xlslice.136> in library <work> (Architecture <behavior>).
	new_lsb = 17
	new_msb = 17
	x_width = 26
	y_width = 1
Entity <xlslice.136> analyzed. Unit <xlslice.136> generated.

Analyzing Entity <logical_a6d07705dd> in library <work> (Architecture <behavior>).
Entity <logical_a6d07705dd> analyzed. Unit <logical_a6d07705dd> generated.

Analyzing Entity <logical_80f90b97d0> in library <work> (Architecture <behavior>).
Entity <logical_80f90b97d0> analyzed. Unit <logical_80f90b97d0> generated.

Analyzing Entity <logical_5773759131> in library <work> (Architecture <behavior>).
Entity <logical_5773759131> analyzed. Unit <logical_5773759131> generated.

Analyzing Entity <logical_aacf6e1b0e> in library <work> (Architecture <behavior>).
Entity <logical_aacf6e1b0e> analyzed. Unit <logical_aacf6e1b0e> generated.

Analyzing Entity <logical_444d3f5046> in library <work> (Architecture <behavior>).
Entity <logical_444d3f5046> analyzed. Unit <logical_444d3f5046> generated.

Analyzing Entity <logical_1df98b5f16> in library <work> (Architecture <behavior>).
Entity <logical_1df98b5f16> analyzed. Unit <logical_1df98b5f16> generated.

Analyzing generic Entity <xlslice.13> in library <work> (Architecture <behavior>).
	new_lsb = 1
	new_msb = 1
	x_width = 32
	y_width = 1
Entity <xlslice.13> analyzed. Unit <xlslice.13> generated.

Analyzing Entity <packetiser_entity_38cd0f1979> in library <work> (Architecture <structural>).
Entity <packetiser_entity_38cd0f1979> analyzed. Unit <packetiser_entity_38cd0f1979> generated.

Analyzing Entity <concat_eb40f005cd> in library <work> (Architecture <behavior>).
Entity <concat_eb40f005cd> analyzed. Unit <concat_eb40f005cd> generated.

Analyzing Entity <concat_f4ce182b0d> in library <work> (Architecture <behavior>).
Entity <concat_f4ce182b0d> analyzed. Unit <concat_f4ce182b0d> generated.

Analyzing Entity <concat_114a1e1663> in library <work> (Architecture <behavior>).
Entity <concat_114a1e1663> analyzed. Unit <concat_114a1e1663> generated.

Analyzing Entity <constant_578dda96c6> in library <work> (Architecture <behavior>).
Entity <constant_578dda96c6> analyzed. Unit <constant_578dda96c6> generated.

Analyzing Entity <delay_23f848c85b> in library <work> (Architecture <behavior>).
Entity <delay_23f848c85b> analyzed. Unit <delay_23f848c85b> generated.

Analyzing Entity <counter_7f1bcfc849> in library <work> (Architecture <behavior>).
Entity <counter_7f1bcfc849> analyzed. Unit <counter_7f1bcfc849> generated.

Analyzing Entity <mux_6054a14682> in library <work> (Architecture <behavior>).
Entity <mux_6054a14682> analyzed. Unit <mux_6054a14682> generated.

Analyzing generic Entity <xlslice.51> in library <work> (Architecture <behavior>).
	new_lsb = 5
	new_msb = 16
	x_width = 53
	y_width = 12
Entity <xlslice.51> analyzed. Unit <xlslice.51> generated.

Analyzing generic Entity <xlslice.52> in library <work> (Architecture <behavior>).
	new_lsb = 17
	new_msb = 52
	x_width = 53
	y_width = 36
Entity <xlslice.52> analyzed. Unit <xlslice.52> generated.

Analyzing generic Entity <xlslice.53> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 4
	x_width = 53
	y_width = 5
Entity <xlslice.53> analyzed. Unit <xlslice.53> generated.

Analyzing generic Entity <xlslice.54> in library <work> (Architecture <behavior>).
	new_lsb = 4
	new_msb = 11
	x_width = 12
	y_width = 8
Entity <xlslice.54> analyzed. Unit <xlslice.54> generated.

Analyzing generic Entity <xlslice.55> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 3
	x_width = 12
	y_width = 4
Entity <xlslice.55> analyzed. Unit <xlslice.55> generated.

Analyzing Entity <packetiser_tvg_contiguous_entity_8f915d99f4> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 104111: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 104111: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 104111: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <packetiser_tvg_contiguous_entity_8f915d99f4> analyzed. Unit <packetiser_tvg_contiguous_entity_8f915d99f4> generated.

Analyzing Entity <concat_8ed7cb66cd> in library <work> (Architecture <behavior>).
Entity <concat_8ed7cb66cd> analyzed. Unit <concat_8ed7cb66cd> generated.

Analyzing generic Entity <xlconvert.14> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 12
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.14> analyzed. Unit <xlconvert.14> generated.

Analyzing generic Entity <convert_func_call.13> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 12
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1
Entity <convert_func_call.13> analyzed. Unit <convert_func_call.13> generated.

Analyzing generic Entity <xlconvert.15> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 5
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 16
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.15> analyzed. Unit <xlconvert.15> generated.

Analyzing generic Entity <convert_func_call.14> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 5
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 16
	overflow = 1
	quantization = 1
Entity <convert_func_call.14> analyzed. Unit <convert_func_call.14> generated.

Analyzing generic Entity <xlconvert.16> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 4
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 16
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.16> analyzed. Unit <xlconvert.16> generated.

Analyzing generic Entity <convert_func_call.15> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 4
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 16
	overflow = 1
	quantization = 1
Entity <convert_func_call.15> analyzed. Unit <convert_func_call.15> generated.

Analyzing Entity <mux_fd01d62b53> in library <work> (Architecture <behavior>).
Entity <mux_fd01d62b53> analyzed. Unit <mux_fd01d62b53> generated.

Analyzing generic Entity <xlcounter_free_c09f12_01.9> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_5c141fadd7b08b3b"
	op_arith = 1
	op_width = 17
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp28.core_instance28> in unit <xlcounter_free_c09f12_01.9>.
Entity <xlcounter_free_c09f12_01.9> analyzed. Unit <xlcounter_free_c09f12_01.9> generated.

Analyzing generic Entity <xlslice.56> in library <work> (Architecture <behavior>).
	new_lsb = 5
	new_msb = 8
	x_width = 17
	y_width = 4
Entity <xlslice.56> analyzed. Unit <xlslice.56> generated.

Analyzing generic Entity <xlslice.57> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 4
	x_width = 17
	y_width = 5
Entity <xlslice.57> analyzed. Unit <xlslice.57> generated.

Analyzing generic Entity <xlslice.58> in library <work> (Architecture <behavior>).
	new_lsb = 9
	new_msb = 16
	x_width = 17
	y_width = 8
Entity <xlslice.58> analyzed. Unit <xlslice.58> generated.

Analyzing Entity <qdr_ct_entity_bc79c61df7> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 105741: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 105741: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 105741: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <qdr_ct_entity_bc79c61df7> analyzed. Unit <qdr_ct_entity_bc79c61df7> generated.

Analyzing generic Entity <xlcounter_free_c09f12_01.10> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_d443bc0f2f8ab282"
	op_arith = 1
	op_width = 20
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp30.core_instance30> in unit <xlcounter_free_c09f12_01.10>.
Entity <xlcounter_free_c09f12_01.10> analyzed. Unit <xlcounter_free_c09f12_01.10> generated.

Analyzing Entity <buffer_to_64_entity_dd495b5105> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 104255: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 104255: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 104255: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <buffer_to_64_entity_dd495b5105> analyzed. Unit <buffer_to_64_entity_dd495b5105> generated.

Analyzing Entity <concat_8b51f4067b> in library <work> (Architecture <behavior>).
Entity <concat_8b51f4067b> analyzed. Unit <concat_8b51f4067b> generated.

Analyzing Entity <constant_7ef2258ec8> in library <work> (Architecture <behavior>).
Entity <constant_7ef2258ec8> analyzed. Unit <constant_7ef2258ec8> generated.

Analyzing generic Entity <xldelay.15> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 16
Entity <xldelay.15> analyzed. Unit <xldelay.15> generated.

Analyzing generic Entity <xldelay.16> in library <work> (Architecture <behavior>).
	latency = 3
	reg_retiming = 0
	reset = 0
	width = 16
Entity <xldelay.16> analyzed. Unit <xldelay.16> generated.

Analyzing generic Entity <synth_reg.16> in library <work> (Architecture <structural>).
	latency = 3
	width = 16
Entity <synth_reg.16> analyzed. Unit <synth_reg.16> generated.

Analyzing generic Entity <srl17e.16> in library <work> (Architecture <structural>).
	latency = 3
	width = 16
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.16> analyzed. Unit <srl17e.16> generated.

Analyzing generic Entity <xldelay.18> in library <work> (Architecture <behavior>).
	latency = 2
	reg_retiming = 0
	reset = 0
	width = 16
Entity <xldelay.18> analyzed. Unit <xldelay.18> generated.

Analyzing generic Entity <synth_reg.18> in library <work> (Architecture <structural>).
	latency = 2
	width = 16
Entity <synth_reg.18> analyzed. Unit <synth_reg.18> generated.

Analyzing generic Entity <srl17e.18> in library <work> (Architecture <structural>).
	latency = 2
	width = 16
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.18> analyzed. Unit <srl17e.18> generated.

Analyzing Entity <delay_9bb25f1d93> in library <work> (Architecture <behavior>).
Entity <delay_9bb25f1d93> analyzed. Unit <delay_9bb25f1d93> generated.

Analyzing Entity <mux_66e06093b2> in library <work> (Architecture <behavior>).
Entity <mux_66e06093b2> analyzed. Unit <mux_66e06093b2> generated.

Analyzing generic Entity <xlslice.95> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 15
	x_width = 36
	y_width = 16
Entity <xlslice.95> analyzed. Unit <xlslice.95> generated.

Analyzing generic Entity <xlslice.59> in library <work> (Architecture <behavior>).
	new_lsb = 18
	new_msb = 18
	x_width = 19
	y_width = 1
Entity <xlslice.59> analyzed. Unit <xlslice.59> generated.

Analyzing Entity <bus_create2_entity_7faa65db15> in library <work> (Architecture <structural>).
Entity <bus_create2_entity_7faa65db15> analyzed. Unit <bus_create2_entity_7faa65db15> generated.

Analyzing Entity <concat_4564aa4c8b> in library <work> (Architecture <behavior>).
Entity <concat_4564aa4c8b> analyzed. Unit <concat_4564aa4c8b> generated.

Analyzing Entity <reinterpret_9a13f6a2a0> in library <work> (Architecture <behavior>).
Entity <reinterpret_9a13f6a2a0> analyzed. Unit <reinterpret_9a13f6a2a0> generated.

Analyzing generic Entity <xlslice.60> in library <work> (Architecture <behavior>).
	new_lsb = 6
	new_msb = 17
	x_width = 19
	y_width = 12
Entity <xlslice.60> analyzed. Unit <xlslice.60> generated.

Analyzing Entity <concat_566f280c69> in library <work> (Architecture <behavior>).
Entity <concat_566f280c69> analyzed. Unit <concat_566f280c69> generated.

Analyzing Entity <constant_06590e4008> in library <work> (Architecture <behavior>).
Entity <constant_06590e4008> analyzed. Unit <constant_06590e4008> generated.

Analyzing generic Entity <xldelay.8> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 19
Entity <xldelay.8> analyzed. Unit <xldelay.8> generated.

Analyzing Entity <mux_bfe1d4f686> in library <work> (Architecture <behavior>).
Entity <mux_bfe1d4f686> analyzed. Unit <mux_bfe1d4f686> generated.

Analyzing Entity <mux_58c87f2f80> in library <work> (Architecture <behavior>).
Entity <mux_58c87f2f80> analyzed. Unit <mux_58c87f2f80> generated.

Analyzing Entity <qdr_entity_5ce551e581> in library <work> (Architecture <structural>).
Entity <qdr_entity_5ce551e581> analyzed. Unit <qdr_entity_5ce551e581> generated.

Analyzing generic Entity <xlconvert.33> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 19
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.33> analyzed. Unit <xlconvert.33> generated.

Analyzing generic Entity <convert_func_call.32> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 19
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1
Entity <convert_func_call.32> analyzed. Unit <convert_func_call.32> generated.

Analyzing generic Entity <xlconvert.34> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 4
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 4
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.34> analyzed. Unit <xlconvert.34> generated.

Analyzing generic Entity <convert_func_call.33> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 4
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 4
	overflow = 1
	quantization = 1
Entity <convert_func_call.33> analyzed. Unit <convert_func_call.33> generated.

Analyzing generic Entity <xlconvert.35> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 36
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 36
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.35> analyzed. Unit <xlconvert.35> generated.

Analyzing generic Entity <convert_func_call.34> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 36
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 36
	overflow = 1
	quantization = 1
Entity <convert_func_call.34> analyzed. Unit <convert_func_call.34> generated.

Analyzing generic Entity <xlconvert.36> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 16
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 36
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.36> analyzed. Unit <xlconvert.36> generated.

Analyzing generic Entity <convert_func_call.35> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 16
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 36
	overflow = 1
	quantization = 1
Entity <convert_func_call.35> analyzed. Unit <convert_func_call.35> generated.

Analyzing Entity <bitbasher_28534cf16d> in library <work> (Architecture <behavior>).
Entity <bitbasher_28534cf16d> analyzed. Unit <bitbasher_28534cf16d> generated.

Analyzing Entity <bitbasher_bb056d7e90> in library <work> (Architecture <behavior>).
Entity <bitbasher_bb056d7e90> analyzed. Unit <bitbasher_bb056d7e90> generated.

Analyzing Entity <reorder_entity_02db5289ec> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 105304: Unconnected input port 'up' of component 'xlcounter_limit_c09f12_01' is tied to default value.
Entity <reorder_entity_02db5289ec> analyzed. Unit <reorder_entity_02db5289ec> generated.

Analyzing generic Entity <xlcounter_limit_c09f12_01.1> in library <work> (Architecture <behavior>).
	cnt_15_0 = 16383
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "cntr_11_0_8438db56645cca14"
	count_limited = 0
	op_arith = 1
	op_width = 14
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp7.core_instance7> in unit <xlcounter_limit_c09f12_01.1>.
Entity <xlcounter_limit_c09f12_01.1> analyzed. Unit <xlcounter_limit_c09f12_01.1> generated.

Analyzing Entity <dbl_buffer0_entity_8618fa6b3a> in library <work> (Architecture <structural>).
Entity <dbl_buffer0_entity_8618fa6b3a> analyzed. Unit <dbl_buffer0_entity_8618fa6b3a> generated.

Analyzing generic Entity <xlspram_c09f12_01.2> in library <work> (Architecture <behavior>).
	c_address_width = 13
	c_width = 16
	core_name0 = "bmg_72_b1697c6003ecdb6f"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp8.core_instance8> in unit <xlspram_c09f12_01.2>.
Entity <xlspram_c09f12_01.2> analyzed. Unit <xlspram_c09f12_01.2> generated.

Analyzing Entity <mux_112578e8da> in library <work> (Architecture <behavior>).
Entity <mux_112578e8da> analyzed. Unit <mux_112578e8da> generated.

Analyzing Entity <mux_2aa09bfea3> in library <work> (Architecture <behavior>).
Entity <mux_2aa09bfea3> analyzed. Unit <mux_2aa09bfea3> generated.

Analyzing Entity <mux_bfb8dadb36> in library <work> (Architecture <behavior>).
Entity <mux_bfb8dadb36> analyzed. Unit <mux_bfb8dadb36> generated.

Analyzing generic Entity <xldelay.20> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	reset = 0
	width = 13
Entity <xldelay.20> analyzed. Unit <xldelay.20> generated.

Analyzing generic Entity <xlsprom_c09f12_01.1> in library <work> (Architecture <behavior>).
	c_address_width = 13
	c_width = 13
	core_name0 = "bmg_72_b3ad50e1afdb9e3d"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp27.core_instance27> in unit <xlsprom_c09f12_01.1>.
Entity <xlsprom_c09f12_01.1> analyzed. Unit <xlsprom_c09f12_01.1> generated.

Analyzing generic Entity <xlslice.96> in library <work> (Architecture <behavior>).
	new_lsb = 13
	new_msb = 13
	x_width = 14
	y_width = 1
Entity <xlslice.96> analyzed. Unit <xlslice.96> generated.

Analyzing generic Entity <xlslice.97> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 12
	x_width = 14
	y_width = 13
Entity <xlslice.97> analyzed. Unit <xlslice.97> generated.

Analyzing Entity <sync_delay_en_entity_52d3bba593> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 105185: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <sync_delay_en_entity_52d3bba593> analyzed. Unit <sync_delay_en_entity_52d3bba593> generated.

Analyzing Entity <constant_068ec526a0> in library <work> (Architecture <behavior>).
Entity <constant_068ec526a0> analyzed. Unit <constant_068ec526a0> generated.

Analyzing Entity <constant_24fe963a89> in library <work> (Architecture <behavior>).
Entity <constant_24fe963a89> analyzed. Unit <constant_24fe963a89> generated.

Analyzing Entity <constant_60de7cd9a7> in library <work> (Architecture <behavior>).
Entity <constant_60de7cd9a7> analyzed. Unit <constant_60de7cd9a7> generated.

Analyzing generic Entity <xlcounter_free_c09f12_01.26> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_e16427883c4a8980"
	op_arith = 1
	op_width = 14
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp29.core_instance29> in unit <xlcounter_free_c09f12_01.26>.
Entity <xlcounter_free_c09f12_01.26> analyzed. Unit <xlcounter_free_c09f12_01.26> generated.

Analyzing Entity <relational_d500ab1630> in library <work> (Architecture <behavior>).
Entity <relational_d500ab1630> analyzed. Unit <relational_d500ab1630> generated.

Analyzing Entity <relational_7f67627fe4> in library <work> (Architecture <behavior>).
Entity <relational_7f67627fe4> analyzed. Unit <relational_7f67627fe4> generated.

Analyzing generic Entity <xlslice.61> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 5
	x_width = 19
	y_width = 6
Entity <xlslice.61> analyzed. Unit <xlslice.61> generated.

Analyzing generic Entity <xlslice.62> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 0
	x_width = 20
	y_width = 1
Entity <xlslice.62> analyzed. Unit <xlslice.62> generated.

Analyzing generic Entity <xlslice.63> in library <work> (Architecture <behavior>).
	new_lsb = 1
	new_msb = 19
	x_width = 20
	y_width = 19
Entity <xlslice.63> analyzed. Unit <xlslice.63> generated.

Analyzing Entity <sync_delay_entity_1cfb55c2a5> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 105575: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <sync_delay_entity_1cfb55c2a5> analyzed. Unit <sync_delay_entity_1cfb55c2a5> generated.

Analyzing Entity <constant_a629aefb53> in library <work> (Architecture <behavior>).
Entity <constant_a629aefb53> analyzed. Unit <constant_a629aefb53> generated.

Analyzing Entity <quantisation_entity_112ce4d84a> in library <work> (Architecture <structural>).
Entity <quantisation_entity_112ce4d84a> analyzed. Unit <quantisation_entity_112ce4d84a> generated.

Analyzing Entity <bus_create2_entity_b94cc2359f> in library <work> (Architecture <structural>).
Entity <bus_create2_entity_b94cc2359f> analyzed. Unit <bus_create2_entity_b94cc2359f> generated.

Analyzing Entity <bus_expand3_entity_825300c8f2> in library <work> (Architecture <structural>).
Entity <bus_expand3_entity_825300c8f2> analyzed. Unit <bus_expand3_entity_825300c8f2> generated.

Analyzing Entity <quant_entity_63fa21c236> in library <work> (Architecture <structural>).
Entity <quant_entity_63fa21c236> analyzed. Unit <quant_entity_63fa21c236> generated.

Analyzing Entity <complex_mult_simple_full_entity_b8d4cf41a3> in library <work> (Architecture <structural>).
Entity <complex_mult_simple_full_entity_b8d4cf41a3> analyzed. Unit <complex_mult_simple_full_entity_b8d4cf41a3> generated.

Analyzing Entity <mult_08763981bc> in library <work> (Architecture <behavior>).
Entity <mult_08763981bc> analyzed. Unit <mult_08763981bc> generated.

Analyzing Entity <addsub_c1a1687803> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_c1a1687803> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_c1a1687803> analyzed. Unit <addsub_c1a1687803> generated.

Analyzing Entity <addsub_31c0c7c8b5> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_31c0c7c8b5> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_31c0c7c8b5> analyzed. Unit <addsub_31c0c7c8b5> generated.

Analyzing Entity <constant_e99b17db38> in library <work> (Architecture <behavior>).
Entity <constant_e99b17db38> analyzed. Unit <constant_e99b17db38> generated.

Analyzing Entity <convert_of0_entity_7fe80d503c> in library <work> (Architecture <structural>).
Entity <convert_of0_entity_7fe80d503c> analyzed. Unit <convert_of0_entity_7fe80d503c> generated.

Analyzing Entity <logical_b2983b6154> in library <work> (Architecture <behavior>).
Entity <logical_b2983b6154> analyzed. Unit <logical_b2983b6154> generated.

Analyzing Entity <convert_entity_c9a192b6cd> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 106448: Unconnected input port 'c_in' of component 'xladdsub_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 106448: Unconnected input port 'rst' of component 'xladdsub_c09f12_01' is tied to default value.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 106448: Unconnected output port 'c_out' of component 'xladdsub_c09f12_01'.
Entity <convert_entity_c9a192b6cd> analyzed. Unit <convert_entity_c9a192b6cd> generated.

Analyzing generic Entity <xladdsub_c09f12_01.9> in library <work> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 19
	a_width = 49
	b_arith = 1
	b_bin_pt = 19
	b_width = 19
	c_has_c_in = 0
	c_has_c_out = 0
	c_in_arith = 1
	c_in_bin_pt = 4
	c_in_width = 16
	c_latency = 1
	c_out_arith = 1
	c_out_bin_pt = 4
	c_out_width = 16
	c_output_width = 50
	core_name0 = "addsb_11_0_6791698c7be255e7"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 1
	full_s_arith = 2
	full_s_width = 50
	latency = 2
	mode = 1
	overflow = 2
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
	s_arith = 2
	s_bin_pt = 3
	s_width = 4
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 57197: Instantiating black box module <addsb_11_0_6791698c7be255e7>.
Entity <xladdsub_c09f12_01.9> analyzed. Unit <xladdsub_c09f12_01.9> generated.

Analyzing generic Entity <synth_reg.43> in library <work> (Architecture <structural>).
	latency = 1
	width = 4
Entity <synth_reg.43> analyzed. Unit <synth_reg.43> generated.

Analyzing generic Entity <srl17e.43> in library <work> (Architecture <structural>).
	latency = 1
	width = 4
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.43> analyzed. Unit <srl17e.43> generated.

Analyzing Entity <constant_b6bf25629b> in library <work> (Architecture <behavior>).
Entity <constant_b6bf25629b> analyzed. Unit <constant_b6bf25629b> generated.

Analyzing generic Entity <xlslice.176> in library <work> (Architecture <behavior>).
	new_lsb = 15
	new_msb = 15
	x_width = 48
	y_width = 1
Entity <xlslice.176> analyzed. Unit <xlslice.176> generated.

Analyzing Entity <concat_b6b0f55f17> in library <work> (Architecture <behavior>).
Entity <concat_b6b0f55f17> analyzed. Unit <concat_b6b0f55f17> generated.

Analyzing Entity <reinterpret_e155c4bb93> in library <work> (Architecture <behavior>).
Entity <reinterpret_e155c4bb93> analyzed. Unit <reinterpret_e155c4bb93> generated.

Analyzing Entity <reinterpret_72d35fae55> in library <work> (Architecture <behavior>).
Entity <reinterpret_72d35fae55> analyzed. Unit <reinterpret_72d35fae55> generated.

Analyzing generic Entity <xlslice.137> in library <work> (Architecture <behavior>).
	new_lsb = 47
	new_msb = 47
	x_width = 48
	y_width = 1
Entity <xlslice.137> analyzed. Unit <xlslice.137> generated.

Analyzing generic Entity <xlslice.138> in library <work> (Architecture <behavior>).
	new_lsb = 38
	new_msb = 38
	x_width = 48
	y_width = 1
Entity <xlslice.138> analyzed. Unit <xlslice.138> generated.

Analyzing generic Entity <xlslice.139> in library <work> (Architecture <behavior>).
	new_lsb = 37
	new_msb = 37
	x_width = 48
	y_width = 1
Entity <xlslice.139> analyzed. Unit <xlslice.139> generated.

Analyzing generic Entity <xlslice.140> in library <work> (Architecture <behavior>).
	new_lsb = 36
	new_msb = 36
	x_width = 48
	y_width = 1
Entity <xlslice.140> analyzed. Unit <xlslice.140> generated.

Analyzing generic Entity <xlslice.141> in library <work> (Architecture <behavior>).
	new_lsb = 35
	new_msb = 35
	x_width = 48
	y_width = 1
Entity <xlslice.141> analyzed. Unit <xlslice.141> generated.

Analyzing generic Entity <xlslice.142> in library <work> (Architecture <behavior>).
	new_lsb = 34
	new_msb = 34
	x_width = 48
	y_width = 1
Entity <xlslice.142> analyzed. Unit <xlslice.142> generated.

Analyzing generic Entity <xlslice.143> in library <work> (Architecture <behavior>).
	new_lsb = 33
	new_msb = 33
	x_width = 48
	y_width = 1
Entity <xlslice.143> analyzed. Unit <xlslice.143> generated.

Analyzing generic Entity <xlslice.144> in library <work> (Architecture <behavior>).
	new_lsb = 32
	new_msb = 32
	x_width = 48
	y_width = 1
Entity <xlslice.144> analyzed. Unit <xlslice.144> generated.

Analyzing generic Entity <xlslice.145> in library <work> (Architecture <behavior>).
	new_lsb = 31
	new_msb = 31
	x_width = 48
	y_width = 1
Entity <xlslice.145> analyzed. Unit <xlslice.145> generated.

Analyzing generic Entity <xlslice.146> in library <work> (Architecture <behavior>).
	new_lsb = 30
	new_msb = 30
	x_width = 48
	y_width = 1
Entity <xlslice.146> analyzed. Unit <xlslice.146> generated.

Analyzing generic Entity <xlslice.147> in library <work> (Architecture <behavior>).
	new_lsb = 29
	new_msb = 29
	x_width = 48
	y_width = 1
Entity <xlslice.147> analyzed. Unit <xlslice.147> generated.

Analyzing generic Entity <xlslice.148> in library <work> (Architecture <behavior>).
	new_lsb = 46
	new_msb = 46
	x_width = 48
	y_width = 1
Entity <xlslice.148> analyzed. Unit <xlslice.148> generated.

Analyzing generic Entity <xlslice.149> in library <work> (Architecture <behavior>).
	new_lsb = 28
	new_msb = 28
	x_width = 48
	y_width = 1
Entity <xlslice.149> analyzed. Unit <xlslice.149> generated.

Analyzing generic Entity <xlslice.150> in library <work> (Architecture <behavior>).
	new_lsb = 27
	new_msb = 27
	x_width = 48
	y_width = 1
Entity <xlslice.150> analyzed. Unit <xlslice.150> generated.

Analyzing generic Entity <xlslice.151> in library <work> (Architecture <behavior>).
	new_lsb = 26
	new_msb = 26
	x_width = 48
	y_width = 1
Entity <xlslice.151> analyzed. Unit <xlslice.151> generated.

Analyzing generic Entity <xlslice.152> in library <work> (Architecture <behavior>).
	new_lsb = 25
	new_msb = 25
	x_width = 48
	y_width = 1
Entity <xlslice.152> analyzed. Unit <xlslice.152> generated.

Analyzing generic Entity <xlslice.153> in library <work> (Architecture <behavior>).
	new_lsb = 24
	new_msb = 24
	x_width = 48
	y_width = 1
Entity <xlslice.153> analyzed. Unit <xlslice.153> generated.

Analyzing generic Entity <xlslice.154> in library <work> (Architecture <behavior>).
	new_lsb = 23
	new_msb = 23
	x_width = 48
	y_width = 1
Entity <xlslice.154> analyzed. Unit <xlslice.154> generated.

Analyzing generic Entity <xlslice.155> in library <work> (Architecture <behavior>).
	new_lsb = 22
	new_msb = 22
	x_width = 48
	y_width = 1
Entity <xlslice.155> analyzed. Unit <xlslice.155> generated.

Analyzing generic Entity <xlslice.156> in library <work> (Architecture <behavior>).
	new_lsb = 21
	new_msb = 21
	x_width = 48
	y_width = 1
Entity <xlslice.156> analyzed. Unit <xlslice.156> generated.

Analyzing generic Entity <xlslice.157> in library <work> (Architecture <behavior>).
	new_lsb = 20
	new_msb = 20
	x_width = 48
	y_width = 1
Entity <xlslice.157> analyzed. Unit <xlslice.157> generated.

Analyzing generic Entity <xlslice.158> in library <work> (Architecture <behavior>).
	new_lsb = 19
	new_msb = 19
	x_width = 48
	y_width = 1
Entity <xlslice.158> analyzed. Unit <xlslice.158> generated.

Analyzing generic Entity <xlslice.159> in library <work> (Architecture <behavior>).
	new_lsb = 45
	new_msb = 45
	x_width = 48
	y_width = 1
Entity <xlslice.159> analyzed. Unit <xlslice.159> generated.

Analyzing generic Entity <xlslice.160> in library <work> (Architecture <behavior>).
	new_lsb = 18
	new_msb = 18
	x_width = 48
	y_width = 1
Entity <xlslice.160> analyzed. Unit <xlslice.160> generated.

Analyzing generic Entity <xlslice.161> in library <work> (Architecture <behavior>).
	new_lsb = 17
	new_msb = 17
	x_width = 48
	y_width = 1
Entity <xlslice.161> analyzed. Unit <xlslice.161> generated.

Analyzing generic Entity <xlslice.162> in library <work> (Architecture <behavior>).
	new_lsb = 44
	new_msb = 44
	x_width = 48
	y_width = 1
Entity <xlslice.162> analyzed. Unit <xlslice.162> generated.

Analyzing generic Entity <xlslice.163> in library <work> (Architecture <behavior>).
	new_lsb = 43
	new_msb = 43
	x_width = 48
	y_width = 1
Entity <xlslice.163> analyzed. Unit <xlslice.163> generated.

Analyzing generic Entity <xlslice.164> in library <work> (Architecture <behavior>).
	new_lsb = 42
	new_msb = 42
	x_width = 48
	y_width = 1
Entity <xlslice.164> analyzed. Unit <xlslice.164> generated.

Analyzing generic Entity <xlslice.165> in library <work> (Architecture <behavior>).
	new_lsb = 41
	new_msb = 41
	x_width = 48
	y_width = 1
Entity <xlslice.165> analyzed. Unit <xlslice.165> generated.

Analyzing generic Entity <xlslice.166> in library <work> (Architecture <behavior>).
	new_lsb = 40
	new_msb = 40
	x_width = 48
	y_width = 1
Entity <xlslice.166> analyzed. Unit <xlslice.166> generated.

Analyzing generic Entity <xlslice.167> in library <work> (Architecture <behavior>).
	new_lsb = 39
	new_msb = 39
	x_width = 48
	y_width = 1
Entity <xlslice.167> analyzed. Unit <xlslice.167> generated.

Analyzing Entity <delay_14a6a51cbc> in library <work> (Architecture <behavior>).
Entity <delay_14a6a51cbc> analyzed. Unit <delay_14a6a51cbc> generated.

Analyzing Entity <mux_ec62f2b06a> in library <work> (Architecture <behavior>).
Entity <mux_ec62f2b06a> analyzed. Unit <mux_ec62f2b06a> generated.

Analyzing Entity <relational_ada779c3b0> in library <work> (Architecture <behavior>).
Entity <relational_ada779c3b0> analyzed. Unit <relational_ada779c3b0> generated.

Analyzing Entity <ri_to_c_entity_b0914dff9c> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_b0914dff9c> analyzed. Unit <ri_to_c_entity_b0914dff9c> generated.

Analyzing Entity <concat_1a070f1f35> in library <work> (Architecture <behavior>).
Entity <concat_1a070f1f35> analyzed. Unit <concat_1a070f1f35> generated.

Analyzing Entity <reinterpret_df53fd8fe7> in library <work> (Architecture <behavior>).
Entity <reinterpret_df53fd8fe7> analyzed. Unit <reinterpret_df53fd8fe7> generated.

Analyzing Entity <rcs_entity_fb62b436e0> in library <work> (Architecture <structural>).
Entity <rcs_entity_fb62b436e0> analyzed. Unit <rcs_entity_fb62b436e0> generated.

Analyzing Entity <concat_09ca9faec0> in library <work> (Architecture <behavior>).
Entity <concat_09ca9faec0> analyzed. Unit <concat_09ca9faec0> generated.

Analyzing Entity <constant_98b461a391> in library <work> (Architecture <behavior>).
Entity <constant_98b461a391> analyzed. Unit <constant_98b461a391> generated.

Analyzing Entity <constant_e82da56f1e> in library <work> (Architecture <behavior>).
Entity <constant_e82da56f1e> analyzed. Unit <constant_e82da56f1e> generated.

Analyzing Entity <concat_c24e4e888e> in library <work> (Architecture <behavior>).
Entity <concat_c24e4e888e> analyzed. Unit <concat_c24e4e888e> generated.

Analyzing Entity <constant_1e1ea8370a> in library <work> (Architecture <behavior>).
Entity <constant_1e1ea8370a> analyzed. Unit <constant_1e1ea8370a> generated.

Analyzing Entity <mux_7448b060f4> in library <work> (Architecture <behavior>).
Entity <mux_7448b060f4> analyzed. Unit <mux_7448b060f4> generated.

Analyzing Entity <user_entity_924243a28a> in library <work> (Architecture <structural>).
Entity <user_entity_924243a28a> analyzed. Unit <user_entity_924243a28a> generated.

Analyzing Entity <constant_ebdfb0074f> in library <work> (Architecture <behavior>).
Entity <constant_ebdfb0074f> analyzed. Unit <constant_ebdfb0074f> generated.

Analyzing generic Entity <xlregister.1> in library <work> (Architecture <behavior>).
	d_width = 1
	init_value = "0"
Entity <xlregister.1> analyzed. Unit <xlregister.1> generated.

Analyzing generic Entity <synth_reg_w_init.1> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0"
	latency = 1
	width = 1
Entity <synth_reg_w_init.1> analyzed. Unit <synth_reg_w_init.1> generated.

Analyzing generic Entity <single_reg_w_init.1> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0"
	width = 1
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.1> analyzed. Unit <single_reg_w_init.1> generated.

Analyzing generic Entity <xlregister.2> in library <work> (Architecture <behavior>).
	d_width = 32
	init_value = "00000000000000000000000000000000"
Entity <xlregister.2> analyzed. Unit <xlregister.2> generated.

Analyzing generic Entity <synth_reg_w_init.2> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "00000000000000000000000000000000"
	latency = 1
	width = 32
Entity <synth_reg_w_init.2> analyzed. Unit <synth_reg_w_init.2> generated.

Analyzing generic Entity <single_reg_w_init.2> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "00000000000000000000000000000000"
	width = 32
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.2> analyzed. Unit <single_reg_w_init.2> generated.

Analyzing generic Entity <xlregister.3> in library <work> (Architecture <behavior>).
	d_width = 4
	init_value = "0000"
Entity <xlregister.3> analyzed. Unit <xlregister.3> generated.

Analyzing generic Entity <synth_reg_w_init.3> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0000"
	latency = 1
	width = 4
Entity <synth_reg_w_init.3> analyzed. Unit <synth_reg_w_init.3> generated.

Analyzing generic Entity <single_reg_w_init.3> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0000"
	width = 4
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.3> analyzed. Unit <single_reg_w_init.3> generated.

Analyzing Entity <relational_34fc311f5b> in library <work> (Architecture <behavior>).
Entity <relational_34fc311f5b> analyzed. Unit <relational_34fc311f5b> generated.

Analyzing Entity <relational_f5d1a8e480> in library <work> (Architecture <behavior>).
Entity <relational_f5d1a8e480> analyzed. Unit <relational_f5d1a8e480> generated.

Analyzing Entity <repack_for_snap_entity_435cb8b557> in library <work> (Architecture <structural>).
Entity <repack_for_snap_entity_435cb8b557> analyzed. Unit <repack_for_snap_entity_435cb8b557> generated.

Analyzing Entity <bus_create2_entity_8009be622f> in library <work> (Architecture <structural>).
Entity <bus_create2_entity_8009be622f> analyzed. Unit <bus_create2_entity_8009be622f> generated.

Analyzing Entity <concat_7d415c13b1> in library <work> (Architecture <behavior>).
Entity <concat_7d415c13b1> analyzed. Unit <concat_7d415c13b1> generated.

Analyzing Entity <reinterpret_ddc3ebdd7c> in library <work> (Architecture <behavior>).
Entity <reinterpret_ddc3ebdd7c> analyzed. Unit <reinterpret_ddc3ebdd7c> generated.

Analyzing generic Entity <xlslice.14> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 31
	x_width = 64
	y_width = 32
Entity <xlslice.14> analyzed. Unit <xlslice.14> generated.

Analyzing generic Entity <xlslice.15> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 15
	x_width = 32
	y_width = 16
Entity <xlslice.15> analyzed. Unit <xlslice.15> generated.

Analyzing generic Entity <xlslice.16> in library <work> (Architecture <behavior>).
	new_lsb = 16
	new_msb = 31
	x_width = 32
	y_width = 16
Entity <xlslice.16> analyzed. Unit <xlslice.16> generated.

Analyzing generic Entity <xlslice.17> in library <work> (Architecture <behavior>).
	new_lsb = 31
	new_msb = 31
	x_width = 32
	y_width = 1
Entity <xlslice.17> analyzed. Unit <xlslice.17> generated.

Analyzing generic Entity <xlslice.18> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 14
	x_width = 32
	y_width = 15
Entity <xlslice.18> analyzed. Unit <xlslice.18> generated.

Analyzing generic Entity <xlslice.19> in library <work> (Architecture <behavior>).
	new_lsb = 20
	new_msb = 20
	x_width = 32
	y_width = 1
Entity <xlslice.19> analyzed. Unit <xlslice.19> generated.

Analyzing generic Entity <xlslice.20> in library <work> (Architecture <behavior>).
	new_lsb = 22
	new_msb = 27
	x_width = 32
	y_width = 6
Entity <xlslice.20> analyzed. Unit <xlslice.20> generated.

Analyzing generic Entity <xlslice.21> in library <work> (Architecture <behavior>).
	new_lsb = 10
	new_msb = 19
	x_width = 32
	y_width = 10
Entity <xlslice.21> analyzed. Unit <xlslice.21> generated.

Analyzing generic Entity <xlslice.22> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 5
	x_width = 32
	y_width = 6
Entity <xlslice.22> analyzed. Unit <xlslice.22> generated.

Analyzing generic Entity <xlslice.23> in library <work> (Architecture <behavior>).
	new_lsb = 3
	new_msb = 3
	x_width = 4
	y_width = 1
Entity <xlslice.23> analyzed. Unit <xlslice.23> generated.

Analyzing generic Entity <xlslice.24> in library <work> (Architecture <behavior>).
	new_lsb = 2
	new_msb = 2
	x_width = 4
	y_width = 1
Entity <xlslice.24> analyzed. Unit <xlslice.24> generated.

Analyzing generic Entity <xlslice.25> in library <work> (Architecture <behavior>).
	new_lsb = 1
	new_msb = 1
	x_width = 4
	y_width = 1
Entity <xlslice.25> analyzed. Unit <xlslice.25> generated.

Analyzing generic Entity <xlslice.26> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 0
	x_width = 4
	y_width = 1
Entity <xlslice.26> analyzed. Unit <xlslice.26> generated.

Analyzing generic Entity <xlslice.27> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 9
	x_width = 32
	y_width = 10
Entity <xlslice.27> analyzed. Unit <xlslice.27> generated.

Analyzing generic Entity <xlslice.28> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 0
	x_width = 32
	y_width = 1
Entity <xlslice.28> analyzed. Unit <xlslice.28> generated.

Analyzing generic Entity <xlslice.29> in library <work> (Architecture <behavior>).
	new_lsb = 32
	new_msb = 63
	x_width = 64
	y_width = 32
Entity <xlslice.29> analyzed. Unit <xlslice.29> generated.

Analyzing Entity <snap_debug_entity_e25ad94b28> in library <work> (Architecture <structural>).
Entity <snap_debug_entity_e25ad94b28> analyzed. Unit <snap_debug_entity_e25ad94b28> generated.

Analyzing Entity <addr_entity_e4463d4a0b> in library <work> (Architecture <structural>).
Entity <addr_entity_e4463d4a0b> analyzed. Unit <addr_entity_e4463d4a0b> generated.

Analyzing generic Entity <xlconvert.37> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 11
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.37> analyzed. Unit <xlconvert.37> generated.

Analyzing generic Entity <convert_func_call.36> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 11
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1
Entity <convert_func_call.36> analyzed. Unit <convert_func_call.36> generated.

Analyzing Entity <bram_entity_663324a750> in library <work> (Architecture <structural>).
Entity <bram_entity_663324a750> analyzed. Unit <bram_entity_663324a750> generated.

Analyzing Entity <calc_add_entity_0b96421a51> in library <work> (Architecture <structural>).
Entity <calc_add_entity_0b96421a51> analyzed. Unit <calc_add_entity_0b96421a51> generated.

Analyzing Entity <concat_83d07cc341> in library <work> (Architecture <behavior>).
Entity <concat_83d07cc341> analyzed. Unit <concat_83d07cc341> generated.

Analyzing generic Entity <xlslice.168> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 0
	x_width = 11
	y_width = 1
Entity <xlslice.168> analyzed. Unit <xlslice.168> generated.

Analyzing generic Entity <xlslice.169> in library <work> (Architecture <behavior>).
	new_lsb = 1
	new_msb = 10
	x_width = 11
	y_width = 10
Entity <xlslice.169> analyzed. Unit <xlslice.169> generated.

Analyzing Entity <mux_eb6266ebdd> in library <work> (Architecture <behavior>).
Entity <mux_eb6266ebdd> analyzed. Unit <mux_eb6266ebdd> generated.

Analyzing generic Entity <xlconvert.38> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 11
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 11
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.38> analyzed. Unit <xlconvert.38> generated.

Analyzing generic Entity <convert_func_call.37> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 11
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 11
	overflow = 1
	quantization = 1
Entity <convert_func_call.37> analyzed. Unit <convert_func_call.37> generated.

Analyzing generic Entity <xlconvert.39> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 128
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.39> analyzed. Unit <xlconvert.39> generated.

Analyzing generic Entity <convert_func_call.38> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 128
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1
Entity <convert_func_call.38> analyzed. Unit <convert_func_call.38> generated.

Analyzing Entity <freeze_cntr_entity_237822418c> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 108693: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 108693: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 108693: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <freeze_cntr_entity_237822418c> analyzed. Unit <freeze_cntr_entity_237822418c> generated.

Analyzing generic Entity <xlslice.102> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 10
	x_width = 12
	y_width = 11
Entity <xlslice.102> analyzed. Unit <xlslice.102> generated.

Analyzing generic Entity <xlslice.103> in library <work> (Architecture <behavior>).
	new_lsb = 11
	new_msb = 11
	x_width = 12
	y_width = 1
Entity <xlslice.103> analyzed. Unit <xlslice.103> generated.

Analyzing generic Entity <xlregister.8> in library <work> (Architecture <behavior>).
	d_width = 11
	init_value = "00000000000"
Entity <xlregister.8> analyzed. Unit <xlregister.8> generated.

Analyzing generic Entity <synth_reg_w_init.9> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "00000000000"
	latency = 1
	width = 11
Entity <synth_reg_w_init.9> analyzed. Unit <synth_reg_w_init.9> generated.

Analyzing generic Entity <single_reg_w_init.9> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "00000000000"
	width = 11
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.9> analyzed. Unit <single_reg_w_init.9> generated.

Analyzing Entity <subsystem1_entity_1d30495a1f> in library <work> (Architecture <structural>).
Entity <subsystem1_entity_1d30495a1f> analyzed. Unit <subsystem1_entity_1d30495a1f> generated.

Analyzing Entity <concat_8d83147763> in library <work> (Architecture <behavior>).
Entity <concat_8d83147763> analyzed. Unit <concat_8d83147763> generated.

Analyzing generic Entity <xlconvert.17> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 102
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 128
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.17> analyzed. Unit <xlconvert.17> generated.

Analyzing generic Entity <convert_func_call.16> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 102
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 128
	overflow = 1
	quantization = 1
Entity <convert_func_call.16> analyzed. Unit <convert_func_call.16> generated.

Analyzing Entity <subsystem2_entity_c612b0eca6> in library <work> (Architecture <structural>).
Entity <subsystem2_entity_c612b0eca6> analyzed. Unit <subsystem2_entity_c612b0eca6> generated.

Analyzing Entity <concat_0e2072f8e1> in library <work> (Architecture <behavior>).
Entity <concat_0e2072f8e1> analyzed. Unit <concat_0e2072f8e1> generated.

Analyzing Entity <concat_1ece14600f> in library <work> (Architecture <behavior>).
Entity <concat_1ece14600f> analyzed. Unit <concat_1ece14600f> generated.

Analyzing generic Entity <xlconvert.18> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 9
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.18> analyzed. Unit <xlconvert.18> generated.

Analyzing generic Entity <convert_func_call.17> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 9
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1
Entity <convert_func_call.17> analyzed. Unit <convert_func_call.17> generated.

Analyzing generic Entity <xlconvert.19> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 96
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 128
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.19> analyzed. Unit <xlconvert.19> generated.

Analyzing generic Entity <convert_func_call.18> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 96
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 128
	overflow = 1
	quantization = 1
Entity <convert_func_call.18> analyzed. Unit <convert_func_call.18> generated.

Analyzing generic Entity <xlslice.64> in library <work> (Architecture <behavior>).
	new_lsb = 1
	new_msb = 1
	x_width = 8
	y_width = 1
Entity <xlslice.64> analyzed. Unit <xlslice.64> generated.

Analyzing Entity <subsystem_entity_2a44c7d8dc> in library <work> (Architecture <structural>).
Entity <subsystem_entity_2a44c7d8dc> analyzed. Unit <subsystem_entity_2a44c7d8dc> generated.

Analyzing Entity <concat_7ad576a6fc> in library <work> (Architecture <behavior>).
Entity <concat_7ad576a6fc> analyzed. Unit <concat_7ad576a6fc> generated.

Analyzing Entity <constant_fd85eb7067> in library <work> (Architecture <behavior>).
Entity <constant_fd85eb7067> analyzed. Unit <constant_fd85eb7067> generated.

Analyzing generic Entity <xlslice.65> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 4
	x_width = 5
	y_width = 5
Entity <xlslice.65> analyzed. Unit <xlslice.65> generated.

Analyzing Entity <subsystem4_entity_878b3c265c> in library <work> (Architecture <structural>).
Entity <subsystem4_entity_878b3c265c> analyzed. Unit <subsystem4_entity_878b3c265c> generated.

Analyzing Entity <bus_expand1_entity_33d7318597> in library <work> (Architecture <structural>).
Entity <bus_expand1_entity_33d7318597> analyzed. Unit <bus_expand1_entity_33d7318597> generated.

Analyzing generic Entity <xlslice.104> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 0
	x_width = 74
	y_width = 1
Entity <xlslice.104> analyzed. Unit <xlslice.104> generated.

Analyzing generic Entity <xlslice.105> in library <work> (Architecture <behavior>).
	new_lsb = 1
	new_msb = 72
	x_width = 74
	y_width = 72
Entity <xlslice.105> analyzed. Unit <xlslice.105> generated.

Analyzing generic Entity <xlslice.106> in library <work> (Architecture <behavior>).
	new_lsb = 73
	new_msb = 73
	x_width = 74
	y_width = 1
Entity <xlslice.106> analyzed. Unit <xlslice.106> generated.

Analyzing Entity <bus_expand2_entity_5a9cb2578d> in library <work> (Architecture <structural>).
Entity <bus_expand2_entity_5a9cb2578d> analyzed. Unit <bus_expand2_entity_5a9cb2578d> generated.

Analyzing generic Entity <xlslice.107> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 0
	x_width = 130
	y_width = 1
Entity <xlslice.107> analyzed. Unit <xlslice.107> generated.

Analyzing generic Entity <xlslice.108> in library <work> (Architecture <behavior>).
	new_lsb = 1
	new_msb = 128
	x_width = 130
	y_width = 128
Entity <xlslice.108> analyzed. Unit <xlslice.108> generated.

Analyzing generic Entity <xlslice.109> in library <work> (Architecture <behavior>).
	new_lsb = 129
	new_msb = 129
	x_width = 130
	y_width = 1
Entity <xlslice.109> analyzed. Unit <xlslice.109> generated.

Analyzing Entity <bus_expand3_entity_a1c48a8f8e> in library <work> (Architecture <structural>).
Entity <bus_expand3_entity_a1c48a8f8e> analyzed. Unit <bus_expand3_entity_a1c48a8f8e> generated.

Analyzing generic Entity <xlslice.110> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 0
	x_width = 18
	y_width = 1
Entity <xlslice.110> analyzed. Unit <xlslice.110> generated.

Analyzing generic Entity <xlslice.111> in library <work> (Architecture <behavior>).
	new_lsb = 1
	new_msb = 16
	x_width = 18
	y_width = 16
Entity <xlslice.111> analyzed. Unit <xlslice.111> generated.

Analyzing generic Entity <xlslice.112> in library <work> (Architecture <behavior>).
	new_lsb = 17
	new_msb = 17
	x_width = 18
	y_width = 1
Entity <xlslice.112> analyzed. Unit <xlslice.112> generated.

Analyzing Entity <bus_expand4_entity_a97abe62cc> in library <work> (Architecture <structural>).
Entity <bus_expand4_entity_a97abe62cc> analyzed. Unit <bus_expand4_entity_a97abe62cc> generated.

Analyzing generic Entity <xlslice.113> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 0
	x_width = 66
	y_width = 1
Entity <xlslice.113> analyzed. Unit <xlslice.113> generated.

Analyzing generic Entity <xlslice.114> in library <work> (Architecture <behavior>).
	new_lsb = 1
	new_msb = 64
	x_width = 66
	y_width = 64
Entity <xlslice.114> analyzed. Unit <xlslice.114> generated.

Analyzing generic Entity <xlslice.115> in library <work> (Architecture <behavior>).
	new_lsb = 65
	new_msb = 65
	x_width = 66
	y_width = 1
Entity <xlslice.115> analyzed. Unit <xlslice.115> generated.

Analyzing generic Entity <xlconvert.20> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 16
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 128
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.20> analyzed. Unit <xlconvert.20> generated.

Analyzing generic Entity <convert_func_call.19> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 16
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 128
	overflow = 1
	quantization = 1
Entity <convert_func_call.19> analyzed. Unit <convert_func_call.19> generated.

Analyzing generic Entity <xlconvert.21> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 64
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 128
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.21> analyzed. Unit <xlconvert.21> generated.

Analyzing generic Entity <convert_func_call.20> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 64
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 128
	overflow = 1
	quantization = 1
Entity <convert_func_call.20> analyzed. Unit <convert_func_call.20> generated.

Analyzing generic Entity <xlconvert.22> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 72
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 128
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.22> analyzed. Unit <xlconvert.22> generated.

Analyzing generic Entity <convert_func_call.21> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 72
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 128
	overflow = 1
	quantization = 1
Entity <convert_func_call.21> analyzed. Unit <convert_func_call.21> generated.

Analyzing Entity <mux_c42b9c1ff1> in library <work> (Architecture <behavior>).
Entity <mux_c42b9c1ff1> analyzed. Unit <mux_c42b9c1ff1> generated.

Analyzing Entity <constant_0904137f94> in library <work> (Architecture <behavior>).
Entity <constant_0904137f94> analyzed. Unit <constant_0904137f94> generated.

Analyzing Entity <timing_entity_75b27e8515> in library <work> (Architecture <structural>).
Entity <timing_entity_75b27e8515> analyzed. Unit <timing_entity_75b27e8515> generated.

Analyzing Entity <delay_15f5a81b1f> in library <work> (Architecture <behavior>).
Entity <delay_15f5a81b1f> analyzed. Unit <delay_15f5a81b1f> generated.

Analyzing Entity <rst_gen_entity_a459e59885> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 109056: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 109056: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 109056: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <rst_gen_entity_a459e59885> analyzed. Unit <rst_gen_entity_a459e59885> generated.

Analyzing generic Entity <xlcounter_free_c09f12_01.19> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_14e5b6d5c91ed436"
	op_arith = 1
	op_width = 4
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp31.core_instance31> in unit <xlcounter_free_c09f12_01.19>.
Entity <xlcounter_free_c09f12_01.19> analyzed. Unit <xlcounter_free_c09f12_01.19> generated.

Analyzing Entity <relational_297b184c8e> in library <work> (Architecture <behavior>).
Entity <relational_297b184c8e> analyzed. Unit <relational_297b184c8e> generated.

Analyzing Entity <sync_gen_entity_4666f37e63> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 109199: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 109199: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 109199: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <sync_gen_entity_4666f37e63> analyzed. Unit <sync_gen_entity_4666f37e63> generated.

Analyzing Entity <relational_a0704033ef> in library <work> (Architecture <behavior>).
Entity <relational_a0704033ef> analyzed. Unit <relational_a0704033ef> generated.

Analyzing generic Entity <xlcounter_free_c09f12_01.20> in library <work> (Architecture <behavior>).
	core_name0 = "cntr_11_0_85571b722fff644c"
	op_arith = 1
	op_width = 31
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp32.core_instance32> in unit <xlcounter_free_c09f12_01.20>.
Entity <xlcounter_free_c09f12_01.20> analyzed. Unit <xlcounter_free_c09f12_01.20> generated.

Analyzing Entity <trig0_entity_def9f75207> in library <work> (Architecture <structural>).
Entity <trig0_entity_def9f75207> analyzed. Unit <trig0_entity_def9f75207> generated.

Analyzing Entity <decat1_entity_b0939b337a> in library <work> (Architecture <structural>).
Entity <decat1_entity_b0939b337a> analyzed. Unit <decat1_entity_b0939b337a> generated.

Analyzing generic Entity <xldelay.9> in library <work> (Architecture <behavior>).
	latency = 5
	reg_retiming = 0
	reset = 0
	width = 32
Entity <xldelay.9> analyzed. Unit <xldelay.9> generated.

Analyzing generic Entity <synth_reg.9> in library <work> (Architecture <structural>).
	latency = 5
	width = 32
Entity <synth_reg.9> analyzed. Unit <synth_reg.9> generated.

Analyzing generic Entity <srl17e.9> in library <work> (Architecture <structural>).
	latency = 5
	width = 32
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.9> analyzed. Unit <srl17e.9> generated.

Analyzing generic Entity <xldelay.10> in library <work> (Architecture <behavior>).
	latency = 5
	reg_retiming = 0
	reset = 0
	width = 33
Entity <xldelay.10> analyzed. Unit <xldelay.10> generated.

Analyzing generic Entity <synth_reg.10> in library <work> (Architecture <structural>).
	latency = 5
	width = 33
Entity <synth_reg.10> analyzed. Unit <synth_reg.10> generated.

Analyzing generic Entity <srl17e.10> in library <work> (Architecture <structural>).
	latency = 5
	width = 33
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46537: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46550: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.10> analyzed. Unit <srl17e.10> generated.

Analyzing Entity <logical_1cef476837> in library <work> (Architecture <behavior>).
Entity <logical_1cef476837> analyzed. Unit <logical_1cef476837> generated.

Analyzing Entity <subsystem1_entity_761d3d4af3> in library <work> (Architecture <structural>).
Entity <subsystem1_entity_761d3d4af3> analyzed. Unit <subsystem1_entity_761d3d4af3> generated.

Analyzing Entity <relational_6e942c7926> in library <work> (Architecture <behavior>).
Entity <relational_6e942c7926> analyzed. Unit <relational_6e942c7926> generated.

Analyzing Entity <trig1_entity_891d75ae5b> in library <work> (Architecture <structural>).
Entity <trig1_entity_891d75ae5b> analyzed. Unit <trig1_entity_891d75ae5b> generated.

Analyzing Entity <xaui_pack0_entity_ebab7cc6d0> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 110268: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 110268: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 110268: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <xaui_pack0_entity_ebab7cc6d0> analyzed. Unit <xaui_pack0_entity_ebab7cc6d0> generated.

Analyzing Entity <concat_397b8dc5c3> in library <work> (Architecture <behavior>).
Entity <concat_397b8dc5c3> analyzed. Unit <concat_397b8dc5c3> generated.

Analyzing Entity <mux_dc8b84fd59> in library <work> (Architecture <behavior>).
Entity <mux_dc8b84fd59> analyzed. Unit <mux_dc8b84fd59> generated.

Analyzing Entity <neg_edge_delay_entity_668f7e6187> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 109849: Unconnected input port 'up' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 109849: Unconnected input port 'load' of component 'xlcounter_free_c09f12_01' is tied to default value.
WARNING:Xst:752 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 109849: Unconnected input port 'din' of component 'xlcounter_free_c09f12_01' is tied to default value.
Entity <neg_edge_delay_entity_668f7e6187> analyzed. Unit <neg_edge_delay_entity_668f7e6187> generated.

Analyzing Entity <constant_4e64dfaf34> in library <work> (Architecture <behavior>).
Entity <constant_4e64dfaf34> analyzed. Unit <constant_4e64dfaf34> generated.

Analyzing Entity <oob_decode_entity_1e541f49c9> in library <work> (Architecture <structural>).
Entity <oob_decode_entity_1e541f49c9> analyzed. Unit <oob_decode_entity_1e541f49c9> generated.

Analyzing generic Entity <xlslice.116> in library <work> (Architecture <behavior>).
	new_lsb = 2
	new_msb = 2
	x_width = 8
	y_width = 1
Entity <xlslice.116> analyzed. Unit <xlslice.116> generated.

Analyzing generic Entity <xlslice.117> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 0
	x_width = 8
	y_width = 1
Entity <xlslice.117> analyzed. Unit <xlslice.117> generated.

Analyzing generic Entity <xlslice.118> in library <work> (Architecture <behavior>).
	new_lsb = 3
	new_msb = 3
	x_width = 8
	y_width = 1
Entity <xlslice.118> analyzed. Unit <xlslice.118> generated.

Analyzing generic Entity <xlslice.67> in library <work> (Architecture <behavior>).
	new_lsb = 3
	new_msb = 31
	x_width = 32
	y_width = 29
Entity <xlslice.67> analyzed. Unit <xlslice.67> generated.

Analyzing generic Entity <xlslice.68> in library <work> (Architecture <behavior>).
	new_lsb = 24
	new_msb = 27
	x_width = 64
	y_width = 4
Entity <xlslice.68> analyzed. Unit <xlslice.68> generated.

Analyzing generic Entity <xlslice.69> in library <work> (Architecture <behavior>).
	new_lsb = 1
	new_msb = 3
	x_width = 4
	y_width = 3
Entity <xlslice.69> analyzed. Unit <xlslice.69> generated.

Analyzing Entity <default_clock_driver_c09f12_01> in library <work> (Architecture <structural>).
    Set property "syn_noprune = TRUE" for unit <default_clock_driver_c09f12_01>.
WARNING:Xst:37 - Detected unknown constraint/property "dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01_cw.vhd" line 378: Unconnected output port 'clr' of component 'xlclockdriver'.
WARNING:Xst:753 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01_cw.vhd" line 378: Unconnected output port 'ce_logic' of component 'xlclockdriver'.
Entity <default_clock_driver_c09f12_01> analyzed. Unit <default_clock_driver_c09f12_01> generated.

Analyzing generic Entity <xlclockdriver> in library <work> (Architecture <behavior>).
	log_2_period = 1
	period = 1
	pipeline_regs = 5
	use_bufg = 0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic>.
Entity <xlclockdriver> analyzed. Unit <xlclockdriver> generated.

Analyzing generic Entity <synth_reg_w_init.4> in library <work> (Architecture <structural>).
	init_index = 0
	init_value = "0000"
	latency = 1
	width = 1
Entity <synth_reg_w_init.4> analyzed. Unit <synth_reg_w_init.4> generated.

Analyzing generic Entity <single_reg_w_init.4> in library <work> (Architecture <structural>).
	init_index = 0
	init_value = "0000"
	width = 1
WARNING:Xst:2211 - "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd" line 46772: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.4> analyzed. Unit <single_reg_w_init.4> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <op_mem_22_20(0)> in unit <inverter_e5b38cca3b> has a constant value of X during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_8ea27c0b26> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_580a0b011a> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_be8c56327e> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_eb2273ac28> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_43a374a7af> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <op_mem_46_20(0)> in unit <shift_01a2ba5449> has a constant value of XXXXXXXXXXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_ebbe1ebacf> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <op_mem_46_20(0)> in unit <shift_d09007e5f5> has a constant value of XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <op_mem_46_20(0)> in unit <shift_3d704f15bd> has a constant value of XX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <op_mem_46_20(0)> in unit <shift_6a984f7b1f> has a constant value of XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <op_mem_46_20(0)> in unit <shift_23cc8d0234> has a constant value of XXXXXXXXXXXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_477aaa5f1a> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_c7967a888a> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_09d6c96f59> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <op_mem_22_20(0)> in unit <inverter_62c5f03117> has a constant value of XXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <op_mem_22_20(0)> in unit <inverter_e2b989a05e> has a constant value of X during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_c1a1687803> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_31c0c7c8b5> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(2)> in unit <addsub_c1a1687803> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(2)> in unit <addsub_31c0c7c8b5> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <xlslice_1>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<31:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_1> synthesized.


Synthesizing Unit <xlslice_2>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<31:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<9:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_2> synthesized.


Synthesizing Unit <xlslice_3>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<31:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<20:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_3> synthesized.


Synthesizing Unit <xlslice_4>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_4> synthesized.


Synthesizing Unit <xlslice_5>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<31:28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<24:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_5> synthesized.


Synthesizing Unit <xlslice_6>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_6> synthesized.


Synthesizing Unit <xlslice_7>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<31:17>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_7> synthesized.


Synthesizing Unit <xlslice_8>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<31:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<16:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_8> synthesized.


Synthesizing Unit <xlslice_9>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<31:19>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_9> synthesized.


Synthesizing Unit <xlslice_10>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<31:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<18:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_10> synthesized.


Synthesizing Unit <xlslice_11>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_11> synthesized.


Synthesizing Unit <xlslice_12>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_12> synthesized.


Synthesizing Unit <concat_cab3ba8c97>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_cab3ba8c97> synthesized.


Synthesizing Unit <concat_d01593648d>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_d01593648d> synthesized.


Synthesizing Unit <concat_6964870821>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_6964870821> synthesized.


Synthesizing Unit <concat_55c7ba900f>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_55c7ba900f> synthesized.


Synthesizing Unit <concat_7d5080ab25>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_7d5080ab25> synthesized.


Synthesizing Unit <constant_6293007044>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_6293007044> synthesized.


Synthesizing Unit <constant_963ed6358a>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_963ed6358a> synthesized.


Synthesizing Unit <constant_a1d3429a21>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_a1d3429a21> synthesized.


Synthesizing Unit <constant_37567836aa>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_37567836aa> synthesized.


Synthesizing Unit <constant_61027e1056>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_61027e1056> synthesized.


Synthesizing Unit <delay_9f02caa990>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_20_24<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <delay_9f02caa990> synthesized.


Synthesizing Unit <delay_2940aaa0cf>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 124-bit register for signal <op_mem_20_24<0>>.
    Summary:
	inferred 124 D-type flip-flop(s).
Unit <delay_2940aaa0cf> synthesized.


Synthesizing Unit <delay_672d2b8d1e>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <op_mem_20_24<0>>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <delay_672d2b8d1e> synthesized.


Synthesizing Unit <delay_a5c036284d>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 20-bit register for signal <op_mem_20_24<0>>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <delay_a5c036284d> synthesized.


Synthesizing Unit <delay_a8953e790b>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 72-bit register for signal <op_mem_20_24<0>>.
    Summary:
	inferred  72 D-type flip-flop(s).
Unit <delay_a8953e790b> synthesized.


Synthesizing Unit <delay_e2d047c154>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 64-bit register for signal <op_mem_20_24<0>>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <delay_e2d047c154> synthesized.


Synthesizing Unit <constant_e3e2bf8850>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_e3e2bf8850> synthesized.


Synthesizing Unit <constant_7770c5583c>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_7770c5583c> synthesized.


Synthesizing Unit <inverter_e5b38cca3b>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_mem_22_20_front_din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <op_mem_22_20_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <inverter_e5b38cca3b> synthesized.


Synthesizing Unit <logical_a6d07705dd>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <logical_a6d07705dd> synthesized.


Synthesizing Unit <logical_80f90b97d0>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <logical_80f90b97d0> synthesized.


Synthesizing Unit <logical_5773759131>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <latency_pipe_5_26<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <logical_5773759131> synthesized.


Synthesizing Unit <logical_aacf6e1b0e>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <logical_aacf6e1b0e> synthesized.


Synthesizing Unit <logical_444d3f5046>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <latency_pipe_5_26<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <logical_444d3f5046> synthesized.


Synthesizing Unit <logical_1df98b5f16>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <latency_pipe_5_26<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <logical_1df98b5f16> synthesized.


Synthesizing Unit <xlslice_13>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<31:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_13> synthesized.


Synthesizing Unit <relational_34fc311f5b>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_32_22<0>>.
    Found 32-bit comparator greater for signal <result_18_3_rel<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_34fc311f5b> synthesized.


Synthesizing Unit <relational_f5d1a8e480>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_32_22<0>>.
    Found 32-bit comparator less for signal <result_16_3_rel<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_f5d1a8e480> synthesized.


Synthesizing Unit <xlslice_14>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<63:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_14> synthesized.


Synthesizing Unit <xlslice_15>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_15> synthesized.


Synthesizing Unit <xlslice_16>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_16> synthesized.


Synthesizing Unit <xlslice_17>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<30:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_17> synthesized.


Synthesizing Unit <xlslice_18>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<31:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_18> synthesized.


Synthesizing Unit <xlslice_19>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<31:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<19:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_19> synthesized.


Synthesizing Unit <xlslice_20>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<31:28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<21:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_20> synthesized.


Synthesizing Unit <xlslice_21>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<31:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<9:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_21> synthesized.


Synthesizing Unit <xlslice_22>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_22> synthesized.


Synthesizing Unit <xlslice_23>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_23> synthesized.


Synthesizing Unit <xlslice_24>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_24> synthesized.


Synthesizing Unit <xlslice_25>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_25> synthesized.


Synthesizing Unit <xlslice_26>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_26> synthesized.


Synthesizing Unit <xlslice_27>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_27> synthesized.


Synthesizing Unit <xlslice_28>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<31:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_28> synthesized.


Synthesizing Unit <xlslice_29>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_29> synthesized.


Synthesizing Unit <constant_0904137f94>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_0904137f94> synthesized.


Synthesizing Unit <reinterpret_c5d4d59b73>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_c5d4d59b73> synthesized.


Synthesizing Unit <concat_1d665a7331>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_1d665a7331> synthesized.


Synthesizing Unit <logical_3640e86e6c>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <logical_3640e86e6c> synthesized.


Synthesizing Unit <shift_892c2104f7>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <cast_internal_ip_25_3_lsh<36:19>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 19-bit register for signal <op_mem_46_20<0>>.
    Summary:
	inferred  19 D-type flip-flop(s).
Unit <shift_892c2104f7> synthesized.


Synthesizing Unit <xlslice_70>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_70> synthesized.


Synthesizing Unit <xlslice_71>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_71> synthesized.


Synthesizing Unit <xlslice_72>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<31:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_72> synthesized.


Synthesizing Unit <convert_func_call_22>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_func_call_22> synthesized.


Synthesizing Unit <logical_f6397bdee1>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit xor2 for signal <bit_2_27>.
Unit <logical_f6397bdee1> synthesized.


Synthesizing Unit <mux_d99e59b6d4>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_d99e59b6d4> synthesized.


Synthesizing Unit <constant_cda50df78a>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_cda50df78a> synthesized.


Synthesizing Unit <constant_a7e2bb9e12>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_a7e2bb9e12> synthesized.


Synthesizing Unit <constant_e8ddc079e9>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_e8ddc079e9> synthesized.


Synthesizing Unit <constant_3a9a3daeb9>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_3a9a3daeb9> synthesized.


Synthesizing Unit <concat_762608f33d>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_762608f33d> synthesized.


Synthesizing Unit <constant_91ef1678ca>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_91ef1678ca> synthesized.


Synthesizing Unit <mux_b4a3823c60>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <unregy_join_6_1<79:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <mux_b4a3823c60> synthesized.


Synthesizing Unit <counter_41314d726b>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <rst_limit_join_44_1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <count_reg_join_44_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found T flip-flop for signal <count_reg_20_23<0>>.
    Summary:
	inferred   1 T-type flip-flop(s).
Unit <counter_41314d726b> synthesized.


Synthesizing Unit <logical_799f62af22>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <latency_pipe_5_26<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <logical_799f62af22> synthesized.


Synthesizing Unit <mux_a575c74b27>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 80-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  80 D-type flip-flop(s).
Unit <mux_a575c74b27> synthesized.


Synthesizing Unit <relational_5f1eb17108>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_5f1eb17108> synthesized.


Synthesizing Unit <mux_286b77e019>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_286b77e019> synthesized.


Synthesizing Unit <concat_1d98d96b58>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_1d98d96b58> synthesized.


Synthesizing Unit <xlslice_36>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<9:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_36> synthesized.


Synthesizing Unit <xlslice_119>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_119> synthesized.


Synthesizing Unit <mux_4fe5face7f>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_4fe5face7f> synthesized.


Synthesizing Unit <convert_func_call_23>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_func_call_23> synthesized.


Synthesizing Unit <convert_func_call_5>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_func_call_5> synthesized.


Synthesizing Unit <convert_func_call_1>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_func_call_1> synthesized.


Synthesizing Unit <delay_920dce5cac>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 96-bit register for signal <op_mem_20_24>.
    Summary:
	inferred  96 D-type flip-flop(s).
Unit <delay_920dce5cac> synthesized.


Synthesizing Unit <delay_23d71a76f2>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <delay_23d71a76f2> synthesized.


Synthesizing Unit <delay_e18fb31a3d>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <delay_e18fb31a3d> synthesized.


Synthesizing Unit <concat_62c4475a80>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_62c4475a80> synthesized.


Synthesizing Unit <concat_a1e126f11c>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_a1e126f11c> synthesized.


Synthesizing Unit <reinterpret_d51df7ac30>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_d51df7ac30> synthesized.


Synthesizing Unit <concat_a0c7cd7a34>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_a0c7cd7a34> synthesized.


Synthesizing Unit <reinterpret_112d91c147>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_112d91c147> synthesized.


Synthesizing Unit <xlslice_30>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<64:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_30> synthesized.


Synthesizing Unit <xlslice_31>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<64>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_31> synthesized.


Synthesizing Unit <xlslice_32>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_32> synthesized.


Synthesizing Unit <xlslice_33>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_33> synthesized.


Synthesizing Unit <xlslice_34>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_34> synthesized.


Synthesizing Unit <delay_4246ea65a9>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <op_mem_20_24<0>>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <delay_4246ea65a9> synthesized.


Synthesizing Unit <mult_98e3c7048f>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8x8-bit multiplier for signal <mult_46_56>.
    Found 32-bit register for signal <op_mem_65_20>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplier(s).
Unit <mult_98e3c7048f> synthesized.


Synthesizing Unit <mux_81f00cece7>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <pipe_20_22<0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <mux_81f00cece7> synthesized.


Synthesizing Unit <xlslice_35>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<14:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_35> synthesized.


Synthesizing Unit <convert_func_call_2>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_func_call_2> synthesized.


Synthesizing Unit <mux_4bb6f691f7>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 36-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  36 D-type flip-flop(s).
Unit <mux_4bb6f691f7> synthesized.


Synthesizing Unit <concat_c3ccc04d1a>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_c3ccc04d1a> synthesized.


Synthesizing Unit <reinterpret_86b044698f>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_86b044698f> synthesized.


Synthesizing Unit <reinterpret_f21e7f2ddf>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_f21e7f2ddf> synthesized.


Synthesizing Unit <xlslice_43>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_43> synthesized.


Synthesizing Unit <xlslice_40>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_40> synthesized.


Synthesizing Unit <xlslice_41>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<31:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_41> synthesized.


Synthesizing Unit <xlslice_42>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_42> synthesized.


Synthesizing Unit <mux_c9cee7d6bf>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 144-bit register for signal <pipe_16_22>.
    Summary:
	inferred 144 D-type flip-flop(s).
Unit <mux_c9cee7d6bf> synthesized.


Synthesizing Unit <relational_db6796afe7>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_32_22<0>>.
    Found 6-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_db6796afe7> synthesized.


Synthesizing Unit <concat_7995541f2a>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_7995541f2a> synthesized.


Synthesizing Unit <reinterpret_8b4279cdc5>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_8b4279cdc5> synthesized.


Synthesizing Unit <xlslice_73>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_73> synthesized.


Synthesizing Unit <constant_7b07120b87>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_7b07120b87> synthesized.


Synthesizing Unit <constant_7244cd602b>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_7244cd602b> synthesized.


Synthesizing Unit <mux_fca786f2ff>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 36-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  36 D-type flip-flop(s).
Unit <mux_fca786f2ff> synthesized.


Synthesizing Unit <relational_9a3978c602>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_9a3978c602> synthesized.


Synthesizing Unit <scale_9f61027ba4>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <scale_9f61027ba4> synthesized.


Synthesizing Unit <reinterpret_9a0fa0f632>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_9a0fa0f632> synthesized.


Synthesizing Unit <xlslice_120>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<35:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_120> synthesized.


Synthesizing Unit <xlslice_121>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_121> synthesized.


Synthesizing Unit <constant_4c449dd556>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_4c449dd556> synthesized.


Synthesizing Unit <constant_822933f89b>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_822933f89b> synthesized.


Synthesizing Unit <concat_b57c4be2de>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_b57c4be2de> synthesized.


Synthesizing Unit <constant_270746ab47>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_270746ab47> synthesized.


Synthesizing Unit <reinterpret_3fb4604c01>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_3fb4604c01> synthesized.


Synthesizing Unit <reinterpret_4bf1ad328a>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_4bf1ad328a> synthesized.


Synthesizing Unit <reinterpret_eb03bc3377>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_eb03bc3377> synthesized.


Synthesizing Unit <reinterpret_7ea107432a>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_7ea107432a> synthesized.


Synthesizing Unit <xlslice_188>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_188> synthesized.


Synthesizing Unit <xlslice_189>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<47:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_189> synthesized.


Synthesizing Unit <xlslice_190>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<47:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_190> synthesized.


Synthesizing Unit <xlslice_191>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_191> synthesized.


Synthesizing Unit <convert_func_call_42>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <din<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <convert_func_call_42> synthesized.


Synthesizing Unit <generatePowerEfficientEnable>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <generatePowerEfficientEnable> synthesized.


Synthesizing Unit <convert_func_call_43>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_func_call_43> synthesized.


Synthesizing Unit <constant_8038205d89>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_8038205d89> synthesized.


Synthesizing Unit <negate_06f4d445bc>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ip_join_30_1<18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 19-bit adder for signal <internal_ip_35_9_neg>.
    Found 18-bit register for signal <op_mem_48_20<0>>.
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <negate_06f4d445bc> synthesized.


Synthesizing Unit <relational_cd73dde7d1>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_32_22<0>>.
    Found 7-bit comparator greater for signal <result_18_3_rel<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_cd73dde7d1> synthesized.


Synthesizing Unit <concat_b198bd62b0>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_b198bd62b0> synthesized.


Synthesizing Unit <reinterpret_9306b5127f>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_9306b5127f> synthesized.


Synthesizing Unit <reinterpret_580feec131>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_580feec131> synthesized.


Synthesizing Unit <delay_0abb1eedfd>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <delay_0abb1eedfd> synthesized.


Synthesizing Unit <delay_21355083c1>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <delay_21355083c1> synthesized.


Synthesizing Unit <mux_6f25c73c33>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <mux_6f25c73c33> synthesized.


Synthesizing Unit <xlslice_177>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_177> synthesized.


Synthesizing Unit <xlslice_178>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_178> synthesized.


Synthesizing Unit <constant_180df391de>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_180df391de> synthesized.


Synthesizing Unit <mux_1bef4ba0e4>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_1bef4ba0e4> synthesized.


Synthesizing Unit <relational_23065a6aa3>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_23065a6aa3> synthesized.


Synthesizing Unit <constant_09b32c3b22>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_09b32c3b22> synthesized.


Synthesizing Unit <mux_28159dbdb9>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 40-bit register for signal <pipe_16_22>.
    Summary:
	inferred  40 D-type flip-flop(s).
Unit <mux_28159dbdb9> synthesized.


Synthesizing Unit <delay_aab7b18c27>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <delay_aab7b18c27> synthesized.


Synthesizing Unit <convert_func_call_44>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <din<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <convert_func_call_44> synthesized.


Synthesizing Unit <convert_func_call_45>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_func_call_45> synthesized.


Synthesizing Unit <logical_89dc141487>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <latency_pipe_5_26>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <logical_89dc141487> synthesized.


Synthesizing Unit <xlslice_197>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<18:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_197> synthesized.


Synthesizing Unit <xlslice_198>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<19>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_198> synthesized.


Synthesizing Unit <constant_4709ea49b5>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_4709ea49b5> synthesized.


Synthesizing Unit <xlslice_199>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<19:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_199> synthesized.


Synthesizing Unit <concat_c615d93998>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_c615d93998> synthesized.


Synthesizing Unit <reinterpret_d357e69fa3>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_d357e69fa3> synthesized.


Synthesizing Unit <reinterpret_d2180c9169>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_d2180c9169> synthesized.


Synthesizing Unit <reinterpret_4a8cbc85ce>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_4a8cbc85ce> synthesized.


Synthesizing Unit <logical_938d99ac11>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <logical_938d99ac11> synthesized.


Synthesizing Unit <xlslice_179>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<9:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_179> synthesized.


Synthesizing Unit <xlslice_180>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_180> synthesized.


Synthesizing Unit <counter_7888581f80>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <rst_limit_join_44_1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <count_reg_join_44_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 6-bit up counter for signal <count_reg_20_23>.
    Summary:
	inferred   1 Counter(s).
Unit <counter_7888581f80> synthesized.


Synthesizing Unit <delay_fa2be75f6e>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 180-bit register for signal <op_mem_20_24>.
    Summary:
	inferred 180 D-type flip-flop(s).
Unit <delay_fa2be75f6e> synthesized.


Synthesizing Unit <delay_5b3ce5f2ae>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <delay_5b3ce5f2ae> synthesized.


Synthesizing Unit <delay_4217913c13>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 108-bit register for signal <op_mem_20_24>.
    Summary:
	inferred 108 D-type flip-flop(s).
Unit <delay_4217913c13> synthesized.


Synthesizing Unit <delay_328e8ebbb5>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 54-bit register for signal <op_mem_20_24>.
    Summary:
	inferred  54 D-type flip-flop(s).
Unit <delay_328e8ebbb5> synthesized.


Synthesizing Unit <delay_fa260f7d22>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <delay_fa260f7d22> synthesized.


Synthesizing Unit <mux_30e9ca90db>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 126-bit register for signal <pipe_16_22>.
    Summary:
	inferred 126 D-type flip-flop(s).
Unit <mux_30e9ca90db> synthesized.


Synthesizing Unit <mux_181e58d842>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 18-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <mux_181e58d842> synthesized.


Synthesizing Unit <negate_293ec41b50>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 19-bit adder for signal <internal_ip_35_9_neg>.
    Found 19-bit register for signal <op_mem_48_20<0>>.
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <negate_293ec41b50> synthesized.


Synthesizing Unit <constant_7ea0f2fff7>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_7ea0f2fff7> synthesized.


Synthesizing Unit <constant_961b61f8a1>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_961b61f8a1> synthesized.


Synthesizing Unit <constant_a267c870be>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_a267c870be> synthesized.


Synthesizing Unit <relational_931d61fb72>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_931d61fb72> synthesized.


Synthesizing Unit <relational_fe487ce1c7>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_fe487ce1c7> synthesized.


Synthesizing Unit <xlslice_181>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<9:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_181> synthesized.


Synthesizing Unit <xlslice_182>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_182> synthesized.


Synthesizing Unit <mux_f1f44b96f0>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 48-bit register for signal <pipe_16_22>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <mux_f1f44b96f0> synthesized.


Synthesizing Unit <scale_e5d0b4a1ec>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <scale_e5d0b4a1ec> synthesized.


Synthesizing Unit <convert_func_call_39>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <din<23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <convert_func_call_39> synthesized.


Synthesizing Unit <convert_func_call_40>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_func_call_40> synthesized.


Synthesizing Unit <convert_func_call_41>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_func_call_41> synthesized.


Synthesizing Unit <logical_f5b5b4645f>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <latency_pipe_5_26>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <logical_f5b5b4645f> synthesized.


Synthesizing Unit <xlslice_94>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<22:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_94> synthesized.


Synthesizing Unit <xlslice_192>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<21:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_192> synthesized.


Synthesizing Unit <xlslice_193>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<23:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<20:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_193> synthesized.


Synthesizing Unit <xlslice_194>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<23:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<19:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_194> synthesized.


Synthesizing Unit <constant_9a2c97cce5>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_9a2c97cce5> synthesized.


Synthesizing Unit <xlslice_195>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<23:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_195> synthesized.


Synthesizing Unit <concat_f133931c1f>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_f133931c1f> synthesized.


Synthesizing Unit <reinterpret_60ea556961>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_60ea556961> synthesized.


Synthesizing Unit <reinterpret_299ca43e25>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_299ca43e25> synthesized.


Synthesizing Unit <delay_4b00a70dea>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 108-bit register for signal <op_mem_20_24>.
    Summary:
	inferred 108 D-type flip-flop(s).
Unit <delay_4b00a70dea> synthesized.


Synthesizing Unit <mult_cfc8c45902>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 18x18-bit multiplier for signal <mult_46_56>.
    Found 108-bit register for signal <op_mem_65_20>.
    Summary:
	inferred 108 D-type flip-flop(s).
	inferred   1 Multiplier(s).
Unit <mult_cfc8c45902> synthesized.


Synthesizing Unit <xlslice_200>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_200> synthesized.


Synthesizing Unit <constant_fe72737ca0>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_fe72737ca0> synthesized.


Synthesizing Unit <constant_ef0e2e5fc6>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_ef0e2e5fc6> synthesized.


Synthesizing Unit <constant_582a3706dd>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_582a3706dd> synthesized.


Synthesizing Unit <relational_9ece3c8c4e>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_9ece3c8c4e> synthesized.


Synthesizing Unit <relational_dc5bc996c9>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_dc5bc996c9> synthesized.


Synthesizing Unit <xlslice_183>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<9:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_183> synthesized.


Synthesizing Unit <xlslice_201>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_201> synthesized.


Synthesizing Unit <constant_145086465d>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_145086465d> synthesized.


Synthesizing Unit <constant_67ad97ca70>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_67ad97ca70> synthesized.


Synthesizing Unit <relational_4d3cfceaf4>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_4d3cfceaf4> synthesized.


Synthesizing Unit <relational_d930162434>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_d930162434> synthesized.


Synthesizing Unit <xlslice_184>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<9:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_184> synthesized.


Synthesizing Unit <xlslice_185>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_185> synthesized.


Synthesizing Unit <xlslice_202>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_202> synthesized.


Synthesizing Unit <constant_469094441c>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_469094441c> synthesized.


Synthesizing Unit <constant_a1c496ea88>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_a1c496ea88> synthesized.


Synthesizing Unit <relational_8fc7f5539b>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_8fc7f5539b> synthesized.


Synthesizing Unit <relational_47b317dab6>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_47b317dab6> synthesized.


Synthesizing Unit <xlslice_186>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<9:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_186> synthesized.


Synthesizing Unit <xlslice_89>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_89> synthesized.


Synthesizing Unit <xlslice_203>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_203> synthesized.


Synthesizing Unit <relational_f9928864ea>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_f9928864ea> synthesized.


Synthesizing Unit <counter_223a0f3237>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <rst_limit_join_44_1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <count_reg_join_44_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found T flip-flop for signal <count_reg_20_23<0>>.
    Summary:
	inferred   1 T-type flip-flop(s).
Unit <counter_223a0f3237> synthesized.


Synthesizing Unit <xlslice_187>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<9:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_187> synthesized.


Synthesizing Unit <xlslice_47>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlslice_47> synthesized.


Synthesizing Unit <xlslice_48>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlslice_48> synthesized.


Synthesizing Unit <delay_0c0a0420a6>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <delay_0c0a0420a6> synthesized.


Synthesizing Unit <xlslice_90>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_90> synthesized.


Synthesizing Unit <xlslice_196>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlslice_196> synthesized.


Synthesizing Unit <delay_092ab65ed6>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <delay_092ab65ed6> synthesized.


Synthesizing Unit <mux_f3852fb470>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit register for signal <pipe_26_22<0>>.
    Found 7-bit 8-to-1 multiplexer for signal <unregy_join_6_1>.
    Summary:
	inferred   7 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <mux_f3852fb470> synthesized.


Synthesizing Unit <xlslice_170>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_170> synthesized.


Synthesizing Unit <xlslice_171>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<9:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_171> synthesized.


Synthesizing Unit <constant_e8aae5d3bb>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_e8aae5d3bb> synthesized.


Synthesizing Unit <constant_b437b02512>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_b437b02512> synthesized.


Synthesizing Unit <relational_54048c8b02>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_54048c8b02> synthesized.


Synthesizing Unit <relational_16235eb2bf>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_16235eb2bf> synthesized.


Synthesizing Unit <counter_0009e314f5>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <rst_limit_join_44_1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <count_reg_join_44_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found T flip-flop for signal <count_reg_20_23<0>>.
    Summary:
	inferred   1 T-type flip-flop(s).
Unit <counter_0009e314f5> synthesized.


Synthesizing Unit <scale_f01f7ce486>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <scale_f01f7ce486> synthesized.


Synthesizing Unit <mult_4fae336f61>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 18x8-bit multiplier for signal <mult_46_56>.
    Found 78-bit register for signal <op_mem_65_20>.
    Summary:
	inferred  78 D-type flip-flop(s).
	inferred   1 Multiplier(s).
Unit <mult_4fae336f61> synthesized.


Synthesizing Unit <reinterpret_4389dc89bf>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_4389dc89bf> synthesized.


Synthesizing Unit <delay_0341f7be44>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <delay_0341f7be44> synthesized.


Synthesizing Unit <shift_01a2ba5449>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_mem_46_20_front_din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <op_mem_46_20_back> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ip_1_23<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <shift_01a2ba5449> synthesized.


Synthesizing Unit <concat_c588c5101d>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_c588c5101d> synthesized.


Synthesizing Unit <xlslice_37>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<78:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_37> synthesized.


Synthesizing Unit <xlslice_38>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<78:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_38> synthesized.


Synthesizing Unit <xlslice_39>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<78:47>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_39> synthesized.


Synthesizing Unit <concat_b3936f83fc>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_b3936f83fc> synthesized.


Synthesizing Unit <xlpassthrough>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlpassthrough> synthesized.


Synthesizing Unit <delay_3f5b23b538>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 64-bit register for signal <op_mem_20_24>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <delay_3f5b23b538> synthesized.


Synthesizing Unit <relational_e885809f2f>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_32_22<0>>.
    Found 48-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_e885809f2f> synthesized.


Synthesizing Unit <xlslice_74>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlslice_74> synthesized.


Synthesizing Unit <xlslice_75>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<63:48>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_75> synthesized.


Synthesizing Unit <delay_f78bae76bd>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 66-bit register for signal <op_mem_20_24>.
    Summary:
	inferred  66 D-type flip-flop(s).
Unit <delay_f78bae76bd> synthesized.


Synthesizing Unit <xlslice_76>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_76> synthesized.


Synthesizing Unit <relational_9b3c9652f3>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit comparator greater for signal <result_18_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_9b3c9652f3> synthesized.


Synthesizing Unit <xlslice_77>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<12:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_77> synthesized.


Synthesizing Unit <mux_7f6b7da686>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <mux_7f6b7da686> synthesized.


Synthesizing Unit <counter_e4b8f9ed4e>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit up counter for signal <count_reg_20_23>.
    Summary:
	inferred   1 Counter(s).
Unit <counter_e4b8f9ed4e> synthesized.


Synthesizing Unit <delay_67ef71f6b4>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 13-bit register for signal <op_mem_20_24<0>>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <delay_67ef71f6b4> synthesized.


Synthesizing Unit <shift_d09007e5f5>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_mem_46_20_front_din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <op_mem_46_20_back> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cast_internal_ip_27_3_rsh<14:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <shift_d09007e5f5> synthesized.


Synthesizing Unit <reinterpret_4ddae7a67c>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_4ddae7a67c> synthesized.


Synthesizing Unit <reinterpret_151459306d>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_151459306d> synthesized.


Synthesizing Unit <xlslice_66>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlslice_66> synthesized.


Synthesizing Unit <xlslice_78>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlslice_78> synthesized.


Synthesizing Unit <convert_func_call_24>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_func_call_24> synthesized.


Synthesizing Unit <convert_func_call_25>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <din<29:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <convert_func_call_25> synthesized.


Synthesizing Unit <constant_5478175279>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_5478175279> synthesized.


Synthesizing Unit <relational_1497de3985>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_32_22<0>>.
    Found 7-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_1497de3985> synthesized.


Synthesizing Unit <mux_e38ddc7597>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 45-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  45 D-type flip-flop(s).
Unit <mux_e38ddc7597> synthesized.


Synthesizing Unit <mux_cc70926354>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <pipe_44_22<0>>.
    Found 2-bit 16-to-1 multiplexer for signal <unregy_join_6_1>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <mux_cc70926354> synthesized.


Synthesizing Unit <mux_0aaa3afba6>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <pipe_16_22>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <mux_0aaa3afba6> synthesized.


Synthesizing Unit <convert_func_call_3>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_func_call_3> synthesized.


Synthesizing Unit <logical_dfe2dded7f>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <logical_dfe2dded7f> synthesized.


Synthesizing Unit <concat_e2aa47955c>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_e2aa47955c> synthesized.


Synthesizing Unit <xlslice_79>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<11:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_79> synthesized.


Synthesizing Unit <xlslice_80>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_80> synthesized.


Synthesizing Unit <mux_c3e1ddb86e>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_c3e1ddb86e> synthesized.


Synthesizing Unit <convert_func_call_4>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_func_call_4> synthesized.


Synthesizing Unit <concat_a369e00c6b>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_a369e00c6b> synthesized.


Synthesizing Unit <xlslice_44>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<62:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_44> synthesized.


Synthesizing Unit <xlslice_45>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<78:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<46:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_45> synthesized.


Synthesizing Unit <concat_3cc25f9a26>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_3cc25f9a26> synthesized.


Synthesizing Unit <reinterpret_aa522dcdd3>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_aa522dcdd3> synthesized.


Synthesizing Unit <concat_4a40e578d7>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_4a40e578d7> synthesized.


Synthesizing Unit <concat_b8ac94cae7>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_b8ac94cae7> synthesized.


Synthesizing Unit <reinterpret_2b04cd795d>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_2b04cd795d> synthesized.


Synthesizing Unit <convert_func_call_6>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_func_call_6> synthesized.


Synthesizing Unit <concat_526ac5b437>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_526ac5b437> synthesized.


Synthesizing Unit <delay_a72614a86a>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 62-bit register for signal <op_mem_20_24<0>>.
    Summary:
	inferred  62 D-type flip-flop(s).
Unit <delay_a72614a86a> synthesized.


Synthesizing Unit <shift_3d704f15bd>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_mem_46_20_front_din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <op_mem_46_20_back> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <shift_3d704f15bd> synthesized.


Synthesizing Unit <mux_b17283bd96>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_b17283bd96> synthesized.


Synthesizing Unit <negate_f54e9c0929>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ip_join_30_1<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit adder for signal <internal_ip_35_9_neg>.
    Found 31-bit register for signal <op_mem_48_20<0>>.
    Summary:
	inferred  31 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <negate_f54e9c0929> synthesized.


Synthesizing Unit <shift_6a984f7b1f>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_mem_46_20_front_din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <op_mem_46_20_back> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cast_internal_ip_27_3_rsh<19:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <shift_6a984f7b1f> synthesized.


Synthesizing Unit <shift_23cc8d0234>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_mem_46_20_front_din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <op_mem_46_20_back> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cast_internal_ip_27_3_rsh<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <shift_23cc8d0234> synthesized.


Synthesizing Unit <xlslice_81>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<32:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_81> synthesized.


Synthesizing Unit <convert_func_call_26>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_func_call_26> synthesized.


Synthesizing Unit <mux_b6870799b4>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 33-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <mux_b6870799b4> synthesized.


Synthesizing Unit <delay_3f880447cf>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 84-bit register for signal <op_mem_20_24<0>>.
    Summary:
	inferred  84 D-type flip-flop(s).
Unit <delay_3f880447cf> synthesized.


Synthesizing Unit <mux_9d74770856>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 19-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  19 D-type flip-flop(s).
Unit <mux_9d74770856> synthesized.


Synthesizing Unit <xlslice_122>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<83>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<20:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_122> synthesized.


Synthesizing Unit <xlslice_123>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<83:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_123> synthesized.


Synthesizing Unit <xlslice_124>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<82:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_124> synthesized.


Synthesizing Unit <xlslice_125>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<83:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_125> synthesized.


Synthesizing Unit <xlslice_82>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<123:62>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_82> synthesized.


Synthesizing Unit <xlslice_83>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<61:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_83> synthesized.


Synthesizing Unit <reinterpret_713b6c5d29>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_713b6c5d29> synthesized.


Synthesizing Unit <xlslice_84>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<84:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_84> synthesized.


Synthesizing Unit <xlslice_85>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<84:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<19:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_85> synthesized.


Synthesizing Unit <xlslice_86>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<84:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<20:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_86> synthesized.


Synthesizing Unit <xlslice_87>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<84>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<21:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_87> synthesized.


Synthesizing Unit <xlslice_88>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<83:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_88> synthesized.


Synthesizing Unit <delay_ca228dec41>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 93-bit register for signal <op_mem_20_24>.
    Summary:
	inferred  93 D-type flip-flop(s).
Unit <delay_ca228dec41> synthesized.


Synthesizing Unit <delay_46b7175e0f>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 372-bit register for signal <op_mem_20_24>.
INFO:Xst:738 - HDL ADVISOR - 372 flip-flops were inferred for signal <op_mem_20_24>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 372 D-type flip-flop(s).
Unit <delay_46b7175e0f> synthesized.


Synthesizing Unit <reinterpret_e2e786e1ed>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_e2e786e1ed> synthesized.


Synthesizing Unit <reinterpret_76541f1bde>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_76541f1bde> synthesized.


Synthesizing Unit <xlslice_126>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<61:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_126> synthesized.


Synthesizing Unit <xlslice_127>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<30:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_127> synthesized.


Synthesizing Unit <mult_7b9bb0537a>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 31x18-bit multiplier for signal <mult_46_56>.
    Found 147-bit register for signal <op_mem_65_20>.
    Summary:
	inferred 147 D-type flip-flop(s).
	inferred   1 Multiplier(s).
Unit <mult_7b9bb0537a> synthesized.


Synthesizing Unit <delay_ed64862f6f>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 57-bit register for signal <op_mem_20_24>.
    Summary:
	inferred  57 D-type flip-flop(s).
Unit <delay_ed64862f6f> synthesized.


Synthesizing Unit <mult_edcb97cd50>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <mult_48_56<51>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 31x21-bit multiplier for signal <mult_48_56>.
    Found 153-bit register for signal <op_mem_65_20>.
    Summary:
	inferred 153 D-type flip-flop(s).
	inferred   1 Multiplier(s).
Unit <mult_edcb97cd50> synthesized.


Synthesizing Unit <concat_94729ef7e0>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_94729ef7e0> synthesized.


Synthesizing Unit <reinterpret_64ddc4af5e>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_64ddc4af5e> synthesized.


Synthesizing Unit <concat_32afb77cd2>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_32afb77cd2> synthesized.


Synthesizing Unit <delay_4ce33ca7e7>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <op_mem_20_24<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <delay_4ce33ca7e7> synthesized.


Synthesizing Unit <delay_ef6ec19213>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 14-bit register for signal <op_mem_20_24>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <delay_ef6ec19213> synthesized.


Synthesizing Unit <delay_8826f087e1>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <op_mem_20_24>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <delay_8826f087e1> synthesized.


Synthesizing Unit <constant_bc7a810978>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_bc7a810978> synthesized.


Synthesizing Unit <constant_e89402c81f>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_e89402c81f> synthesized.


Synthesizing Unit <mux_66ff556d13>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 84-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  84 D-type flip-flop(s).
Unit <mux_66ff556d13> synthesized.


Synthesizing Unit <mux_e5741dcde9>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 62-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  62 D-type flip-flop(s).
Unit <mux_e5741dcde9> synthesized.


Synthesizing Unit <concat_24b7d1333f>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_24b7d1333f> synthesized.


Synthesizing Unit <reinterpret_3cfe81c7ab>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_3cfe81c7ab> synthesized.


Synthesizing Unit <xlslice_128>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<83:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_128> synthesized.


Synthesizing Unit <delay_3e300ae6bb>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 170-bit register for signal <op_mem_20_24>.
    Summary:
	inferred 170 D-type flip-flop(s).
Unit <delay_3e300ae6bb> synthesized.


Synthesizing Unit <delay_8aef8ddb97>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 124-bit register for signal <op_mem_20_24>.
    Summary:
	inferred 124 D-type flip-flop(s).
Unit <delay_8aef8ddb97> synthesized.


Synthesizing Unit <concat_17f3248be4>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_17f3248be4> synthesized.


Synthesizing Unit <delay_bbdca7d4e2>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 248-bit register for signal <op_mem_20_24>.
    Summary:
	inferred 248 D-type flip-flop(s).
Unit <delay_bbdca7d4e2> synthesized.


Synthesizing Unit <mux_6203b36850>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 128-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred 128 D-type flip-flop(s).
Unit <mux_6203b36850> synthesized.


Synthesizing Unit <counter_e63924e4e7>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <rst_limit_join_44_1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <count_reg_join_44_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 7-bit up counter for signal <count_reg_20_23>.
    Summary:
	inferred   1 Counter(s).
Unit <counter_e63924e4e7> synthesized.


Synthesizing Unit <constant_9b805894ff>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_9b805894ff> synthesized.


Synthesizing Unit <constant_6d93c28b86>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_6d93c28b86> synthesized.


Synthesizing Unit <constant_68d110842c>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_68d110842c> synthesized.


Synthesizing Unit <counter_779ff41485>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <rst_limit_join_44_1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <count_reg_join_44_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 12-bit up counter for signal <count_reg_20_23>.
    Summary:
	inferred   1 Counter(s).
Unit <counter_779ff41485> synthesized.


Synthesizing Unit <relational_a0c795533c>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 15-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_a0c795533c> synthesized.


Synthesizing Unit <relational_36ed515732>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_32_22<0>>.
    Found 12-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_36ed515732> synthesized.


Synthesizing Unit <xlslice_91>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_91> synthesized.


Synthesizing Unit <convert_func_call_27>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_func_call_27> synthesized.


Synthesizing Unit <concat_12f835c970>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_12f835c970> synthesized.


Synthesizing Unit <reinterpret_28b9ecc6fc>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_28b9ecc6fc> synthesized.


Synthesizing Unit <xlslice_92>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<71:36>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_92> synthesized.


Synthesizing Unit <xlslice_93>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<35:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_93> synthesized.


Synthesizing Unit <convert_func_call_7>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_func_call_7> synthesized.


Synthesizing Unit <convert_func_call_8>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_func_call_8> synthesized.


Synthesizing Unit <convert_func_call_9>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_func_call_9> synthesized.


Synthesizing Unit <concat_db62c09dea>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_db62c09dea> synthesized.


Synthesizing Unit <constant_5df6a9ace6>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_5df6a9ace6> synthesized.


Synthesizing Unit <constant_fd28b32bf8>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_fd28b32bf8> synthesized.


Synthesizing Unit <constant_ac675e5b18>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_ac675e5b18> synthesized.


Synthesizing Unit <constant_03e4098635>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_03e4098635> synthesized.


Synthesizing Unit <delay_2dc2e1c046>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 21-bit register for signal <op_mem_20_24<0>>.
    Summary:
	inferred  21 D-type flip-flop(s).
Unit <delay_2dc2e1c046> synthesized.


Synthesizing Unit <mux_5b0d4156a2>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 20-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <mux_5b0d4156a2> synthesized.


Synthesizing Unit <relational_72dd42448d>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 21-bit comparator less for signal <result_16_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_72dd42448d> synthesized.


Synthesizing Unit <convert_func_call_28>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <din<22:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <convert_func_call_28> synthesized.


Synthesizing Unit <convert_func_call_29>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <din<20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <convert_func_call_29> synthesized.


Synthesizing Unit <convert_func_call_30>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <din<9:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <convert_func_call_30> synthesized.


Synthesizing Unit <convert_func_call_31>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <din<21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <convert_func_call_31> synthesized.


Synthesizing Unit <concat_8e53793314>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_8e53793314> synthesized.


Synthesizing Unit <mult_1f4d330bcc>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8x8-bit multiplier for signal <mult_46_56>.
    Found 48-bit register for signal <op_mem_65_20>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred   1 Multiplier(s).
Unit <mult_1f4d330bcc> synthesized.


Synthesizing Unit <scale_fa7c2ab9f6>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <scale_fa7c2ab9f6> synthesized.


Synthesizing Unit <xlslice_101>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<47:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_101> synthesized.


Synthesizing Unit <xlslice_100>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<63:48>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_100> synthesized.


Synthesizing Unit <xlslice_99>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<63:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_99> synthesized.


Synthesizing Unit <xlslice_98>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<63:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_98> synthesized.


Synthesizing Unit <reinterpret_7025463ea8>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_7025463ea8> synthesized.


Synthesizing Unit <xlslice_172>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<35:28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<19:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_172> synthesized.


Synthesizing Unit <xlslice_173>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<27:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_173> synthesized.


Synthesizing Unit <xlslice_129>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_129> synthesized.


Synthesizing Unit <xlslice_130>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_130> synthesized.


Synthesizing Unit <constant_c11787fdd1>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_c11787fdd1> synthesized.


Synthesizing Unit <relational_770e12e4ab>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_32_22<0>>.
    Found 32-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_770e12e4ab> synthesized.


Synthesizing Unit <delay_55777e5be4>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 24-bit register for signal <op_mem_20_24>.
    Summary:
	inferred  24 D-type flip-flop(s).
Unit <delay_55777e5be4> synthesized.


Synthesizing Unit <xlslice_131>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<71:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_131> synthesized.


Synthesizing Unit <xlslice_132>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<71:36>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_132> synthesized.


Synthesizing Unit <xlslice_133>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<71:54>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<35:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_133> synthesized.


Synthesizing Unit <xlslice_134>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<53:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_134> synthesized.


Synthesizing Unit <constant_b366689086>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_b366689086> synthesized.


Synthesizing Unit <relational_6e0a4878aa>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_32_22<0>>.
    Found 19-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_6e0a4878aa> synthesized.


Synthesizing Unit <xlconvert_10>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_10> synthesized.


Synthesizing Unit <convert_func_call_10>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_func_call_10> synthesized.


Synthesizing Unit <convert_func_call_11>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <din<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <convert_func_call_11> synthesized.


Synthesizing Unit <constant_473db002f8>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_473db002f8> synthesized.


Synthesizing Unit <logical_954ee29728>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <logical_954ee29728> synthesized.


Synthesizing Unit <relational_5d2bc997de>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_32_22<0>>.
    Found 15-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_5d2bc997de> synthesized.


Synthesizing Unit <concat_e3f217b04f>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_e3f217b04f> synthesized.


Synthesizing Unit <concat_83e473517e>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_83e473517e> synthesized.


Synthesizing Unit <inverter_62c5f03117>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_mem_22_20_front_din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <op_mem_22_20_back> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <inverter_62c5f03117> synthesized.


Synthesizing Unit <inverter_e2b989a05e>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_mem_22_20_front_din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <op_mem_22_20_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <inverter_e2b989a05e> synthesized.


Synthesizing Unit <xlslice_46>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_46> synthesized.


Synthesizing Unit <xlslice_49>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_49> synthesized.


Synthesizing Unit <xlslice_50>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_50> synthesized.


Synthesizing Unit <convert_func_call_12>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_func_call_12> synthesized.


Synthesizing Unit <inverter_e4a281cf78>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_22_20<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <inverter_e4a281cf78> synthesized.


Synthesizing Unit <inverter_6844eee868>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_22_20<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <inverter_6844eee868> synthesized.


Synthesizing Unit <mux_1e22c21d05>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mux_1e22c21d05> synthesized.


Synthesizing Unit <constant_2ae71e3b73>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_2ae71e3b73> synthesized.


Synthesizing Unit <relational_487ac75be9>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 25-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_487ac75be9> synthesized.


Synthesizing Unit <constant_33835d3375>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_33835d3375> synthesized.


Synthesizing Unit <relational_d3a37482f6>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 31-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_d3a37482f6> synthesized.


Synthesizing Unit <relational_ba5c6f1dfc>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_32_22<0>>.
    Found 8-bit comparator less for signal <result_16_3_rel<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_ba5c6f1dfc> synthesized.


Synthesizing Unit <xlslice_135>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_135> synthesized.


Synthesizing Unit <xlslice_136>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<25:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<16:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_136> synthesized.


Synthesizing Unit <xlslice_174>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_174> synthesized.


Synthesizing Unit <xlslice_175>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<25:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_175> synthesized.


Synthesizing Unit <concat_eb40f005cd>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_eb40f005cd> synthesized.


Synthesizing Unit <concat_f4ce182b0d>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_f4ce182b0d> synthesized.


Synthesizing Unit <concat_114a1e1663>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_114a1e1663> synthesized.


Synthesizing Unit <constant_578dda96c6>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_578dda96c6> synthesized.


Synthesizing Unit <delay_23f848c85b>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <op_mem_20_24>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <delay_23f848c85b> synthesized.


Synthesizing Unit <counter_7f1bcfc849>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <rst_limit_join_44_1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <count_reg_join_44_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 53-bit up counter for signal <count_reg_20_23>.
    Summary:
	inferred   1 Counter(s).
Unit <counter_7f1bcfc849> synthesized.


Synthesizing Unit <mux_6054a14682>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 128-bit register for signal <pipe_16_22>.
    Summary:
	inferred 128 D-type flip-flop(s).
Unit <mux_6054a14682> synthesized.


Synthesizing Unit <xlslice_51>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<52:17>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_51> synthesized.


Synthesizing Unit <xlslice_52>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<16:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_52> synthesized.


Synthesizing Unit <xlslice_53>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<52:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_53> synthesized.


Synthesizing Unit <xlslice_54>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_54> synthesized.


Synthesizing Unit <xlslice_55>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<11:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_55> synthesized.


Synthesizing Unit <concat_8ed7cb66cd>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_8ed7cb66cd> synthesized.


Synthesizing Unit <mux_fd01d62b53>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 64-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <mux_fd01d62b53> synthesized.


Synthesizing Unit <xlslice_56>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<16:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_56> synthesized.


Synthesizing Unit <xlslice_57>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<16:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_57> synthesized.


Synthesizing Unit <xlslice_58>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_58> synthesized.


Synthesizing Unit <convert_func_call_13>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_func_call_13> synthesized.


Synthesizing Unit <convert_func_call_14>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_func_call_14> synthesized.


Synthesizing Unit <convert_func_call_15>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_func_call_15> synthesized.


Synthesizing Unit <xlslice_59>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_59> synthesized.


Synthesizing Unit <xlslice_60>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_60> synthesized.


Synthesizing Unit <concat_566f280c69>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_566f280c69> synthesized.


Synthesizing Unit <constant_06590e4008>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_06590e4008> synthesized.


Synthesizing Unit <mux_bfe1d4f686>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <mux_bfe1d4f686> synthesized.


Synthesizing Unit <mux_58c87f2f80>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 19-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  19 D-type flip-flop(s).
Unit <mux_58c87f2f80> synthesized.


Synthesizing Unit <xlslice_61>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<18:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_61> synthesized.


Synthesizing Unit <xlslice_62>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<19:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_62> synthesized.


Synthesizing Unit <xlslice_63>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_63> synthesized.


Synthesizing Unit <concat_8b51f4067b>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_8b51f4067b> synthesized.


Synthesizing Unit <constant_7ef2258ec8>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_7ef2258ec8> synthesized.


Synthesizing Unit <delay_9bb25f1d93>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <delay_9bb25f1d93> synthesized.


Synthesizing Unit <mux_66e06093b2>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_66e06093b2> synthesized.


Synthesizing Unit <xlslice_95>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<35:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_95> synthesized.


Synthesizing Unit <concat_4564aa4c8b>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_4564aa4c8b> synthesized.


Synthesizing Unit <reinterpret_9a13f6a2a0>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_9a13f6a2a0> synthesized.


Synthesizing Unit <bitbasher_28534cf16d>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <bitbasher_28534cf16d> synthesized.


Synthesizing Unit <bitbasher_bb056d7e90>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <bitbasher_bb056d7e90> synthesized.


Synthesizing Unit <convert_func_call_32>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_func_call_32> synthesized.


Synthesizing Unit <convert_func_call_33>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_func_call_33> synthesized.


Synthesizing Unit <convert_func_call_34>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_func_call_34> synthesized.


Synthesizing Unit <convert_func_call_35>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_func_call_35> synthesized.


Synthesizing Unit <xlslice_96>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<12:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_96> synthesized.


Synthesizing Unit <xlslice_97>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_97> synthesized.


Synthesizing Unit <mux_112578e8da>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 13-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <mux_112578e8da> synthesized.


Synthesizing Unit <mux_2aa09bfea3>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mux_2aa09bfea3> synthesized.


Synthesizing Unit <mux_bfb8dadb36>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <mux_bfb8dadb36> synthesized.


Synthesizing Unit <constant_068ec526a0>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_068ec526a0> synthesized.


Synthesizing Unit <constant_24fe963a89>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_24fe963a89> synthesized.


Synthesizing Unit <constant_60de7cd9a7>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_60de7cd9a7> synthesized.


Synthesizing Unit <relational_d500ab1630>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 14-bit comparator equal for signal <result_12_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_d500ab1630> synthesized.


Synthesizing Unit <relational_7f67627fe4>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 14-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_7f67627fe4> synthesized.


Synthesizing Unit <constant_a629aefb53>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_a629aefb53> synthesized.


Synthesizing Unit <constant_e99b17db38>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_e99b17db38> synthesized.


Synthesizing Unit <delay_14a6a51cbc>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <delay_14a6a51cbc> synthesized.


Synthesizing Unit <mux_ec62f2b06a>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <mux_ec62f2b06a> synthesized.


Synthesizing Unit <relational_ada779c3b0>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <op_mem_32_22>.
    Found 48-bit comparator less for signal <result_16_3_rel<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_ada779c3b0> synthesized.


Synthesizing Unit <mult_08763981bc>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 31x16-bit multiplier for signal <mult_46_56>.
    Found 188-bit register for signal <op_mem_65_20>.
    Summary:
	inferred 188 D-type flip-flop(s).
	inferred   1 Multiplier(s).
Unit <mult_08763981bc> synthesized.


Synthesizing Unit <logical_b2983b6154>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <latency_pipe_5_26>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <logical_b2983b6154> synthesized.


Synthesizing Unit <xlslice_137>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<46:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_137> synthesized.


Synthesizing Unit <xlslice_138>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<47:39>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<37:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_138> synthesized.


Synthesizing Unit <xlslice_139>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<47:38>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<36:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_139> synthesized.


Synthesizing Unit <xlslice_140>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<47:37>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<35:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_140> synthesized.


Synthesizing Unit <xlslice_141>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<47:36>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<34:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_141> synthesized.


Synthesizing Unit <xlslice_142>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<47:35>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<33:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_142> synthesized.


Synthesizing Unit <xlslice_143>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<47:34>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<32:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_143> synthesized.


Synthesizing Unit <xlslice_144>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<47:33>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_144> synthesized.


Synthesizing Unit <xlslice_145>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<47:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<30:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_145> synthesized.


Synthesizing Unit <xlslice_146>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<47:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<29:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_146> synthesized.


Synthesizing Unit <xlslice_147>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<47:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<28:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_147> synthesized.


Synthesizing Unit <xlslice_148>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<47>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<45:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_148> synthesized.


Synthesizing Unit <xlslice_149>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<47:29>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<27:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_149> synthesized.


Synthesizing Unit <xlslice_150>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<47:28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<26:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_150> synthesized.


Synthesizing Unit <xlslice_151>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<47:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<25:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_151> synthesized.


Synthesizing Unit <xlslice_152>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<47:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<24:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_152> synthesized.


Synthesizing Unit <xlslice_153>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<47:25>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_153> synthesized.


Synthesizing Unit <xlslice_154>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<47:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<22:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_154> synthesized.


Synthesizing Unit <xlslice_155>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<47:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<21:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_155> synthesized.


Synthesizing Unit <xlslice_156>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<47:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<20:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_156> synthesized.


Synthesizing Unit <xlslice_157>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<47:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<19:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_157> synthesized.


Synthesizing Unit <xlslice_158>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<47:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<18:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_158> synthesized.


Synthesizing Unit <xlslice_159>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<47:46>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<44:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_159> synthesized.


Synthesizing Unit <xlslice_160>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<47:19>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_160> synthesized.


Synthesizing Unit <xlslice_161>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<47:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<16:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_161> synthesized.


Synthesizing Unit <xlslice_162>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<47:45>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<43:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_162> synthesized.


Synthesizing Unit <xlslice_163>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<47:44>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<42:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_163> synthesized.


Synthesizing Unit <xlslice_164>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<47:43>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<41:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_164> synthesized.


Synthesizing Unit <xlslice_165>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<47:42>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<40:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_165> synthesized.


Synthesizing Unit <xlslice_166>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<47:41>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<39:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_166> synthesized.


Synthesizing Unit <xlslice_167>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<47:40>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<38:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_167> synthesized.


Synthesizing Unit <constant_b6bf25629b>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_b6bf25629b> synthesized.


Synthesizing Unit <xlslice_176>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<47:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<14:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_176> synthesized.


Synthesizing Unit <concat_b6b0f55f17>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_b6b0f55f17> synthesized.


Synthesizing Unit <reinterpret_e155c4bb93>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_e155c4bb93> synthesized.


Synthesizing Unit <reinterpret_72d35fae55>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_72d35fae55> synthesized.


Synthesizing Unit <concat_1a070f1f35>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_1a070f1f35> synthesized.


Synthesizing Unit <reinterpret_df53fd8fe7>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_df53fd8fe7> synthesized.


Synthesizing Unit <concat_09ca9faec0>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_09ca9faec0> synthesized.


Synthesizing Unit <constant_98b461a391>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_98b461a391> synthesized.


Synthesizing Unit <constant_e82da56f1e>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_e82da56f1e> synthesized.


Synthesizing Unit <concat_c24e4e888e>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_c24e4e888e> synthesized.


Synthesizing Unit <constant_1e1ea8370a>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_1e1ea8370a> synthesized.


Synthesizing Unit <mux_7448b060f4>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_7448b060f4> synthesized.


Synthesizing Unit <constant_ebdfb0074f>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_ebdfb0074f> synthesized.


Synthesizing Unit <concat_7d415c13b1>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_7d415c13b1> synthesized.


Synthesizing Unit <reinterpret_ddc3ebdd7c>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_ddc3ebdd7c> synthesized.


Synthesizing Unit <convert_func_call_36>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_func_call_36> synthesized.


Synthesizing Unit <concat_83d07cc341>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_83d07cc341> synthesized.


Synthesizing Unit <xlslice_168>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<10:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_168> synthesized.


Synthesizing Unit <xlslice_169>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_169> synthesized.


Synthesizing Unit <mux_eb6266ebdd>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_eb6266ebdd> synthesized.


Synthesizing Unit <convert_func_call_37>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_func_call_37> synthesized.


Synthesizing Unit <convert_func_call_38>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <din<127:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <convert_func_call_38> synthesized.


Synthesizing Unit <xlslice_102>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_102> synthesized.


Synthesizing Unit <xlslice_103>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_103> synthesized.


Synthesizing Unit <concat_8d83147763>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_8d83147763> synthesized.


Synthesizing Unit <convert_func_call_16>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_func_call_16> synthesized.


Synthesizing Unit <concat_0e2072f8e1>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_0e2072f8e1> synthesized.


Synthesizing Unit <concat_1ece14600f>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_1ece14600f> synthesized.


Synthesizing Unit <xlslice_64>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<7:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_64> synthesized.


Synthesizing Unit <convert_func_call_17>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_func_call_17> synthesized.


Synthesizing Unit <convert_func_call_18>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_func_call_18> synthesized.


Synthesizing Unit <concat_7ad576a6fc>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_7ad576a6fc> synthesized.


Synthesizing Unit <constant_fd85eb7067>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_fd85eb7067> synthesized.


Synthesizing Unit <xlslice_65>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlslice_65> synthesized.


Synthesizing Unit <mux_c42b9c1ff1>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 260-bit register for signal <pipe_28_22>.
    Found 130-bit 8-to-1 multiplexer for signal <unregy_join_6_1>.
INFO:Xst:738 - HDL ADVISOR - 260 flip-flops were inferred for signal <pipe_28_22>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 260 D-type flip-flop(s).
	inferred 130 Multiplexer(s).
Unit <mux_c42b9c1ff1> synthesized.


Synthesizing Unit <xlslice_104>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<73:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_104> synthesized.


Synthesizing Unit <xlslice_105>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<73>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_105> synthesized.


Synthesizing Unit <xlslice_106>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<72:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_106> synthesized.


Synthesizing Unit <xlslice_107>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<129:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_107> synthesized.


Synthesizing Unit <xlslice_108>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<129>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_108> synthesized.


Synthesizing Unit <xlslice_109>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<128:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_109> synthesized.


Synthesizing Unit <xlslice_110>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<17:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_110> synthesized.


Synthesizing Unit <xlslice_111>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<17>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_111> synthesized.


Synthesizing Unit <xlslice_112>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<16:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_112> synthesized.


Synthesizing Unit <xlslice_113>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<65:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_113> synthesized.


Synthesizing Unit <xlslice_114>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<65>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_114> synthesized.


Synthesizing Unit <xlslice_115>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<64:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_115> synthesized.


Synthesizing Unit <convert_func_call_19>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_func_call_19> synthesized.


Synthesizing Unit <convert_func_call_20>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_func_call_20> synthesized.


Synthesizing Unit <convert_func_call_21>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_func_call_21> synthesized.


Synthesizing Unit <delay_15f5a81b1f>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 65-bit register for signal <op_mem_20_24<0>>.
    Summary:
	inferred  65 D-type flip-flop(s).
Unit <delay_15f5a81b1f> synthesized.


Synthesizing Unit <relational_297b184c8e>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit comparator greater for signal <result_18_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_297b184c8e> synthesized.


Synthesizing Unit <relational_a0704033ef>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_32_22<0>>.
    Found 31-bit comparator greatequal for signal <result_22_3_rel<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_a0704033ef> synthesized.


Synthesizing Unit <logical_1cef476837>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <latency_pipe_5_26<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <logical_1cef476837> synthesized.


Synthesizing Unit <relational_6e942c7926>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_32_22<0>>.
    Found 16-bit comparator greatequal for signal <result_22_3_rel<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_6e942c7926> synthesized.


Synthesizing Unit <concat_397b8dc5c3>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_397b8dc5c3> synthesized.


Synthesizing Unit <mux_dc8b84fd59>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_dc8b84fd59> synthesized.


Synthesizing Unit <xlslice_67>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_67> synthesized.


Synthesizing Unit <xlslice_68>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<63:28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_68> synthesized.


Synthesizing Unit <xlslice_69>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_69> synthesized.


Synthesizing Unit <constant_4e64dfaf34>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_4e64dfaf34> synthesized.


Synthesizing Unit <xlslice_116>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<7:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_116> synthesized.


Synthesizing Unit <xlslice_117>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_117> synthesized.


Synthesizing Unit <xlslice_118>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <x<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_118> synthesized.


Synthesizing Unit <xladdsub_c09f12_01_1>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <c_in<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <temp_cout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <override> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <logic1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <extra_reg_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xladdsub_c09f12_01_1> synthesized.


Synthesizing Unit <bus_create11_entity_ca7f9dbf2e>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <bus_create11_entity_ca7f9dbf2e> synthesized.


Synthesizing Unit <bus_create2_entity_26f43c2bb1>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <bus_create2_entity_26f43c2bb1> synthesized.


Synthesizing Unit <bus_create7_entity_57af54f9e5>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <bus_create7_entity_57af54f9e5> synthesized.


Synthesizing Unit <bus_expand6_entity_289d91e26d>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <bus_expand6_entity_289d91e26d> synthesized.


Synthesizing Unit <bus_expand_entity_42329a104d>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <bus_expand_entity_42329a104d> synthesized.


Synthesizing Unit <convert_entity_c5755984be>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_entity_c5755984be> synthesized.


Synthesizing Unit <xlcounter_free_c09f12_01_1>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_c09f12_01_1> synthesized.


Synthesizing Unit <xlcounter_free_c09f12_01_2>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_c09f12_01_2> synthesized.


Synthesizing Unit <xlcounter_free_c09f12_01_3>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_c09f12_01_3> synthesized.


Synthesizing Unit <decat0_entity_2340466183>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <decat0_entity_2340466183> synthesized.


Synthesizing Unit <xlconvert_1>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_1> synthesized.


Synthesizing Unit <srl17e_2>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_2> synthesized.


Synthesizing Unit <xlcounter_free_c09f12_01_11>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_c09f12_01_11> synthesized.


Synthesizing Unit <xlconvert_23>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_23> synthesized.


Synthesizing Unit <srl17e_11>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_11> synthesized.


Synthesizing Unit <single_reg_w_init_10>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <single_reg_w_init_10> synthesized.


Synthesizing Unit <xlcounter_free_c09f12_01_4>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_c09f12_01_4> synthesized.


Synthesizing Unit <xlconvert_24>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_24> synthesized.


Synthesizing Unit <xlconvert_5>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_5> synthesized.


Synthesizing Unit <single_reg_w_init_14>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <single_reg_w_init_14> synthesized.


Synthesizing Unit <srl17e_3>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_3> synthesized.


Synthesizing Unit <xlaccum_c09f12_01>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlaccum_c09f12_01> synthesized.


Synthesizing Unit <xlconvert_2>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_2> synthesized.


Synthesizing Unit <xlcounter_free_c09f12_01_5>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_c09f12_01_5> synthesized.


Synthesizing Unit <xlcounter_free_c09f12_01_6>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_c09f12_01_6> synthesized.


Synthesizing Unit <bus_create1_entity_3f464d45e8>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <bus_create1_entity_3f464d45e8> synthesized.


Synthesizing Unit <bus_expand1_entity_4a80f53028>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <bus_expand1_entity_4a80f53028> synthesized.


Synthesizing Unit <x1st_shift_entity_9909f3ebcd>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <x1st_shift_entity_9909f3ebcd> synthesized.


Synthesizing Unit <bus_create2_entity_4e455bb1b3>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <bus_create2_entity_4e455bb1b3> synthesized.


Synthesizing Unit <xlcounter_free_c09f12_01_12>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_c09f12_01_12> synthesized.


Synthesizing Unit <single_reg_w_init_15>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <single_reg_w_init_15> synthesized.


Synthesizing Unit <ri_to_c0_entity_724b130d6e>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <ri_to_c0_entity_724b130d6e> synthesized.


Synthesizing Unit <xlcounter_free_c09f12_01_8>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_c09f12_01_8> synthesized.


Synthesizing Unit <srl17e_33>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_33> synthesized.


Synthesizing Unit <xlcounter_limit_c09f12_01_5>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 6-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 50552.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_c09f12_01_5> synthesized.


Synthesizing Unit <c_to_ri0_entity_ac3e6eb705>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <c_to_ri0_entity_ac3e6eb705> synthesized.


Synthesizing Unit <xlconvert_43>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_43> synthesized.


Synthesizing Unit <xldsp48e>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:1305 - Output <carryout<3:2>> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <cea2<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ceb2<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <internal_cecinsub> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_carryout<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_carryout<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xldsp48e> synthesized.


Synthesizing Unit <xlconvert_44>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_44> synthesized.


Synthesizing Unit <srl17e_46>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_46> synthesized.


Synthesizing Unit <srl17e_21>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_21> synthesized.


Synthesizing Unit <ri_to_c0_entity_e8c0051634>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <ri_to_c0_entity_e8c0051634> synthesized.


Synthesizing Unit <srl17e_13>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_13> synthesized.


Synthesizing Unit <srl17e_26>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_26> synthesized.


Synthesizing Unit <srl17e_44>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_44> synthesized.


Synthesizing Unit <xlcounter_limit_c09f12_01_6>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_thresh0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlcounter_limit_c09f12_01_6> synthesized.


Synthesizing Unit <xlsprom_dist_c09f12_01_2>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_dist_c09f12_01_2> synthesized.


Synthesizing Unit <xlcounter_free_c09f12_01_28>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_c09f12_01_28> synthesized.


Synthesizing Unit <xlsprom_dist_c09f12_01_3>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_dist_c09f12_01_3> synthesized.


Synthesizing Unit <xlsprom_dist_c09f12_01_4>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_dist_c09f12_01_4> synthesized.


Synthesizing Unit <xlconvert_45>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_45> synthesized.


Synthesizing Unit <xlconvert_46>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_46> synthesized.


Synthesizing Unit <srl17e_50>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_50> synthesized.


Synthesizing Unit <xlcounter_limit_c09f12_01_7>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 50552.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_c09f12_01_7> synthesized.


Synthesizing Unit <xlcounter_free_c09f12_01_32>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_c09f12_01_32> synthesized.


Synthesizing Unit <xlcounter_free_c09f12_01_29>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_c09f12_01_29> synthesized.


Synthesizing Unit <xlconvert_40>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_40> synthesized.


Synthesizing Unit <xlconvert_41>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_41> synthesized.


Synthesizing Unit <xlconvert_42>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_42> synthesized.


Synthesizing Unit <c_to_ri2_entity_e1b86f6b2f>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <c_to_ri2_entity_e1b86f6b2f> synthesized.


Synthesizing Unit <ri_to_c_entity_2abbfa7cd7>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <ri_to_c_entity_2abbfa7cd7> synthesized.


Synthesizing Unit <srl17e_51>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_51> synthesized.


Synthesizing Unit <srl17e_48>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_48> synthesized.


Synthesizing Unit <srl17e_49>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_49> synthesized.


Synthesizing Unit <srl17e_45>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_45> synthesized.


Synthesizing Unit <srl17e_19>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_19> synthesized.


Synthesizing Unit <xlcounter_limit_c09f12_01_8>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 50552.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_c09f12_01_8> synthesized.


Synthesizing Unit <xlcounter_free_c09f12_01_33>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_c09f12_01_33> synthesized.


Synthesizing Unit <xlcounter_free_c09f12_01_30>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_c09f12_01_30> synthesized.


Synthesizing Unit <xlcounter_limit_c09f12_01_4>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 3-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 50552.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_c09f12_01_4> synthesized.


Synthesizing Unit <xlcounter_free_c09f12_01_18>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_c09f12_01_18> synthesized.


Synthesizing Unit <xlcounter_free_c09f12_01_21>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_c09f12_01_21> synthesized.


Synthesizing Unit <xlcounter_free_c09f12_01_34>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_c09f12_01_34> synthesized.


Synthesizing Unit <srl17e_47>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_47> synthesized.


Synthesizing Unit <xlcounter_free_c09f12_01_35>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_c09f12_01_35> synthesized.


Synthesizing Unit <convert_of2_entity_8d054482eb>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_of2_entity_8d054482eb> synthesized.


Synthesizing Unit <xlcounter_limit_c09f12_01_3>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 50552.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_c09f12_01_3> synthesized.


Synthesizing Unit <xlsprom_dist_c09f12_01_1>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlsprom_dist_c09f12_01_1> synthesized.


Synthesizing Unit <srl17e_35>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_35> synthesized.


Synthesizing Unit <srl17e_36>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_36> synthesized.


Synthesizing Unit <srl17e_37>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_37> synthesized.


Synthesizing Unit <srl17e_38>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_38> synthesized.


Synthesizing Unit <srl17e_39>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_39> synthesized.


Synthesizing Unit <srl17e_40>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_40> synthesized.


Synthesizing Unit <srl17e_41>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_41> synthesized.


Synthesizing Unit <srl17e_42>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_42> synthesized.


Synthesizing Unit <srl17e_17>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_17> synthesized.


Synthesizing Unit <xlcounter_free_c09f12_01_31>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_c09f12_01_31> synthesized.


Synthesizing Unit <single_reg_w_init_16>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <single_reg_w_init_16> synthesized.


Synthesizing Unit <pol1_in2_last_tap_entity_3d20e72b5f>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <pol1_in2_last_tap_entity_3d20e72b5f> synthesized.


Synthesizing Unit <srl17e_22>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_22> synthesized.


Synthesizing Unit <srl17e_23>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_23> synthesized.


Synthesizing Unit <srl17e_24>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_24> synthesized.


Synthesizing Unit <srl17e_31>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_31> synthesized.


Synthesizing Unit <bus_create1_entity_e610e729f9>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <bus_create1_entity_e610e729f9> synthesized.


Synthesizing Unit <bus_create2_entity_72ad0630e7>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <bus_create2_entity_72ad0630e7> synthesized.


Synthesizing Unit <single_reg_w_init_11>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <single_reg_w_init_11> synthesized.


Synthesizing Unit <single_reg_w_init_12>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <single_reg_w_init_12> synthesized.


Synthesizing Unit <xladdsub_c09f12_01_2>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <c_in<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <temp_cout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <override> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <logic1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <extra_reg_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xladdsub_c09f12_01_2> synthesized.


Synthesizing Unit <srl17e_25>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_25> synthesized.


Synthesizing Unit <xldpram_c09f12_01_2>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinitb> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sinita> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xldpram_c09f12_01_2> synthesized.


Synthesizing Unit <single_reg_w_init_13>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <single_reg_w_init_13> synthesized.


Synthesizing Unit <srl17e_12>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_12> synthesized.


Synthesizing Unit <xlconvert_25>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_25> synthesized.


Synthesizing Unit <xlconvert_26>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_26> synthesized.


Synthesizing Unit <phase_calc_entity_54fee359a8>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <phase_calc_entity_54fee359a8> synthesized.


Synthesizing Unit <xlcounter_free_c09f12_01_22>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_c09f12_01_22> synthesized.


Synthesizing Unit <single_reg_w_init_17>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <single_reg_w_init_17> synthesized.


Synthesizing Unit <single_reg_w_init_18>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <single_reg_w_init_18> synthesized.


Synthesizing Unit <xlconvert_3>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_3> synthesized.


Synthesizing Unit <single_reg_w_init_5>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <single_reg_w_init_5> synthesized.


Synthesizing Unit <single_reg_w_init_6>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <single_reg_w_init_6> synthesized.


Synthesizing Unit <srl17e_1>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_1> synthesized.


Synthesizing Unit <xlconvert_4>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_4> synthesized.


Synthesizing Unit <bus_create1_entity_74c8747f81>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <bus_create1_entity_74c8747f81> synthesized.


Synthesizing Unit <bus_create2_entity_86f2416e65>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <bus_create2_entity_86f2416e65> synthesized.


Synthesizing Unit <bus_create_entity_4569e4a2f8>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <bus_create_entity_4569e4a2f8> synthesized.


Synthesizing Unit <xlconvert_6>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_6> synthesized.


Synthesizing Unit <expand_data_in_entity_d5d71b9bb1>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <expand_data_in_entity_d5d71b9bb1> synthesized.


Synthesizing Unit <expand_fd0_entity_7384476f9f>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <expand_fd0_entity_7384476f9f> synthesized.


Synthesizing Unit <srl17e_4>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_4> synthesized.


Synthesizing Unit <srl17e_5>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_5> synthesized.


Synthesizing Unit <srl17e_6>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_6> synthesized.


Synthesizing Unit <srl17e_7>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_7> synthesized.


Synthesizing Unit <xladdsub_c09f12_01_3>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <c_in<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <temp_cout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <override> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <logic1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <extra_reg_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xladdsub_c09f12_01_3> synthesized.


Synthesizing Unit <xlconvert_27>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_27> synthesized.


Synthesizing Unit <subsystem1_entity_cd73c7f9cc>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <subsystem1_entity_cd73c7f9cc> synthesized.


Synthesizing Unit <srl17e_27>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_27> synthesized.


Synthesizing Unit <srl17e_8>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_8> synthesized.


Synthesizing Unit <srl17e_20>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_20> synthesized.


Synthesizing Unit <single_reg_w_init_19>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <single_reg_w_init_19> synthesized.


Synthesizing Unit <single_reg_w_init_20>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <single_reg_w_init_20> synthesized.


Synthesizing Unit <single_reg_w_init_8>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <single_reg_w_init_8> synthesized.


Synthesizing Unit <subsystem1_entity_1899c22aea>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <subsystem1_entity_1899c22aea> synthesized.


Synthesizing Unit <c_to_ri_entity_6fb343188d>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <c_to_ri_entity_6fb343188d> synthesized.


Synthesizing Unit <ri_to_c_entity_c73e85e8c5>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <ri_to_c_entity_c73e85e8c5> synthesized.


Synthesizing Unit <srl17e_28>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_28> synthesized.


Synthesizing Unit <bus_create2_entity_d651c0183c>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <bus_create2_entity_d651c0183c> synthesized.


Synthesizing Unit <exp_data_entity_6025422bec>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <exp_data_entity_6025422bec> synthesized.


Synthesizing Unit <ri_to_c_entity_f27e34b719>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <ri_to_c_entity_f27e34b719> synthesized.


Synthesizing Unit <srl17e_14>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_14> synthesized.


Synthesizing Unit <xlcounter_free_c09f12_01_13>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_c09f12_01_13> synthesized.


Synthesizing Unit <xlcounter_free_c09f12_01_14>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_c09f12_01_14> synthesized.


Synthesizing Unit <bus_create11_entity_ed14098eb6>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <bus_create11_entity_ed14098eb6> synthesized.


Synthesizing Unit <bus_expand1_entity_70a99f462b>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <bus_expand1_entity_70a99f462b> synthesized.


Synthesizing Unit <xlconvert_7>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_7> synthesized.


Synthesizing Unit <xlconvert_8>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_8> synthesized.


Synthesizing Unit <xlconvert_9>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_9> synthesized.


Synthesizing Unit <xldpram_c09f12_01_1>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinitb> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sinita> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xldpram_c09f12_01_1> synthesized.


Synthesizing Unit <xlconvert_28>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_28> synthesized.


Synthesizing Unit <xladdsub_c09f12_01_4>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <c_in<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <temp_cout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <override> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <logic1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <extra_reg_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xladdsub_c09f12_01_4> synthesized.


Synthesizing Unit <xladdsub_c09f12_01_5>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <c_in<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <temp_cout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <override> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <logic1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <extra_reg_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xladdsub_c09f12_01_5> synthesized.


Synthesizing Unit <xladdsub_c09f12_01_6>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <c_in<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <temp_cout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <override> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <logic1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <extra_reg_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xladdsub_c09f12_01_6> synthesized.


Synthesizing Unit <xlconvert_29>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_29> synthesized.


Synthesizing Unit <xlconvert_30>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_30> synthesized.


Synthesizing Unit <xlconvert_31>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_31> synthesized.


Synthesizing Unit <xlconvert_32>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_32> synthesized.


Synthesizing Unit <xlcounter_free_c09f12_01_23>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_c09f12_01_23> synthesized.


Synthesizing Unit <srl17e_29>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_29> synthesized.


Synthesizing Unit <srl17e_30>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_30> synthesized.


Synthesizing Unit <ri_to_c_entity_21766a8f4a>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <ri_to_c_entity_21766a8f4a> synthesized.


Synthesizing Unit <split_data_entity_23537c7e5f>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <split_data_entity_23537c7e5f> synthesized.


Synthesizing Unit <srl17e_15>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_15> synthesized.


Synthesizing Unit <srl17e_32>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_32> synthesized.


Synthesizing Unit <srl17e_34>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_34> synthesized.


Synthesizing Unit <xlcounter_free_c09f12_01_7>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_c09f12_01_7> synthesized.


Synthesizing Unit <bus_create1_entity_4f50c3e796>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <bus_create1_entity_4f50c3e796> synthesized.


Synthesizing Unit <bus_expand_entity_d4648db3a8>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <bus_expand_entity_d4648db3a8> synthesized.


Synthesizing Unit <xlfast_fourier_transform_a4ad93cf9e09abed368f778cd25f8340>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlfast_fourier_transform_a4ad93cf9e09abed368f778cd25f8340> synthesized.


Synthesizing Unit <xlcounter_free_c09f12_01_24>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_c09f12_01_24> synthesized.


Synthesizing Unit <xlconvert_11>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_11> synthesized.


Synthesizing Unit <xlconvert_12>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_12> synthesized.


Synthesizing Unit <xlconvert_13>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_13> synthesized.


Synthesizing Unit <single_reg_w_init_7>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <single_reg_w_init_7> synthesized.


Synthesizing Unit <roach_gpioa0_entity_f5eb6eeb90>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <roach_gpioa0_entity_f5eb6eeb90> synthesized.


Synthesizing Unit <roach_gpioa_oe_entity_be1a2cf1d1>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <roach_gpioa_oe_entity_be1a2cf1d1> synthesized.


Synthesizing Unit <roach_led0_entity_be9a3489ac>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <roach_led0_entity_be9a3489ac> synthesized.


Synthesizing Unit <xlcounter_free_c09f12_01_15>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_c09f12_01_15> synthesized.


Synthesizing Unit <xlcounter_free_c09f12_01_16>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_c09f12_01_16> synthesized.


Synthesizing Unit <xlcounter_free_c09f12_01_17>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_c09f12_01_17> synthesized.


Synthesizing Unit <xlcounter_free_c09f12_01_25>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_c09f12_01_25> synthesized.


Synthesizing Unit <xlcounter_limit_c09f12_01_2>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_thresh0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlcounter_limit_c09f12_01_2> synthesized.


Synthesizing Unit <xlcounter_free_c09f12_01_27>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_c09f12_01_27> synthesized.


Synthesizing Unit <xlconvert_14>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_14> synthesized.


Synthesizing Unit <xlconvert_15>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_15> synthesized.


Synthesizing Unit <xlconvert_16>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_16> synthesized.


Synthesizing Unit <xlcounter_free_c09f12_01_9>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_c09f12_01_9> synthesized.


Synthesizing Unit <xlcounter_free_c09f12_01_10>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_c09f12_01_10> synthesized.


Synthesizing Unit <bus_create2_entity_7faa65db15>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <bus_create2_entity_7faa65db15> synthesized.


Synthesizing Unit <srl17e_16>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_16> synthesized.


Synthesizing Unit <srl17e_18>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_18> synthesized.


Synthesizing Unit <xlconvert_33>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_33> synthesized.


Synthesizing Unit <xlconvert_34>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_34> synthesized.


Synthesizing Unit <xlconvert_35>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_35> synthesized.


Synthesizing Unit <xlconvert_36>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_36> synthesized.


Synthesizing Unit <xlcounter_limit_c09f12_01_1>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_thresh0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlcounter_limit_c09f12_01_1> synthesized.


Synthesizing Unit <xlsprom_c09f12_01_1>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_c09f12_01_1> synthesized.


Synthesizing Unit <xlspram_c09f12_01_2>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_c09f12_01_2> synthesized.


Synthesizing Unit <xlcounter_free_c09f12_01_26>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_c09f12_01_26> synthesized.


Synthesizing Unit <bus_create2_entity_b94cc2359f>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <bus_create2_entity_b94cc2359f> synthesized.


Synthesizing Unit <bus_expand3_entity_825300c8f2>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <bus_expand3_entity_825300c8f2> synthesized.


Synthesizing Unit <ri_to_c_entity_b0914dff9c>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <ri_to_c_entity_b0914dff9c> synthesized.


Synthesizing Unit <srl17e_43>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_43> synthesized.


Synthesizing Unit <single_reg_w_init_1>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <single_reg_w_init_1> synthesized.


Synthesizing Unit <single_reg_w_init_2>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <single_reg_w_init_2> synthesized.


Synthesizing Unit <single_reg_w_init_3>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <single_reg_w_init_3> synthesized.


Synthesizing Unit <bus_create2_entity_8009be622f>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <bus_create2_entity_8009be622f> synthesized.


Synthesizing Unit <xlconvert_37>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_37> synthesized.


Synthesizing Unit <xlconvert_38>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_38> synthesized.


Synthesizing Unit <xlconvert_39>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_39> synthesized.


Synthesizing Unit <single_reg_w_init_9>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <single_reg_w_init_9> synthesized.


Synthesizing Unit <xlconvert_17>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_17> synthesized.


Synthesizing Unit <xlconvert_18>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_18> synthesized.


Synthesizing Unit <xlconvert_19>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_19> synthesized.


Synthesizing Unit <bus_expand1_entity_33d7318597>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <bus_expand1_entity_33d7318597> synthesized.


Synthesizing Unit <bus_expand2_entity_5a9cb2578d>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <bus_expand2_entity_5a9cb2578d> synthesized.


Synthesizing Unit <bus_expand3_entity_a1c48a8f8e>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <bus_expand3_entity_a1c48a8f8e> synthesized.


Synthesizing Unit <bus_expand4_entity_a97abe62cc>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <bus_expand4_entity_a97abe62cc> synthesized.


Synthesizing Unit <xlconvert_20>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_20> synthesized.


Synthesizing Unit <xlconvert_21>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_21> synthesized.


Synthesizing Unit <xlconvert_22>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <internal_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlconvert_22> synthesized.


Synthesizing Unit <xlcounter_free_c09f12_01_19>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_c09f12_01_19> synthesized.


Synthesizing Unit <xlcounter_free_c09f12_01_20>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_c09f12_01_20> synthesized.


Synthesizing Unit <decat1_entity_b0939b337a>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <decat1_entity_b0939b337a> synthesized.


Synthesizing Unit <subsystem1_entity_761d3d4af3>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <subsystem1_entity_761d3d4af3> synthesized.


Synthesizing Unit <srl17e_9>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_9> synthesized.


Synthesizing Unit <srl17e_10>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <srl17e_10> synthesized.


Synthesizing Unit <oob_decode_entity_1e541f49c9>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <oob_decode_entity_1e541f49c9> synthesized.


Synthesizing Unit <single_reg_w_init_4>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <single_reg_w_init_4> synthesized.


Synthesizing Unit <status_entity_7b6169195a>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <status_entity_7b6169195a> synthesized.


Synthesizing Unit <ct_tvg_entity_81cd2f878e>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <ct_tvg_entity_81cd2f878e> synthesized.


Synthesizing Unit <gbe0_entity_a4d9102883>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <gbe0_entity_a4d9102883> synthesized.


Synthesizing Unit <gbe_err_entity_4ff5b5b3bc>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <gbe_err_entity_4ff5b5b3bc> synthesized.


Synthesizing Unit <packetiser_tvg_contiguous_entity_8f915d99f4>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <packetiser_tvg_contiguous_entity_8f915d99f4> synthesized.


Synthesizing Unit <repack_for_snap_entity_435cb8b557>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <repack_for_snap_entity_435cb8b557> synthesized.


Synthesizing Unit <subsystem1_entity_1d30495a1f>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <subsystem1_entity_1d30495a1f> synthesized.


Synthesizing Unit <subsystem2_entity_c612b0eca6>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <subsystem2_entity_c612b0eca6> synthesized.


Synthesizing Unit <subsystem4_entity_878b3c265c>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <subsystem4_entity_878b3c265c> synthesized.


Synthesizing Unit <synth_reg_2>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_2> synthesized.


Synthesizing Unit <synth_reg_11>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_11> synthesized.


Synthesizing Unit <synth_reg_w_init_10>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <synth_reg_w_init_10> synthesized.


Synthesizing Unit <synth_reg_w_init_14>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <synth_reg_w_init_14> synthesized.


Synthesizing Unit <synth_reg_3>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_3> synthesized.


Synthesizing Unit <crs_snap_entity_70bbc1e976>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <crs_snap_entity_70bbc1e976> synthesized.


Synthesizing Unit <synth_reg_w_init_15>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <synth_reg_w_init_15> synthesized.


Synthesizing Unit <sync_delay_ctr_entity_c266c51a66>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <sync_delay_ctr_entity_c266c51a66> synthesized.


Synthesizing Unit <synth_reg_33>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_33> synthesized.


Synthesizing Unit <cadd_entity_af6191b102>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <cadd_entity_af6191b102> synthesized.


Synthesizing Unit <csub_entity_c8fe90de98>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <csub_entity_c8fe90de98> synthesized.


Synthesizing Unit <synth_reg_46>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_46> synthesized.


Synthesizing Unit <synth_reg_21>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_21> synthesized.


Synthesizing Unit <synth_reg_13>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_13> synthesized.


Synthesizing Unit <synth_reg_26>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_26> synthesized.


Synthesizing Unit <synth_reg_44>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_44> synthesized.


Synthesizing Unit <sync_delay_en_entity_71ca922226>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <sync_delay_en_entity_71ca922226> synthesized.


Synthesizing Unit <sync_delay_entity_fd333a7782>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <sync_delay_entity_fd333a7782> synthesized.


Synthesizing Unit <cadd_entity_517d36a131>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <cadd_entity_517d36a131> synthesized.


Synthesizing Unit <csub_entity_2ad7cf465d>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <csub_entity_2ad7cf465d> synthesized.


Synthesizing Unit <twiddle_pass_through_entity_1612d5478f>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <twiddle_pass_through_entity_1612d5478f> synthesized.


Synthesizing Unit <sync_delay_entity_2f938a0c67>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <sync_delay_entity_2f938a0c67> synthesized.


Synthesizing Unit <synth_reg_50>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_50> synthesized.


Synthesizing Unit <sync_delay_entity_a196797bd2>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <sync_delay_entity_a196797bd2> synthesized.


Synthesizing Unit <cadd_entity_bd220e7516>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <cadd_entity_bd220e7516> synthesized.


Synthesizing Unit <csub_entity_394eae4754>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <csub_entity_394eae4754> synthesized.


Synthesizing Unit <synth_reg_51>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_51> synthesized.


Synthesizing Unit <synth_reg_48>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_48> synthesized.


Synthesizing Unit <synth_reg_49>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_49> synthesized.


Synthesizing Unit <synth_reg_45>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_45> synthesized.


Synthesizing Unit <synth_reg_19>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_19> synthesized.


Synthesizing Unit <sync_delay_entity_053eb37e18>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <sync_delay_entity_053eb37e18> synthesized.


Synthesizing Unit <sync_delay_entity_3371cbcaf5>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <sync_delay_entity_3371cbcaf5> synthesized.


Synthesizing Unit <sync_delay_entity_cf1f4c0073>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <sync_delay_entity_cf1f4c0073> synthesized.


Synthesizing Unit <synth_reg_47>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_47> synthesized.


Synthesizing Unit <sync_delay_entity_11d0f399ba>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <sync_delay_entity_11d0f399ba> synthesized.


Synthesizing Unit <sync_delay_en_entity_76a743294e>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <sync_delay_en_entity_76a743294e> synthesized.


Synthesizing Unit <synth_reg_35>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_35> synthesized.


Synthesizing Unit <synth_reg_36>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_36> synthesized.


Synthesizing Unit <synth_reg_37>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_37> synthesized.


Synthesizing Unit <synth_reg_38>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_38> synthesized.


Synthesizing Unit <synth_reg_39>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_39> synthesized.


Synthesizing Unit <synth_reg_40>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_40> synthesized.


Synthesizing Unit <synth_reg_41>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_41> synthesized.


Synthesizing Unit <synth_reg_42>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_42> synthesized.


Synthesizing Unit <synth_reg_17>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_17> synthesized.


Synthesizing Unit <synth_reg_w_init_16>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <synth_reg_w_init_16> synthesized.


Synthesizing Unit <synth_reg_22>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_22> synthesized.


Synthesizing Unit <synth_reg_23>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_23> synthesized.


Synthesizing Unit <synth_reg_24>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_24> synthesized.


Synthesizing Unit <synth_reg_31>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_31> synthesized.


Synthesizing Unit <synth_reg_w_init_11>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <synth_reg_w_init_11> synthesized.


Synthesizing Unit <synth_reg_w_init_12>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <synth_reg_w_init_12> synthesized.


Synthesizing Unit <synth_reg_25>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_25> synthesized.


Synthesizing Unit <synth_reg_w_init_13>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <synth_reg_w_init_13> synthesized.


Synthesizing Unit <synth_reg_12>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_12> synthesized.


Synthesizing Unit <count_parallel_entity_a6b60d1b26>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <count_parallel_entity_a6b60d1b26> synthesized.


Synthesizing Unit <synth_reg_w_init_17>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <synth_reg_w_init_17> synthesized.


Synthesizing Unit <synth_reg_w_init_18>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <synth_reg_w_init_18> synthesized.


Synthesizing Unit <synth_reg_w_init_5>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <synth_reg_w_init_5> synthesized.


Synthesizing Unit <synth_reg_w_init_6>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <synth_reg_w_init_6> synthesized.


Synthesizing Unit <synth_reg_1>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_1> synthesized.


Synthesizing Unit <fd_fs_tvg1_entity_864661c217>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <fd_fs_tvg1_entity_864661c217> synthesized.


Synthesizing Unit <synth_reg_4>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_4> synthesized.


Synthesizing Unit <synth_reg_5>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_5> synthesized.


Synthesizing Unit <synth_reg_6>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_6> synthesized.


Synthesizing Unit <synth_reg_7>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_7> synthesized.


Synthesizing Unit <synth_reg_27>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_27> synthesized.


Synthesizing Unit <synth_reg_8>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_8> synthesized.


Synthesizing Unit <synth_reg_20>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_20> synthesized.


Synthesizing Unit <synth_reg_w_init_19>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <synth_reg_w_init_19> synthesized.


Synthesizing Unit <synth_reg_w_init_20>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <synth_reg_w_init_20> synthesized.


Synthesizing Unit <synth_reg_w_init_8>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <synth_reg_w_init_8> synthesized.


Synthesizing Unit <synth_reg_28>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_28> synthesized.


Synthesizing Unit <synth_reg_14>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_14> synthesized.


Synthesizing Unit <indexgen_entity_9d60342707>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <indexgen_entity_9d60342707> synthesized.


Synthesizing Unit <synth_reg_29>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_29> synthesized.


Synthesizing Unit <synth_reg_30>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_30> synthesized.


Synthesizing Unit <synth_reg_15>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_15> synthesized.


Synthesizing Unit <synth_reg_32>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_32> synthesized.


Synthesizing Unit <synth_reg_34>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_34> synthesized.


Synthesizing Unit <synth_reg_w_init_7>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <synth_reg_w_init_7> synthesized.


Synthesizing Unit <freeze_cntr_entity_c607e7b420>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <freeze_cntr_entity_c607e7b420> synthesized.


Synthesizing Unit <sync_delay_entity_1cfb55c2a5>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <sync_delay_entity_1cfb55c2a5> synthesized.


Synthesizing Unit <synth_reg_16>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_16> synthesized.


Synthesizing Unit <synth_reg_18>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_18> synthesized.


Synthesizing Unit <sync_delay_en_entity_52d3bba593>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <sync_delay_en_entity_52d3bba593> synthesized.


Synthesizing Unit <synth_reg_43>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_43> synthesized.


Synthesizing Unit <user_entity_924243a28a>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <user_entity_924243a28a> synthesized.


Synthesizing Unit <synth_reg_w_init_1>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <synth_reg_w_init_1> synthesized.


Synthesizing Unit <synth_reg_w_init_2>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <synth_reg_w_init_2> synthesized.


Synthesizing Unit <synth_reg_w_init_3>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <synth_reg_w_init_3> synthesized.


Synthesizing Unit <addr_entity_e4463d4a0b>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <addr_entity_e4463d4a0b> synthesized.


Synthesizing Unit <freeze_cntr_entity_237822418c>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <freeze_cntr_entity_237822418c> synthesized.


Synthesizing Unit <synth_reg_w_init_9>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <synth_reg_w_init_9> synthesized.


Synthesizing Unit <rst_gen_entity_a459e59885>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <rst_gen_entity_a459e59885> synthesized.


Synthesizing Unit <synth_reg_9>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_9> synthesized.


Synthesizing Unit <synth_reg_10>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_10> synthesized.


Synthesizing Unit <neg_edge_delay_entity_668f7e6187>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <neg_edge_delay_entity_668f7e6187> synthesized.


Synthesizing Unit <synth_reg_w_init_4>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <synth_reg_w_init_4> synthesized.


Synthesizing Unit <xldelay_1>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_1> synthesized.


Synthesizing Unit <rcs_entity_fb62b436e0>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <rcs_entity_fb62b436e0> synthesized.


Synthesizing Unit <xlregister_1>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlregister_1> synthesized.


Synthesizing Unit <xlregister_2>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlregister_2> synthesized.


Synthesizing Unit <xlregister_3>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlregister_3> synthesized.


Synthesizing Unit <xldelay_2>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_2> synthesized.


Synthesizing Unit <xldelay_3>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_3> synthesized.


Synthesizing Unit <xldelay_11>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_11> synthesized.


Synthesizing Unit <xlregister_9>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlregister_9> synthesized.


Synthesizing Unit <addsub_c13097e33e>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <op_mem_91_20_front_din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <op_mem_91_20_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_71_5_addsub<2:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cout_mem_92_22_front_din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 3-bit subtractor for signal <internal_s_71_5_addsub>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <addsub_c13097e33e> synthesized.


Synthesizing Unit <xlregister_13>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlregister_13> synthesized.


Synthesizing Unit <xldelay_30>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_30> synthesized.


Synthesizing Unit <xlspram_c09f12_01_5>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_c09f12_01_5> synthesized.


Synthesizing Unit <convert_pipeline_8>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <quantized_result_out<19:18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 20-bit adder for signal <quantized_result_in>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <convert_pipeline_8> synthesized.


Synthesizing Unit <xldelay_13>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_13> synthesized.


Synthesizing Unit <xldelay_25>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_25> synthesized.


Synthesizing Unit <xldelay_39>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_39> synthesized.


Synthesizing Unit <xldelay_40>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_40> synthesized.


Synthesizing Unit <xlspram_c09f12_01_6>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_c09f12_01_6> synthesized.


Synthesizing Unit <addsub_8ea27c0b26>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_69_5_addsub<21:20>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_69_5_addsub<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 22-bit adder for signal <internal_s_69_5_addsub>.
    Found 36-bit register for signal <op_mem_91_20>.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_8ea27c0b26> synthesized.


Synthesizing Unit <convert_pipeline_10>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
    Found 1-bit xor2 for signal <result4$xor0000> created at line 45327.
    Found 1-bit xor2 for signal <result4$xor0001> created at line 45327.
    Found 1-bit xor2 for signal <result4$xor0002> created at line 45327.
Unit <convert_pipeline_10> synthesized.


Synthesizing Unit <xlspram_c09f12_01_7>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_c09f12_01_7> synthesized.


Synthesizing Unit <addsub_580a0b011a>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_69_5_addsub<25:22>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_69_5_addsub<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 26-bit adder for signal <internal_s_69_5_addsub>.
    Found 36-bit register for signal <op_mem_91_20>.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_580a0b011a> synthesized.


Synthesizing Unit <addsub_be8c56327e>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 37-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 74-bit register for signal <op_mem_91_20>.
    Summary:
	inferred  74 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_be8c56327e> synthesized.


Synthesizing Unit <addsub_eb2273ac28>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 37-bit adder for signal <internal_s_69_5_addsub>.
    Found 74-bit register for signal <op_mem_91_20>.
    Summary:
	inferred  74 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_eb2273ac28> synthesized.


Synthesizing Unit <xldelay_41>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_41> synthesized.


Synthesizing Unit <xldelay_19>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_19> synthesized.


Synthesizing Unit <xlsprom_dist_c09f12_01_5>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlsprom_dist_c09f12_01_5> synthesized.


Synthesizing Unit <xlsprom_dist_c09f12_01_6>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlsprom_dist_c09f12_01_6> synthesized.


Synthesizing Unit <convert_pipeline_9>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <quantized_result_out<24:22>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 25-bit adder for signal <quantized_result_in>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <convert_pipeline_9> synthesized.


Synthesizing Unit <xlspram_c09f12_01_8>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_c09f12_01_8> synthesized.


Synthesizing Unit <xlsprom_c09f12_01_21>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_c09f12_01_21> synthesized.


Synthesizing Unit <xlsprom_c09f12_01_22>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_c09f12_01_22> synthesized.


Synthesizing Unit <xlspram_c09f12_01_9>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_c09f12_01_9> synthesized.


Synthesizing Unit <xlsprom_c09f12_01_23>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_c09f12_01_23> synthesized.


Synthesizing Unit <xlsprom_c09f12_01_24>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_c09f12_01_24> synthesized.


Synthesizing Unit <xlsprom_c09f12_01_25>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_c09f12_01_25> synthesized.


Synthesizing Unit <xlsprom_c09f12_01_26>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_c09f12_01_26> synthesized.


Synthesizing Unit <xldelay_42>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_42> synthesized.


Synthesizing Unit <xlsprom_c09f12_01_27>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_c09f12_01_27> synthesized.


Synthesizing Unit <xlsprom_c09f12_01_28>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_c09f12_01_28> synthesized.


Synthesizing Unit <xlsprom_c09f12_01_16>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_c09f12_01_16> synthesized.


Synthesizing Unit <xlsprom_c09f12_01_17>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_c09f12_01_17> synthesized.


Synthesizing Unit <xlsprom_c09f12_01_18>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_c09f12_01_18> synthesized.


Synthesizing Unit <xlsprom_c09f12_01_19>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_c09f12_01_19> synthesized.


Synthesizing Unit <xlsprom_c09f12_01_20>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_c09f12_01_20> synthesized.


Synthesizing Unit <xlspram_c09f12_01_3>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_c09f12_01_3> synthesized.


Synthesizing Unit <xldelay_31>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_31> synthesized.


Synthesizing Unit <xldelay_32>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_32> synthesized.


Synthesizing Unit <xldelay_33>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_33> synthesized.


Synthesizing Unit <xldelay_34>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_34> synthesized.


Synthesizing Unit <xldelay_35>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_35> synthesized.


Synthesizing Unit <xldelay_36>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_36> synthesized.


Synthesizing Unit <xldelay_37>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_37> synthesized.


Synthesizing Unit <xldelay_38>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_38> synthesized.


Synthesizing Unit <xldelay_17>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_17> synthesized.


Synthesizing Unit <xlregister_14>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlregister_14> synthesized.


Synthesizing Unit <addsub_43a374a7af>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_69_5_addsub<26>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 27-bit adder for signal <internal_s_69_5_addsub>.
    Found 52-bit register for signal <op_mem_91_20>.
    Summary:
	inferred  52 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_43a374a7af> synthesized.


Synthesizing Unit <convert_pipeline_1>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <quantized_result_out<19:18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 20-bit adder for signal <quantized_result_in>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <convert_pipeline_1> synthesized.


Synthesizing Unit <xldelay_21>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_21> synthesized.


Synthesizing Unit <xldelay_22>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_22> synthesized.


Synthesizing Unit <xldelay_23>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_23> synthesized.


Synthesizing Unit <xlsprom_c09f12_01_2>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_c09f12_01_2> synthesized.


Synthesizing Unit <xlsprom_c09f12_01_3>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_c09f12_01_3> synthesized.


Synthesizing Unit <xlspram_c09f12_01_4>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_c09f12_01_4> synthesized.


Synthesizing Unit <xlsprom_c09f12_01_4>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_c09f12_01_4> synthesized.


Synthesizing Unit <xlsprom_c09f12_01_5>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_c09f12_01_5> synthesized.


Synthesizing Unit <xlsprom_c09f12_01_6>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_c09f12_01_6> synthesized.


Synthesizing Unit <xlsprom_c09f12_01_7>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_c09f12_01_7> synthesized.


Synthesizing Unit <xlsprom_c09f12_01_8>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_c09f12_01_8> synthesized.


Synthesizing Unit <xlsprom_c09f12_01_9>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_c09f12_01_9> synthesized.


Synthesizing Unit <xlregister_10>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlregister_10> synthesized.


Synthesizing Unit <xlregister_11>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlregister_11> synthesized.


Synthesizing Unit <xlregister_12>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlregister_12> synthesized.


Synthesizing Unit <xldelay_12>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_12> synthesized.


Synthesizing Unit <xldelay_24>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_24> synthesized.


Synthesizing Unit <addsub_cba407adc0>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_71_5_addsub<13:11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 14-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 11-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_cba407adc0> synthesized.


Synthesizing Unit <addsub_fb71f56222>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_71_5_addsub<12:11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 13-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 11-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_fb71f56222> synthesized.


Synthesizing Unit <addsub_ebbe1ebacf>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 47-bit adder for signal <internal_s_69_5_addsub>.
    Found 86-bit register for signal <op_mem_91_20>.
    Summary:
	inferred  86 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_ebbe1ebacf> synthesized.


Synthesizing Unit <xlregister_15>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlregister_15> synthesized.


Synthesizing Unit <xlregister_16>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlregister_16> synthesized.


Synthesizing Unit <xlregister_4>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlregister_4> synthesized.


Synthesizing Unit <xlregister_5>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlregister_5> synthesized.


Synthesizing Unit <xldelay_4>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_4> synthesized.


Synthesizing Unit <xldelay_5>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_5> synthesized.


Synthesizing Unit <xldelay_6>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_6> synthesized.


Synthesizing Unit <xldelay_7>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_7> synthesized.


Synthesizing Unit <convert_pipeline_2>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <quantized_result_out<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <convert_pipeline_2> synthesized.


Synthesizing Unit <convert_pipeline_3>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <quantized_result_out<22:19>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <convert_pipeline_3> synthesized.


Synthesizing Unit <convert_pipeline_4>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <quantized_result_out<16:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <full_precision_result_out<17:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <convert_pipeline_4> synthesized.


Synthesizing Unit <xladdsub_c09f12_01_7>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <c_in<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <temp_cout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <override> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <logic1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xladdsub_c09f12_01_7> synthesized.


Synthesizing Unit <xlregister_17>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlregister_17> synthesized.


Synthesizing Unit <xlregister_18>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlregister_18> synthesized.


Synthesizing Unit <xladdsub_c09f12_01_8>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <c_in<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <temp_cout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <override> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <logic1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <core_s<19>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xladdsub_c09f12_01_8> synthesized.


Synthesizing Unit <xlregister_7>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlregister_7> synthesized.


Synthesizing Unit <addsub_477aaa5f1a>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 50-bit adder for signal <internal_s_69_5_addsub>.
    Found 100-bit register for signal <op_mem_91_20>.
    Summary:
	inferred 100 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_477aaa5f1a> synthesized.


Synthesizing Unit <addsub_c7967a888a>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 50-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 100-bit register for signal <op_mem_91_20>.
    Summary:
	inferred 100 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_c7967a888a> synthesized.


Synthesizing Unit <convert_pipeline_5>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <quantized_result_out<34:31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 35-bit adder for signal <quantized_result_in>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <convert_pipeline_5> synthesized.


Synthesizing Unit <convert_pipeline_6>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <quantized_result_out<32:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 33-bit adder for signal <quantized_result_in>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <convert_pipeline_6> synthesized.


Synthesizing Unit <addsub_09d6c96f59>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 52-bit adder for signal <internal_s_69_5_addsub>.
    Found 104-bit register for signal <op_mem_91_20>.
    Summary:
	inferred 104 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_09d6c96f59> synthesized.


Synthesizing Unit <xlsprom_c09f12_01_10>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_c09f12_01_10> synthesized.


Synthesizing Unit <xlsprom_c09f12_01_11>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_c09f12_01_11> synthesized.


Synthesizing Unit <xldelay_14>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_14> synthesized.


Synthesizing Unit <xldelay_26>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_26> synthesized.


Synthesizing Unit <xldelay_27>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_27> synthesized.


Synthesizing Unit <xlsprom_c09f12_01_12>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_c09f12_01_12> synthesized.


Synthesizing Unit <xlsprom_c09f12_01_13>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_c09f12_01_13> synthesized.


Synthesizing Unit <xladdsub_c09f12_01_10>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <c_in<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <temp_cout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <override> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <logic1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <core_s<16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xladdsub_c09f12_01_10> synthesized.


Synthesizing Unit <convert_pipeline_7>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <quantized_result_out<19:18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <convert_pipeline_7> synthesized.


Synthesizing Unit <xldelay_28>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_28> synthesized.


Synthesizing Unit <xlspram_c09f12_01_1>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_c09f12_01_1> synthesized.


Synthesizing Unit <xldelay_29>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_29> synthesized.


Synthesizing Unit <xlsprom_c09f12_01_14>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_c09f12_01_14> synthesized.


Synthesizing Unit <xlsprom_c09f12_01_15>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_c09f12_01_15> synthesized.


Synthesizing Unit <xlregister_6>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlregister_6> synthesized.


Synthesizing Unit <xldelay_8>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_8> synthesized.


Synthesizing Unit <xldelay_15>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_15> synthesized.


Synthesizing Unit <xldelay_16>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_16> synthesized.


Synthesizing Unit <xldelay_18>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_18> synthesized.


Synthesizing Unit <xldelay_20>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_20> synthesized.


Synthesizing Unit <addsub_c1a1687803>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 48-bit adder for signal <internal_s_69_5_addsub>.
    Found 192-bit register for signal <op_mem_91_20>.
    Summary:
	inferred 192 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_c1a1687803> synthesized.


Synthesizing Unit <addsub_31c0c7c8b5>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 48-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 192-bit register for signal <op_mem_91_20>.
    Summary:
	inferred 192 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_31c0c7c8b5> synthesized.


Synthesizing Unit <xladdsub_c09f12_01_9>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <c_in<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <temp_cout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <override> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <logic1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <core_s<15:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <result12$xor0000> created at line 45327.
    Found 1-bit xor2 for signal <result12$xor0001> created at line 45327.
    Found 1-bit xor2 for signal <result12$xor0002> created at line 45327.
    Found 1-bit xor2 for signal <result12$xor0003> created at line 45327.
    Found 1-bit xor2 for signal <result12$xor0004> created at line 45327.
    Found 1-bit xor2 for signal <result12$xor0005> created at line 45327.
    Found 1-bit xor2 for signal <result12$xor0006> created at line 45327.
    Found 1-bit xor2 for signal <result12$xor0007> created at line 45327.
    Found 1-bit xor2 for signal <result12$xor0008> created at line 45327.
    Found 1-bit xor2 for signal <result12$xor0009> created at line 45327.
    Found 1-bit xor2 for signal <result12$xor0010> created at line 45327.
    Found 1-bit xor2 for signal <result12$xor0011> created at line 45327.
    Found 1-bit xor2 for signal <result12$xor0012> created at line 45327.
    Found 1-bit xor2 for signal <result12$xor0013> created at line 45327.
    Found 1-bit xor2 for signal <result12$xor0014> created at line 45327.
    Found 1-bit xor2 for signal <result12$xor0015> created at line 45327.
    Found 1-bit xor2 for signal <result12$xor0016> created at line 45327.
    Found 1-bit xor2 for signal <result12$xor0017> created at line 45327.
    Found 1-bit xor2 for signal <result12$xor0018> created at line 45327.
    Found 1-bit xor2 for signal <result12$xor0019> created at line 45327.
    Found 1-bit xor2 for signal <result12$xor0020> created at line 45327.
    Found 1-bit xor2 for signal <result12$xor0021> created at line 45327.
    Found 1-bit xor2 for signal <result12$xor0022> created at line 45327.
    Found 1-bit xor2 for signal <result12$xor0023> created at line 45327.
    Found 1-bit xor2 for signal <result12$xor0024> created at line 45327.
    Found 1-bit xor2 for signal <result12$xor0025> created at line 45327.
    Found 1-bit xor2 for signal <result12$xor0026> created at line 45327.
    Found 1-bit xor2 for signal <result12$xor0027> created at line 45327.
    Found 1-bit xor2 for signal <result12$xor0028> created at line 45327.
    Found 1-bit xor2 for signal <result12$xor0029> created at line 45327.
Unit <xladdsub_c09f12_01_9> synthesized.


Synthesizing Unit <xlregister_8>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlregister_8> synthesized.


Synthesizing Unit <xldelay_9>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_9> synthesized.


Synthesizing Unit <xldelay_10>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xldelay_10> synthesized.


Synthesizing Unit <xlclockdriver>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01_cw.vhd".
WARNING:Xst:1780 - Signal <internal_ce_logic> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <internal_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ce_vec_logic> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ce_vec> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found T flip-flop for signal <clk_num<0>>.
    Summary:
	inferred   1 T-type flip-flop(s).
Unit <xlclockdriver> synthesized.


Synthesizing Unit <default_clock_driver_c09f12_01>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01_cw.vhd".
Unit <default_clock_driver_c09f12_01> synthesized.


Synthesizing Unit <delay100_entity_f5402d4afa>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <delay100_entity_f5402d4afa> synthesized.


Synthesizing Unit <delay10_entity_8181a66134>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <delay10_entity_8181a66134> synthesized.


Synthesizing Unit <delay11_entity_c2a06abd76>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <delay11_entity_c2a06abd76> synthesized.


Synthesizing Unit <delay3_entity_1a1c4e6264>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <delay3_entity_1a1c4e6264> synthesized.


Synthesizing Unit <delay4_entity_dd35b94c7d>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <delay4_entity_dd35b94c7d> synthesized.


Synthesizing Unit <edge_detect_entity_cb656284f4>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <edge_detect_entity_cb656284f4> synthesized.


Synthesizing Unit <edge_detect1_entity_75cedd2450>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <edge_detect1_entity_75cedd2450> synthesized.


Synthesizing Unit <katadc0_entity_180325740b>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <katadc0_entity_180325740b> synthesized.


Synthesizing Unit <packetiser_entity_38cd0f1979>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <packetiser_entity_38cd0f1979> synthesized.


Synthesizing Unit <subsystem_entity_2a44c7d8dc>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <subsystem_entity_2a44c7d8dc> synthesized.


Synthesizing Unit <trig0_entity_def9f75207>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <trig0_entity_def9f75207> synthesized.


Synthesizing Unit <trig1_entity_891d75ae5b>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <trig1_entity_891d75ae5b> synthesized.


Synthesizing Unit <delay_entity_61fe49f948>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <delay_entity_61fe49f948> synthesized.


Synthesizing Unit <stop_gen_entity_cb472c065b>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <stop_gen_entity_cb472c065b> synthesized.


Synthesizing Unit <edge_detect_entity_773f207806>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <edge_detect_entity_773f207806> synthesized.


Synthesizing Unit <dram_munge_entity_d55c467a7c>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <dram_munge_entity_d55c467a7c> synthesized.


Synthesizing Unit <calc_add_entity_3e925ff36b>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <calc_add_entity_3e925ff36b> synthesized.


Synthesizing Unit <del_4x0_pol1_entity_49de411777>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <del_4x0_pol1_entity_49de411777> synthesized.


Synthesizing Unit <in_del_4x0_pol1_entity_96a59b4013>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <in_del_4x0_pol1_entity_96a59b4013> synthesized.


Synthesizing Unit <delay_bram0_entity_132f1fc19a>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <delay_bram0_entity_132f1fc19a> synthesized.


Synthesizing Unit <mirror_spectrum_entity_42d1e77f31>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <mirror_spectrum_entity_42d1e77f31> synthesized.


Synthesizing Unit <reorder_even_entity_358a71e958>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <reorder_even_entity_358a71e958> synthesized.


Synthesizing Unit <reorder_odd_entity_b977752d33>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <reorder_odd_entity_b977752d33> synthesized.


Synthesizing Unit <reorder_out_entity_bd82154bca>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <reorder_out_entity_bd82154bca> synthesized.


Synthesizing Unit <xlconvert_pipeline_8>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlconvert_pipeline_8> synthesized.


Synthesizing Unit <convert_entity_70860c9991>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_entity_70860c9991> synthesized.


Synthesizing Unit <delay_b_entity_654034e28e>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <delay_b_entity_654034e28e> synthesized.


Synthesizing Unit <xlconvert_pipeline_10>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlconvert_pipeline_10> synthesized.


Synthesizing Unit <delay_b_entity_5b814e1315>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <delay_b_entity_5b814e1315> synthesized.


Synthesizing Unit <convert_entity_e184aba7ce>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_entity_e184aba7ce> synthesized.


Synthesizing Unit <coeff_gen_entity_1e1eba0bd0>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <coeff_gen_entity_1e1eba0bd0> synthesized.


Synthesizing Unit <xlconvert_pipeline_9>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlconvert_pipeline_9> synthesized.


Synthesizing Unit <delay_b_entity_8f5fb2d2a5>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <delay_b_entity_8f5fb2d2a5> synthesized.


Synthesizing Unit <coeff_gen_entity_6adac1066c>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <coeff_gen_entity_6adac1066c> synthesized.


Synthesizing Unit <delay_b_entity_a07c0547cc>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <delay_b_entity_a07c0547cc> synthesized.


Synthesizing Unit <coeff_gen_entity_9a31ca9433>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <coeff_gen_entity_9a31ca9433> synthesized.


Synthesizing Unit <delay_b_entity_b466295e6d>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <delay_b_entity_b466295e6d> synthesized.


Synthesizing Unit <coeff_gen_entity_8e9682e162>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <coeff_gen_entity_8e9682e162> synthesized.


Synthesizing Unit <delay_b_entity_512883e072>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <delay_b_entity_512883e072> synthesized.


Synthesizing Unit <coeff_gen_entity_14d6df8e1f>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <coeff_gen_entity_14d6df8e1f> synthesized.


Synthesizing Unit <coeff_gen_entity_d5f3ccee33>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <coeff_gen_entity_d5f3ccee33> synthesized.


Synthesizing Unit <coeff_gen_entity_a6d75bcd87>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <coeff_gen_entity_a6d75bcd87> synthesized.


Synthesizing Unit <coeff_gen_entity_c23c8c532e>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <coeff_gen_entity_c23c8c532e> synthesized.


Synthesizing Unit <reorder_entity_10fc6fb340>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <reorder_entity_10fc6fb340> synthesized.


Synthesizing Unit <barrel_switcher_entity_bbeeae4836>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <barrel_switcher_entity_bbeeae4836> synthesized.


Synthesizing Unit <reorder_entity_f9ba1c1d4b>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <reorder_entity_f9ba1c1d4b> synthesized.


Synthesizing Unit <adder_1_1_entity_13a6851d97>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <adder_1_1_entity_13a6851d97> synthesized.


Synthesizing Unit <adder_1_2_entity_59287c1711>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <adder_1_2_entity_59287c1711> synthesized.


Synthesizing Unit <xlconvert_pipeline_1>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlconvert_pipeline_1> synthesized.


Synthesizing Unit <pol1_in1_coeffs_entity_c8afea88ae>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <pol1_in1_coeffs_entity_c8afea88ae> synthesized.


Synthesizing Unit <pol1_in1_last_tap_entity_ca67f62992>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <pol1_in1_last_tap_entity_ca67f62992> synthesized.


Synthesizing Unit <pol1_in2_coeffs_entity_7f5932e35b>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <pol1_in2_coeffs_entity_7f5932e35b> synthesized.


Synthesizing Unit <pol1_in3_coeffs_entity_37d644e242>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <pol1_in3_coeffs_entity_37d644e242> synthesized.


Synthesizing Unit <pol1_in4_coeffs_entity_21b114648a>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <pol1_in4_coeffs_entity_21b114648a> synthesized.


Synthesizing Unit <pol2_in1_coeffs_entity_0ba1f52945>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <pol2_in1_coeffs_entity_0ba1f52945> synthesized.


Synthesizing Unit <delay_bram_entity_7dc358dce0>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <delay_bram_entity_7dc358dce0> synthesized.


Synthesizing Unit <barrel_switcher_entity_2146ed75dc>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <barrel_switcher_entity_2146ed75dc> synthesized.


Synthesizing Unit <delay_dp1_entity_524b6d544a>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <delay_dp1_entity_524b6d544a> synthesized.


Synthesizing Unit <delay_dp_entity_669e30fc9b>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <delay_dp_entity_669e30fc9b> synthesized.


Synthesizing Unit <barrel_switcher_entity_b91f80ea2d>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <barrel_switcher_entity_b91f80ea2d> synthesized.


Synthesizing Unit <delay_calc_entity_10677dac44>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <delay_calc_entity_10677dac44> synthesized.


Synthesizing Unit <calc_add_entity_2915bb7175>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <calc_add_entity_2915bb7175> synthesized.


Synthesizing Unit <fd_fs_tvg0_entity_3f83eaa054>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <fd_fs_tvg0_entity_3f83eaa054> synthesized.


Synthesizing Unit <xlconvert_pipeline_2>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlconvert_pipeline_2> synthesized.


Synthesizing Unit <xlconvert_pipeline_3>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlconvert_pipeline_3> synthesized.


Synthesizing Unit <xlconvert_pipeline_4>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlconvert_pipeline_4> synthesized.


Synthesizing Unit <delay_calc_entity_7a6c9a8503>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <delay_calc_entity_7a6c9a8503> synthesized.


Synthesizing Unit <phase_calc_entity_8299f5efce>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <phase_calc_entity_8299f5efce> synthesized.


Synthesizing Unit <cmult_4bit_hdl_entity_e90bbbc122>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <cmult_4bit_hdl_entity_e90bbbc122> synthesized.


Synthesizing Unit <xlconvert_pipeline_5>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlconvert_pipeline_5> synthesized.


Synthesizing Unit <xlconvert_pipeline_6>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlconvert_pipeline_6> synthesized.


Synthesizing Unit <polynomial0_entity_feade403d2>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <polynomial0_entity_feade403d2> synthesized.


Synthesizing Unit <sincos0_entity_3fdc663e3b>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <sincos0_entity_3fdc663e3b> synthesized.


Synthesizing Unit <polynomial0_entity_23243560fe>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <polynomial0_entity_23243560fe> synthesized.


Synthesizing Unit <sincos0_entity_764418d801>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <sincos0_entity_764418d801> synthesized.


Synthesizing Unit <armed_sync_entity_c4620211ad>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <armed_sync_entity_c4620211ad> synthesized.


Synthesizing Unit <pol1_in1_coeffs_entity_bc8c92e227>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <pol1_in1_coeffs_entity_bc8c92e227> synthesized.


Synthesizing Unit <pol1_in1_tap1_entity_36567b3995>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <pol1_in1_tap1_entity_36567b3995> synthesized.


Synthesizing Unit <pol1_in2_coeffs_entity_8d7039447f>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <pol1_in2_coeffs_entity_8d7039447f> synthesized.


Synthesizing Unit <pol1_in2_tap1_entity_d877d09e17>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <pol1_in2_tap1_entity_d877d09e17> synthesized.


Synthesizing Unit <sync_generate_entity_533415c247>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <sync_generate_entity_533415c247> synthesized.


Synthesizing Unit <adder_tree1_entity_4b3dc0964f>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <adder_tree1_entity_4b3dc0964f> synthesized.


Synthesizing Unit <adder_tree2_entity_bfdc0b6b4c>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <adder_tree2_entity_bfdc0b6b4c> synthesized.


Synthesizing Unit <xlconvert_pipeline_7>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xlconvert_pipeline_7> synthesized.


Synthesizing Unit <create_sync_entity_c968f2d235>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <create_sync_entity_c968f2d235> synthesized.


Synthesizing Unit <create_xstart_entity_c17e97ae68>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <create_xstart_entity_c17e97ae68> synthesized.


Synthesizing Unit <posedge_entity_8c9b4fc2fb>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <posedge_entity_8c9b4fc2fb> synthesized.


Synthesizing Unit <buffer_to_64_entity_dd495b5105>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <buffer_to_64_entity_dd495b5105> synthesized.


Synthesizing Unit <qdr_entity_5ce551e581>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <qdr_entity_5ce551e581> synthesized.


Synthesizing Unit <dbl_buffer0_entity_8618fa6b3a>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <dbl_buffer0_entity_8618fa6b3a> synthesized.


Synthesizing Unit <complex_mult_simple_full_entity_b8d4cf41a3>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <complex_mult_simple_full_entity_b8d4cf41a3> synthesized.


Synthesizing Unit <convert_entity_c9a192b6cd>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_entity_c9a192b6cd> synthesized.


Synthesizing Unit <calc_add_entity_0b96421a51>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <calc_add_entity_0b96421a51> synthesized.


Synthesizing Unit <calc_adc_sum_sq_entity_6e70db58e3>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <calc_adc_sum_sq_entity_6e70db58e3> synthesized.


Synthesizing Unit <cd_local_time_entity_9ff6e19688>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <cd_local_time_entity_9ff6e19688> synthesized.


Synthesizing Unit <eq0_entity_4c0c77caa2>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <eq0_entity_4c0c77caa2> synthesized.


Synthesizing Unit <xaui_pack0_entity_ebab7cc6d0>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xaui_pack0_entity_ebab7cc6d0> synthesized.


Synthesizing Unit <add_gen_entity_dd9e933c0e>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <add_gen_entity_dd9e933c0e> synthesized.


Synthesizing Unit <basic_ctrl_entity_6742ed5eb1>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <basic_ctrl_entity_6742ed5eb1> synthesized.


Synthesizing Unit <bram_entity_6f024610ff>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <bram_entity_6f024610ff> synthesized.


Synthesizing Unit <hilbert_dsp48e0_entity_06dac88fd7>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <hilbert_dsp48e0_entity_06dac88fd7> synthesized.


Synthesizing Unit <convert_of0_entity_269fb2de1a>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_of0_entity_269fb2de1a> synthesized.


Synthesizing Unit <twiddle_stage_2_entity_30c73c209f>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <twiddle_stage_2_entity_30c73c209f> synthesized.


Synthesizing Unit <convert_of0_entity_6501bdd0bd>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_of0_entity_6501bdd0bd> synthesized.


Synthesizing Unit <twiddle_general_4mult_entity_fb04e7b04a>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <twiddle_general_4mult_entity_fb04e7b04a> synthesized.


Synthesizing Unit <twiddle_general_4mult_entity_6d46e04e47>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <twiddle_general_4mult_entity_6d46e04e47> synthesized.


Synthesizing Unit <twiddle_general_4mult_entity_c1e8805b70>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <twiddle_general_4mult_entity_c1e8805b70> synthesized.


Synthesizing Unit <twiddle_general_4mult_entity_de42a8054e>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <twiddle_general_4mult_entity_de42a8054e> synthesized.


Synthesizing Unit <twiddle_general_4mult_entity_00c35e5a44>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <twiddle_general_4mult_entity_00c35e5a44> synthesized.


Synthesizing Unit <twiddle_general_4mult_entity_d3f87a3d85>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <twiddle_general_4mult_entity_d3f87a3d85> synthesized.


Synthesizing Unit <twiddle_general_4mult_entity_2915d7f7f4>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <twiddle_general_4mult_entity_2915d7f7f4> synthesized.


Synthesizing Unit <twiddle_general_4mult_entity_affa3848a0>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <twiddle_general_4mult_entity_affa3848a0> synthesized.


Synthesizing Unit <square_transposer_entity_191862f244>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <square_transposer_entity_191862f244> synthesized.


Synthesizing Unit <pol1_in1_first_tap_entity_5927e1c3d2>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <pol1_in1_first_tap_entity_5927e1c3d2> synthesized.


Synthesizing Unit <pol1_in2_first_tap_entity_54cafea8b2>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <pol1_in2_first_tap_entity_54cafea8b2> synthesized.


Synthesizing Unit <cd_tr1_entity_34e6da8a4b>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <cd_tr1_entity_34e6da8a4b> synthesized.


Synthesizing Unit <cd_tr_entity_e556bbeffd>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <cd_tr_entity_e556bbeffd> synthesized.


Synthesizing Unit <delay_coarse1_entity_3b68014ca9>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <delay_coarse1_entity_3b68014ca9> synthesized.


Synthesizing Unit <delay_coarse_entity_afbd97e680>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <delay_coarse_entity_afbd97e680> synthesized.


Synthesizing Unit <delay_gen0_entity_b255b8425c>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <delay_gen0_entity_b255b8425c> synthesized.


Synthesizing Unit <delay_gen1_entity_4815715ea8>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <delay_gen1_entity_4815715ea8> synthesized.


Synthesizing Unit <delay_gen_entity_5337c180f8>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <delay_gen_entity_5337c180f8> synthesized.


Synthesizing Unit <fd_fs1_entity_17caded306>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <fd_fs1_entity_17caded306> synthesized.


Synthesizing Unit <fd_fs_entity_fa00e52681>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <fd_fs_entity_fa00e52681> synthesized.


Synthesizing Unit <fd_local_time_entity_fd1d59e087>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <fd_local_time_entity_fd1d59e087> synthesized.


Synthesizing Unit <fd_tr0_entity_ff3cd11b73>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <fd_tr0_entity_ff3cd11b73> synthesized.


Synthesizing Unit <fd_tr1_entity_b3b52905a2>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <fd_tr1_entity_b3b52905a2> synthesized.


Synthesizing Unit <tvg_tr_entity_1f329b553b>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <tvg_tr_entity_1f329b553b> synthesized.


Synthesizing Unit <buffer_entity_f07faed274>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <buffer_entity_f07faed274> synthesized.


Synthesizing Unit <xilinx_ffts_entity_8d01634063>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <xilinx_ffts_entity_8d01634063> synthesized.


Synthesizing Unit <pfb_add_tree_async_entity_591571284b>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <pfb_add_tree_async_entity_591571284b> synthesized.


Synthesizing Unit <pfb_add_tree_async_entity_93c68ef3c8>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <pfb_add_tree_async_entity_93c68ef3c8> synthesized.


Synthesizing Unit <pulse_ext_entity_39d1b29fcf>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <pulse_ext_entity_39d1b29fcf> synthesized.


Synthesizing Unit <pulse_ext2_entity_5b77244ab9>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <pulse_ext2_entity_5b77244ab9> synthesized.


Synthesizing Unit <led_pulse0_entity_bdaae4e684>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <led_pulse0_entity_bdaae4e684> synthesized.


Synthesizing Unit <reorder_entity_02db5289ec>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <reorder_entity_02db5289ec> synthesized.


Synthesizing Unit <convert_of0_entity_7fe80d503c>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <convert_of0_entity_7fe80d503c> synthesized.


Synthesizing Unit <bram_entity_663324a750>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <bram_entity_663324a750> synthesized.


Synthesizing Unit <sync_gen_entity_4666f37e63>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <sync_gen_entity_4666f37e63> synthesized.


Synthesizing Unit <adc_snap0_entity_e5d722f3d9>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <adc_snap0_entity_e5d722f3d9> synthesized.


Synthesizing Unit <adc_snap1_entity_3fff712eed>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <adc_snap1_entity_3fff712eed> synthesized.


Synthesizing Unit <coarse_delay_entity_14c739abb5>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <coarse_delay_entity_14c739abb5> synthesized.


Synthesizing Unit <fdfs_entity_063070395a>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <fdfs_entity_063070395a> synthesized.


Synthesizing Unit <qdr_ct_entity_bc79c61df7>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <qdr_ct_entity_bc79c61df7> synthesized.


Synthesizing Unit <snap_debug_entity_e25ad94b28>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <snap_debug_entity_e25ad94b28> synthesized.


Synthesizing Unit <timing_entity_75b27e8515>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <timing_entity_75b27e8515> synthesized.


Synthesizing Unit <pfb_fir_real_entity_63f9757e89>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <pfb_fir_real_entity_63f9757e89> synthesized.


Synthesizing Unit <fft_unscrambler_entity_b73bf557ac>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <fft_unscrambler_entity_b73bf557ac> synthesized.


Synthesizing Unit <bi_real_unscr_4x_entity_3b8b394f08>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <bi_real_unscr_4x_entity_3b8b394f08> synthesized.


Synthesizing Unit <butterfly_direct_entity_669af7fe17>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <butterfly_direct_entity_669af7fe17> synthesized.


Synthesizing Unit <butterfly_direct_entity_57b07e077f>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <butterfly_direct_entity_57b07e077f> synthesized.


Synthesizing Unit <butterfly_direct_entity_5c830c1bfc>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <butterfly_direct_entity_5c830c1bfc> synthesized.


Synthesizing Unit <butterfly_direct_entity_89ddf7e694>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <butterfly_direct_entity_89ddf7e694> synthesized.


Synthesizing Unit <butterfly_direct_entity_2f07c4f5b5>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <butterfly_direct_entity_2f07c4f5b5> synthesized.


Synthesizing Unit <butterfly_direct_entity_42faa5a3b6>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <butterfly_direct_entity_42faa5a3b6> synthesized.


Synthesizing Unit <butterfly_direct_entity_82622f77fc>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <butterfly_direct_entity_82622f77fc> synthesized.


Synthesizing Unit <butterfly1_0_entity_2b561cf47f>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <butterfly1_0_entity_2b561cf47f> synthesized.


Synthesizing Unit <butterfly2_0_entity_d3942396c3>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <butterfly2_0_entity_d3942396c3> synthesized.


Synthesizing Unit <butterfly2_1_entity_5ca2c00a71>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <butterfly2_1_entity_5ca2c00a71> synthesized.


Synthesizing Unit <fft_unscrambler_entity_704f296532>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <fft_unscrambler_entity_704f296532> synthesized.


Synthesizing Unit <pol1_in1_last_tap_entity_c58d5bf7f0>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <pol1_in1_last_tap_entity_c58d5bf7f0> synthesized.


Synthesizing Unit <pol1_in2_last_tap_entity_ca52ec1650>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <pol1_in2_last_tap_entity_ca52ec1650> synthesized.


Synthesizing Unit <subsystem_entity_b66990d278>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <subsystem_entity_b66990d278> synthesized.


Synthesizing Unit <quant_entity_63fa21c236>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <quant_entity_63fa21c236> synthesized.


Synthesizing Unit <leds_entity_7bfe27f09c>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <leds_entity_7bfe27f09c> synthesized.


Synthesizing Unit <quantisation_entity_112ce4d84a>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <quantisation_entity_112ce4d84a> synthesized.


Synthesizing Unit <fft_direct_entity_ee646f7bda>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <fft_direct_entity_ee646f7bda> synthesized.


Synthesizing Unit <fft_stage_1_entity_7a0acaf727>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <fft_stage_1_entity_7a0acaf727> synthesized.


Synthesizing Unit <fft_stage_2_entity_3adc821d91>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <fft_stage_2_entity_3adc821d91> synthesized.


Synthesizing Unit <fft_stage_3_entity_aa15e84fae>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <fft_stage_3_entity_aa15e84fae> synthesized.


Synthesizing Unit <fft_stage_4_entity_f91b655483>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <fft_stage_4_entity_f91b655483> synthesized.


Synthesizing Unit <fft_stage_5_entity_f0b8f37405>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <fft_stage_5_entity_f0b8f37405> synthesized.


Synthesizing Unit <fft_stage_6_entity_7e75795901>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <fft_stage_6_entity_7e75795901> synthesized.


Synthesizing Unit <fft_stage_7_entity_5823de238c>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <fft_stage_7_entity_5823de238c> synthesized.


Synthesizing Unit <pfb_fir_async1_entity_179eba1a8c>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <pfb_fir_async1_entity_179eba1a8c> synthesized.


Synthesizing Unit <fine_entity_d92fd9f38e>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <fine_entity_d92fd9f38e> synthesized.


Synthesizing Unit <biplex_core_entity_ce6e11ad41>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <biplex_core_entity_ce6e11ad41> synthesized.


Synthesizing Unit <fft_biplex_real_4x0_entity_d1b89c22a9>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <fft_biplex_real_4x0_entity_d1b89c22a9> synthesized.


Synthesizing Unit <fft_wideband_real0_entity_c512b4816a>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <fft_wideband_real0_entity_c512b4816a> synthesized.


Synthesizing Unit <fft_wideband_real1_entity_9c10afbb70>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <fft_wideband_real1_entity_9c10afbb70> synthesized.


Synthesizing Unit <coarse_entity_a91220dfb7>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
Unit <coarse_entity_a91220dfb7> synthesized.


Synthesizing Unit <c09f12_01>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01.vhd".
WARNING:Xst:646 - Signal <c09f12_01_snap_debug_bram_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <c09f12_01_katadc0_user_data_valid_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <c09f12_01_gbe0_rx_valid_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <c09f12_01_gbe0_rx_source_port_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <c09f12_01_gbe0_rx_source_ip_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <c09f12_01_gbe0_rx_overrun_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <c09f12_01_gbe0_rx_end_of_frame_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <c09f12_01_gbe0_rx_data_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <c09f12_01_gbe0_rx_bad_frame_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <c09f12_01_gbe0_led_rx_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <c09f12_01_fine_ctrl_user_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <c09f12_01_adc_snap1_bram_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <c09f12_01_adc_snap0_bram_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <c09f12_01> synthesized.


Synthesizing Unit <c09f12_01_cw>.
    Related source file is "/data/casper/mlib_devel_cbass/c09f12_01/sysgen/synth_model/c09f12_01_cw.vhd".
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <c09f12_01_cw> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 126
 18x18-bit multiplier                                  : 72
 18x8-bit multiplier                                   : 16
 31x16-bit multiplier                                  : 8
 31x18-bit multiplier                                  : 8
 31x21-bit multiplier                                  : 2
 8x8-bit multiplier                                    : 20
# Adders/Subtractors                                   : 227
 13-bit subtractor                                     : 2
 14-bit subtractor                                     : 6
 19-bit adder                                          : 10
 20-bit adder                                          : 24
 22-bit adder                                          : 16
 25-bit adder                                          : 36
 26-bit adder                                          : 64
 27-bit adder                                          : 8
 3-bit subtractor                                      : 5
 32-bit adder                                          : 2
 33-bit adder                                          : 2
 35-bit adder                                          : 4
 37-bit adder                                          : 18
 37-bit subtractor                                     : 18
 47-bit adder                                          : 2
 48-bit adder                                          : 2
 48-bit subtractor                                     : 2
 50-bit adder                                          : 2
 50-bit subtractor                                     : 2
 52-bit adder                                          : 2
# Counters                                             : 14
 11-bit up counter                                     : 8
 12-bit up counter                                     : 2
 53-bit up counter                                     : 1
 6-bit up counter                                      : 2
 7-bit up counter                                      : 1
# Registers                                            : 1994
 1-bit register                                        : 748
 11-bit register                                       : 8
 12-bit register                                       : 2
 124-bit register                                      : 8
 128-bit register                                      : 1
 13-bit register                                       : 6
 130-bit register                                      : 2
 16-bit register                                       : 64
 18-bit register                                       : 260
 19-bit register                                       : 13
 2-bit register                                        : 14
 20-bit register                                       : 39
 21-bit register                                       : 1
 24-bit register                                       : 144
 26-bit register                                       : 64
 31-bit register                                       : 14
 32-bit register                                       : 34
 33-bit register                                       : 6
 36-bit register                                       : 320
 37-bit register                                       : 72
 4-bit register                                        : 4
 43-bit register                                       : 4
 45-bit register                                       : 2
 47-bit register                                       : 32
 48-bit register                                       : 16
 49-bit register                                       : 24
 50-bit register                                       : 8
 51-bit register                                       : 6
 52-bit register                                       : 4
 6-bit register                                        : 6
 62-bit register                                       : 22
 64-bit register                                       : 5
 65-bit register                                       : 2
 7-bit register                                        : 2
 72-bit register                                       : 6
 8-bit register                                        : 20
 80-bit register                                       : 2
 84-bit register                                       : 5
 85-bit register                                       : 4
# Toggle Registers                                     : 8
 T flip-flop                                           : 8
# Comparators                                          : 145
 10-bit comparator equal                               : 2
 12-bit comparator equal                               : 2
 14-bit comparator equal                               : 1
 14-bit comparator not equal                           : 1
 15-bit comparator equal                               : 1
 15-bit comparator not equal                           : 1
 16-bit comparator greatequal                          : 8
 19-bit comparator equal                               : 1
 2-bit comparator equal                                : 13
 2-bit comparator greater                              : 6
 2-bit comparator not equal                            : 4
 21-bit comparator less                                : 1
 25-bit comparator not equal                           : 3
 3-bit comparator equal                                : 14
 3-bit comparator not equal                            : 3
 31-bit comparator greatequal                          : 1
 31-bit comparator not equal                           : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 3
 32-bit comparator less                                : 1
 4-bit comparator equal                                : 8
 4-bit comparator greater                              : 1
 4-bit comparator not equal                            : 4
 48-bit comparator equal                               : 5
 48-bit comparator less                                : 4
 5-bit comparator equal                                : 8
 5-bit comparator not equal                            : 2
 6-bit comparator equal                                : 11
 6-bit comparator not equal                            : 2
 7-bit comparator equal                                : 12
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 8
 8-bit comparator equal                                : 1
 8-bit comparator less                                 : 8
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 4
 130-bit 8-to-1 multiplexer                            : 1
 2-bit 16-to-1 multiplexer                             : 1
 7-bit 8-to-1 multiplexer                              : 2
# Xors                                                 : 136
 1-bit xor2                                            : 136

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <xlpersistentdff.ngc>.
Reading core <addsb_11_0_a37a2abb0bb82ab2.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_ed472a6d5a5cb515.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_904cce14b13b282e.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_ecb560ca58503876.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_047d617e0a3da9e0.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_263175d139d7ac6d.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <accm_11_0_8f8edad76401ddd0.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_e22be57ef6aab3d8.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_68c512538c59954a.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_50ef766046ea9bf4.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_aeada998ec385fcd.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <dmg_72_9ddb0dccfe86828e.ngc>.
Reading core <cntr_11_0_3ad9dc21603f5ae0.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <dmg_72_60b1d930b1392bee.ngc>.
Reading core <dmg_72_8cacf5ca230175f7.ngc>.
Reading core <cntr_11_0_f2301c6681846b15.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_c0e9491a3fe88c1d.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_77d9d8bb324abfb9.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_10284ba20859264d.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_514048f9c72a30b1.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_81c610783c35b073.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_b502b5814ea90a92.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_93187ca4b7bc144e.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_467594213c284489.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <dmg_72_8ff5c16d3b09b3bb.ngc>.
Reading core <cntr_11_0_7eefee4be204e56b.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <addsb_11_0_967e0ec2eea991a6.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <bmg_72_a613d001e124acbe.ngc>.
Reading core <cntr_11_0_09a48837e6414c49.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <addsb_11_0_6c8b791c8b797704.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_9407b84ef10719d1.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_4df07e1ba68d0c6e.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <bmg_72_3bc6d5a32af9b138.ngc>.
Reading core <addsb_11_0_607fe0700100c715.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <addsb_11_0_cdd18bba176b5e77.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_99cfda0476972b76.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_0400b347688ef51a.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <xfft_v7_0_8bfb05e20d13daa5.ngc>.
Reading Secure Unit <blk000001d6>.
Reading core <cntr_11_0_ccf1a4007466a9ac.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_5175c845ca556d8f.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_9cad7c433fbdcec9.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_48e1762367ed2904.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_d98da069fc1111dd.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_bc43ff9b02fd1262.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_0c0d4ef78e6c6aa9.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_5c141fadd7b08b3b.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_d443bc0f2f8ab282.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_8438db56645cca14.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <bmg_72_b3ad50e1afdb9e3d.ngc>.
Reading core <bmg_72_b1697c6003ecdb6f.ngc>.
Reading core <cntr_11_0_e16427883c4a8980.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_14e5b6d5c91ed436.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_85571b722fff644c.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <bmg_72_47e00fa602868a13.ngc>.
Reading core <bmg_72_1853928182002eb1.ngc>.
Reading core <bmg_72_a6ba22940df932c0.ngc>.
Reading core <dmg_72_31a1909e3929c7f7.ngc>.
Reading core <dmg_72_c09662d4202cd49a.ngc>.
Reading core <bmg_72_3de7891ec729adb4.ngc>.
Reading core <bmg_72_031b3366e458494d.ngc>.
Reading core <bmg_72_5eb14d6795836fe0.ngc>.
Reading core <bmg_72_37c9a3ecdc0c1393.ngc>.
Reading core <bmg_72_763f056d1756d515.ngc>.
Reading core <bmg_72_59f0d912b26aa159.ngc>.
Reading core <bmg_72_765e7ee20c0385ac.ngc>.
Reading core <bmg_72_b50899b30d5ca737.ngc>.
Reading core <bmg_72_05b952b0e97b2a0d.ngc>.
Reading core <bmg_72_04e0d9cde0f49a3d.ngc>.
Reading core <bmg_72_76e1be4e7480a75f.ngc>.
Reading core <bmg_72_f55ad1fbb330c587.ngc>.
Reading core <bmg_72_8ed993a9a42f84a8.ngc>.
Reading core <bmg_72_7884e23b5c653602.ngc>.
Reading core <bmg_72_f27fe95e91d868c0.ngc>.
Reading core <bmg_72_deac774267b579f6.ngc>.
Reading core <bmg_72_7923a80e2a3186d3.ngc>.
Reading core <bmg_72_22ecfdf9c708a18d.ngc>.
Reading core <bmg_72_b673a6c277a0b565.ngc>.
Reading core <bmg_72_def2631b070914b0.ngc>.
Reading core <bmg_72_bf7d8227d376109b.ngc>.
Reading core <bmg_72_82d7e698d6cd5771.ngc>.
Reading core <bmg_72_4394a065975be75e.ngc>.
Reading core <bmg_72_35957677be9347c5.ngc>.
Reading core <bmg_72_48d0f511ba241493.ngc>.
Reading core <addsb_11_0_defe95552cb97446.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <addsb_11_0_b5c2f0e20381feb6.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <bmg_72_321d886e2c47e239.ngc>.
Reading core <bmg_72_dc97d51467d52108.ngc>.
Reading core <bmg_72_804e79c102c84f5c.ngc>.
Reading core <bmg_72_043bb11b7d009cca.ngc>.
Reading core <addsb_11_0_0b9b6e1cbccbb2be.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <bmg_72_ddcdd9bb5f78a2a9.ngc>.
Reading core <bmg_72_4f929f931e999067.ngc>.
Reading core <bmg_72_ba30712f7b147c00.ngc>.
Reading core <addsb_11_0_6791698c7be255e7.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <xlpersistentdff> for timing and area information for instance <persistentdff_inst>.
Loading core <addsb_11_0_a37a2abb0bb82ab2> for timing and area information for instance <comp9.core_instance9>.
Loading core <cntr_11_0_ed472a6d5a5cb515> for timing and area information for instance <comp33.core_instance33>.
Loading core <cntr_11_0_904cce14b13b282e> for timing and area information for instance <comp34.core_instance34>.
Loading core <cntr_11_0_ecb560ca58503876> for timing and area information for instance <comp17.core_instance17>.
Loading core <cntr_11_0_047d617e0a3da9e0> for timing and area information for instance <comp0.core_instance0>.
Loading core <cntr_11_0_263175d139d7ac6d> for timing and area information for instance <comp1.core_instance1>.
Loading core <accm_11_0_8f8edad76401ddd0> for timing and area information for instance <comp0.core_instance0>.
Loading core <cntr_11_0_e22be57ef6aab3d8> for timing and area information for instance <comp2.core_instance2>.
Loading core <cntr_11_0_68c512538c59954a> for timing and area information for instance <comp3.core_instance3>.
Loading core <cntr_11_0_50ef766046ea9bf4> for timing and area information for instance <comp4.core_instance4>.
Loading core <cntr_11_0_aeada998ec385fcd> for timing and area information for instance <comp5.core_instance5>.
Loading core <cntr_11_0_50ef766046ea9bf4> for timing and area information for instance <comp0.core_instance0>.
Loading core <cntr_11_0_aeada998ec385fcd> for timing and area information for instance <comp1.core_instance1>.
Loading core <dmg_72_9ddb0dccfe86828e> for timing and area information for instance <comp0.core_instance0>.
Loading core <cntr_11_0_3ad9dc21603f5ae0> for timing and area information for instance <comp6.core_instance6>.
Loading core <dmg_72_60b1d930b1392bee> for timing and area information for instance <comp1.core_instance1>.
Loading core <dmg_72_8cacf5ca230175f7> for timing and area information for instance <comp2.core_instance2>.
Loading core <cntr_11_0_f2301c6681846b15> for timing and area information for instance <comp2.core_instance2>.
Loading core <cntr_11_0_c0e9491a3fe88c1d> for timing and area information for instance <comp7.core_instance7>.
Loading core <cntr_11_0_f2301c6681846b15> for timing and area information for instance <comp9.core_instance9>.
Loading core <cntr_11_0_77d9d8bb324abfb9> for timing and area information for instance <comp3.core_instance3>.
Loading core <cntr_11_0_10284ba20859264d> for timing and area information for instance <comp8.core_instance8>.
Loading core <cntr_11_0_77d9d8bb324abfb9> for timing and area information for instance <comp11.core_instance11>.
Loading core <cntr_11_0_514048f9c72a30b1> for timing and area information for instance <comp4.core_instance4>.
Loading core <cntr_11_0_81c610783c35b073> for timing and area information for instance <comp10.core_instance10>.
Loading core <cntr_11_0_514048f9c72a30b1> for timing and area information for instance <comp13.core_instance13>.
Loading core <cntr_11_0_b502b5814ea90a92> for timing and area information for instance <comp12.core_instance12>.
Loading core <cntr_11_0_93187ca4b7bc144e> for timing and area information for instance <comp14.core_instance14>.
Loading core <cntr_11_0_467594213c284489> for timing and area information for instance <comp5.core_instance5>.
Loading core <dmg_72_8ff5c16d3b09b3bb> for timing and area information for instance <comp5.core_instance5>.
Loading core <cntr_11_0_7eefee4be204e56b> for timing and area information for instance <comp15.core_instance15>.
Loading core <addsb_11_0_967e0ec2eea991a6> for timing and area information for instance <comp0.core_instance0>.
Loading core <bmg_72_a613d001e124acbe> for timing and area information for instance <comp0.core_instance0>.
Loading core <cntr_11_0_09a48837e6414c49> for timing and area information for instance <comp16.core_instance16>.
Loading core <addsb_11_0_6c8b791c8b797704> for timing and area information for instance <comp3.core_instance3>.
Loading core <cntr_11_0_9407b84ef10719d1> for timing and area information for instance <comp18.core_instance18>.
Loading core <cntr_11_0_4df07e1ba68d0c6e> for timing and area information for instance <comp19.core_instance19>.
Loading core <bmg_72_3bc6d5a32af9b138> for timing and area information for instance <comp1.core_instance1>.
Loading core <addsb_11_0_607fe0700100c715> for timing and area information for instance <comp4.core_instance4>.
Loading core <addsb_11_0_607fe0700100c715> for timing and area information for instance <comp4.core_instance4>.
Loading core <addsb_11_0_cdd18bba176b5e77> for timing and area information for instance <comp6.core_instance6>.
Loading core <cntr_11_0_99cfda0476972b76> for timing and area information for instance <comp20.core_instance20>.
Loading core <cntr_11_0_0400b347688ef51a> for timing and area information for instance <comp21.core_instance21>.
Loading core <xfft_v7_0_8bfb05e20d13daa5> for timing and area information for instance <xfft_v7_0_8bfb05e20d13daa5_instance>.
Loading core <cntr_11_0_ccf1a4007466a9ac> for timing and area information for instance <comp22.core_instance22>.
Loading core <cntr_11_0_5175c845ca556d8f> for timing and area information for instance <comp26.core_instance26>.
Loading core <cntr_11_0_9cad7c433fbdcec9> for timing and area information for instance <comp27.core_instance27>.
Loading core <cntr_11_0_48e1762367ed2904> for timing and area information for instance <comp25.core_instance25>.
Loading core <cntr_11_0_d98da069fc1111dd> for timing and area information for instance <comp24.core_instance24>.
Loading core <cntr_11_0_bc43ff9b02fd1262> for timing and area information for instance <comp6.core_instance6>.
Loading core <cntr_11_0_0c0d4ef78e6c6aa9> for timing and area information for instance <comp23.core_instance23>.
Loading core <cntr_11_0_5c141fadd7b08b3b> for timing and area information for instance <comp28.core_instance28>.
Loading core <cntr_11_0_d443bc0f2f8ab282> for timing and area information for instance <comp30.core_instance30>.
Loading core <cntr_11_0_8438db56645cca14> for timing and area information for instance <comp7.core_instance7>.
Loading core <bmg_72_b3ad50e1afdb9e3d> for timing and area information for instance <comp27.core_instance27>.
Loading core <bmg_72_b1697c6003ecdb6f> for timing and area information for instance <comp8.core_instance8>.
Loading core <cntr_11_0_e16427883c4a8980> for timing and area information for instance <comp29.core_instance29>.
Loading core <cntr_11_0_14e5b6d5c91ed436> for timing and area information for instance <comp31.core_instance31>.
Loading core <cntr_11_0_85571b722fff644c> for timing and area information for instance <comp32.core_instance32>.
Loading core <bmg_72_47e00fa602868a13> for timing and area information for instance <comp0.core_instance0>.
Loading core <bmg_72_1853928182002eb1> for timing and area information for instance <comp1.core_instance1>.
Loading core <bmg_72_a6ba22940df932c0> for timing and area information for instance <comp2.core_instance2>.
Loading core <dmg_72_31a1909e3929c7f7> for timing and area information for instance <comp3.core_instance3>.
Loading core <dmg_72_c09662d4202cd49a> for timing and area information for instance <comp4.core_instance4>.
Loading core <bmg_72_3de7891ec729adb4> for timing and area information for instance <comp3.core_instance3>.
Loading core <bmg_72_031b3366e458494d> for timing and area information for instance <comp0.core_instance0>.
Loading core <bmg_72_5eb14d6795836fe0> for timing and area information for instance <comp1.core_instance1>.
Loading core <bmg_72_37c9a3ecdc0c1393> for timing and area information for instance <comp4.core_instance4>.
Loading core <bmg_72_763f056d1756d515> for timing and area information for instance <comp2.core_instance2>.
Loading core <bmg_72_59f0d912b26aa159> for timing and area information for instance <comp3.core_instance3>.
Loading core <bmg_72_765e7ee20c0385ac> for timing and area information for instance <comp4.core_instance4>.
Loading core <bmg_72_b50899b30d5ca737> for timing and area information for instance <comp5.core_instance5>.
Loading core <bmg_72_05b952b0e97b2a0d> for timing and area information for instance <comp6.core_instance6>.
Loading core <bmg_72_04e0d9cde0f49a3d> for timing and area information for instance <comp7.core_instance7>.
Loading core <bmg_72_76e1be4e7480a75f> for timing and area information for instance <comp8.core_instance8>.
Loading core <bmg_72_f55ad1fbb330c587> for timing and area information for instance <comp9.core_instance9>.
Loading core <bmg_72_8ed993a9a42f84a8> for timing and area information for instance <comp10.core_instance10>.
Loading core <bmg_72_7884e23b5c653602> for timing and area information for instance <comp11.core_instance11>.
Loading core <bmg_72_f27fe95e91d868c0> for timing and area information for instance <comp12.core_instance12>.
Loading core <bmg_72_deac774267b579f6> for timing and area information for instance <comp5.core_instance5>.
Loading core <bmg_72_7923a80e2a3186d3> for timing and area information for instance <comp13.core_instance13>.
Loading core <bmg_72_22ecfdf9c708a18d> for timing and area information for instance <comp14.core_instance14>.
Loading core <bmg_72_b673a6c277a0b565> for timing and area information for instance <comp6.core_instance6>.
Loading core <bmg_72_def2631b070914b0> for timing and area information for instance <comp15.core_instance15>.
Loading core <bmg_72_bf7d8227d376109b> for timing and area information for instance <comp16.core_instance16>.
Loading core <bmg_72_82d7e698d6cd5771> for timing and area information for instance <comp17.core_instance17>.
Loading core <bmg_72_4394a065975be75e> for timing and area information for instance <comp18.core_instance18>.
Loading core <bmg_72_35957677be9347c5> for timing and area information for instance <comp19.core_instance19>.
Loading core <bmg_72_48d0f511ba241493> for timing and area information for instance <comp20.core_instance20>.
Loading core <addsb_11_0_defe95552cb97446> for timing and area information for instance <comp1.core_instance1>.
Loading core <addsb_11_0_b5c2f0e20381feb6> for timing and area information for instance <comp2.core_instance2>.
Loading core <bmg_72_321d886e2c47e239> for timing and area information for instance <comp21.core_instance21>.
Loading core <bmg_72_dc97d51467d52108> for timing and area information for instance <comp22.core_instance22>.
Loading core <bmg_72_804e79c102c84f5c> for timing and area information for instance <comp23.core_instance23>.
Loading core <bmg_72_043bb11b7d009cca> for timing and area information for instance <comp24.core_instance24>.
Loading core <addsb_11_0_0b9b6e1cbccbb2be> for timing and area information for instance <comp7.core_instance7>.
Loading core <bmg_72_ddcdd9bb5f78a2a9> for timing and area information for instance <comp7.core_instance7>.
Loading core <bmg_72_4f929f931e999067> for timing and area information for instance <comp25.core_instance25>.
Loading core <bmg_72_ba30712f7b147c00> for timing and area information for instance <comp26.core_instance26>.
Loading core <addsb_11_0_6791698c7be255e7> for timing and area information for instance <comp8.core_instance8>.

Synthesizing (advanced) Unit <c09f12_01>.
	Found pipelined multiplier on signal <trig0_def9f75207/subsystem1_761d3d4af3/mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay2_q_net_x3(>.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay2_q_net_x3(>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1i2/mult_46_56>:
		- 3 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay44_q_net_x1>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <delay46_q_net_x1>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <trig0_def9f75207/subsystem2_976f81216f/mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay2_q_net_x3(>.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay2_q_net_x3(>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <trig0_def9f75207/subsystem3_6c171c7ce2/mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay2_q_net_x3(>.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay2_q_net_x3(>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <trig0_def9f75207/subsystem5_1be93d09ae/mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay2_q_net_x3(>.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay2_q_net_x3(>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <trig1_891d75ae5b/subsystem1_462e93dec5/mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay2_q_net_x3(>.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay2_q_net_x3(>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <trig1_891d75ae5b/subsystem2_27bc6f4f76/mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay2_q_net_x3>.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay2_q_net_x3>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <trig1_891d75ae5b/subsystem3_1aa1690e7f/mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay2_q_net_x3>.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay2_q_net_x3>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <trig1_891d75ae5b/subsystem5_a1210e6dd0/mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay2_q_net_x3(>.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay2_q_net_x3(>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1i2/mult_46_56>:
		- 3 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay44_q_net_x1(>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <delay46_q_net_x1(>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1r2/mult_46_56>:
		- 3 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay44_q_net_x1(>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <delay46_q_net_x1(>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1i2/mult_46_56>:
		- 3 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay44_q_net_x1(>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <delay46_q_net_x1(>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1r2/mult_46_56>:
		- 3 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay44_q_net_x1(>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <delay46_q_net_x1(>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1r2/mult_46_56>:
		- 3 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay44_q_net_x1(>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <delay46_q_net_x1>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1i2/mult_46_56>:
		- 3 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay44_q_net_x1>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <delay46_q_net_x1(>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1r2/mult_46_56>:
		- 3 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay44_q_net_x1(>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <delay46_q_net_x1(>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <trig0_def9f75207/mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <delay35_q_net_x1>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <delay35_q_net_x1>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <trig1_891d75ae5b/mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <delay35_q_net_x1>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <delay35_q_net_x1>.
		Pushing register(s) into the multiplier macro.
Unit <c09f12_01> synthesized (advanced).

Synthesizing (advanced) Unit <calc_adc_sum_sq_entity_6e70db58e3>.
	Found pipelined multiplier on signal <mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <mux_y_net>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <mux_y_net>.
		Pushing register(s) into the multiplier macro.
Unit <calc_adc_sum_sq_entity_6e70db58e3> synthesized (advanced).

Synthesizing (advanced) Unit <fd_fs_entity_fa00e52681>.
	Found pipelined multiplier on signal <cmult_4bit_hdl_e90bbbc122/ac/mult_46_56>:
		- 3 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay10_q_net_x0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <cmult_4bit_hdl_e90bbbc122/ad/mult_46_56>:
		- 3 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay3_q_net_x0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <cmult_4bit_hdl_e90bbbc122/bc/mult_46_56>:
		- 3 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay10_q_net_x0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <cmult_4bit_hdl_e90bbbc122/bd/mult_46_56>:
		- 3 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay3_q_net_x0>.
		Pushing register(s) into the multiplier macro.
Unit <fd_fs_entity_fa00e52681> synthesized (advanced).

Synthesizing (advanced) Unit <fdfs_entity_063070395a>.
	Found pipelined multiplier on signal <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bd/mult_46_56>:
		- 3 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <fd_fs1_17caded306/delay3_q_net_x0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bc/mult_46_56>:
		- 3 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <fd_fs1_17caded306/delay10_q_net_x0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/ad/mult_46_56>:
		- 3 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <fd_fs1_17caded306/delay3_q_net_x0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/ac/mult_46_56>:
		- 3 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <fd_fs1_17caded306/delay10_q_net_x0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <fd_fs1_17caded306/polynomial0_feade403d2/a1x_1_mult/mult_48_56>:
		- 3 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay13_q_net_x3>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <fd_fs_fa00e52681/polynomial0_23243560fe/a1x_1_mult/mult_48_56>:
		- 3 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay13_q_net_x2>.
		Pushing register(s) into the multiplier macro.
Unit <fdfs_entity_063070395a> synthesized (advanced).

Synthesizing (advanced) Unit <pfb_fir_real_entity_63f9757e89>.
	Multiplier <pol2_in4_last_tap_6e0294821f/mult/Mmult_mult_46_56> in block <pfb_fir_real_entity_63f9757e89> and adder/subtractor <adder_2_4_a18cf77529/addr1/Madd_internal_s_69_5_addsub_Madd> in block <pfb_fir_real_entity_63f9757e89> are combined into a MAC<pol2_in4_last_tap_6e0294821f/mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <pol2_in4_last_tap_6e0294821f/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_63f9757e89>, <adder_2_4_a18cf77529/addr1/op_mem_91_20_0> in block <pfb_fir_real_entity_63f9757e89>, <pol2_in4_first_tap_66bf157440/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_63f9757e89>.
	Multiplier <pol2_in3_last_tap_a2568c50ff/mult/Mmult_mult_46_56> in block <pfb_fir_real_entity_63f9757e89> and adder/subtractor <adder_2_3_1e24dff8d7/addr1/Madd_internal_s_69_5_addsub_Madd> in block <pfb_fir_real_entity_63f9757e89> are combined into a MAC<pol2_in3_last_tap_a2568c50ff/mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <pol2_in3_last_tap_a2568c50ff/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_63f9757e89>, <adder_2_3_1e24dff8d7/addr1/op_mem_91_20_0> in block <pfb_fir_real_entity_63f9757e89>, <pol2_in3_first_tap_c2f39dd85f/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_63f9757e89>.
	Multiplier <pol2_in2_last_tap_29d43901e7/mult/Mmult_mult_46_56> in block <pfb_fir_real_entity_63f9757e89> and adder/subtractor <adder_2_2_477c794ec9/addr1/Madd_internal_s_69_5_addsub_Madd> in block <pfb_fir_real_entity_63f9757e89> are combined into a MAC<pol2_in2_last_tap_29d43901e7/mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <pol2_in2_last_tap_29d43901e7/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_63f9757e89>, <adder_2_2_477c794ec9/addr1/op_mem_91_20_0> in block <pfb_fir_real_entity_63f9757e89>, <pol2_in2_first_tap_27fa8a42e8/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_63f9757e89>.
	Multiplier <pol2_in1_last_tap_6ff8b80765/mult/Mmult_mult_46_56> in block <pfb_fir_real_entity_63f9757e89> and adder/subtractor <adder_2_1_6847588ad1/addr1/Madd_internal_s_69_5_addsub_Madd> in block <pfb_fir_real_entity_63f9757e89> are combined into a MAC<pol2_in1_last_tap_6ff8b80765/mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <pol2_in1_last_tap_6ff8b80765/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_63f9757e89>, <adder_2_1_6847588ad1/addr1/op_mem_91_20_0> in block <pfb_fir_real_entity_63f9757e89>, <pol2_in1_first_tap_2b4314a0aa/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_63f9757e89>.
	Multiplier <pol1_in4_last_tap_9dcfddb3fb/mult/Mmult_mult_46_56> in block <pfb_fir_real_entity_63f9757e89> and adder/subtractor <adder_1_4_8da36f3793/addr1/Madd_internal_s_69_5_addsub_Madd> in block <pfb_fir_real_entity_63f9757e89> are combined into a MAC<pol1_in4_last_tap_9dcfddb3fb/mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <pol1_in4_last_tap_9dcfddb3fb/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_63f9757e89>, <adder_1_4_8da36f3793/addr1/op_mem_91_20_0> in block <pfb_fir_real_entity_63f9757e89>, <pol1_in4_first_tap_baa6d27c64/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_63f9757e89>.
	Multiplier <pol1_in3_last_tap_23caf883ed/mult/Mmult_mult_46_56> in block <pfb_fir_real_entity_63f9757e89> and adder/subtractor <adder_1_3_381c1e8a2d/addr1/Madd_internal_s_69_5_addsub_Madd> in block <pfb_fir_real_entity_63f9757e89> are combined into a MAC<pol1_in3_last_tap_23caf883ed/mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <pol1_in3_last_tap_23caf883ed/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_63f9757e89>, <adder_1_3_381c1e8a2d/addr1/op_mem_91_20_0> in block <pfb_fir_real_entity_63f9757e89>, <pol1_in3_first_tap_03601c15e7/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_63f9757e89>.
	Multiplier <pol1_in2_last_tap_3d20e72b5f/mult/Mmult_mult_46_56> in block <pfb_fir_real_entity_63f9757e89> and adder/subtractor <adder_1_2_59287c1711/addr1/Madd_internal_s_69_5_addsub_Madd> in block <pfb_fir_real_entity_63f9757e89> are combined into a MAC<pol1_in2_last_tap_3d20e72b5f/mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <pol1_in2_last_tap_3d20e72b5f/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_63f9757e89>, <adder_1_2_59287c1711/addr1/op_mem_91_20_0> in block <pfb_fir_real_entity_63f9757e89>, <pol1_in2_first_tap_54cafea8b2/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_63f9757e89>.
	Multiplier <pol1_in1_last_tap_ca67f62992/mult/Mmult_mult_46_56> in block <pfb_fir_real_entity_63f9757e89> and adder/subtractor <adder_1_1_13a6851d97/addr1/Madd_internal_s_69_5_addsub_Madd> in block <pfb_fir_real_entity_63f9757e89> are combined into a MAC<pol1_in1_last_tap_ca67f62992/mult/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <pol1_in1_last_tap_ca67f62992/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_63f9757e89>, <adder_1_1_13a6851d97/addr1/op_mem_91_20_0> in block <pfb_fir_real_entity_63f9757e89>, <pol1_in1_first_tap_5927e1c3d2/mult/op_mem_65_20_2> in block <pfb_fir_real_entity_63f9757e89>.
	Found pipelined multiplier on signal <pol1_in1_first_tap_5927e1c3d2/mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <pol2_in4_first_tap_66bf157440/mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <pol2_in3_first_tap_c2f39dd85f/mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <pol2_in2_first_tap_27fa8a42e8/mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <pol2_in1_first_tap_2b4314a0aa/mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <pol1_in4_first_tap_baa6d27c64/mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <pol1_in3_first_tap_03601c15e7/mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <pol1_in2_first_tap_54cafea8b2/mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <pfb_fir_real_entity_63f9757e89> synthesized (advanced).

Synthesizing (advanced) Unit <pol1_in1_last_tap_entity_c58d5bf7f0>.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <pol1_in1_last_tap_entity_c58d5bf7f0> synthesized (advanced).

Synthesizing (advanced) Unit <pol1_in1_tap1_entity_36567b3995>.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <pol1_in1_tap1_entity_36567b3995> synthesized (advanced).

Synthesizing (advanced) Unit <pol1_in2_last_tap_entity_ca52ec1650>.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <pol1_in2_last_tap_entity_ca52ec1650> synthesized (advanced).

Synthesizing (advanced) Unit <pol1_in2_tap1_entity_d877d09e17>.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <pol1_in2_tap1_entity_d877d09e17> synthesized (advanced).

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_00c35e5a44>.
	Multiplier <mult2/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_00c35e5a44> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_00c35e5a44> are combined into a MAC<mult2/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <mult2/op_mem_65_20_2> in block <twiddle_general_4mult_entity_00c35e5a44>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_00c35e5a44>, <mult/op_mem_65_20_2> in block <twiddle_general_4mult_entity_00c35e5a44>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_00c35e5a44> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_00c35e5a44> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <mult3/op_mem_65_20_2> in block <twiddle_general_4mult_entity_00c35e5a44>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_00c35e5a44>, <mult1/op_mem_65_20_2> in block <twiddle_general_4mult_entity_00c35e5a44>.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0(>.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_00c35e5a44> synthesized (advanced).

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_2915d7f7f4>.
	Multiplier <mult2/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_2915d7f7f4> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_2915d7f7f4> are combined into a MAC<mult2/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <mult2/op_mem_65_20_2> in block <twiddle_general_4mult_entity_2915d7f7f4>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_2915d7f7f4>, <mult/op_mem_65_20_2> in block <twiddle_general_4mult_entity_2915d7f7f4>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_2915d7f7f4> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_2915d7f7f4> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <mult3/op_mem_65_20_2> in block <twiddle_general_4mult_entity_2915d7f7f4>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_2915d7f7f4>, <mult1/op_mem_65_20_2> in block <twiddle_general_4mult_entity_2915d7f7f4>.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0(>.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_2915d7f7f4> synthesized (advanced).

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_6d46e04e47>.
	Multiplier <mult2/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_6d46e04e47> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_6d46e04e47> are combined into a MAC<mult2/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <mult2/op_mem_65_20_2> in block <twiddle_general_4mult_entity_6d46e04e47>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_6d46e04e47>, <mult/op_mem_65_20_2> in block <twiddle_general_4mult_entity_6d46e04e47>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_6d46e04e47> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_6d46e04e47> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <mult3/op_mem_65_20_2> in block <twiddle_general_4mult_entity_6d46e04e47>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_6d46e04e47>, <mult1/op_mem_65_20_2> in block <twiddle_general_4mult_entity_6d46e04e47>.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0(>.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_6d46e04e47> synthesized (advanced).

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_affa3848a0>.
	Multiplier <mult2/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_affa3848a0> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_affa3848a0> are combined into a MAC<mult2/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <mult2/op_mem_65_20_2> in block <twiddle_general_4mult_entity_affa3848a0>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_affa3848a0>, <mult/op_mem_65_20_2> in block <twiddle_general_4mult_entity_affa3848a0>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_affa3848a0> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_affa3848a0> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <mult3/op_mem_65_20_2> in block <twiddle_general_4mult_entity_affa3848a0>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_affa3848a0>, <mult1/op_mem_65_20_2> in block <twiddle_general_4mult_entity_affa3848a0>.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0(>.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_affa3848a0> synthesized (advanced).

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_c1e8805b70>.
	Multiplier <mult2/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_c1e8805b70> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_c1e8805b70> are combined into a MAC<mult2/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <mult2/op_mem_65_20_2> in block <twiddle_general_4mult_entity_c1e8805b70>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_c1e8805b70>, <mult/op_mem_65_20_2> in block <twiddle_general_4mult_entity_c1e8805b70>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_c1e8805b70> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_c1e8805b70> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <mult3/op_mem_65_20_2> in block <twiddle_general_4mult_entity_c1e8805b70>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_c1e8805b70>, <mult1/op_mem_65_20_2> in block <twiddle_general_4mult_entity_c1e8805b70>.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0(>.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_c1e8805b70> synthesized (advanced).

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_d3f87a3d85>.
	Multiplier <mult2/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_d3f87a3d85> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_d3f87a3d85> are combined into a MAC<mult2/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <mult2/op_mem_65_20_2> in block <twiddle_general_4mult_entity_d3f87a3d85>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_d3f87a3d85>, <mult/op_mem_65_20_2> in block <twiddle_general_4mult_entity_d3f87a3d85>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_d3f87a3d85> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_d3f87a3d85> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <mult3/op_mem_65_20_2> in block <twiddle_general_4mult_entity_d3f87a3d85>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_d3f87a3d85>, <mult1/op_mem_65_20_2> in block <twiddle_general_4mult_entity_d3f87a3d85>.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0(>.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_d3f87a3d85> synthesized (advanced).

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_de42a8054e>.
	Multiplier <mult2/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_de42a8054e> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_de42a8054e> are combined into a MAC<mult2/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <mult2/op_mem_65_20_2> in block <twiddle_general_4mult_entity_de42a8054e>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_de42a8054e>, <mult/op_mem_65_20_2> in block <twiddle_general_4mult_entity_de42a8054e>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_de42a8054e> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_de42a8054e> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <mult3/op_mem_65_20_2> in block <twiddle_general_4mult_entity_de42a8054e>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_de42a8054e>, <mult1/op_mem_65_20_2> in block <twiddle_general_4mult_entity_de42a8054e>.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0(>.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_de42a8054e> synthesized (advanced).

Synthesizing (advanced) Unit <twiddle_general_4mult_entity_fb04e7b04a>.
	Multiplier <mult2/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_fb04e7b04a> and adder/subtractor <addsub/Msub_internal_s_71_5_addsub> in block <twiddle_general_4mult_entity_fb04e7b04a> are combined into a MAC<mult2/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <mult2/op_mem_65_20_2> in block <twiddle_general_4mult_entity_fb04e7b04a>, <addsub/op_mem_91_20_0> in block <twiddle_general_4mult_entity_fb04e7b04a>, <mult/op_mem_65_20_2> in block <twiddle_general_4mult_entity_fb04e7b04a>.
	Multiplier <mult3/Mmult_mult_46_56> in block <twiddle_general_4mult_entity_fb04e7b04a> and adder/subtractor <addsub1/Madd_internal_s_69_5_addsub> in block <twiddle_general_4mult_entity_fb04e7b04a> are combined into a MAC<mult3/Maddsub_mult_46_56>.
	The following registers are also absorbed by the MAC: <mult3/op_mem_65_20_2> in block <twiddle_general_4mult_entity_fb04e7b04a>, <addsub1/op_mem_91_20_0> in block <twiddle_general_4mult_entity_fb04e7b04a>, <mult1/op_mem_65_20_2> in block <twiddle_general_4mult_entity_fb04e7b04a>.
	Found pipelined multiplier on signal <mult1/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult/mult_46_56>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 2 pipeline level(s) found in a register on signal <delay1_q_net_x0(>.
		Pushing register(s) into the multiplier macro.
Unit <twiddle_general_4mult_entity_fb04e7b04a> synthesized (advanced).
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_0> of sequential type is unconnected in block <twiddle_general_4mult_entity_fb04e7b04a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_1> of sequential type is unconnected in block <twiddle_general_4mult_entity_fb04e7b04a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_2> of sequential type is unconnected in block <twiddle_general_4mult_entity_fb04e7b04a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_3> of sequential type is unconnected in block <twiddle_general_4mult_entity_fb04e7b04a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_4> of sequential type is unconnected in block <twiddle_general_4mult_entity_fb04e7b04a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_5> of sequential type is unconnected in block <twiddle_general_4mult_entity_fb04e7b04a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_6> of sequential type is unconnected in block <twiddle_general_4mult_entity_fb04e7b04a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_7> of sequential type is unconnected in block <twiddle_general_4mult_entity_fb04e7b04a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_8> of sequential type is unconnected in block <twiddle_general_4mult_entity_fb04e7b04a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_9> of sequential type is unconnected in block <twiddle_general_4mult_entity_fb04e7b04a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_10> of sequential type is unconnected in block <twiddle_general_4mult_entity_fb04e7b04a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_11> of sequential type is unconnected in block <twiddle_general_4mult_entity_fb04e7b04a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_12> of sequential type is unconnected in block <twiddle_general_4mult_entity_fb04e7b04a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_13> of sequential type is unconnected in block <twiddle_general_4mult_entity_fb04e7b04a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_14> of sequential type is unconnected in block <twiddle_general_4mult_entity_fb04e7b04a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_15> of sequential type is unconnected in block <twiddle_general_4mult_entity_fb04e7b04a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_16> of sequential type is unconnected in block <twiddle_general_4mult_entity_fb04e7b04a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_17> of sequential type is unconnected in block <twiddle_general_4mult_entity_fb04e7b04a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_0> of sequential type is unconnected in block <twiddle_general_4mult_entity_fb04e7b04a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_1> of sequential type is unconnected in block <twiddle_general_4mult_entity_fb04e7b04a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_2> of sequential type is unconnected in block <twiddle_general_4mult_entity_fb04e7b04a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_3> of sequential type is unconnected in block <twiddle_general_4mult_entity_fb04e7b04a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_4> of sequential type is unconnected in block <twiddle_general_4mult_entity_fb04e7b04a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_5> of sequential type is unconnected in block <twiddle_general_4mult_entity_fb04e7b04a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_6> of sequential type is unconnected in block <twiddle_general_4mult_entity_fb04e7b04a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_7> of sequential type is unconnected in block <twiddle_general_4mult_entity_fb04e7b04a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_8> of sequential type is unconnected in block <twiddle_general_4mult_entity_fb04e7b04a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_9> of sequential type is unconnected in block <twiddle_general_4mult_entity_fb04e7b04a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_10> of sequential type is unconnected in block <twiddle_general_4mult_entity_fb04e7b04a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_11> of sequential type is unconnected in block <twiddle_general_4mult_entity_fb04e7b04a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_12> of sequential type is unconnected in block <twiddle_general_4mult_entity_fb04e7b04a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_13> of sequential type is unconnected in block <twiddle_general_4mult_entity_fb04e7b04a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_14> of sequential type is unconnected in block <twiddle_general_4mult_entity_fb04e7b04a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_15> of sequential type is unconnected in block <twiddle_general_4mult_entity_fb04e7b04a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_16> of sequential type is unconnected in block <twiddle_general_4mult_entity_fb04e7b04a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_17> of sequential type is unconnected in block <twiddle_general_4mult_entity_fb04e7b04a>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_0> of sequential type is unconnected in block <twiddle_general_4mult_entity_6d46e04e47>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_1> of sequential type is unconnected in block <twiddle_general_4mult_entity_6d46e04e47>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_2> of sequential type is unconnected in block <twiddle_general_4mult_entity_6d46e04e47>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_3> of sequential type is unconnected in block <twiddle_general_4mult_entity_6d46e04e47>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_4> of sequential type is unconnected in block <twiddle_general_4mult_entity_6d46e04e47>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_5> of sequential type is unconnected in block <twiddle_general_4mult_entity_6d46e04e47>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_6> of sequential type is unconnected in block <twiddle_general_4mult_entity_6d46e04e47>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_7> of sequential type is unconnected in block <twiddle_general_4mult_entity_6d46e04e47>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_8> of sequential type is unconnected in block <twiddle_general_4mult_entity_6d46e04e47>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_9> of sequential type is unconnected in block <twiddle_general_4mult_entity_6d46e04e47>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_10> of sequential type is unconnected in block <twiddle_general_4mult_entity_6d46e04e47>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_11> of sequential type is unconnected in block <twiddle_general_4mult_entity_6d46e04e47>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_12> of sequential type is unconnected in block <twiddle_general_4mult_entity_6d46e04e47>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_13> of sequential type is unconnected in block <twiddle_general_4mult_entity_6d46e04e47>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_14> of sequential type is unconnected in block <twiddle_general_4mult_entity_6d46e04e47>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_15> of sequential type is unconnected in block <twiddle_general_4mult_entity_6d46e04e47>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_16> of sequential type is unconnected in block <twiddle_general_4mult_entity_6d46e04e47>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_17> of sequential type is unconnected in block <twiddle_general_4mult_entity_6d46e04e47>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_0> of sequential type is unconnected in block <twiddle_general_4mult_entity_6d46e04e47>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_1> of sequential type is unconnected in block <twiddle_general_4mult_entity_6d46e04e47>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_2> of sequential type is unconnected in block <twiddle_general_4mult_entity_6d46e04e47>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_3> of sequential type is unconnected in block <twiddle_general_4mult_entity_6d46e04e47>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_4> of sequential type is unconnected in block <twiddle_general_4mult_entity_6d46e04e47>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_5> of sequential type is unconnected in block <twiddle_general_4mult_entity_6d46e04e47>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_6> of sequential type is unconnected in block <twiddle_general_4mult_entity_6d46e04e47>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_7> of sequential type is unconnected in block <twiddle_general_4mult_entity_6d46e04e47>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_8> of sequential type is unconnected in block <twiddle_general_4mult_entity_6d46e04e47>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_9> of sequential type is unconnected in block <twiddle_general_4mult_entity_6d46e04e47>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_10> of sequential type is unconnected in block <twiddle_general_4mult_entity_6d46e04e47>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_11> of sequential type is unconnected in block <twiddle_general_4mult_entity_6d46e04e47>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_12> of sequential type is unconnected in block <twiddle_general_4mult_entity_6d46e04e47>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_13> of sequential type is unconnected in block <twiddle_general_4mult_entity_6d46e04e47>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_14> of sequential type is unconnected in block <twiddle_general_4mult_entity_6d46e04e47>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_15> of sequential type is unconnected in block <twiddle_general_4mult_entity_6d46e04e47>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_16> of sequential type is unconnected in block <twiddle_general_4mult_entity_6d46e04e47>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_17> of sequential type is unconnected in block <twiddle_general_4mult_entity_6d46e04e47>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_0> of sequential type is unconnected in block <twiddle_general_4mult_entity_c1e8805b70>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_1> of sequential type is unconnected in block <twiddle_general_4mult_entity_c1e8805b70>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_2> of sequential type is unconnected in block <twiddle_general_4mult_entity_c1e8805b70>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_3> of sequential type is unconnected in block <twiddle_general_4mult_entity_c1e8805b70>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_4> of sequential type is unconnected in block <twiddle_general_4mult_entity_c1e8805b70>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_5> of sequential type is unconnected in block <twiddle_general_4mult_entity_c1e8805b70>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_6> of sequential type is unconnected in block <twiddle_general_4mult_entity_c1e8805b70>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_7> of sequential type is unconnected in block <twiddle_general_4mult_entity_c1e8805b70>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_8> of sequential type is unconnected in block <twiddle_general_4mult_entity_c1e8805b70>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_9> of sequential type is unconnected in block <twiddle_general_4mult_entity_c1e8805b70>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_10> of sequential type is unconnected in block <twiddle_general_4mult_entity_c1e8805b70>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_11> of sequential type is unconnected in block <twiddle_general_4mult_entity_c1e8805b70>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_12> of sequential type is unconnected in block <twiddle_general_4mult_entity_c1e8805b70>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_13> of sequential type is unconnected in block <twiddle_general_4mult_entity_c1e8805b70>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_14> of sequential type is unconnected in block <twiddle_general_4mult_entity_c1e8805b70>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_15> of sequential type is unconnected in block <twiddle_general_4mult_entity_c1e8805b70>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_16> of sequential type is unconnected in block <twiddle_general_4mult_entity_c1e8805b70>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_17> of sequential type is unconnected in block <twiddle_general_4mult_entity_c1e8805b70>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_0> of sequential type is unconnected in block <twiddle_general_4mult_entity_c1e8805b70>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_1> of sequential type is unconnected in block <twiddle_general_4mult_entity_c1e8805b70>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_2> of sequential type is unconnected in block <twiddle_general_4mult_entity_c1e8805b70>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_3> of sequential type is unconnected in block <twiddle_general_4mult_entity_c1e8805b70>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_4> of sequential type is unconnected in block <twiddle_general_4mult_entity_c1e8805b70>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_5> of sequential type is unconnected in block <twiddle_general_4mult_entity_c1e8805b70>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_6> of sequential type is unconnected in block <twiddle_general_4mult_entity_c1e8805b70>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_7> of sequential type is unconnected in block <twiddle_general_4mult_entity_c1e8805b70>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_8> of sequential type is unconnected in block <twiddle_general_4mult_entity_c1e8805b70>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_9> of sequential type is unconnected in block <twiddle_general_4mult_entity_c1e8805b70>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_10> of sequential type is unconnected in block <twiddle_general_4mult_entity_c1e8805b70>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_11> of sequential type is unconnected in block <twiddle_general_4mult_entity_c1e8805b70>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_12> of sequential type is unconnected in block <twiddle_general_4mult_entity_c1e8805b70>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_13> of sequential type is unconnected in block <twiddle_general_4mult_entity_c1e8805b70>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_14> of sequential type is unconnected in block <twiddle_general_4mult_entity_c1e8805b70>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_15> of sequential type is unconnected in block <twiddle_general_4mult_entity_c1e8805b70>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_16> of sequential type is unconnected in block <twiddle_general_4mult_entity_c1e8805b70>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_17> of sequential type is unconnected in block <twiddle_general_4mult_entity_c1e8805b70>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_0> of sequential type is unconnected in block <twiddle_general_4mult_entity_de42a8054e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_1> of sequential type is unconnected in block <twiddle_general_4mult_entity_de42a8054e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_2> of sequential type is unconnected in block <twiddle_general_4mult_entity_de42a8054e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_3> of sequential type is unconnected in block <twiddle_general_4mult_entity_de42a8054e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_4> of sequential type is unconnected in block <twiddle_general_4mult_entity_de42a8054e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_5> of sequential type is unconnected in block <twiddle_general_4mult_entity_de42a8054e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_6> of sequential type is unconnected in block <twiddle_general_4mult_entity_de42a8054e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_7> of sequential type is unconnected in block <twiddle_general_4mult_entity_de42a8054e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_8> of sequential type is unconnected in block <twiddle_general_4mult_entity_de42a8054e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_9> of sequential type is unconnected in block <twiddle_general_4mult_entity_de42a8054e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_10> of sequential type is unconnected in block <twiddle_general_4mult_entity_de42a8054e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_11> of sequential type is unconnected in block <twiddle_general_4mult_entity_de42a8054e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_12> of sequential type is unconnected in block <twiddle_general_4mult_entity_de42a8054e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_13> of sequential type is unconnected in block <twiddle_general_4mult_entity_de42a8054e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_14> of sequential type is unconnected in block <twiddle_general_4mult_entity_de42a8054e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_15> of sequential type is unconnected in block <twiddle_general_4mult_entity_de42a8054e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_16> of sequential type is unconnected in block <twiddle_general_4mult_entity_de42a8054e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_17> of sequential type is unconnected in block <twiddle_general_4mult_entity_de42a8054e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_0> of sequential type is unconnected in block <twiddle_general_4mult_entity_de42a8054e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_1> of sequential type is unconnected in block <twiddle_general_4mult_entity_de42a8054e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_2> of sequential type is unconnected in block <twiddle_general_4mult_entity_de42a8054e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_3> of sequential type is unconnected in block <twiddle_general_4mult_entity_de42a8054e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_4> of sequential type is unconnected in block <twiddle_general_4mult_entity_de42a8054e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_5> of sequential type is unconnected in block <twiddle_general_4mult_entity_de42a8054e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_6> of sequential type is unconnected in block <twiddle_general_4mult_entity_de42a8054e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_7> of sequential type is unconnected in block <twiddle_general_4mult_entity_de42a8054e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_8> of sequential type is unconnected in block <twiddle_general_4mult_entity_de42a8054e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_9> of sequential type is unconnected in block <twiddle_general_4mult_entity_de42a8054e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_10> of sequential type is unconnected in block <twiddle_general_4mult_entity_de42a8054e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_11> of sequential type is unconnected in block <twiddle_general_4mult_entity_de42a8054e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_12> of sequential type is unconnected in block <twiddle_general_4mult_entity_de42a8054e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_13> of sequential type is unconnected in block <twiddle_general_4mult_entity_de42a8054e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_14> of sequential type is unconnected in block <twiddle_general_4mult_entity_de42a8054e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_15> of sequential type is unconnected in block <twiddle_general_4mult_entity_de42a8054e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_16> of sequential type is unconnected in block <twiddle_general_4mult_entity_de42a8054e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_17> of sequential type is unconnected in block <twiddle_general_4mult_entity_de42a8054e>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_0> of sequential type is unconnected in block <twiddle_general_4mult_entity_00c35e5a44>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_1> of sequential type is unconnected in block <twiddle_general_4mult_entity_00c35e5a44>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_2> of sequential type is unconnected in block <twiddle_general_4mult_entity_00c35e5a44>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_3> of sequential type is unconnected in block <twiddle_general_4mult_entity_00c35e5a44>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_4> of sequential type is unconnected in block <twiddle_general_4mult_entity_00c35e5a44>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_5> of sequential type is unconnected in block <twiddle_general_4mult_entity_00c35e5a44>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_6> of sequential type is unconnected in block <twiddle_general_4mult_entity_00c35e5a44>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_7> of sequential type is unconnected in block <twiddle_general_4mult_entity_00c35e5a44>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_8> of sequential type is unconnected in block <twiddle_general_4mult_entity_00c35e5a44>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_9> of sequential type is unconnected in block <twiddle_general_4mult_entity_00c35e5a44>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_10> of sequential type is unconnected in block <twiddle_general_4mult_entity_00c35e5a44>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_11> of sequential type is unconnected in block <twiddle_general_4mult_entity_00c35e5a44>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_12> of sequential type is unconnected in block <twiddle_general_4mult_entity_00c35e5a44>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_13> of sequential type is unconnected in block <twiddle_general_4mult_entity_00c35e5a44>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_14> of sequential type is unconnected in block <twiddle_general_4mult_entity_00c35e5a44>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_15> of sequential type is unconnected in block <twiddle_general_4mult_entity_00c35e5a44>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_16> of sequential type is unconnected in block <twiddle_general_4mult_entity_00c35e5a44>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_17> of sequential type is unconnected in block <twiddle_general_4mult_entity_00c35e5a44>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_0> of sequential type is unconnected in block <twiddle_general_4mult_entity_00c35e5a44>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_1> of sequential type is unconnected in block <twiddle_general_4mult_entity_00c35e5a44>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_2> of sequential type is unconnected in block <twiddle_general_4mult_entity_00c35e5a44>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_3> of sequential type is unconnected in block <twiddle_general_4mult_entity_00c35e5a44>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_4> of sequential type is unconnected in block <twiddle_general_4mult_entity_00c35e5a44>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_5> of sequential type is unconnected in block <twiddle_general_4mult_entity_00c35e5a44>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_6> of sequential type is unconnected in block <twiddle_general_4mult_entity_00c35e5a44>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_7> of sequential type is unconnected in block <twiddle_general_4mult_entity_00c35e5a44>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_8> of sequential type is unconnected in block <twiddle_general_4mult_entity_00c35e5a44>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_9> of sequential type is unconnected in block <twiddle_general_4mult_entity_00c35e5a44>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_10> of sequential type is unconnected in block <twiddle_general_4mult_entity_00c35e5a44>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_11> of sequential type is unconnected in block <twiddle_general_4mult_entity_00c35e5a44>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_12> of sequential type is unconnected in block <twiddle_general_4mult_entity_00c35e5a44>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_13> of sequential type is unconnected in block <twiddle_general_4mult_entity_00c35e5a44>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_14> of sequential type is unconnected in block <twiddle_general_4mult_entity_00c35e5a44>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_15> of sequential type is unconnected in block <twiddle_general_4mult_entity_00c35e5a44>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_16> of sequential type is unconnected in block <twiddle_general_4mult_entity_00c35e5a44>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_17> of sequential type is unconnected in block <twiddle_general_4mult_entity_00c35e5a44>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_0> of sequential type is unconnected in block <twiddle_general_4mult_entity_d3f87a3d85>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_1> of sequential type is unconnected in block <twiddle_general_4mult_entity_d3f87a3d85>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_2> of sequential type is unconnected in block <twiddle_general_4mult_entity_d3f87a3d85>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_3> of sequential type is unconnected in block <twiddle_general_4mult_entity_d3f87a3d85>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_4> of sequential type is unconnected in block <twiddle_general_4mult_entity_d3f87a3d85>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_5> of sequential type is unconnected in block <twiddle_general_4mult_entity_d3f87a3d85>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_6> of sequential type is unconnected in block <twiddle_general_4mult_entity_d3f87a3d85>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_7> of sequential type is unconnected in block <twiddle_general_4mult_entity_d3f87a3d85>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_8> of sequential type is unconnected in block <twiddle_general_4mult_entity_d3f87a3d85>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_9> of sequential type is unconnected in block <twiddle_general_4mult_entity_d3f87a3d85>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_10> of sequential type is unconnected in block <twiddle_general_4mult_entity_d3f87a3d85>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_11> of sequential type is unconnected in block <twiddle_general_4mult_entity_d3f87a3d85>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_12> of sequential type is unconnected in block <twiddle_general_4mult_entity_d3f87a3d85>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_13> of sequential type is unconnected in block <twiddle_general_4mult_entity_d3f87a3d85>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_14> of sequential type is unconnected in block <twiddle_general_4mult_entity_d3f87a3d85>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_15> of sequential type is unconnected in block <twiddle_general_4mult_entity_d3f87a3d85>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_16> of sequential type is unconnected in block <twiddle_general_4mult_entity_d3f87a3d85>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_17> of sequential type is unconnected in block <twiddle_general_4mult_entity_d3f87a3d85>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_0> of sequential type is unconnected in block <twiddle_general_4mult_entity_d3f87a3d85>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_1> of sequential type is unconnected in block <twiddle_general_4mult_entity_d3f87a3d85>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_2> of sequential type is unconnected in block <twiddle_general_4mult_entity_d3f87a3d85>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_3> of sequential type is unconnected in block <twiddle_general_4mult_entity_d3f87a3d85>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_4> of sequential type is unconnected in block <twiddle_general_4mult_entity_d3f87a3d85>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_5> of sequential type is unconnected in block <twiddle_general_4mult_entity_d3f87a3d85>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_6> of sequential type is unconnected in block <twiddle_general_4mult_entity_d3f87a3d85>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_7> of sequential type is unconnected in block <twiddle_general_4mult_entity_d3f87a3d85>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_8> of sequential type is unconnected in block <twiddle_general_4mult_entity_d3f87a3d85>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_9> of sequential type is unconnected in block <twiddle_general_4mult_entity_d3f87a3d85>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_10> of sequential type is unconnected in block <twiddle_general_4mult_entity_d3f87a3d85>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_11> of sequential type is unconnected in block <twiddle_general_4mult_entity_d3f87a3d85>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_12> of sequential type is unconnected in block <twiddle_general_4mult_entity_d3f87a3d85>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_13> of sequential type is unconnected in block <twiddle_general_4mult_entity_d3f87a3d85>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_14> of sequential type is unconnected in block <twiddle_general_4mult_entity_d3f87a3d85>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_15> of sequential type is unconnected in block <twiddle_general_4mult_entity_d3f87a3d85>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_16> of sequential type is unconnected in block <twiddle_general_4mult_entity_d3f87a3d85>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_17> of sequential type is unconnected in block <twiddle_general_4mult_entity_d3f87a3d85>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_0> of sequential type is unconnected in block <twiddle_general_4mult_entity_2915d7f7f4>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_1> of sequential type is unconnected in block <twiddle_general_4mult_entity_2915d7f7f4>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_2> of sequential type is unconnected in block <twiddle_general_4mult_entity_2915d7f7f4>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_3> of sequential type is unconnected in block <twiddle_general_4mult_entity_2915d7f7f4>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_4> of sequential type is unconnected in block <twiddle_general_4mult_entity_2915d7f7f4>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_5> of sequential type is unconnected in block <twiddle_general_4mult_entity_2915d7f7f4>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_6> of sequential type is unconnected in block <twiddle_general_4mult_entity_2915d7f7f4>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_7> of sequential type is unconnected in block <twiddle_general_4mult_entity_2915d7f7f4>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_8> of sequential type is unconnected in block <twiddle_general_4mult_entity_2915d7f7f4>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_9> of sequential type is unconnected in block <twiddle_general_4mult_entity_2915d7f7f4>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_10> of sequential type is unconnected in block <twiddle_general_4mult_entity_2915d7f7f4>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_11> of sequential type is unconnected in block <twiddle_general_4mult_entity_2915d7f7f4>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_12> of sequential type is unconnected in block <twiddle_general_4mult_entity_2915d7f7f4>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_13> of sequential type is unconnected in block <twiddle_general_4mult_entity_2915d7f7f4>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_14> of sequential type is unconnected in block <twiddle_general_4mult_entity_2915d7f7f4>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_15> of sequential type is unconnected in block <twiddle_general_4mult_entity_2915d7f7f4>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_16> of sequential type is unconnected in block <twiddle_general_4mult_entity_2915d7f7f4>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_17> of sequential type is unconnected in block <twiddle_general_4mult_entity_2915d7f7f4>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_0> of sequential type is unconnected in block <twiddle_general_4mult_entity_2915d7f7f4>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_1> of sequential type is unconnected in block <twiddle_general_4mult_entity_2915d7f7f4>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_2> of sequential type is unconnected in block <twiddle_general_4mult_entity_2915d7f7f4>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_3> of sequential type is unconnected in block <twiddle_general_4mult_entity_2915d7f7f4>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_4> of sequential type is unconnected in block <twiddle_general_4mult_entity_2915d7f7f4>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_5> of sequential type is unconnected in block <twiddle_general_4mult_entity_2915d7f7f4>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_6> of sequential type is unconnected in block <twiddle_general_4mult_entity_2915d7f7f4>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_7> of sequential type is unconnected in block <twiddle_general_4mult_entity_2915d7f7f4>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_8> of sequential type is unconnected in block <twiddle_general_4mult_entity_2915d7f7f4>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_9> of sequential type is unconnected in block <twiddle_general_4mult_entity_2915d7f7f4>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_10> of sequential type is unconnected in block <twiddle_general_4mult_entity_2915d7f7f4>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_11> of sequential type is unconnected in block <twiddle_general_4mult_entity_2915d7f7f4>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_12> of sequential type is unconnected in block <twiddle_general_4mult_entity_2915d7f7f4>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_13> of sequential type is unconnected in block <twiddle_general_4mult_entity_2915d7f7f4>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_14> of sequential type is unconnected in block <twiddle_general_4mult_entity_2915d7f7f4>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_15> of sequential type is unconnected in block <twiddle_general_4mult_entity_2915d7f7f4>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_16> of sequential type is unconnected in block <twiddle_general_4mult_entity_2915d7f7f4>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_17> of sequential type is unconnected in block <twiddle_general_4mult_entity_2915d7f7f4>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_0> of sequential type is unconnected in block <twiddle_general_4mult_entity_affa3848a0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_1> of sequential type is unconnected in block <twiddle_general_4mult_entity_affa3848a0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_2> of sequential type is unconnected in block <twiddle_general_4mult_entity_affa3848a0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_3> of sequential type is unconnected in block <twiddle_general_4mult_entity_affa3848a0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_4> of sequential type is unconnected in block <twiddle_general_4mult_entity_affa3848a0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_5> of sequential type is unconnected in block <twiddle_general_4mult_entity_affa3848a0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_6> of sequential type is unconnected in block <twiddle_general_4mult_entity_affa3848a0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_7> of sequential type is unconnected in block <twiddle_general_4mult_entity_affa3848a0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_8> of sequential type is unconnected in block <twiddle_general_4mult_entity_affa3848a0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_9> of sequential type is unconnected in block <twiddle_general_4mult_entity_affa3848a0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_10> of sequential type is unconnected in block <twiddle_general_4mult_entity_affa3848a0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_11> of sequential type is unconnected in block <twiddle_general_4mult_entity_affa3848a0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_12> of sequential type is unconnected in block <twiddle_general_4mult_entity_affa3848a0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_13> of sequential type is unconnected in block <twiddle_general_4mult_entity_affa3848a0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_14> of sequential type is unconnected in block <twiddle_general_4mult_entity_affa3848a0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_15> of sequential type is unconnected in block <twiddle_general_4mult_entity_affa3848a0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_16> of sequential type is unconnected in block <twiddle_general_4mult_entity_affa3848a0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_1_17> of sequential type is unconnected in block <twiddle_general_4mult_entity_affa3848a0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_0> of sequential type is unconnected in block <twiddle_general_4mult_entity_affa3848a0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_1> of sequential type is unconnected in block <twiddle_general_4mult_entity_affa3848a0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_2> of sequential type is unconnected in block <twiddle_general_4mult_entity_affa3848a0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_3> of sequential type is unconnected in block <twiddle_general_4mult_entity_affa3848a0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_4> of sequential type is unconnected in block <twiddle_general_4mult_entity_affa3848a0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_5> of sequential type is unconnected in block <twiddle_general_4mult_entity_affa3848a0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_6> of sequential type is unconnected in block <twiddle_general_4mult_entity_affa3848a0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_7> of sequential type is unconnected in block <twiddle_general_4mult_entity_affa3848a0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_8> of sequential type is unconnected in block <twiddle_general_4mult_entity_affa3848a0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_9> of sequential type is unconnected in block <twiddle_general_4mult_entity_affa3848a0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_10> of sequential type is unconnected in block <twiddle_general_4mult_entity_affa3848a0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_11> of sequential type is unconnected in block <twiddle_general_4mult_entity_affa3848a0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_12> of sequential type is unconnected in block <twiddle_general_4mult_entity_affa3848a0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_13> of sequential type is unconnected in block <twiddle_general_4mult_entity_affa3848a0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_14> of sequential type is unconnected in block <twiddle_general_4mult_entity_affa3848a0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_15> of sequential type is unconnected in block <twiddle_general_4mult_entity_affa3848a0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_16> of sequential type is unconnected in block <twiddle_general_4mult_entity_affa3848a0>.
WARNING:Xst:2677 - Node <delay1/op_mem_20_24_2_17> of sequential type is unconnected in block <twiddle_general_4mult_entity_affa3848a0>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 44
 18x18-to-37-bit MAC                                   : 36
 18x8-to-26-bit MAC                                    : 8
# Multipliers                                          : 82
 18x18-bit registered multiplier                       : 36
 18x8-bit registered multiplier                        : 8
 31x16-bit registered multiplier                       : 8
 31x18-bit registered multiplier                       : 8
 31x21-bit registered multiplier                       : 2
 8x8-bit registered multiplier                         : 20
# Adders/Subtractors                                   : 183
 1-bit subtractor                                      : 5
 10-bit adder                                          : 2
 11-bit subtractor                                     : 8
 18-bit adder                                          : 16
 19-bit adder                                          : 2
 20-bit adder                                          : 32
 22-bit adder                                          : 64
 25-bit adder                                          : 36
 31-bit adder                                          : 2
 35-bit adder                                          : 4
 47-bit adder                                          : 2
 48-bit adder                                          : 2
 48-bit subtractor                                     : 2
 50-bit adder                                          : 2
 50-bit subtractor                                     : 2
 52-bit adder                                          : 2
# Counters                                             : 14
 11-bit up counter                                     : 8
 12-bit up counter                                     : 2
 53-bit up counter                                     : 1
 6-bit up counter                                      : 2
 7-bit up counter                                      : 1
# Registers                                            : 36815
 Flip-Flops                                            : 36815
# Comparators                                          : 145
 10-bit comparator equal                               : 2
 12-bit comparator equal                               : 2
 14-bit comparator equal                               : 1
 14-bit comparator not equal                           : 1
 15-bit comparator equal                               : 1
 15-bit comparator not equal                           : 1
 16-bit comparator greatequal                          : 8
 19-bit comparator equal                               : 1
 2-bit comparator equal                                : 13
 2-bit comparator greater                              : 6
 2-bit comparator not equal                            : 4
 21-bit comparator less                                : 1
 25-bit comparator not equal                           : 3
 3-bit comparator equal                                : 14
 3-bit comparator not equal                            : 3
 31-bit comparator greatequal                          : 1
 31-bit comparator not equal                           : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 3
 32-bit comparator less                                : 1
 4-bit comparator equal                                : 8
 4-bit comparator greater                              : 1
 4-bit comparator not equal                            : 4
 48-bit comparator equal                               : 5
 48-bit comparator less                                : 4
 5-bit comparator equal                                : 8
 5-bit comparator not equal                            : 2
 6-bit comparator equal                                : 11
 6-bit comparator not equal                            : 2
 7-bit comparator equal                                : 12
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 8
 8-bit comparator equal                                : 1
 8-bit comparator less                                 : 8
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 4
 130-bit 8-to-1 multiplexer                            : 1
 2-bit 16-to-1 multiplexer                             : 1
 7-bit 8-to-1 multiplexer                              : 2
# Xors                                                 : 136
 1-bit xor2                                            : 136

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <ri_to_c_entity_f27e34b719>: instances <force_im>, <force_re> of unit <reinterpret_64ddc4af5e> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <convert_entity_c5755984be>: instances <constant1>, <constant_x0> of unit <constant_cda50df78a> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <convert_entity_c5755984be>: instances <constant10>, <constant11> of unit <constant_3a9a3daeb9> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <convert_entity_c5755984be>: instances <constant10>, <constant12> of unit <constant_3a9a3daeb9> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <convert_entity_c5755984be>: instances <constant10>, <constant13> of unit <constant_3a9a3daeb9> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <convert_entity_c5755984be>: instances <constant10>, <constant14> of unit <constant_3a9a3daeb9> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <convert_entity_c5755984be>: instances <constant10>, <constant15> of unit <constant_3a9a3daeb9> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <convert_entity_c5755984be>: instances <constant10>, <constant8> of unit <constant_3a9a3daeb9> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <convert_entity_c5755984be>: instances <constant10>, <constant9> of unit <constant_3a9a3daeb9> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <convert_entity_c5755984be>: instances <constant2>, <constant3> of unit <constant_a7e2bb9e12> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <convert_entity_c5755984be>: instances <constant4>, <constant5> of unit <constant_e8ddc079e9> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <convert_entity_c5755984be>: instances <constant4>, <constant6> of unit <constant_e8ddc079e9> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <convert_entity_c5755984be>: instances <constant4>, <constant7> of unit <constant_e8ddc079e9> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <gbe0_entity_a4d9102883>: instances <convert_rx_ack>, <convert_rx_overrun_ack> of unit <xlconvert_10> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <packetiser_tvg_contiguous_entity_8f915d99f4>: instances <slice2>, <slice5> of unit <xlslice_56> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <sync_delay_entity_11d0f399ba>: instances <constant2>, <constant_x0> of unit <constant_a7e2bb9e12> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <fd_fs_tvg1_entity_864661c217>: instances <constant1>, <constant_x0> of unit <constant_e89402c81f> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <rcs_entity_fb62b436e0>: instances <app_dirty>, <app_type> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <rcs_entity_fb62b436e0>: instances <app_dirty>, <lib_dirty> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <rcs_entity_fb62b436e0>: instances <app_dirty>, <lib_type> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <rcs_entity_fb62b436e0>: instances <app_rcs_type>, <app_reserved> of unit <constant_963ed6358a> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <rcs_entity_fb62b436e0>: instances <app_rcs_type>, <lib_rcs_type> of unit <constant_963ed6358a> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <rcs_entity_fb62b436e0>: instances <app_rcs_type>, <lib_reserved> of unit <constant_963ed6358a> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <rcs_entity_fb62b436e0>: instances <app_revision>, <lib_revision> of unit <constant_98b461a391> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <calc_add_entity_3e925ff36b>: instances <const>, <manipulate> of unit <constant_963ed6358a> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <calc_add_entity_2915bb7175>: instances <const>, <manipulate> of unit <constant_963ed6358a> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <create_sync_entity_c968f2d235>: instances <delay>, <delay2> of unit <delay_9f02caa990> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <calc_add_entity_0b96421a51>: instances <const>, <manipulate> of unit <constant_963ed6358a> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <basic_ctrl_entity_6742ed5eb1>: instances <constant1>, <constant2> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <basic_ctrl_entity_6742ed5eb1>: instances <constant1>, <constant_x0> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <fd_tr0_entity_ff3cd11b73>: instances <delay1>, <delay3> of unit <delay_9f02caa990> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <fd_tr1_entity_b3b52905a2>: instances <delay1>, <delay3> of unit <delay_9f02caa990> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <buffer_entity_f07faed274>: instances <constant7>, <constant_x0> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <xilinx_ffts_entity_8d01634063>: instances <constant1>, <constant3> of unit <constant_963ed6358a> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <xilinx_ffts_entity_8d01634063>: instances <constant2>, <constant4> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <fdfs_entity_063070395a>: instances <constant1>, <constant53> of unit <constant_963ed6358a> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <fdfs_entity_063070395a>: instances <logical12>, <logical20> of unit <logical_aacf6e1b0e> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <snap_debug_entity_e25ad94b28>: instances <constant1>, <constant2> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <snap_debug_entity_e25ad94b28>: instances <constant1>, <constant_x0> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <bi_real_unscr_4x_entity_3b8b394f08>: instances <en_even>, <en_odd> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <bi_real_unscr_4x_entity_3b8b394f08>: instances <en_even>, <en_out> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <c09f12_01>: instances <constant14>, <constant15> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <c09f12_01>: instances <constant14>, <constant23> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <c09f12_01>: instances <constant17>, <constant20> of unit <constant_963ed6358a> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <c09f12_01>: instances <constant17>, <constant24> of unit <constant_963ed6358a> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <c09f12_01>: instances <constant17>, <constant46> of unit <constant_963ed6358a> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <c09f12_01>: instances <constant41>, <constant8> of unit <constant_37567836aa> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <c09f12_01>: instances <fstatcbits0>, <fstatcbits1> of unit <constant_e3e2bf8850> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <c09f12_01>: instances <fstatfbits0>, <fstatfbits1> of unit <constant_7770c5583c> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <c09f12_01>: instances <inverter3>, <inverter6> of unit <inverter_e5b38cca3b> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <c09f12_01>: instances <inverter4>, <inverter5> of unit <inverter_e5b38cca3b> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <c09f12_01>: instances <slice>, <slice16> of unit <xlslice_14> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <c09f12_01>: instances <quantisation_112ce4d84a/quant_63fa21c236/constant1>, <quantisation_112ce4d84a/quant_63fa21c236/constant2> of unit <constant_e99b17db38> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <c09f12_01>: instances <quantisation_112ce4d84a/quant_63fa21c236/constant1>, <quantisation_112ce4d84a/quant_63fa21c236/constant3> of unit <constant_e99b17db38> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <c09f12_01>: instances <quantisation_112ce4d84a/quant_63fa21c236/constant1>, <quantisation_112ce4d84a/quant_63fa21c236/constant8> of unit <constant_e99b17db38> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <c09f12_01>: instances <quantisation_112ce4d84a/quant_63fa21c236/constant4>, <quantisation_112ce4d84a/quant_63fa21c236/constant5> of unit <constant_a629aefb53> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <c09f12_01>: instances <quantisation_112ce4d84a/quant_63fa21c236/constant4>, <quantisation_112ce4d84a/quant_63fa21c236/constant6> of unit <constant_a629aefb53> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <c09f12_01>: instances <quantisation_112ce4d84a/quant_63fa21c236/constant4>, <quantisation_112ce4d84a/quant_63fa21c236/constant7> of unit <constant_a629aefb53> are equivalent, second instance is removed
WARNING:Xst:1293 - FF/Latch <op_mem_46_20_0_17> has a constant value of 0 in block <shift_892c2104f7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_16> has a constant value of 0 in block <shift_892c2104f7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_15> has a constant value of 0 in block <shift_892c2104f7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_14> has a constant value of 0 in block <shift_892c2104f7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_13> has a constant value of 0 in block <shift_892c2104f7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_12> has a constant value of 0 in block <shift_892c2104f7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_11> has a constant value of 0 in block <shift_892c2104f7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_10> has a constant value of 0 in block <shift_892c2104f7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_9> has a constant value of 0 in block <shift_892c2104f7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_8> has a constant value of 0 in block <shift_892c2104f7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_7> has a constant value of 0 in block <shift_892c2104f7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_6> has a constant value of 0 in block <shift_892c2104f7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_5> has a constant value of 0 in block <shift_892c2104f7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_4> has a constant value of 0 in block <shift_892c2104f7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_3> has a constant value of 0 in block <shift_892c2104f7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_2> has a constant value of 0 in block <shift_892c2104f7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_1> has a constant value of 0 in block <shift_892c2104f7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_0> has a constant value of 0 in block <shift_892c2104f7>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <pipe_16_22_0_32> in Unit <mux_a575c74b27> is equivalent to the following 15 FFs/Latches, which will be removed : <pipe_16_22_0_33> <pipe_16_22_0_34> <pipe_16_22_0_35> <pipe_16_22_0_36> <pipe_16_22_0_37> <pipe_16_22_0_38> <pipe_16_22_0_39> <pipe_16_22_0_72> <pipe_16_22_0_73> <pipe_16_22_0_74> <pipe_16_22_0_75> <pipe_16_22_0_76> <pipe_16_22_0_77> <pipe_16_22_0_78> <pipe_16_22_0_79> 
INFO:Xst:2261 - The FF/Latch <pipe_16_22_0_124> in Unit <mux_6203b36850> is equivalent to the following 3 FFs/Latches, which will be removed : <pipe_16_22_0_125> <pipe_16_22_0_126> <pipe_16_22_0_127> 
INFO:Xst:2261 - The FF/Latch <op_mem_20_24_0_3> in Unit <delay_23f848c85b> is equivalent to the following 3 FFs/Latches, which will be removed : <op_mem_20_24_0_5> <op_mem_20_24_0_6> <op_mem_20_24_0_7> 
INFO:Xst:2261 - The FF/Latch <delay3/op_mem_20_24_0> in Unit <cd_tr1_entity_34e6da8a4b> is equivalent to the following FF/Latch, which will be removed : <delay/op_mem_20_24_0> 
INFO:Xst:2261 - The FF/Latch <delay3/op_mem_20_24_0> in Unit <cd_tr_entity_e556bbeffd> is equivalent to the following FF/Latch, which will be removed : <delay/op_mem_20_24_0> 
INFO:Xst:2261 - The FF/Latch <delay1/op_mem_20_24_0> in Unit <fd_tr0_entity_ff3cd11b73> is equivalent to the following FF/Latch, which will be removed : <delay/op_mem_20_24_0> 
INFO:Xst:2261 - The FF/Latch <delay1/op_mem_20_24_0> in Unit <fd_tr1_entity_b3b52905a2> is equivalent to the following FF/Latch, which will be removed : <delay/op_mem_20_24_0> 
WARNING:Xst:1293 - FF/Latch <pipe_16_22_0_32> has a constant value of 0 in block <mux_a575c74b27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_3> has a constant value of 0 in block <delay_23f848c85b>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_20_24_1_3> has a constant value of 0 in block <delay_23f848c85b>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_20_24_1_5> has a constant value of 0 in block <delay_23f848c85b>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_20_24_1_6> has a constant value of 0 in block <delay_23f848c85b>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_20_24_1_7> has a constant value of 0 in block <delay_23f848c85b>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:524 - All outputs of the instance <mux1> of the block <mux_a575c74b27> are unconnected in block <dram_munge_entity_d55c467a7c>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:2677 - Node <dout_count/count_reg_20_23_0_0> of sequential type is unconnected in block <dram_munge_entity_d55c467a7c>.
WARNING:Xst:2677 - Node <delay41/op_mem_20_24_0_4> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay41/op_mem_20_24_0_5> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay41/op_mem_20_24_0_6> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay41/op_mem_20_24_0_7> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay41/op_mem_20_24_0_12> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay41/op_mem_20_24_0_13> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay41/op_mem_20_24_0_14> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay41/op_mem_20_24_0_15> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay41/op_mem_20_24_0_20> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay41/op_mem_20_24_0_22> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay41/op_mem_20_24_0_23> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay41/op_mem_20_24_0_24> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay41/op_mem_20_24_0_28> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay41/op_mem_20_24_0_29> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay41/op_mem_20_24_0_30> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay41/op_mem_20_24_0_31> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay40/op_mem_20_24_0_6> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay40/op_mem_20_24_0_7> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay40/op_mem_20_24_0_8> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay40/op_mem_20_24_0_9> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay40/op_mem_20_24_0_10> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay40/op_mem_20_24_0_11> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay40/op_mem_20_24_0_12> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay40/op_mem_20_24_0_13> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay40/op_mem_20_24_0_14> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay40/op_mem_20_24_0_15> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay40/op_mem_20_24_0_16> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay40/op_mem_20_24_0_17> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay40/op_mem_20_24_0_18> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay40/op_mem_20_24_0_19> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay40/op_mem_20_24_0_20> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay40/op_mem_20_24_0_21> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay40/op_mem_20_24_0_22> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay40/op_mem_20_24_0_23> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay40/op_mem_20_24_0_24> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay40/op_mem_20_24_0_25> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay40/op_mem_20_24_0_26> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay40/op_mem_20_24_0_27> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay40/op_mem_20_24_0_28> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay40/op_mem_20_24_0_29> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay40/op_mem_20_24_0_30> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay39/op_mem_20_24_0_6> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay39/op_mem_20_24_0_7> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay39/op_mem_20_24_0_8> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay39/op_mem_20_24_0_9> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay39/op_mem_20_24_0_10> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay39/op_mem_20_24_0_11> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay39/op_mem_20_24_0_12> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay39/op_mem_20_24_0_13> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay39/op_mem_20_24_0_14> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay39/op_mem_20_24_0_15> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay39/op_mem_20_24_0_16> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay39/op_mem_20_24_0_17> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay39/op_mem_20_24_0_18> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay39/op_mem_20_24_0_19> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay39/op_mem_20_24_0_20> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay39/op_mem_20_24_0_21> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay39/op_mem_20_24_0_22> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay39/op_mem_20_24_0_23> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay39/op_mem_20_24_0_24> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay39/op_mem_20_24_0_25> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay39/op_mem_20_24_0_26> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay39/op_mem_20_24_0_27> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay39/op_mem_20_24_0_28> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay39/op_mem_20_24_0_29> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay39/op_mem_20_24_0_30> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay36/op_mem_20_24_0_16> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay36/op_mem_20_24_0_17> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay36/op_mem_20_24_0_18> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay36/op_mem_20_24_0_19> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay36/op_mem_20_24_0_20> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay36/op_mem_20_24_0_21> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay36/op_mem_20_24_0_22> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay36/op_mem_20_24_0_23> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay36/op_mem_20_24_0_24> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay36/op_mem_20_24_0_25> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay36/op_mem_20_24_0_26> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay36/op_mem_20_24_0_27> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay36/op_mem_20_24_0_28> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay36/op_mem_20_24_0_29> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay36/op_mem_20_24_0_30> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay36/op_mem_20_24_0_31> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay30/op_mem_20_24_0_15> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay30/op_mem_20_24_0_16> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay30/op_mem_20_24_0_17> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay30/op_mem_20_24_0_18> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay30/op_mem_20_24_0_19> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay30/op_mem_20_24_0_20> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay30/op_mem_20_24_0_21> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay30/op_mem_20_24_0_22> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay30/op_mem_20_24_0_23> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay30/op_mem_20_24_0_24> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay30/op_mem_20_24_0_25> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay30/op_mem_20_24_0_26> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay30/op_mem_20_24_0_27> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay30/op_mem_20_24_0_28> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay30/op_mem_20_24_0_29> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay30/op_mem_20_24_0_30> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay30/op_mem_20_24_0_31> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay27/op_mem_20_24_0_16> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay27/op_mem_20_24_0_17> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay27/op_mem_20_24_0_18> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay27/op_mem_20_24_0_19> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay27/op_mem_20_24_0_20> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay27/op_mem_20_24_0_21> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay27/op_mem_20_24_0_22> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay27/op_mem_20_24_0_23> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay27/op_mem_20_24_0_24> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay27/op_mem_20_24_0_25> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay27/op_mem_20_24_0_26> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay27/op_mem_20_24_0_27> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay27/op_mem_20_24_0_28> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay27/op_mem_20_24_0_29> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay27/op_mem_20_24_0_30> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay25/op_mem_20_24_0_15> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay25/op_mem_20_24_0_16> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay25/op_mem_20_24_0_17> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay25/op_mem_20_24_0_18> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay25/op_mem_20_24_0_19> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay25/op_mem_20_24_0_20> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay25/op_mem_20_24_0_21> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay25/op_mem_20_24_0_22> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay25/op_mem_20_24_0_23> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay25/op_mem_20_24_0_24> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay25/op_mem_20_24_0_25> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay25/op_mem_20_24_0_26> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay25/op_mem_20_24_0_27> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay25/op_mem_20_24_0_28> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay25/op_mem_20_24_0_29> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay25/op_mem_20_24_0_30> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay25/op_mem_20_24_0_31> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay18/op_mem_20_24_0_16> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay18/op_mem_20_24_0_17> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay18/op_mem_20_24_0_18> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay18/op_mem_20_24_0_19> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay18/op_mem_20_24_0_20> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay18/op_mem_20_24_0_21> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay18/op_mem_20_24_0_22> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay18/op_mem_20_24_0_23> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay18/op_mem_20_24_0_24> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay18/op_mem_20_24_0_25> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay18/op_mem_20_24_0_26> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay18/op_mem_20_24_0_27> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay18/op_mem_20_24_0_28> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay18/op_mem_20_24_0_29> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay18/op_mem_20_24_0_30> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay17/op_mem_20_24_0_28> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay17/op_mem_20_24_0_29> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay17/op_mem_20_24_0_30> of sequential type is unconnected in block <c09f12_01>.
WARNING:Xst:2677 - Node <delay17/op_mem_20_24_0_31> of sequential type is unconnected in block <c09f12_01>.
INFO:Xst:2146 - In block <delay_coarse1_entity_3b68014ca9>, Counter <delay_dp3_3be5e7215e/wr_addr/count_reg_20_23> <delay_dp2_ee34755f64/wr_addr/count_reg_20_23> <delay_dp1_558b294e75/wr_addr/count_reg_20_23> <delay_dp_8a9689ec72/wr_addr/count_reg_20_23> are equivalent, XST will keep only <delay_dp3_3be5e7215e/wr_addr/count_reg_20_23>.
INFO:Xst:2146 - In block <delay_coarse_entity_afbd97e680>, Counter <delay_dp3_f4386d00bc/wr_addr/count_reg_20_23> <delay_dp2_31a7b55973/wr_addr/count_reg_20_23> <delay_dp1_524b6d544a/wr_addr/count_reg_20_23> <delay_dp_669e30fc9b/wr_addr/count_reg_20_23> are equivalent, XST will keep only <delay_dp3_f4386d00bc/wr_addr/count_reg_20_23>.
INFO:Xst:2261 - The FF/Latch <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bc/Mmult_mult_46_562_10> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/ac/Mmult_mult_46_562_10> 
INFO:Xst:2261 - The FF/Latch <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bc/Mmult_mult_46_562_8> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/ac/Mmult_mult_46_562_8> 
INFO:Xst:2261 - The FF/Latch <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bc/Mmult_mult_46_562_13> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/ac/Mmult_mult_46_562_13> 
INFO:Xst:2261 - The FF/Latch <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bc/Mmult_mult_46_562_9> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/ac/Mmult_mult_46_562_9> 
INFO:Xst:2261 - The FF/Latch <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bc/Mmult_mult_46_562_7> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/ac/Mmult_mult_46_562_7> 
INFO:Xst:2261 - The FF/Latch <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bc/Mmult_mult_46_562_12> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/ac/Mmult_mult_46_562_12> 
INFO:Xst:2261 - The FF/Latch <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bc/Mmult_mult_46_562_13> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/ac/Mmult_mult_46_562_13> 
INFO:Xst:2261 - The FF/Latch <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bc/Mmult_mult_46_562_6> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/ac/Mmult_mult_46_562_6> 
INFO:Xst:2261 - The FF/Latch <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bc/Mmult_mult_46_562_11> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/ac/Mmult_mult_46_562_11> 
INFO:Xst:2261 - The FF/Latch <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bc/Mmult_mult_46_562_8> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/ac/Mmult_mult_46_562_8> 
INFO:Xst:2261 - The FF/Latch <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bc/Mmult_mult_46_562_12> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/ac/Mmult_mult_46_562_12> 
INFO:Xst:2261 - The FF/Latch <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bc/Mmult_mult_46_562_0> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/ac/Mmult_mult_46_562_0> 
INFO:Xst:2261 - The FF/Latch <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bc/Mmult_mult_46_562_5> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/ac/Mmult_mult_46_562_5> 
INFO:Xst:2261 - The FF/Latch <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bc/Mmult_mult_46_562_7> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/ac/Mmult_mult_46_562_7> 
INFO:Xst:2261 - The FF/Latch <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bc/Mmult_mult_46_562_11> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/ac/Mmult_mult_46_562_11> 
INFO:Xst:2261 - The FF/Latch <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bc/Mmult_mult_46_562_4> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/ac/Mmult_mult_46_562_4> 
INFO:Xst:2261 - The FF/Latch <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bc/Mmult_mult_46_562_6> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/ac/Mmult_mult_46_562_6> 
INFO:Xst:2261 - The FF/Latch <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bc/Mmult_mult_46_562_5> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/ac/Mmult_mult_46_562_5> 
INFO:Xst:2261 - The FF/Latch <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bc/Mmult_mult_46_562_3> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/ac/Mmult_mult_46_562_3> 
INFO:Xst:2261 - The FF/Latch <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bc/Mmult_mult_46_562_0> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/ac/Mmult_mult_46_562_0> 
INFO:Xst:2261 - The FF/Latch <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bc/Mmult_mult_46_562_4> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/ac/Mmult_mult_46_562_4> 
INFO:Xst:2261 - The FF/Latch <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bc/Mmult_mult_46_562_2> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/ac/Mmult_mult_46_562_2> 
INFO:Xst:2261 - The FF/Latch <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bc/Mmult_mult_46_562_3> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/ac/Mmult_mult_46_562_3> 
INFO:Xst:2261 - The FF/Latch <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bc/Mmult_mult_46_562_1> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/ac/Mmult_mult_46_562_1> 
INFO:Xst:2261 - The FF/Latch <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bc/Mmult_mult_46_562_2> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/ac/Mmult_mult_46_562_2> 
INFO:Xst:2261 - The FF/Latch <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bc/Mmult_mult_46_562_1> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/ac/Mmult_mult_46_562_1> 
INFO:Xst:2261 - The FF/Latch <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bd/Mmult_mult_46_562_10> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/ad/Mmult_mult_46_562_10> 
INFO:Xst:2261 - The FF/Latch <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bd/Mmult_mult_46_562_9> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/ad/Mmult_mult_46_562_9> 
INFO:Xst:2261 - The FF/Latch <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bd/Mmult_mult_46_562_13> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/ad/Mmult_mult_46_562_13> 
INFO:Xst:2261 - The FF/Latch <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bd/Mmult_mult_46_562_8> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/ad/Mmult_mult_46_562_8> 
INFO:Xst:2261 - The FF/Latch <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bd/Mmult_mult_46_562_12> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/ad/Mmult_mult_46_562_12> 
INFO:Xst:2261 - The FF/Latch <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bd/Mmult_mult_46_562_7> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/ad/Mmult_mult_46_562_7> 
INFO:Xst:2261 - The FF/Latch <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bd/Mmult_mult_46_562_10> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/ad/Mmult_mult_46_562_10> 
INFO:Xst:2261 - The FF/Latch <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bd/Mmult_mult_46_562_11> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/ad/Mmult_mult_46_562_11> 
INFO:Xst:2261 - The FF/Latch <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bd/Mmult_mult_46_562_6> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/ad/Mmult_mult_46_562_6> 
INFO:Xst:2261 - The FF/Latch <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bd/Mmult_mult_46_562_9> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/ad/Mmult_mult_46_562_9> 
INFO:Xst:2261 - The FF/Latch <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bd/Mmult_mult_46_562_5> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/ad/Mmult_mult_46_562_5> 
INFO:Xst:2261 - The FF/Latch <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bd/Mmult_mult_46_562_0> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/ad/Mmult_mult_46_562_0> 
INFO:Xst:2261 - The FF/Latch <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bd/Mmult_mult_46_562_13> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/ad/Mmult_mult_46_562_13> 
INFO:Xst:2261 - The FF/Latch <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bd/Mmult_mult_46_562_8> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/ad/Mmult_mult_46_562_8> 
INFO:Xst:2261 - The FF/Latch <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bd/Mmult_mult_46_562_4> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/ad/Mmult_mult_46_562_4> 
INFO:Xst:2261 - The FF/Latch <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bd/Mmult_mult_46_562_12> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/ad/Mmult_mult_46_562_12> 
INFO:Xst:2261 - The FF/Latch <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bd/Mmult_mult_46_562_7> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/ad/Mmult_mult_46_562_7> 
INFO:Xst:2261 - The FF/Latch <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bd/Mmult_mult_46_562_3> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/ad/Mmult_mult_46_562_3> 
INFO:Xst:2261 - The FF/Latch <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bd/Mmult_mult_46_562_11> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/ad/Mmult_mult_46_562_11> 
INFO:Xst:2261 - The FF/Latch <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bd/Mmult_mult_46_562_6> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/ad/Mmult_mult_46_562_6> 
INFO:Xst:2261 - The FF/Latch <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bd/Mmult_mult_46_562_2> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/ad/Mmult_mult_46_562_2> 
INFO:Xst:2261 - The FF/Latch <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bd/Mmult_mult_46_562_5> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/ad/Mmult_mult_46_562_5> 
INFO:Xst:2261 - The FF/Latch <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bd/Mmult_mult_46_562_0> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/ad/Mmult_mult_46_562_0> 
INFO:Xst:2261 - The FF/Latch <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bd/Mmult_mult_46_562_1> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/ad/Mmult_mult_46_562_1> 
INFO:Xst:2261 - The FF/Latch <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bd/Mmult_mult_46_562_4> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/ad/Mmult_mult_46_562_4> 
INFO:Xst:2261 - The FF/Latch <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bd/Mmult_mult_46_562_3> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/ad/Mmult_mult_46_562_3> 
INFO:Xst:2261 - The FF/Latch <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bd/Mmult_mult_46_562_2> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/ad/Mmult_mult_46_562_2> 
INFO:Xst:2261 - The FF/Latch <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bd/Mmult_mult_46_562_1> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/ad/Mmult_mult_46_562_1> 
INFO:Xst:2261 - The FF/Latch <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bc/Mmult_mult_46_562_10> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/ac/Mmult_mult_46_562_10> 
INFO:Xst:2261 - The FF/Latch <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bc/Mmult_mult_46_562_9> in Unit <fdfs_entity_063070395a> is equivalent to the following FF/Latch, which will be removed : <fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/ac/Mmult_mult_46_562_9> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1i2/Mmult_mult_46_562_10> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1i2/Mmult_mult_46_562_10> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1i2/Mmult_mult_46_562_9> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1i2/Mmult_mult_46_562_9> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1i2/Mmult_mult_46_562_13> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1i2/Mmult_mult_46_562_13> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1r2/Mmult_mult_46_562_13> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1r2/Mmult_mult_46_562_13> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1i2/Mmult_mult_46_562_8> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1i2/Mmult_mult_46_562_8> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1i2/Mmult_mult_46_562_7> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1i2/Mmult_mult_46_562_7> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1r2/Mmult_mult_46_562_12> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1r2/Mmult_mult_46_562_12> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1i2/Mmult_mult_46_562_2> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1i2/Mmult_mult_46_562_2> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1i2/Mmult_mult_46_562_6> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1i2/Mmult_mult_46_562_6> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1r2/Mmult_mult_46_562_11> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1r2/Mmult_mult_46_562_11> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1i2/Mmult_mult_46_562_1> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1i2/Mmult_mult_46_562_1> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1i2/Mmult_mult_46_562_5> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1i2/Mmult_mult_46_562_5> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1r2/Mmult_mult_46_562_10> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1r2/Mmult_mult_46_562_10> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1i2/Mmult_mult_46_562_0> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1i2/Mmult_mult_46_562_0> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1i2/Mmult_mult_46_562_4> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1i2/Mmult_mult_46_562_4> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1r2/Mmult_mult_46_562_9> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1r2/Mmult_mult_46_562_9> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1i2/Mmult_mult_46_562_10> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1i2/Mmult_mult_46_562_10> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1i2/Mmult_mult_46_562_3> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1i2/Mmult_mult_46_562_3> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1r2/Mmult_mult_46_562_3> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1r2/Mmult_mult_46_562_3> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1r2/Mmult_mult_46_562_8> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1r2/Mmult_mult_46_562_8> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1i2/Mmult_mult_46_562_9> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1i2/Mmult_mult_46_562_9> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1r2/Mmult_mult_46_562_7> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1r2/Mmult_mult_46_562_7> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1r2/Mmult_mult_46_562_2> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1r2/Mmult_mult_46_562_2> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1i2/Mmult_mult_46_562_13> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1i2/Mmult_mult_46_562_13> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1i2/Mmult_mult_46_562_8> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1i2/Mmult_mult_46_562_8> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1r2/Mmult_mult_46_562_6> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1r2/Mmult_mult_46_562_6> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1r2/Mmult_mult_46_562_1> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1r2/Mmult_mult_46_562_1> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1i2/Mmult_mult_46_562_12> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1i2/Mmult_mult_46_562_12> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1i2/Mmult_mult_46_562_7> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1i2/Mmult_mult_46_562_7> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1r2/Mmult_mult_46_562_5> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1r2/Mmult_mult_46_562_5> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1r2/Mmult_mult_46_562_0> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1r2/Mmult_mult_46_562_0> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1i2/Mmult_mult_46_562_11> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1i2/Mmult_mult_46_562_11> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1i2/Mmult_mult_46_562_6> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1i2/Mmult_mult_46_562_6> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1r2/Mmult_mult_46_562_4> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1r2/Mmult_mult_46_562_4> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1i2/Mmult_mult_46_562_5> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1i2/Mmult_mult_46_562_5> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1i2/Mmult_mult_46_562_0> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1i2/Mmult_mult_46_562_0> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1i2/Mmult_mult_46_562_4> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1i2/Mmult_mult_46_562_4> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1i2/Mmult_mult_46_562_3> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1i2/Mmult_mult_46_562_3> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1i2/Mmult_mult_46_562_2> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1i2/Mmult_mult_46_562_2> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1i2/Mmult_mult_46_562_1> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1i2/Mmult_mult_46_562_1> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1r2/Mmult_mult_46_562_11> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1r2/Mmult_mult_46_562_11> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1r2/Mmult_mult_46_562_10> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1r2/Mmult_mult_46_562_10> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1r2/Mmult_mult_46_562_9> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1r2/Mmult_mult_46_562_9> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1r2/Mmult_mult_46_562_13> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1r2/Mmult_mult_46_562_13> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1r2/Mmult_mult_46_562_8> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1r2/Mmult_mult_46_562_8> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1r2/Mmult_mult_46_562_12> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1r2/Mmult_mult_46_562_12> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1r2/Mmult_mult_46_562_7> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1r2/Mmult_mult_46_562_7> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1r2/Mmult_mult_46_562_6> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1r2/Mmult_mult_46_562_6> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1r2/Mmult_mult_46_562_1> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1r2/Mmult_mult_46_562_1> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1r2/Mmult_mult_46_562_5> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1r2/Mmult_mult_46_562_5> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1r2/Mmult_mult_46_562_0> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1r2/Mmult_mult_46_562_0> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1r2/Mmult_mult_46_562_4> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1r2/Mmult_mult_46_562_4> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1r2/Mmult_mult_46_562_3> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1r2/Mmult_mult_46_562_3> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1r2/Mmult_mult_46_562_2> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1r2/Mmult_mult_46_562_2> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1i2/Mmult_mult_46_562_12> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1i2/Mmult_mult_46_562_12> 
INFO:Xst:2261 - The FF/Latch <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1i2/Mmult_mult_46_562_11> in Unit <c09f12_01> is equivalent to the following FF/Latch, which will be removed : <quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1i2/Mmult_mult_46_562_11> 

Optimizing unit <c09f12_01_cw> ...

Optimizing unit <delay_a8953e790b> ...

Optimizing unit <mux_a575c74b27> ...

Optimizing unit <delay_920dce5cac> ...

Optimizing unit <delay_4246ea65a9> ...

Optimizing unit <mux_c9cee7d6bf> ...

Optimizing unit <negate_06f4d445bc> ...

Optimizing unit <mux_28159dbdb9> ...

Optimizing unit <delay_fa2be75f6e> ...

Optimizing unit <delay_4217913c13> ...

Optimizing unit <delay_328e8ebbb5> ...

Optimizing unit <mux_30e9ca90db> ...

Optimizing unit <mux_181e58d842> ...

Optimizing unit <negate_293ec41b50> ...

Optimizing unit <mux_f1f44b96f0> ...

Optimizing unit <delay_3f5b23b538> ...

Optimizing unit <delay_f78bae76bd> ...

Optimizing unit <mux_7f6b7da686> ...

Optimizing unit <delay_67ef71f6b4> ...

Optimizing unit <mux_e38ddc7597> ...

Optimizing unit <mux_0aaa3afba6> ...

Optimizing unit <delay_a72614a86a> ...

Optimizing unit <negate_f54e9c0929> ...

Optimizing unit <mux_b6870799b4> ...

Optimizing unit <delay_3f880447cf> ...

Optimizing unit <mux_9d74770856> ...

Optimizing unit <delay_46b7175e0f> ...

Optimizing unit <delay_ed64862f6f> ...

Optimizing unit <delay_ef6ec19213> ...

Optimizing unit <delay_8826f087e1> ...

Optimizing unit <mux_66ff556d13> ...

Optimizing unit <mux_e5741dcde9> ...

Optimizing unit <delay_3e300ae6bb> ...

Optimizing unit <delay_8aef8ddb97> ...

Optimizing unit <delay_bbdca7d4e2> ...

Optimizing unit <mux_6203b36850> ...

Optimizing unit <delay_2dc2e1c046> ...

Optimizing unit <mux_5b0d4156a2> ...

Optimizing unit <delay_55777e5be4> ...

Optimizing unit <delay_23f848c85b> ...

Optimizing unit <mux_6054a14682> ...

Optimizing unit <mux_fd01d62b53> ...

Optimizing unit <mux_bfe1d4f686> ...

Optimizing unit <mux_58c87f2f80> ...

Optimizing unit <mux_bfb8dadb36> ...

Optimizing unit <delay_14a6a51cbc> ...

Optimizing unit <mux_ec62f2b06a> ...

Optimizing unit <mux_c42b9c1ff1> ...

Optimizing unit <xladdsub_c09f12_01_1> ...

Optimizing unit <srl17e_2> ...

Optimizing unit <srl17e_11> ...

Optimizing unit <srl17e_3> ...

Optimizing unit <single_reg_w_init_15> ...

Optimizing unit <srl17e_33> ...

Optimizing unit <srl17e_46> ...

Optimizing unit <srl17e_21> ...

Optimizing unit <srl17e_44> ...

Optimizing unit <srl17e_50> ...

Optimizing unit <srl17e_51> ...

Optimizing unit <srl17e_48> ...

Optimizing unit <srl17e_49> ...

Optimizing unit <srl17e_45> ...

Optimizing unit <srl17e_47> ...

Optimizing unit <srl17e_35> ...

Optimizing unit <srl17e_36> ...

Optimizing unit <srl17e_37> ...

Optimizing unit <srl17e_38> ...

Optimizing unit <srl17e_39> ...

Optimizing unit <srl17e_40> ...

Optimizing unit <single_reg_w_init_16> ...

Optimizing unit <srl17e_23> ...

Optimizing unit <srl17e_31> ...

Optimizing unit <single_reg_w_init_11> ...

Optimizing unit <single_reg_w_init_12> ...

Optimizing unit <single_reg_w_init_13> ...

Optimizing unit <single_reg_w_init_17> ...

Optimizing unit <single_reg_w_init_18> ...

Optimizing unit <single_reg_w_init_5> ...

Optimizing unit <single_reg_w_init_6> ...

Optimizing unit <srl17e_4> ...

Optimizing unit <srl17e_6> ...

Optimizing unit <srl17e_7> ...

Optimizing unit <srl17e_27> ...

Optimizing unit <srl17e_8> ...

Optimizing unit <srl17e_20> ...

Optimizing unit <single_reg_w_init_19> ...

Optimizing unit <single_reg_w_init_20> ...

Optimizing unit <single_reg_w_init_8> ...

Optimizing unit <srl17e_28> ...

Optimizing unit <srl17e_14> ...

Optimizing unit <srl17e_29> ...

Optimizing unit <srl17e_30> ...

Optimizing unit <srl17e_15> ...

Optimizing unit <srl17e_32> ...

Optimizing unit <srl17e_34> ...

Optimizing unit <single_reg_w_init_7> ...

Optimizing unit <srl17e_16> ...

Optimizing unit <srl17e_18> ...

Optimizing unit <single_reg_w_init_2> ...

Optimizing unit <single_reg_w_init_9> ...

Optimizing unit <srl17e_9> ...

Optimizing unit <srl17e_10> ...

Optimizing unit <gbe_err_entity_4ff5b5b3bc> ...

Optimizing unit <crs_snap_entity_70bbc1e976> ...

Optimizing unit <addsub_8ea27c0b26> ...

Optimizing unit <convert_pipeline_10> ...

Optimizing unit <addsub_580a0b011a> ...

Optimizing unit <addsub_cba407adc0> ...

Optimizing unit <addsub_fb71f56222> ...

Optimizing unit <addsub_ebbe1ebacf> ...

Optimizing unit <xladdsub_c09f12_01_7> ...

Optimizing unit <addsub_477aaa5f1a> ...

Optimizing unit <addsub_c7967a888a> ...

Optimizing unit <addsub_09d6c96f59> ...

Optimizing unit <addsub_c1a1687803> ...

Optimizing unit <addsub_31c0c7c8b5> ...

Optimizing unit <xladdsub_c09f12_01_9> ...

Optimizing unit <katadc0_entity_180325740b> ...

Optimizing unit <packetiser_entity_38cd0f1979> ...

Optimizing unit <subsystem_entity_2a44c7d8dc> ...

Optimizing unit <delay_entity_61fe49f948> ...

Optimizing unit <stop_gen_entity_cb472c065b> ...

Optimizing unit <dram_munge_entity_d55c467a7c> ...

Optimizing unit <mirror_spectrum_entity_42d1e77f31> ...

Optimizing unit <reorder_even_entity_358a71e958> ...

Optimizing unit <reorder_odd_entity_b977752d33> ...

Optimizing unit <reorder_out_entity_bd82154bca> ...

Optimizing unit <reorder_entity_10fc6fb340> ...

Optimizing unit <reorder_entity_f9ba1c1d4b> ...

Optimizing unit <pol1_in1_coeffs_entity_c8afea88ae> ...

Optimizing unit <pol1_in2_coeffs_entity_7f5932e35b> ...

Optimizing unit <pol1_in3_coeffs_entity_37d644e242> ...

Optimizing unit <pol1_in4_coeffs_entity_21b114648a> ...

Optimizing unit <pol2_in1_coeffs_entity_0ba1f52945> ...

Optimizing unit <barrel_switcher_entity_2146ed75dc> ...

Optimizing unit <barrel_switcher_entity_b91f80ea2d> ...

Optimizing unit <delay_calc_entity_10677dac44> ...

Optimizing unit <delay_calc_entity_7a6c9a8503> ...

Optimizing unit <phase_calc_entity_8299f5efce> ...

Optimizing unit <pol1_in1_coeffs_entity_bc8c92e227> ...

Optimizing unit <pol1_in1_tap1_entity_36567b3995> ...

Optimizing unit <pol1_in2_coeffs_entity_8d7039447f> ...

Optimizing unit <pol1_in2_tap1_entity_d877d09e17> ...

Optimizing unit <create_sync_entity_c968f2d235> ...

Optimizing unit <create_xstart_entity_c17e97ae68> ...

Optimizing unit <buffer_to_64_entity_dd495b5105> ...

Optimizing unit <dbl_buffer0_entity_8618fa6b3a> ...

Optimizing unit <calc_adc_sum_sq_entity_6e70db58e3> ...

Optimizing unit <xaui_pack0_entity_ebab7cc6d0> ...

Optimizing unit <basic_ctrl_entity_6742ed5eb1> ...

Optimizing unit <hilbert_dsp48e0_entity_06dac88fd7> ...

Optimizing unit <convert_of0_entity_269fb2de1a> ...

Optimizing unit <twiddle_stage_2_entity_30c73c209f> ...

Optimizing unit <convert_of0_entity_6501bdd0bd> ...

Optimizing unit <twiddle_general_4mult_entity_fb04e7b04a> ...

Optimizing unit <twiddle_general_4mult_entity_6d46e04e47> ...

Optimizing unit <twiddle_general_4mult_entity_c1e8805b70> ...

Optimizing unit <twiddle_general_4mult_entity_de42a8054e> ...

Optimizing unit <twiddle_general_4mult_entity_00c35e5a44> ...

Optimizing unit <twiddle_general_4mult_entity_d3f87a3d85> ...

Optimizing unit <twiddle_general_4mult_entity_2915d7f7f4> ...

Optimizing unit <twiddle_general_4mult_entity_affa3848a0> ...

Optimizing unit <cd_tr1_entity_34e6da8a4b> ...

Optimizing unit <cd_tr_entity_e556bbeffd> ...

Optimizing unit <delay_coarse1_entity_3b68014ca9> ...

Optimizing unit <delay_coarse_entity_afbd97e680> ...

Optimizing unit <delay_gen0_entity_b255b8425c> ...

Optimizing unit <fd_tr0_entity_ff3cd11b73> ...

Optimizing unit <fd_tr1_entity_b3b52905a2> ...

Optimizing unit <tvg_tr_entity_1f329b553b> ...

Optimizing unit <buffer_entity_f07faed274> ...

Optimizing unit <pfb_add_tree_async_entity_591571284b> ...

Optimizing unit <led_pulse0_entity_bdaae4e684> ...

Optimizing unit <reorder_entity_02db5289ec> ...

Optimizing unit <convert_of0_entity_7fe80d503c> ...

Optimizing unit <adc_snap0_entity_e5d722f3d9> ...

Optimizing unit <adc_snap1_entity_3fff712eed> ...

Optimizing unit <coarse_delay_entity_14c739abb5> ...

Optimizing unit <fdfs_entity_063070395a> ...

Optimizing unit <qdr_ct_entity_bc79c61df7> ...

Optimizing unit <snap_debug_entity_e25ad94b28> ...

Optimizing unit <pfb_fir_real_entity_63f9757e89> ...

Optimizing unit <bi_real_unscr_4x_entity_3b8b394f08> ...

Optimizing unit <butterfly_direct_entity_669af7fe17> ...

Optimizing unit <butterfly_direct_entity_57b07e077f> ...

Optimizing unit <butterfly_direct_entity_5c830c1bfc> ...

Optimizing unit <butterfly_direct_entity_89ddf7e694> ...

Optimizing unit <butterfly_direct_entity_2f07c4f5b5> ...

Optimizing unit <butterfly_direct_entity_42faa5a3b6> ...

Optimizing unit <butterfly_direct_entity_82622f77fc> ...

Optimizing unit <butterfly1_0_entity_2b561cf47f> ...

Optimizing unit <butterfly2_0_entity_d3942396c3> ...

Optimizing unit <butterfly2_1_entity_5ca2c00a71> ...

Optimizing unit <pol1_in1_last_tap_entity_c58d5bf7f0> ...

Optimizing unit <pol1_in2_last_tap_entity_ca52ec1650> ...

Optimizing unit <subsystem_entity_b66990d278> ...

Optimizing unit <leds_entity_7bfe27f09c> ...

Optimizing unit <fft_stage_1_entity_7a0acaf727> ...

Optimizing unit <fft_stage_2_entity_3adc821d91> ...

Optimizing unit <fft_stage_3_entity_aa15e84fae> ...

Optimizing unit <fft_stage_4_entity_f91b655483> ...

Optimizing unit <fft_stage_5_entity_f0b8f37405> ...

Optimizing unit <fft_stage_6_entity_7e75795901> ...

Optimizing unit <fft_stage_7_entity_5823de238c> ...

Optimizing unit <pfb_fir_async1_entity_179eba1a8c> ...

Optimizing unit <fine_entity_d92fd9f38e> ...

Optimizing unit <fft_wideband_real0_entity_c512b4816a> ...

Optimizing unit <fft_wideband_real1_entity_9c10afbb70> ...

Optimizing unit <coarse_entity_a91220dfb7> ...

Optimizing unit <c09f12_01> ...
WARNING:Xst:1426 - The value init of the FF/Latch c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay16/op_mem_20_24_0 hinder the constant cleaning in the block c09f12_01_cw.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay16/op_mem_20_24_0 hinder the constant cleaning in the block c09f12_01_cw.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_30> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_29> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_28> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_27> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_26> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_25> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_24> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_23> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_22> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_21> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_20> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_19> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_18> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_17> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_16> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_15> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_14> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_12> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_11> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_10> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_9> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_8> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_7> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_6> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_5> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_4> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_3> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_2> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_1> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_0> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_61> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_60> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_59> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_58> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_57> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_56> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_55> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_54> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_53> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_52> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_51> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_50> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_49> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_48> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_47> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_46> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_45> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_43> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_42> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_41> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_40> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_39> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_38> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_37> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_36> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_35> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_34> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_33> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_32> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_31> has a constant value of 0 in block <c09f12_01_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_32> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_33> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_34> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_35> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_36> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_37> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_38> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_39> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_40> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_41> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_42> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_43> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_44> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_45> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_46> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_47> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_48> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_49> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_50> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_51> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_52> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_53> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_54> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_55> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_56> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_57> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_58> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_59> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_60> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_61> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_62> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_63> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_64> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_65> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_66> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_67> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_68> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_69> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_70> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_0_71> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_32> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_33> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_34> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_35> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_36> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_37> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_38> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_39> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_40> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_41> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_42> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_43> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_44> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_45> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_46> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_47> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_48> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_49> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_50> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_51> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_52> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_53> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_54> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_55> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_56> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_57> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_58> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_59> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_60> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_61> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_62> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_63> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_64> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_65> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_66> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_67> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_68> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_69> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_70> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/mux2/pipe_16_22_1_71> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_32> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_33> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_34> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_35> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_36> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_37> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_38> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_39> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_40> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_41> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_42> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_43> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_44> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_45> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_46> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_47> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_48> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_49> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_50> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_51> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_52> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_53> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_54> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_55> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_56> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_57> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_58> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_59> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_60> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_61> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_62> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_63> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_64> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_65> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_66> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_67> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_68> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_69> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_70> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_71> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_19> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_18> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_17> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_16> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_15> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_14> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_13> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_12> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_11> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_10> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_9> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_8> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_7> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_6> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_5> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_4> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_3> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_2> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_1> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_0> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_19> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_18> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_17> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_16> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_15> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_14> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_13> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_12> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_11> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_10> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_9> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_8> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_7> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_6> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_5> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_4> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_3> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_2> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_1> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_0> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_19> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_18> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_17> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_16> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_15> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_14> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_13> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_12> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_11> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_10> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_9> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_8> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_7> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_6> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_5> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_4> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_3> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_2> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_1> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_0> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_19> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_18> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_17> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_16> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_15> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_14> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_13> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_12> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_11> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_10> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_9> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_8> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_7> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_6> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_5> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_4> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_3> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_2> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_1> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_0> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_19> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_18> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_17> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_16> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_15> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_14> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_13> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_12> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_11> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_10> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_9> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_8> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_7> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_6> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_5> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_4> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_3> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_2> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_1> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_0> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_19> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_18> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_17> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_16> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_15> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_14> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_13> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_12> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_11> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_10> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_9> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_8> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_7> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_6> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_5> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_4> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_3> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_2> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_1> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_0> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_19> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_18> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_17> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_16> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_15> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_14> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_13> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_12> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_11> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_10> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_9> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_8> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_7> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_6> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_5> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_4> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_3> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_2> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_1> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_0> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_19> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_18> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_17> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_16> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_15> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_14> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_13> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_12> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_11> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_10> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_9> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_8> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_7> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_6> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_5> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_4> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_3> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_2> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_1> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_0> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_19> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_18> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_17> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_16> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_15> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_14> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_13> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_12> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_11> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_10> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_9> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_8> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_7> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_6> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_5> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_4> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_3> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_2> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_1> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_0> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_19> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_18> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_17> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_16> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_15> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_14> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_13> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_12> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_11> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_10> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_9> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_8> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_7> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_6> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_5> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_4> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_3> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_2> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_1> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_0_0> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_19> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_18> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_17> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_16> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_15> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_14> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_13> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_12> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_11> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_10> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_9> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_8> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_7> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_6> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_5> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_4> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_3> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_2> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_1> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_0> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_19> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_18> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_17> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_16> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_15> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_14> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_13> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_12> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_11> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_10> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_9> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_8> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_7> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_6> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_5> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_4> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_3> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_2> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_1> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_0_0> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_19> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_18> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_17> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_16> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_15> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_14> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_13> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_12> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_11> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_10> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_9> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_8> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_7> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_6> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_5> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_4> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_3> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_2> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_1> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_0> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_19> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_18> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_17> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_16> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_15> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_14> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_13> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_12> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_11> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_10> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_9> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_8> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_7> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_6> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_5> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_4> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_3> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_2> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_1> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_0_0> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_19> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_18> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_17> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_16> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_15> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_14> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_13> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_12> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_11> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_10> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_9> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_8> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_7> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_6> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_5> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_4> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_3> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_2> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_1> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_0> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_19> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_18> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_17> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_16> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_15> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_14> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_13> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_12> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_11> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_10> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_9> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_8> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_7> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_6> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_5> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_4> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_3> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_2> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_1> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_0_0> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_32> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_33> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_34> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_35> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_36> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_37> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_38> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_39> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_40> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_41> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_42> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_43> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_44> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_45> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_46> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_47> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_48> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_49> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_50> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_51> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_52> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_53> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_54> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_55> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_56> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_57> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_58> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_59> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_60> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_61> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_62> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_63> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_64> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_65> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_66> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_67> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_68> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_69> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_70> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_71> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_72> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_73> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_74> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_75> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_76> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_77> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_78> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_79> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_80> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_81> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_82> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_83> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_84> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_85> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_86> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_87> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_88> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_89> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_90> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_91> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_92> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_93> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_94> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_95> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_96> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_97> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_98> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_99> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_100> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_101> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_102> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_103> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_104> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_105> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_106> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_107> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_108> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_109> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_110> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_111> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_112> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_113> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_114> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_115> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_116> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_117> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_118> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_119> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_120> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_121> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_122> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_123> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_124> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_123> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_122> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_121> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_120> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_119> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_118> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_117> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_116> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_115> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_114> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_113> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_112> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_111> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_110> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_109> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_108> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_107> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_106> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_105> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_104> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_103> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_102> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_101> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_100> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_99> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_98> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_97> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_96> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_95> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_94> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_93> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_92> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_91> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_90> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_89> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_88> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_87> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_86> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_85> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_84> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_83> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_82> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_81> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_80> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_79> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_78> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_77> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_76> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_75> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_74> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_73> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_72> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_71> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_70> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_69> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_68> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_67> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_66> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_65> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_64> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_63> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_62> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_61> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_60> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_59> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_58> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_57> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_56> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_55> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_54> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_53> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_52> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_51> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_50> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_49> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_48> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_47> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_46> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_45> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_44> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_43> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_42> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_41> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_40> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_39> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_38> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_37> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_36> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_35> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_34> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_33> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fine_d92fd9f38e/mux4/pipe_16_22_0_32> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_50> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_49> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_48> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_47> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_46> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_45> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_44> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_43> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_42> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_41> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_40> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_39> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_38> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_37> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_36> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_35> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_34> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_33> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_32> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_31> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_0_50> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_0_49> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_0_48> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_0_47> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_0_46> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_0_45> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_0_44> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_0_43> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_0_42> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_0_41> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_0_40> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_0_39> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_0_38> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_0_37> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_0_36> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_0_35> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_0_34> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_0_33> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_0_32> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_0_31> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_50> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_49> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_48> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_47> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_46> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_45> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_44> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_43> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_42> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_41> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_40> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_39> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_38> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_37> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_36> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_35> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_34> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_33> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_32> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_31> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_0_50> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_0_49> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_0_48> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_0_47> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_0_46> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_0_45> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_0_44> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_0_43> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_0_42> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_0_41> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_0_40> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_0_39> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_0_38> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_0_37> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_0_36> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_0_35> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_0_34> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_0_33> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_0_32> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_0_31> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay2/op_mem_20_24_0_0> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay2/op_mem_20_24_0_83> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay3/op_mem_20_24_0_0> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay3/op_mem_20_24_0_83> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_33> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_34> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_35> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_36> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_37> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_38> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_39> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_40> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_41> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_42> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_43> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_44> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_45> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_46> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_47> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_48> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_49> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_50> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_51> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_52> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_53> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_54> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_55> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_56> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_57> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_58> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_59> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_60> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_61> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_62> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_63> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_64> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_65> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_66> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_67> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_68> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_69> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_70> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_71> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_72> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_73> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_74> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_75> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_76> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_77> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_78> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_79> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_80> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_81> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_82> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_83> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_84> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_85> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_86> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_87> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_88> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_89> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_90> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_91> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_92> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_93> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_94> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_95> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_96> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_97> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_98> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_99> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_100> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_101> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_102> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_103> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_104> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_105> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_106> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_107> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_108> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_109> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_110> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_111> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_112> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_113> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_114> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_115> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_116> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_117> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_118> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_119> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_120> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_121> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_122> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_123> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_124> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_125> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_126> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_127> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_0_128> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_33> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_34> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_35> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_36> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_37> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_38> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_39> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_40> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_41> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_42> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_43> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_44> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_45> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_46> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_47> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_48> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_49> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_50> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_51> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_52> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_53> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_54> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_55> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_56> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_57> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_58> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_59> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_60> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_61> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_62> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_63> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_64> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_65> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_66> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_67> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_68> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_69> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_70> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_71> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_72> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_73> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_74> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_75> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_76> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_77> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_78> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_79> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_80> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_81> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_82> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_83> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_84> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_85> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_86> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_87> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_88> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_89> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_90> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_91> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_92> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_93> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_94> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_95> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_96> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_97> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_98> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_99> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_100> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_101> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_102> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_103> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_104> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_105> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_106> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_107> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_108> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_109> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_110> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_111> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_112> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_113> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_114> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_115> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_116> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_117> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_118> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_119> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_120> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_121> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_122> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_123> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_124> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_125> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_126> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_127> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_128> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/delay17/op_mem_20_24_0_9> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/delay37/op_mem_20_24_0_2> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/delay37/op_mem_20_24_0_1> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/delay37/op_mem_20_24_0_0> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/delay42/op_mem_20_24_0_31> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/delay42/op_mem_20_24_0_30> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/delay42/op_mem_20_24_0_29> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/delay42/op_mem_20_24_0_28> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/delay42/op_mem_20_24_0_27> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/delay42/op_mem_20_24_0_26> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/delay42/op_mem_20_24_0_25> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/delay42/op_mem_20_24_0_24> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/delay42/op_mem_20_24_0_23> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/delay42/op_mem_20_24_0_22> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/delay42/op_mem_20_24_0_21> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/delay42/op_mem_20_24_0_20> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/delay42/op_mem_20_24_0_19> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/delay42/op_mem_20_24_0_18> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/delay42/op_mem_20_24_0_17> of sequential type is unconnected in block <c09f12_01_cw>.
WARNING:Xst:2677 - Node <c09f12_01_x0/delay42/op_mem_20_24_0_16> of sequential type is unconnected in block <c09f12_01_cw>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay2/op_mem_20_24_0_1> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay2/op_mem_20_24_0_1> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay2/op_mem_20_24_0_2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay2/op_mem_20_24_0_2> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay2/op_mem_20_24_0_3> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay2/op_mem_20_24_0_3> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay2/op_mem_20_24_0_4> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay2/op_mem_20_24_0_4> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay2/op_mem_20_24_0_5> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay2/op_mem_20_24_0_5> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay2/op_mem_20_24_0_6> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay2/op_mem_20_24_0_6> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay2/op_mem_20_24_0_7> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay2/op_mem_20_24_0_7> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay2/op_mem_20_24_0_8> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay2/op_mem_20_24_0_8> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay2/op_mem_20_24_0_9> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay2/op_mem_20_24_0_9> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay2/op_mem_20_24_0_10> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay2/op_mem_20_24_0_10> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay16/op_mem_20_24_0> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay16/op_mem_20_24_0> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay2/op_mem_20_24_0_11> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay2/op_mem_20_24_0_11> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay2/op_mem_20_24_0_12> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay2/op_mem_20_24_0_12> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay2/op_mem_20_24_0_13> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay2/op_mem_20_24_0_13> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay2/op_mem_20_24_0_14> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay2/op_mem_20_24_0_14> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay2/op_mem_20_24_0_15> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay2/op_mem_20_24_0_15> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/delay_calc_7a6c9a8503/delay/op_mem_20_24_0> in Unit <c09f12_01_cw> is equivalent to the following 3 FFs/Latches, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/delay_calc_84f470e481/delay/op_mem_20_24_0> <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay/op_mem_20_24_0> <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay/op_mem_20_24_0> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay2/op_mem_20_24_0_16> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay2/op_mem_20_24_0_16> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay2/op_mem_20_24_0_17> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay2/op_mem_20_24_0_17> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay2/op_mem_20_24_0_18> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay2/op_mem_20_24_0_18> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay2/op_mem_20_24_0_19> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay2/op_mem_20_24_0_19> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay2/op_mem_20_24_0_20> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay2/op_mem_20_24_0_20> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_0_10> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_0_10> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_0_11> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_0_11> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_0_12> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_0_12> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_0_13> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_0_13> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_0_14> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_0_14> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_0_20> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_0_20> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_0_15> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_0_15> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_0_16> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_0_16> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_0_21> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_0_21> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_0_22> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_0_22> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_0_17> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_0_17> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_0_18> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_0_18> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_0_23> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_0_23> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_0_19> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_0_19> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_0_24> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_0_24> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_0_25> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_0_25> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_0_30> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_0_30> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_0_26> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_0_26> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_0_31> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_0_31> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_0_27> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_0_27> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_0_28> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_0_28> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_0_29> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_0_29> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_0_0> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_0_0> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_0_1> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_0_1> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_0_2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_0_2> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_0_3> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_0_3> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_0_4> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_0_4> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_0_5> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_0_5> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_0_6> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_0_6> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_0_7> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_0_7> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_0_8> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_0_8> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_0_9> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_0_9> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_0> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fine_d92fd9f38e/delay1/op_mem_20_24_0_0> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_1> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fine_d92fd9f38e/delay1/op_mem_20_24_0_1> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fine_d92fd9f38e/delay1/op_mem_20_24_0_2> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_3> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fine_d92fd9f38e/delay1/op_mem_20_24_0_3> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_4> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fine_d92fd9f38e/delay1/op_mem_20_24_0_4> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_5> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fine_d92fd9f38e/delay1/op_mem_20_24_0_5> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_6> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fine_d92fd9f38e/delay1/op_mem_20_24_0_6> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_7> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fine_d92fd9f38e/delay1/op_mem_20_24_0_7> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_8> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fine_d92fd9f38e/delay1/op_mem_20_24_0_8> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_9> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fine_d92fd9f38e/delay1/op_mem_20_24_0_9> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_10> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fine_d92fd9f38e/delay1/op_mem_20_24_0_10> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_11> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fine_d92fd9f38e/delay1/op_mem_20_24_0_11> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_12> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fine_d92fd9f38e/delay1/op_mem_20_24_0_12> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_13> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fine_d92fd9f38e/delay1/op_mem_20_24_0_13> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_14> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fine_d92fd9f38e/delay1/op_mem_20_24_0_14> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_15> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fine_d92fd9f38e/delay1/op_mem_20_24_0_15> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_20> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fine_d92fd9f38e/delay1/op_mem_20_24_0_20> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_16> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fine_d92fd9f38e/delay1/op_mem_20_24_0_16> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_21> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fine_d92fd9f38e/delay1/op_mem_20_24_0_21> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_17> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fine_d92fd9f38e/delay1/op_mem_20_24_0_17> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_22> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fine_d92fd9f38e/delay1/op_mem_20_24_0_22> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_18> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fine_d92fd9f38e/delay1/op_mem_20_24_0_18> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_23> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fine_d92fd9f38e/delay1/op_mem_20_24_0_23> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_19> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fine_d92fd9f38e/delay1/op_mem_20_24_0_19> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_24> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fine_d92fd9f38e/delay1/op_mem_20_24_0_24> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_30> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fine_d92fd9f38e/delay1/op_mem_20_24_0_30> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_25> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fine_d92fd9f38e/delay1/op_mem_20_24_0_25> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_31> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fine_d92fd9f38e/delay1/op_mem_20_24_0_31> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_26> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fine_d92fd9f38e/delay1/op_mem_20_24_0_26> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_27> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fine_d92fd9f38e/delay1/op_mem_20_24_0_27> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_28> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fine_d92fd9f38e/delay1/op_mem_20_24_0_28> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_29> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fine_d92fd9f38e/delay1/op_mem_20_24_0_29> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/delay/op_mem_20_24_0> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/phase_calc_54fee359a8/delay/op_mem_20_24_0> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_44> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_13> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/delay1/op_mem_20_24_0> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay27/op_mem_20_24_0> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/delay/op_mem_20_24_0> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/phase_calc_54fee359a8/delay/op_mem_20_24_0> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_1_0> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_1_0> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_1_1> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_1_1> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_1_2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_1_2> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_1_3> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_1_3> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_1_4> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_1_4> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_1_5> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_1_5> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_1_6> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_1_6> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_1_7> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_1_7> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_1_8> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_1_8> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_1_9> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_1_9> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_1_10> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_1_10> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_1_11> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_1_11> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_1_12> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_1_12> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_1_13> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_1_13> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_1_14> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_1_14> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_1_15> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_1_15> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_1_20> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_1_20> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_1_16> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_1_16> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_1_21> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_1_21> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_1_22> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_1_22> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_1_17> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_1_17> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_1_23> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_1_23> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_1_18> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_1_18> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_1_19> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_1_19> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_1_24> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_1_24> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_1_25> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_1_25> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_1_30> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_1_30> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_1_31> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_1_31> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_1_26> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_1_26> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_1_27> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_1_27> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_1_28> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_1_28> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_1_29> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_1_29> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay27/op_mem_20_24_1> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/delay22/op_mem_20_24_0> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_1> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay3/op_mem_20_24_0_1> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay3/op_mem_20_24_0_2> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_3> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay3/op_mem_20_24_0_3> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_4> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay3/op_mem_20_24_0_4> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_5> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay3/op_mem_20_24_0_5> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_6> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay3/op_mem_20_24_0_6> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_7> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay3/op_mem_20_24_0_7> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_8> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay3/op_mem_20_24_0_8> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_9> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay3/op_mem_20_24_0_9> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay16/op_mem_20_24_1> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay16/op_mem_20_24_1> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_10> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay3/op_mem_20_24_0_10> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_11> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay3/op_mem_20_24_0_11> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_12> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay3/op_mem_20_24_0_12> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_13> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay3/op_mem_20_24_0_13> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_14> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay3/op_mem_20_24_0_14> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_15> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay3/op_mem_20_24_0_15> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_20> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay3/op_mem_20_24_0_20> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_16> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay3/op_mem_20_24_0_16> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_17> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay3/op_mem_20_24_0_17> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_18> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay3/op_mem_20_24_0_18> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_19> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/delay3/op_mem_20_24_0_19> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_0> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_2_0> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_1> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_2_1> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_2_2> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_3> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_2_3> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_4> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_2_4> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_5> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_2_5> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_6> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_2_6> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_7> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_2_7> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_8> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_2_8> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_9> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_2_9> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_10> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_2_10> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_11> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_2_11> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_12> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_2_12> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_13> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_2_13> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_14> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_2_14> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_15> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_2_15> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_20> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_2_20> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_16> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_2_16> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_21> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_2_21> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_17> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_2_17> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_22> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_2_22> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_18> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_2_18> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_23> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_2_23> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_24> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_2_24> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_19> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_2_19> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_25> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_2_25> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_30> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_2_30> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_26> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_2_26> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_31> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_2_31> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_27> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_2_27> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_28> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_2_28> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_29> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay1/op_mem_20_24_2_29> 
INFO:Xst:2261 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay16/op_mem_20_24_2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch, which will be removed : <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay16/op_mem_20_24_2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/timing_75b27e8515/delay/op_mem_20_24_0> in Unit <c09f12_01_cw> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/timing_75b27e8515/sync_gen_4666f37e63/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <c09f12_01_x0/timing_75b27e8515/sync_gen_4666f37e63/edge_detect2_3eb30ed69c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/delay_calc_84f470e481/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_local_time_fd1d59e087/edge_detect1_65bf822683/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/cd_local_time_9ff6e19688/edge_detect1_5ab3eb1478/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <c09f12_01_x0/edge_detect2_e15afde8cf/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/in_del_4x0_pol2_bd75100b65/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/in_del_4x0_pol2_bd75100b65/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/delay15/op_mem_20_24_0> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/edge_detect3_7fdf419596/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in4_coeffs_8ce587ee14/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in4_coeffs_8ce587ee14/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in4_coeffs_8ce587ee14/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in4_coeffs_8ce587ee14/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in4_coeffs_8ce587ee14/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in4_coeffs_8ce587ee14/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in2_coeffs_7f5932e35b/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in2_coeffs_7f5932e35b/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in2_coeffs_7f5932e35b/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in2_coeffs_7f5932e35b/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in2_coeffs_7f5932e35b/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in2_coeffs_7f5932e35b/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_tr0_ff3cd11b73/edge_detect1_c3242d79d3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/fdfs_063070395a/tvg_tr_1f329b553b/edge_detect1_18b6ef5d7d/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr_e556bbeffd/edge_detect1_bcf4b1adc5/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/xaui_pack0_ebab7cc6d0/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/xaui_pack0_ebab7cc6d0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/xaui_pack0_ebab7cc6d0/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/xaui_pack0_ebab7cc6d0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/xaui_pack0_ebab7cc6d0/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/xaui_pack0_ebab7cc6d0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[19].fde_used.u2> <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/subsystem3_78a9a05795/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/subsystem_2a44c7d8dc/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in3_coeffs_37d644e242/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in3_coeffs_37d644e242/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in3_coeffs_37d644e242/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in3_coeffs_37d644e242/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in3_coeffs_37d644e242/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in3_coeffs_37d644e242/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in1_coeffs_0ba1f52945/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in1_coeffs_0ba1f52945/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in1_coeffs_0ba1f52945/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in1_coeffs_0ba1f52945/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in1_coeffs_0ba1f52945/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in1_coeffs_0ba1f52945/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/xaui_pack0_ebab7cc6d0/delay4_4321f85336/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/xaui_pack0_ebab7cc6d0/delay2_0f506f8e22/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/edge_detect_773f207806/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/add_gen_dd9e933c0e/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/edge_detect1_83b7cdb414/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in3_coeffs_587b3ffd23/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in3_coeffs_587b3ffd23/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in3_coeffs_587b3ffd23/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in3_coeffs_587b3ffd23/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in3_coeffs_587b3ffd23/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in3_coeffs_587b3ffd23/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/delay_calc_7a6c9a8503/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <c09f12_01_cw> is equivalent to the following 3 FFs/Latches : <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/delay_calc_7a6c9a8503/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/delay_calc_7a6c9a8503/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/delay_calc_7a6c9a8503/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/in_del_4x0_pol3_22e0a05376/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/in_del_4x0_pol3_22e0a05376/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/in_del_sync_4x0_62f3fa77eb/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/in_del_sync_4x0_e70915ff39/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in2_coeffs_6c55d0e788/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in2_coeffs_6c55d0e788/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in2_coeffs_6c55d0e788/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in2_coeffs_6c55d0e788/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in2_coeffs_6c55d0e788/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol2_in2_coeffs_6c55d0e788/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/subsystem3_78a9a05795/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/subsystem_2a44c7d8dc/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/subsystem3_78a9a05795/register8/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/subsystem_2a44c7d8dc/register8/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/in_del_4x0_pol3_429154a324/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/in_del_4x0_pol3_429154a324/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_del/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp> in Unit <c09f12_01_cw> is equivalent to the following 15 FFs/Latches : <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp>
   <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp>
   <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp>
   <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/in_del_4x0_pol1_5a2cb5cdbc/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/in_del_4x0_pol1_5a2cb5cdbc/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/delay_calc_84f470e481/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <c09f12_01_cw> is equivalent to the following 3 FFs/Latches : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/delay_calc_84f470e481/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/delay_calc_84f470e481/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/delay_calc_84f470e481/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <c09f12_01_cw> is equivalent to the following 3 FFs/Latches : <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following 2 FFs/Latches : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[19].fde_used.u2> <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/convert/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/subsystem3_78a9a05795/register10/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/subsystem_2a44c7d8dc/register10/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/in_del_4x0_pol1_96a59b4013/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/in_del_4x0_pol1_96a59b4013/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/in_del_4x0_pol4_98451403ae/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/in_del_4x0_pol4_98451403ae/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in4_coeffs_21b114648a/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in4_coeffs_21b114648a/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in4_coeffs_21b114648a/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in4_coeffs_21b114648a/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in4_coeffs_21b114648a/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in4_coeffs_21b114648a/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/stop_gen_cd7e6ae51a/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap0_e5d722f3d9/stop_gen_cb472c065b/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/subsystem3_78a9a05795/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/subsystem_2a44c7d8dc/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_last_tap_ca52ec1650/pfb_add_tree_async_93c68ef3c8/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following 9 FFs/Latches : <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_last_tap_ca52ec1650/pfb_add_tree_async_93c68ef3c8/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_last_tap_ca52ec1650/pfb_add_tree_async_93c68ef3c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_last_tap_ca52ec1650/pfb_add_tree_async_93c68ef3c8/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2>
   <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_last_tap_c58d5bf7f0/pfb_add_tree_async_591571284b/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_last_tap_c58d5bf7f0/pfb_add_tree_async_591571284b/convert2/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_last_tap_c58d5bf7f0/pfb_add_tree_async_591571284b/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[0].fde_used.u2> <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_last_tap_c58d5bf7f0/pfb_add_tree_async_591571284b/convert1/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[1].fde_used.u2> <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/convert1/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[30].fde_used.u2>
   <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/convert1/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay16/op_mem_20_24_0> in Unit <c09f12_01_cw> is equivalent to the following 6 FFs/Latches : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_even_358a71e958/delay_we/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_odd_b977752d33/delay_we/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_we/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2>
   <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_even_358a71e958/delay_we/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_odd_b977752d33/delay_we/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_we/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/subsystem3_78a9a05795/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/subsystem_2a44c7d8dc/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/in_del_4x0_pol4_91e98dcf32/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/in_del_4x0_pol4_91e98dcf32/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp> in Unit <c09f12_01_cw> is equivalent to the following 15 FFs/Latches : <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp>
   <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp>
   <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp>
   <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay_calc_10677dac44/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <c09f12_01_cw> is equivalent to the following 3 FFs/Latches : <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <c09f12_01_x0/fdfs_063070395a/delay_gen1_4815715ea8/phase_calc_7ddf8835c4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[32].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[33].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[34].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[35].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/edge_detect_773f207806/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/adc_snap1_3fff712eed/add_gen_cec6911516/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/delay_calc_7a6c9a8503/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/delay4_dd35b94c7d/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/delay7_fd89a59433/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din0/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/delay_ms4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/bi_real_unscr_4x_3b8b394f08/reorder_out_bd82154bca/delay_din1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/in_del_4x0_pol2_dcb130ad53/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/in_del_4x0_pol2_dcb130ad53/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in1_coeffs_c8afea88ae/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in1_coeffs_c8afea88ae/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in1_coeffs_c8afea88ae/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in1_coeffs_c8afea88ae/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in1_coeffs_c8afea88ae/fan_delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_a91220dfb7/pfb_fir_real_63f9757e89/pol1_in1_coeffs_c8afea88ae/fan_delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <c09f12_01_x0/fdfs_063070395a/fd_tr1_b3b52905a2/edge_detect1_3d8541c405/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <c09f12_01_cw> is equivalent to the following FF/Latch : <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr1_34e6da8a4b/edge_detect1_164cbc49ba/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <blk00000609> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk0000060b> 
INFO:Xst:2260 - The FF/Latch <blk00000609> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk0000060b> 
INFO:Xst:2260 - The FF/Latch <blk00000609> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk0000060b> 
INFO:Xst:2260 - The FF/Latch <blk00000609> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk0000060b> 
FlipFlop c09f12_01_x0/delay17/op_mem_20_24_0_10 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <c09f12_01_cw> :
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_18>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_20>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_21>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_22>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_24>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_25>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_26>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_27>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_28>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_29>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_30>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay2/op_mem_20_24_0_31>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/crs_snap_70bbc1e976/delay27/op_mem_20_24_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/twiddle_general_4mult_00c35e5a44/delay1/op_mem_20_24_2_18>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/twiddle_general_4mult_00c35e5a44/delay1/op_mem_20_24_2_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/twiddle_general_4mult_00c35e5a44/delay1/op_mem_20_24_2_20>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/twiddle_general_4mult_00c35e5a44/delay1/op_mem_20_24_2_21>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/twiddle_general_4mult_00c35e5a44/delay1/op_mem_20_24_2_22>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/twiddle_general_4mult_00c35e5a44/delay1/op_mem_20_24_2_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/twiddle_general_4mult_00c35e5a44/delay1/op_mem_20_24_2_24>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/twiddle_general_4mult_00c35e5a44/delay1/op_mem_20_24_2_25>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/twiddle_general_4mult_00c35e5a44/delay1/op_mem_20_24_2_26>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/twiddle_general_4mult_00c35e5a44/delay1/op_mem_20_24_2_27>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/twiddle_general_4mult_00c35e5a44/delay1/op_mem_20_24_2_28>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/twiddle_general_4mult_00c35e5a44/delay1/op_mem_20_24_2_29>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/twiddle_general_4mult_00c35e5a44/delay1/op_mem_20_24_2_30>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/twiddle_general_4mult_00c35e5a44/delay1/op_mem_20_24_2_31>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/twiddle_general_4mult_00c35e5a44/delay1/op_mem_20_24_2_32>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/twiddle_general_4mult_00c35e5a44/delay1/op_mem_20_24_2_33>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/twiddle_general_4mult_00c35e5a44/delay1/op_mem_20_24_2_34>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/twiddle_general_4mult_00c35e5a44/delay1/op_mem_20_24_2_35>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/mux3/pipe_16_22_1_23>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/sync_delay/op_mem_20_24_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/twiddle_general_4mult_de42a8054e/delay1/op_mem_20_24_2_18>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/twiddle_general_4mult_de42a8054e/delay1/op_mem_20_24_2_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/twiddle_general_4mult_de42a8054e/delay1/op_mem_20_24_2_20>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/twiddle_general_4mult_de42a8054e/delay1/op_mem_20_24_2_21>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/twiddle_general_4mult_de42a8054e/delay1/op_mem_20_24_2_22>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/twiddle_general_4mult_de42a8054e/delay1/op_mem_20_24_2_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/twiddle_general_4mult_de42a8054e/delay1/op_mem_20_24_2_24>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/twiddle_general_4mult_de42a8054e/delay1/op_mem_20_24_2_25>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/twiddle_general_4mult_de42a8054e/delay1/op_mem_20_24_2_26>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/twiddle_general_4mult_de42a8054e/delay1/op_mem_20_24_2_27>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/twiddle_general_4mult_de42a8054e/delay1/op_mem_20_24_2_28>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/twiddle_general_4mult_de42a8054e/delay1/op_mem_20_24_2_29>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/twiddle_general_4mult_de42a8054e/delay1/op_mem_20_24_2_30>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/twiddle_general_4mult_de42a8054e/delay1/op_mem_20_24_2_31>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/twiddle_general_4mult_de42a8054e/delay1/op_mem_20_24_2_32>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/twiddle_general_4mult_de42a8054e/delay1/op_mem_20_24_2_33>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/twiddle_general_4mult_de42a8054e/delay1/op_mem_20_24_2_34>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/twiddle_general_4mult_de42a8054e/delay1/op_mem_20_24_2_35>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of0_0da5cbaf09/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of0_0da5cbaf09/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of0_0da5cbaf09/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of0_0da5cbaf09/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of0_0da5cbaf09/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of0_0da5cbaf09/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of0_0da5cbaf09/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of0_0da5cbaf09/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of0_0da5cbaf09/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of0_0da5cbaf09/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of0_0da5cbaf09/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of0_0da5cbaf09/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of0_0da5cbaf09/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of0_0da5cbaf09/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of0_0da5cbaf09/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of0_0da5cbaf09/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of0_0da5cbaf09/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of0_0da5cbaf09/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of1_1d7009331b/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of1_1d7009331b/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of1_1d7009331b/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of1_1d7009331b/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of1_1d7009331b/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of1_1d7009331b/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of1_1d7009331b/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of1_1d7009331b/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of1_1d7009331b/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of1_1d7009331b/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of1_1d7009331b/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of1_1d7009331b/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of1_1d7009331b/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of1_1d7009331b/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of1_1d7009331b/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of1_1d7009331b/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of1_1d7009331b/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of1_1d7009331b/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/mux3/pipe_16_22_1_23>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/sync_delay/op_mem_20_24_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/twiddle_general_4mult_c1e8805b70/delay1/op_mem_20_24_2_18>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/twiddle_general_4mult_c1e8805b70/delay1/op_mem_20_24_2_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/twiddle_general_4mult_c1e8805b70/delay1/op_mem_20_24_2_20>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/twiddle_general_4mult_c1e8805b70/delay1/op_mem_20_24_2_21>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/twiddle_general_4mult_c1e8805b70/delay1/op_mem_20_24_2_22>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/twiddle_general_4mult_c1e8805b70/delay1/op_mem_20_24_2_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/twiddle_general_4mult_c1e8805b70/delay1/op_mem_20_24_2_24>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/twiddle_general_4mult_c1e8805b70/delay1/op_mem_20_24_2_25>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/twiddle_general_4mult_c1e8805b70/delay1/op_mem_20_24_2_26>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/twiddle_general_4mult_c1e8805b70/delay1/op_mem_20_24_2_27>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/twiddle_general_4mult_c1e8805b70/delay1/op_mem_20_24_2_28>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/twiddle_general_4mult_c1e8805b70/delay1/op_mem_20_24_2_29>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/twiddle_general_4mult_c1e8805b70/delay1/op_mem_20_24_2_30>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/twiddle_general_4mult_c1e8805b70/delay1/op_mem_20_24_2_31>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/twiddle_general_4mult_c1e8805b70/delay1/op_mem_20_24_2_32>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/twiddle_general_4mult_c1e8805b70/delay1/op_mem_20_24_2_33>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/twiddle_general_4mult_c1e8805b70/delay1/op_mem_20_24_2_34>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/twiddle_general_4mult_c1e8805b70/delay1/op_mem_20_24_2_35>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of0_bad1cc37b2/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of0_bad1cc37b2/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of0_bad1cc37b2/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of0_bad1cc37b2/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of0_bad1cc37b2/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of0_bad1cc37b2/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of0_bad1cc37b2/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of0_bad1cc37b2/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of0_bad1cc37b2/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of0_bad1cc37b2/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of0_bad1cc37b2/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of0_bad1cc37b2/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of0_bad1cc37b2/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of0_bad1cc37b2/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of0_bad1cc37b2/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of0_bad1cc37b2/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of0_bad1cc37b2/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of0_bad1cc37b2/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of1_8ce64af1d2/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of1_8ce64af1d2/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of1_8ce64af1d2/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of1_8ce64af1d2/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of1_8ce64af1d2/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of1_8ce64af1d2/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of1_8ce64af1d2/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of1_8ce64af1d2/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of1_8ce64af1d2/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of1_8ce64af1d2/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of1_8ce64af1d2/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of1_8ce64af1d2/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of1_8ce64af1d2/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of1_8ce64af1d2/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of1_8ce64af1d2/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of1_8ce64af1d2/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of1_8ce64af1d2/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of1_8ce64af1d2/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of2_92089e3b0e/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of2_92089e3b0e/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of2_92089e3b0e/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of2_92089e3b0e/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of2_92089e3b0e/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of2_92089e3b0e/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of2_92089e3b0e/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of2_92089e3b0e/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of2_92089e3b0e/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of2_92089e3b0e/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of2_92089e3b0e/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of2_92089e3b0e/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of2_92089e3b0e/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of2_92089e3b0e/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of2_92089e3b0e/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of2_92089e3b0e/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of2_92089e3b0e/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of2_92089e3b0e/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of3_5b8494f95f/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of3_5b8494f95f/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of3_5b8494f95f/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of3_5b8494f95f/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of3_5b8494f95f/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of3_5b8494f95f/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of3_5b8494f95f/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of3_5b8494f95f/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of3_5b8494f95f/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of3_5b8494f95f/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of3_5b8494f95f/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of3_5b8494f95f/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of3_5b8494f95f/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of3_5b8494f95f/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of3_5b8494f95f/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of3_5b8494f95f/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of3_5b8494f95f/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of3_5b8494f95f/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/mux3/pipe_16_22_1_23>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/sync_delay/op_mem_20_24_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/twiddle_general_4mult_6d46e04e47/delay1/op_mem_20_24_2_18>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/twiddle_general_4mult_6d46e04e47/delay1/op_mem_20_24_2_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/twiddle_general_4mult_6d46e04e47/delay1/op_mem_20_24_2_20>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/twiddle_general_4mult_6d46e04e47/delay1/op_mem_20_24_2_21>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/twiddle_general_4mult_6d46e04e47/delay1/op_mem_20_24_2_22>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/twiddle_general_4mult_6d46e04e47/delay1/op_mem_20_24_2_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/twiddle_general_4mult_6d46e04e47/delay1/op_mem_20_24_2_24>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/twiddle_general_4mult_6d46e04e47/delay1/op_mem_20_24_2_25>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/twiddle_general_4mult_6d46e04e47/delay1/op_mem_20_24_2_26>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/twiddle_general_4mult_6d46e04e47/delay1/op_mem_20_24_2_27>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/twiddle_general_4mult_6d46e04e47/delay1/op_mem_20_24_2_28>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/twiddle_general_4mult_6d46e04e47/delay1/op_mem_20_24_2_29>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/twiddle_general_4mult_6d46e04e47/delay1/op_mem_20_24_2_30>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/twiddle_general_4mult_6d46e04e47/delay1/op_mem_20_24_2_31>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/twiddle_general_4mult_6d46e04e47/delay1/op_mem_20_24_2_32>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/twiddle_general_4mult_6d46e04e47/delay1/op_mem_20_24_2_33>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/twiddle_general_4mult_6d46e04e47/delay1/op_mem_20_24_2_34>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/twiddle_general_4mult_6d46e04e47/delay1/op_mem_20_24_2_35>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of0_dd85caa3b5/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of0_dd85caa3b5/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of0_dd85caa3b5/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of0_dd85caa3b5/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of0_dd85caa3b5/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of0_dd85caa3b5/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of0_dd85caa3b5/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of0_dd85caa3b5/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of0_dd85caa3b5/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of0_dd85caa3b5/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of0_dd85caa3b5/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of0_dd85caa3b5/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of0_dd85caa3b5/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of0_dd85caa3b5/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of0_dd85caa3b5/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of0_dd85caa3b5/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of0_dd85caa3b5/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of0_dd85caa3b5/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of1_bb17bcd31f/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of1_bb17bcd31f/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of1_bb17bcd31f/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of1_bb17bcd31f/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of1_bb17bcd31f/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of1_bb17bcd31f/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of1_bb17bcd31f/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of1_bb17bcd31f/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of1_bb17bcd31f/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of1_bb17bcd31f/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of1_bb17bcd31f/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of1_bb17bcd31f/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of1_bb17bcd31f/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of1_bb17bcd31f/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of1_bb17bcd31f/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of1_bb17bcd31f/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of1_bb17bcd31f/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of1_bb17bcd31f/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of2_47293d4647/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of2_47293d4647/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of2_47293d4647/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of2_47293d4647/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of2_47293d4647/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of2_47293d4647/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of2_47293d4647/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of2_47293d4647/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of2_47293d4647/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of2_47293d4647/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of2_47293d4647/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of2_47293d4647/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of2_47293d4647/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of2_47293d4647/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of2_47293d4647/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of2_47293d4647/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of2_47293d4647/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of2_47293d4647/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of3_57aa62d09e/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of3_57aa62d09e/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of3_57aa62d09e/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of3_57aa62d09e/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of3_57aa62d09e/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of3_57aa62d09e/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of3_57aa62d09e/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of3_57aa62d09e/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of3_57aa62d09e/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of3_57aa62d09e/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of3_57aa62d09e/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of3_57aa62d09e/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of3_57aa62d09e/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of3_57aa62d09e/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of3_57aa62d09e/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of3_57aa62d09e/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of3_57aa62d09e/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of3_57aa62d09e/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/mux3/pipe_16_22_1_23>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/sync_delay/op_mem_20_24_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/twiddle_general_4mult_fb04e7b04a/delay1/op_mem_20_24_2_18>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/twiddle_general_4mult_fb04e7b04a/delay1/op_mem_20_24_2_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/twiddle_general_4mult_fb04e7b04a/delay1/op_mem_20_24_2_20>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/twiddle_general_4mult_fb04e7b04a/delay1/op_mem_20_24_2_21>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/twiddle_general_4mult_fb04e7b04a/delay1/op_mem_20_24_2_22>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/twiddle_general_4mult_fb04e7b04a/delay1/op_mem_20_24_2_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/twiddle_general_4mult_fb04e7b04a/delay1/op_mem_20_24_2_24>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/twiddle_general_4mult_fb04e7b04a/delay1/op_mem_20_24_2_25>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/twiddle_general_4mult_fb04e7b04a/delay1/op_mem_20_24_2_26>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/twiddle_general_4mult_fb04e7b04a/delay1/op_mem_20_24_2_27>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/twiddle_general_4mult_fb04e7b04a/delay1/op_mem_20_24_2_28>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/twiddle_general_4mult_fb04e7b04a/delay1/op_mem_20_24_2_29>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/twiddle_general_4mult_fb04e7b04a/delay1/op_mem_20_24_2_30>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/twiddle_general_4mult_fb04e7b04a/delay1/op_mem_20_24_2_31>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/twiddle_general_4mult_fb04e7b04a/delay1/op_mem_20_24_2_32>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/twiddle_general_4mult_fb04e7b04a/delay1/op_mem_20_24_2_33>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/twiddle_general_4mult_fb04e7b04a/delay1/op_mem_20_24_2_34>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/twiddle_general_4mult_fb04e7b04a/delay1/op_mem_20_24_2_35>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of0_6501bdd0bd/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of0_6501bdd0bd/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of0_6501bdd0bd/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of0_6501bdd0bd/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of0_6501bdd0bd/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of0_6501bdd0bd/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of0_6501bdd0bd/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of0_6501bdd0bd/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of0_6501bdd0bd/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of0_6501bdd0bd/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of0_6501bdd0bd/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of0_6501bdd0bd/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of0_6501bdd0bd/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of0_6501bdd0bd/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of0_6501bdd0bd/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of0_6501bdd0bd/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of0_6501bdd0bd/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of0_6501bdd0bd/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of1_5245e20218/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of1_5245e20218/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of1_5245e20218/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of1_5245e20218/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of1_5245e20218/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of1_5245e20218/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of1_5245e20218/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of1_5245e20218/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of1_5245e20218/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of1_5245e20218/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of1_5245e20218/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of1_5245e20218/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of1_5245e20218/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of1_5245e20218/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of1_5245e20218/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of1_5245e20218/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of1_5245e20218/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of1_5245e20218/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of2_f22dbdeeea/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of2_f22dbdeeea/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of2_f22dbdeeea/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of2_f22dbdeeea/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of2_f22dbdeeea/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of2_f22dbdeeea/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of2_f22dbdeeea/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of2_f22dbdeeea/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of2_f22dbdeeea/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of2_f22dbdeeea/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of2_f22dbdeeea/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of2_f22dbdeeea/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of2_f22dbdeeea/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of2_f22dbdeeea/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of2_f22dbdeeea/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of2_f22dbdeeea/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of2_f22dbdeeea/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of2_f22dbdeeea/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of3_6dbdc3a10e/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of3_6dbdc3a10e/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of3_6dbdc3a10e/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of3_6dbdc3a10e/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of3_6dbdc3a10e/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of3_6dbdc3a10e/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of3_6dbdc3a10e/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of3_6dbdc3a10e/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of3_6dbdc3a10e/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of3_6dbdc3a10e/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of3_6dbdc3a10e/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of3_6dbdc3a10e/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of3_6dbdc3a10e/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of3_6dbdc3a10e/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of3_6dbdc3a10e/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of3_6dbdc3a10e/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of3_6dbdc3a10e/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of3_6dbdc3a10e/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/mux3/pipe_16_22_1_23>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/sync_delay/op_mem_20_24_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay7/op_mem_20_24_2>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay2/op_mem_20_24_5>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay1/op_mem_20_24_9_17>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay1/op_mem_20_24_9_16>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay1/op_mem_20_24_9_15>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay1/op_mem_20_24_9_14>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay1/op_mem_20_24_9_13>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay1/op_mem_20_24_9_12>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay1/op_mem_20_24_9_11>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay1/op_mem_20_24_9_10>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay1/op_mem_20_24_9_9>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay1/op_mem_20_24_9_8>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay1/op_mem_20_24_9_7>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay1/op_mem_20_24_9_6>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay1/op_mem_20_24_9_5>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay1/op_mem_20_24_9_4>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay1/op_mem_20_24_9_3>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay1/op_mem_20_24_9_2>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay1/op_mem_20_24_9_1>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay1/op_mem_20_24_9_0>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay0/op_mem_20_24_9_17>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay0/op_mem_20_24_9_16>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay0/op_mem_20_24_9_15>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay0/op_mem_20_24_9_14>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay0/op_mem_20_24_9_13>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay0/op_mem_20_24_9_12>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay0/op_mem_20_24_9_11>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay0/op_mem_20_24_9_10>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay0/op_mem_20_24_9_9>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay0/op_mem_20_24_9_8>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay0/op_mem_20_24_9_7>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay0/op_mem_20_24_9_6>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay0/op_mem_20_24_9_5>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay0/op_mem_20_24_9_4>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay0/op_mem_20_24_9_3>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay0/op_mem_20_24_9_2>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay0/op_mem_20_24_9_1>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay0/op_mem_20_24_9_0>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay4/op_mem_20_24_5_17>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay4/op_mem_20_24_5_16>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay4/op_mem_20_24_5_15>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay4/op_mem_20_24_5_14>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay4/op_mem_20_24_5_13>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay4/op_mem_20_24_5_12>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay4/op_mem_20_24_5_11>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay4/op_mem_20_24_5_10>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay4/op_mem_20_24_5_9>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay4/op_mem_20_24_5_8>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay4/op_mem_20_24_5_7>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay4/op_mem_20_24_5_6>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay4/op_mem_20_24_5_5>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay4/op_mem_20_24_5_4>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay4/op_mem_20_24_5_3>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay4/op_mem_20_24_5_2>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay4/op_mem_20_24_5_1>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay4/op_mem_20_24_5_0>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay3/op_mem_20_24_5_17>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay3/op_mem_20_24_5_16>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay3/op_mem_20_24_5_15>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay3/op_mem_20_24_5_14>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay3/op_mem_20_24_5_13>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay3/op_mem_20_24_5_12>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay3/op_mem_20_24_5_11>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay3/op_mem_20_24_5_10>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay3/op_mem_20_24_5_9>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay3/op_mem_20_24_5_8>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay3/op_mem_20_24_5_7>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay3/op_mem_20_24_5_6>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay3/op_mem_20_24_5_5>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay3/op_mem_20_24_5_4>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay3/op_mem_20_24_5_3>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay3/op_mem_20_24_5_2>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay3/op_mem_20_24_5_1>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay3/op_mem_20_24_5_0>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay6/op_mem_20_24_2_17>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay6/op_mem_20_24_2_16>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay6/op_mem_20_24_2_15>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay6/op_mem_20_24_2_14>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay6/op_mem_20_24_2_13>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay6/op_mem_20_24_2_12>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay6/op_mem_20_24_2_11>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay6/op_mem_20_24_2_10>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay6/op_mem_20_24_2_9>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay6/op_mem_20_24_2_8>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay6/op_mem_20_24_2_7>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay6/op_mem_20_24_2_6>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay6/op_mem_20_24_2_5>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay6/op_mem_20_24_2_4>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay6/op_mem_20_24_2_3>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay6/op_mem_20_24_2_2>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay6/op_mem_20_24_2_1>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay6/op_mem_20_24_2_0>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay5/op_mem_20_24_2_17>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay5/op_mem_20_24_2_16>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay5/op_mem_20_24_2_15>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay5/op_mem_20_24_2_14>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay5/op_mem_20_24_2_13>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay5/op_mem_20_24_2_12>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay5/op_mem_20_24_2_11>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay5/op_mem_20_24_2_10>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay5/op_mem_20_24_2_9>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay5/op_mem_20_24_2_8>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay5/op_mem_20_24_2_7>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay5/op_mem_20_24_2_6>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay5/op_mem_20_24_2_5>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay5/op_mem_20_24_2_4>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay5/op_mem_20_24_2_3>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay5/op_mem_20_24_2_2>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay5/op_mem_20_24_2_1>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay5/op_mem_20_24_2_0>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/mux0/pipe_16_22_6_17>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/mux0/pipe_16_22_6_16>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/mux0/pipe_16_22_6_15>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/mux0/pipe_16_22_6_14>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/mux0/pipe_16_22_6_13>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/mux0/pipe_16_22_6_12>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/mux0/pipe_16_22_6_11>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/mux0/pipe_16_22_6_10>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/mux0/pipe_16_22_6_9>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/mux0/pipe_16_22_6_8>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/mux0/pipe_16_22_6_7>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/mux0/pipe_16_22_6_6>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/mux0/pipe_16_22_6_5>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/mux0/pipe_16_22_6_4>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/mux0/pipe_16_22_6_3>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/mux0/pipe_16_22_6_2>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/mux0/pipe_16_22_6_1>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/mux0/pipe_16_22_6_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of0_d0083e437c/convert_70860c9991/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of0_d0083e437c/convert_70860c9991/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of0_d0083e437c/convert_70860c9991/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of0_d0083e437c/convert_70860c9991/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of0_d0083e437c/convert_70860c9991/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of0_d0083e437c/convert_70860c9991/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of0_d0083e437c/convert_70860c9991/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of0_d0083e437c/convert_70860c9991/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of0_d0083e437c/convert_70860c9991/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of0_d0083e437c/convert_70860c9991/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of0_d0083e437c/convert_70860c9991/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of0_d0083e437c/convert_70860c9991/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of0_d0083e437c/convert_70860c9991/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of0_d0083e437c/convert_70860c9991/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of0_d0083e437c/convert_70860c9991/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of0_d0083e437c/convert_70860c9991/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of0_d0083e437c/convert_70860c9991/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of0_d0083e437c/convert_70860c9991/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of1_f07fd30aff/convert_70860c9991/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of1_f07fd30aff/convert_70860c9991/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of1_f07fd30aff/convert_70860c9991/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of1_f07fd30aff/convert_70860c9991/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of1_f07fd30aff/convert_70860c9991/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of1_f07fd30aff/convert_70860c9991/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of1_f07fd30aff/convert_70860c9991/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of1_f07fd30aff/convert_70860c9991/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of1_f07fd30aff/convert_70860c9991/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of1_f07fd30aff/convert_70860c9991/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of1_f07fd30aff/convert_70860c9991/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of1_f07fd30aff/convert_70860c9991/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of1_f07fd30aff/convert_70860c9991/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of1_f07fd30aff/convert_70860c9991/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of1_f07fd30aff/convert_70860c9991/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of1_f07fd30aff/convert_70860c9991/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of1_f07fd30aff/convert_70860c9991/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of1_f07fd30aff/convert_70860c9991/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of2_865850eeee/convert_70860c9991/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of2_865850eeee/convert_70860c9991/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of2_865850eeee/convert_70860c9991/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of2_865850eeee/convert_70860c9991/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of2_865850eeee/convert_70860c9991/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of2_865850eeee/convert_70860c9991/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of2_865850eeee/convert_70860c9991/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of2_865850eeee/convert_70860c9991/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of2_865850eeee/convert_70860c9991/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of2_865850eeee/convert_70860c9991/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of2_865850eeee/convert_70860c9991/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of2_865850eeee/convert_70860c9991/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of2_865850eeee/convert_70860c9991/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of2_865850eeee/convert_70860c9991/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of2_865850eeee/convert_70860c9991/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of2_865850eeee/convert_70860c9991/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of2_865850eeee/convert_70860c9991/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of2_865850eeee/convert_70860c9991/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of3_3590b7d17e/convert_70860c9991/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of3_3590b7d17e/convert_70860c9991/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of3_3590b7d17e/convert_70860c9991/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of3_3590b7d17e/convert_70860c9991/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of3_3590b7d17e/convert_70860c9991/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of3_3590b7d17e/convert_70860c9991/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of3_3590b7d17e/convert_70860c9991/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of3_3590b7d17e/convert_70860c9991/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of3_3590b7d17e/convert_70860c9991/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of3_3590b7d17e/convert_70860c9991/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of3_3590b7d17e/convert_70860c9991/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of3_3590b7d17e/convert_70860c9991/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of3_3590b7d17e/convert_70860c9991/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of3_3590b7d17e/convert_70860c9991/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of3_3590b7d17e/convert_70860c9991/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of3_3590b7d17e/convert_70860c9991/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of3_3590b7d17e/convert_70860c9991/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of3_3590b7d17e/convert_70860c9991/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/mux0/pipe_16_22_1_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/mux1/pipe_16_22_1_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/mux2/pipe_16_22_1_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/mux3/pipe_16_22_1_19>.
	Found 13-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/sync_delay/op_mem_20_24_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of0_269fb2de1a/convert_70860c9991/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of0_269fb2de1a/convert_70860c9991/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of0_269fb2de1a/convert_70860c9991/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of0_269fb2de1a/convert_70860c9991/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of0_269fb2de1a/convert_70860c9991/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of0_269fb2de1a/convert_70860c9991/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of0_269fb2de1a/convert_70860c9991/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of0_269fb2de1a/convert_70860c9991/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of0_269fb2de1a/convert_70860c9991/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of0_269fb2de1a/convert_70860c9991/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of0_269fb2de1a/convert_70860c9991/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of0_269fb2de1a/convert_70860c9991/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of0_269fb2de1a/convert_70860c9991/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of0_269fb2de1a/convert_70860c9991/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of0_269fb2de1a/convert_70860c9991/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of0_269fb2de1a/convert_70860c9991/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of0_269fb2de1a/convert_70860c9991/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of0_269fb2de1a/convert_70860c9991/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of1_3539951cb2/convert_70860c9991/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of1_3539951cb2/convert_70860c9991/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of1_3539951cb2/convert_70860c9991/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of1_3539951cb2/convert_70860c9991/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of1_3539951cb2/convert_70860c9991/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of1_3539951cb2/convert_70860c9991/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of1_3539951cb2/convert_70860c9991/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of1_3539951cb2/convert_70860c9991/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of1_3539951cb2/convert_70860c9991/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of1_3539951cb2/convert_70860c9991/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of1_3539951cb2/convert_70860c9991/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of1_3539951cb2/convert_70860c9991/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of1_3539951cb2/convert_70860c9991/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of1_3539951cb2/convert_70860c9991/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of1_3539951cb2/convert_70860c9991/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of1_3539951cb2/convert_70860c9991/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of1_3539951cb2/convert_70860c9991/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of1_3539951cb2/convert_70860c9991/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of2_92d3ecea0f/convert_70860c9991/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of2_92d3ecea0f/convert_70860c9991/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of2_92d3ecea0f/convert_70860c9991/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of2_92d3ecea0f/convert_70860c9991/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of2_92d3ecea0f/convert_70860c9991/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of2_92d3ecea0f/convert_70860c9991/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of2_92d3ecea0f/convert_70860c9991/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of2_92d3ecea0f/convert_70860c9991/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of2_92d3ecea0f/convert_70860c9991/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of2_92d3ecea0f/convert_70860c9991/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of2_92d3ecea0f/convert_70860c9991/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of2_92d3ecea0f/convert_70860c9991/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of2_92d3ecea0f/convert_70860c9991/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of2_92d3ecea0f/convert_70860c9991/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of2_92d3ecea0f/convert_70860c9991/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of2_92d3ecea0f/convert_70860c9991/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of2_92d3ecea0f/convert_70860c9991/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of2_92d3ecea0f/convert_70860c9991/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of3_2bd07797de/convert_70860c9991/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of3_2bd07797de/convert_70860c9991/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of3_2bd07797de/convert_70860c9991/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of3_2bd07797de/convert_70860c9991/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of3_2bd07797de/convert_70860c9991/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of3_2bd07797de/convert_70860c9991/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of3_2bd07797de/convert_70860c9991/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of3_2bd07797de/convert_70860c9991/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of3_2bd07797de/convert_70860c9991/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of3_2bd07797de/convert_70860c9991/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of3_2bd07797de/convert_70860c9991/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of3_2bd07797de/convert_70860c9991/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of3_2bd07797de/convert_70860c9991/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of3_2bd07797de/convert_70860c9991/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of3_2bd07797de/convert_70860c9991/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of3_2bd07797de/convert_70860c9991/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of3_2bd07797de/convert_70860c9991/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of3_2bd07797de/convert_70860c9991/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/mux0/pipe_16_22_1_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/mux1/pipe_16_22_1_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/mux2/pipe_16_22_1_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/mux3/pipe_16_22_1_19>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_biplex_real_4x0_d1b89c22a9/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/sync_delay/op_mem_20_24_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_2_35>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_2_34>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_2_33>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_2_32>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_2_31>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_2_30>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_2_29>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_2_28>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_2_27>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_2_26>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_2_25>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_2_24>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_2_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_2_22>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_2_21>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_2_20>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_2_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_2_18>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_35>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_34>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_33>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_32>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_31>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_30>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_29>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_28>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_27>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_26>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_25>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_24>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_23>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_22>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_21>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_20>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_19>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_18>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_17>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_16>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_15>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_14>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_13>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_12>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_11>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_10>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_9>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_8>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_7>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_6>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_5>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_4>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_3>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_2>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_1>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_0>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/sync_delay/op_mem_20_24_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/convert_of1_9c4e0d4c02/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/convert_of1_9c4e0d4c02/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/convert_of1_9c4e0d4c02/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/convert_of1_9c4e0d4c02/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/convert_of1_9c4e0d4c02/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/convert_of1_9c4e0d4c02/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/convert_of1_9c4e0d4c02/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/convert_of1_9c4e0d4c02/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/convert_of1_9c4e0d4c02/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/convert_of1_9c4e0d4c02/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/convert_of1_9c4e0d4c02/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/convert_of1_9c4e0d4c02/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/convert_of1_9c4e0d4c02/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/convert_of1_9c4e0d4c02/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/convert_of1_9c4e0d4c02/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/convert_of1_9c4e0d4c02/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/convert_of1_9c4e0d4c02/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/convert_of1_9c4e0d4c02/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/convert_of0_305f6a8c50/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/convert_of0_305f6a8c50/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/convert_of0_305f6a8c50/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/convert_of0_305f6a8c50/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/convert_of0_305f6a8c50/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/convert_of0_305f6a8c50/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/convert_of0_305f6a8c50/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/convert_of0_305f6a8c50/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/convert_of0_305f6a8c50/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/convert_of0_305f6a8c50/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/convert_of0_305f6a8c50/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/convert_of0_305f6a8c50/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/convert_of0_305f6a8c50/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/convert_of0_305f6a8c50/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/convert_of0_305f6a8c50/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/convert_of0_305f6a8c50/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/convert_of0_305f6a8c50/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/convert_of0_305f6a8c50/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_2_35>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_2_34>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_2_33>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_2_32>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_2_31>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_2_30>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_2_29>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_2_28>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_2_27>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_2_26>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_2_25>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_2_24>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_2_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_2_22>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_2_21>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_2_20>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_2_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_2_18>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_35>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_34>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_33>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_32>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_31>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_30>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_29>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_28>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_27>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_26>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_25>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_24>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_23>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_22>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_21>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_20>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_19>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_18>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_17>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_16>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_15>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_14>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_13>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_12>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_11>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_10>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_9>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_8>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_7>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_6>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_5>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_4>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_3>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_2>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_1>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_0>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_1_fe5e105b19/sync_delay/op_mem_20_24_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_1_fe5e105b19/mux3/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_1_fe5e105b19/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_1_fe5e105b19/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_1_fe5e105b19/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_1_fe5e105b19/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_35>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_1_fe5e105b19/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_34>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_1_fe5e105b19/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_33>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_1_fe5e105b19/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_32>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_1_fe5e105b19/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_31>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_1_fe5e105b19/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_30>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_1_fe5e105b19/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_29>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_1_fe5e105b19/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_28>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_1_fe5e105b19/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_27>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_1_fe5e105b19/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_26>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_1_fe5e105b19/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_25>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_1_fe5e105b19/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_24>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_1_fe5e105b19/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_1_fe5e105b19/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_22>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_1_fe5e105b19/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_21>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_1_fe5e105b19/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_20>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_1_fe5e105b19/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_1_fe5e105b19/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_18>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/sync_delay/op_mem_20_24_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/mux3/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of3_e62c0149b0/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of3_e62c0149b0/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of3_e62c0149b0/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of3_e62c0149b0/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of3_e62c0149b0/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of3_e62c0149b0/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of3_e62c0149b0/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of3_e62c0149b0/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of3_e62c0149b0/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of3_e62c0149b0/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of3_e62c0149b0/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of3_e62c0149b0/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of3_e62c0149b0/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of3_e62c0149b0/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of3_e62c0149b0/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of3_e62c0149b0/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of3_e62c0149b0/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of3_e62c0149b0/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of2_5607fed1f3/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of2_5607fed1f3/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of2_5607fed1f3/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of2_5607fed1f3/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of2_5607fed1f3/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of2_5607fed1f3/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of2_5607fed1f3/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of2_5607fed1f3/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of2_5607fed1f3/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of2_5607fed1f3/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of2_5607fed1f3/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of2_5607fed1f3/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of2_5607fed1f3/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of2_5607fed1f3/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of2_5607fed1f3/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of2_5607fed1f3/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of2_5607fed1f3/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of2_5607fed1f3/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of1_bb2d1a4068/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of1_bb2d1a4068/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of1_bb2d1a4068/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of1_bb2d1a4068/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of1_bb2d1a4068/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of1_bb2d1a4068/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of1_bb2d1a4068/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of1_bb2d1a4068/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of1_bb2d1a4068/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of1_bb2d1a4068/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of1_bb2d1a4068/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of1_bb2d1a4068/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of1_bb2d1a4068/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of1_bb2d1a4068/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of1_bb2d1a4068/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of1_bb2d1a4068/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of1_bb2d1a4068/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of1_bb2d1a4068/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of0_9dcbf9a678/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of0_9dcbf9a678/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of0_9dcbf9a678/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of0_9dcbf9a678/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of0_9dcbf9a678/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of0_9dcbf9a678/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of0_9dcbf9a678/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of0_9dcbf9a678/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of0_9dcbf9a678/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of0_9dcbf9a678/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of0_9dcbf9a678/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of0_9dcbf9a678/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of0_9dcbf9a678/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of0_9dcbf9a678/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of0_9dcbf9a678/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of0_9dcbf9a678/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of0_9dcbf9a678/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/convert_of0_9dcbf9a678/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_35>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_34>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_33>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_32>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_31>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_30>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_29>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_28>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_27>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_26>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_25>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_24>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_22>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_21>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_20>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real0_c512b4816a/fft_direct_ee646f7bda/butterfly1_0_2b561cf47f/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_18>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/twiddle_general_4mult_00c35e5a44/delay1/op_mem_20_24_2_18>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/twiddle_general_4mult_00c35e5a44/delay1/op_mem_20_24_2_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/twiddle_general_4mult_00c35e5a44/delay1/op_mem_20_24_2_20>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/twiddle_general_4mult_00c35e5a44/delay1/op_mem_20_24_2_21>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/twiddle_general_4mult_00c35e5a44/delay1/op_mem_20_24_2_22>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/twiddle_general_4mult_00c35e5a44/delay1/op_mem_20_24_2_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/twiddle_general_4mult_00c35e5a44/delay1/op_mem_20_24_2_24>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/twiddle_general_4mult_00c35e5a44/delay1/op_mem_20_24_2_25>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/twiddle_general_4mult_00c35e5a44/delay1/op_mem_20_24_2_26>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/twiddle_general_4mult_00c35e5a44/delay1/op_mem_20_24_2_27>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/twiddle_general_4mult_00c35e5a44/delay1/op_mem_20_24_2_28>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/twiddle_general_4mult_00c35e5a44/delay1/op_mem_20_24_2_29>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/twiddle_general_4mult_00c35e5a44/delay1/op_mem_20_24_2_30>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/twiddle_general_4mult_00c35e5a44/delay1/op_mem_20_24_2_31>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/twiddle_general_4mult_00c35e5a44/delay1/op_mem_20_24_2_32>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/twiddle_general_4mult_00c35e5a44/delay1/op_mem_20_24_2_33>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/twiddle_general_4mult_00c35e5a44/delay1/op_mem_20_24_2_34>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/twiddle_general_4mult_00c35e5a44/delay1/op_mem_20_24_2_35>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/mux3/pipe_16_22_1_23>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_7_5823de238c/butterfly_direct_82622f77fc/sync_delay/op_mem_20_24_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/twiddle_general_4mult_de42a8054e/delay1/op_mem_20_24_2_18>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/twiddle_general_4mult_de42a8054e/delay1/op_mem_20_24_2_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/twiddle_general_4mult_de42a8054e/delay1/op_mem_20_24_2_20>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/twiddle_general_4mult_de42a8054e/delay1/op_mem_20_24_2_21>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/twiddle_general_4mult_de42a8054e/delay1/op_mem_20_24_2_22>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/twiddle_general_4mult_de42a8054e/delay1/op_mem_20_24_2_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/twiddle_general_4mult_de42a8054e/delay1/op_mem_20_24_2_24>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/twiddle_general_4mult_de42a8054e/delay1/op_mem_20_24_2_25>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/twiddle_general_4mult_de42a8054e/delay1/op_mem_20_24_2_26>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/twiddle_general_4mult_de42a8054e/delay1/op_mem_20_24_2_27>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/twiddle_general_4mult_de42a8054e/delay1/op_mem_20_24_2_28>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/twiddle_general_4mult_de42a8054e/delay1/op_mem_20_24_2_29>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/twiddle_general_4mult_de42a8054e/delay1/op_mem_20_24_2_30>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/twiddle_general_4mult_de42a8054e/delay1/op_mem_20_24_2_31>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/twiddle_general_4mult_de42a8054e/delay1/op_mem_20_24_2_32>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/twiddle_general_4mult_de42a8054e/delay1/op_mem_20_24_2_33>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/twiddle_general_4mult_de42a8054e/delay1/op_mem_20_24_2_34>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/twiddle_general_4mult_de42a8054e/delay1/op_mem_20_24_2_35>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of0_0da5cbaf09/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of0_0da5cbaf09/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of0_0da5cbaf09/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of0_0da5cbaf09/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of0_0da5cbaf09/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of0_0da5cbaf09/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of0_0da5cbaf09/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of0_0da5cbaf09/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of0_0da5cbaf09/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of0_0da5cbaf09/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of0_0da5cbaf09/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of0_0da5cbaf09/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of0_0da5cbaf09/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of0_0da5cbaf09/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of0_0da5cbaf09/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of0_0da5cbaf09/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of0_0da5cbaf09/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of0_0da5cbaf09/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of1_1d7009331b/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of1_1d7009331b/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of1_1d7009331b/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of1_1d7009331b/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of1_1d7009331b/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of1_1d7009331b/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of1_1d7009331b/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of1_1d7009331b/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of1_1d7009331b/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of1_1d7009331b/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of1_1d7009331b/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of1_1d7009331b/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of1_1d7009331b/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of1_1d7009331b/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of1_1d7009331b/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of1_1d7009331b/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of1_1d7009331b/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/convert_of1_1d7009331b/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/mux3/pipe_16_22_1_23>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_6_7e75795901/butterfly_direct_42faa5a3b6/sync_delay/op_mem_20_24_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/twiddle_general_4mult_c1e8805b70/delay1/op_mem_20_24_2_18>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/twiddle_general_4mult_c1e8805b70/delay1/op_mem_20_24_2_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/twiddle_general_4mult_c1e8805b70/delay1/op_mem_20_24_2_20>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/twiddle_general_4mult_c1e8805b70/delay1/op_mem_20_24_2_21>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/twiddle_general_4mult_c1e8805b70/delay1/op_mem_20_24_2_22>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/twiddle_general_4mult_c1e8805b70/delay1/op_mem_20_24_2_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/twiddle_general_4mult_c1e8805b70/delay1/op_mem_20_24_2_24>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/twiddle_general_4mult_c1e8805b70/delay1/op_mem_20_24_2_25>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/twiddle_general_4mult_c1e8805b70/delay1/op_mem_20_24_2_26>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/twiddle_general_4mult_c1e8805b70/delay1/op_mem_20_24_2_27>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/twiddle_general_4mult_c1e8805b70/delay1/op_mem_20_24_2_28>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/twiddle_general_4mult_c1e8805b70/delay1/op_mem_20_24_2_29>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/twiddle_general_4mult_c1e8805b70/delay1/op_mem_20_24_2_30>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/twiddle_general_4mult_c1e8805b70/delay1/op_mem_20_24_2_31>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/twiddle_general_4mult_c1e8805b70/delay1/op_mem_20_24_2_32>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/twiddle_general_4mult_c1e8805b70/delay1/op_mem_20_24_2_33>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/twiddle_general_4mult_c1e8805b70/delay1/op_mem_20_24_2_34>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/twiddle_general_4mult_c1e8805b70/delay1/op_mem_20_24_2_35>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of0_bad1cc37b2/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of0_bad1cc37b2/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of0_bad1cc37b2/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of0_bad1cc37b2/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of0_bad1cc37b2/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of0_bad1cc37b2/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of0_bad1cc37b2/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of0_bad1cc37b2/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of0_bad1cc37b2/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of0_bad1cc37b2/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of0_bad1cc37b2/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of0_bad1cc37b2/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of0_bad1cc37b2/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of0_bad1cc37b2/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of0_bad1cc37b2/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of0_bad1cc37b2/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of0_bad1cc37b2/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of0_bad1cc37b2/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of1_8ce64af1d2/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of1_8ce64af1d2/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of1_8ce64af1d2/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of1_8ce64af1d2/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of1_8ce64af1d2/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of1_8ce64af1d2/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of1_8ce64af1d2/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of1_8ce64af1d2/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of1_8ce64af1d2/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of1_8ce64af1d2/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of1_8ce64af1d2/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of1_8ce64af1d2/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of1_8ce64af1d2/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of1_8ce64af1d2/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of1_8ce64af1d2/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of1_8ce64af1d2/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of1_8ce64af1d2/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of1_8ce64af1d2/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of2_92089e3b0e/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of2_92089e3b0e/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of2_92089e3b0e/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of2_92089e3b0e/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of2_92089e3b0e/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of2_92089e3b0e/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of2_92089e3b0e/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of2_92089e3b0e/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of2_92089e3b0e/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of2_92089e3b0e/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of2_92089e3b0e/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of2_92089e3b0e/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of2_92089e3b0e/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of2_92089e3b0e/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of2_92089e3b0e/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of2_92089e3b0e/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of2_92089e3b0e/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of2_92089e3b0e/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of3_5b8494f95f/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of3_5b8494f95f/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of3_5b8494f95f/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of3_5b8494f95f/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of3_5b8494f95f/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of3_5b8494f95f/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of3_5b8494f95f/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of3_5b8494f95f/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of3_5b8494f95f/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of3_5b8494f95f/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of3_5b8494f95f/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of3_5b8494f95f/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of3_5b8494f95f/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of3_5b8494f95f/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of3_5b8494f95f/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of3_5b8494f95f/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of3_5b8494f95f/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/convert_of3_5b8494f95f/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/mux3/pipe_16_22_1_23>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_5_f0b8f37405/butterfly_direct_2f07c4f5b5/sync_delay/op_mem_20_24_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/twiddle_general_4mult_6d46e04e47/delay1/op_mem_20_24_2_18>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/twiddle_general_4mult_6d46e04e47/delay1/op_mem_20_24_2_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/twiddle_general_4mult_6d46e04e47/delay1/op_mem_20_24_2_20>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/twiddle_general_4mult_6d46e04e47/delay1/op_mem_20_24_2_21>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/twiddle_general_4mult_6d46e04e47/delay1/op_mem_20_24_2_22>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/twiddle_general_4mult_6d46e04e47/delay1/op_mem_20_24_2_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/twiddle_general_4mult_6d46e04e47/delay1/op_mem_20_24_2_24>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/twiddle_general_4mult_6d46e04e47/delay1/op_mem_20_24_2_25>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/twiddle_general_4mult_6d46e04e47/delay1/op_mem_20_24_2_26>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/twiddle_general_4mult_6d46e04e47/delay1/op_mem_20_24_2_27>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/twiddle_general_4mult_6d46e04e47/delay1/op_mem_20_24_2_28>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/twiddle_general_4mult_6d46e04e47/delay1/op_mem_20_24_2_29>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/twiddle_general_4mult_6d46e04e47/delay1/op_mem_20_24_2_30>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/twiddle_general_4mult_6d46e04e47/delay1/op_mem_20_24_2_31>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/twiddle_general_4mult_6d46e04e47/delay1/op_mem_20_24_2_32>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/twiddle_general_4mult_6d46e04e47/delay1/op_mem_20_24_2_33>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/twiddle_general_4mult_6d46e04e47/delay1/op_mem_20_24_2_34>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/twiddle_general_4mult_6d46e04e47/delay1/op_mem_20_24_2_35>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of0_dd85caa3b5/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of0_dd85caa3b5/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of0_dd85caa3b5/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of0_dd85caa3b5/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of0_dd85caa3b5/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of0_dd85caa3b5/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of0_dd85caa3b5/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of0_dd85caa3b5/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of0_dd85caa3b5/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of0_dd85caa3b5/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of0_dd85caa3b5/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of0_dd85caa3b5/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of0_dd85caa3b5/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of0_dd85caa3b5/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of0_dd85caa3b5/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of0_dd85caa3b5/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of0_dd85caa3b5/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of0_dd85caa3b5/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of1_bb17bcd31f/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of1_bb17bcd31f/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of1_bb17bcd31f/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of1_bb17bcd31f/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of1_bb17bcd31f/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of1_bb17bcd31f/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of1_bb17bcd31f/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of1_bb17bcd31f/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of1_bb17bcd31f/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of1_bb17bcd31f/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of1_bb17bcd31f/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of1_bb17bcd31f/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of1_bb17bcd31f/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of1_bb17bcd31f/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of1_bb17bcd31f/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of1_bb17bcd31f/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of1_bb17bcd31f/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of1_bb17bcd31f/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of2_47293d4647/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of2_47293d4647/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of2_47293d4647/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of2_47293d4647/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of2_47293d4647/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of2_47293d4647/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of2_47293d4647/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of2_47293d4647/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of2_47293d4647/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of2_47293d4647/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of2_47293d4647/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of2_47293d4647/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of2_47293d4647/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of2_47293d4647/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of2_47293d4647/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of2_47293d4647/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of2_47293d4647/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of2_47293d4647/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of3_57aa62d09e/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of3_57aa62d09e/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of3_57aa62d09e/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of3_57aa62d09e/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of3_57aa62d09e/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of3_57aa62d09e/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of3_57aa62d09e/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of3_57aa62d09e/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of3_57aa62d09e/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of3_57aa62d09e/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of3_57aa62d09e/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of3_57aa62d09e/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of3_57aa62d09e/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of3_57aa62d09e/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of3_57aa62d09e/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of3_57aa62d09e/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of3_57aa62d09e/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/convert_of3_57aa62d09e/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/mux3/pipe_16_22_1_23>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_4_f91b655483/butterfly_direct_89ddf7e694/sync_delay/op_mem_20_24_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/twiddle_general_4mult_fb04e7b04a/delay1/op_mem_20_24_2_18>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/twiddle_general_4mult_fb04e7b04a/delay1/op_mem_20_24_2_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/twiddle_general_4mult_fb04e7b04a/delay1/op_mem_20_24_2_20>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/twiddle_general_4mult_fb04e7b04a/delay1/op_mem_20_24_2_21>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/twiddle_general_4mult_fb04e7b04a/delay1/op_mem_20_24_2_22>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/twiddle_general_4mult_fb04e7b04a/delay1/op_mem_20_24_2_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/twiddle_general_4mult_fb04e7b04a/delay1/op_mem_20_24_2_24>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/twiddle_general_4mult_fb04e7b04a/delay1/op_mem_20_24_2_25>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/twiddle_general_4mult_fb04e7b04a/delay1/op_mem_20_24_2_26>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/twiddle_general_4mult_fb04e7b04a/delay1/op_mem_20_24_2_27>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/twiddle_general_4mult_fb04e7b04a/delay1/op_mem_20_24_2_28>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/twiddle_general_4mult_fb04e7b04a/delay1/op_mem_20_24_2_29>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/twiddle_general_4mult_fb04e7b04a/delay1/op_mem_20_24_2_30>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/twiddle_general_4mult_fb04e7b04a/delay1/op_mem_20_24_2_31>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/twiddle_general_4mult_fb04e7b04a/delay1/op_mem_20_24_2_32>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/twiddle_general_4mult_fb04e7b04a/delay1/op_mem_20_24_2_33>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/twiddle_general_4mult_fb04e7b04a/delay1/op_mem_20_24_2_34>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/twiddle_general_4mult_fb04e7b04a/delay1/op_mem_20_24_2_35>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of0_6501bdd0bd/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of0_6501bdd0bd/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of0_6501bdd0bd/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of0_6501bdd0bd/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of0_6501bdd0bd/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of0_6501bdd0bd/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of0_6501bdd0bd/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of0_6501bdd0bd/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of0_6501bdd0bd/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of0_6501bdd0bd/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of0_6501bdd0bd/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of0_6501bdd0bd/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of0_6501bdd0bd/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of0_6501bdd0bd/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of0_6501bdd0bd/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of0_6501bdd0bd/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of0_6501bdd0bd/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of0_6501bdd0bd/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of1_5245e20218/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of1_5245e20218/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of1_5245e20218/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of1_5245e20218/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of1_5245e20218/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of1_5245e20218/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of1_5245e20218/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of1_5245e20218/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of1_5245e20218/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of1_5245e20218/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of1_5245e20218/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of1_5245e20218/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of1_5245e20218/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of1_5245e20218/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of1_5245e20218/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of1_5245e20218/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of1_5245e20218/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of1_5245e20218/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of2_f22dbdeeea/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of2_f22dbdeeea/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of2_f22dbdeeea/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of2_f22dbdeeea/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of2_f22dbdeeea/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of2_f22dbdeeea/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of2_f22dbdeeea/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of2_f22dbdeeea/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of2_f22dbdeeea/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of2_f22dbdeeea/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of2_f22dbdeeea/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of2_f22dbdeeea/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of2_f22dbdeeea/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of2_f22dbdeeea/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of2_f22dbdeeea/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of2_f22dbdeeea/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of2_f22dbdeeea/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of2_f22dbdeeea/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of3_6dbdc3a10e/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of3_6dbdc3a10e/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of3_6dbdc3a10e/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of3_6dbdc3a10e/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of3_6dbdc3a10e/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of3_6dbdc3a10e/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of3_6dbdc3a10e/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of3_6dbdc3a10e/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of3_6dbdc3a10e/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of3_6dbdc3a10e/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of3_6dbdc3a10e/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of3_6dbdc3a10e/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of3_6dbdc3a10e/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of3_6dbdc3a10e/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of3_6dbdc3a10e/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of3_6dbdc3a10e/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of3_6dbdc3a10e/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/convert_of3_6dbdc3a10e/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/mux3/pipe_16_22_1_23>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_3_aa15e84fae/butterfly_direct_5c830c1bfc/sync_delay/op_mem_20_24_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay7/op_mem_20_24_2>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay2/op_mem_20_24_5>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay1/op_mem_20_24_9_17>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay1/op_mem_20_24_9_16>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay1/op_mem_20_24_9_15>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay1/op_mem_20_24_9_14>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay1/op_mem_20_24_9_13>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay1/op_mem_20_24_9_12>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay1/op_mem_20_24_9_11>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay1/op_mem_20_24_9_10>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay1/op_mem_20_24_9_9>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay1/op_mem_20_24_9_8>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay1/op_mem_20_24_9_7>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay1/op_mem_20_24_9_6>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay1/op_mem_20_24_9_5>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay1/op_mem_20_24_9_4>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay1/op_mem_20_24_9_3>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay1/op_mem_20_24_9_2>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay1/op_mem_20_24_9_1>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay1/op_mem_20_24_9_0>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay0/op_mem_20_24_9_17>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay0/op_mem_20_24_9_16>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay0/op_mem_20_24_9_15>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay0/op_mem_20_24_9_14>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay0/op_mem_20_24_9_13>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay0/op_mem_20_24_9_12>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay0/op_mem_20_24_9_11>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay0/op_mem_20_24_9_10>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay0/op_mem_20_24_9_9>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay0/op_mem_20_24_9_8>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay0/op_mem_20_24_9_7>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay0/op_mem_20_24_9_6>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay0/op_mem_20_24_9_5>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay0/op_mem_20_24_9_4>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay0/op_mem_20_24_9_3>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay0/op_mem_20_24_9_2>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay0/op_mem_20_24_9_1>.
	Found 10-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay0/op_mem_20_24_9_0>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay4/op_mem_20_24_5_17>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay4/op_mem_20_24_5_16>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay4/op_mem_20_24_5_15>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay4/op_mem_20_24_5_14>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay4/op_mem_20_24_5_13>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay4/op_mem_20_24_5_12>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay4/op_mem_20_24_5_11>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay4/op_mem_20_24_5_10>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay4/op_mem_20_24_5_9>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay4/op_mem_20_24_5_8>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay4/op_mem_20_24_5_7>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay4/op_mem_20_24_5_6>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay4/op_mem_20_24_5_5>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay4/op_mem_20_24_5_4>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay4/op_mem_20_24_5_3>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay4/op_mem_20_24_5_2>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay4/op_mem_20_24_5_1>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay4/op_mem_20_24_5_0>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay3/op_mem_20_24_5_17>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay3/op_mem_20_24_5_16>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay3/op_mem_20_24_5_15>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay3/op_mem_20_24_5_14>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay3/op_mem_20_24_5_13>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay3/op_mem_20_24_5_12>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay3/op_mem_20_24_5_11>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay3/op_mem_20_24_5_10>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay3/op_mem_20_24_5_9>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay3/op_mem_20_24_5_8>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay3/op_mem_20_24_5_7>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay3/op_mem_20_24_5_6>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay3/op_mem_20_24_5_5>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay3/op_mem_20_24_5_4>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay3/op_mem_20_24_5_3>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay3/op_mem_20_24_5_2>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay3/op_mem_20_24_5_1>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay3/op_mem_20_24_5_0>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay6/op_mem_20_24_2_17>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay6/op_mem_20_24_2_16>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay6/op_mem_20_24_2_15>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay6/op_mem_20_24_2_14>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay6/op_mem_20_24_2_13>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay6/op_mem_20_24_2_12>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay6/op_mem_20_24_2_11>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay6/op_mem_20_24_2_10>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay6/op_mem_20_24_2_9>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay6/op_mem_20_24_2_8>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay6/op_mem_20_24_2_7>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay6/op_mem_20_24_2_6>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay6/op_mem_20_24_2_5>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay6/op_mem_20_24_2_4>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay6/op_mem_20_24_2_3>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay6/op_mem_20_24_2_2>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay6/op_mem_20_24_2_1>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay6/op_mem_20_24_2_0>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay5/op_mem_20_24_2_17>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay5/op_mem_20_24_2_16>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay5/op_mem_20_24_2_15>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay5/op_mem_20_24_2_14>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay5/op_mem_20_24_2_13>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay5/op_mem_20_24_2_12>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay5/op_mem_20_24_2_11>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay5/op_mem_20_24_2_10>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay5/op_mem_20_24_2_9>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay5/op_mem_20_24_2_8>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay5/op_mem_20_24_2_7>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay5/op_mem_20_24_2_6>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay5/op_mem_20_24_2_5>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay5/op_mem_20_24_2_4>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay5/op_mem_20_24_2_3>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay5/op_mem_20_24_2_2>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay5/op_mem_20_24_2_1>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/delay5/op_mem_20_24_2_0>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/mux0/pipe_16_22_6_17>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/mux0/pipe_16_22_6_16>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/mux0/pipe_16_22_6_15>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/mux0/pipe_16_22_6_14>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/mux0/pipe_16_22_6_13>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/mux0/pipe_16_22_6_12>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/mux0/pipe_16_22_6_11>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/mux0/pipe_16_22_6_10>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/mux0/pipe_16_22_6_9>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/mux0/pipe_16_22_6_8>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/mux0/pipe_16_22_6_7>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/mux0/pipe_16_22_6_6>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/mux0/pipe_16_22_6_5>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/mux0/pipe_16_22_6_4>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/mux0/pipe_16_22_6_3>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/mux0/pipe_16_22_6_2>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/mux0/pipe_16_22_6_1>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/twiddle_stage_2_30c73c209f/mux0/pipe_16_22_6_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of0_d0083e437c/convert_70860c9991/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of0_d0083e437c/convert_70860c9991/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of0_d0083e437c/convert_70860c9991/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of0_d0083e437c/convert_70860c9991/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of0_d0083e437c/convert_70860c9991/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of0_d0083e437c/convert_70860c9991/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of0_d0083e437c/convert_70860c9991/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of0_d0083e437c/convert_70860c9991/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of0_d0083e437c/convert_70860c9991/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of0_d0083e437c/convert_70860c9991/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of0_d0083e437c/convert_70860c9991/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of0_d0083e437c/convert_70860c9991/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of0_d0083e437c/convert_70860c9991/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of0_d0083e437c/convert_70860c9991/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of0_d0083e437c/convert_70860c9991/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of0_d0083e437c/convert_70860c9991/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of0_d0083e437c/convert_70860c9991/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of0_d0083e437c/convert_70860c9991/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of1_f07fd30aff/convert_70860c9991/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of1_f07fd30aff/convert_70860c9991/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of1_f07fd30aff/convert_70860c9991/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of1_f07fd30aff/convert_70860c9991/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of1_f07fd30aff/convert_70860c9991/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of1_f07fd30aff/convert_70860c9991/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of1_f07fd30aff/convert_70860c9991/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of1_f07fd30aff/convert_70860c9991/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of1_f07fd30aff/convert_70860c9991/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of1_f07fd30aff/convert_70860c9991/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of1_f07fd30aff/convert_70860c9991/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of1_f07fd30aff/convert_70860c9991/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of1_f07fd30aff/convert_70860c9991/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of1_f07fd30aff/convert_70860c9991/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of1_f07fd30aff/convert_70860c9991/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of1_f07fd30aff/convert_70860c9991/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of1_f07fd30aff/convert_70860c9991/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of1_f07fd30aff/convert_70860c9991/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of2_865850eeee/convert_70860c9991/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of2_865850eeee/convert_70860c9991/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of2_865850eeee/convert_70860c9991/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of2_865850eeee/convert_70860c9991/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of2_865850eeee/convert_70860c9991/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of2_865850eeee/convert_70860c9991/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of2_865850eeee/convert_70860c9991/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of2_865850eeee/convert_70860c9991/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of2_865850eeee/convert_70860c9991/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of2_865850eeee/convert_70860c9991/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of2_865850eeee/convert_70860c9991/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of2_865850eeee/convert_70860c9991/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of2_865850eeee/convert_70860c9991/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of2_865850eeee/convert_70860c9991/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of2_865850eeee/convert_70860c9991/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of2_865850eeee/convert_70860c9991/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of2_865850eeee/convert_70860c9991/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of2_865850eeee/convert_70860c9991/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of3_3590b7d17e/convert_70860c9991/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of3_3590b7d17e/convert_70860c9991/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of3_3590b7d17e/convert_70860c9991/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of3_3590b7d17e/convert_70860c9991/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of3_3590b7d17e/convert_70860c9991/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of3_3590b7d17e/convert_70860c9991/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of3_3590b7d17e/convert_70860c9991/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of3_3590b7d17e/convert_70860c9991/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of3_3590b7d17e/convert_70860c9991/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of3_3590b7d17e/convert_70860c9991/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of3_3590b7d17e/convert_70860c9991/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of3_3590b7d17e/convert_70860c9991/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of3_3590b7d17e/convert_70860c9991/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of3_3590b7d17e/convert_70860c9991/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of3_3590b7d17e/convert_70860c9991/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of3_3590b7d17e/convert_70860c9991/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of3_3590b7d17e/convert_70860c9991/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/convert_of3_3590b7d17e/convert_70860c9991/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/mux0/pipe_16_22_1_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/mux1/pipe_16_22_1_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/mux2/pipe_16_22_1_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/mux3/pipe_16_22_1_19>.
	Found 13-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_2_3adc821d91/butterfly_direct_57b07e077f/sync_delay/op_mem_20_24_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of0_269fb2de1a/convert_70860c9991/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of0_269fb2de1a/convert_70860c9991/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of0_269fb2de1a/convert_70860c9991/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of0_269fb2de1a/convert_70860c9991/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of0_269fb2de1a/convert_70860c9991/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of0_269fb2de1a/convert_70860c9991/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of0_269fb2de1a/convert_70860c9991/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of0_269fb2de1a/convert_70860c9991/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of0_269fb2de1a/convert_70860c9991/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of0_269fb2de1a/convert_70860c9991/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of0_269fb2de1a/convert_70860c9991/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of0_269fb2de1a/convert_70860c9991/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of0_269fb2de1a/convert_70860c9991/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of0_269fb2de1a/convert_70860c9991/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of0_269fb2de1a/convert_70860c9991/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of0_269fb2de1a/convert_70860c9991/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of0_269fb2de1a/convert_70860c9991/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of0_269fb2de1a/convert_70860c9991/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of1_3539951cb2/convert_70860c9991/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of1_3539951cb2/convert_70860c9991/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of1_3539951cb2/convert_70860c9991/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of1_3539951cb2/convert_70860c9991/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of1_3539951cb2/convert_70860c9991/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of1_3539951cb2/convert_70860c9991/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of1_3539951cb2/convert_70860c9991/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of1_3539951cb2/convert_70860c9991/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of1_3539951cb2/convert_70860c9991/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of1_3539951cb2/convert_70860c9991/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of1_3539951cb2/convert_70860c9991/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of1_3539951cb2/convert_70860c9991/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of1_3539951cb2/convert_70860c9991/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of1_3539951cb2/convert_70860c9991/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of1_3539951cb2/convert_70860c9991/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of1_3539951cb2/convert_70860c9991/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of1_3539951cb2/convert_70860c9991/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of1_3539951cb2/convert_70860c9991/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of2_92d3ecea0f/convert_70860c9991/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of2_92d3ecea0f/convert_70860c9991/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of2_92d3ecea0f/convert_70860c9991/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of2_92d3ecea0f/convert_70860c9991/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of2_92d3ecea0f/convert_70860c9991/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of2_92d3ecea0f/convert_70860c9991/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of2_92d3ecea0f/convert_70860c9991/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of2_92d3ecea0f/convert_70860c9991/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of2_92d3ecea0f/convert_70860c9991/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of2_92d3ecea0f/convert_70860c9991/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of2_92d3ecea0f/convert_70860c9991/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of2_92d3ecea0f/convert_70860c9991/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of2_92d3ecea0f/convert_70860c9991/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of2_92d3ecea0f/convert_70860c9991/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of2_92d3ecea0f/convert_70860c9991/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of2_92d3ecea0f/convert_70860c9991/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of2_92d3ecea0f/convert_70860c9991/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of2_92d3ecea0f/convert_70860c9991/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of3_2bd07797de/convert_70860c9991/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of3_2bd07797de/convert_70860c9991/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of3_2bd07797de/convert_70860c9991/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of3_2bd07797de/convert_70860c9991/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of3_2bd07797de/convert_70860c9991/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of3_2bd07797de/convert_70860c9991/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of3_2bd07797de/convert_70860c9991/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of3_2bd07797de/convert_70860c9991/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of3_2bd07797de/convert_70860c9991/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of3_2bd07797de/convert_70860c9991/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of3_2bd07797de/convert_70860c9991/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of3_2bd07797de/convert_70860c9991/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of3_2bd07797de/convert_70860c9991/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of3_2bd07797de/convert_70860c9991/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of3_2bd07797de/convert_70860c9991/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of3_2bd07797de/convert_70860c9991/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of3_2bd07797de/convert_70860c9991/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/convert_of3_2bd07797de/convert_70860c9991/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/mux0/pipe_16_22_1_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/mux1/pipe_16_22_1_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/mux2/pipe_16_22_1_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/mux3/pipe_16_22_1_19>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_biplex_real_4x0_74800c449d/biplex_core_ce6e11ad41/fft_stage_1_7a0acaf727/butterfly_direct_669af7fe17/sync_delay/op_mem_20_24_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux3/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_2_35>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_2_34>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_2_33>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_2_32>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_2_31>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_2_30>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_2_29>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_2_28>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_2_27>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_2_26>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_2_25>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_2_24>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_2_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_2_22>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_2_21>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_2_20>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_2_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_2_18>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_35>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_34>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_33>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_32>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_31>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_30>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_29>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_28>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_27>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_26>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_25>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_24>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_23>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_22>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_21>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_20>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_19>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_18>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_17>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_16>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_15>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_14>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_13>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_12>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_11>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_10>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_9>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_8>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_7>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_6>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_5>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_4>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_3>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_2>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_1>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_1_5ca2c00a71/twiddle_general_4mult_affa3848a0/delay1/op_mem_20_24_0_0>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/sync_delay/op_mem_20_24_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux3/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/convert_of1_9c4e0d4c02/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/convert_of1_9c4e0d4c02/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/convert_of1_9c4e0d4c02/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/convert_of1_9c4e0d4c02/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/convert_of1_9c4e0d4c02/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/convert_of1_9c4e0d4c02/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/convert_of1_9c4e0d4c02/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/convert_of1_9c4e0d4c02/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/convert_of1_9c4e0d4c02/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/convert_of1_9c4e0d4c02/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/convert_of1_9c4e0d4c02/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/convert_of1_9c4e0d4c02/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/convert_of1_9c4e0d4c02/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/convert_of1_9c4e0d4c02/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/convert_of1_9c4e0d4c02/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/convert_of1_9c4e0d4c02/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/convert_of1_9c4e0d4c02/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/convert_of1_9c4e0d4c02/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/convert_of0_305f6a8c50/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/convert_of0_305f6a8c50/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/convert_of0_305f6a8c50/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/convert_of0_305f6a8c50/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/convert_of0_305f6a8c50/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/convert_of0_305f6a8c50/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/convert_of0_305f6a8c50/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/convert_of0_305f6a8c50/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/convert_of0_305f6a8c50/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/convert_of0_305f6a8c50/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/convert_of0_305f6a8c50/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/convert_of0_305f6a8c50/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/convert_of0_305f6a8c50/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/convert_of0_305f6a8c50/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/convert_of0_305f6a8c50/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/convert_of0_305f6a8c50/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/convert_of0_305f6a8c50/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/convert_of0_305f6a8c50/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_2_35>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_2_34>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_2_33>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_2_32>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_2_31>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_2_30>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_2_29>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_2_28>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_2_27>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_2_26>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_2_25>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_2_24>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_2_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_2_22>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_2_21>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_2_20>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_2_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_2_18>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_35>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_34>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_33>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_32>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_31>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_30>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_29>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_28>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_27>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_26>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_25>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_24>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_23>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_22>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_21>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_20>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_19>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_18>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_17>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_16>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_15>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_14>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_13>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_12>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_11>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_10>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_9>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_8>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_7>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_6>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_5>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_4>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_3>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_2>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_1>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly2_0_d3942396c3/twiddle_general_4mult_2915d7f7f4/delay1/op_mem_20_24_0_0>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_1_fe5e105b19/sync_delay/op_mem_20_24_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_1_fe5e105b19/mux3/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_1_fe5e105b19/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_1_fe5e105b19/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_1_fe5e105b19/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_1_fe5e105b19/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_35>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_1_fe5e105b19/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_34>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_1_fe5e105b19/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_33>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_1_fe5e105b19/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_32>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_1_fe5e105b19/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_31>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_1_fe5e105b19/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_30>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_1_fe5e105b19/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_29>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_1_fe5e105b19/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_28>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_1_fe5e105b19/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_27>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_1_fe5e105b19/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_26>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_1_fe5e105b19/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_25>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_1_fe5e105b19/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_24>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_1_fe5e105b19/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_1_fe5e105b19/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_22>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_1_fe5e105b19/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_21>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_1_fe5e105b19/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_20>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_1_fe5e105b19/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_1_fe5e105b19/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_18>.
	Found 6-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/sync_delay/op_mem_20_24_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/mux3/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/mux2/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/mux1/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/mux0/pipe_16_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of3_e62c0149b0/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of3_e62c0149b0/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of3_e62c0149b0/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of3_e62c0149b0/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of3_e62c0149b0/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of3_e62c0149b0/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of3_e62c0149b0/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of3_e62c0149b0/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of3_e62c0149b0/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of3_e62c0149b0/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of3_e62c0149b0/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of3_e62c0149b0/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of3_e62c0149b0/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of3_e62c0149b0/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of3_e62c0149b0/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of3_e62c0149b0/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of3_e62c0149b0/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of3_e62c0149b0/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of2_5607fed1f3/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of2_5607fed1f3/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of2_5607fed1f3/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of2_5607fed1f3/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of2_5607fed1f3/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of2_5607fed1f3/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of2_5607fed1f3/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of2_5607fed1f3/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of2_5607fed1f3/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of2_5607fed1f3/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of2_5607fed1f3/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of2_5607fed1f3/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of2_5607fed1f3/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of2_5607fed1f3/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of2_5607fed1f3/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of2_5607fed1f3/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of2_5607fed1f3/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of2_5607fed1f3/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of1_bb2d1a4068/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of1_bb2d1a4068/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of1_bb2d1a4068/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of1_bb2d1a4068/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of1_bb2d1a4068/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of1_bb2d1a4068/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of1_bb2d1a4068/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of1_bb2d1a4068/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of1_bb2d1a4068/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of1_bb2d1a4068/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of1_bb2d1a4068/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of1_bb2d1a4068/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of1_bb2d1a4068/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of1_bb2d1a4068/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of1_bb2d1a4068/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of1_bb2d1a4068/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of1_bb2d1a4068/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of1_bb2d1a4068/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of0_9dcbf9a678/convert_e184aba7ce/adder/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of0_9dcbf9a678/convert_e184aba7ce/adder/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of0_9dcbf9a678/convert_e184aba7ce/adder/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of0_9dcbf9a678/convert_e184aba7ce/adder/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of0_9dcbf9a678/convert_e184aba7ce/adder/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of0_9dcbf9a678/convert_e184aba7ce/adder/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of0_9dcbf9a678/convert_e184aba7ce/adder/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of0_9dcbf9a678/convert_e184aba7ce/adder/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of0_9dcbf9a678/convert_e184aba7ce/adder/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of0_9dcbf9a678/convert_e184aba7ce/adder/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of0_9dcbf9a678/convert_e184aba7ce/adder/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of0_9dcbf9a678/convert_e184aba7ce/adder/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of0_9dcbf9a678/convert_e184aba7ce/adder/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of0_9dcbf9a678/convert_e184aba7ce/adder/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of0_9dcbf9a678/convert_e184aba7ce/adder/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of0_9dcbf9a678/convert_e184aba7ce/adder/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of0_9dcbf9a678/convert_e184aba7ce/adder/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/convert_of0_9dcbf9a678/convert_e184aba7ce/adder/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_35>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_34>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_33>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_32>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_31>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_30>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_29>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_28>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_27>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_26>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_25>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_24>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_22>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_21>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_20>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_a91220dfb7/fft_wideband_real1_9c10afbb70/fft_direct_ff4fd4788b/butterfly1_0_2b561cf47f/twiddle_general_4mult_d3f87a3d85/delay1/op_mem_20_24_2_18>.
	Found 3-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_0>.
	Found 3-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_1>.
	Found 3-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_2>.
	Found 3-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_3>.
	Found 3-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_4>.
	Found 3-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_5>.
	Found 3-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_6>.
	Found 3-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_7>.
	Found 3-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_8>.
	Found 3-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_9>.
	Found 3-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_10>.
	Found 3-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_11>.
	Found 3-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_12>.
	Found 3-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_13>.
	Found 3-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_14>.
	Found 3-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_15>.
	Found 3-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_16>.
	Found 3-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_17>.
	Found 3-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_18>.
	Found 3-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_19>.
	Found 3-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_20>.
	Found 3-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_21>.
	Found 3-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_22>.
	Found 3-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_23>.
	Found 3-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_24>.
	Found 3-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_25>.
	Found 3-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_26>.
	Found 3-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_27>.
	Found 3-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_28>.
	Found 3-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_29>.
	Found 3-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_30>.
	Found 3-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/delay2/op_mem_20_24_0_31>.
	Found 3-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/delay5/op_mem_20_24_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/delay4/op_mem_20_24_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/delay1/op_mem_20_24_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/delay1/op_mem_20_24_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/delay1/op_mem_20_24_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/delay1/op_mem_20_24_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/delay1/op_mem_20_24_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/delay1/op_mem_20_24_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/delay1/op_mem_20_24_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/delay1/op_mem_20_24_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/delay1/op_mem_20_24_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/delay1/op_mem_20_24_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/delay1/op_mem_20_24_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/delay1/op_mem_20_24_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_18>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_20>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_21>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_22>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_24>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_25>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_26>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_27>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_28>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_29>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_30>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_31>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_32>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_33>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_34>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_35>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_36>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_37>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_38>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_39>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_40>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_41>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_42>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_43>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_44>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_45>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_46>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_47>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_48>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_49>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_50>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_51>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_52>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_53>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_54>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_55>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_56>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_57>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_58>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_59>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_60>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_61>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_62>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_63>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_64>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_65>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_66>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_67>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_68>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_69>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_70>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/create_xstart_c17e97ae68/delay2/op_mem_20_24_0_71>.
	Found 2-bit shift register for signal <c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_last_tap_c58d5bf7f0/pfb_add_tree_async_591571284b/adder_tree1_4b3dc0964f/sync_delay/op_mem_20_24_1>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/delay10/op_mem_20_24_0_0>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/delay10/op_mem_20_24_0_1>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/delay10/op_mem_20_24_0_2>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/delay10/op_mem_20_24_0_3>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/delay10/op_mem_20_24_0_4>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/delay10/op_mem_20_24_0_5>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/delay10/op_mem_20_24_0_6>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/delay10/op_mem_20_24_0_7>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/delay10/op_mem_20_24_0_8>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/delay10/op_mem_20_24_0_9>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/delay10/op_mem_20_24_0_10>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/delay10/op_mem_20_24_0_11>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/delay10/op_mem_20_24_0_12>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/delay10/op_mem_20_24_0_13>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/delay10/op_mem_20_24_0_14>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/delay10/op_mem_20_24_0_15>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/delay10/op_mem_20_24_0_16>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/delay3/op_mem_20_24_0_0>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/delay3/op_mem_20_24_0_1>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/delay3/op_mem_20_24_0_2>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/delay3/op_mem_20_24_0_3>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/delay3/op_mem_20_24_0_4>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/delay3/op_mem_20_24_0_5>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/delay3/op_mem_20_24_0_6>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/delay3/op_mem_20_24_0_7>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/delay3/op_mem_20_24_0_8>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/delay3/op_mem_20_24_0_9>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/delay3/op_mem_20_24_0_10>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/delay3/op_mem_20_24_0_11>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/delay3/op_mem_20_24_0_12>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/delay3/op_mem_20_24_0_13>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/delay3/op_mem_20_24_0_14>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/delay3/op_mem_20_24_0_15>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/delay3/op_mem_20_24_0_16>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay10/op_mem_20_24_0_0>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay10/op_mem_20_24_0_1>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay10/op_mem_20_24_0_2>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay10/op_mem_20_24_0_3>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay10/op_mem_20_24_0_4>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay10/op_mem_20_24_0_5>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay10/op_mem_20_24_0_6>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay10/op_mem_20_24_0_7>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay10/op_mem_20_24_0_8>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay10/op_mem_20_24_0_9>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay10/op_mem_20_24_0_10>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay10/op_mem_20_24_0_11>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay10/op_mem_20_24_0_12>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay10/op_mem_20_24_0_13>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay10/op_mem_20_24_0_14>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay10/op_mem_20_24_0_15>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay10/op_mem_20_24_0_16>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay3/op_mem_20_24_0_0>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay3/op_mem_20_24_0_1>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay3/op_mem_20_24_0_2>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay3/op_mem_20_24_0_3>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay3/op_mem_20_24_0_4>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay3/op_mem_20_24_0_5>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay3/op_mem_20_24_0_6>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay3/op_mem_20_24_0_7>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay3/op_mem_20_24_0_8>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay3/op_mem_20_24_0_9>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay3/op_mem_20_24_0_10>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay3/op_mem_20_24_0_11>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay3/op_mem_20_24_0_12>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay3/op_mem_20_24_0_13>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay3/op_mem_20_24_0_14>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay3/op_mem_20_24_0_15>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay3/op_mem_20_24_0_16>.
	Found 15-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay13/op_mem_20_24_0_1>.
	Found 14-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay13/op_mem_20_24_0_0>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bd/Mmult_mult_46_562_13>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bd/Mmult_mult_46_562_12>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bd/Mmult_mult_46_562_11>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bd/Mmult_mult_46_562_10>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bd/Mmult_mult_46_562_9>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bd/Mmult_mult_46_562_8>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bd/Mmult_mult_46_562_7>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bd/Mmult_mult_46_562_6>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bd/Mmult_mult_46_562_5>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bd/Mmult_mult_46_562_4>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bd/Mmult_mult_46_562_3>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bd/Mmult_mult_46_562_2>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bd/Mmult_mult_46_562_1>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bd/Mmult_mult_46_562_0>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bc/Mmult_mult_46_562_13>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bc/Mmult_mult_46_562_12>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bc/Mmult_mult_46_562_11>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bc/Mmult_mult_46_562_10>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bc/Mmult_mult_46_562_9>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bc/Mmult_mult_46_562_8>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bc/Mmult_mult_46_562_7>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bc/Mmult_mult_46_562_6>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bc/Mmult_mult_46_562_5>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bc/Mmult_mult_46_562_4>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bc/Mmult_mult_46_562_3>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bc/Mmult_mult_46_562_2>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bc/Mmult_mult_46_562_1>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/bc/Mmult_mult_46_562_0>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bd/Mmult_mult_46_562_13>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bd/Mmult_mult_46_562_12>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bd/Mmult_mult_46_562_11>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bd/Mmult_mult_46_562_10>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bd/Mmult_mult_46_562_9>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bd/Mmult_mult_46_562_8>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bd/Mmult_mult_46_562_7>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bd/Mmult_mult_46_562_6>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bd/Mmult_mult_46_562_5>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bd/Mmult_mult_46_562_4>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bd/Mmult_mult_46_562_3>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bd/Mmult_mult_46_562_2>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bd/Mmult_mult_46_562_1>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bd/Mmult_mult_46_562_0>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bc/Mmult_mult_46_562_13>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bc/Mmult_mult_46_562_12>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bc/Mmult_mult_46_562_11>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bc/Mmult_mult_46_562_10>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bc/Mmult_mult_46_562_9>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bc/Mmult_mult_46_562_8>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bc/Mmult_mult_46_562_7>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bc/Mmult_mult_46_562_6>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bc/Mmult_mult_46_562_5>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bc/Mmult_mult_46_562_4>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bc/Mmult_mult_46_562_3>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bc/Mmult_mult_46_562_2>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bc/Mmult_mult_46_562_1>.
	Found 16-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/bc/Mmult_mult_46_562_0>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/a0_delay/op_mem_20_24_2_18>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/a0_delay/op_mem_20_24_2_17>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/a0_delay/op_mem_20_24_2_16>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/a0_delay/op_mem_20_24_2_15>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/a0_delay/op_mem_20_24_2_14>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/a0_delay/op_mem_20_24_2_13>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/a0_delay/op_mem_20_24_2_12>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/a0_delay/op_mem_20_24_2_11>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/a0_delay/op_mem_20_24_2_10>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/a0_delay/op_mem_20_24_2_9>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/a0_delay/op_mem_20_24_2_8>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/a0_delay/op_mem_20_24_2_7>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/a0_delay/op_mem_20_24_2_6>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/a0_delay/op_mem_20_24_2_5>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/a0_delay/op_mem_20_24_2_4>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/a0_delay/op_mem_20_24_2_3>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/a0_delay/op_mem_20_24_2_2>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/a0_delay/op_mem_20_24_2_1>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/a0_delay/op_mem_20_24_2_0>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/a0_delay/op_mem_20_24_2_18>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/a0_delay/op_mem_20_24_2_17>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/a0_delay/op_mem_20_24_2_16>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/a0_delay/op_mem_20_24_2_15>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/a0_delay/op_mem_20_24_2_14>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/a0_delay/op_mem_20_24_2_13>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/a0_delay/op_mem_20_24_2_12>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/a0_delay/op_mem_20_24_2_11>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/a0_delay/op_mem_20_24_2_10>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/a0_delay/op_mem_20_24_2_9>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/a0_delay/op_mem_20_24_2_8>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/a0_delay/op_mem_20_24_2_7>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/a0_delay/op_mem_20_24_2_6>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/a0_delay/op_mem_20_24_2_5>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/a0_delay/op_mem_20_24_2_4>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/a0_delay/op_mem_20_24_2_3>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/a0_delay/op_mem_20_24_2_2>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/a0_delay/op_mem_20_24_2_1>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/a0_delay/op_mem_20_24_2_0>.
	Found 7-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay6/op_mem_20_24_6_1>.
	Found 7-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/delay6/op_mem_20_24_6_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_tvg0_3f83eaa054/mux2/pipe_16_22_0_44>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_49>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_48>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_47>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_46>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_45>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_44>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_43>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_42>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_41>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_40>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_39>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_38>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_37>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_36>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_35>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_34>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_33>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_32>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_31>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/imag_sum/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_49>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_48>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_47>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_46>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_45>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_44>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_43>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_42>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_41>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_40>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_39>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_38>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_37>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_36>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_35>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_34>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_33>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_32>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_31>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/imag_sum/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_49>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_48>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_47>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_46>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_45>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_44>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_43>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_42>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_41>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_40>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_39>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_38>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_37>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_36>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_35>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_34>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_33>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_32>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_31>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/cmult_4bit_hdl_e90bbbc122/real_sum/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_49>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_48>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_47>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_46>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_45>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_44>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_43>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_42>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_41>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_40>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_39>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_38>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_37>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_36>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_35>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_34>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_33>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_32>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_31>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/cmult_4bit_hdl_b251b9ffa8/real_sum/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_51>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_12>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_11>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_10>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_9>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_8>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_7>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_6>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_5>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_4>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_3>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_2>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_1>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/polynomial0_23243560fe/addsub/op_mem_91_20_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_51>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_30>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_29>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_28>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_27>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_26>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_25>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_24>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_22>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_21>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_20>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_18>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_12>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_11>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_10>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_9>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_8>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_7>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_6>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_5>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_4>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_3>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_2>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_1>.
	Found 3-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/polynomial0_feade403d2/addsub/op_mem_91_20_1_0>.
	Found 7-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_1>.
	Found 7-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_2>.
	Found 7-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_3>.
	Found 7-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_4>.
	Found 7-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_5>.
	Found 7-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_6>.
	Found 7-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_7>.
	Found 7-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_8>.
	Found 7-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_9>.
	Found 7-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_10>.
	Found 7-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_11>.
	Found 7-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_12>.
	Found 7-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_13>.
	Found 7-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_14>.
	Found 7-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_15>.
	Found 7-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_16>.
	Found 7-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_17>.
	Found 7-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_18>.
	Found 7-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_19>.
	Found 7-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/delay_gen_5337c180f8/phase_calc_8299f5efce/delay3/op_mem_20_24_0_20>.
	Found 5-bit shift register for signal <c09f12_01_x0/fdfs_063070395a/fd_tr0_ff3cd11b73/delay7/op_mem_20_24_1_20>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr1_34e6da8a4b/delay7/op_mem_20_24_1_0>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr1_34e6da8a4b/delay7/op_mem_20_24_1_1>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr1_34e6da8a4b/delay7/op_mem_20_24_1_2>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr1_34e6da8a4b/delay7/op_mem_20_24_1_3>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr1_34e6da8a4b/delay7/op_mem_20_24_1_4>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr1_34e6da8a4b/delay7/op_mem_20_24_1_5>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr1_34e6da8a4b/delay7/op_mem_20_24_1_6>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr1_34e6da8a4b/delay7/op_mem_20_24_1_7>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr1_34e6da8a4b/delay7/op_mem_20_24_1_8>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr1_34e6da8a4b/delay7/op_mem_20_24_1_9>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr1_34e6da8a4b/delay7/op_mem_20_24_1_10>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr1_34e6da8a4b/delay7/op_mem_20_24_1_11>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr1_34e6da8a4b/delay7/op_mem_20_24_1_12>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr1_34e6da8a4b/delay7/op_mem_20_24_1_13>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr1_34e6da8a4b/delay7/op_mem_20_24_1_14>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr1_34e6da8a4b/delay7/op_mem_20_24_1_15>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr1_34e6da8a4b/delay7/op_mem_20_24_1_16>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr1_34e6da8a4b/delay7/op_mem_20_24_1_17>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr1_34e6da8a4b/delay7/op_mem_20_24_1_18>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr1_34e6da8a4b/delay7/op_mem_20_24_1_19>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr1_34e6da8a4b/delay7/op_mem_20_24_1_20>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr1_34e6da8a4b/delay7/op_mem_20_24_1_21>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr1_34e6da8a4b/delay7/op_mem_20_24_1_22>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr1_34e6da8a4b/delay7/op_mem_20_24_1_23>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr1_34e6da8a4b/delay7/op_mem_20_24_1_24>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr1_34e6da8a4b/delay7/op_mem_20_24_1_25>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr1_34e6da8a4b/delay7/op_mem_20_24_1_26>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr1_34e6da8a4b/delay7/op_mem_20_24_1_27>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr1_34e6da8a4b/delay7/op_mem_20_24_1_28>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr1_34e6da8a4b/delay7/op_mem_20_24_1_29>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr1_34e6da8a4b/delay7/op_mem_20_24_1_30>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr1_34e6da8a4b/delay7/op_mem_20_24_1_31>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr_e556bbeffd/delay7/op_mem_20_24_1_0>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr_e556bbeffd/delay7/op_mem_20_24_1_1>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr_e556bbeffd/delay7/op_mem_20_24_1_2>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr_e556bbeffd/delay7/op_mem_20_24_1_3>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr_e556bbeffd/delay7/op_mem_20_24_1_4>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr_e556bbeffd/delay7/op_mem_20_24_1_5>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr_e556bbeffd/delay7/op_mem_20_24_1_6>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr_e556bbeffd/delay7/op_mem_20_24_1_7>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr_e556bbeffd/delay7/op_mem_20_24_1_8>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr_e556bbeffd/delay7/op_mem_20_24_1_9>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr_e556bbeffd/delay7/op_mem_20_24_1_10>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr_e556bbeffd/delay7/op_mem_20_24_1_11>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr_e556bbeffd/delay7/op_mem_20_24_1_12>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr_e556bbeffd/delay7/op_mem_20_24_1_13>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr_e556bbeffd/delay7/op_mem_20_24_1_14>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr_e556bbeffd/delay7/op_mem_20_24_1_15>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr_e556bbeffd/delay7/op_mem_20_24_1_16>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr_e556bbeffd/delay7/op_mem_20_24_1_17>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr_e556bbeffd/delay7/op_mem_20_24_1_18>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr_e556bbeffd/delay7/op_mem_20_24_1_19>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr_e556bbeffd/delay7/op_mem_20_24_1_20>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr_e556bbeffd/delay7/op_mem_20_24_1_21>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr_e556bbeffd/delay7/op_mem_20_24_1_22>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr_e556bbeffd/delay7/op_mem_20_24_1_23>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr_e556bbeffd/delay7/op_mem_20_24_1_24>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr_e556bbeffd/delay7/op_mem_20_24_1_25>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr_e556bbeffd/delay7/op_mem_20_24_1_26>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr_e556bbeffd/delay7/op_mem_20_24_1_27>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr_e556bbeffd/delay7/op_mem_20_24_1_28>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr_e556bbeffd/delay7/op_mem_20_24_1_29>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr_e556bbeffd/delay7/op_mem_20_24_1_30>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr_e556bbeffd/delay7/op_mem_20_24_1_31>.
	Found 4-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/cd_tr_e556bbeffd/delay7/op_mem_20_24_1_32>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay5/op_mem_20_24_0_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay5/op_mem_20_24_0_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay5/op_mem_20_24_0_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay5/op_mem_20_24_0_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay5/op_mem_20_24_0_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay5/op_mem_20_24_0_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay5/op_mem_20_24_0_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay5/op_mem_20_24_0_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay5/op_mem_20_24_0_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay5/op_mem_20_24_0_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay5/op_mem_20_24_0_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay5/op_mem_20_24_0_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay5/op_mem_20_24_0_12>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen1_e9f889d339/delay2/op_mem_20_24_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay5/op_mem_20_24_0_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay5/op_mem_20_24_0_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay5/op_mem_20_24_0_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay5/op_mem_20_24_0_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay5/op_mem_20_24_0_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay5/op_mem_20_24_0_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay5/op_mem_20_24_0_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay5/op_mem_20_24_0_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay5/op_mem_20_24_0_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay5/op_mem_20_24_0_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay5/op_mem_20_24_0_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay5/op_mem_20_24_0_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay5/op_mem_20_24_0_12>.
	Found 3-bit shift register for signal <c09f12_01_x0/coarse_delay_14c739abb5/delay_gen0_b255b8425c/delay2/op_mem_20_24_0>.
	Found 3-bit shift register for signal <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_0>.
	Found 3-bit shift register for signal <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_1>.
	Found 3-bit shift register for signal <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_2>.
	Found 3-bit shift register for signal <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_3>.
	Found 3-bit shift register for signal <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_4>.
	Found 3-bit shift register for signal <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_5>.
	Found 3-bit shift register for signal <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_6>.
	Found 3-bit shift register for signal <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_7>.
	Found 3-bit shift register for signal <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_8>.
	Found 3-bit shift register for signal <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_9>.
	Found 3-bit shift register for signal <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_10>.
	Found 3-bit shift register for signal <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_11>.
	Found 3-bit shift register for signal <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_12>.
	Found 3-bit shift register for signal <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_13>.
	Found 3-bit shift register for signal <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_14>.
	Found 3-bit shift register for signal <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_15>.
	Found 3-bit shift register for signal <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_16>.
	Found 3-bit shift register for signal <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_17>.
	Found 3-bit shift register for signal <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_18>.
	Found 3-bit shift register for signal <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_19>.
	Found 3-bit shift register for signal <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_20>.
	Found 3-bit shift register for signal <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_21>.
	Found 3-bit shift register for signal <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_22>.
	Found 3-bit shift register for signal <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_23>.
	Found 3-bit shift register for signal <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_24>.
	Found 3-bit shift register for signal <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_25>.
	Found 3-bit shift register for signal <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_26>.
	Found 3-bit shift register for signal <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_27>.
	Found 3-bit shift register for signal <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_28>.
	Found 3-bit shift register for signal <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_29>.
	Found 3-bit shift register for signal <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_30>.
	Found 3-bit shift register for signal <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay1/op_mem_20_24_2_31>.
	Found 2-bit shift register for signal <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay2/op_mem_20_24_1>.
	Found 3-bit shift register for signal <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay10/op_mem_20_24_2>.
	Found 3-bit shift register for signal <c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/delay16/op_mem_20_24_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay2/op_mem_20_24_1>.
	Found 3-bit shift register for signal <c09f12_01_x0/adc_snap0_e5d722f3d9/delay_61fe49f948/delay10/op_mem_20_24_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/packetiser_38cd0f1979/hdr_delay3/op_mem_20_24_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/packetiser_38cd0f1979/hdr_delay3/op_mem_20_24_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/packetiser_38cd0f1979/hdr_delay3/op_mem_20_24_1_0>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_0>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_1>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_2>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_3>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_4>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_5>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_6>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_7>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_8>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_9>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_10>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_11>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_12>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_13>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_14>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_15>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_16>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_17>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_18>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_19>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_20>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_21>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_22>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_23>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_24>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_25>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_26>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_27>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_28>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_29>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_30>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_31>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_32>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_33>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_34>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_35>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_36>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_37>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_38>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_39>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_40>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_41>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_42>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_43>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_44>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_45>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_46>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/real_sum/op_mem_91_20_3_47>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_0>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_1>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_2>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_3>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_4>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_5>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_6>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_7>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_8>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_9>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_10>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_11>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_12>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_13>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_14>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_15>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_16>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_17>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_18>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_19>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_20>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_21>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_22>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_23>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_24>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_25>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_26>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_27>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_28>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_29>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_30>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_31>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_32>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_33>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_34>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_35>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_36>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_37>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_38>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_39>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_40>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_41>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_42>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_43>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_44>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_45>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_46>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/real_sum/op_mem_91_20_3_47>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_0>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_1>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_2>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_3>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_4>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_5>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_6>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_7>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_8>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_9>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_10>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_11>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_12>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_13>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_14>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_15>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_16>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_17>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_18>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_19>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_20>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_21>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_22>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_23>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_24>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_25>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_26>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_27>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_28>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_29>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_30>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_31>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_32>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_33>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_34>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_35>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_36>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_37>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_38>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_39>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_40>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_41>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_42>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_43>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_44>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_45>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_46>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/imag_sum/op_mem_91_20_3_47>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_0>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_1>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_2>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_3>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_4>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_5>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_6>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_7>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_8>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_9>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_10>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_11>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_12>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_13>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_14>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_15>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_16>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_17>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_18>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_19>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_20>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_21>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_22>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_23>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_24>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_25>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_26>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_27>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_28>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_29>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_30>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_31>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_32>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_33>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_34>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_35>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_36>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_37>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_38>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_39>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_40>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_41>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_42>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_43>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_44>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_45>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_46>.
	Found 4-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/imag_sum/op_mem_91_20_3_47>.
	Found 2-bit shift register for signal <c09f12_01_x0/gbe_err_4ff5b5b3bc/delay3/op_mem_20_24_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/gbe_err_4ff5b5b3bc/delay2/op_mem_20_24_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/gbe_err_4ff5b5b3bc/delay17/op_mem_20_24_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/gbe_err_4ff5b5b3bc/delay1/op_mem_20_24_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_18>.
	Found 2-bit shift register for signal <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_20>.
	Found 2-bit shift register for signal <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_21>.
	Found 2-bit shift register for signal <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_22>.
	Found 2-bit shift register for signal <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_24>.
	Found 2-bit shift register for signal <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_25>.
	Found 2-bit shift register for signal <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_26>.
	Found 2-bit shift register for signal <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_27>.
	Found 2-bit shift register for signal <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_28>.
	Found 2-bit shift register for signal <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_29>.
	Found 2-bit shift register for signal <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_30>.
	Found 2-bit shift register for signal <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_31>.
	Found 2-bit shift register for signal <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_32>.
	Found 2-bit shift register for signal <c09f12_01_x0/subsystem4_878b3c265c/mux2/pipe_28_22_1_129>.
	Found 2-bit shift register for signal <c09f12_01_x0/ct_tvg_81cd2f878e/delay1/op_mem_20_24_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/ct_tvg_81cd2f878e/delay/op_mem_20_24_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/relational4/op_mem_32_22_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/relational3/op_mem_32_22_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/relational2/op_mem_32_22_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/relational1/op_mem_32_22_1>.
	Found 13-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/delay6/op_mem_20_24_0>.
	Found 13-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/delay16/op_mem_20_24_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1r2/op_mem_65_20_3_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1r2/op_mem_65_20_3_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1r2/op_mem_65_20_3_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1r2/op_mem_65_20_3_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1r2/op_mem_65_20_3_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1r2/op_mem_65_20_3_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1r2/op_mem_65_20_3_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1r2/op_mem_65_20_3_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1r2/op_mem_65_20_3_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1r2/op_mem_65_20_3_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1r2/op_mem_65_20_3_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1r2/op_mem_65_20_3_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1r2/op_mem_65_20_3_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1r2/op_mem_65_20_3_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1r2/op_mem_65_20_3_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1r2/op_mem_65_20_3_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1r2/op_mem_65_20_3_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1i2/op_mem_65_20_3_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1i2/op_mem_65_20_3_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1i2/op_mem_65_20_3_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1i2/op_mem_65_20_3_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1i2/op_mem_65_20_3_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1i2/op_mem_65_20_3_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1i2/op_mem_65_20_3_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1i2/op_mem_65_20_3_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1i2/op_mem_65_20_3_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1i2/op_mem_65_20_3_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1i2/op_mem_65_20_3_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1i2/op_mem_65_20_3_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1i2/op_mem_65_20_3_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1i2/op_mem_65_20_3_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1i2/op_mem_65_20_3_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1i2/op_mem_65_20_3_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/r1i2/op_mem_65_20_3_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1i2/op_mem_65_20_3_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1i2/op_mem_65_20_3_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1i2/op_mem_65_20_3_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1i2/op_mem_65_20_3_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1i2/op_mem_65_20_3_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1i2/op_mem_65_20_3_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1i2/op_mem_65_20_3_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1i2/op_mem_65_20_3_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1i2/op_mem_65_20_3_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1i2/op_mem_65_20_3_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1i2/op_mem_65_20_3_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1i2/op_mem_65_20_3_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1i2/op_mem_65_20_3_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1i2/op_mem_65_20_3_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1i2/op_mem_65_20_3_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1i2/op_mem_65_20_3_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1i2/op_mem_65_20_3_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1r2/op_mem_65_20_3_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1r2/op_mem_65_20_3_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1r2/op_mem_65_20_3_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1r2/op_mem_65_20_3_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1r2/op_mem_65_20_3_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1r2/op_mem_65_20_3_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1r2/op_mem_65_20_3_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1r2/op_mem_65_20_3_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1r2/op_mem_65_20_3_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1r2/op_mem_65_20_3_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1r2/op_mem_65_20_3_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1r2/op_mem_65_20_3_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1r2/op_mem_65_20_3_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1r2/op_mem_65_20_3_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1r2/op_mem_65_20_3_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1r2/op_mem_65_20_3_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full1_b949328f47/i1r2/op_mem_65_20_3_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1r2/op_mem_65_20_3_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1r2/op_mem_65_20_3_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1r2/op_mem_65_20_3_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1r2/op_mem_65_20_3_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1r2/op_mem_65_20_3_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1r2/op_mem_65_20_3_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1r2/op_mem_65_20_3_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1r2/op_mem_65_20_3_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1r2/op_mem_65_20_3_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1r2/op_mem_65_20_3_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1r2/op_mem_65_20_3_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1r2/op_mem_65_20_3_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1r2/op_mem_65_20_3_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1r2/op_mem_65_20_3_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1r2/op_mem_65_20_3_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1r2/op_mem_65_20_3_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1r2/op_mem_65_20_3_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1i2/op_mem_65_20_3_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1i2/op_mem_65_20_3_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1i2/op_mem_65_20_3_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1i2/op_mem_65_20_3_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1i2/op_mem_65_20_3_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1i2/op_mem_65_20_3_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1i2/op_mem_65_20_3_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1i2/op_mem_65_20_3_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1i2/op_mem_65_20_3_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1i2/op_mem_65_20_3_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1i2/op_mem_65_20_3_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1i2/op_mem_65_20_3_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1i2/op_mem_65_20_3_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1i2/op_mem_65_20_3_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1i2/op_mem_65_20_3_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1i2/op_mem_65_20_3_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/r1i2/op_mem_65_20_3_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1r2/op_mem_65_20_3_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1r2/op_mem_65_20_3_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1r2/op_mem_65_20_3_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1r2/op_mem_65_20_3_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1r2/op_mem_65_20_3_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1r2/op_mem_65_20_3_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1r2/op_mem_65_20_3_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1r2/op_mem_65_20_3_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1r2/op_mem_65_20_3_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1r2/op_mem_65_20_3_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1r2/op_mem_65_20_3_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1r2/op_mem_65_20_3_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1r2/op_mem_65_20_3_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1r2/op_mem_65_20_3_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1r2/op_mem_65_20_3_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1r2/op_mem_65_20_3_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1r2/op_mem_65_20_3_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1i2/op_mem_65_20_3_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1i2/op_mem_65_20_3_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1i2/op_mem_65_20_3_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1i2/op_mem_65_20_3_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1i2/op_mem_65_20_3_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1i2/op_mem_65_20_3_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1i2/op_mem_65_20_3_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1i2/op_mem_65_20_3_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1i2/op_mem_65_20_3_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1i2/op_mem_65_20_3_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1i2/op_mem_65_20_3_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1i2/op_mem_65_20_3_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1i2/op_mem_65_20_3_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1i2/op_mem_65_20_3_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1i2/op_mem_65_20_3_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1i2/op_mem_65_20_3_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/quantisation_112ce4d84a/quant_63fa21c236/complex_mult_simple_full_b8d4cf41a3/i1i2/op_mem_65_20_3_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay21/op_mem_20_24_0_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay21/op_mem_20_24_0_18>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay21/op_mem_20_24_0_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay21/op_mem_20_24_0_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay21/op_mem_20_24_0_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay21/op_mem_20_24_0_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay21/op_mem_20_24_0_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay21/op_mem_20_24_0_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay21/op_mem_20_24_0_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay21/op_mem_20_24_0_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay21/op_mem_20_24_0_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay21/op_mem_20_24_0_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay21/op_mem_20_24_0_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay21/op_mem_20_24_0_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay21/op_mem_20_24_0_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay21/op_mem_20_24_0_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay21/op_mem_20_24_0_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay21/op_mem_20_24_0_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay21/op_mem_20_24_0_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay21/op_mem_20_24_0_0>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_123>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_122>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_121>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_120>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_119>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_118>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_117>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_116>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_115>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_114>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_113>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_112>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_111>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_110>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_109>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_108>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_107>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_106>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_105>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_104>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_103>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_102>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_101>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_100>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_99>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_98>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_97>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_96>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_95>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_94>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_93>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_92>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_91>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_90>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_89>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_88>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_87>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_86>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_85>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_84>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_83>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_82>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_81>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_80>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_79>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_78>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_77>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_76>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_75>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_74>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_73>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_72>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_71>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_70>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_69>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_68>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_67>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_66>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_65>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_64>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_63>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_62>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_61>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_60>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_59>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_58>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_57>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_56>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_55>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_54>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_53>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_52>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_51>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_50>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_49>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_48>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_47>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_46>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_45>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_44>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_43>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_42>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_41>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_40>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_39>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_38>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_37>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_36>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_35>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_34>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_33>.
	Found 5-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_32>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_31>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_30>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_29>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_28>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_27>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_26>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_25>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_24>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_22>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_21>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_20>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_18>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/delay14/op_mem_20_24_0_0>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_63>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_62>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_61>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_60>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_59>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_58>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_57>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_56>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_55>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_54>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_53>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_52>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_51>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_50>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_49>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_48>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_47>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_46>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_45>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_44>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_43>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_42>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_41>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_40>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_39>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_38>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_37>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_36>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_35>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_34>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_33>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_32>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_31>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_30>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_29>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_28>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_27>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_26>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_25>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_24>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_23>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_22>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_21>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_20>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_19>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_18>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_17>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_16>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_15>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_14>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_13>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_12>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_11>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_10>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_9>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_8>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_7>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_6>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_5>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_4>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_3>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_2>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_1>.
	Found 2-bit shift register for signal <c09f12_01_x0/timing_75b27e8515/delay2/op_mem_20_24_0_0>.
Unit <c09f12_01_cw> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 25370
 Flip-Flops                                            : 25370
# Shift Registers                                      : 3159
 10-bit shift register                                 : 72
 13-bit shift register                                 : 4
 14-bit shift register                                 : 1
 15-bit shift register                                 : 69
 16-bit shift register                                 : 56
 2-bit shift register                                  : 2109
 3-bit shift register                                  : 348
 4-bit shift register                                  : 257
 5-bit shift register                                  : 93
 6-bit shift register                                  : 128
 7-bit shift register                                  : 22

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : c09f12_01_cw.ngc
Output Format                      : NGC
Optimization Goal                  : SPEED
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 2672

Cell Usage :
# BELS                             : 19867
#      GND                         : 123
#      INV                         : 560
#      LUT1                        : 3020
#      LUT2                        : 1208
#      LUT3                        : 4300
#      LUT4                        : 1156
#      LUT5                        : 354
#      LUT6                        : 656
#      MUXCY                       : 4360
#      MUXF7                       : 114
#      MUXF8                       : 24
#      VCC                         : 95
#      XORCY                       : 3897
# FlipFlops/Latches                : 30579
#      FD                          : 25
#      FDE                         : 26217
#      FDRE                        : 4177
#      FDS                         : 6
#      FDSE                        : 154
# RAMS                             : 161
#      RAMB18                      : 138
#      RAMB36_EXP                  : 23
# Shift Registers                  : 5440
#      SRL16E                      : 2143
#      SRLC16E                     : 3297
# DSPs                             : 208
#      DSP48E                      : 208
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vsx95tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:           30579  out of  58880    51%  
 Number of Slice LUTs:                16694  out of  58880    28%  
    Number used as Logic:             11254  out of  58880    19%  
    Number used as Memory:             5440  out of  24320    22%  
       Number used as SRL:             5440

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  33306
   Number with an unused Flip Flop:    2727  out of  33306     8%  
   Number with an unused LUT:         16612  out of  33306    49%  
   Number of fully used LUT-FF pairs: 13967  out of  33306    41%  
   Number of unique control sets:       153

IO Utilization: 
 Number of IOs:                        2672
 Number of bonded IOBs:                   0  out of    640     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               92  out of    244    37%  
    Number using Block RAM only:         92
 Number of DSP48Es:                     208  out of    640    32%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                           | Clock buffer(FF name)                                                                                                                                                                                                                        | Load  |
-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                                                                                                    | NONE(persistentdff_inst/q)                                                                                                                                                                                                                   | 39233 |
c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_tap1_d877d09e17/single_port_ram/comp7.core_instance7/N1| NONE(c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_tap1_d877d09e17/single_port_ram/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 2     |
c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/rom1/comp25.core_instance25/N1       | NONE(c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/rom1/comp25.core_instance25/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)       | 1     |
c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/rom2/comp26.core_instance26/N1       | NONE(c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_coeffs_8d7039447f/rom2/comp26.core_instance26/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)       | 1     |
c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_tap1_36567b3995/single_port_ram/comp7.core_instance7/N1| NONE(c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_tap1_36567b3995/single_port_ram/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 2     |
c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/rom1/comp23.core_instance23/N1       | NONE(c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/rom1/comp23.core_instance23/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)       | 1     |
c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/rom2/comp24.core_instance24/N1       | NONE(c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_coeffs_bc8c92e227/rom2/comp24.core_instance24/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)       | 1     |
c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/bram1/comp8.core_instance8/N1                 | NONE(c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/bram1/comp8.core_instance8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)                 | 4     |
c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/bram0/comp8.core_instance8/N1                 | NONE(c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/bram0/comp8.core_instance8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)                 | 4     |
c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/map1/comp27.core_instance27/N1                                       | NONE(c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/map1/comp27.core_instance27/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)                                       | 3     |
c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/sincos0_3fdc663e3b/rom1/comp22.core_instance22/N1                       | NONE(c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/sincos0_3fdc663e3b/rom1/comp22.core_instance22/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)                       | 1     |
c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/sincos0_3fdc663e3b/rom0/comp21.core_instance21/N1                       | NONE(c09f12_01_x0/fdfs_063070395a/fd_fs1_17caded306/sincos0_3fdc663e3b/rom0/comp21.core_instance21/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)                       | 1     |
c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/sincos0_764418d801/rom1/comp22.core_instance22/N1                        | NONE(c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/sincos0_764418d801/rom1/comp22.core_instance22/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)                        | 1     |
c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/sincos0_764418d801/rom0/comp21.core_instance21/N1                        | NONE(c09f12_01_x0/fdfs_063070395a/fd_fs_fa00e52681/sincos0_764418d801/rom0/comp21.core_instance21/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)                        | 1     |
-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                         | Buffer(FF name)                                                                                                                                                                                                                              | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
c09f12_01_x0/fine_d92fd9f38e/buffer_f07faed274/buffer_x0/comp1.core_instance1/N1(c09f12_01_x0/fine_d92fd9f38e/buffer_f07faed274/buffer_x0/comp1.core_instance1/XST_GND:G)                                                                              | NONE(c09f12_01_x0/fine_d92fd9f38e/buffer_f07faed274/buffer_x0/comp1.core_instance1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                 | 32    |
c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/bram0/comp8.core_instance8/N1(c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/bram0/comp8.core_instance8/XST_GND:G)                                  | NONE(c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/bram0/comp8.core_instance8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)                 | 32    |
c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/bram1/comp8.core_instance8/N1(c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/bram1/comp8.core_instance8/XST_GND:G)                                  | NONE(c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/dbl_buffer0_8618fa6b3a/bram1/comp8.core_instance8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)                 | 32    |
c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/map1/comp27.core_instance27/N1(c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/map1/comp27.core_instance27/XST_GND:G)                                                                              | NONE(c09f12_01_x0/qdr_ct_bc79c61df7/reorder_02db5289ec/map1/comp27.core_instance27/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)                                       | 24    |
c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_tap1_36567b3995/single_port_ram/comp7.core_instance7/N1(c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_tap1_36567b3995/single_port_ram/comp7.core_instance7/XST_GND:G)| NONE(c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in1_tap1_36567b3995/single_port_ram/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 16    |
c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_tap1_d877d09e17/single_port_ram/comp7.core_instance7/N1(c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_tap1_d877d09e17/single_port_ram/comp7.core_instance7/XST_GND:G)| NONE(c09f12_01_x0/fine_d92fd9f38e/pfb_fir_async1_179eba1a8c/pol1_in2_tap1_d877d09e17/single_port_ram/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 16    |
c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/fft_pol0/xfft_v7_0_8bfb05e20d13daa5_instance/blk00000003/sig00000082(c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/fft_pol0/xfft_v7_0_8bfb05e20d13daa5_instance/blk00000003/blk00000004:G)   | NONE(c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/fft_pol0/xfft_v7_0_8bfb05e20d13daa5_instance/blk00000003/blk00000902)                                                                                                               | 1     |
c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/fft_pol0/xfft_v7_0_8bfb05e20d13daa5_instance/blk00000003/sig00000088(c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/fft_pol0/xfft_v7_0_8bfb05e20d13daa5_instance/blk00000003/blk00000005:P)   | NONE(c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/fft_pol0/xfft_v7_0_8bfb05e20d13daa5_instance/blk00000003/blk00000902)                                                                                                               | 1     |
c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/fft_pol1/xfft_v7_0_8bfb05e20d13daa5_instance/blk00000003/sig00000082(c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/fft_pol1/xfft_v7_0_8bfb05e20d13daa5_instance/blk00000003/blk00000004:G)   | NONE(c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/fft_pol1/xfft_v7_0_8bfb05e20d13daa5_instance/blk00000003/blk00000902)                                                                                                               | 1     |
c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/fft_pol1/xfft_v7_0_8bfb05e20d13daa5_instance/blk00000003/sig00000088(c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/fft_pol1/xfft_v7_0_8bfb05e20d13daa5_instance/blk00000003/blk00000005:P)   | NONE(c09f12_01_x0/fine_d92fd9f38e/xilinx_ffts_8d01634063/fft_pol1/xfft_v7_0_8bfb05e20d13daa5_instance/blk00000003/blk00000902)                                                                                                               | 1     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.164ns (Maximum Frequency: 193.648MHz)
   Minimum input arrival time before clock: 2.437ns
   Maximum output required time after clock: 1.420ns
   Maximum combinational path delay: 0.468ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.164ns (frequency: 193.648MHz)
  Total number of paths / destination ports: 277833 / 62379
-------------------------------------------------------------------------
Delay:               5.164ns (Levels of Logic = 20)
  Source:            c09f12_01_x0/delay17/op_mem_20_24_0_10_1 (FF)
  Destination:       c09f12_01_x0/fine_d92fd9f38e/indexgen_9d60342707/mux/pipe_16_22_0_19 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: c09f12_01_x0/delay17/op_mem_20_24_0_10_1 to c09f12_01_x0/fine_d92fd9f38e/indexgen_9d60342707/mux/pipe_16_22_0_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.471   0.480  c09f12_01_x0/delay17/op_mem_20_24_0_10_1 (c09f12_01_x0/delay17/op_mem_20_24_0_10_1)
     begin scope: 'c09f12_01_x0/fine_d92fd9f38e/indexgen_9d60342707/addsub/comp4.core_instance4'
     begin scope: 'blk00000001'
     SEC:in->out           1   0.094   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.372   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.026   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.026   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.026   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.026   0.000  sec_inst (sec_net)
     SEC:in->out           2   0.357   0.581  sec_inst (sec_net)
     end scope: 'blk00000001'
     end scope: 'c09f12_01_x0/fine_d92fd9f38e/indexgen_9d60342707/addsub/comp4.core_instance4'
     begin scope: 'c09f12_01_x0/fine_d92fd9f38e/indexgen_9d60342707/addsub1/comp4.core_instance4'
     begin scope: 'blk00000001'
     SEC:in->out           1   0.094   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.372   0.000  sec_inst (sec_net)
     SEC:in->out           2   0.357   0.485  sec_inst (sec_net)
     end scope: 'blk00000001'
     end scope: 'c09f12_01_x0/fine_d92fd9f38e/indexgen_9d60342707/addsub1/comp4.core_instance4'
     begin scope: 'c09f12_01_x0/fine_d92fd9f38e/indexgen_9d60342707/addsub2/comp6.core_instance6'
     begin scope: 'blk00000001'
     SEC:in->out           1   0.094   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.372   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.357   0.480  sec_inst (sec_net)
     end scope: 'blk00000001'
     end scope: 'c09f12_01_x0/fine_d92fd9f38e/indexgen_9d60342707/addsub2/comp6.core_instance6'
     LUT3:I2->O            1   0.094   0.000  c09f12_01_x0/fine_d92fd9f38e/indexgen_9d60342707/mux/unregy_join_6_1(19)1 (c09f12_01_x0/fine_d92fd9f38e/indexgen_9d60342707/mux/unregy_join_6_1(19))
     FDE:D                    -0.018          c09f12_01_x0/fine_d92fd9f38e/indexgen_9d60342707/mux/pipe_16_22_0_19
    ----------------------------------------
    Total                      5.164ns (3.138ns logic, 2.026ns route)
                                       (60.8% logic, 39.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2011 / 1393
-------------------------------------------------------------------------
Offset:              2.437ns (Levels of Logic = 18)
  Source:            c09f12_01_adc_snap1_trig_offset_user_data_out(1) (PAD)
  Destination:       c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/op_mem_32_22_0 (FF)
  Destination Clock: clk rising

  Data Path: c09f12_01_adc_snap1_trig_offset_user_data_out(1) to c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/op_mem_32_22_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            0   0.094   0.000  c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/Mcompar_result_18_3_rel(0)_lutdi (c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/Mcompar_result_18_3_rel(0)_lutdi)
     MUXCY:DI->O           1   0.362   0.000  c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/Mcompar_result_18_3_rel(0)_cy(0) (c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/Mcompar_result_18_3_rel(0)_cy(0))
     MUXCY:CI->O           1   0.026   0.000  c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/Mcompar_result_18_3_rel(0)_cy(1) (c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/Mcompar_result_18_3_rel(0)_cy(1))
     MUXCY:CI->O           1   0.026   0.000  c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/Mcompar_result_18_3_rel(0)_cy(2) (c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/Mcompar_result_18_3_rel(0)_cy(2))
     MUXCY:CI->O           1   0.026   0.000  c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/Mcompar_result_18_3_rel(0)_cy(3) (c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/Mcompar_result_18_3_rel(0)_cy(3))
     MUXCY:CI->O           1   0.026   0.000  c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/Mcompar_result_18_3_rel(0)_cy(4) (c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/Mcompar_result_18_3_rel(0)_cy(4))
     MUXCY:CI->O           1   0.026   0.000  c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/Mcompar_result_18_3_rel(0)_cy(5) (c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/Mcompar_result_18_3_rel(0)_cy(5))
     MUXCY:CI->O           1   0.026   0.000  c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/Mcompar_result_18_3_rel(0)_cy(6) (c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/Mcompar_result_18_3_rel(0)_cy(6))
     MUXCY:CI->O           1   0.026   0.000  c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/Mcompar_result_18_3_rel(0)_cy(7) (c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/Mcompar_result_18_3_rel(0)_cy(7))
     MUXCY:CI->O           1   0.026   0.000  c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/Mcompar_result_18_3_rel(0)_cy(8) (c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/Mcompar_result_18_3_rel(0)_cy(8))
     MUXCY:CI->O           1   0.026   0.000  c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/Mcompar_result_18_3_rel(0)_cy(9) (c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/Mcompar_result_18_3_rel(0)_cy(9))
     MUXCY:CI->O           1   0.026   0.000  c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/Mcompar_result_18_3_rel(0)_cy(10) (c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/Mcompar_result_18_3_rel(0)_cy(10))
     MUXCY:CI->O           1   0.026   0.000  c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/Mcompar_result_18_3_rel(0)_cy(11) (c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/Mcompar_result_18_3_rel(0)_cy(11))
     MUXCY:CI->O           1   0.026   0.000  c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/Mcompar_result_18_3_rel(0)_cy(12) (c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/Mcompar_result_18_3_rel(0)_cy(12))
     MUXCY:CI->O           1   0.026   0.000  c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/Mcompar_result_18_3_rel(0)_cy(13) (c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/Mcompar_result_18_3_rel(0)_cy(13))
     MUXCY:CI->O           1   0.026   0.000  c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/Mcompar_result_18_3_rel(0)_cy(14) (c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/Mcompar_result_18_3_rel(0)_cy(14))
     MUXCY:CI->O           1   0.254   0.336  c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/Mcompar_result_18_3_rel(0)_cy(15) (c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/Mcompar_result_18_3_rel(0)_cy(15))
     INV:I->O              1   0.238   0.336  c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/Mcompar_result_18_3_rel(0)_cy(15)_inv1_INV_0 (c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/result_18_3_rel)
     FDE:D                    -0.018          c09f12_01_x0/adc_snap1_3fff712eed/delay_80f9baa744/relational/op_mem_32_22_0
    ----------------------------------------
    Total                      2.437ns (1.765ns logic, 0.672ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1195 / 1178
-------------------------------------------------------------------------
Offset:              1.420ns (Levels of Logic = 1)
  Source:            c09f12_01_x0/snap_debug_e25ad94b28/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF)
  Destination:       c09f12_01_snap_debug_bram_we (PAD)
  Source Clock:      clk rising

  Data Path: c09f12_01_x0/snap_debug_e25ad94b28/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp to c09f12_01_snap_debug_bram_we
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            13   0.471   0.855  c09f12_01_x0/snap_debug_e25ad94b28/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (c09f12_01_x0/snap_debug_e25ad94b28/freeze_cntr_237822418c/counter3/core_sinit)
     LUT4:I0->O           11   0.094   0.000  c09f12_01_x0/snap_debug_e25ad94b28/freeze_cntr_237822418c/logical1/fully_2_1_bit1 (c09f12_01_snap_debug_bram_we)
    ----------------------------------------
    Total                      1.420ns (0.565ns logic, 0.855ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.468ns (Levels of Logic = 1)
  Source:            c09f12_01_snap_debug_ctrl_user_data_out(2) (PAD)
  Destination:       c09f12_01_snap_debug_bram_we (PAD)

  Data Path: c09f12_01_snap_debug_ctrl_user_data_out(2) to c09f12_01_snap_debug_bram_we
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I1->O           11   0.094   0.000  c09f12_01_x0/snap_debug_e25ad94b28/freeze_cntr_237822418c/logical1/fully_2_1_bit1 (c09f12_01_snap_debug_bram_we)
    ----------------------------------------
    Total                      0.468ns (0.468ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


Total REAL time to Xst completion: 432.00 secs
Total CPU time to Xst completion: 428.44 secs
 
--> 


Total memory usage is 1731000 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 7673 (   0 filtered)
Number of infos    :  806 (   0 filtered)

