Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Mar 22 10:59:33 2023
| Host         : SE-5CG2262K37 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.280        0.000                      0                  405        0.104        0.000                      0                  405        4.500        0.000                       0                   158  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.280        0.000                      0                  405        0.104        0.000                      0                  405        4.500        0.000                       0                   158  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 i_limit_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_limits_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 1.760ns (35.047%)  route 3.262ns (64.953%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.700     5.302    CLK100MHZ_IBUF_BUFG
    SLICE_X77Y107        FDRE                                         r  i_limit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y107        FDRE (Prop_fdre_C_Q)         0.456     5.758 f  i_limit_counter_reg[3]/Q
                         net (fo=3, routed)           0.679     6.437    i_limit_counter_reg[3]
    SLICE_X76Y107        LUT2 (Prop_lut2_I1_O)        0.124     6.561 r  r_out_val[3]_i_6/O
                         net (fo=1, routed)           0.000     6.561    r_out_val[3]_i_6_n_0
    SLICE_X76Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.094 r  r_out_val_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.094    r_out_val_reg[3]_i_2_n_0
    SLICE_X76Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.348 r  r_out_val_reg[3]_i_1/CO[0]
                         net (fo=19, routed)          1.313     8.662    r_out_val_reg[3]_i_1_n_3
    SLICE_X83Y118        LUT3 (Prop_lut3_I0_O)        0.393     9.055 r  i_limits[0][0]_i_1/O
                         net (fo=32, routed)          1.270    10.324    i_limits[0][0]_i_1_n_0
    SLICE_X82Y114        FDRE                                         r  i_limits_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.589    15.011    CLK100MHZ_IBUF_BUFG
    SLICE_X82Y114        FDRE                                         r  i_limits_reg[0][0]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X82Y114        FDRE (Setup_fdre_C_R)       -0.631    14.604    i_limits_reg[0][0]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                  4.280    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 i_limit_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_limits_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 1.760ns (35.047%)  route 3.262ns (64.953%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.700     5.302    CLK100MHZ_IBUF_BUFG
    SLICE_X77Y107        FDRE                                         r  i_limit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y107        FDRE (Prop_fdre_C_Q)         0.456     5.758 f  i_limit_counter_reg[3]/Q
                         net (fo=3, routed)           0.679     6.437    i_limit_counter_reg[3]
    SLICE_X76Y107        LUT2 (Prop_lut2_I1_O)        0.124     6.561 r  r_out_val[3]_i_6/O
                         net (fo=1, routed)           0.000     6.561    r_out_val[3]_i_6_n_0
    SLICE_X76Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.094 r  r_out_val_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.094    r_out_val_reg[3]_i_2_n_0
    SLICE_X76Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.348 r  r_out_val_reg[3]_i_1/CO[0]
                         net (fo=19, routed)          1.313     8.662    r_out_val_reg[3]_i_1_n_3
    SLICE_X83Y118        LUT3 (Prop_lut3_I0_O)        0.393     9.055 r  i_limits[0][0]_i_1/O
                         net (fo=32, routed)          1.270    10.324    i_limits[0][0]_i_1_n_0
    SLICE_X82Y114        FDRE                                         r  i_limits_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.589    15.011    CLK100MHZ_IBUF_BUFG
    SLICE_X82Y114        FDRE                                         r  i_limits_reg[0][1]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X82Y114        FDRE (Setup_fdre_C_R)       -0.631    14.604    i_limits_reg[0][1]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                  4.280    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 i_limit_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_limits_reg[0][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 1.760ns (35.047%)  route 3.262ns (64.953%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.700     5.302    CLK100MHZ_IBUF_BUFG
    SLICE_X77Y107        FDRE                                         r  i_limit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y107        FDRE (Prop_fdre_C_Q)         0.456     5.758 f  i_limit_counter_reg[3]/Q
                         net (fo=3, routed)           0.679     6.437    i_limit_counter_reg[3]
    SLICE_X76Y107        LUT2 (Prop_lut2_I1_O)        0.124     6.561 r  r_out_val[3]_i_6/O
                         net (fo=1, routed)           0.000     6.561    r_out_val[3]_i_6_n_0
    SLICE_X76Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.094 r  r_out_val_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.094    r_out_val_reg[3]_i_2_n_0
    SLICE_X76Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.348 r  r_out_val_reg[3]_i_1/CO[0]
                         net (fo=19, routed)          1.313     8.662    r_out_val_reg[3]_i_1_n_3
    SLICE_X83Y118        LUT3 (Prop_lut3_I0_O)        0.393     9.055 r  i_limits[0][0]_i_1/O
                         net (fo=32, routed)          1.270    10.324    i_limits[0][0]_i_1_n_0
    SLICE_X82Y114        FDRE                                         r  i_limits_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.589    15.011    CLK100MHZ_IBUF_BUFG
    SLICE_X82Y114        FDRE                                         r  i_limits_reg[0][2]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X82Y114        FDRE (Setup_fdre_C_R)       -0.631    14.604    i_limits_reg[0][2]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                  4.280    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 i_limit_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_limits_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 1.760ns (35.047%)  route 3.262ns (64.953%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.700     5.302    CLK100MHZ_IBUF_BUFG
    SLICE_X77Y107        FDRE                                         r  i_limit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y107        FDRE (Prop_fdre_C_Q)         0.456     5.758 f  i_limit_counter_reg[3]/Q
                         net (fo=3, routed)           0.679     6.437    i_limit_counter_reg[3]
    SLICE_X76Y107        LUT2 (Prop_lut2_I1_O)        0.124     6.561 r  r_out_val[3]_i_6/O
                         net (fo=1, routed)           0.000     6.561    r_out_val[3]_i_6_n_0
    SLICE_X76Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.094 r  r_out_val_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.094    r_out_val_reg[3]_i_2_n_0
    SLICE_X76Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.348 r  r_out_val_reg[3]_i_1/CO[0]
                         net (fo=19, routed)          1.313     8.662    r_out_val_reg[3]_i_1_n_3
    SLICE_X83Y118        LUT3 (Prop_lut3_I0_O)        0.393     9.055 r  i_limits[0][0]_i_1/O
                         net (fo=32, routed)          1.270    10.324    i_limits[0][0]_i_1_n_0
    SLICE_X82Y114        FDRE                                         r  i_limits_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.589    15.011    CLK100MHZ_IBUF_BUFG
    SLICE_X82Y114        FDRE                                         r  i_limits_reg[0][3]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X82Y114        FDRE (Setup_fdre_C_R)       -0.631    14.604    i_limits_reg[0][3]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                  4.280    

Slack (MET) :             4.517ns  (required time - arrival time)
  Source:                 i_limit_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_limits_reg[0][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 1.760ns (36.793%)  route 3.024ns (63.207%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.700     5.302    CLK100MHZ_IBUF_BUFG
    SLICE_X77Y107        FDRE                                         r  i_limit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y107        FDRE (Prop_fdre_C_Q)         0.456     5.758 f  i_limit_counter_reg[3]/Q
                         net (fo=3, routed)           0.679     6.437    i_limit_counter_reg[3]
    SLICE_X76Y107        LUT2 (Prop_lut2_I1_O)        0.124     6.561 r  r_out_val[3]_i_6/O
                         net (fo=1, routed)           0.000     6.561    r_out_val[3]_i_6_n_0
    SLICE_X76Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.094 r  r_out_val_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.094    r_out_val_reg[3]_i_2_n_0
    SLICE_X76Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.348 r  r_out_val_reg[3]_i_1/CO[0]
                         net (fo=19, routed)          1.313     8.662    r_out_val_reg[3]_i_1_n_3
    SLICE_X83Y118        LUT3 (Prop_lut3_I0_O)        0.393     9.055 r  i_limits[0][0]_i_1/O
                         net (fo=32, routed)          1.031    10.086    i_limits[0][0]_i_1_n_0
    SLICE_X82Y115        FDRE                                         r  i_limits_reg[0][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.588    15.010    CLK100MHZ_IBUF_BUFG
    SLICE_X82Y115        FDRE                                         r  i_limits_reg[0][4]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X82Y115        FDRE (Setup_fdre_C_R)       -0.631    14.603    i_limits_reg[0][4]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  4.517    

Slack (MET) :             4.517ns  (required time - arrival time)
  Source:                 i_limit_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_limits_reg[0][5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 1.760ns (36.793%)  route 3.024ns (63.207%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.700     5.302    CLK100MHZ_IBUF_BUFG
    SLICE_X77Y107        FDRE                                         r  i_limit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y107        FDRE (Prop_fdre_C_Q)         0.456     5.758 f  i_limit_counter_reg[3]/Q
                         net (fo=3, routed)           0.679     6.437    i_limit_counter_reg[3]
    SLICE_X76Y107        LUT2 (Prop_lut2_I1_O)        0.124     6.561 r  r_out_val[3]_i_6/O
                         net (fo=1, routed)           0.000     6.561    r_out_val[3]_i_6_n_0
    SLICE_X76Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.094 r  r_out_val_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.094    r_out_val_reg[3]_i_2_n_0
    SLICE_X76Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.348 r  r_out_val_reg[3]_i_1/CO[0]
                         net (fo=19, routed)          1.313     8.662    r_out_val_reg[3]_i_1_n_3
    SLICE_X83Y118        LUT3 (Prop_lut3_I0_O)        0.393     9.055 r  i_limits[0][0]_i_1/O
                         net (fo=32, routed)          1.031    10.086    i_limits[0][0]_i_1_n_0
    SLICE_X82Y115        FDSE                                         r  i_limits_reg[0][5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.588    15.010    CLK100MHZ_IBUF_BUFG
    SLICE_X82Y115        FDSE                                         r  i_limits_reg[0][5]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X82Y115        FDSE (Setup_fdse_C_S)       -0.631    14.603    i_limits_reg[0][5]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  4.517    

Slack (MET) :             4.517ns  (required time - arrival time)
  Source:                 i_limit_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_limits_reg[0][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 1.760ns (36.793%)  route 3.024ns (63.207%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.700     5.302    CLK100MHZ_IBUF_BUFG
    SLICE_X77Y107        FDRE                                         r  i_limit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y107        FDRE (Prop_fdre_C_Q)         0.456     5.758 f  i_limit_counter_reg[3]/Q
                         net (fo=3, routed)           0.679     6.437    i_limit_counter_reg[3]
    SLICE_X76Y107        LUT2 (Prop_lut2_I1_O)        0.124     6.561 r  r_out_val[3]_i_6/O
                         net (fo=1, routed)           0.000     6.561    r_out_val[3]_i_6_n_0
    SLICE_X76Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.094 r  r_out_val_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.094    r_out_val_reg[3]_i_2_n_0
    SLICE_X76Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.348 r  r_out_val_reg[3]_i_1/CO[0]
                         net (fo=19, routed)          1.313     8.662    r_out_val_reg[3]_i_1_n_3
    SLICE_X83Y118        LUT3 (Prop_lut3_I0_O)        0.393     9.055 r  i_limits[0][0]_i_1/O
                         net (fo=32, routed)          1.031    10.086    i_limits[0][0]_i_1_n_0
    SLICE_X82Y115        FDRE                                         r  i_limits_reg[0][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.588    15.010    CLK100MHZ_IBUF_BUFG
    SLICE_X82Y115        FDRE                                         r  i_limits_reg[0][6]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X82Y115        FDRE (Setup_fdre_C_R)       -0.631    14.603    i_limits_reg[0][6]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  4.517    

Slack (MET) :             4.517ns  (required time - arrival time)
  Source:                 i_limit_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_limits_reg[0][7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 1.760ns (36.793%)  route 3.024ns (63.207%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.700     5.302    CLK100MHZ_IBUF_BUFG
    SLICE_X77Y107        FDRE                                         r  i_limit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y107        FDRE (Prop_fdre_C_Q)         0.456     5.758 f  i_limit_counter_reg[3]/Q
                         net (fo=3, routed)           0.679     6.437    i_limit_counter_reg[3]
    SLICE_X76Y107        LUT2 (Prop_lut2_I1_O)        0.124     6.561 r  r_out_val[3]_i_6/O
                         net (fo=1, routed)           0.000     6.561    r_out_val[3]_i_6_n_0
    SLICE_X76Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.094 r  r_out_val_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.094    r_out_val_reg[3]_i_2_n_0
    SLICE_X76Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.348 r  r_out_val_reg[3]_i_1/CO[0]
                         net (fo=19, routed)          1.313     8.662    r_out_val_reg[3]_i_1_n_3
    SLICE_X83Y118        LUT3 (Prop_lut3_I0_O)        0.393     9.055 r  i_limits[0][0]_i_1/O
                         net (fo=32, routed)          1.031    10.086    i_limits[0][0]_i_1_n_0
    SLICE_X82Y115        FDSE                                         r  i_limits_reg[0][7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.588    15.010    CLK100MHZ_IBUF_BUFG
    SLICE_X82Y115        FDSE                                         r  i_limits_reg[0][7]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X82Y115        FDSE (Setup_fdse_C_S)       -0.631    14.603    i_limits_reg[0][7]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  4.517    

Slack (MET) :             4.536ns  (required time - arrival time)
  Source:                 i_limits_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_limits_reg[0][12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.198ns  (logic 2.002ns (38.513%)  route 3.196ns (61.487%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.706     5.308    CLK100MHZ_IBUF_BUFG
    SLICE_X82Y116        FDRE                                         r  i_limits_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        FDRE (Prop_fdre_C_Q)         0.456     5.764 r  i_limits_reg[0][8]/Q
                         net (fo=7, routed)           1.162     6.926    i_limits_reg[0][8]
    SLICE_X83Y114        LUT2 (Prop_lut2_I0_O)        0.124     7.050 r  i_limits[0][0]_i_55/O
                         net (fo=1, routed)           0.000     7.050    i_limits[0][0]_i_55_n_0
    SLICE_X83Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.600 r  i_limits_reg[0][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.600    i_limits_reg[0][0]_i_35_n_0
    SLICE_X83Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.714 r  i_limits_reg[0][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.714    i_limits_reg[0][0]_i_21_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.828 r  i_limits_reg[0][0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.828    i_limits_reg[0][0]_i_10_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.099 r  i_limits_reg[0][0]_i_4/CO[0]
                         net (fo=2, routed)           1.039     9.138    i_limits_reg[0][0]_i_4_n_3
    SLICE_X85Y112        LUT4 (Prop_lut4_I1_O)        0.373     9.511 r  i_limits[0][0]_i_2/O
                         net (fo=32, routed)          0.995    10.507    i_limits[0][0]_i_2_n_0
    SLICE_X82Y117        FDRE                                         r  i_limits_reg[0][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.586    15.008    CLK100MHZ_IBUF_BUFG
    SLICE_X82Y117        FDRE                                         r  i_limits_reg[0][12]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X82Y117        FDRE (Setup_fdre_C_CE)      -0.205    15.043    i_limits_reg[0][12]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -10.507    
  -------------------------------------------------------------------
                         slack                                  4.536    

Slack (MET) :             4.536ns  (required time - arrival time)
  Source:                 i_limits_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_limits_reg[0][13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.198ns  (logic 2.002ns (38.513%)  route 3.196ns (61.487%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.706     5.308    CLK100MHZ_IBUF_BUFG
    SLICE_X82Y116        FDRE                                         r  i_limits_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        FDRE (Prop_fdre_C_Q)         0.456     5.764 r  i_limits_reg[0][8]/Q
                         net (fo=7, routed)           1.162     6.926    i_limits_reg[0][8]
    SLICE_X83Y114        LUT2 (Prop_lut2_I0_O)        0.124     7.050 r  i_limits[0][0]_i_55/O
                         net (fo=1, routed)           0.000     7.050    i_limits[0][0]_i_55_n_0
    SLICE_X83Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.600 r  i_limits_reg[0][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.600    i_limits_reg[0][0]_i_35_n_0
    SLICE_X83Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.714 r  i_limits_reg[0][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.714    i_limits_reg[0][0]_i_21_n_0
    SLICE_X83Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.828 r  i_limits_reg[0][0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.828    i_limits_reg[0][0]_i_10_n_0
    SLICE_X83Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.099 r  i_limits_reg[0][0]_i_4/CO[0]
                         net (fo=2, routed)           1.039     9.138    i_limits_reg[0][0]_i_4_n_3
    SLICE_X85Y112        LUT4 (Prop_lut4_I1_O)        0.373     9.511 r  i_limits[0][0]_i_2/O
                         net (fo=32, routed)          0.995    10.507    i_limits[0][0]_i_2_n_0
    SLICE_X82Y117        FDRE                                         r  i_limits_reg[0][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.586    15.008    CLK100MHZ_IBUF_BUFG
    SLICE_X82Y117        FDRE                                         r  i_limits_reg[0][13]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X82Y117        FDRE (Setup_fdre_C_CE)      -0.205    15.043    i_limits_reg[0][13]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -10.507    
  -------------------------------------------------------------------
                         slack                                  4.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 r_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.608     1.527    CLK100MHZ_IBUF_BUFG
    SLICE_X87Y99         FDRE                                         r  r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  r_counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.788    r_counter[12]
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    r_counter_reg[12]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.002 r  r_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.002    data0[13]
    SLICE_X87Y100        FDRE                                         r  r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.873     2.039    CLK100MHZ_IBUF_BUFG
    SLICE_X87Y100        FDRE                                         r  r_counter_reg[13]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X87Y100        FDRE (Hold_fdre_C_D)         0.105     1.898    r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 r_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.608     1.527    CLK100MHZ_IBUF_BUFG
    SLICE_X87Y99         FDRE                                         r  r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  r_counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.788    r_counter[12]
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    r_counter_reg[12]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.013 r  r_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.013    data0[15]
    SLICE_X87Y100        FDRE                                         r  r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.873     2.039    CLK100MHZ_IBUF_BUFG
    SLICE_X87Y100        FDRE                                         r  r_counter_reg[15]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X87Y100        FDRE (Hold_fdre_C_D)         0.105     1.898    r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 r_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.608     1.527    CLK100MHZ_IBUF_BUFG
    SLICE_X87Y99         FDRE                                         r  r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  r_counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.788    r_counter[12]
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    r_counter_reg[12]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.038 r  r_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.038    data0[14]
    SLICE_X87Y100        FDRE                                         r  r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.873     2.039    CLK100MHZ_IBUF_BUFG
    SLICE_X87Y100        FDRE                                         r  r_counter_reg[14]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X87Y100        FDRE (Hold_fdre_C_D)         0.105     1.898    r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 r_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.608     1.527    CLK100MHZ_IBUF_BUFG
    SLICE_X87Y99         FDRE                                         r  r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  r_counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.788    r_counter[12]
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    r_counter_reg[12]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.038 r  r_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.038    data0[16]
    SLICE_X87Y100        FDRE                                         r  r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.873     2.039    CLK100MHZ_IBUF_BUFG
    SLICE_X87Y100        FDRE                                         r  r_counter_reg[16]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X87Y100        FDRE (Hold_fdre_C_D)         0.105     1.898    r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 r_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.608     1.527    CLK100MHZ_IBUF_BUFG
    SLICE_X87Y99         FDRE                                         r  r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  r_counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.788    r_counter[12]
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    r_counter_reg[12]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.987 r  r_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.987    r_counter_reg[16]_i_1_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.041 r  r_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.041    data0[17]
    SLICE_X87Y101        FDRE                                         r  r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.873     2.039    CLK100MHZ_IBUF_BUFG
    SLICE_X87Y101        FDRE                                         r  r_counter_reg[17]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X87Y101        FDRE (Hold_fdre_C_D)         0.105     1.898    r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 r_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.147%)  route 0.120ns (22.853%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.608     1.527    CLK100MHZ_IBUF_BUFG
    SLICE_X87Y99         FDRE                                         r  r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  r_counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.788    r_counter[12]
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    r_counter_reg[12]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.987 r  r_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.987    r_counter_reg[16]_i_1_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.052 r  r_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.052    data0[19]
    SLICE_X87Y101        FDRE                                         r  r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.873     2.039    CLK100MHZ_IBUF_BUFG
    SLICE_X87Y101        FDRE                                         r  r_counter_reg[19]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X87Y101        FDRE (Hold_fdre_C_D)         0.105     1.898    r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 r_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.608     1.527    CLK100MHZ_IBUF_BUFG
    SLICE_X87Y99         FDRE                                         r  r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  r_counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.788    r_counter[12]
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    r_counter_reg[12]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.987 r  r_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.987    r_counter_reg[16]_i_1_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.077 r  r_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.077    data0[18]
    SLICE_X87Y101        FDRE                                         r  r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.873     2.039    CLK100MHZ_IBUF_BUFG
    SLICE_X87Y101        FDRE                                         r  r_counter_reg[18]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X87Y101        FDRE (Hold_fdre_C_D)         0.105     1.898    r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 r_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.608     1.527    CLK100MHZ_IBUF_BUFG
    SLICE_X87Y99         FDRE                                         r  r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  r_counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.788    r_counter[12]
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    r_counter_reg[12]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.987 r  r_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.987    r_counter_reg[16]_i_1_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.077 r  r_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.077    data0[20]
    SLICE_X87Y101        FDRE                                         r  r_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.873     2.039    CLK100MHZ_IBUF_BUFG
    SLICE_X87Y101        FDRE                                         r  r_counter_reg[20]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X87Y101        FDRE (Hold_fdre_C_D)         0.105     1.898    r_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 r_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.433ns (78.305%)  route 0.120ns (21.695%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.608     1.527    CLK100MHZ_IBUF_BUFG
    SLICE_X87Y99         FDRE                                         r  r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  r_counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.788    r_counter[12]
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    r_counter_reg[12]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.987 r  r_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.987    r_counter_reg[16]_i_1_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.026 r  r_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.026    r_counter_reg[20]_i_1_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.080 r  r_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.080    data0[21]
    SLICE_X87Y102        FDRE                                         r  r_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.873     2.039    CLK100MHZ_IBUF_BUFG
    SLICE_X87Y102        FDRE                                         r  r_counter_reg[21]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X87Y102        FDRE (Hold_fdre_C_D)         0.105     1.898    r_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 r_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.444ns (78.728%)  route 0.120ns (21.272%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.608     1.527    CLK100MHZ_IBUF_BUFG
    SLICE_X87Y99         FDRE                                         r  r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  r_counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.788    r_counter[12]
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    r_counter_reg[12]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.987 r  r_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.987    r_counter_reg[16]_i_1_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.026 r  r_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.026    r_counter_reg[20]_i_1_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.091 r  r_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.091    data0[23]
    SLICE_X87Y102        FDRE                                         r  r_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.873     2.039    CLK100MHZ_IBUF_BUFG
    SLICE_X87Y102        FDRE                                         r  r_counter_reg[23]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X87Y102        FDRE (Hold_fdre_C_D)         0.105     1.898    r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y112   FSM_sequential_i_lim_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y119   FSM_sequential_i_lim_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y122   FSM_sequential_i_lim_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X77Y107   i_limit_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X77Y107   i_limit_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X77Y107   i_limit_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X77Y107   i_limit_counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X77Y108   i_limit_counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X77Y108   i_limit_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y112   FSM_sequential_i_lim_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y112   FSM_sequential_i_lim_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y119   FSM_sequential_i_lim_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y119   FSM_sequential_i_lim_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y122   FSM_sequential_i_lim_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y122   FSM_sequential_i_lim_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y107   i_limit_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y107   i_limit_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y107   i_limit_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y107   i_limit_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y112   FSM_sequential_i_lim_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y112   FSM_sequential_i_lim_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y119   FSM_sequential_i_lim_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y119   FSM_sequential_i_lim_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y122   FSM_sequential_i_lim_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y122   FSM_sequential_i_lim_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y107   i_limit_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y107   i_limit_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y107   i_limit_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y107   i_limit_counter_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.225ns  (logic 5.017ns (41.040%)  route 7.208ns (58.960%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           7.208     8.695    led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         3.530    12.225 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.225    led[0]
    H5                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.381ns  (logic 1.486ns (33.910%)  route 2.896ns (66.090%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           2.896     3.151    led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         1.231     4.381 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.381    led[0]
    H5                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_out_val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.507ns  (logic 4.095ns (43.073%)  route 5.412ns (56.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.699     5.301    CLK100MHZ_IBUF_BUFG
    SLICE_X74Y109        FDRE                                         r  r_out_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y109        FDRE (Prop_fdre_C_Q)         0.518     5.819 r  r_out_val_reg[3]/Q
                         net (fo=1, routed)           5.412    11.231    led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.577    14.808 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.808    led[3]
    T10                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_rgb_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.871ns  (logic 4.047ns (68.933%)  route 1.824ns (31.067%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.711     5.313    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y114        FDRE                                         r  r_rgb_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDRE (Prop_fdre_C_Q)         0.518     5.831 r  r_rgb_val_reg[1]/Q
                         net (fo=2, routed)           1.824     7.655    led0_g_OBUF
    F6                   OBUF (Prop_obuf_I_O)         3.529    11.184 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000    11.184    led0_g
    F6                                                                r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_rgb_val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.819ns  (logic 3.998ns (68.712%)  route 1.821ns (31.288%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.713     5.315    CLK100MHZ_IBUF_BUFG
    SLICE_X87Y111        FDRE                                         r  r_rgb_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y111        FDRE (Prop_fdre_C_Q)         0.456     5.771 r  r_rgb_val_reg[2]/Q
                         net (fo=2, routed)           1.821     7.592    led0_r_OBUF
    G6                   OBUF (Prop_obuf_I_O)         3.542    11.134 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000    11.134    led0_r
    G6                                                                r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_rgb_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.739ns  (logic 4.062ns (70.787%)  route 1.676ns (29.213%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.711     5.313    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y113        FDRE                                         r  r_rgb_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y113        FDRE (Prop_fdre_C_Q)         0.518     5.831 r  r_rgb_val_reg[0]/Q
                         net (fo=2, routed)           1.676     7.508    led0_b_OBUF
    E1                   OBUF (Prop_obuf_I_O)         3.544    11.052 r  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000    11.052    led0_b
    E1                                                                r  led0_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_out_val_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.630ns  (logic 3.967ns (70.456%)  route 1.663ns (29.544%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.717     5.319    CLK100MHZ_IBUF_BUFG
    SLICE_X86Y100        FDSE                                         r  r_out_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDSE (Prop_fdse_C_Q)         0.456     5.775 r  r_out_val_reg[1]/Q
                         net (fo=1, routed)           1.663     7.439    led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         3.511    10.949 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.949    led[1]
    J5                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_out_val_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 1.353ns (80.373%)  route 0.330ns (19.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.602     1.521    CLK100MHZ_IBUF_BUFG
    SLICE_X86Y100        FDSE                                         r  r_out_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDSE (Prop_fdse_C_Q)         0.141     1.662 r  r_out_val_reg[1]/Q
                         net (fo=1, routed)           0.330     1.993    led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         1.212     3.204 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.204    led[1]
    J5                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_rgb_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.752ns  (logic 1.409ns (80.403%)  route 0.343ns (19.597%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.597     1.516    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y113        FDRE                                         r  r_rgb_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y113        FDRE (Prop_fdre_C_Q)         0.164     1.680 r  r_rgb_val_reg[0]/Q
                         net (fo=2, routed)           0.343     2.024    led0_b_OBUF
    E1                   OBUF (Prop_obuf_I_O)         1.245     3.269 r  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.269    led0_b
    E1                                                                r  led0_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_rgb_val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.770ns  (logic 1.384ns (78.168%)  route 0.387ns (21.832%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.599     1.518    CLK100MHZ_IBUF_BUFG
    SLICE_X87Y111        FDRE                                         r  r_rgb_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y111        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  r_rgb_val_reg[2]/Q
                         net (fo=2, routed)           0.387     2.046    led0_r_OBUF
    G6                   OBUF (Prop_obuf_I_O)         1.243     3.289 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.289    led0_r
    G6                                                                r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_rgb_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.785ns  (logic 1.394ns (78.098%)  route 0.391ns (21.902%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.597     1.516    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y114        FDRE                                         r  r_rgb_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDRE (Prop_fdre_C_Q)         0.164     1.680 r  r_rgb_val_reg[1]/Q
                         net (fo=2, routed)           0.391     2.071    led0_g_OBUF
    F6                   OBUF (Prop_obuf_I_O)         1.230     3.301 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.301    led0_g
    F6                                                                r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_out_val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.593ns  (logic 1.441ns (40.123%)  route 2.151ns (59.877%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.590     1.509    CLK100MHZ_IBUF_BUFG
    SLICE_X74Y109        FDRE                                         r  r_out_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y109        FDRE (Prop_fdre_C_Q)         0.164     1.673 r  r_out_val_reg[3]/Q
                         net (fo=1, routed)           2.151     3.825    led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.277     5.102 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.102    led[3]
    T10                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            i_limits_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.319ns  (logic 1.692ns (20.333%)  route 6.627ns (79.667%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  sw_IBUF[0]_inst/O
                         net (fo=3, routed)           5.358     6.899    sw_IBUF[0]
    SLICE_X83Y118        LUT3 (Prop_lut3_I2_O)        0.150     7.049 r  i_limits[0][0]_i_1/O
                         net (fo=32, routed)          1.270     8.319    i_limits[0][0]_i_1_n_0
    SLICE_X82Y114        FDRE                                         r  i_limits_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.589     5.011    CLK100MHZ_IBUF_BUFG
    SLICE_X82Y114        FDRE                                         r  i_limits_reg[0][0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            i_limits_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.319ns  (logic 1.692ns (20.333%)  route 6.627ns (79.667%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  sw_IBUF[0]_inst/O
                         net (fo=3, routed)           5.358     6.899    sw_IBUF[0]
    SLICE_X83Y118        LUT3 (Prop_lut3_I2_O)        0.150     7.049 r  i_limits[0][0]_i_1/O
                         net (fo=32, routed)          1.270     8.319    i_limits[0][0]_i_1_n_0
    SLICE_X82Y114        FDRE                                         r  i_limits_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.589     5.011    CLK100MHZ_IBUF_BUFG
    SLICE_X82Y114        FDRE                                         r  i_limits_reg[0][1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            i_limits_reg[0][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.319ns  (logic 1.692ns (20.333%)  route 6.627ns (79.667%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  sw_IBUF[0]_inst/O
                         net (fo=3, routed)           5.358     6.899    sw_IBUF[0]
    SLICE_X83Y118        LUT3 (Prop_lut3_I2_O)        0.150     7.049 r  i_limits[0][0]_i_1/O
                         net (fo=32, routed)          1.270     8.319    i_limits[0][0]_i_1_n_0
    SLICE_X82Y114        FDRE                                         r  i_limits_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.589     5.011    CLK100MHZ_IBUF_BUFG
    SLICE_X82Y114        FDRE                                         r  i_limits_reg[0][2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            i_limits_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.319ns  (logic 1.692ns (20.333%)  route 6.627ns (79.667%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  sw_IBUF[0]_inst/O
                         net (fo=3, routed)           5.358     6.899    sw_IBUF[0]
    SLICE_X83Y118        LUT3 (Prop_lut3_I2_O)        0.150     7.049 r  i_limits[0][0]_i_1/O
                         net (fo=32, routed)          1.270     8.319    i_limits[0][0]_i_1_n_0
    SLICE_X82Y114        FDRE                                         r  i_limits_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.589     5.011    CLK100MHZ_IBUF_BUFG
    SLICE_X82Y114        FDRE                                         r  i_limits_reg[0][3]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            i_limits_reg[1][28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.136ns  (logic 1.633ns (20.076%)  route 6.502ns (79.924%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           5.408     6.917    sw_IBUF[1]
    SLICE_X83Y118        LUT3 (Prop_lut3_I2_O)        0.124     7.041 r  i_limits[1][0]_i_1/O
                         net (fo=32, routed)          1.094     8.136    i_limits[1][0]_i_1_n_0
    SLICE_X85Y124        FDRE                                         r  i_limits_reg[1][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.577     4.999    CLK100MHZ_IBUF_BUFG
    SLICE_X85Y124        FDRE                                         r  i_limits_reg[1][28]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            i_limits_reg[1][29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.136ns  (logic 1.633ns (20.076%)  route 6.502ns (79.924%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           5.408     6.917    sw_IBUF[1]
    SLICE_X83Y118        LUT3 (Prop_lut3_I2_O)        0.124     7.041 r  i_limits[1][0]_i_1/O
                         net (fo=32, routed)          1.094     8.136    i_limits[1][0]_i_1_n_0
    SLICE_X85Y124        FDRE                                         r  i_limits_reg[1][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.577     4.999    CLK100MHZ_IBUF_BUFG
    SLICE_X85Y124        FDRE                                         r  i_limits_reg[1][29]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            i_limits_reg[1][30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.136ns  (logic 1.633ns (20.076%)  route 6.502ns (79.924%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           5.408     6.917    sw_IBUF[1]
    SLICE_X83Y118        LUT3 (Prop_lut3_I2_O)        0.124     7.041 r  i_limits[1][0]_i_1/O
                         net (fo=32, routed)          1.094     8.136    i_limits[1][0]_i_1_n_0
    SLICE_X85Y124        FDRE                                         r  i_limits_reg[1][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.577     4.999    CLK100MHZ_IBUF_BUFG
    SLICE_X85Y124        FDRE                                         r  i_limits_reg[1][30]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            i_limits_reg[1][31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.136ns  (logic 1.633ns (20.076%)  route 6.502ns (79.924%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 f  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           5.408     6.917    sw_IBUF[1]
    SLICE_X83Y118        LUT3 (Prop_lut3_I2_O)        0.124     7.041 r  i_limits[1][0]_i_1/O
                         net (fo=32, routed)          1.094     8.136    i_limits[1][0]_i_1_n_0
    SLICE_X85Y124        FDRE                                         r  i_limits_reg[1][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.577     4.999    CLK100MHZ_IBUF_BUFG
    SLICE_X85Y124        FDRE                                         r  i_limits_reg[1][31]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            i_limits_reg[2][10]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.132ns  (logic 1.636ns (20.116%)  route 6.496ns (79.884%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    C10                  IBUF (Prop_ibuf_I_O)         1.512     1.512 f  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           5.460     6.972    sw_IBUF[2]
    SLICE_X83Y118        LUT3 (Prop_lut3_I2_O)        0.124     7.096 r  i_limits[2][0]_i_1/O
                         net (fo=32, routed)          1.036     8.132    i_limits[2][0]_i_1_n_0
    SLICE_X84Y120        FDSE                                         r  i_limits_reg[2][10]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.583     5.005    CLK100MHZ_IBUF_BUFG
    SLICE_X84Y120        FDSE                                         r  i_limits_reg[2][10]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            i_limits_reg[2][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.132ns  (logic 1.636ns (20.116%)  route 6.496ns (79.884%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    C10                  IBUF (Prop_ibuf_I_O)         1.512     1.512 f  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           5.460     6.972    sw_IBUF[2]
    SLICE_X83Y118        LUT3 (Prop_lut3_I2_O)        0.124     7.096 r  i_limits[2][0]_i_1/O
                         net (fo=32, routed)          1.036     8.132    i_limits[2][0]_i_1_n_0
    SLICE_X84Y120        FDRE                                         r  i_limits_reg[2][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.583     5.005    CLK100MHZ_IBUF_BUFG
    SLICE_X84Y120        FDRE                                         r  i_limits_reg[2][11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            r_out_val_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.493ns  (logic 0.298ns (11.965%)  route 2.195ns (88.035%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           2.195     2.493    sw_IBUF[3]
    SLICE_X74Y109        FDRE                                         r  r_out_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.863     2.028    CLK100MHZ_IBUF_BUFG
    SLICE_X74Y109        FDRE                                         r  r_out_val_reg[3]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            r_rgb_val_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.733ns  (logic 0.279ns (10.221%)  route 2.454ns (89.779%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    C10                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           2.454     2.733    sw_IBUF[2]
    SLICE_X87Y111        FDRE                                         r  r_rgb_val_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.871     2.036    CLK100MHZ_IBUF_BUFG
    SLICE_X87Y111        FDRE                                         r  r_rgb_val_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            FSM_sequential_i_lim_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.783ns  (logic 0.322ns (11.566%)  route 2.461ns (88.434%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           2.461     2.738    sw_IBUF[1]
    SLICE_X88Y119        LUT6 (Prop_lut6_I0_O)        0.045     2.783 r  FSM_sequential_i_lim_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.783    FSM_sequential_i_lim_state[1]_i_1_n_0
    SLICE_X88Y119        FDRE                                         r  FSM_sequential_i_lim_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.862     2.028    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y119        FDRE                                         r  FSM_sequential_i_lim_state_reg[1]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            FSM_sequential_i_lim_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.792ns  (logic 0.324ns (11.620%)  route 2.467ns (88.380%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    C10                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           2.467     2.747    sw_IBUF[2]
    SLICE_X86Y122        LUT6 (Prop_lut6_I0_O)        0.045     2.792 r  FSM_sequential_i_lim_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.792    FSM_sequential_i_lim_state[2]_i_1_n_0
    SLICE_X86Y122        FDRE                                         r  FSM_sequential_i_lim_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.859     2.025    CLK100MHZ_IBUF_BUFG
    SLICE_X86Y122        FDRE                                         r  FSM_sequential_i_lim_state_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            FSM_sequential_i_lim_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.815ns  (logic 0.354ns (12.565%)  route 2.462ns (87.435%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_IBUF[0]_inst/O
                         net (fo=3, routed)           2.462     2.770    sw_IBUF[0]
    SLICE_X85Y112        LUT6 (Prop_lut6_I0_O)        0.045     2.815 r  FSM_sequential_i_lim_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.815    FSM_sequential_i_lim_state[0]_i_1_n_0
    SLICE_X85Y112        FDRE                                         r  FSM_sequential_i_lim_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.868     2.033    CLK100MHZ_IBUF_BUFG
    SLICE_X85Y112        FDRE                                         r  FSM_sequential_i_lim_state_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            r_rgb_val_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.845ns  (logic 0.277ns (9.731%)  route 2.568ns (90.269%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           2.568     2.845    sw_IBUF[1]
    SLICE_X88Y114        FDRE                                         r  r_rgb_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.867     2.033    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y114        FDRE                                         r  r_rgb_val_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            r_rgb_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.859ns  (logic 0.309ns (10.798%)  route 2.551ns (89.202%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_IBUF[0]_inst/O
                         net (fo=3, routed)           2.551     2.859    sw_IBUF[0]
    SLICE_X88Y113        FDRE                                         r  r_rgb_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.867     2.033    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y113        FDRE                                         r  r_rgb_val_reg[0]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            i_limits_reg[0][20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.902ns  (logic 0.346ns (11.934%)  route 2.556ns (88.066%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           2.390     2.689    sw_IBUF[3]
    SLICE_X83Y118        LUT3 (Prop_lut3_I1_O)        0.048     2.737 r  i_limits[0][0]_i_1/O
                         net (fo=32, routed)          0.165     2.902    i_limits[0][0]_i_1_n_0
    SLICE_X82Y119        FDRE                                         r  i_limits_reg[0][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.861     2.027    CLK100MHZ_IBUF_BUFG
    SLICE_X82Y119        FDRE                                         r  i_limits_reg[0][20]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            i_limits_reg[0][21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.902ns  (logic 0.346ns (11.934%)  route 2.556ns (88.066%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           2.390     2.689    sw_IBUF[3]
    SLICE_X83Y118        LUT3 (Prop_lut3_I1_O)        0.048     2.737 r  i_limits[0][0]_i_1/O
                         net (fo=32, routed)          0.165     2.902    i_limits[0][0]_i_1_n_0
    SLICE_X82Y119        FDRE                                         r  i_limits_reg[0][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.861     2.027    CLK100MHZ_IBUF_BUFG
    SLICE_X82Y119        FDRE                                         r  i_limits_reg[0][21]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            i_limits_reg[0][22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.902ns  (logic 0.346ns (11.934%)  route 2.556ns (88.066%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 f  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           2.390     2.689    sw_IBUF[3]
    SLICE_X83Y118        LUT3 (Prop_lut3_I1_O)        0.048     2.737 r  i_limits[0][0]_i_1/O
                         net (fo=32, routed)          0.165     2.902    i_limits[0][0]_i_1_n_0
    SLICE_X82Y119        FDRE                                         r  i_limits_reg[0][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.861     2.027    CLK100MHZ_IBUF_BUFG
    SLICE_X82Y119        FDRE                                         r  i_limits_reg[0][22]/C





