ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32wbxx_hal_rcc_ex.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c"
  20              		.section	.text.LL_EXTI_EnableIT_0_31,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	LL_EXTI_EnableIT_0_31:
  27              	.LFB443:
  28              		.file 2 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h"
   1:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
   2:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   ******************************************************************************
   3:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @file    stm32wbxx_ll_exti.h
   4:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @author  MCD Application Team
   5:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief   Header file of EXTI LL module.
   6:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   ******************************************************************************
   7:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @attention
   8:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *
   9:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * All rights reserved.
  11:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *
  12:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * in the root directory of this software component.
  14:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *
  16:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   ******************************************************************************
  17:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
  18:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  19:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #ifndef STM32WBxx_LL_EXTI_H
  21:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define STM32WBxx_LL_EXTI_H
  22:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  23:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #ifdef __cplusplus
  24:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** extern "C" {
  25:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif
  26:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  27:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Includes ------------------------------------------------------------------*/
  28:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #include "stm32wbxx.h"
  29:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  30:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @addtogroup STM32WBxx_LL_Driver
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 2


  31:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
  32:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
  33:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  34:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (EXTI)
  35:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  36:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL EXTI
  37:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
  38:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
  39:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  40:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Private types -------------------------------------------------------------*/
  41:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Private variables ---------------------------------------------------------*/
  42:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Private constants ---------------------------------------------------------*/
  43:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Private Macros ------------------------------------------------------------*/
  44:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
  45:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_Private_Macros EXTI Private Macros
  46:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
  47:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
  48:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
  49:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
  50:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
  51:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
  52:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Exported types ------------------------------------------------------------*/
  53:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
  54:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_ES_INIT EXTI Exported Init structure
  55:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
  56:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
  57:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** typedef struct
  58:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
  59:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  60:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   uint32_t Line_0_31;           /*!< Specifies the EXTI lines to be enabled or disabled for Lines i
  61:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                      This parameter can be any combination of @ref EXTI_LL_EC_LINE 
  62:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  63:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   uint32_t Line_32_63;          /*!< Specifies the EXTI lines to be enabled or disabled for Lines i
  64:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                      This parameter can be any combination of @ref EXTI_LL_EC_LINE 
  65:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  66:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   FunctionalState LineCommand;  /*!< Specifies the new state of the selected EXTI lines.
  67:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                      This parameter can be set either to ENABLE or DISABLE */
  68:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  69:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   uint8_t Mode;                 /*!< Specifies the mode for the EXTI lines.
  70:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                      This parameter can be a value of @ref EXTI_LL_EC_MODE. */
  71:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  72:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   uint8_t Trigger;              /*!< Specifies the trigger signal active edge for the EXTI lines.
  73:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                      This parameter can be a value of @ref EXTI_LL_EC_TRIGGER. */
  74:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** } LL_EXTI_InitTypeDef;
  75:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  76:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
  77:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
  78:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
  79:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
  80:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  81:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Exported constants --------------------------------------------------------*/
  82:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_Exported_Constants EXTI Exported Constants
  83:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
  84:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
  85:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  86:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_EC_LINE LINE
  87:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 3


  88:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
  89:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_0                 EXTI_IMR1_IM0           /*!< Extended line 0 */
  90:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_1                 EXTI_IMR1_IM1           /*!< Extended line 1 */
  91:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_2                 EXTI_IMR1_IM2           /*!< Extended line 2 */
  92:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_3                 EXTI_IMR1_IM3           /*!< Extended line 3 */
  93:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_4                 EXTI_IMR1_IM4           /*!< Extended line 4 */
  94:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_5                 EXTI_IMR1_IM5           /*!< Extended line 5 */
  95:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_6                 EXTI_IMR1_IM6           /*!< Extended line 6 */
  96:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_7                 EXTI_IMR1_IM7           /*!< Extended line 7 */
  97:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_8                 EXTI_IMR1_IM8           /*!< Extended line 8 */
  98:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_9                 EXTI_IMR1_IM9           /*!< Extended line 9 */
  99:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_10                EXTI_IMR1_IM10          /*!< Extended line 10 */
 100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_11                EXTI_IMR1_IM11          /*!< Extended line 11 */
 101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_12                EXTI_IMR1_IM12          /*!< Extended line 12 */
 102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_13                EXTI_IMR1_IM13          /*!< Extended line 13 */
 103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_14                EXTI_IMR1_IM14          /*!< Extended line 14 */
 104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_15                EXTI_IMR1_IM15          /*!< Extended line 15 */
 105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_16                EXTI_IMR1_IM16          /*!< Extended line 16 */
 106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_17                EXTI_IMR1_IM17          /*!< Extended line 17 */
 107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_18                EXTI_IMR1_IM18          /*!< Extended line 18 */
 108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_19                EXTI_IMR1_IM19          /*!< Extended line 19 */
 109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx) || defined (STM32WB15xx
 110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_20                EXTI_IMR1_IM20          /*!< Extended line 20 */
 111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif /* STM32WB55xx || STM32WB5Mxx || ... */
 112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx)
 113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_21                EXTI_IMR1_IM21          /*!< Extended line 21 */
 114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif /* STM32WB55xx || STM32WB5Mxx || STM32WB35xx */
 115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_22                EXTI_IMR1_IM22          /*!< Extended line 22 */
 116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx)
 117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_23                EXTI_IMR1_IM23          /*!< Extended line 23 */
 118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif /* STM32WB55xx || STM32WB5Mxx || STM32WB35xx */
 119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_24                EXTI_IMR1_IM24          /*!< Extended line 24 */
 120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx) || defined (STM32WB15xx
 121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_25                EXTI_IMR1_IM25          /*!< Extended line 25 */
 122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif /* STM32WB55xx || STM32WB5Mxx || ... */
 123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx)
 124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_28                EXTI_IMR1_IM28          /*!< Extended line 28 */
 125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif /* STM32WB55xx || STM32WB5Mxx || STM32WB35xx */
 126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_29                EXTI_IMR1_IM29          /*!< Extended line 29 */
 127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_30                EXTI_IMR1_IM30          /*!< Extended line 30 */
 128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx) || defined (STM32WB15xx
 129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_31                EXTI_IMR1_IM31          /*!< Extended line 31 */
 130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif /* STM32WB55xx || STM32WB5Mxx || ... */
 131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx)
 133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_ALL_0_31          (LL_EXTI_LINE_0 | LL_EXTI_LINE_1 | LL_EXTI_LINE_2 | \
 134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_3 | LL_EXTI_LINE_4 | LL_EXTI_LINE_5 | \
 135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_6 | LL_EXTI_LINE_7 | LL_EXTI_LINE_8 | \
 136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_9 | LL_EXTI_LINE_10 | LL_EXTI_LINE_11 | \
 137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_12 | LL_EXTI_LINE_13 | LL_EXTI_LINE_14 | \
 138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_15 | LL_EXTI_LINE_16 | LL_EXTI_LINE_17 | \
 139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_18 | LL_EXTI_LINE_19 | LL_EXTI_LINE_20 | \
 140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_21 | LL_EXTI_LINE_22 | LL_EXTI_LINE_23 | \
 141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_24 | LL_EXTI_LINE_25 | LL_EXTI_LINE_28 | \
 142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_29 | LL_EXTI_LINE_30 | LL_EXTI_LINE_31) /*!< A
 143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #elif defined (STM32WB15xx) || defined(STM32WB1Mxx)
 144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_ALL_0_31          (LL_EXTI_LINE_0 | LL_EXTI_LINE_1 | LL_EXTI_LINE_2 | \
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 4


 145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_3 | LL_EXTI_LINE_4 | LL_EXTI_LINE_5 | \
 146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_6 | LL_EXTI_LINE_7 | LL_EXTI_LINE_8 | \
 147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_9 | LL_EXTI_LINE_10 | LL_EXTI_LINE_11 | \
 148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_12 | LL_EXTI_LINE_13 | LL_EXTI_LINE_14 | \
 149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_15 | LL_EXTI_LINE_16 | LL_EXTI_LINE_17 | \
 150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_18 | LL_EXTI_LINE_19 | LL_EXTI_LINE_20 | \
 151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_22 | LL_EXTI_LINE_24 | LL_EXTI_LINE_25 | \
 152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_29 | LL_EXTI_LINE_30 | LL_EXTI_LINE_31) /*!< A
 153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #else
 154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_ALL_0_31          (LL_EXTI_LINE_0 | LL_EXTI_LINE_1 | LL_EXTI_LINE_2 | \
 155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_3 | LL_EXTI_LINE_4 | LL_EXTI_LINE_5 | \
 156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_6 | LL_EXTI_LINE_7 | LL_EXTI_LINE_8 | \
 157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_9 | LL_EXTI_LINE_10 | LL_EXTI_LINE_11 | \
 158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_12 | LL_EXTI_LINE_13 | LL_EXTI_LINE_14 | \
 159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_15 | LL_EXTI_LINE_16 | LL_EXTI_LINE_17 | \
 160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_18 | LL_EXTI_LINE_19 | LL_EXTI_LINE_22 | \
 161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_24 | LL_EXTI_LINE_29 | LL_EXTI_LINE_30) /*!< A
 162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif /* STM32WB55xx || STM32WB5Mxx || STM32WB35xx */
 163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_33                EXTI_IMR2_IM33          /*!< Extended line 33 */
 165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_36                EXTI_IMR2_IM36          /*!< Extended line 36 */
 166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_37                EXTI_IMR2_IM37          /*!< Extended line 37 */
 167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_38                EXTI_IMR2_IM38          /*!< Extended line 38 */
 168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_39                EXTI_IMR2_IM39          /*!< Extended line 39 */
 169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_40                EXTI_IMR2_IM40          /*!< Extended line 40 */
 170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_41                EXTI_IMR2_IM41          /*!< Extended line 41 */
 171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_42                EXTI_IMR2_IM42          /*!< Extended line 42 */
 172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx)
 173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_43                EXTI_IMR2_IM43          /*!< Extended line 43 */
 174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif /* STM32WB55xx || STM32WB5Mxx */
 175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_44                EXTI_IMR2_IM44          /*!< Extended line 44 */
 176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_45                EXTI_IMR2_IM45          /*!< Extended line 45 */
 177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB50xx) || defined (STM32WB35xx
 178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_46                EXTI_IMR2_IM46          /*!< Extended line 46 */
 179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif /* STM32WB55xx || STM32WB5Mxx || ... */
 180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_48                EXTI_IMR2_IM48          /*!< Extended line 48 */
 181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx)
 183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_ALL_32_63         (LL_EXTI_LINE_33 | LL_EXTI_LINE_36 | LL_EXTI_LINE_37 | \
 184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_38 | LL_EXTI_LINE_39 | LL_EXTI_LINE_40 | \
 185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_41 | LL_EXTI_LINE_42 | LL_EXTI_LINE_43 | \
 186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_44 | LL_EXTI_LINE_45 | LL_EXTI_LINE_46 | \
 187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_48)                    /*!< All Extended line 
 188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #elif defined (STM32WB50xx) || defined (STM32WB35xx) || defined (STM32WB30xx)
 189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_ALL_32_63         (LL_EXTI_LINE_33 | LL_EXTI_LINE_36 | LL_EXTI_LINE_37 | \
 190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_38 | LL_EXTI_LINE_39 | LL_EXTI_LINE_40 | \
 191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_41 | LL_EXTI_LINE_42 | LL_EXTI_LINE_44 | \
 192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_45 | LL_EXTI_LINE_46 | LL_EXTI_LINE_48)  /*!< 
 193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #else
 194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_ALL_32_63         (LL_EXTI_LINE_33 | LL_EXTI_LINE_36 | LL_EXTI_LINE_37 | \
 195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_38 | LL_EXTI_LINE_39 | LL_EXTI_LINE_40 | \
 196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_41 | LL_EXTI_LINE_42 | LL_EXTI_LINE_44 | \
 197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_45 | LL_EXTI_LINE_48)  /*!< All Extended line 
 198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif /* STM32WB55xx || STM32WB5Mxx */
 199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_ALL               (0xFFFFFFFFU)  /*!< All Extended line */
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 5


 202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
 204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_NONE              (0x00000000U)  /*!< None Extended line */
 205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
 206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
 209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
 211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_EC_MODE Mode
 213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
 214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_MODE_IT                 ((uint8_t)0x00U) /*!< Interrupt Mode */
 216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_MODE_EVENT              ((uint8_t)0x01U) /*!< Event Mode */
 217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_MODE_IT_EVENT           ((uint8_t)0x02U) /*!< Interrupt & Event Mode */
 218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
 220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_EC_TRIGGER Edge Trigger
 223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
 224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_TRIGGER_NONE            ((uint8_t)0x00U) /*!< No Trigger Mode */
 226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_TRIGGER_RISING          ((uint8_t)0x01U) /*!< Trigger Rising Mode */
 227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_TRIGGER_FALLING         ((uint8_t)0x02U) /*!< Trigger Falling Mode */
 228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_TRIGGER_RISING_FALLING  ((uint8_t)0x03U) /*!< Trigger Rising & Falling Mode */
 229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
 232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
 236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
 240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Exported macro ------------------------------------------------------------*/
 243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_Exported_Macros EXTI Exported Macros
 244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
 245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_EM_WRITE_READ Common Write and read registers Macros
 248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
 249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Write a value in EXTI register
 253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  __REG__ Register to be written
 254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  __VALUE__ Value to be written in the register
 255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_WriteReg(__REG__, __VALUE__) WRITE_REG(EXTI->__REG__, (__VALUE__))
 258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 6


 259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Read a value in EXTI register
 261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  __REG__ Register to be read
 262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval Register value
 263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_ReadReg(__REG__) READ_REG(EXTI->__REG__)
 265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
 267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
 272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Exported functions --------------------------------------------------------*/
 277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_Exported_Functions EXTI Exported Functions
 278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
 279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_EF_IT_Management IT_Management
 281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
 282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Enable ExtiLine Interrupt request for Lines in range 0 to 31
 286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll IMR1         IMx           LL_EXTI_EnableIT_0_31
 287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23 (*)
 312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25 (*)
 314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28 (*)
 315:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 7


 316:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 317:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31 (*)
 318:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 319:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 320:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 321:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
 323:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
  29              		.loc 2 323 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 80B4     		push	{r7}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 4
  37              		.cfi_offset 7, -4
  38 0002 83B0     		sub	sp, sp, #12
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 16
  41 0004 00AF     		add	r7, sp, #0
  42              	.LCFI2:
  43              		.cfi_def_cfa_register 7
  44 0006 7860     		str	r0, [r7, #4]
 324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   SET_BIT(EXTI->IMR1, ExtiLine);
  45              		.loc 2 324 3
  46 0008 064B     		ldr	r3, .L2
  47 000a D3F88020 		ldr	r2, [r3, #128]
  48 000e 0549     		ldr	r1, .L2
  49 0010 7B68     		ldr	r3, [r7, #4]
  50 0012 1343     		orrs	r3, r3, r2
  51 0014 C1F88030 		str	r3, [r1, #128]
 325:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
  52              		.loc 2 325 1
  53 0018 00BF     		nop
  54 001a 0C37     		adds	r7, r7, #12
  55              	.LCFI3:
  56              		.cfi_def_cfa_offset 4
  57 001c BD46     		mov	sp, r7
  58              	.LCFI4:
  59              		.cfi_def_cfa_register 13
  60              		@ sp needed
  61 001e 5DF8047B 		ldr	r7, [sp], #4
  62              	.LCFI5:
  63              		.cfi_restore 7
  64              		.cfi_def_cfa_offset 0
  65 0022 7047     		bx	lr
  66              	.L3:
  67              		.align	2
  68              	.L2:
  69 0024 00080058 		.word	1476397056
  70              		.cfi_endproc
  71              	.LFE443:
  73              		.section	.text.LL_EXTI_EnableRisingTrig_0_31,"ax",%progbits
  74              		.align	1
  75              		.syntax unified
  76              		.thumb
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 8


  77              		.thumb_func
  79              	LL_EXTI_EnableRisingTrig_0_31:
  80              	.LFB467:
 326:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 327:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 328:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Enable ExtiLine Interrupt request for Lines in range 0 to 31 for cpu2
 329:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll C2IMR1         IMx           LL_C2_EXTI_EnableIT_0_31
 330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 331:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 333:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 334:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 335:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 336:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 337:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 338:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 339:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 340:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 341:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 342:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 343:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 344:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 345:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 347:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 350:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 351:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 352:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 353:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 354:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23 (*)
 355:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 356:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25 (*)
 357:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28 (*)
 358:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 359:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 360:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31 (*)
 361:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 362:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 363:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 364:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 365:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_C2_EXTI_EnableIT_0_31(uint32_t ExtiLine)
 366:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 367:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   SET_BIT(EXTI->C2IMR1, ExtiLine);
 368:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 369:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 370:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 371:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Enable ExtiLine Interrupt request for Lines in range 32 to 63
 372:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll IMR2         IMx           LL_EXTI_EnableIT_32_63
 373:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 374:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_33
 375:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36
 376:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 377:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_38
 378:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_39
 379:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_40
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 9


 380:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_41
 381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_42
 382:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_43 (*)
 383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_44
 384:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_45
 385:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_46 (*)
 386:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_48
 387:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_32_63
 388:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 389:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 390:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 391:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
 392:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 393:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   SET_BIT(EXTI->IMR2, ExtiLine);
 394:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 395:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 396:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 397:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Enable ExtiLine Interrupt request for Lines in range 32 to 63 for cpu2
 398:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll C2IMR2         IMx           LL_C2_EXTI_EnableIT_32_63
 399:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 400:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_33
 401:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36
 402:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 403:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_38
 404:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_39
 405:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_40
 406:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_41
 407:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_42
 408:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_43 (*)
 409:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_44
 410:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_45
 411:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_46 (*)
 412:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_48
 413:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_32_63
 414:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 415:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 416:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 417:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_C2_EXTI_EnableIT_32_63(uint32_t ExtiLine)
 418:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 419:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   SET_BIT(EXTI->C2IMR2, ExtiLine);
 420:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 421:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 422:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 423:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Disable ExtiLine Interrupt request for Lines in range 0 to 31
 424:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll IMR1         IMx           LL_EXTI_DisableIT_0_31
 425:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 426:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 427:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 428:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 429:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 430:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 431:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 432:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 433:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 434:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 435:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 436:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 10


 437:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 438:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 439:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 440:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 441:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 442:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 443:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 444:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 445:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 446:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 447:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 448:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 449:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23 (*)
 450:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 451:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25 (*)
 452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28 (*)
 453:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 454:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 455:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31 (*)
 456:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 457:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 458:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 459:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 460:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
 461:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 462:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   CLEAR_BIT(EXTI->IMR1, ExtiLine);
 463:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 464:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 465:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 466:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Disable ExtiLine Interrupt request for Lines in range 0 to 31 for cpu2
 467:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll C2IMR1         IMx           LL_C2_EXTI_DisableIT_0_31
 468:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 469:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 470:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 471:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 472:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 473:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 474:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 475:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 476:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 477:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 478:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 479:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 480:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 481:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 482:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 483:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 484:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 485:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 486:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 487:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 488:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 489:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 490:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 491:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 492:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23 (*)
 493:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 11


 494:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25 (*)
 495:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28 (*)
 496:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 497:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 498:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31 (*)
 499:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 500:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 501:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 502:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 503:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_C2_EXTI_DisableIT_0_31(uint32_t ExtiLine)
 504:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 505:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   CLEAR_BIT(EXTI->C2IMR1, ExtiLine);
 506:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 507:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 508:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 509:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Disable ExtiLine Interrupt request for Lines in range 32 to 63
 510:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll IMR2         IMx           LL_EXTI_DisableIT_32_63
 511:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 512:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_33
 513:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36
 514:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 515:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_38
 516:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_39
 517:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_40
 518:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_41
 519:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_42
 520:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_43 (*)
 521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_44
 522:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_45
 523:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_46 (*)
 524:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_48
 525:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_32_63
 526:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 527:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 528:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 529:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
 530:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 531:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   CLEAR_BIT(EXTI->IMR2, ExtiLine);
 532:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 533:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 534:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 535:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Disable ExtiLine Interrupt request for Lines in range 32 to 63 for cpu2
 536:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll C2IMR2         IMx           LL_C2_EXTI_DisableIT_32_63
 537:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 538:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_33
 539:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36
 540:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 541:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_38
 542:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_39
 543:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_40
 544:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_41
 545:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_42
 546:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_43 (*)
 547:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_44
 548:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_45
 549:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_46 (*)
 550:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_48
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 12


 551:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_32_63
 552:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 553:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 554:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 555:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_C2_EXTI_DisableIT_32_63(uint32_t ExtiLine)
 556:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 557:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   CLEAR_BIT(EXTI->C2IMR2, ExtiLine);
 558:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 559:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 560:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 561:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Indicate if ExtiLine Interrupt request is enabled for Lines in range 0 to 31
 562:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll IMR1         IMx           LL_EXTI_IsEnabledIT_0_31
 563:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 564:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 565:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 566:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 567:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 568:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 569:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 570:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 571:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 572:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 573:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 574:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 575:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 576:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 577:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 578:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 579:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 580:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 581:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 582:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 583:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 584:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 585:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 586:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 587:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23 (*)
 588:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 589:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25 (*)
 590:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28 (*)
 591:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 592:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 593:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31 (*)
 594:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 595:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 596:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval State of bit (1 or 0).
 597:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 598:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledIT_0_31(uint32_t ExtiLine)
 599:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 600:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   return ((READ_BIT(EXTI->IMR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 601:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 602:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 603:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 604:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Indicate if ExtiLine Interrupt request is enabled for Lines in range 0 to 31 for cpu2
 605:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll C2IMR1         IMx           LL_C2_EXTI_IsEnabledIT_0_31
 606:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 607:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 13


 608:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 609:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 610:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 611:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 612:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 613:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 614:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 615:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 616:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 617:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 618:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 619:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 620:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 621:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 622:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 623:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 624:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 625:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 626:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 627:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 628:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 629:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 630:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23 (*)
 631:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 632:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25 (*)
 633:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28 (*)
 634:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 635:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 636:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31 (*)
 637:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 638:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 639:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval State of bit (1 or 0).
 640:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 641:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE uint32_t LL_C2_EXTI_IsEnabledIT_0_31(uint32_t ExtiLine)
 642:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 643:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   return ((READ_BIT(EXTI->C2IMR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 644:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 645:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 646:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 647:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Indicate if ExtiLine Interrupt request is enabled for Lines in range 32 to 63
 648:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll IMR2         IMx           LL_EXTI_IsEnabledIT_32_63
 649:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 650:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_33
 651:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36
 652:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 653:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_38
 654:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_39
 655:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_40
 656:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_41
 657:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_42
 658:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_43 (*)
 659:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_44
 660:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_45
 661:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_46 (*)
 662:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_48
 663:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_32_63
 664:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 14


 665:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval State of bit (1 or 0).
 666:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 667:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledIT_32_63(uint32_t ExtiLine)
 668:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 669:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   return ((READ_BIT(EXTI->IMR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 670:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 671:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 672:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 673:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Indicate if ExtiLine Interrupt request is enabled for Lines in range 32 to 63 for cpu2
 674:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll C2IMR2         IMx           LL_C2_EXTI_IsEnabledIT_32_63
 675:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 676:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_33
 677:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36
 678:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 679:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_38
 680:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_39
 681:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_40
 682:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_41
 683:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_42
 684:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_43 (*)
 685:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_44
 686:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_45
 687:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_46 (*)
 688:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_48
 689:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_32_63
 690:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 691:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval State of bit (1 or 0).
 692:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 693:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE uint32_t LL_C2_EXTI_IsEnabledIT_32_63(uint32_t ExtiLine)
 694:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 695:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   return ((READ_BIT(EXTI->C2IMR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 696:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 697:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 698:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 699:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
 700:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 701:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 702:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_EF_Event_Management Event_Management
 703:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
 704:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 705:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 706:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 707:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Enable ExtiLine Event request for Lines in range 0 to 31
 708:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll EMR1         EMx           LL_EXTI_EnableEvent_0_31
 709:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 710:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 711:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 712:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 713:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 714:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 715:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 716:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 717:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 718:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 719:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 720:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 721:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 15


 722:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 723:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 724:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 725:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 726:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 727:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 728:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 729:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 730:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 731:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 732:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 733:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 734:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
 735:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 736:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   SET_BIT(EXTI->EMR1, ExtiLine);
 737:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 738:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 739:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 740:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Enable ExtiLine Event request for Lines in range 0 to 31 for cpu2
 741:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll C2EMR1         EMx           LL_C2_EXTI_EnableEvent_0_31
 742:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 743:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 744:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 745:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 746:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 747:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 748:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 749:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 750:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 751:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 752:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 753:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 754:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 755:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 756:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 757:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 758:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 759:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 760:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 761:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 762:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 763:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 764:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 765:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 766:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 767:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_C2_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
 768:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 769:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   SET_BIT(EXTI->C2EMR1, ExtiLine);
 770:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 771:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 772:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 773:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Enable ExtiLine Event request for Lines in range 32 to 63
 774:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll EMR2         EMx           LL_EXTI_EnableEvent_32_63
 775:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 776:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_40
 777:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_41
 778:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 16


 779:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 780:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
 781:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 782:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   SET_BIT(EXTI->EMR2, ExtiLine);
 783:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 784:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 785:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 786:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Enable ExtiLine Event request for Lines in range 32 to 63 for cpu2
 787:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll C2EMR2         EMx           LL_C2_EXTI_EnableEvent_32_63
 788:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 789:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_40
 790:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_41
 791:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 792:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 793:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_C2_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
 794:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 795:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   SET_BIT(EXTI->C2EMR2, ExtiLine);
 796:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 797:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 798:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 799:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Disable ExtiLine Event request for Lines in range 0 to 31
 800:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll EMR1         EMx           LL_EXTI_DisableEvent_0_31
 801:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 802:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 803:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 804:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 805:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 806:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 807:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 808:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 809:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 810:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 811:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 812:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 813:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 814:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 815:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 816:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 817:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 818:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 819:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 820:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 821:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 822:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 823:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 824:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 825:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
 826:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 827:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   CLEAR_BIT(EXTI->EMR1, ExtiLine);
 828:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 829:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 830:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 831:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Disable ExtiLine Event request for Lines in range 0 to 31 for cpu2
 832:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll C2EMR1         EMx           LL_C2_EXTI_DisableEvent_0_31
 833:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 834:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 835:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 17


 836:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 837:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 838:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 839:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 840:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 841:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 842:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 843:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 844:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 845:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 846:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 847:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 848:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 849:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 850:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 851:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 852:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 853:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 854:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 855:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 856:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 857:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 858:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_C2_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
 859:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 860:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   CLEAR_BIT(EXTI->C2EMR1, ExtiLine);
 861:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 862:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 863:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 864:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Disable ExtiLine Event request for Lines in range 32 to 63
 865:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll EMR2         EMx           LL_EXTI_DisableEvent_32_63
 866:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 867:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_40
 868:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_41
 869:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 870:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 871:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 872:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
 873:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 874:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   CLEAR_BIT(EXTI->EMR2, ExtiLine);
 875:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 876:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 877:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 878:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Disable ExtiLine Event request for Lines in range 32 to 63 for cpu2
 879:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll C2EMR2         EMx           LL_C2_EXTI_DisableEvent_32_63
 880:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 881:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_40
 882:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_41
 883:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 884:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 885:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_C2_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
 886:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 887:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   CLEAR_BIT(EXTI->C2EMR2, ExtiLine);
 888:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 889:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 890:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 891:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Indicate if ExtiLine Event request is enabled for Lines in range 0 to 31
 892:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll EMR1         EMx           LL_EXTI_IsEnabledEvent_0_31
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 18


 893:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 894:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 895:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 896:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 897:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 898:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 899:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 900:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 901:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 902:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 903:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 904:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 905:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 906:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 907:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 908:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 909:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 910:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 911:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 912:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 913:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 914:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 915:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 916:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 917:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval State of bit (1 or 0).
 918:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 919:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledEvent_0_31(uint32_t ExtiLine)
 920:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 921:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   return ((READ_BIT(EXTI->EMR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 922:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 923:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 924:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 925:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Indicate if ExtiLine Event request is enabled for Lines in range 0 to 31 for cpu2
 926:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll C2EMR1         EMx           LL_C2_EXTI_IsEnabledEvent_0_31
 927:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 928:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 929:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 930:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 931:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 932:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 933:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 934:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 935:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 936:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 937:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 938:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 939:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 940:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 941:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 942:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 943:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 944:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 945:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 946:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 947:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 948:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 949:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 19


 950:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 951:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval State of bit (1 or 0).
 952:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 953:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE uint32_t LL_C2_EXTI_IsEnabledEvent_0_31(uint32_t ExtiLine)
 954:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 955:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   return ((READ_BIT(EXTI->C2EMR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 956:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 957:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 958:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 959:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Indicate if ExtiLine Event request is enabled for Lines in range 32 to 63
 960:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll EMR2         EMx           LL_EXTI_IsEnabledEvent_32_63
 961:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 962:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_40
 963:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_41
 964:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval State of bit (1 or 0).
 965:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 966:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledEvent_32_63(uint32_t ExtiLine)
 967:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 968:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   return ((READ_BIT(EXTI->EMR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 969:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 970:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 971:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 972:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Indicate if ExtiLine Event request is enabled for Lines in range 32 to 63 for cpu2
 973:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll EMR2         EMx           LL_C2_EXTI_IsEnabledEvent_32_63
 974:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 975:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_40
 976:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_41
 977:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval State of bit (1 or 0).
 978:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 979:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE uint32_t LL_C2_EXTI_IsEnabledEvent_32_63(uint32_t ExtiLine)
 980:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 981:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   return ((READ_BIT(EXTI->C2EMR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 982:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 983:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 984:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 985:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
 986:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 987:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 988:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_EF_Rising_Trigger_Management Rising_Trigger_Management
 989:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
 990:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 991:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 992:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 993:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Enable ExtiLine Rising Edge Trigger for Lines in range 0 to 31
 994:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @note The configurable wakeup lines are edge-triggered. No glitch must be
 995:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *       generated on these lines. If a rising edge on a configurable interrupt
 996:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *       line occurs during a write operation in the EXTI_RTSR register, the
 997:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *       pending bit is not set.
 998:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *       Rising and falling edge triggers can be set for
 999:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *       the same interrupt line. In this case, both generate a trigger
1000:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *       condition.
1001:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll RTSR1        RTx           LL_EXTI_EnableRisingTrig_0_31
1002:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
1003:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
1004:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
1005:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
1006:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 20


1007:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
1008:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
1009:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
1010:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
1011:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
1012:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
1013:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
1014:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
1015:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
1016:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
1017:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
1018:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
1019:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
1020:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
1021:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
1022:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
1023:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
1024:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
1025:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31 (*)
1026:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
1027:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
1028:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
1029:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
1030:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
  81              		.loc 2 1030 1
  82              		.cfi_startproc
  83              		@ args = 0, pretend = 0, frame = 8
  84              		@ frame_needed = 1, uses_anonymous_args = 0
  85              		@ link register save eliminated.
  86 0000 80B4     		push	{r7}
  87              	.LCFI6:
  88              		.cfi_def_cfa_offset 4
  89              		.cfi_offset 7, -4
  90 0002 83B0     		sub	sp, sp, #12
  91              	.LCFI7:
  92              		.cfi_def_cfa_offset 16
  93 0004 00AF     		add	r7, sp, #0
  94              	.LCFI8:
  95              		.cfi_def_cfa_register 7
  96 0006 7860     		str	r0, [r7, #4]
1031:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   SET_BIT(EXTI->RTSR1, ExtiLine);
  97              		.loc 2 1031 3
  98 0008 054B     		ldr	r3, .L5
  99 000a 1A68     		ldr	r2, [r3]
 100 000c 0449     		ldr	r1, .L5
 101 000e 7B68     		ldr	r3, [r7, #4]
 102 0010 1343     		orrs	r3, r3, r2
 103 0012 0B60     		str	r3, [r1]
1032:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
1033:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 104              		.loc 2 1033 1
 105 0014 00BF     		nop
 106 0016 0C37     		adds	r7, r7, #12
 107              	.LCFI9:
 108              		.cfi_def_cfa_offset 4
 109 0018 BD46     		mov	sp, r7
 110              	.LCFI10:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 21


 111              		.cfi_def_cfa_register 13
 112              		@ sp needed
 113 001a 5DF8047B 		ldr	r7, [sp], #4
 114              	.LCFI11:
 115              		.cfi_restore 7
 116              		.cfi_def_cfa_offset 0
 117 001e 7047     		bx	lr
 118              	.L6:
 119              		.align	2
 120              	.L5:
 121 0020 00080058 		.word	1476397056
 122              		.cfi_endproc
 123              	.LFE467:
 125              		.section	.text.LL_RCC_HSE_IsEnabledDiv2,"ax",%progbits
 126              		.align	1
 127              		.syntax unified
 128              		.thumb
 129              		.thumb_func
 131              	LL_RCC_HSE_IsEnabledDiv2:
 132              	.LFB489:
 133              		.file 3 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h"
   1:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
   2:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   ******************************************************************************
   3:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @file    stm32wbxx_ll_rcc.h
   4:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @author  MCD Application Team
   5:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief   Header file of RCC LL module.
   6:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   ******************************************************************************
   7:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @attention
   8:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *
   9:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * All rights reserved.
  11:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *
  12:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * in the root directory of this software component.
  14:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *
  16:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   ******************************************************************************
  17:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  18:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  19:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #ifndef STM32WBxx_LL_RCC_H
  21:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define STM32WBxx_LL_RCC_H
  22:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  23:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #ifdef __cplusplus
  24:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** extern "C" {
  25:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif
  26:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  27:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Includes ------------------------------------------------------------------*/
  28:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #include "stm32wbxx.h"
  29:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  30:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @addtogroup STM32WBxx_LL_Driver
  31:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
  32:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  33:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  34:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC)
  35:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  36:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL RCC
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 22


  37:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
  38:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  39:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  40:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Private types -------------------------------------------------------------*/
  41:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Private variables ---------------------------------------------------------*/
  42:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Variables RCC Private Variables
  43:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
  44:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  45:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  46:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define HSE_CONTROL_UNLOCK_KEY 0xCAFECAFEU
  47:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  48:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
  49:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
  50:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  51:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  52:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Private constants ---------------------------------------------------------*/
  53:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Private macros ------------------------------------------------------------*/
  54:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  55:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Macros RCC Private Macros
  56:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
  57:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  58:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
  59:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
  60:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  61:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
  62:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  63:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Exported types ------------------------------------------------------------*/
  64:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  65:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Types RCC Exported Types
  66:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
  67:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  68:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  69:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure
  70:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
  71:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  72:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  73:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
  74:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  RCC Clocks Frequency Structure
  75:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  76:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** typedef struct
  77:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
  78:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   uint32_t SYSCLK_Frequency;         /*!< SYSCLK clock frequency */
  79:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   uint32_t HCLK1_Frequency;          /*!< HCLK1 clock frequency  */
  80:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   uint32_t HCLK2_Frequency;          /*!< HCLK2 clock frequency  */
  81:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   uint32_t HCLK4_Frequency;          /*!< HCLK4 clock frequency  */
  82:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   uint32_t HCLK5_Frequency;          /*!< HCLK5 clock frequency  */
  83:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   uint32_t PCLK1_Frequency;          /*!< PCLK1 clock frequency  */
  84:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   uint32_t PCLK2_Frequency;          /*!< PCLK2 clock frequency  */
  85:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** } LL_RCC_ClocksTypeDef;
  86:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  87:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
  88:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
  89:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
  90:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  91:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
  92:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
  93:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 23


  94:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
  95:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
  96:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Exported constants --------------------------------------------------------*/
  97:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Constants RCC Exported Constants
  98:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
  99:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation
 102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief    Defines used to adapt values of different oscillators
 103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note     These values could be modified in the user environment according to
 104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *           HW set-up.
 105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if !defined  (HSE_VALUE)
 108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define HSE_VALUE    32000000U  /*!< Value of the HSE oscillator in Hz */
 109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* !HSE_VALUE */
 110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if !defined  (HSI_VALUE)
 112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define HSI_VALUE    16000000U  /*!< Value of the HSI oscillator in Hz */
 113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* !HSI_VALUE */
 114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if !defined  (LSE_VALUE)
 116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(STM32WB5Mxx)
 117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LSE_VALUE    32774U     /*!< Value of the LSE oscillator in Hz */
 118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #else
 119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LSE_VALUE    32768U     /*!< Value of the LSE oscillator in Hz */
 120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* STM32WB5Mxx */
 121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* !LSE_VALUE */
 122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if !defined  (LSI_VALUE)
 124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LSI_VALUE    32000U     /*!< Value of the LSI oscillator in Hz */
 125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* !LSI_VALUE */
 126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if !defined  (HSI48_VALUE)
 129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define HSI48_VALUE  48000000U  /*!< Value of the HSI48 oscillator in Hz */
 130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* !HSI48_VALUE */
 131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLEAR_FLAG Clear Flags Defines
 138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_WriteReg function
 139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_LSI1RDYC               RCC_CICR_LSI1RDYC    /*!< LSI1 Ready Interrupt Clear    
 142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_LSI2RDYC               RCC_CICR_LSI2RDYC    /*!< LSI1 Ready Interrupt Clear    
 143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_LSERDYC                RCC_CICR_LSERDYC     /*!< LSE Ready Interrupt Clear     
 144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_MSIRDYC                RCC_CICR_MSIRDYC     /*!< MSI Ready Interrupt Clear     
 145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_HSIRDYC                RCC_CICR_HSIRDYC     /*!< HSI Ready Interrupt Clear     
 146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_HSERDYC                RCC_CICR_HSERDYC     /*!< HSE Ready Interrupt Clear     
 147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_PLLRDYC                RCC_CICR_PLLRDYC     /*!< PLL Ready Interrupt Clear     
 148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_HSI48RDYC              RCC_CICR_HSI48RDYC   /*!< HSI48 Ready Interrupt Clear   
 150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 24


 151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
 152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_PLLSAI1RDYC            RCC_CICR_PLLSAI1RDYC /*!< PLLSAI1 Ready Interrupt Clear 
 153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
 154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_LSECSSC                RCC_CICR_LSECSSC     /*!< LSE Clock Security System Inte
 155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CICR_CSSC                   RCC_CICR_CSSC        /*!< Clock Security System Interrup
 156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_GET_FLAG Get Flags Defines
 161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_ReadReg function
 162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_LSI1RDYF               RCC_CIFR_LSI1RDYF    /*!< LSI1 Ready Interrupt flag     
 165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_LSI2RDYF               RCC_CIFR_LSI2RDYF    /*!< LSI2 Ready Interrupt flag     
 166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_LSERDYF                RCC_CIFR_LSERDYF     /*!< LSE Ready Interrupt flag      
 167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_MSIRDYF                RCC_CIFR_MSIRDYF     /*!< MSI Ready Interrupt flag      
 168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_HSIRDYF                RCC_CIFR_HSIRDYF     /*!< HSI Ready Interrupt flag      
 169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_HSERDYF                RCC_CIFR_HSERDYF     /*!< HSE Ready Interrupt flag      
 170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_PLLRDYF                RCC_CIFR_PLLRDYF     /*!< PLL Ready Interrupt flag      
 171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_HSI48RDYF              RCC_CIFR_HSI48RDYF   /*!< HSI48 Ready Interrupt flag    
 173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
 175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_PLLSAI1RDYF            RCC_CIFR_PLLSAI1RDYF /*!< PLLSAI1 Ready Interrupt flag  
 176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
 177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_LSECSSF                RCC_CIFR_LSECSSF     /*!< LSE Clock Security System Inte
 178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIFR_CSSF                   RCC_CIFR_CSSF        /*!< Clock Security System Interrup
 179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CSR_LPWRRSTF                RCC_CSR_LPWRRSTF     /*!< Low-Power reset flag          
 180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CSR_OBLRSTF                 RCC_CSR_OBLRSTF      /*!< OBL reset flag                
 181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CSR_PINRSTF                 RCC_CSR_PINRSTF      /*!< PIN reset flag                
 182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CSR_SFTRSTF                 RCC_CSR_SFTRSTF      /*!< Software Reset flag           
 183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CSR_IWDGRSTF                RCC_CSR_IWDGRSTF     /*!< Independent Watchdog reset fla
 184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CSR_WWDGRSTF                RCC_CSR_WWDGRSTF     /*!< Window watchdog reset flag    
 185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CSR_BORRSTF                 RCC_CSR_BORRSTF      /*!< BOR reset flag                
 186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_IT IT Defines
 191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief    IT defines which can be used with LL_RCC_ReadReg and  LL_RCC_WriteReg functions
 192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_LSI1RDYIE              RCC_CIER_LSI1RDYIE     /*!< LSI1 Ready Interrupt Enable 
 195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_LSI2RDYIE              RCC_CIER_LSI2RDYIE     /*!< LSI Ready Interrupt Enable  
 196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_LSERDYIE               RCC_CIER_LSERDYIE      /*!< LSE Ready Interrupt Enable  
 197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_MSIRDYIE               RCC_CIER_MSIRDYIE      /*!< MSI Ready Interrupt Enable  
 198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_HSIRDYIE               RCC_CIER_HSIRDYIE      /*!< HSI Ready Interrupt Enable  
 199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_HSERDYIE               RCC_CIER_HSERDYIE      /*!< HSE Ready Interrupt Enable  
 200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_PLLRDYIE               RCC_CIER_PLLRDYIE      /*!< PLL Ready Interrupt Enable  
 201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_HSI48RDYIE             RCC_CIER_HSI48RDYIE    /*!< HSI48 Ready Interrupt Enable
 203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
 205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_PLLSAI1RDYIE           RCC_CIER_PLLSAI1RDYIE  /*!< PLLSAI1 Ready Interrupt Enab
 206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
 207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CIER_LSECSSIE               RCC_CIER_LSECSSIE      /*!< LSE CSS Interrupt Enable    
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 25


 208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSEDRIVE  LSE oscillator drive capability
 213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_LOW                0x00000000U             /*!< Xtal mode lower driving cap
 216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMLOW          RCC_BDCR_LSEDRV_0       /*!< Xtal mode medium low drivin
 217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMHIGH         RCC_BDCR_LSEDRV_1       /*!< Xtal mode medium high drivi
 218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_HIGH               RCC_BDCR_LSEDRV         /*!< Xtal mode higher driving ca
 219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MSIRANGE  MSI clock ranges
 224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_0                  RCC_CR_MSIRANGE_0  /*!< MSI = 100 KHz  */
 227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_1                  RCC_CR_MSIRANGE_1  /*!< MSI = 200 KHz  */
 228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_2                  RCC_CR_MSIRANGE_2  /*!< MSI = 400 KHz  */
 229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_3                  RCC_CR_MSIRANGE_3  /*!< MSI = 800 KHz  */
 230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_4                  RCC_CR_MSIRANGE_4  /*!< MSI = 1 MHz    */
 231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_5                  RCC_CR_MSIRANGE_5  /*!< MSI = 2 MHz    */
 232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_6                  RCC_CR_MSIRANGE_6  /*!< MSI = 4 MHz    */
 233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_7                  RCC_CR_MSIRANGE_7  /*!< MSI = 8 MHz    */
 234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_8                  RCC_CR_MSIRANGE_8  /*!< MSI = 16 MHz   */
 235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_9                  RCC_CR_MSIRANGE_9  /*!< MSI = 24 MHz   */
 236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_10                 RCC_CR_MSIRANGE_10 /*!< MSI = 32 MHz   */
 237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_11                 RCC_CR_MSIRANGE_11 /*!< MSI = 48 MHz   */
 238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_HSE_CURRENT_CONTROL  HSE current control max limits
 244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSE_CURRENTMAX_0            0x000000000U                                            
 247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSE_CURRENTMAX_1            RCC_HSECR_HSEGMC0                                       
 248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSE_CURRENTMAX_2            RCC_HSECR_HSEGMC1                                       
 249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSE_CURRENTMAX_3            (RCC_HSECR_HSEGMC1|RCC_HSECR_HSEGMC0)                   
 250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSE_CURRENTMAX_4            RCC_HSECR_HSEGMC2                                       
 251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSE_CURRENTMAX_5            (RCC_HSECR_HSEGMC2|RCC_HSECR_HSEGMC0)                   
 252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSE_CURRENTMAX_6            (RCC_HSECR_HSEGMC2|RCC_HSECR_HSEGMC1)                   
 253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSE_CURRENTMAX_7            (RCC_HSECR_HSEGMC2|RCC_HSECR_HSEGMC1|RCC_HSECR_HSEGMC0) 
 254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_HSE_SENSE_AMPLIFIER  HSE sense amplifier threshold
 259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSEAMPTHRESHOLD_1_2         (0x000000000U)        /*!< HSE sense amplifier bias curr
 262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_HSEAMPTHRESHOLD_3_4         RCC_HSECR_HSES        /*!< HSE sense amplifier bias curr
 263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 26


 265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSCO_CLKSOURCE  LSCO Selection
 268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LSCO_CLKSOURCE_LSI          0x00000000U           /*!< LSI selection for low speed c
 271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LSCO_CLKSOURCE_LSE          RCC_BDCR_LSCOSEL      /*!< LSE selection for low speed c
 272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE  System clock switch
 277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_MSI           0x00000000U                       /*!< MSI selection as 
 280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_0                     /*!< HSI selection as 
 281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_1                     /*!< HSE selection as 
 282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_PLL           (RCC_CFGR_SW_1 | RCC_CFGR_SW_0)   /*!< PLL selection as 
 283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS  System clock switch status
 288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_MSI    0x00000000U                       /*!< MSI used as syste
 291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_0                    /*!< HSI used as syste
 292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_1                    /*!< HSE used as syste
 293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    (RCC_CFGR_SWS_1 | RCC_CFGR_SWS_0) /*!< PLL used as syste
 294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RF_CLKSOURCE_STATUS  RF system clock switch status
 299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RF_CLKSOURCE_HSI            0x00000000U        /*!< HSI used as RF system clock     
 302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RF_CLKSOURCE_HSE_DIV2       RCC_EXTCFGR_RFCSS  /*!< HSE divided by 2 used as RF syst
 303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYSCLK_DIV  AHB prescaler
 308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_1                0x00000000U                                             
 311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_3                                         
 312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_3                RCC_CFGR_HPRE_0                                         
 313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_4                (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_0)                     
 314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_5                RCC_CFGR_HPRE_1                                         
 315:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_6                (RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_0)                     
 316:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_8                (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_1)                     
 317:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_10               (RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1)                     
 318:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_16               (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_1 | RCC_CFGR_HPRE_0)   
 319:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_32               (RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1 | RCC_CFGR_HPRE_0)   
 320:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_64               (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2)                     
 321:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_128              (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_0)   
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 27


 322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_256              (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1)   
 323:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_512              (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1 | R
 324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 325:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 326:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 327:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 328:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB1_DIV  APB low-speed prescaler (APB1)
 329:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 331:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB1_DIV_1                  0x00000000U                                             
 332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE1_2                                        
 333:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB1_DIV_4                  (RCC_CFGR_PPRE1_2 | RCC_CFGR_PPRE1_0)                   
 334:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB1_DIV_8                  (RCC_CFGR_PPRE1_2 | RCC_CFGR_PPRE1_1)                   
 335:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB1_DIV_16                 (RCC_CFGR_PPRE1_2 | RCC_CFGR_PPRE1_1 | RCC_CFGR_PPRE1_0)
 336:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 337:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 338:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 339:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 340:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB2_DIV  APB high-speed prescaler (APB2)
 341:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 342:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 343:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB2_DIV_1                  0x00000000U                                             
 344:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB2_DIV_2                  RCC_CFGR_PPRE2_2                                        
 345:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB2_DIV_4                  (RCC_CFGR_PPRE2_2 | RCC_CFGR_PPRE2_0)                   
 346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB2_DIV_8                  (RCC_CFGR_PPRE2_2 | RCC_CFGR_PPRE2_1)                   
 347:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_APB2_DIV_16                 (RCC_CFGR_PPRE2_2 | RCC_CFGR_PPRE2_1 | RCC_CFGR_PPRE2_0)
 348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 350:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 351:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 352:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_STOP_WAKEUPCLOCK  Wakeup from Stop and CSS backup clock selection
 353:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 354:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 355:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_STOP_WAKEUPCLOCK_MSI        0x00000000U             /*!< MSI selection after wake-up
 356:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_STOP_WAKEUPCLOCK_HSI        RCC_CFGR_STOPWUCK       /*!< HSI selection after wake-up
 357:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 358:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 359:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 360:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 361:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1SOURCE  MCO1 SOURCE selection
 362:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 363:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 364:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_NOCLOCK          0x00000000U                                   /*!< MCO o
 365:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_SYSCLK           RCC_CFGR_MCOSEL_0                             /*!< SYSCL
 366:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_MSI              RCC_CFGR_MCOSEL_1                             /*!< MSI s
 367:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI              (RCC_CFGR_MCOSEL_0| RCC_CFGR_MCOSEL_1)        /*!< HSI s
 368:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSE              RCC_CFGR_MCOSEL_2                             /*!< HSE a
 369:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLCLK           (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_2)         /*!< Main 
 370:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSI1             (RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2)         /*!< LSI1 
 371:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSI2             (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2) 
 372:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSE              RCC_CFGR_MCOSEL_3                             /*!< LSE s
 373:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 374:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI48            (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_3)         /*!< HSI48
 375:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 376:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSE_BEFORE_STAB  (RCC_CFGR_MCOSEL_2|RCC_CFGR_MCOSEL_3)         /*!< HSE b
 377:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 378:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 28


 379:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 380:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1_DIV  MCO1 prescaler
 382:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 384:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_1                  0x00000000U                               /*!< MCO not d
 385:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_2                  RCC_CFGR_MCOPRE_0                         /*!< MCO divid
 386:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_4                  RCC_CFGR_MCOPRE_1                         /*!< MCO divid
 387:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_8                  (RCC_CFGR_MCOPRE_1 | RCC_CFGR_MCOPRE_0)   /*!< MCO divid
 388:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_16                 RCC_CFGR_MCOPRE_2                         /*!< MCO divid
 389:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 390:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 391:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 392:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 393:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_SMPS_SUPPORT)
 394:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SMPS_CLKSOURCE  SMPS clock switch
 395:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 396:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 397:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_CLKSOURCE_HSI           0x00000000U             /*!< HSI selection as SMPS cloc
 398:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_CLKSOURCE_MSI           RCC_SMPSCR_SMPSSEL_0    /*!< MSI selection as SMPS cloc
 399:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_CLKSOURCE_HSE           RCC_SMPSCR_SMPSSEL_1    /*!< HSE selection as SMPS cloc
 400:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 401:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 402:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 403:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 404:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SMPS_CLKSOURCE_STATUS  SMPS clock switch status
 405:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 406:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 407:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_CLKSOURCE_STATUS_HSI       0x00000000U                                   /*!< H
 408:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_CLKSOURCE_STATUS_MSI       RCC_SMPSCR_SMPSSWS_0                          /*!< M
 409:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_CLKSOURCE_STATUS_HSE       RCC_SMPSCR_SMPSSWS_1                          /*!< H
 410:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_CLKSOURCE_STATUS_NO_CLOCK  (RCC_SMPSCR_SMPSSWS_0|RCC_SMPSCR_SMPSSWS_1)   /*!< N
 411:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 412:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 413:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 414:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 415:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SMPS_DIV  SMPS prescaler
 416:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****     * @{
 417:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****     */
 418:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_DIV_0                  (0x00000000U)                                     /*!< S
 419:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_DIV_1                  RCC_SMPSCR_SMPSDIV_0                              /*!< S
 420:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_DIV_2                  RCC_SMPSCR_SMPSDIV_1                              /*!< S
 421:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SMPS_DIV_3                  (RCC_SMPSCR_SMPSDIV_0|RCC_SMPSCR_SMPSDIV_1)       /*!< S
 422:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 423:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****     * @}
 424:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****     */
 425:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* RCC_SMPS_SUPPORT */
 426:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 427:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
 428:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency
 429:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 430:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 431:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NO         0x00000000U                 /*!< No clock enabled for th
 432:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFU                 /*!< Frequency cannot be pro
 433:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 434:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 435:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 29


 436:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
 437:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 438:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USART1_CLKSOURCE USART1 CLKSOURCE
 439:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 440:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 441:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_PCLK2      0x00000000U                /*!< PCLK2 selected as USART1
 442:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_SYSCLK     RCC_CCIPR_USART1SEL_0      /*!< SYSCLK selected as USART
 443:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_HSI        RCC_CCIPR_USART1SEL_1      /*!< HSI selected as USART1 c
 444:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_LSE        RCC_CCIPR_USART1SEL        /*!< LSE selected as USART1 c
 445:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 446:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 447:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 448:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 449:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(LPUART1)
 450:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPUART1_CLKSOURCE LPUART1 CLKSOURCE
 451:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 453:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_PCLK1     0x00000000U               /*!< PCLK1 selected as LPUART1
 454:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_SYSCLK    RCC_CCIPR_LPUART1SEL_0    /*!< SYCLK selected as LPUART1
 455:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_HSI       RCC_CCIPR_LPUART1SEL_1    /*!< HSI selected as LPUART1 c
 456:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_LSE       RCC_CCIPR_LPUART1SEL      /*!< LSE selected as LPUART1 c
 457:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 458:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 459:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 460:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* LPUART1 */
 461:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 462:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2Cx_CLKSOURCE I2Cx CLKSOURCE
 463:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 464:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 465:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_PCLK1        (uint32_t)((RCC_CCIPR_I2C1SEL << 4) | (0x00000000U >> 4)
 466:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_SYSCLK       (uint32_t)((RCC_CCIPR_I2C1SEL << 4) | (RCC_CCIPR_I2C1SEL
 467:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_HSI          (uint32_t)((RCC_CCIPR_I2C1SEL << 4) | (RCC_CCIPR_I2C1SEL
 468:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(I2C3)
 469:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_PCLK1        (uint32_t)((RCC_CCIPR_I2C3SEL << 4) | (0x00000000U >> 4)
 470:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_SYSCLK       (uint32_t)((RCC_CCIPR_I2C3SEL << 4) | (RCC_CCIPR_I2C3SEL
 471:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_HSI          (uint32_t)((RCC_CCIPR_I2C3SEL << 4) | (RCC_CCIPR_I2C3SEL
 472:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* I2C3 */
 473:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 474:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 475:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 476:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 477:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIMx_CLKSOURCE LPTIMx CLKSOURCE
 478:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 479:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 480:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_PCLK1      (uint32_t)(RCC_CCIPR_LPTIM1SEL | (0x00000000U >> 16))   
 481:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSI        (uint32_t)(RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL_0 
 482:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_HSI        (uint32_t)(RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL_1 
 483:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSE        (uint32_t)(RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL >>
 484:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_PCLK1      (uint32_t)(RCC_CCIPR_LPTIM2SEL | (0x00000000U >> 16))   
 485:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_LSI        (uint32_t)(RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL_0 
 486:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_HSI        (uint32_t)(RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL_1 
 487:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_LSE        (uint32_t)(RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL >>
 488:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 489:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 490:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 491:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 492:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 30


 493:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SAI1_CLKSOURCE SAI1 CLKSOURCE
 494:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 495:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 496:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_PLLSAI1      0x00000000U            /*!< PLLSAI1 selected as SAI1 clo
 497:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_PLL          RCC_CCIPR_SAI1SEL_0    /*!< PLL selected as SAI1 clock  
 498:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_HSI          RCC_CCIPR_SAI1SEL_1    /*!< HSI selected as SAI1 clock  
 499:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_PIN          RCC_CCIPR_SAI1SEL      /*!< External input selected as S
 500:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 501:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 502:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 503:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
 504:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 505:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLK48_CLKSOURCE CLK48 CLKSOURCE
 506:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 507:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 508:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 509:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CLK48_CLKSOURCE_HSI48       0x00000000U           /*!< HSI48 selected as CLK48 clock
 510:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 511:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
 512:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CLK48_CLKSOURCE_PLLSAI1     RCC_CCIPR_CLK48SEL_0  /*!< PLLSAI1 selected as CLK48 clo
 513:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
 514:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CLK48_CLKSOURCE_PLL         RCC_CCIPR_CLK48SEL_1  /*!< PLL selected as CLK48 clock  
 515:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CLK48_CLKSOURCE_MSI         RCC_CCIPR_CLK48SEL    /*!< MSI selected as CLK48 clock  
 516:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 517:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 518:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 519:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 520:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB_CLKSOURCE USB CLKSOURCE
 521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 522:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 523:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 524:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_HSI48         LL_RCC_CLK48_CLKSOURCE_HSI48    /*!< HSI48 selected as U
 525:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 526:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
 527:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLLSAI1       LL_RCC_CLK48_CLKSOURCE_PLLSAI1  /*!< PLLSAI1 selected as
 528:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
 529:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLL           LL_RCC_CLK48_CLKSOURCE_PLL      /*!< PLL selected as USB
 530:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_MSI           LL_RCC_CLK48_CLKSOURCE_MSI      /*!< MSI selected as USB
 531:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 532:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 533:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 534:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 535:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC_CLKSRC ADC CLKSRC
 536:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 537:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 538:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_NONE             0x00000000U        /*!< no Clock used as ADC clock*/
 539:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx)
 540:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_PLLSAI1          RCC_CCIPR_ADCSEL_0 /*!< PLLSAI1 selected as ADC clock
 541:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #elif defined (STM32WB15xx) || defined(STM32WB1Mxx)
 542:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_HSI              RCC_CCIPR_ADCSEL_0 /*!< HSI selected as ADC clock    
 543:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* STM32WB55xx || STM32WB5Mxx || STM32WB35xx */
 544:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_PLL              RCC_CCIPR_ADCSEL_1 /*!< PLL selected as ADC clock    
 545:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_SYSCLK           RCC_CCIPR_ADCSEL   /*!< SYSCLK selected as ADC clock 
 546:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 547:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 548:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 549:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 31


 550:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG_CLKSRC RNG CLKSRC
 551:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 552:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 553:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_CLK48            0x00000000U        /*!< CLK48 divided by 3 selected a
 554:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_LSI              RCC_CCIPR_RNGSEL_0 /*!< LSI selected as ADC clock    
 555:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_LSE              RCC_CCIPR_RNGSEL_1 /*!< LSE selected as ADC clock    
 556:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 557:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 558:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 559:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 560:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 561:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USART1 USART1
 562:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 563:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 564:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE            RCC_CCIPR_USART1SEL   /*!< USART1 clock source selection
 565:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 566:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 567:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 568:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 569:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(LPUART1)
 570:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPUART1 LPUART1
 571:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 572:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 573:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE           RCC_CCIPR_LPUART1SEL  /*!< LPUART1 clock source selectio
 574:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 575:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 576:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 577:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* LPUART1 */
 578:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 579:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2C1 I2C1
 580:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 581:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 582:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE              RCC_CCIPR_I2C1SEL    /*!< I2C1 clock source selection bi
 583:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE              RCC_CCIPR_I2C3SEL    /*!< I2C3 clock source selection bi
 584:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 585:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 586:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 587:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 588:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIM1 LPTIM1
 589:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 590:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 591:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE            RCC_CCIPR_LPTIM1SEL  /*!< LPTIM1 clock source selection 
 592:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE            RCC_CCIPR_LPTIM2SEL  /*!< LPTIM2 clock source selection 
 593:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 594:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 595:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 596:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 597:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
 598:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SAI1 SAI1
 599:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 600:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 601:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE              RCC_CCIPR_SAI1SEL   /*!< SAI1 clock source selection bit
 602:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 603:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 604:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 605:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
 606:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 32


 607:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLK48 CLK48
 608:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 609:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 610:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_CLK48_CLKSOURCE             RCC_CCIPR_CLK48SEL  /*!< CLK48 clock source selection bi
 611:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 612:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 613:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 614:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 615:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB USB
 616:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 617:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 618:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE               LL_RCC_CLK48_CLKSOURCE  /*!< USB clock source selection 
 619:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 620:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 621:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 622:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 623:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG RNG
 624:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 625:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 626:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE               RCC_CCIPR_RNGSEL  /*!< RNG clock source selection bits *
 627:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 628:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 629:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 630:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 631:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC ADC
 632:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 633:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 634:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE               RCC_CCIPR_ADCSEL   /*!< ADC clock source selection bits 
 635:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 636:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 637:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 638:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 639:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 640:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_CLKSOURCE  RTC clock source selection
 641:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 642:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 643:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U                   /*!< No clock used as RTC 
 644:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSE           RCC_BDCR_RTCSEL_0             /*!< LSE oscillator clock 
 645:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSI           RCC_BDCR_RTCSEL_1             /*!< LSI oscillator clock 
 646:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_HSE_DIV32     RCC_BDCR_RTCSEL               /*!< HSE oscillator clock 
 647:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 648:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 649:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 650:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 651:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 652:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RFWKP_CLKSOURCE  RF Wakeup clock source selection
 653:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 654:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 655:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RFWKP_CLKSOURCE_NONE          0x00000000U                 /*!< No clock used as RF W
 656:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RFWKP_CLKSOURCE_LSE           RCC_CSR_RFWKPSEL_0          /*!< LSE oscillator clock 
 657:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(STM32WB15xx) || defined(STM32WB10xx)
 658:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RFWKP_CLKSOURCE_LSI           RCC_CSR_RFWKPSEL_1          /*!< LSI oscillator clock 
 659:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* STM32WB15xx || STM32WB10xx */
 660:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_RFWKP_CLKSOURCE_HSE_DIV1024   RCC_CSR_RFWKPSEL            /*!< HSE oscillator clock 
 661:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 662:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 663:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 33


 664:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 665:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 666:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 667:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSOURCE  PLL and PLLSAI1 entry clock source
 668:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 669:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 670:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_NONE              0x00000000U                                    /*!< No c
 671:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_MSI               RCC_PLLCFGR_PLLSRC_0                           /*!< MSI 
 672:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI               RCC_PLLCFGR_PLLSRC_1                           /*!< HSI 
 673:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE               (RCC_PLLCFGR_PLLSRC_1 | RCC_PLLCFGR_PLLSRC_0)  /*!< HSE 
 674:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 675:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 676:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 677:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 678:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLM_DIV  PLL and PLLSAI1 division factor
 679:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 680:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 681:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_1                  0x00000000U                                 /*!< PLL and
 682:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_2                  (RCC_PLLCFGR_PLLM_0)                        /*!< PLL and
 683:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_3                  (RCC_PLLCFGR_PLLM_1)                        /*!< PLL and
 684:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_4                  ((RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0)) /*!< PLL and
 685:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_5                  (RCC_PLLCFGR_PLLM_2)                        /*!< PLL and
 686:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_6                  ((RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0)) /*!< PLL and
 687:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_7                  ((RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1)) /*!< PLL and
 688:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_8                  (RCC_PLLCFGR_PLLM)                          /*!< PLL and
 689:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 690:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 691:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 692:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 693:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLR_DIV  PLL division factor (PLLR)
 694:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 695:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 696:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_2                  (RCC_PLLCFGR_PLLR_0)                     /*!< Main PLL d
 697:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_3                  (RCC_PLLCFGR_PLLR_1)                     /*!< Main PLL d
 698:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_4                  (RCC_PLLCFGR_PLLR_1|RCC_PLLCFGR_PLLR_0)  /*!< Main PLL d
 699:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_5                  (RCC_PLLCFGR_PLLR_2)                     /*!< Main PLL d
 700:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_6                  (RCC_PLLCFGR_PLLR_2|RCC_PLLCFGR_PLLR_0)  /*!< Main PLL d
 701:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_7                  (RCC_PLLCFGR_PLLR_2|RCC_PLLCFGR_PLLR_1)  /*!< Main PLL d
 702:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_8                  (RCC_PLLCFGR_PLLR)                       /*!< Main PLL d
 703:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 704:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 705:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 706:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 707:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLP_DIV  PLL division factor (PLLP)
 708:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 709:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 710:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_2                  (RCC_PLLCFGR_PLLP_0)                                    
 711:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_3                  (RCC_PLLCFGR_PLLP_1)                                    
 712:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_4                  (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1)                 
 713:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_5                  (RCC_PLLCFGR_PLLP_2)                                    
 714:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_6                  (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2)                 
 715:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_7                  (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2)                 
 716:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_8                  (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 717:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_9                  (RCC_PLLCFGR_PLLP_3)                                    
 718:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_10                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_3)                 
 719:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_11                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_3)                 
 720:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_12                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 34


 721:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_13                 (RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3)                 
 722:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_14                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 723:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_15                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 724:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_16                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 725:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_17                 (RCC_PLLCFGR_PLLP_4)                                    
 726:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_18                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_4)                 
 727:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_19                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_4)                 
 728:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_20                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 729:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_21                 (RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_4)                 
 730:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_22                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 731:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_23                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 732:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_24                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 733:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_25                 (RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4)                 
 734:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_26                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_
 735:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_27                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_
 736:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_28                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 737:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_29                 (RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_
 738:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_30                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 739:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_31                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 740:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_32                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 741:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 742:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 743:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 744:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 745:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLQ_DIV  PLL division factor (PLLQ)
 746:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 747:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 748:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_2                  (RCC_PLLCFGR_PLLQ_0)                    /*!< Main PLL di
 749:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_3                  (RCC_PLLCFGR_PLLQ_1)                    /*!< Main PLL di
 750:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_4                  (RCC_PLLCFGR_PLLQ_1|RCC_PLLCFGR_PLLQ_0) /*!< Main PLL di
 751:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_5                  (RCC_PLLCFGR_PLLQ_2)                    /*!< Main PLL di
 752:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_6                  (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_0) /*!< Main PLL di
 753:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_7                  (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_1) /*!< Main PLL di
 754:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_8                  (RCC_PLLCFGR_PLLQ)                      /*!< Main PLL di
 755:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 756:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 757:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 758:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 759:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 760:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
 761:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSAI1Q  PLLSAI1 division factor (PLLQ)
 762:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 763:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 764:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1Q_DIV_2              (RCC_PLLSAI1CFGR_PLLQ_0)                                
 765:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1Q_DIV_3              (RCC_PLLSAI1CFGR_PLLQ_1)                                
 766:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1Q_DIV_4              (RCC_PLLSAI1CFGR_PLLQ_1 | RCC_PLLSAI1CFGR_PLLQ_0)       
 767:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1Q_DIV_5              (RCC_PLLSAI1CFGR_PLLQ_2)                                
 768:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1Q_DIV_6              (RCC_PLLSAI1CFGR_PLLQ_2 | RCC_PLLSAI1CFGR_PLLQ_0)       
 769:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1Q_DIV_7              (RCC_PLLSAI1CFGR_PLLQ_2 | RCC_PLLSAI1CFGR_PLLQ_1)       
 770:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1Q_DIV_8              (RCC_PLLSAI1CFGR_PLLQ_2 | RCC_PLLSAI1CFGR_PLLQ_1 | RCC_P
 771:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 772:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 773:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 774:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 775:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSAI1P  PLLSAI1 division factor (PLLP)
 776:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 777:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 35


 778:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_2                  (RCC_PLLSAI1CFGR_PLLP_0)                            
 779:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_3                  (RCC_PLLSAI1CFGR_PLLP_1)                            
 780:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_4                  (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1)     
 781:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_5                  (RCC_PLLSAI1CFGR_PLLP_2)                            
 782:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_6                  (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_2)     
 783:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_7                  (RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_2)     
 784:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_8                  (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1|RCC_P
 785:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_9                  (RCC_PLLSAI1CFGR_PLLP_3)                            
 786:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_10                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_3)     
 787:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_11                 (RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_3)     
 788:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_12                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1|RCC_P
 789:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_13                 (RCC_PLLSAI1CFGR_PLLP_2|RCC_PLLSAI1CFGR_PLLP_3)     
 790:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_14                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_2|RCC_P
 791:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_15                 (RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_2|RCC_P
 792:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_16                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1|RCC_P
 793:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_17                 (RCC_PLLSAI1CFGR_PLLP_4)                            
 794:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_18                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_4)     
 795:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_19                 (RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_4)     
 796:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_20                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1|RCC_P
 797:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_21                 (RCC_PLLSAI1CFGR_PLLP_2|RCC_PLLSAI1CFGR_PLLP_4)     
 798:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_22                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_2|RCC_P
 799:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_23                 (RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_2|RCC_P
 800:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_24                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1|RCC_P
 801:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_25                 (RCC_PLLSAI1CFGR_PLLP_3|RCC_PLLSAI1CFGR_PLLP_4)     
 802:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_26                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_3|RCC_P
 803:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_27                 (RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_3|RCC_P
 804:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_28                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1|RCC_P
 805:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_29                 (RCC_PLLSAI1CFGR_PLLP_2|RCC_PLLSAI1CFGR_PLLP_3|RCC_P
 806:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_30                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_2|RCC_P
 807:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_31                 (RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_2|RCC_P
 808:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_32                 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1|RCC_P
 809:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 810:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 811:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 812:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 813:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSAI1R  PLLSAI1 division factor (PLLR)
 814:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 815:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 816:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1R_DIV_2              (RCC_PLLSAI1CFGR_PLLR_0)                                
 817:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1R_DIV_3              (RCC_PLLSAI1CFGR_PLLR_1)                                
 818:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1R_DIV_4              (RCC_PLLSAI1CFGR_PLLR_1 | RCC_PLLSAI1CFGR_PLLR_0)       
 819:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1R_DIV_5              (RCC_PLLSAI1CFGR_PLLR_2)                                
 820:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1R_DIV_6              (RCC_PLLSAI1CFGR_PLLR_2 | RCC_PLLSAI1CFGR_PLLR_0)       
 821:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1R_DIV_7              (RCC_PLLSAI1CFGR_PLLR_2 | RCC_PLLSAI1CFGR_PLLR_1)       
 822:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_PLLSAI1R_DIV_8              (RCC_PLLSAI1CFGR_PLLR_2 | RCC_PLLSAI1CFGR_PLLR_1 | RCC_P
 823:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 824:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 825:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 826:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
 827:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 828:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 829:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 830:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 831:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 832:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Exported macro ------------------------------------------------------------*/
 833:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Macros RCC Exported Macros
 834:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 36


 835:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 836:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 837:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros
 838:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 839:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 840:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 841:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 842:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Write a value in RCC register
 843:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __REG__ Register to be written
 844:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __VALUE__ Value to be written in the register
 845:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
 846:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 847:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC->__REG__, (__VALUE__))
 848:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 849:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 850:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Read a value in RCC register
 851:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __REG__ Register to be read
 852:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Register value
 853:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 854:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__)
 855:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 856:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
 857:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 858:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 859:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies
 860:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
 861:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 862:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 863:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 864:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLRCLK frequency on system domain
 865:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 866:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetR ());
 867:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
 868:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 869:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 870:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 871:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 872:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 873:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 874:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 875:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 876:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 877:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 6 and Max_Data = 127
 878:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLR__ This parameter can be one of the following values:
 879:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
 880:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_3
 881:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
 882:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_5
 883:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
 884:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_7
 885:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_8
 886:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 887:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 888:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) ((__INPUTFREQ__) * (
 889:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****                                                                                 (((__PLLR__) >> RCC
 890:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 891:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 37


 892:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 893:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLPCLK frequency used on SAI domain
 894:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_SAI_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 895:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetP ());
 896:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
 897:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 898:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 899:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 900:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 901:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 902:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 903:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 904:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 905:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 906:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 6 and Max_Data = 127
 907:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLP__ This parameter can be one of the following values:
 908:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
 909:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
 910:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
 911:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
 912:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
 913:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
 914:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
 915:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
 916:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
 917:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
 918:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
 919:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
 920:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
 921:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
 922:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
 923:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
 924:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
 925:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
 926:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
 927:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
 928:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
 929:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
 930:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
 931:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
 932:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
 933:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
 934:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
 935:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
 936:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
 937:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
 938:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 939:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 940:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__) ((__INPUTFREQ__)
 941:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****     (((__PLLP__) >> RCC_PLLCFGR_PLLP_Pos) + 1U))
 942:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
 943:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 944:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 945:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLPCLK frequency used on ADC domain
 946:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_ADC_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 947:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetP ());
 948:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 38


 949:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 950:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 951:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 952:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 953:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 954:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 955:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 956:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 957:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 958:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 6 and Max_Data = 127
 959:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLP__ This parameter can be one of the following values:
 960:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
 961:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
 962:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
 963:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
 964:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
 965:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
 966:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
 967:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
 968:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
 969:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
 970:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
 971:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
 972:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
 973:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
 974:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
 975:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
 976:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
 977:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
 978:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
 979:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
 980:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
 981:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
 982:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
 983:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
 984:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
 985:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
 986:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
 987:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
 988:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
 989:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
 990:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_32
 991:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 992:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
 993:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_ADC_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__) ((__INPUTFREQ__)
 994:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****     (((__PLLP__) >> RCC_PLLCFGR_PLLP_Pos) + 1U))
 995:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 996:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
 997:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
 998:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLQCLK frequency used on 48M domain
 999:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_48M_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
1000:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetQ ());
1001:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
1002:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1003:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
1004:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1005:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 39


1006:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1007:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1008:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1009:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1010:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1011:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 6 and Max_Data = 127
1012:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLQ__ This parameter can be one of the following values:
1013:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
1014:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_3
1015:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
1016:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_5
1017:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
1018:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_7
1019:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
1020:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
1021:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1022:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__) ((__INPUTFREQ__)
1023:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****     (((__PLLQ__) >> RCC_PLLCFGR_PLLQ_Pos) + 1U))
1024:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1025:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
1026:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1027:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLSAI1PCLK frequency used for SAI domain
1028:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLSAI1_SAI_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
1029:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *             @ref LL_RCC_PLLSAI1_GetN (), @ref LL_RCC_PLLSAI1_GetP ());
1030:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
1031:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1032:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
1033:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1034:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1035:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1036:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1037:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1038:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1039:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1040:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLSAI1N__ Between 6 and 127
1041:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLSAI1P__ This parameter can be one of the following values:
1042:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_2
1043:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_3
1044:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_4
1045:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_5
1046:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_6
1047:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_7
1048:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_8
1049:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_9
1050:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_10
1051:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_11
1052:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_12
1053:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_13
1054:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_14
1055:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_15
1056:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_16
1057:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_17
1058:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_18
1059:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_19
1060:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_20
1061:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_21
1062:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_22
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 40


1063:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_23
1064:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_24
1065:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_25
1066:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_26
1067:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_27
1068:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_28
1069:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_29
1070:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_30
1071:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_31
1072:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_32
1073:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval PLLSAI1 clock frequency (in Hz)
1074:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1075:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_PLLSAI1_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI1N__, __PLLSAI1P__) \
1076:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   ((__INPUTFREQ__) * (__PLLSAI1N__)  / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) / \
1077:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****    (((__PLLSAI1P__) >> RCC_PLLSAI1CFGR_PLLP_Pos) + 1U))
1078:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1079:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1080:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLSAI1QCLK frequency used on 48M domain
1081:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLSAI1_48M_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
1082:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *             @ref LL_RCC_PLLSAI1_GetN (), @ref LL_RCC_PLLSAI1_GetQ ());
1083:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
1084:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1085:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
1086:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1087:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1088:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1089:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1090:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1091:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1092:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1093:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLSAI1N__ Between 6 and 127
1094:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLSAI1Q__ This parameter can be one of the following values:
1095:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_2
1096:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_3
1097:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_4
1098:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_5
1099:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_6
1100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_7
1101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_8
1102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval PLLSAI1 clock frequency (in Hz)
1103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_PLLSAI1_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI1N__, __PLLSAI1Q__) \
1105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   ((__INPUTFREQ__) * (__PLLSAI1N__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) / \
1106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****    (((__PLLSAI1Q__) >> RCC_PLLSAI1CFGR_PLLQ_Pos) + 1U))
1107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLSAI1RCLK frequency used on ADC domain
1110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLSAI1_ADC_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
1111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *             @ref LL_RCC_PLLSAI1_GetN (), @ref LL_RCC_PLLSAI1_GetR ());
1112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
1113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
1115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 41


1120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLSAI1N__ Between 6 and 127
1123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __PLLSAI1R__ This parameter can be one of the following values:
1124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_2
1125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_3
1126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_4
1127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_5
1128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_6
1129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_7
1130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_8
1131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval PLLSAI1 clock frequency (in Hz)
1132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_PLLSAI1_ADC_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI1N__, __PLLSAI1R__) \
1134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   ((__INPUTFREQ__) * (__PLLSAI1N__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) / \
1135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****    (((__PLLSAI1R__) >> RCC_PLLSAI1CFGR_PLLR_Pos) + 1U))
1136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
1137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK1 frequency
1140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on MSI/HSE/HSI/PLLCLK)
1141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __CPU1PRESCALER__ This parameter can be one of the following values:
1142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
1145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
1147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
1148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
1150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
1152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval HCLK1 clock frequency (in Hz)
1157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK1_FREQ(__SYSCLKFREQ__,__CPU1PRESCALER__) ((__SYSCLKFREQ__) / AHBPrescTabl
1159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****                                                                     & RCC_CFGR_HPRE) >>  RCC_CFGR_H
1160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK2 frequency
1163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on MSI/HSE/HSI/PLLCLK)
1164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __CPU2PRESCALER__ This parameter can be one of the following values:
1165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
1168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
1170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
1171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
1173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
1175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 42


1177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval HCLK2 clock frequency (in Hz)
1180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK2_FREQ(__SYSCLKFREQ__, __CPU2PRESCALER__) ((__SYSCLKFREQ__) / AHBPrescTab
1182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****                                                                      & RCC_EXTCFGR_C2HPRE) >>  RCC_
1183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK4 frequency
1186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on MSI/HSE/HSI/PLLCLK)
1187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __AHB4PRESCALER__ This parameter can be one of the following values:
1188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
1191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
1193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
1194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
1196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
1198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval HCLK4 clock frequency (in Hz)
1203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK4_FREQ(__SYSCLKFREQ__, __AHB4PRESCALER__) ((__SYSCLKFREQ__) / AHBPrescTab
1205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****                                                                      & RCC_EXTCFGR_SHDHPRE) >>  RCC
1206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK1 frequency (ABP1)
1210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
1211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __APB1PRESCALER__ This parameter can be one of the following values:
1212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval PCLK1 clock frequency (in Hz)
1218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) >> (APBPrescTable
1220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****                                                                    & RCC_CFGR_PPRE1_Msk) >>  RCC_CF
1221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK2 frequency (ABP2)
1224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
1225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __APB2PRESCALER__ This parameter can be one of the following values:
1226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
1227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
1228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
1229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
1230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
1231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval PCLK2 clock frequency (in Hz)
1232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) >> (APBPrescTable
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 43


1234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****                                                                    & RCC_CFGR_PPRE2_Msk) >>  RCC_CF
1235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Helper macro to calculate the MSI frequency (in Hz)
1238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note __MSIRANGE__can be retrieved by @ref LL_RCC_MSI_GetRange()
1239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  __MSIRANGE__ This parameter can be one of the following values:
1240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_0
1241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_1
1242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_2
1243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_3
1244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_4
1245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_5
1246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_6
1247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_7
1248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_8
1249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_9
1250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_10
1251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_11
1252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval MSI clock frequency (in Hz)
1253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #define __LL_RCC_CALC_MSI_FREQ(__MSIRANGE__) MSIRangeTable[((__MSIRANGE__)\
1255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****                                                             & RCC_CR_MSIRANGE_Msk) >> RCC_CR_MSIRAN
1256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
1258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
1262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /* Exported functions --------------------------------------------------------*/
1265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Functions RCC Exported Functions
1266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
1267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSE HSE
1270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
1271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable HSE sysclk and pll prescaler division by 2
1275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSEPRE        LL_RCC_HSE_EnableDiv2
1276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableDiv2(void)
1279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEPRE);
1281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable HSE sysclk and pll prescaler
1285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSEPRE        LL_RCC_HSE_DisableDiv2
1286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableDiv2(void)
1289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEPRE);
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 44


1291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get HSE sysclk and pll prescaler
1295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
1296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
1299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 134              		.loc 3 1299 1
 135              		.cfi_startproc
 136              		@ args = 0, pretend = 0, frame = 0
 137              		@ frame_needed = 1, uses_anonymous_args = 0
 138              		@ link register save eliminated.
 139 0000 80B4     		push	{r7}
 140              	.LCFI12:
 141              		.cfi_def_cfa_offset 4
 142              		.cfi_offset 7, -4
 143 0002 00AF     		add	r7, sp, #0
 144              	.LCFI13:
 145              		.cfi_def_cfa_register 7
1300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 146              		.loc 3 1300 12
 147 0004 4FF0B043 		mov	r3, #1476395008
 148 0008 1B68     		ldr	r3, [r3]
 149 000a 03F48013 		and	r3, r3, #1048576
 150              		.loc 3 1300 71
 151 000e B3F5801F 		cmp	r3, #1048576
 152 0012 01D1     		bne	.L8
 153              		.loc 3 1300 71 is_stmt 0 discriminator 1
 154 0014 0123     		movs	r3, #1
 155              		.loc 3 1300 71
 156 0016 00E0     		b	.L10
 157              	.L8:
 158              		.loc 3 1300 71 discriminator 2
 159 0018 0023     		movs	r3, #0
 160              	.L10:
1301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 161              		.loc 3 1301 1 is_stmt 1
 162 001a 1846     		mov	r0, r3
 163 001c BD46     		mov	sp, r7
 164              	.LCFI14:
 165              		.cfi_def_cfa_register 13
 166              		@ sp needed
 167 001e 5DF8047B 		ldr	r7, [sp], #4
 168              	.LCFI15:
 169              		.cfi_restore 7
 170              		.cfi_def_cfa_offset 0
 171 0022 7047     		bx	lr
 172              		.cfi_endproc
 173              	.LFE489:
 175              		.section	.text.LL_RCC_HSE_IsReady,"ax",%progbits
 176              		.align	1
 177              		.syntax unified
 178              		.thumb
 179              		.thumb_func
 181              	LL_RCC_HSE_IsReady:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 45


 182              	.LFB493:
1302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable the Clock Security System.
1305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           CSSON         LL_RCC_HSE_EnableCSS
1306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)
1309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_CSSON);
1311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable HSE crystal oscillator (HSE ON)
1315:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
1316:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1317:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1318:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Enable(void)
1319:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1320:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEON);
1321:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1323:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable HSE crystal oscillator (HSE ON)
1325:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
1326:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1327:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1328:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Disable(void)
1329:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
1331:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1333:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1334:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if HSE oscillator Ready
1335:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
1336:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1337:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1338:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
1339:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 183              		.loc 3 1339 1
 184              		.cfi_startproc
 185              		@ args = 0, pretend = 0, frame = 0
 186              		@ frame_needed = 1, uses_anonymous_args = 0
 187              		@ link register save eliminated.
 188 0000 80B4     		push	{r7}
 189              	.LCFI16:
 190              		.cfi_def_cfa_offset 4
 191              		.cfi_offset 7, -4
 192 0002 00AF     		add	r7, sp, #0
 193              	.LCFI17:
 194              		.cfi_def_cfa_register 7
1340:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 195              		.loc 3 1340 12
 196 0004 4FF0B043 		mov	r3, #1476395008
 197 0008 1B68     		ldr	r3, [r3]
 198 000a 03F40033 		and	r3, r3, #131072
 199              		.loc 3 1340 71
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 46


 200 000e B3F5003F 		cmp	r3, #131072
 201 0012 01D1     		bne	.L12
 202              		.loc 3 1340 71 is_stmt 0 discriminator 1
 203 0014 0123     		movs	r3, #1
 204              		.loc 3 1340 71
 205 0016 00E0     		b	.L14
 206              	.L12:
 207              		.loc 3 1340 71 discriminator 2
 208 0018 0023     		movs	r3, #0
 209              	.L14:
1341:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 210              		.loc 3 1341 1 is_stmt 1
 211 001a 1846     		mov	r0, r3
 212 001c BD46     		mov	sp, r7
 213              	.LCFI18:
 214              		.cfi_def_cfa_register 13
 215              		@ sp needed
 216 001e 5DF8047B 		ldr	r7, [sp], #4
 217              	.LCFI19:
 218              		.cfi_restore 7
 219              		.cfi_def_cfa_offset 0
 220 0022 7047     		bx	lr
 221              		.cfi_endproc
 222              	.LFE493:
 224              		.section	.text.LL_RCC_HSI_IsReady,"ax",%progbits
 225              		.align	1
 226              		.syntax unified
 227              		.thumb
 228              		.thumb_func
 230              	LL_RCC_HSI_IsReady:
 231              	.LFB506:
1342:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1343:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1344:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if HSE clock control register is locked or not
1345:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll HSECR           UNLOCKED        LL_RCC_HSE_IsClockControlLocked
1346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1347:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsClockControlLocked(void)
1349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1350:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->HSECR, RCC_HSECR_UNLOCKED) != (RCC_HSECR_UNLOCKED)) ? 1UL : 0UL);
1351:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1352:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1353:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1354:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set HSE capacitor tuning
1355:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
1356:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Value Between Min_Data = 0 and Max_Data = 63
1357:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1358:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1359:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
1360:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1361:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
1362:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
1363:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1364:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1365:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1366:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get HSE capacitor tuning
1367:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_GetCapacitorTuning
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 47


1368:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Between Min_Data = 0 and Max_Data = 63
1369:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1370:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_GetCapacitorTuning(void)
1371:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1372:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->HSECR, RCC_HSECR_HSETUNE) >> RCC_HSECR_HSETUNE_Pos);
1373:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1374:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1375:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1376:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set HSE current control
1377:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll HSECR        HSEGMC       LL_RCC_HSE_SetCurrentControl
1378:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  CurrentMax This parameter can be one of the following values:
1379:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_0
1380:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_1
1381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_2
1382:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_3
1383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_4
1384:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_5
1385:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_6
1386:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_7
1387:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1388:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_SetCurrentControl(uint32_t CurrentMax)
1389:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1390:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
1391:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->HSECR, RCC_HSECR_HSEGMC, CurrentMax);
1392:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1393:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1394:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1395:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get HSE current control
1396:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll HSECR        HSEGMC       LL_RCC_HSE_GetCurrentControl
1397:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1398:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_0
1399:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_1
1400:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_2
1401:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_3
1402:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_4
1403:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_5
1404:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_6
1405:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSE_CURRENTMAX_7
1406:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1407:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_GetCurrentControl(void)
1408:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1409:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->HSECR, RCC_HSECR_HSEGMC));
1410:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1411:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1412:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1413:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set HSE sense amplifier threshold
1414:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll HSECR        HSES       LL_RCC_HSE_SetSenseAmplifier
1415:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  SenseAmplifier This parameter can be one of the following values:
1416:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSEAMPTHRESHOLD_1_2
1417:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSEAMPTHRESHOLD_3_4
1418:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1419:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_SetSenseAmplifier(uint32_t SenseAmplifier)
1420:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1421:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
1422:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->HSECR, RCC_HSECR_HSES, SenseAmplifier);
1423:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1424:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 48


1425:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1426:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get HSE current control
1427:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll HSECR        HSES       LL_RCC_HSE_GetSenseAmplifier
1428:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1429:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSEAMPTHRESHOLD_1_2
1430:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_HSEAMPTHRESHOLD_3_4
1431:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1432:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_GetSenseAmplifier(void)
1433:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1434:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->HSECR, RCC_HSECR_HSES));
1435:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1436:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1437:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
1438:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1439:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1440:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI HSI
1441:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
1442:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1443:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1444:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1445:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable HSI even in stop mode
1446:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note HSI oscillator is forced ON even in Stop mode
1447:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSIKERON      LL_RCC_HSI_EnableInStopMode
1448:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1449:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1450:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_EnableInStopMode(void)
1451:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSIKERON);
1453:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1454:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1455:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1456:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable HSI in stop mode
1457:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSIKERON      LL_RCC_HSI_DisableInStopMode
1458:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1459:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1460:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_DisableInStopMode(void)
1461:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1462:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSIKERON);
1463:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1464:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1465:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1466:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if HSI in stop mode is ready
1467:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSIKERON        LL_RCC_HSI_IsEnabledInStopMode
1468:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1469:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1470:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsEnabledInStopMode(void)
1471:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1472:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSIKERON) == (RCC_CR_HSIKERON)) ? 1UL : 0UL);
1473:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1474:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1475:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1476:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable HSI oscillator
1477:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Enable
1478:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1479:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1480:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Enable(void)
1481:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 49


1482:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSION);
1483:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1484:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1485:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1486:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable HSI oscillator
1487:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Disable
1488:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1489:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1490:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Disable(void)
1491:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1492:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSION);
1493:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1494:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1495:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1496:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if HSI clock is ready
1497:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
1498:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1499:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1500:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
1501:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 232              		.loc 3 1501 1
 233              		.cfi_startproc
 234              		@ args = 0, pretend = 0, frame = 0
 235              		@ frame_needed = 1, uses_anonymous_args = 0
 236              		@ link register save eliminated.
 237 0000 80B4     		push	{r7}
 238              	.LCFI20:
 239              		.cfi_def_cfa_offset 4
 240              		.cfi_offset 7, -4
 241 0002 00AF     		add	r7, sp, #0
 242              	.LCFI21:
 243              		.cfi_def_cfa_register 7
1502:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 244              		.loc 3 1502 12
 245 0004 4FF0B043 		mov	r3, #1476395008
 246 0008 1B68     		ldr	r3, [r3]
 247 000a 03F48063 		and	r3, r3, #1024
 248              		.loc 3 1502 71
 249 000e B3F5806F 		cmp	r3, #1024
 250 0012 01D1     		bne	.L16
 251              		.loc 3 1502 71 is_stmt 0 discriminator 1
 252 0014 0123     		movs	r3, #1
 253              		.loc 3 1502 71
 254 0016 00E0     		b	.L18
 255              	.L16:
 256              		.loc 3 1502 71 discriminator 2
 257 0018 0023     		movs	r3, #0
 258              	.L18:
1503:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 259              		.loc 3 1503 1 is_stmt 1
 260 001a 1846     		mov	r0, r3
 261 001c BD46     		mov	sp, r7
 262              	.LCFI22:
 263              		.cfi_def_cfa_register 13
 264              		@ sp needed
 265 001e 5DF8047B 		ldr	r7, [sp], #4
 266              	.LCFI23:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 50


 267              		.cfi_restore 7
 268              		.cfi_def_cfa_offset 0
 269 0022 7047     		bx	lr
 270              		.cfi_endproc
 271              	.LFE506:
 273              		.section	.text.LL_RCC_HSI48_IsReady,"ax",%progbits
 274              		.align	1
 275              		.syntax unified
 276              		.thumb
 277              		.thumb_func
 279              	LL_RCC_HSI48_IsReady:
 280              	.LFB514:
1504:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1505:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1506:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable HSI Automatic from stop mode
1507:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSIASFS       LL_RCC_HSI_EnableAutoFromStop
1508:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1509:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1510:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_EnableAutoFromStop(void)
1511:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1512:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSIASFS);
1513:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1514:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1515:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1516:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable HSI Automatic from stop mode
1517:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           HSIASFS       LL_RCC_HSI_DisableAutoFromStop
1518:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1519:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1520:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_DisableAutoFromStop(void)
1521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1522:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSIASFS);
1523:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1524:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1525:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get HSI Calibration value
1526:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note When HSITRIM is written, HSICAL is updated with the sum of
1527:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       HSITRIM and the factory trim value
1528:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll ICSCR        HSICAL        LL_RCC_HSI_GetCalibration
1529:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
1530:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1531:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void)
1532:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1533:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSICAL) >> RCC_ICSCR_HSICAL_Pos);
1534:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1535:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1536:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1537:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set HSI Calibration trimming
1538:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the HSICAL
1539:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note Default value is 64, which, when added to the HSICAL value,
1540:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       should trim the HSI to 16 MHz +/- 1 %
1541:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
1542:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Value Between Min_Data = 0 and Max_Data = 127
1543:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1544:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1545:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
1546:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1547:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
1548:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 51


1549:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1550:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1551:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get HSI Calibration trimming
1552:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_GetCalibTrimming
1553:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Between Min_Data = 0 and Max_Data = 127
1554:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1555:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void)
1556:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1557:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSITRIM_Pos);
1558:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1559:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1560:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1561:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
1562:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1563:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1564:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
1565:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI48 HSI48
1566:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
1567:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1568:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1569:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1570:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable HSI48
1571:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
1572:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1573:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1574:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_Enable(void)
1575:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1576:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
1577:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1578:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1579:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1580:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable HSI48
1581:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
1582:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1583:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1584:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_Disable(void)
1585:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1586:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
1587:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1588:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1589:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1590:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if HSI48 oscillator Ready
1591:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
1592:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1593:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1594:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
1595:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 281              		.loc 3 1595 1
 282              		.cfi_startproc
 283              		@ args = 0, pretend = 0, frame = 0
 284              		@ frame_needed = 1, uses_anonymous_args = 0
 285              		@ link register save eliminated.
 286 0000 80B4     		push	{r7}
 287              	.LCFI24:
 288              		.cfi_def_cfa_offset 4
 289              		.cfi_offset 7, -4
 290 0002 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 52


 291              	.LCFI25:
 292              		.cfi_def_cfa_register 7
1596:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 293              		.loc 3 1596 12
 294 0004 4FF0B043 		mov	r3, #1476395008
 295 0008 D3F89830 		ldr	r3, [r3, #152]
 296 000c 03F00203 		and	r3, r3, #2
 297              		.loc 3 1596 84
 298 0010 022B     		cmp	r3, #2
 299 0012 01D1     		bne	.L20
 300              		.loc 3 1596 84 is_stmt 0 discriminator 1
 301 0014 0123     		movs	r3, #1
 302              		.loc 3 1596 84
 303 0016 00E0     		b	.L22
 304              	.L20:
 305              		.loc 3 1596 84 discriminator 2
 306 0018 0023     		movs	r3, #0
 307              	.L22:
1597:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 308              		.loc 3 1597 1 is_stmt 1
 309 001a 1846     		mov	r0, r3
 310 001c BD46     		mov	sp, r7
 311              	.LCFI26:
 312              		.cfi_def_cfa_register 13
 313              		@ sp needed
 314 001e 5DF8047B 		ldr	r7, [sp], #4
 315              	.LCFI27:
 316              		.cfi_restore 7
 317              		.cfi_def_cfa_offset 0
 318 0022 7047     		bx	lr
 319              		.cfi_endproc
 320              	.LFE514:
 322              		.section	.text.LL_RCC_LSE_IsEnabled,"ax",%progbits
 323              		.align	1
 324              		.syntax unified
 325              		.thumb
 326              		.thumb_func
 328              	LL_RCC_LSE_IsEnabled:
 329              	.LFB518:
1598:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1599:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1600:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get HSI48 Calibration value
1601:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48CAL      LL_RCC_HSI48_GetCalibration
1602:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0x1FF
1603:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1604:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_GetCalibration(void)
1605:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1606:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48CAL) >> RCC_CRRCR_HSI48CAL_Pos);
1607:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1608:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1609:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1610:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
1611:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1612:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
1613:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1614:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSE LSE
1615:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 53


1616:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1617:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1618:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1619:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable  Low Speed External (LSE) crystal.
1620:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
1621:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1622:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1623:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Enable(void)
1624:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1625:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
1626:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1627:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1628:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1629:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable  Low Speed External (LSE) crystal.
1630:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
1631:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1632:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1633:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Disable(void)
1634:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1635:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
1636:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1637:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1638:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1639:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if Low Speed External (LSE) crystal has been enabled or not
1640:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_IsEnabled
1641:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1642:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1643:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsEnabled(void)
1644:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 330              		.loc 3 1644 1
 331              		.cfi_startproc
 332              		@ args = 0, pretend = 0, frame = 0
 333              		@ frame_needed = 1, uses_anonymous_args = 0
 334              		@ link register save eliminated.
 335 0000 80B4     		push	{r7}
 336              	.LCFI28:
 337              		.cfi_def_cfa_offset 4
 338              		.cfi_offset 7, -4
 339 0002 00AF     		add	r7, sp, #0
 340              	.LCFI29:
 341              		.cfi_def_cfa_register 7
1645:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 342              		.loc 3 1645 12
 343 0004 4FF0B043 		mov	r3, #1476395008
 344 0008 D3F89030 		ldr	r3, [r3, #144]
 345 000c 03F00103 		and	r3, r3, #1
 346              		.loc 3 1645 75
 347 0010 012B     		cmp	r3, #1
 348 0012 01D1     		bne	.L24
 349              		.loc 3 1645 75 is_stmt 0 discriminator 1
 350 0014 0123     		movs	r3, #1
 351              		.loc 3 1645 75
 352 0016 00E0     		b	.L26
 353              	.L24:
 354              		.loc 3 1645 75 discriminator 2
 355 0018 0023     		movs	r3, #0
 356              	.L26:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 54


1646:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 357              		.loc 3 1646 1 is_stmt 1
 358 001a 1846     		mov	r0, r3
 359 001c BD46     		mov	sp, r7
 360              	.LCFI30:
 361              		.cfi_def_cfa_register 13
 362              		@ sp needed
 363 001e 5DF8047B 		ldr	r7, [sp], #4
 364              	.LCFI31:
 365              		.cfi_restore 7
 366              		.cfi_def_cfa_offset 0
 367 0022 7047     		bx	lr
 368              		.cfi_endproc
 369              	.LFE518:
 371              		.section	.text.LL_RCC_LSE_EnableCSS,"ax",%progbits
 372              		.align	1
 373              		.syntax unified
 374              		.thumb
 375              		.thumb_func
 377              	LL_RCC_LSE_EnableCSS:
 378              	.LFB523:
1647:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1648:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1649:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable external clock source (LSE bypass).
1650:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
1651:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1652:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1653:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
1654:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1655:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
1656:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1657:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1658:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1659:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable external clock source (LSE bypass).
1660:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
1661:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1662:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1663:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
1664:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1665:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
1666:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1667:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1668:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1669:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set LSE oscillator drive capability
1670:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note The oscillator is in Xtal mode when it is not in bypass mode.
1671:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSEDRV        LL_RCC_LSE_SetDriveCapability
1672:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  LSEDrive This parameter can be one of the following values:
1673:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1674:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1675:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1676:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1677:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1678:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1679:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
1680:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1681:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
1682:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 55


1683:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1684:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1685:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get LSE oscillator drive capability
1686:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSEDRV        LL_RCC_LSE_GetDriveCapability
1687:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1688:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1689:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1690:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1691:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1692:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1693:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(void)
1694:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1695:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSEDRV));
1696:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1697:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1698:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1699:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable Clock security system on LSE.
1700:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSECSSON      LL_RCC_LSE_EnableCSS
1701:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1702:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1703:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableCSS(void)
1704:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 379              		.loc 3 1704 1
 380              		.cfi_startproc
 381              		@ args = 0, pretend = 0, frame = 0
 382              		@ frame_needed = 1, uses_anonymous_args = 0
 383              		@ link register save eliminated.
 384 0000 80B4     		push	{r7}
 385              	.LCFI32:
 386              		.cfi_def_cfa_offset 4
 387              		.cfi_offset 7, -4
 388 0002 00AF     		add	r7, sp, #0
 389              	.LCFI33:
 390              		.cfi_def_cfa_register 7
1705:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON);
 391              		.loc 3 1705 3
 392 0004 4FF0B043 		mov	r3, #1476395008
 393 0008 D3F89030 		ldr	r3, [r3, #144]
 394 000c 4FF0B042 		mov	r2, #1476395008
 395 0010 43F02003 		orr	r3, r3, #32
 396 0014 C2F89030 		str	r3, [r2, #144]
1706:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 397              		.loc 3 1706 1
 398 0018 00BF     		nop
 399 001a BD46     		mov	sp, r7
 400              	.LCFI34:
 401              		.cfi_def_cfa_register 13
 402              		@ sp needed
 403 001c 5DF8047B 		ldr	r7, [sp], #4
 404              	.LCFI35:
 405              		.cfi_restore 7
 406              		.cfi_def_cfa_offset 0
 407 0020 7047     		bx	lr
 408              		.cfi_endproc
 409              	.LFE523:
 411              		.section	.text.LL_RCC_LSE_DisableCSS,"ax",%progbits
 412              		.align	1
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 56


 413              		.syntax unified
 414              		.thumb
 415              		.thumb_func
 417              	LL_RCC_LSE_DisableCSS:
 418              	.LFB524:
1707:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1708:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1709:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable Clock security system on LSE.
1710:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note Clock security system can be disabled only after a LSE
1711:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       failure detection. In that case it MUST be disabled by software.
1712:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSECSSON      LL_RCC_LSE_DisableCSS
1713:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1714:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1715:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableCSS(void)
1716:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 419              		.loc 3 1716 1
 420              		.cfi_startproc
 421              		@ args = 0, pretend = 0, frame = 0
 422              		@ frame_needed = 1, uses_anonymous_args = 0
 423              		@ link register save eliminated.
 424 0000 80B4     		push	{r7}
 425              	.LCFI36:
 426              		.cfi_def_cfa_offset 4
 427              		.cfi_offset 7, -4
 428 0002 00AF     		add	r7, sp, #0
 429              	.LCFI37:
 430              		.cfi_def_cfa_register 7
1717:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON);
 431              		.loc 3 1717 3
 432 0004 4FF0B043 		mov	r3, #1476395008
 433 0008 D3F89030 		ldr	r3, [r3, #144]
 434 000c 4FF0B042 		mov	r2, #1476395008
 435 0010 23F02003 		bic	r3, r3, #32
 436 0014 C2F89030 		str	r3, [r2, #144]
1718:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 437              		.loc 3 1718 1
 438 0018 00BF     		nop
 439 001a BD46     		mov	sp, r7
 440              	.LCFI38:
 441              		.cfi_def_cfa_register 13
 442              		@ sp needed
 443 001c 5DF8047B 		ldr	r7, [sp], #4
 444              	.LCFI39:
 445              		.cfi_restore 7
 446              		.cfi_def_cfa_offset 0
 447 0020 7047     		bx	lr
 448              		.cfi_endproc
 449              	.LFE524:
 451              		.section	.text.LL_RCC_LSE_IsReady,"ax",%progbits
 452              		.align	1
 453              		.syntax unified
 454              		.thumb
 455              		.thumb_func
 457              	LL_RCC_LSE_IsReady:
 458              	.LFB525:
1719:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1720:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 57


1721:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if LSE oscillator Ready
1722:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
1723:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1724:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1725:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
1726:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 459              		.loc 3 1726 1
 460              		.cfi_startproc
 461              		@ args = 0, pretend = 0, frame = 0
 462              		@ frame_needed = 1, uses_anonymous_args = 0
 463              		@ link register save eliminated.
 464 0000 80B4     		push	{r7}
 465              	.LCFI40:
 466              		.cfi_def_cfa_offset 4
 467              		.cfi_offset 7, -4
 468 0002 00AF     		add	r7, sp, #0
 469              	.LCFI41:
 470              		.cfi_def_cfa_register 7
1727:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 471              		.loc 3 1727 12
 472 0004 4FF0B043 		mov	r3, #1476395008
 473 0008 D3F89030 		ldr	r3, [r3, #144]
 474 000c 03F00203 		and	r3, r3, #2
 475              		.loc 3 1727 77
 476 0010 022B     		cmp	r3, #2
 477 0012 01D1     		bne	.L30
 478              		.loc 3 1727 77 is_stmt 0 discriminator 1
 479 0014 0123     		movs	r3, #1
 480              		.loc 3 1727 77
 481 0016 00E0     		b	.L32
 482              	.L30:
 483              		.loc 3 1727 77 discriminator 2
 484 0018 0023     		movs	r3, #0
 485              	.L32:
1728:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 486              		.loc 3 1728 1 is_stmt 1
 487 001a 1846     		mov	r0, r3
 488 001c BD46     		mov	sp, r7
 489              	.LCFI42:
 490              		.cfi_def_cfa_register 13
 491              		@ sp needed
 492 001e 5DF8047B 		ldr	r7, [sp], #4
 493              	.LCFI43:
 494              		.cfi_restore 7
 495              		.cfi_def_cfa_offset 0
 496 0022 7047     		bx	lr
 497              		.cfi_endproc
 498              	.LFE525:
 500              		.section	.text.LL_RCC_LSI1_IsReady,"ax",%progbits
 501              		.align	1
 502              		.syntax unified
 503              		.thumb
 504              		.thumb_func
 506              	LL_RCC_LSI1_IsReady:
 507              	.LFB529:
1729:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1730:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 58


1731:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if CSS on LSE failure Detection
1732:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSECSSD       LL_RCC_LSE_IsCSSDetected
1733:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1734:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1735:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsCSSDetected(void)
1736:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1737:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSECSSD) == (RCC_BDCR_LSECSSD)) ? 1UL : 0UL);
1738:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1739:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1740:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1741:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
1742:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1743:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1744:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSI1 LSI1
1745:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
1746:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1747:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1748:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1749:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable LSI1 Oscillator
1750:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
1751:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1752:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1753:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI1_Enable(void)
1754:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1755:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
1756:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1757:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1758:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1759:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable LSI1 Oscillator
1760:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
1761:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1762:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1763:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI1_Disable(void)
1764:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1765:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
1766:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1767:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1768:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1769:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if LSI1 is Ready
1770:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
1771:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1772:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1773:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
1774:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 508              		.loc 3 1774 1
 509              		.cfi_startproc
 510              		@ args = 0, pretend = 0, frame = 0
 511              		@ frame_needed = 1, uses_anonymous_args = 0
 512              		@ link register save eliminated.
 513 0000 80B4     		push	{r7}
 514              	.LCFI44:
 515              		.cfi_def_cfa_offset 4
 516              		.cfi_offset 7, -4
 517 0002 00AF     		add	r7, sp, #0
 518              	.LCFI45:
 519              		.cfi_def_cfa_register 7
1775:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 59


 520              		.loc 3 1775 12
 521 0004 4FF0B043 		mov	r3, #1476395008
 522 0008 D3F89430 		ldr	r3, [r3, #148]
 523 000c 03F00203 		and	r3, r3, #2
 524              		.loc 3 1775 76
 525 0010 022B     		cmp	r3, #2
 526 0012 01D1     		bne	.L34
 527              		.loc 3 1775 76 is_stmt 0 discriminator 1
 528 0014 0123     		movs	r3, #1
 529              		.loc 3 1775 76
 530 0016 00E0     		b	.L36
 531              	.L34:
 532              		.loc 3 1775 76 discriminator 2
 533 0018 0023     		movs	r3, #0
 534              	.L36:
1776:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 535              		.loc 3 1776 1 is_stmt 1
 536 001a 1846     		mov	r0, r3
 537 001c BD46     		mov	sp, r7
 538              	.LCFI46:
 539              		.cfi_def_cfa_register 13
 540              		@ sp needed
 541 001e 5DF8047B 		ldr	r7, [sp], #4
 542              	.LCFI47:
 543              		.cfi_restore 7
 544              		.cfi_def_cfa_offset 0
 545 0022 7047     		bx	lr
 546              		.cfi_endproc
 547              	.LFE529:
 549              		.section	.text.LL_RCC_LSI2_IsReady,"ax",%progbits
 550              		.align	1
 551              		.syntax unified
 552              		.thumb
 553              		.thumb_func
 555              	LL_RCC_LSI2_IsReady:
 556              	.LFB532:
1777:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1778:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1779:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
1780:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1781:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1782:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSI2 LSI2
1783:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
1784:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1785:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1786:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1787:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable LSI2 Oscillator
1788:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
1789:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1790:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1791:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI2_Enable(void)
1792:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1793:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
1794:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1795:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1796:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1797:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable LSI2 Oscillator
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 60


1798:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
1799:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1800:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1801:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI2_Disable(void)
1802:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1803:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
1804:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1805:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1806:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1807:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if LSI2 is Ready
1808:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
1809:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1810:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1811:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
1812:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 557              		.loc 3 1812 1
 558              		.cfi_startproc
 559              		@ args = 0, pretend = 0, frame = 0
 560              		@ frame_needed = 1, uses_anonymous_args = 0
 561              		@ link register save eliminated.
 562 0000 80B4     		push	{r7}
 563              	.LCFI48:
 564              		.cfi_def_cfa_offset 4
 565              		.cfi_offset 7, -4
 566 0002 00AF     		add	r7, sp, #0
 567              	.LCFI49:
 568              		.cfi_def_cfa_register 7
1813:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 569              		.loc 3 1813 12
 570 0004 4FF0B043 		mov	r3, #1476395008
 571 0008 D3F89430 		ldr	r3, [r3, #148]
 572 000c 03F00803 		and	r3, r3, #8
 573              		.loc 3 1813 76
 574 0010 082B     		cmp	r3, #8
 575 0012 01D1     		bne	.L38
 576              		.loc 3 1813 76 is_stmt 0 discriminator 1
 577 0014 0123     		movs	r3, #1
 578              		.loc 3 1813 76
 579 0016 00E0     		b	.L40
 580              	.L38:
 581              		.loc 3 1813 76 discriminator 2
 582 0018 0023     		movs	r3, #0
 583              	.L40:
1814:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 584              		.loc 3 1814 1 is_stmt 1
 585 001a 1846     		mov	r0, r3
 586 001c BD46     		mov	sp, r7
 587              	.LCFI50:
 588              		.cfi_def_cfa_register 13
 589              		@ sp needed
 590 001e 5DF8047B 		ldr	r7, [sp], #4
 591              	.LCFI51:
 592              		.cfi_restore 7
 593              		.cfi_def_cfa_offset 0
 594 0022 7047     		bx	lr
 595              		.cfi_endproc
 596              	.LFE532:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 61


 598              		.section	.text.LL_RCC_LSI2_SetTrimming,"ax",%progbits
 599              		.align	1
 600              		.syntax unified
 601              		.thumb
 602              		.thumb_func
 604              	LL_RCC_LSI2_SetTrimming:
 605              	.LFB533:
1815:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1816:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1817:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set LSI2 trimming value
1818:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
1819:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Value Between Min_Data = 0 and Max_Data = 15
1820:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1821:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1822:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
1823:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 606              		.loc 3 1823 1
 607              		.cfi_startproc
 608              		@ args = 0, pretend = 0, frame = 8
 609              		@ frame_needed = 1, uses_anonymous_args = 0
 610              		@ link register save eliminated.
 611 0000 80B4     		push	{r7}
 612              	.LCFI52:
 613              		.cfi_def_cfa_offset 4
 614              		.cfi_offset 7, -4
 615 0002 83B0     		sub	sp, sp, #12
 616              	.LCFI53:
 617              		.cfi_def_cfa_offset 16
 618 0004 00AF     		add	r7, sp, #0
 619              	.LCFI54:
 620              		.cfi_def_cfa_register 7
 621 0006 7860     		str	r0, [r7, #4]
1824:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 622              		.loc 3 1824 3
 623 0008 4FF0B043 		mov	r3, #1476395008
 624 000c D3F89430 		ldr	r3, [r3, #148]
 625 0010 23F47062 		bic	r2, r3, #3840
 626 0014 7B68     		ldr	r3, [r7, #4]
 627 0016 1B02     		lsls	r3, r3, #8
 628 0018 4FF0B041 		mov	r1, #1476395008
 629 001c 1343     		orrs	r3, r3, r2
 630 001e C1F89430 		str	r3, [r1, #148]
1825:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 631              		.loc 3 1825 1
 632 0022 00BF     		nop
 633 0024 0C37     		adds	r7, r7, #12
 634              	.LCFI55:
 635              		.cfi_def_cfa_offset 4
 636 0026 BD46     		mov	sp, r7
 637              	.LCFI56:
 638              		.cfi_def_cfa_register 13
 639              		@ sp needed
 640 0028 5DF8047B 		ldr	r7, [sp], #4
 641              	.LCFI57:
 642              		.cfi_restore 7
 643              		.cfi_def_cfa_offset 0
 644 002c 7047     		bx	lr
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 62


 645              		.cfi_endproc
 646              	.LFE533:
 648              		.section	.text.LL_RCC_MSI_IsReady,"ax",%progbits
 649              		.align	1
 650              		.syntax unified
 651              		.thumb
 652              		.thumb_func
 654              	LL_RCC_MSI_IsReady:
 655              	.LFB537:
1826:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1827:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1828:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get LSI2 trimming value
1829:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_GetTrimming
1830:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Between Min_Data = 0 and Max_Data = 12
1831:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1832:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSI2_GetTrimming(void)
1833:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1834:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_LSI2TRIM) >> RCC_CSR_LSI2TRIM_Pos);
1835:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1836:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1837:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1838:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
1839:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1840:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1841:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_MSI MSI
1842:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
1843:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1844:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1845:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1846:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable MSI oscillator
1847:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           MSION         LL_RCC_MSI_Enable
1848:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1849:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1850:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_Enable(void)
1851:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1852:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_MSION);
1853:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1854:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1855:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1856:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable MSI oscillator
1857:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           MSION         LL_RCC_MSI_Disable
1858:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1859:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1860:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_Disable(void)
1861:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1862:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_MSION);
1863:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1864:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1865:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1866:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if MSI oscillator Ready
1867:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
1868:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1869:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1870:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
1871:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 656              		.loc 3 1871 1
 657              		.cfi_startproc
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 63


 658              		@ args = 0, pretend = 0, frame = 0
 659              		@ frame_needed = 1, uses_anonymous_args = 0
 660              		@ link register save eliminated.
 661 0000 80B4     		push	{r7}
 662              	.LCFI58:
 663              		.cfi_def_cfa_offset 4
 664              		.cfi_offset 7, -4
 665 0002 00AF     		add	r7, sp, #0
 666              	.LCFI59:
 667              		.cfi_def_cfa_register 7
1872:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 668              		.loc 3 1872 12
 669 0004 4FF0B043 		mov	r3, #1476395008
 670 0008 1B68     		ldr	r3, [r3]
 671 000a 03F00203 		and	r3, r3, #2
 672              		.loc 3 1872 71
 673 000e 022B     		cmp	r3, #2
 674 0010 01D1     		bne	.L43
 675              		.loc 3 1872 71 is_stmt 0 discriminator 1
 676 0012 0123     		movs	r3, #1
 677              		.loc 3 1872 71
 678 0014 00E0     		b	.L45
 679              	.L43:
 680              		.loc 3 1872 71 discriminator 2
 681 0016 0023     		movs	r3, #0
 682              	.L45:
1873:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 683              		.loc 3 1873 1 is_stmt 1
 684 0018 1846     		mov	r0, r3
 685 001a BD46     		mov	sp, r7
 686              	.LCFI60:
 687              		.cfi_def_cfa_register 13
 688              		@ sp needed
 689 001c 5DF8047B 		ldr	r7, [sp], #4
 690              	.LCFI61:
 691              		.cfi_restore 7
 692              		.cfi_def_cfa_offset 0
 693 0020 7047     		bx	lr
 694              		.cfi_endproc
 695              	.LFE537:
 697              		.section	.text.LL_RCC_MSI_EnablePLLMode,"ax",%progbits
 698              		.align	1
 699              		.syntax unified
 700              		.thumb
 701              		.thumb_func
 703              	LL_RCC_MSI_EnablePLLMode:
 704              	.LFB538:
1874:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1875:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1876:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable MSI PLL-mode (Hardware auto calibration with LSE)
1877:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note MSIPLLEN must be enabled after LSE is enabled (LSEON enabled)
1878:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       and ready (LSERDY set by hardware)
1879:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note hardware protection to avoid enabling MSIPLLEN if LSE is not
1880:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       ready
1881:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           MSIPLLEN      LL_RCC_MSI_EnablePLLMode
1882:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1883:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 64


1884:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_EnablePLLMode(void)
1885:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 705              		.loc 3 1885 1
 706              		.cfi_startproc
 707              		@ args = 0, pretend = 0, frame = 0
 708              		@ frame_needed = 1, uses_anonymous_args = 0
 709              		@ link register save eliminated.
 710 0000 80B4     		push	{r7}
 711              	.LCFI62:
 712              		.cfi_def_cfa_offset 4
 713              		.cfi_offset 7, -4
 714 0002 00AF     		add	r7, sp, #0
 715              	.LCFI63:
 716              		.cfi_def_cfa_register 7
1886:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 717              		.loc 3 1886 3
 718 0004 4FF0B043 		mov	r3, #1476395008
 719 0008 1B68     		ldr	r3, [r3]
 720 000a 4FF0B042 		mov	r2, #1476395008
 721 000e 43F00403 		orr	r3, r3, #4
 722 0012 1360     		str	r3, [r2]
1887:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 723              		.loc 3 1887 1
 724 0014 00BF     		nop
 725 0016 BD46     		mov	sp, r7
 726              	.LCFI64:
 727              		.cfi_def_cfa_register 13
 728              		@ sp needed
 729 0018 5DF8047B 		ldr	r7, [sp], #4
 730              	.LCFI65:
 731              		.cfi_restore 7
 732              		.cfi_def_cfa_offset 0
 733 001c 7047     		bx	lr
 734              		.cfi_endproc
 735              	.LFE538:
 737              		.section	.text.LL_RCC_MSI_DisablePLLMode,"ax",%progbits
 738              		.align	1
 739              		.syntax unified
 740              		.thumb
 741              		.thumb_func
 743              	LL_RCC_MSI_DisablePLLMode:
 744              	.LFB539:
1888:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1889:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1890:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable MSI-PLL mode
1891:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note cleared by hardware when LSE is disabled (LSEON = 0) or when
1892:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       the Clock Security System on LSE detects a LSE failure
1893:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           MSIPLLEN      LL_RCC_MSI_DisablePLLMode
1894:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1895:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1896:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_DisablePLLMode(void)
1897:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 745              		.loc 3 1897 1
 746              		.cfi_startproc
 747              		@ args = 0, pretend = 0, frame = 0
 748              		@ frame_needed = 1, uses_anonymous_args = 0
 749              		@ link register save eliminated.
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 65


 750 0000 80B4     		push	{r7}
 751              	.LCFI66:
 752              		.cfi_def_cfa_offset 4
 753              		.cfi_offset 7, -4
 754 0002 00AF     		add	r7, sp, #0
 755              	.LCFI67:
 756              		.cfi_def_cfa_register 7
1898:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 757              		.loc 3 1898 3
 758 0004 4FF0B043 		mov	r3, #1476395008
 759 0008 1B68     		ldr	r3, [r3]
 760 000a 4FF0B042 		mov	r2, #1476395008
 761 000e 23F00403 		bic	r3, r3, #4
 762 0012 1360     		str	r3, [r2]
1899:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 763              		.loc 3 1899 1
 764 0014 00BF     		nop
 765 0016 BD46     		mov	sp, r7
 766              	.LCFI68:
 767              		.cfi_def_cfa_register 13
 768              		@ sp needed
 769 0018 5DF8047B 		ldr	r7, [sp], #4
 770              	.LCFI69:
 771              		.cfi_restore 7
 772              		.cfi_def_cfa_offset 0
 773 001c 7047     		bx	lr
 774              		.cfi_endproc
 775              	.LFE539:
 777              		.section	.text.LL_RCC_MSI_GetRange,"ax",%progbits
 778              		.align	1
 779              		.syntax unified
 780              		.thumb
 781              		.thumb_func
 783              	LL_RCC_MSI_GetRange:
 784              	.LFB541:
1900:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1901:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1902:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1903:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure the Internal Multi Speed oscillator (MSI) clock range in run mode.
1904:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           MSIRANGE      LL_RCC_MSI_SetRange
1905:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Range This parameter can be one of the following values:
1906:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_0
1907:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_1
1908:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_2
1909:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_3
1910:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_4
1911:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_5
1912:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_6
1913:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_7
1914:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_8
1915:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_9
1916:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_10
1917:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_11
1918:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1919:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1920:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
1921:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 66


1922:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
1923:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1924:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1925:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1926:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get the Internal Multi Speed oscillator (MSI) clock range in run mode.
1927:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           MSIRANGE      LL_RCC_MSI_GetRange
1928:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1929:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_0
1930:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_1
1931:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_2
1932:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_3
1933:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_4
1934:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_5
1935:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_6
1936:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_7
1937:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_8
1938:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_9
1939:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_10
1940:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_11
1941:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1942:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
1943:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 785              		.loc 3 1943 1
 786              		.cfi_startproc
 787              		@ args = 0, pretend = 0, frame = 8
 788              		@ frame_needed = 1, uses_anonymous_args = 0
 789              		@ link register save eliminated.
 790 0000 80B4     		push	{r7}
 791              	.LCFI70:
 792              		.cfi_def_cfa_offset 4
 793              		.cfi_offset 7, -4
 794 0002 83B0     		sub	sp, sp, #12
 795              	.LCFI71:
 796              		.cfi_def_cfa_offset 16
 797 0004 00AF     		add	r7, sp, #0
 798              	.LCFI72:
 799              		.cfi_def_cfa_register 7
1944:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 800              		.loc 3 1944 23
 801 0006 4FF0B043 		mov	r3, #1476395008
 802 000a 1B68     		ldr	r3, [r3]
 803              		.loc 3 1944 12
 804 000c 03F0F003 		and	r3, r3, #240
 805 0010 7B60     		str	r3, [r7, #4]
1945:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   if (msiRange > LL_RCC_MSIRANGE_11)
 806              		.loc 3 1945 6
 807 0012 7B68     		ldr	r3, [r7, #4]
 808 0014 B02B     		cmp	r3, #176
 809 0016 01D9     		bls	.L49
1946:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   {
1947:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****     msiRange = LL_RCC_MSIRANGE_11;
 810              		.loc 3 1947 14
 811 0018 B023     		movs	r3, #176
 812 001a 7B60     		str	r3, [r7, #4]
 813              	.L49:
1948:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   }
1949:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return msiRange;
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 67


 814              		.loc 3 1949 10
 815 001c 7B68     		ldr	r3, [r7, #4]
1950:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 816              		.loc 3 1950 1
 817 001e 1846     		mov	r0, r3
 818 0020 0C37     		adds	r7, r7, #12
 819              	.LCFI73:
 820              		.cfi_def_cfa_offset 4
 821 0022 BD46     		mov	sp, r7
 822              	.LCFI74:
 823              		.cfi_def_cfa_register 13
 824              		@ sp needed
 825 0024 5DF8047B 		ldr	r7, [sp], #4
 826              	.LCFI75:
 827              		.cfi_restore 7
 828              		.cfi_def_cfa_offset 0
 829 0028 7047     		bx	lr
 830              		.cfi_endproc
 831              	.LFE541:
 833              		.section	.text.LL_RCC_LSCO_Disable,"ax",%progbits
 834              		.align	1
 835              		.syntax unified
 836              		.thumb
 837              		.thumb_func
 839              	LL_RCC_LSCO_Disable:
 840              	.LFB546:
1951:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1952:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1953:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1954:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get MSI Calibration value
1955:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note When MSITRIM is written, MSICAL is updated with the sum of
1956:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       MSITRIM and the factory trim value
1957:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll ICSCR        MSICAL        LL_RCC_MSI_GetCalibration
1958:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Between Min_Data = 0 and Max_Data = 255
1959:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1960:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetCalibration(void)
1961:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1962:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSICAL) >> RCC_ICSCR_MSICAL_Pos);
1963:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1964:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1965:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1966:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set MSI Calibration trimming
1967:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the MSICAL
1968:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
1969:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Value Between Min_Data = 0 and Max_Data = 255
1970:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1971:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1972:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
1973:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1974:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
1975:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1976:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1977:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1978:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get MSI Calibration trimming
1979:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_GetCalibTrimming
1980:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Between 0 and 255
1981:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 68


1982:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetCalibTrimming(void)
1983:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
1984:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSITRIM) >> RCC_ICSCR_MSITRIM_Pos);
1985:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
1986:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1987:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1988:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
1989:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1990:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1991:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSCO LSCO
1992:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
1993:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
1994:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
1995:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
1996:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable Low speed clock
1997:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSCOEN        LL_RCC_LSCO_Enable
1998:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
1999:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2000:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSCO_Enable(void)
2001:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2002:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
2003:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2004:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2005:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2006:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable Low speed clock
2007:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSCOEN        LL_RCC_LSCO_Disable
2008:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2009:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2010:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSCO_Disable(void)
2011:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 841              		.loc 3 2011 1
 842              		.cfi_startproc
 843              		@ args = 0, pretend = 0, frame = 0
 844              		@ frame_needed = 1, uses_anonymous_args = 0
 845              		@ link register save eliminated.
 846 0000 80B4     		push	{r7}
 847              	.LCFI76:
 848              		.cfi_def_cfa_offset 4
 849              		.cfi_offset 7, -4
 850 0002 00AF     		add	r7, sp, #0
 851              	.LCFI77:
 852              		.cfi_def_cfa_register 7
2012:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
 853              		.loc 3 2012 3
 854 0004 4FF0B043 		mov	r3, #1476395008
 855 0008 D3F89030 		ldr	r3, [r3, #144]
 856 000c 4FF0B042 		mov	r2, #1476395008
 857 0010 23F08073 		bic	r3, r3, #16777216
 858 0014 C2F89030 		str	r3, [r2, #144]
2013:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 859              		.loc 3 2013 1
 860 0018 00BF     		nop
 861 001a BD46     		mov	sp, r7
 862              	.LCFI78:
 863              		.cfi_def_cfa_register 13
 864              		@ sp needed
 865 001c 5DF8047B 		ldr	r7, [sp], #4
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 69


 866              	.LCFI79:
 867              		.cfi_restore 7
 868              		.cfi_def_cfa_offset 0
 869 0020 7047     		bx	lr
 870              		.cfi_endproc
 871              	.LFE546:
 873              		.section	.text.LL_RCC_SetRFWKPClockSource,"ax",%progbits
 874              		.align	1
 875              		.syntax unified
 876              		.thumb
 877              		.thumb_func
 879              	LL_RCC_SetRFWKPClockSource:
 880              	.LFB552:
2014:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2015:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2016:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure Low speed clock selection
2017:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSCOSEL       LL_RCC_LSCO_SetSource
2018:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2019:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSI
2020:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSE
2021:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2022:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2023:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSCO_SetSource(uint32_t Source)
2024:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2025:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL, Source);
2026:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2027:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2028:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2029:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get Low speed clock selection
2030:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         LSCOSEL       LL_RCC_LSCO_GetSource
2031:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2032:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSI
2033:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSE
2034:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2035:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSCO_GetSource(void)
2036:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2037:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSCOSEL));
2038:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2039:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2040:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2041:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
2042:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2043:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2044:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_System System
2045:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
2046:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2047:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2048:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2049:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure the system clock source
2050:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         SW            LL_RCC_SetSysClkSource
2051:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2052:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_MSI
2053:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSI
2054:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
2055:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
2056:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2057:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 70


2058:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
2059:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2060:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
2061:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2062:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2063:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2064:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get the system clock source
2065:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         SWS           LL_RCC_GetSysClkSource
2066:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2067:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_MSI
2068:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
2069:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
2070:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
2071:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2072:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
2073:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2074:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
2075:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2076:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2077:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2078:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get the RF clock source
2079:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll EXTCFGR         RFCSS           LL_RCC_GetRFClockSource
2080:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2081:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RF_CLKSOURCE_HSI
2082:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RF_CLKSOURCE_HSE_DIV2
2083:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2084:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRFClockSource(void)
2085:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2086:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_RFCSS));
2087:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2088:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2089:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2090:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set RF Wakeup Clock Source
2091:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR         RFWKPSEL        LL_RCC_SetRFWKPClockSource
2092:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2093:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RFWKP_CLKSOURCE_NONE
2094:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RFWKP_CLKSOURCE_LSE
2095:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RFWKP_CLKSOURCE_LSI (*)
2096:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RFWKP_CLKSOURCE_HSE_DIV1024
2097:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note   (*) Value not defined for all devices
2098:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *
2099:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRFWKPClockSource(uint32_t Source)
2102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 881              		.loc 3 2102 1
 882              		.cfi_startproc
 883              		@ args = 0, pretend = 0, frame = 8
 884              		@ frame_needed = 1, uses_anonymous_args = 0
 885              		@ link register save eliminated.
 886 0000 80B4     		push	{r7}
 887              	.LCFI80:
 888              		.cfi_def_cfa_offset 4
 889              		.cfi_offset 7, -4
 890 0002 83B0     		sub	sp, sp, #12
 891              	.LCFI81:
 892              		.cfi_def_cfa_offset 16
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 71


 893 0004 00AF     		add	r7, sp, #0
 894              	.LCFI82:
 895              		.cfi_def_cfa_register 7
 896 0006 7860     		str	r0, [r7, #4]
2103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 897              		.loc 3 2103 3
 898 0008 4FF0B043 		mov	r3, #1476395008
 899 000c D3F89430 		ldr	r3, [r3, #148]
 900 0010 23F44042 		bic	r2, r3, #49152
 901 0014 4FF0B041 		mov	r1, #1476395008
 902 0018 7B68     		ldr	r3, [r7, #4]
 903 001a 1343     		orrs	r3, r3, r2
 904 001c C1F89430 		str	r3, [r1, #148]
2104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 905              		.loc 3 2104 1
 906 0020 00BF     		nop
 907 0022 0C37     		adds	r7, r7, #12
 908              	.LCFI83:
 909              		.cfi_def_cfa_offset 4
 910 0024 BD46     		mov	sp, r7
 911              	.LCFI84:
 912              		.cfi_def_cfa_register 13
 913              		@ sp needed
 914 0026 5DF8047B 		ldr	r7, [sp], #4
 915              	.LCFI85:
 916              		.cfi_restore 7
 917              		.cfi_def_cfa_offset 0
 918 002a 7047     		bx	lr
 919              		.cfi_endproc
 920              	.LFE552:
 922              		.section	.text.LL_RCC_GetRFWKPClockSource,"ax",%progbits
 923              		.align	1
 924              		.syntax unified
 925              		.thumb
 926              		.thumb_func
 928              	LL_RCC_GetRFWKPClockSource:
 929              	.LFB553:
2105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get RF Wakeup Clock Source
2108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR         RFWKPSEL        LL_RCC_GetRFWKPClockSource
2109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RFWKP_CLKSOURCE_NONE
2111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RFWKP_CLKSOURCE_LSE
2112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RFWKP_CLKSOURCE_LSI (*)
2113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RFWKP_CLKSOURCE_HSE_DIV1024
2114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note   (*) Value not defined for all devices
2115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *
2116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRFWKPClockSource(void)
2118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 930              		.loc 3 2118 1
 931              		.cfi_startproc
 932              		@ args = 0, pretend = 0, frame = 0
 933              		@ frame_needed = 1, uses_anonymous_args = 0
 934              		@ link register save eliminated.
 935 0000 80B4     		push	{r7}
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 72


 936              	.LCFI86:
 937              		.cfi_def_cfa_offset 4
 938              		.cfi_offset 7, -4
 939 0002 00AF     		add	r7, sp, #0
 940              	.LCFI87:
 941              		.cfi_def_cfa_register 7
2119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_RFWKPSEL));
 942              		.loc 3 2119 21
 943 0004 4FF0B043 		mov	r3, #1476395008
 944 0008 D3F89430 		ldr	r3, [r3, #148]
 945              		.loc 3 2119 10
 946 000c 03F44043 		and	r3, r3, #49152
2120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 947              		.loc 3 2120 1
 948 0010 1846     		mov	r0, r3
 949 0012 BD46     		mov	sp, r7
 950              	.LCFI88:
 951              		.cfi_def_cfa_register 13
 952              		@ sp needed
 953 0014 5DF8047B 		ldr	r7, [sp], #4
 954              	.LCFI89:
 955              		.cfi_restore 7
 956              		.cfi_def_cfa_offset 0
 957 0018 7047     		bx	lr
 958              		.cfi_endproc
 959              	.LFE553:
 961              		.section	.text.LL_RCC_GetAHBPrescaler,"ax",%progbits
 962              		.align	1
 963              		.syntax unified
 964              		.thumb
 965              		.thumb_func
 967              	LL_RCC_GetAHBPrescaler:
 968              	.LFB560:
2121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if Radio System is reset.
2124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CSR          RFRSTS       LL_RCC_IsRFUnderReset
2125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsRFUnderReset(void)
2128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTS) == (RCC_CSR_RFRSTS)) ? 1UL : 0UL);
2130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set AHB prescaler
2134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_SetAHBPrescaler
2135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
2136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
2137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
2138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
2139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
2140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
2141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
2142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
2143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
2144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 73


2145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
2146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
2147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
2148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
2149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
2150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
2153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
2155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set CPU2 AHB prescaler
2159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll EXTCFGR         C2HPRE          LL_C2_RCC_SetAHBPrescaler
2160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
2161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
2162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
2163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
2164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
2165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
2166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
2167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
2168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
2169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
2170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
2171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
2172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
2173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
2174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
2175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
2178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
2180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set AHB4 prescaler
2184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll EXTCFGR         SHDHPRE          LL_RCC_SetAHB4Prescaler
2185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
2186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
2187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
2188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
2189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
2190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
2191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
2192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
2193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
2194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
2195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
2196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
2197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
2198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
2199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
2200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 74


2202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
2203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
2205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set APB1 prescaler
2209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_SetAPB1Prescaler
2210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
2211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
2212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
2213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
2214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
2215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
2216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
2219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
2221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set APB2 prescaler
2225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_SetAPB2Prescaler
2226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
2227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
2228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
2229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
2230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
2231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
2232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
2235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
2237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get AHB prescaler
2241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_GetAHBPrescaler
2242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
2244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
2245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
2246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
2247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
2248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
2249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
2250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
2251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
2252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
2253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
2254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
2255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
2256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
2257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 75


2259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 969              		.loc 3 2259 1
 970              		.cfi_startproc
 971              		@ args = 0, pretend = 0, frame = 0
 972              		@ frame_needed = 1, uses_anonymous_args = 0
 973              		@ link register save eliminated.
 974 0000 80B4     		push	{r7}
 975              	.LCFI90:
 976              		.cfi_def_cfa_offset 4
 977              		.cfi_offset 7, -4
 978 0002 00AF     		add	r7, sp, #0
 979              	.LCFI91:
 980              		.cfi_def_cfa_register 7
2260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 981              		.loc 3 2260 21
 982 0004 4FF0B043 		mov	r3, #1476395008
 983 0008 9B68     		ldr	r3, [r3, #8]
 984              		.loc 3 2260 10
 985 000a 03F0F003 		and	r3, r3, #240
2261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 986              		.loc 3 2261 1
 987 000e 1846     		mov	r0, r3
 988 0010 BD46     		mov	sp, r7
 989              	.LCFI92:
 990              		.cfi_def_cfa_register 13
 991              		@ sp needed
 992 0012 5DF8047B 		ldr	r7, [sp], #4
 993              	.LCFI93:
 994              		.cfi_restore 7
 995              		.cfi_def_cfa_offset 0
 996 0016 7047     		bx	lr
 997              		.cfi_endproc
 998              	.LFE560:
 1000              		.section	.text.LL_RCC_GetAPB1Prescaler,"ax",%progbits
 1001              		.align	1
 1002              		.syntax unified
 1003              		.thumb
 1004              		.thumb_func
 1006              	LL_RCC_GetAPB1Prescaler:
 1007              	.LFB563:
2262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get C2 AHB prescaler
2265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll EXTCFGR         C2HPRE          LL_C2_RCC_GetAHBPrescaler
2266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
2268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
2269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
2270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
2271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
2272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
2273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
2274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
2275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
2276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
2277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
2278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 76


2279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
2280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
2281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_C2_RCC_GetAHBPrescaler(void)
2283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
2285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get AHB4 prescaler
2289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll EXTCFGR         SHDHPRE          LL_RCC_GetAHB4Prescaler
2290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
2292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
2293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
2294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
2295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
2296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
2297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
2298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
2299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
2300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
2301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
2302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
2303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
2304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
2305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
2307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
2309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get APB1 prescaler
2313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_GetAPB1Prescaler
2314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2315:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
2316:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
2317:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
2318:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
2319:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
2320:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2321:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
2322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1008              		.loc 3 2322 1
 1009              		.cfi_startproc
 1010              		@ args = 0, pretend = 0, frame = 0
 1011              		@ frame_needed = 1, uses_anonymous_args = 0
 1012              		@ link register save eliminated.
 1013 0000 80B4     		push	{r7}
 1014              	.LCFI94:
 1015              		.cfi_def_cfa_offset 4
 1016              		.cfi_offset 7, -4
 1017 0002 00AF     		add	r7, sp, #0
 1018              	.LCFI95:
 1019              		.cfi_def_cfa_register 7
2323:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 77


 1020              		.loc 3 2323 21
 1021 0004 4FF0B043 		mov	r3, #1476395008
 1022 0008 9B68     		ldr	r3, [r3, #8]
 1023              		.loc 3 2323 10
 1024 000a 03F4E063 		and	r3, r3, #1792
2324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1025              		.loc 3 2324 1
 1026 000e 1846     		mov	r0, r3
 1027 0010 BD46     		mov	sp, r7
 1028              	.LCFI96:
 1029              		.cfi_def_cfa_register 13
 1030              		@ sp needed
 1031 0012 5DF8047B 		ldr	r7, [sp], #4
 1032              	.LCFI97:
 1033              		.cfi_restore 7
 1034              		.cfi_def_cfa_offset 0
 1035 0016 7047     		bx	lr
 1036              		.cfi_endproc
 1037              	.LFE563:
 1039              		.section	.text.LL_RCC_GetAPB2Prescaler,"ax",%progbits
 1040              		.align	1
 1041              		.syntax unified
 1042              		.thumb
 1043              		.thumb_func
 1045              	LL_RCC_GetAPB2Prescaler:
 1046              	.LFB564:
2325:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2326:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2327:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get APB2 prescaler
2328:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_GetAPB2Prescaler
2329:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
2331:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
2332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
2333:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
2334:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
2335:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2336:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
2337:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1047              		.loc 3 2337 1
 1048              		.cfi_startproc
 1049              		@ args = 0, pretend = 0, frame = 0
 1050              		@ frame_needed = 1, uses_anonymous_args = 0
 1051              		@ link register save eliminated.
 1052 0000 80B4     		push	{r7}
 1053              	.LCFI98:
 1054              		.cfi_def_cfa_offset 4
 1055              		.cfi_offset 7, -4
 1056 0002 00AF     		add	r7, sp, #0
 1057              	.LCFI99:
 1058              		.cfi_def_cfa_register 7
2338:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 1059              		.loc 3 2338 21
 1060 0004 4FF0B043 		mov	r3, #1476395008
 1061 0008 9B68     		ldr	r3, [r3, #8]
 1062              		.loc 3 2338 10
 1063 000a 03F46053 		and	r3, r3, #14336
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 78


2339:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1064              		.loc 3 2339 1
 1065 000e 1846     		mov	r0, r3
 1066 0010 BD46     		mov	sp, r7
 1067              	.LCFI100:
 1068              		.cfi_def_cfa_register 13
 1069              		@ sp needed
 1070 0012 5DF8047B 		ldr	r7, [sp], #4
 1071              	.LCFI101:
 1072              		.cfi_restore 7
 1073              		.cfi_def_cfa_offset 0
 1074 0016 7047     		bx	lr
 1075              		.cfi_endproc
 1076              	.LFE564:
 1078              		.section	.text.LL_RCC_SetClkAfterWakeFromStop,"ax",%progbits
 1079              		.align	1
 1080              		.syntax unified
 1081              		.thumb
 1082              		.thumb_func
 1084              	LL_RCC_SetClkAfterWakeFromStop:
 1085              	.LFB565:
2340:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2341:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2342:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set Clock After Wake-Up From Stop mode
2343:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         STOPWUCK      LL_RCC_SetClkAfterWakeFromStop
2344:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Clock This parameter can be one of the following values:
2345:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
2346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
2347:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
2350:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1086              		.loc 3 2350 1
 1087              		.cfi_startproc
 1088              		@ args = 0, pretend = 0, frame = 8
 1089              		@ frame_needed = 1, uses_anonymous_args = 0
 1090              		@ link register save eliminated.
 1091 0000 80B4     		push	{r7}
 1092              	.LCFI102:
 1093              		.cfi_def_cfa_offset 4
 1094              		.cfi_offset 7, -4
 1095 0002 83B0     		sub	sp, sp, #12
 1096              	.LCFI103:
 1097              		.cfi_def_cfa_offset 16
 1098 0004 00AF     		add	r7, sp, #0
 1099              	.LCFI104:
 1100              		.cfi_def_cfa_register 7
 1101 0006 7860     		str	r0, [r7, #4]
2351:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 1102              		.loc 3 2351 3
 1103 0008 4FF0B043 		mov	r3, #1476395008
 1104 000c 9B68     		ldr	r3, [r3, #8]
 1105 000e 23F40042 		bic	r2, r3, #32768
 1106 0012 4FF0B041 		mov	r1, #1476395008
 1107 0016 7B68     		ldr	r3, [r7, #4]
 1108 0018 1343     		orrs	r3, r3, r2
 1109 001a 8B60     		str	r3, [r1, #8]
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 79


2352:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1110              		.loc 3 2352 1
 1111 001c 00BF     		nop
 1112 001e 0C37     		adds	r7, r7, #12
 1113              	.LCFI105:
 1114              		.cfi_def_cfa_offset 4
 1115 0020 BD46     		mov	sp, r7
 1116              	.LCFI106:
 1117              		.cfi_def_cfa_register 13
 1118              		@ sp needed
 1119 0022 5DF8047B 		ldr	r7, [sp], #4
 1120              	.LCFI107:
 1121              		.cfi_restore 7
 1122              		.cfi_def_cfa_offset 0
 1123 0026 7047     		bx	lr
 1124              		.cfi_endproc
 1125              	.LFE565:
 1127              		.section	.text.LL_RCC_SetSMPSClockSource,"ax",%progbits
 1128              		.align	1
 1129              		.syntax unified
 1130              		.thumb
 1131              		.thumb_func
 1133              	LL_RCC_SetSMPSClockSource:
 1134              	.LFB567:
2353:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2354:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2355:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get Clock After Wake-Up From Stop mode
2356:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         STOPWUCK      LL_RCC_GetClkAfterWakeFromStop
2357:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2358:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
2359:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
2360:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2361:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetClkAfterWakeFromStop(void)
2362:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2363:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_STOPWUCK));
2364:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2365:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2366:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2367:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
2368:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2369:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2370:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(RCC_SMPS_SUPPORT)
2371:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_SMPS SMPS
2372:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
2373:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2374:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2375:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure SMPS step down converter clock source
2376:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll SMPSCR        SMPSSEL     LL_RCC_SetSMPSClockSource
2377:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  SMPSSource This parameter can be one of the following values:
2378:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_CLKSOURCE_HSI
2379:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_CLKSOURCE_MSI (*)
2380:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_CLKSOURCE_HSE
2381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note   The system must always be configured so as to get a SMPS Step Down
2382:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         converter clock frequency between 2 MHz and 8 MHz
2383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note   (*) The MSI shall only be selected as SMPS Step Down converter
2384:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *          clock source when a supported SMPS Step Down converter clock
2385:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *          MSIRANGE is set (LL_RCC_MSIRANGE_8 to LL_RCC_MSIRANGE_11)
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 80


2386:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2387:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2388:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSMPSClockSource(uint32_t SMPSSource)
2389:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1135              		.loc 3 2389 1
 1136              		.cfi_startproc
 1137              		@ args = 0, pretend = 0, frame = 8
 1138              		@ frame_needed = 1, uses_anonymous_args = 0
 1139              		@ link register save eliminated.
 1140 0000 80B4     		push	{r7}
 1141              	.LCFI108:
 1142              		.cfi_def_cfa_offset 4
 1143              		.cfi_offset 7, -4
 1144 0002 83B0     		sub	sp, sp, #12
 1145              	.LCFI109:
 1146              		.cfi_def_cfa_offset 16
 1147 0004 00AF     		add	r7, sp, #0
 1148              	.LCFI110:
 1149              		.cfi_def_cfa_register 7
 1150 0006 7860     		str	r0, [r7, #4]
2390:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 1151              		.loc 3 2390 3
 1152 0008 4FF0B043 		mov	r3, #1476395008
 1153 000c 5B6A     		ldr	r3, [r3, #36]
 1154 000e 23F00302 		bic	r2, r3, #3
 1155 0012 4FF0B041 		mov	r1, #1476395008
 1156 0016 7B68     		ldr	r3, [r7, #4]
 1157 0018 1343     		orrs	r3, r3, r2
 1158 001a 4B62     		str	r3, [r1, #36]
2391:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1159              		.loc 3 2391 1
 1160 001c 00BF     		nop
 1161 001e 0C37     		adds	r7, r7, #12
 1162              	.LCFI111:
 1163              		.cfi_def_cfa_offset 4
 1164 0020 BD46     		mov	sp, r7
 1165              	.LCFI112:
 1166              		.cfi_def_cfa_register 13
 1167              		@ sp needed
 1168 0022 5DF8047B 		ldr	r7, [sp], #4
 1169              	.LCFI113:
 1170              		.cfi_restore 7
 1171              		.cfi_def_cfa_offset 0
 1172 0026 7047     		bx	lr
 1173              		.cfi_endproc
 1174              	.LFE567:
 1176              		.section	.text.LL_RCC_GetSMPSClockSelection,"ax",%progbits
 1177              		.align	1
 1178              		.syntax unified
 1179              		.thumb
 1180              		.thumb_func
 1182              	LL_RCC_GetSMPSClockSelection:
 1183              	.LFB568:
2392:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2393:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2394:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get the SMPS clock source selection
2395:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll SMPSCR         SMPSSEL           LL_RCC_GetSMPSClockSelection
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 81


2396:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2397:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_CLKSOURCE_HSI
2398:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_CLKSOURCE_MSI
2399:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_CLKSOURCE_HSE
2400:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2401:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSMPSClockSelection(void)
2402:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1184              		.loc 3 2402 1
 1185              		.cfi_startproc
 1186              		@ args = 0, pretend = 0, frame = 0
 1187              		@ frame_needed = 1, uses_anonymous_args = 0
 1188              		@ link register save eliminated.
 1189 0000 80B4     		push	{r7}
 1190              	.LCFI114:
 1191              		.cfi_def_cfa_offset 4
 1192              		.cfi_offset 7, -4
 1193 0002 00AF     		add	r7, sp, #0
 1194              	.LCFI115:
 1195              		.cfi_def_cfa_register 7
2403:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL));
 1196              		.loc 3 2403 21
 1197 0004 4FF0B043 		mov	r3, #1476395008
 1198 0008 5B6A     		ldr	r3, [r3, #36]
 1199              		.loc 3 2403 10
 1200 000a 03F00303 		and	r3, r3, #3
2404:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1201              		.loc 3 2404 1
 1202 000e 1846     		mov	r0, r3
 1203 0010 BD46     		mov	sp, r7
 1204              	.LCFI116:
 1205              		.cfi_def_cfa_register 13
 1206              		@ sp needed
 1207 0012 5DF8047B 		ldr	r7, [sp], #4
 1208              	.LCFI117:
 1209              		.cfi_restore 7
 1210              		.cfi_def_cfa_offset 0
 1211 0016 7047     		bx	lr
 1212              		.cfi_endproc
 1213              	.LFE568:
 1215              		.section	.text.LL_RCC_GetSMPSClockSource,"ax",%progbits
 1216              		.align	1
 1217              		.syntax unified
 1218              		.thumb
 1219              		.thumb_func
 1221              	LL_RCC_GetSMPSClockSource:
 1222              	.LFB569:
2405:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2406:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2407:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2408:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get the SMPS clock source
2409:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll SMPSCR         SMPSSWS           LL_RCC_GetSMPSClockSource
2410:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2411:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_CLKSOURCE_STATUS_HSI
2412:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_CLKSOURCE_STATUS_MSI
2413:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_CLKSOURCE_STATUS_HSE
2414:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_CLKSOURCE_STATUS_NO_CLOCK
2415:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 82


2416:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSMPSClockSource(void)
2417:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1223              		.loc 3 2417 1
 1224              		.cfi_startproc
 1225              		@ args = 0, pretend = 0, frame = 0
 1226              		@ frame_needed = 1, uses_anonymous_args = 0
 1227              		@ link register save eliminated.
 1228 0000 80B4     		push	{r7}
 1229              	.LCFI118:
 1230              		.cfi_def_cfa_offset 4
 1231              		.cfi_offset 7, -4
 1232 0002 00AF     		add	r7, sp, #0
 1233              	.LCFI119:
 1234              		.cfi_def_cfa_register 7
2418:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->SMPSCR, RCC_SMPSCR_SMPSSWS));
 1235              		.loc 3 2418 21
 1236 0004 4FF0B043 		mov	r3, #1476395008
 1237 0008 5B6A     		ldr	r3, [r3, #36]
 1238              		.loc 3 2418 10
 1239 000a 03F44073 		and	r3, r3, #768
2419:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1240              		.loc 3 2419 1
 1241 000e 1846     		mov	r0, r3
 1242 0010 BD46     		mov	sp, r7
 1243              	.LCFI120:
 1244              		.cfi_def_cfa_register 13
 1245              		@ sp needed
 1246 0012 5DF8047B 		ldr	r7, [sp], #4
 1247              	.LCFI121:
 1248              		.cfi_restore 7
 1249              		.cfi_def_cfa_offset 0
 1250 0016 7047     		bx	lr
 1251              		.cfi_endproc
 1252              	.LFE569:
 1254              		.section	.text.LL_RCC_SetSMPSPrescaler,"ax",%progbits
 1255              		.align	1
 1256              		.syntax unified
 1257              		.thumb
 1258              		.thumb_func
 1260              	LL_RCC_SetSMPSPrescaler:
 1261              	.LFB570:
2420:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2421:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2422:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set SMPS prescaler
2423:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll SMPSCR         SMPSDIV          LL_RCC_SetSMPSPrescaler
2424:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
2425:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_DIV_0
2426:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_DIV_1
2427:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_DIV_2
2428:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_DIV_3
2429:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2430:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2431:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSMPSPrescaler(uint32_t Prescaler)
2432:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1262              		.loc 3 2432 1
 1263              		.cfi_startproc
 1264              		@ args = 0, pretend = 0, frame = 8
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 83


 1265              		@ frame_needed = 1, uses_anonymous_args = 0
 1266              		@ link register save eliminated.
 1267 0000 80B4     		push	{r7}
 1268              	.LCFI122:
 1269              		.cfi_def_cfa_offset 4
 1270              		.cfi_offset 7, -4
 1271 0002 83B0     		sub	sp, sp, #12
 1272              	.LCFI123:
 1273              		.cfi_def_cfa_offset 16
 1274 0004 00AF     		add	r7, sp, #0
 1275              	.LCFI124:
 1276              		.cfi_def_cfa_register 7
 1277 0006 7860     		str	r0, [r7, #4]
2433:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 1278              		.loc 3 2433 3
 1279 0008 4FF0B043 		mov	r3, #1476395008
 1280 000c 5B6A     		ldr	r3, [r3, #36]
 1281 000e 23F03002 		bic	r2, r3, #48
 1282 0012 4FF0B041 		mov	r1, #1476395008
 1283 0016 7B68     		ldr	r3, [r7, #4]
 1284 0018 1343     		orrs	r3, r3, r2
 1285 001a 4B62     		str	r3, [r1, #36]
2434:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1286              		.loc 3 2434 1
 1287 001c 00BF     		nop
 1288 001e 0C37     		adds	r7, r7, #12
 1289              	.LCFI125:
 1290              		.cfi_def_cfa_offset 4
 1291 0020 BD46     		mov	sp, r7
 1292              	.LCFI126:
 1293              		.cfi_def_cfa_register 13
 1294              		@ sp needed
 1295 0022 5DF8047B 		ldr	r7, [sp], #4
 1296              	.LCFI127:
 1297              		.cfi_restore 7
 1298              		.cfi_def_cfa_offset 0
 1299 0026 7047     		bx	lr
 1300              		.cfi_endproc
 1301              	.LFE570:
 1303              		.section	.text.LL_RCC_GetSMPSPrescaler,"ax",%progbits
 1304              		.align	1
 1305              		.syntax unified
 1306              		.thumb
 1307              		.thumb_func
 1309              	LL_RCC_GetSMPSPrescaler:
 1310              	.LFB571:
2435:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2436:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2437:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get SMPS prescaler
2438:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll SMPSCR         SMPSDIV          LL_RCC_GetSMPSPrescaler
2439:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2440:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_DIV_0
2441:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_DIV_1
2442:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_DIV_2
2443:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SMPS_DIV_3
2444:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2445:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSMPSPrescaler(void)
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 84


2446:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1311              		.loc 3 2446 1
 1312              		.cfi_startproc
 1313              		@ args = 0, pretend = 0, frame = 0
 1314              		@ frame_needed = 1, uses_anonymous_args = 0
 1315              		@ link register save eliminated.
 1316 0000 80B4     		push	{r7}
 1317              	.LCFI128:
 1318              		.cfi_def_cfa_offset 4
 1319              		.cfi_offset 7, -4
 1320 0002 00AF     		add	r7, sp, #0
 1321              	.LCFI129:
 1322              		.cfi_def_cfa_register 7
2447:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV));
 1323              		.loc 3 2447 21
 1324 0004 4FF0B043 		mov	r3, #1476395008
 1325 0008 5B6A     		ldr	r3, [r3, #36]
 1326              		.loc 3 2447 10
 1327 000a 03F03003 		and	r3, r3, #48
2448:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1328              		.loc 3 2448 1
 1329 000e 1846     		mov	r0, r3
 1330 0010 BD46     		mov	sp, r7
 1331              	.LCFI130:
 1332              		.cfi_def_cfa_register 13
 1333              		@ sp needed
 1334 0012 5DF8047B 		ldr	r7, [sp], #4
 1335              	.LCFI131:
 1336              		.cfi_restore 7
 1337              		.cfi_def_cfa_offset 0
 1338 0016 7047     		bx	lr
 1339              		.cfi_endproc
 1340              	.LFE571:
 1342              		.section	.text.LL_RCC_SetUSARTClockSource,"ax",%progbits
 1343              		.align	1
 1344              		.syntax unified
 1345              		.thumb
 1346              		.thumb_func
 1348              	LL_RCC_SetUSARTClockSource:
 1349              	.LFB573:
2449:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2450:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2451:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
2452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2453:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* RCC_SMPS_SUPPORT */
2454:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2455:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_MCO MCO
2456:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
2457:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2458:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2459:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2460:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure MCOx
2461:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CFGR         MCOSEL        LL_RCC_ConfigMCO\n
2462:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         CFGR         MCOPRE        LL_RCC_ConfigMCO
2463:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  MCOxSource This parameter can be one of the following values:
2464:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_NOCLOCK
2465:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_SYSCLK
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 85


2466:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_MSI
2467:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSI
2468:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSE
2469:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSI48 (*)
2470:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_PLLCLK
2471:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSI1
2472:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSI2
2473:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSE
2474:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSE_BEFORE_STAB
2475:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  MCOxPrescaler This parameter can be one of the following values:
2476:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_1
2477:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_2
2478:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_4
2479:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_8
2480:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_16
2481:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note   (*) Value not defined for all devices
2482:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2483:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2484:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler)
2485:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2486:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler);
2487:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2488:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2489:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2490:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
2491:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2492:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2493:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_Peripheral_Clock_Source Peripheral Clock Source
2494:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
2495:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2496:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2497:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2498:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure USARTx clock source
2499:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        USART1SEL     LL_RCC_SetUSARTClockSource
2500:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  USARTxSource This parameter can be one of the following values:
2501:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK2
2502:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK
2503:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSI
2504:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE
2505:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2506:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2507:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
2508:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1350              		.loc 3 2508 1
 1351              		.cfi_startproc
 1352              		@ args = 0, pretend = 0, frame = 8
 1353              		@ frame_needed = 1, uses_anonymous_args = 0
 1354              		@ link register save eliminated.
 1355 0000 80B4     		push	{r7}
 1356              	.LCFI132:
 1357              		.cfi_def_cfa_offset 4
 1358              		.cfi_offset 7, -4
 1359 0002 83B0     		sub	sp, sp, #12
 1360              	.LCFI133:
 1361              		.cfi_def_cfa_offset 16
 1362 0004 00AF     		add	r7, sp, #0
 1363              	.LCFI134:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 86


 1364              		.cfi_def_cfa_register 7
 1365 0006 7860     		str	r0, [r7, #4]
2509:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 1366              		.loc 3 2509 3
 1367 0008 4FF0B043 		mov	r3, #1476395008
 1368 000c D3F88830 		ldr	r3, [r3, #136]
 1369 0010 23F00302 		bic	r2, r3, #3
 1370 0014 4FF0B041 		mov	r1, #1476395008
 1371 0018 7B68     		ldr	r3, [r7, #4]
 1372 001a 1343     		orrs	r3, r3, r2
 1373 001c C1F88830 		str	r3, [r1, #136]
2510:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1374              		.loc 3 2510 1
 1375 0020 00BF     		nop
 1376 0022 0C37     		adds	r7, r7, #12
 1377              	.LCFI135:
 1378              		.cfi_def_cfa_offset 4
 1379 0024 BD46     		mov	sp, r7
 1380              	.LCFI136:
 1381              		.cfi_def_cfa_register 13
 1382              		@ sp needed
 1383 0026 5DF8047B 		ldr	r7, [sp], #4
 1384              	.LCFI137:
 1385              		.cfi_restore 7
 1386              		.cfi_def_cfa_offset 0
 1387 002a 7047     		bx	lr
 1388              		.cfi_endproc
 1389              	.LFE573:
 1391              		.section	.text.LL_RCC_SetLPUARTClockSource,"ax",%progbits
 1392              		.align	1
 1393              		.syntax unified
 1394              		.thumb
 1395              		.thumb_func
 1397              	LL_RCC_SetLPUARTClockSource:
 1398              	.LFB574:
2511:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2512:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(LPUART1)
2513:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2514:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure LPUART1x clock source
2515:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        LPUART1SEL    LL_RCC_SetLPUARTClockSource
2516:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  LPUARTxSource This parameter can be one of the following values:
2517:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_PCLK1
2518:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_SYSCLK
2519:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI
2520:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE
2521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2522:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2523:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetLPUARTClockSource(uint32_t LPUARTxSource)
2524:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1399              		.loc 3 2524 1
 1400              		.cfi_startproc
 1401              		@ args = 0, pretend = 0, frame = 8
 1402              		@ frame_needed = 1, uses_anonymous_args = 0
 1403              		@ link register save eliminated.
 1404 0000 80B4     		push	{r7}
 1405              	.LCFI138:
 1406              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 87


 1407              		.cfi_offset 7, -4
 1408 0002 83B0     		sub	sp, sp, #12
 1409              	.LCFI139:
 1410              		.cfi_def_cfa_offset 16
 1411 0004 00AF     		add	r7, sp, #0
 1412              	.LCFI140:
 1413              		.cfi_def_cfa_register 7
 1414 0006 7860     		str	r0, [r7, #4]
2525:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 1415              		.loc 3 2525 3
 1416 0008 4FF0B043 		mov	r3, #1476395008
 1417 000c D3F88830 		ldr	r3, [r3, #136]
 1418 0010 23F44062 		bic	r2, r3, #3072
 1419 0014 4FF0B041 		mov	r1, #1476395008
 1420 0018 7B68     		ldr	r3, [r7, #4]
 1421 001a 1343     		orrs	r3, r3, r2
 1422 001c C1F88830 		str	r3, [r1, #136]
2526:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1423              		.loc 3 2526 1
 1424 0020 00BF     		nop
 1425 0022 0C37     		adds	r7, r7, #12
 1426              	.LCFI141:
 1427              		.cfi_def_cfa_offset 4
 1428 0024 BD46     		mov	sp, r7
 1429              	.LCFI142:
 1430              		.cfi_def_cfa_register 13
 1431              		@ sp needed
 1432 0026 5DF8047B 		ldr	r7, [sp], #4
 1433              	.LCFI143:
 1434              		.cfi_restore 7
 1435              		.cfi_def_cfa_offset 0
 1436 002a 7047     		bx	lr
 1437              		.cfi_endproc
 1438              	.LFE574:
 1440              		.section	.text.LL_RCC_SetI2CClockSource,"ax",%progbits
 1441              		.align	1
 1442              		.syntax unified
 1443              		.thumb
 1444              		.thumb_func
 1446              	LL_RCC_SetI2CClockSource:
 1447              	.LFB575:
2527:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* LPUART1 */
2528:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2529:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2530:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure I2Cx clock source
2531:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        I2CxSEL       LL_RCC_SetI2CClockSource
2532:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  I2CxSource This parameter can be one of the following values:
2533:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_PCLK1
2534:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK
2535:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI
2536:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_PCLK1 (*)
2537:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_SYSCLK (*)
2538:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_HSI (*)
2539:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note   (*) Value not defined for all devices
2540:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2541:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2542:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 88


2543:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1448              		.loc 3 2543 1
 1449              		.cfi_startproc
 1450              		@ args = 0, pretend = 0, frame = 8
 1451              		@ frame_needed = 1, uses_anonymous_args = 0
 1452              		@ link register save eliminated.
 1453 0000 80B4     		push	{r7}
 1454              	.LCFI144:
 1455              		.cfi_def_cfa_offset 4
 1456              		.cfi_offset 7, -4
 1457 0002 83B0     		sub	sp, sp, #12
 1458              	.LCFI145:
 1459              		.cfi_def_cfa_offset 16
 1460 0004 00AF     		add	r7, sp, #0
 1461              	.LCFI146:
 1462              		.cfi_def_cfa_register 7
 1463 0006 7860     		str	r0, [r7, #4]
2544:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 1464              		.loc 3 2544 3
 1465 0008 4FF0B043 		mov	r3, #1476395008
 1466 000c D3F88820 		ldr	r2, [r3, #136]
 1467 0010 7B68     		ldr	r3, [r7, #4]
 1468 0012 1B09     		lsrs	r3, r3, #4
 1469 0014 03F47F23 		and	r3, r3, #1044480
 1470 0018 DB43     		mvns	r3, r3
 1471 001a 1A40     		ands	r2, r2, r3
 1472 001c 7B68     		ldr	r3, [r7, #4]
 1473 001e 1B01     		lsls	r3, r3, #4
 1474 0020 03F47F23 		and	r3, r3, #1044480
 1475 0024 4FF0B041 		mov	r1, #1476395008
 1476 0028 1343     		orrs	r3, r3, r2
 1477 002a C1F88830 		str	r3, [r1, #136]
2545:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1478              		.loc 3 2545 1
 1479 002e 00BF     		nop
 1480 0030 0C37     		adds	r7, r7, #12
 1481              	.LCFI147:
 1482              		.cfi_def_cfa_offset 4
 1483 0032 BD46     		mov	sp, r7
 1484              	.LCFI148:
 1485              		.cfi_def_cfa_register 13
 1486              		@ sp needed
 1487 0034 5DF8047B 		ldr	r7, [sp], #4
 1488              	.LCFI149:
 1489              		.cfi_restore 7
 1490              		.cfi_def_cfa_offset 0
 1491 0038 7047     		bx	lr
 1492              		.cfi_endproc
 1493              	.LFE575:
 1495              		.section	.text.LL_RCC_SetLPTIMClockSource,"ax",%progbits
 1496              		.align	1
 1497              		.syntax unified
 1498              		.thumb
 1499              		.thumb_func
 1501              	LL_RCC_SetLPTIMClockSource:
 1502              	.LFB576:
2546:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 89


2547:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2548:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure LPTIMx clock source
2549:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        LPTIMxSEL     LL_RCC_SetLPTIMClockSource
2550:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  LPTIMxSource This parameter can be one of the following values:
2551:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1
2552:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI
2553:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI
2554:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE
2555:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_PCLK1
2556:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSI
2557:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_HSI
2558:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSE
2559:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2560:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2561:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetLPTIMClockSource(uint32_t LPTIMxSource)
2562:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1503              		.loc 3 2562 1
 1504              		.cfi_startproc
 1505              		@ args = 0, pretend = 0, frame = 8
 1506              		@ frame_needed = 1, uses_anonymous_args = 0
 1507              		@ link register save eliminated.
 1508 0000 80B4     		push	{r7}
 1509              	.LCFI150:
 1510              		.cfi_def_cfa_offset 4
 1511              		.cfi_offset 7, -4
 1512 0002 83B0     		sub	sp, sp, #12
 1513              	.LCFI151:
 1514              		.cfi_def_cfa_offset 16
 1515 0004 00AF     		add	r7, sp, #0
 1516              	.LCFI152:
 1517              		.cfi_def_cfa_register 7
 1518 0006 7860     		str	r0, [r7, #4]
2563:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 1519              		.loc 3 2563 3
 1520 0008 4FF0B043 		mov	r3, #1476395008
 1521 000c D3F88820 		ldr	r2, [r3, #136]
 1522 0010 7B68     		ldr	r3, [r7, #4]
 1523 0012 1B0C     		lsrs	r3, r3, #16
 1524 0014 1B04     		lsls	r3, r3, #16
 1525 0016 DB43     		mvns	r3, r3
 1526 0018 1A40     		ands	r2, r2, r3
 1527 001a 7B68     		ldr	r3, [r7, #4]
 1528 001c 1B04     		lsls	r3, r3, #16
 1529 001e 4FF0B041 		mov	r1, #1476395008
 1530 0022 1343     		orrs	r3, r3, r2
 1531 0024 C1F88830 		str	r3, [r1, #136]
2564:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1532              		.loc 3 2564 1
 1533 0028 00BF     		nop
 1534 002a 0C37     		adds	r7, r7, #12
 1535              	.LCFI153:
 1536              		.cfi_def_cfa_offset 4
 1537 002c BD46     		mov	sp, r7
 1538              	.LCFI154:
 1539              		.cfi_def_cfa_register 13
 1540              		@ sp needed
 1541 002e 5DF8047B 		ldr	r7, [sp], #4
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 90


 1542              	.LCFI155:
 1543              		.cfi_restore 7
 1544              		.cfi_def_cfa_offset 0
 1545 0032 7047     		bx	lr
 1546              		.cfi_endproc
 1547              	.LFE576:
 1549              		.section	.text.LL_RCC_SetSAIClockSource,"ax",%progbits
 1550              		.align	1
 1551              		.syntax unified
 1552              		.thumb
 1553              		.thumb_func
 1555              	LL_RCC_SetSAIClockSource:
 1556              	.LFB577:
2565:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2566:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
2567:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2568:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure SAIx clock source
2569:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        SAI1SEL       LL_RCC_SetSAIClockSource
2570:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  SAIxSource This parameter can be one of the following values:
2571:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLLSAI1
2572:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL
2573:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_HSI
2574:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PIN
2575:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2576:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2577:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSAIClockSource(uint32_t SAIxSource)
2578:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1557              		.loc 3 2578 1
 1558              		.cfi_startproc
 1559              		@ args = 0, pretend = 0, frame = 8
 1560              		@ frame_needed = 1, uses_anonymous_args = 0
 1561              		@ link register save eliminated.
 1562 0000 80B4     		push	{r7}
 1563              	.LCFI156:
 1564              		.cfi_def_cfa_offset 4
 1565              		.cfi_offset 7, -4
 1566 0002 83B0     		sub	sp, sp, #12
 1567              	.LCFI157:
 1568              		.cfi_def_cfa_offset 16
 1569 0004 00AF     		add	r7, sp, #0
 1570              	.LCFI158:
 1571              		.cfi_def_cfa_register 7
 1572 0006 7860     		str	r0, [r7, #4]
2579:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 1573              		.loc 3 2579 3
 1574 0008 4FF0B043 		mov	r3, #1476395008
 1575 000c D3F88830 		ldr	r3, [r3, #136]
 1576 0010 23F44002 		bic	r2, r3, #12582912
 1577 0014 4FF0B041 		mov	r1, #1476395008
 1578 0018 7B68     		ldr	r3, [r7, #4]
 1579 001a 1343     		orrs	r3, r3, r2
 1580 001c C1F88830 		str	r3, [r1, #136]
2580:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1581              		.loc 3 2580 1
 1582 0020 00BF     		nop
 1583 0022 0C37     		adds	r7, r7, #12
 1584              	.LCFI159:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 91


 1585              		.cfi_def_cfa_offset 4
 1586 0024 BD46     		mov	sp, r7
 1587              	.LCFI160:
 1588              		.cfi_def_cfa_register 13
 1589              		@ sp needed
 1590 0026 5DF8047B 		ldr	r7, [sp], #4
 1591              	.LCFI161:
 1592              		.cfi_restore 7
 1593              		.cfi_def_cfa_offset 0
 1594 002a 7047     		bx	lr
 1595              		.cfi_endproc
 1596              	.LFE577:
 1598              		.section	.text.LL_RCC_SetRNGClockSource,"ax",%progbits
 1599              		.align	1
 1600              		.syntax unified
 1601              		.thumb
 1602              		.thumb_func
 1604              	LL_RCC_SetRNGClockSource:
 1605              	.LFB578:
2581:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
2582:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2583:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2584:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure RNG clock source
2585:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note In case of CLK48 clock selected, it must be configured first thanks to LL_RCC_SetCLK48Clo
2586:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        RNGSEL      LL_RCC_SetRNGClockSource
2587:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  RNGxSource This parameter can be one of the following values:
2588:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_CLK48
2589:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_LSI
2590:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_LSE
2591:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2592:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2593:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRNGClockSource(uint32_t RNGxSource)
2594:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1606              		.loc 3 2594 1
 1607              		.cfi_startproc
 1608              		@ args = 0, pretend = 0, frame = 8
 1609              		@ frame_needed = 1, uses_anonymous_args = 0
 1610              		@ link register save eliminated.
 1611 0000 80B4     		push	{r7}
 1612              	.LCFI162:
 1613              		.cfi_def_cfa_offset 4
 1614              		.cfi_offset 7, -4
 1615 0002 83B0     		sub	sp, sp, #12
 1616              	.LCFI163:
 1617              		.cfi_def_cfa_offset 16
 1618 0004 00AF     		add	r7, sp, #0
 1619              	.LCFI164:
 1620              		.cfi_def_cfa_register 7
 1621 0006 7860     		str	r0, [r7, #4]
2595:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 1622              		.loc 3 2595 3
 1623 0008 4FF0B043 		mov	r3, #1476395008
 1624 000c D3F88830 		ldr	r3, [r3, #136]
 1625 0010 23F04042 		bic	r2, r3, #-1073741824
 1626 0014 4FF0B041 		mov	r1, #1476395008
 1627 0018 7B68     		ldr	r3, [r7, #4]
 1628 001a 1343     		orrs	r3, r3, r2
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 92


 1629 001c C1F88830 		str	r3, [r1, #136]
2596:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1630              		.loc 3 2596 1
 1631 0020 00BF     		nop
 1632 0022 0C37     		adds	r7, r7, #12
 1633              	.LCFI165:
 1634              		.cfi_def_cfa_offset 4
 1635 0024 BD46     		mov	sp, r7
 1636              	.LCFI166:
 1637              		.cfi_def_cfa_register 13
 1638              		@ sp needed
 1639 0026 5DF8047B 		ldr	r7, [sp], #4
 1640              	.LCFI167:
 1641              		.cfi_restore 7
 1642              		.cfi_def_cfa_offset 0
 1643 002a 7047     		bx	lr
 1644              		.cfi_endproc
 1645              	.LFE578:
 1647              		.section	.text.LL_RCC_SetCLK48ClockSource,"ax",%progbits
 1648              		.align	1
 1649              		.syntax unified
 1650              		.thumb
 1651              		.thumb_func
 1653              	LL_RCC_SetCLK48ClockSource:
 1654              	.LFB579:
2597:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2598:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2599:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure CLK48 clock source
2600:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_SetCLK48ClockSource
2601:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  CLK48xSource This parameter can be one of the following values:
2602:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE_HSI48 (*)
2603:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE_PLLSAI1 (*)
2604:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE_PLL
2605:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE_MSI
2606:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note   (*) Value not defined for all devices
2607:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2608:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2609:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetCLK48ClockSource(uint32_t CLK48xSource)
2610:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1655              		.loc 3 2610 1
 1656              		.cfi_startproc
 1657              		@ args = 0, pretend = 0, frame = 8
 1658              		@ frame_needed = 1, uses_anonymous_args = 0
 1659              		@ link register save eliminated.
 1660 0000 80B4     		push	{r7}
 1661              	.LCFI168:
 1662              		.cfi_def_cfa_offset 4
 1663              		.cfi_offset 7, -4
 1664 0002 83B0     		sub	sp, sp, #12
 1665              	.LCFI169:
 1666              		.cfi_def_cfa_offset 16
 1667 0004 00AF     		add	r7, sp, #0
 1668              	.LCFI170:
 1669              		.cfi_def_cfa_register 7
 1670 0006 7860     		str	r0, [r7, #4]
2611:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 1671              		.loc 3 2611 3
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 93


 1672 0008 4FF0B043 		mov	r3, #1476395008
 1673 000c D3F88830 		ldr	r3, [r3, #136]
 1674 0010 23F04062 		bic	r2, r3, #201326592
 1675 0014 4FF0B041 		mov	r1, #1476395008
 1676 0018 7B68     		ldr	r3, [r7, #4]
 1677 001a 1343     		orrs	r3, r3, r2
 1678 001c C1F88830 		str	r3, [r1, #136]
2612:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1679              		.loc 3 2612 1
 1680 0020 00BF     		nop
 1681 0022 0C37     		adds	r7, r7, #12
 1682              	.LCFI171:
 1683              		.cfi_def_cfa_offset 4
 1684 0024 BD46     		mov	sp, r7
 1685              	.LCFI172:
 1686              		.cfi_def_cfa_register 13
 1687              		@ sp needed
 1688 0026 5DF8047B 		ldr	r7, [sp], #4
 1689              	.LCFI173:
 1690              		.cfi_restore 7
 1691              		.cfi_def_cfa_offset 0
 1692 002a 7047     		bx	lr
 1693              		.cfi_endproc
 1694              	.LFE579:
 1696              		.section	.text.LL_RCC_SetUSBClockSource,"ax",%progbits
 1697              		.align	1
 1698              		.syntax unified
 1699              		.thumb
 1700              		.thumb_func
 1702              	LL_RCC_SetUSBClockSource:
 1703              	.LFB580:
2613:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2614:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(USB)
2615:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2616:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure USB clock source
2617:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_SetUSBClockSource
2618:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  USBxSource This parameter can be one of the following values:
2619:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_HSI48
2620:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLLSAI1
2621:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL
2622:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_MSI
2623:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2624:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2625:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSBClockSource(uint32_t USBxSource)
2626:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1704              		.loc 3 2626 1
 1705              		.cfi_startproc
 1706              		@ args = 0, pretend = 0, frame = 8
 1707              		@ frame_needed = 1, uses_anonymous_args = 0
 1708 0000 80B5     		push	{r7, lr}
 1709              	.LCFI174:
 1710              		.cfi_def_cfa_offset 8
 1711              		.cfi_offset 7, -8
 1712              		.cfi_offset 14, -4
 1713 0002 82B0     		sub	sp, sp, #8
 1714              	.LCFI175:
 1715              		.cfi_def_cfa_offset 16
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 94


 1716 0004 00AF     		add	r7, sp, #0
 1717              	.LCFI176:
 1718              		.cfi_def_cfa_register 7
 1719 0006 7860     		str	r0, [r7, #4]
2627:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   LL_RCC_SetCLK48ClockSource(USBxSource);
 1720              		.loc 3 2627 3
 1721 0008 7868     		ldr	r0, [r7, #4]
 1722 000a FFF7FEFF 		bl	LL_RCC_SetCLK48ClockSource
2628:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1723              		.loc 3 2628 1
 1724 000e 00BF     		nop
 1725 0010 0837     		adds	r7, r7, #8
 1726              	.LCFI177:
 1727              		.cfi_def_cfa_offset 8
 1728 0012 BD46     		mov	sp, r7
 1729              	.LCFI178:
 1730              		.cfi_def_cfa_register 13
 1731              		@ sp needed
 1732 0014 80BD     		pop	{r7, pc}
 1733              		.cfi_endproc
 1734              	.LFE580:
 1736              		.section	.text.LL_RCC_SetADCClockSource,"ax",%progbits
 1737              		.align	1
 1738              		.syntax unified
 1739              		.thumb
 1740              		.thumb_func
 1742              	LL_RCC_SetADCClockSource:
 1743              	.LFB582:
2629:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* USB */
2630:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2631:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2632:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure RNG clock source
2633:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note Allow to configure the overall RNG Clock source, if CLK48 is selected as RNG
2634:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****           Clock source, the CLK48xSource has to be configured
2635:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        RNGSEL      LL_RCC_ConfigRNGClockSource
2636:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL    LL_RCC_ConfigRNGClockSource
2637:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  RNGxSource This parameter can be one of the following values:
2638:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_CLK48
2639:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_LSI
2640:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_LSE
2641:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  CLK48xSource This parameter can be one of the following values:
2642:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE_HSI48 (*)
2643:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE_PLLSAI1 (*)
2644:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE_PLL
2645:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE_MSI
2646:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note   (*) Value not defined for all devices
2647:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2648:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2649:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ConfigRNGClockSource(uint32_t RNGxSource, uint32_t CLK48xSource)
2650:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2651:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   if (RNGxSource == LL_RCC_RNG_CLKSOURCE_CLK48)
2652:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   {
2653:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****     LL_RCC_SetCLK48ClockSource(CLK48xSource);
2654:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   }
2655:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   LL_RCC_SetRNGClockSource(RNGxSource);
2656:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2657:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 95


2658:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2659:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2660:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure ADC clock source
2661:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        ADCSEL        LL_RCC_SetADCClockSource
2662:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  ADCxSource This parameter can be one of the following values:
2663:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_NONE
2664:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_PLLSAI1 (*)
2665:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_PLL
2666:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_SYSCLK
2667:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_HSI (*)
2668:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note   (*) Value not defined for all devices
2669:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2670:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2671:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
2672:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1744              		.loc 3 2672 1
 1745              		.cfi_startproc
 1746              		@ args = 0, pretend = 0, frame = 8
 1747              		@ frame_needed = 1, uses_anonymous_args = 0
 1748              		@ link register save eliminated.
 1749 0000 80B4     		push	{r7}
 1750              	.LCFI179:
 1751              		.cfi_def_cfa_offset 4
 1752              		.cfi_offset 7, -4
 1753 0002 83B0     		sub	sp, sp, #12
 1754              	.LCFI180:
 1755              		.cfi_def_cfa_offset 16
 1756 0004 00AF     		add	r7, sp, #0
 1757              	.LCFI181:
 1758              		.cfi_def_cfa_register 7
 1759 0006 7860     		str	r0, [r7, #4]
2673:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 1760              		.loc 3 2673 3
 1761 0008 4FF0B043 		mov	r3, #1476395008
 1762 000c D3F88830 		ldr	r3, [r3, #136]
 1763 0010 23F04052 		bic	r2, r3, #805306368
 1764 0014 4FF0B041 		mov	r1, #1476395008
 1765 0018 7B68     		ldr	r3, [r7, #4]
 1766 001a 1343     		orrs	r3, r3, r2
 1767 001c C1F88830 		str	r3, [r1, #136]
2674:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1768              		.loc 3 2674 1
 1769 0020 00BF     		nop
 1770 0022 0C37     		adds	r7, r7, #12
 1771              	.LCFI182:
 1772              		.cfi_def_cfa_offset 4
 1773 0024 BD46     		mov	sp, r7
 1774              	.LCFI183:
 1775              		.cfi_def_cfa_register 13
 1776              		@ sp needed
 1777 0026 5DF8047B 		ldr	r7, [sp], #4
 1778              	.LCFI184:
 1779              		.cfi_restore 7
 1780              		.cfi_def_cfa_offset 0
 1781 002a 7047     		bx	lr
 1782              		.cfi_endproc
 1783              	.LFE582:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 96


 1785              		.section	.text.LL_RCC_GetUSARTClockSource,"ax",%progbits
 1786              		.align	1
 1787              		.syntax unified
 1788              		.thumb
 1789              		.thumb_func
 1791              	LL_RCC_GetUSARTClockSource:
 1792              	.LFB583:
2675:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2676:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2677:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2678:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get USARTx clock source
2679:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        USART1SEL     LL_RCC_GetUSARTClockSource
2680:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  USARTx This parameter can be one of the following values:
2681:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE
2682:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2683:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK2
2684:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK
2685:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSI
2686:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE
2687:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2688:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
2689:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1793              		.loc 3 2689 1
 1794              		.cfi_startproc
 1795              		@ args = 0, pretend = 0, frame = 8
 1796              		@ frame_needed = 1, uses_anonymous_args = 0
 1797              		@ link register save eliminated.
 1798 0000 80B4     		push	{r7}
 1799              	.LCFI185:
 1800              		.cfi_def_cfa_offset 4
 1801              		.cfi_offset 7, -4
 1802 0002 83B0     		sub	sp, sp, #12
 1803              	.LCFI186:
 1804              		.cfi_def_cfa_offset 16
 1805 0004 00AF     		add	r7, sp, #0
 1806              	.LCFI187:
 1807              		.cfi_def_cfa_register 7
 1808 0006 7860     		str	r0, [r7, #4]
2690:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 1809              		.loc 3 2690 21
 1810 0008 4FF0B043 		mov	r3, #1476395008
 1811 000c D3F88820 		ldr	r2, [r3, #136]
 1812              		.loc 3 2690 10
 1813 0010 7B68     		ldr	r3, [r7, #4]
 1814 0012 1340     		ands	r3, r3, r2
2691:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1815              		.loc 3 2691 1
 1816 0014 1846     		mov	r0, r3
 1817 0016 0C37     		adds	r7, r7, #12
 1818              	.LCFI188:
 1819              		.cfi_def_cfa_offset 4
 1820 0018 BD46     		mov	sp, r7
 1821              	.LCFI189:
 1822              		.cfi_def_cfa_register 13
 1823              		@ sp needed
 1824 001a 5DF8047B 		ldr	r7, [sp], #4
 1825              	.LCFI190:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 97


 1826              		.cfi_restore 7
 1827              		.cfi_def_cfa_offset 0
 1828 001e 7047     		bx	lr
 1829              		.cfi_endproc
 1830              	.LFE583:
 1832              		.section	.text.LL_RCC_GetLPUARTClockSource,"ax",%progbits
 1833              		.align	1
 1834              		.syntax unified
 1835              		.thumb
 1836              		.thumb_func
 1838              	LL_RCC_GetLPUARTClockSource:
 1839              	.LFB584:
2692:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2693:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(LPUART1)
2694:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2695:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get LPUARTx clock source
2696:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        LPUART1SEL    LL_RCC_GetLPUARTClockSource
2697:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  LPUARTx This parameter can be one of the following values:
2698:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE
2699:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2700:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_PCLK1
2701:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_SYSCLK
2702:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI
2703:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE
2704:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2705:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetLPUARTClockSource(uint32_t LPUARTx)
2706:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1840              		.loc 3 2706 1
 1841              		.cfi_startproc
 1842              		@ args = 0, pretend = 0, frame = 8
 1843              		@ frame_needed = 1, uses_anonymous_args = 0
 1844              		@ link register save eliminated.
 1845 0000 80B4     		push	{r7}
 1846              	.LCFI191:
 1847              		.cfi_def_cfa_offset 4
 1848              		.cfi_offset 7, -4
 1849 0002 83B0     		sub	sp, sp, #12
 1850              	.LCFI192:
 1851              		.cfi_def_cfa_offset 16
 1852 0004 00AF     		add	r7, sp, #0
 1853              	.LCFI193:
 1854              		.cfi_def_cfa_register 7
 1855 0006 7860     		str	r0, [r7, #4]
2707:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 1856              		.loc 3 2707 21
 1857 0008 4FF0B043 		mov	r3, #1476395008
 1858 000c D3F88820 		ldr	r2, [r3, #136]
 1859              		.loc 3 2707 10
 1860 0010 7B68     		ldr	r3, [r7, #4]
 1861 0012 1340     		ands	r3, r3, r2
2708:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1862              		.loc 3 2708 1
 1863 0014 1846     		mov	r0, r3
 1864 0016 0C37     		adds	r7, r7, #12
 1865              	.LCFI194:
 1866              		.cfi_def_cfa_offset 4
 1867 0018 BD46     		mov	sp, r7
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 98


 1868              	.LCFI195:
 1869              		.cfi_def_cfa_register 13
 1870              		@ sp needed
 1871 001a 5DF8047B 		ldr	r7, [sp], #4
 1872              	.LCFI196:
 1873              		.cfi_restore 7
 1874              		.cfi_def_cfa_offset 0
 1875 001e 7047     		bx	lr
 1876              		.cfi_endproc
 1877              	.LFE584:
 1879              		.section	.text.LL_RCC_GetI2CClockSource,"ax",%progbits
 1880              		.align	1
 1881              		.syntax unified
 1882              		.thumb
 1883              		.thumb_func
 1885              	LL_RCC_GetI2CClockSource:
 1886              	.LFB585:
2709:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* LPUART1 */
2710:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2711:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2712:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get I2Cx clock source
2713:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        I2CxSEL       LL_RCC_GetI2CClockSource
2714:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  I2Cx This parameter can be one of the following values:
2715:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE
2716:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE
2717:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2718:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_PCLK1
2719:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK
2720:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI
2721:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_PCLK1 (*)
2722:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_SYSCLK (*)
2723:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_HSI (*)
2724:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note   (*) Value not defined for all devices
2725:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2726:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetI2CClockSource(uint32_t I2Cx)
2727:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1887              		.loc 3 2727 1
 1888              		.cfi_startproc
 1889              		@ args = 0, pretend = 0, frame = 8
 1890              		@ frame_needed = 1, uses_anonymous_args = 0
 1891              		@ link register save eliminated.
 1892 0000 80B4     		push	{r7}
 1893              	.LCFI197:
 1894              		.cfi_def_cfa_offset 4
 1895              		.cfi_offset 7, -4
 1896 0002 83B0     		sub	sp, sp, #12
 1897              	.LCFI198:
 1898              		.cfi_def_cfa_offset 16
 1899 0004 00AF     		add	r7, sp, #0
 1900              	.LCFI199:
 1901              		.cfi_def_cfa_register 7
 1902 0006 7860     		str	r0, [r7, #4]
2728:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)((READ_BIT(RCC->CCIPR, I2Cx) >> 4) | (I2Cx << 4));
 1903              		.loc 3 2728 22
 1904 0008 4FF0B043 		mov	r3, #1476395008
 1905 000c D3F88820 		ldr	r2, [r3, #136]
 1906 0010 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 99


 1907 0012 1340     		ands	r3, r3, r2
 1908              		.loc 3 2728 49
 1909 0014 1A09     		lsrs	r2, r3, #4
 1910              		.loc 3 2728 63
 1911 0016 7B68     		ldr	r3, [r7, #4]
 1912 0018 1B01     		lsls	r3, r3, #4
 1913              		.loc 3 2728 10
 1914 001a 1343     		orrs	r3, r3, r2
2729:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1915              		.loc 3 2729 1
 1916 001c 1846     		mov	r0, r3
 1917 001e 0C37     		adds	r7, r7, #12
 1918              	.LCFI200:
 1919              		.cfi_def_cfa_offset 4
 1920 0020 BD46     		mov	sp, r7
 1921              	.LCFI201:
 1922              		.cfi_def_cfa_register 13
 1923              		@ sp needed
 1924 0022 5DF8047B 		ldr	r7, [sp], #4
 1925              	.LCFI202:
 1926              		.cfi_restore 7
 1927              		.cfi_def_cfa_offset 0
 1928 0026 7047     		bx	lr
 1929              		.cfi_endproc
 1930              	.LFE585:
 1932              		.section	.text.LL_RCC_GetLPTIMClockSource,"ax",%progbits
 1933              		.align	1
 1934              		.syntax unified
 1935              		.thumb
 1936              		.thumb_func
 1938              	LL_RCC_GetLPTIMClockSource:
 1939              	.LFB586:
2730:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2731:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2732:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get LPTIMx clock source
2733:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        LPTIMxSEL     LL_RCC_GetLPTIMClockSource
2734:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  LPTIMx This parameter can be one of the following values:
2735:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE
2736:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE
2737:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2738:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1
2739:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI
2740:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI
2741:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE
2742:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_PCLK1
2743:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSI
2744:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_HSI
2745:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSE
2746:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2747:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetLPTIMClockSource(uint32_t LPTIMx)
2748:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1940              		.loc 3 2748 1
 1941              		.cfi_startproc
 1942              		@ args = 0, pretend = 0, frame = 8
 1943              		@ frame_needed = 1, uses_anonymous_args = 0
 1944              		@ link register save eliminated.
 1945 0000 80B4     		push	{r7}
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 100


 1946              	.LCFI203:
 1947              		.cfi_def_cfa_offset 4
 1948              		.cfi_offset 7, -4
 1949 0002 83B0     		sub	sp, sp, #12
 1950              	.LCFI204:
 1951              		.cfi_def_cfa_offset 16
 1952 0004 00AF     		add	r7, sp, #0
 1953              	.LCFI205:
 1954              		.cfi_def_cfa_register 7
 1955 0006 7860     		str	r0, [r7, #4]
2749:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)((READ_BIT(RCC->CCIPR, LPTIMx) >> 16) | LPTIMx);
 1956              		.loc 3 2749 22
 1957 0008 4FF0B043 		mov	r3, #1476395008
 1958 000c D3F88820 		ldr	r2, [r3, #136]
 1959 0010 7B68     		ldr	r3, [r7, #4]
 1960 0012 1340     		ands	r3, r3, r2
 1961              		.loc 3 2749 51
 1962 0014 1A0C     		lsrs	r2, r3, #16
 1963              		.loc 3 2749 10
 1964 0016 7B68     		ldr	r3, [r7, #4]
 1965 0018 1343     		orrs	r3, r3, r2
2750:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 1966              		.loc 3 2750 1
 1967 001a 1846     		mov	r0, r3
 1968 001c 0C37     		adds	r7, r7, #12
 1969              	.LCFI206:
 1970              		.cfi_def_cfa_offset 4
 1971 001e BD46     		mov	sp, r7
 1972              	.LCFI207:
 1973              		.cfi_def_cfa_register 13
 1974              		@ sp needed
 1975 0020 5DF8047B 		ldr	r7, [sp], #4
 1976              	.LCFI208:
 1977              		.cfi_restore 7
 1978              		.cfi_def_cfa_offset 0
 1979 0024 7047     		bx	lr
 1980              		.cfi_endproc
 1981              	.LFE586:
 1983              		.section	.text.LL_RCC_GetSAIClockSource,"ax",%progbits
 1984              		.align	1
 1985              		.syntax unified
 1986              		.thumb
 1987              		.thumb_func
 1989              	LL_RCC_GetSAIClockSource:
 1990              	.LFB587:
2751:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2752:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
2753:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2754:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get SAIx clock source
2755:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        SAI1SEL       LL_RCC_GetSAIClockSource
2756:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  SAIx This parameter can be one of the following values:
2757:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE
2758:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2759:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLLSAI1
2760:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL
2761:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_HSI
2762:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PIN
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 101


2763:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2764:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSAIClockSource(uint32_t SAIx)
2765:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 1991              		.loc 3 2765 1
 1992              		.cfi_startproc
 1993              		@ args = 0, pretend = 0, frame = 8
 1994              		@ frame_needed = 1, uses_anonymous_args = 0
 1995              		@ link register save eliminated.
 1996 0000 80B4     		push	{r7}
 1997              	.LCFI209:
 1998              		.cfi_def_cfa_offset 4
 1999              		.cfi_offset 7, -4
 2000 0002 83B0     		sub	sp, sp, #12
 2001              	.LCFI210:
 2002              		.cfi_def_cfa_offset 16
 2003 0004 00AF     		add	r7, sp, #0
 2004              	.LCFI211:
 2005              		.cfi_def_cfa_register 7
 2006 0006 7860     		str	r0, [r7, #4]
2766:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, SAIx));
 2007              		.loc 3 2766 21
 2008 0008 4FF0B043 		mov	r3, #1476395008
 2009 000c D3F88820 		ldr	r2, [r3, #136]
 2010              		.loc 3 2766 10
 2011 0010 7B68     		ldr	r3, [r7, #4]
 2012 0012 1340     		ands	r3, r3, r2
2767:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 2013              		.loc 3 2767 1
 2014 0014 1846     		mov	r0, r3
 2015 0016 0C37     		adds	r7, r7, #12
 2016              	.LCFI212:
 2017              		.cfi_def_cfa_offset 4
 2018 0018 BD46     		mov	sp, r7
 2019              	.LCFI213:
 2020              		.cfi_def_cfa_register 13
 2021              		@ sp needed
 2022 001a 5DF8047B 		ldr	r7, [sp], #4
 2023              	.LCFI214:
 2024              		.cfi_restore 7
 2025              		.cfi_def_cfa_offset 0
 2026 001e 7047     		bx	lr
 2027              		.cfi_endproc
 2028              	.LFE587:
 2030              		.section	.text.LL_RCC_GetRNGClockSource,"ax",%progbits
 2031              		.align	1
 2032              		.syntax unified
 2033              		.thumb
 2034              		.thumb_func
 2036              	LL_RCC_GetRNGClockSource:
 2037              	.LFB588:
2768:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
2769:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2770:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2771:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get RNGx clock source
2772:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        RNGSEL      LL_RCC_GetRNGClockSource
2773:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  RNGx This parameter can be one of the following values:
2774:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 102


2775:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2776:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_CLK48
2777:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_LSI
2778:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_LSE
2779:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2780:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRNGClockSource(uint32_t RNGx)
2781:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 2038              		.loc 3 2781 1
 2039              		.cfi_startproc
 2040              		@ args = 0, pretend = 0, frame = 8
 2041              		@ frame_needed = 1, uses_anonymous_args = 0
 2042              		@ link register save eliminated.
 2043 0000 80B4     		push	{r7}
 2044              	.LCFI215:
 2045              		.cfi_def_cfa_offset 4
 2046              		.cfi_offset 7, -4
 2047 0002 83B0     		sub	sp, sp, #12
 2048              	.LCFI216:
 2049              		.cfi_def_cfa_offset 16
 2050 0004 00AF     		add	r7, sp, #0
 2051              	.LCFI217:
 2052              		.cfi_def_cfa_register 7
 2053 0006 7860     		str	r0, [r7, #4]
2782:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, RNGx));
 2054              		.loc 3 2782 21
 2055 0008 4FF0B043 		mov	r3, #1476395008
 2056 000c D3F88820 		ldr	r2, [r3, #136]
 2057              		.loc 3 2782 10
 2058 0010 7B68     		ldr	r3, [r7, #4]
 2059 0012 1340     		ands	r3, r3, r2
2783:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 2060              		.loc 3 2783 1
 2061 0014 1846     		mov	r0, r3
 2062 0016 0C37     		adds	r7, r7, #12
 2063              	.LCFI218:
 2064              		.cfi_def_cfa_offset 4
 2065 0018 BD46     		mov	sp, r7
 2066              	.LCFI219:
 2067              		.cfi_def_cfa_register 13
 2068              		@ sp needed
 2069 001a 5DF8047B 		ldr	r7, [sp], #4
 2070              	.LCFI220:
 2071              		.cfi_restore 7
 2072              		.cfi_def_cfa_offset 0
 2073 001e 7047     		bx	lr
 2074              		.cfi_endproc
 2075              	.LFE588:
 2077              		.section	.text.LL_RCC_GetCLK48ClockSource,"ax",%progbits
 2078              		.align	1
 2079              		.syntax unified
 2080              		.thumb
 2081              		.thumb_func
 2083              	LL_RCC_GetCLK48ClockSource:
 2084              	.LFB589:
2784:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2785:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2786:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get CLK48x clock source
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 103


2787:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_GetCLK48ClockSource
2788:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  CLK48x This parameter can be one of the following values:
2789:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE
2790:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2791:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE_HSI48 (*)
2792:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE_PLLSAI1 (*)
2793:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE_PLL
2794:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_CLK48_CLKSOURCE_MSI
2795:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note   (*) Value not defined for all devices
2796:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2797:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetCLK48ClockSource(uint32_t CLK48x)
2798:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 2085              		.loc 3 2798 1
 2086              		.cfi_startproc
 2087              		@ args = 0, pretend = 0, frame = 8
 2088              		@ frame_needed = 1, uses_anonymous_args = 0
 2089              		@ link register save eliminated.
 2090 0000 80B4     		push	{r7}
 2091              	.LCFI221:
 2092              		.cfi_def_cfa_offset 4
 2093              		.cfi_offset 7, -4
 2094 0002 83B0     		sub	sp, sp, #12
 2095              	.LCFI222:
 2096              		.cfi_def_cfa_offset 16
 2097 0004 00AF     		add	r7, sp, #0
 2098              	.LCFI223:
 2099              		.cfi_def_cfa_register 7
 2100 0006 7860     		str	r0, [r7, #4]
2799:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, CLK48x));
 2101              		.loc 3 2799 21
 2102 0008 4FF0B043 		mov	r3, #1476395008
 2103 000c D3F88820 		ldr	r2, [r3, #136]
 2104              		.loc 3 2799 10
 2105 0010 7B68     		ldr	r3, [r7, #4]
 2106 0012 1340     		ands	r3, r3, r2
2800:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 2107              		.loc 3 2800 1
 2108 0014 1846     		mov	r0, r3
 2109 0016 0C37     		adds	r7, r7, #12
 2110              	.LCFI224:
 2111              		.cfi_def_cfa_offset 4
 2112 0018 BD46     		mov	sp, r7
 2113              	.LCFI225:
 2114              		.cfi_def_cfa_register 13
 2115              		@ sp needed
 2116 001a 5DF8047B 		ldr	r7, [sp], #4
 2117              	.LCFI226:
 2118              		.cfi_restore 7
 2119              		.cfi_def_cfa_offset 0
 2120 001e 7047     		bx	lr
 2121              		.cfi_endproc
 2122              	.LFE589:
 2124              		.section	.text.LL_RCC_GetUSBClockSource,"ax",%progbits
 2125              		.align	1
 2126              		.syntax unified
 2127              		.thumb
 2128              		.thumb_func
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 104


 2130              	LL_RCC_GetUSBClockSource:
 2131              	.LFB590:
2801:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2802:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(USB)
2803:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2804:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get USBx clock source
2805:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_GetUSBClockSource
2806:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  USBx This parameter can be one of the following values:
2807:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE
2808:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2809:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_HSI48
2810:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLLSAI1
2811:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL
2812:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_MSI
2813:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2814:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx)
2815:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 2132              		.loc 3 2815 1
 2133              		.cfi_startproc
 2134              		@ args = 0, pretend = 0, frame = 8
 2135              		@ frame_needed = 1, uses_anonymous_args = 0
 2136 0000 80B5     		push	{r7, lr}
 2137              	.LCFI227:
 2138              		.cfi_def_cfa_offset 8
 2139              		.cfi_offset 7, -8
 2140              		.cfi_offset 14, -4
 2141 0002 82B0     		sub	sp, sp, #8
 2142              	.LCFI228:
 2143              		.cfi_def_cfa_offset 16
 2144 0004 00AF     		add	r7, sp, #0
 2145              	.LCFI229:
 2146              		.cfi_def_cfa_register 7
 2147 0006 7860     		str	r0, [r7, #4]
2816:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return LL_RCC_GetCLK48ClockSource(USBx);
 2148              		.loc 3 2816 10
 2149 0008 7868     		ldr	r0, [r7, #4]
 2150 000a FFF7FEFF 		bl	LL_RCC_GetCLK48ClockSource
 2151 000e 0346     		mov	r3, r0
2817:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 2152              		.loc 3 2817 1
 2153 0010 1846     		mov	r0, r3
 2154 0012 0837     		adds	r7, r7, #8
 2155              	.LCFI230:
 2156              		.cfi_def_cfa_offset 8
 2157 0014 BD46     		mov	sp, r7
 2158              	.LCFI231:
 2159              		.cfi_def_cfa_register 13
 2160              		@ sp needed
 2161 0016 80BD     		pop	{r7, pc}
 2162              		.cfi_endproc
 2163              	.LFE590:
 2165              		.section	.text.LL_RCC_GetADCClockSource,"ax",%progbits
 2166              		.align	1
 2167              		.syntax unified
 2168              		.thumb
 2169              		.thumb_func
 2171              	LL_RCC_GetADCClockSource:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 105


 2172              	.LFB591:
2818:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* USB */
2819:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2820:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2821:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get ADCx clock source
2822:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CCIPR        ADCSEL        LL_RCC_GetADCClockSource
2823:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  ADCx This parameter can be one of the following values:
2824:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE
2825:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2826:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_NONE
2827:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_PLLSAI1 (*)
2828:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_PLL
2829:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_SYSCLK
2830:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_HSI (*)
2831:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note   (*) Value not defined for all devices
2832:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2833:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx)
2834:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 2173              		.loc 3 2834 1
 2174              		.cfi_startproc
 2175              		@ args = 0, pretend = 0, frame = 8
 2176              		@ frame_needed = 1, uses_anonymous_args = 0
 2177              		@ link register save eliminated.
 2178 0000 80B4     		push	{r7}
 2179              	.LCFI232:
 2180              		.cfi_def_cfa_offset 4
 2181              		.cfi_offset 7, -4
 2182 0002 83B0     		sub	sp, sp, #12
 2183              	.LCFI233:
 2184              		.cfi_def_cfa_offset 16
 2185 0004 00AF     		add	r7, sp, #0
 2186              	.LCFI234:
 2187              		.cfi_def_cfa_register 7
 2188 0006 7860     		str	r0, [r7, #4]
2835:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, ADCx));
 2189              		.loc 3 2835 21
 2190 0008 4FF0B043 		mov	r3, #1476395008
 2191 000c D3F88820 		ldr	r2, [r3, #136]
 2192              		.loc 3 2835 10
 2193 0010 7B68     		ldr	r3, [r7, #4]
 2194 0012 1340     		ands	r3, r3, r2
2836:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 2195              		.loc 3 2836 1
 2196 0014 1846     		mov	r0, r3
 2197 0016 0C37     		adds	r7, r7, #12
 2198              	.LCFI235:
 2199              		.cfi_def_cfa_offset 4
 2200 0018 BD46     		mov	sp, r7
 2201              	.LCFI236:
 2202              		.cfi_def_cfa_register 13
 2203              		@ sp needed
 2204 001a 5DF8047B 		ldr	r7, [sp], #4
 2205              	.LCFI237:
 2206              		.cfi_restore 7
 2207              		.cfi_def_cfa_offset 0
 2208 001e 7047     		bx	lr
 2209              		.cfi_endproc
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 106


 2210              	.LFE591:
 2212              		.section	.text.LL_RCC_SetRTCClockSource,"ax",%progbits
 2213              		.align	1
 2214              		.syntax unified
 2215              		.thumb
 2216              		.thumb_func
 2218              	LL_RCC_SetRTCClockSource:
 2219              	.LFB592:
2837:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2838:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2839:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
2840:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2841:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2842:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_RTC RTC
2843:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
2844:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2845:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2846:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2847:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Set RTC Clock Source
2848:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note Once the RTC clock source has been selected, it cannot be changed anymore unless
2849:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       the Backup domain is reset, or unless a failure is detected on LSE (LSECSSD is
2850:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       set). The BDRST bit can be used to reset them.
2851:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         RTCSEL        LL_RCC_SetRTCClockSource
2852:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2853:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
2854:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
2855:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
2856:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
2857:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2858:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2859:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
2860:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 2220              		.loc 3 2860 1
 2221              		.cfi_startproc
 2222              		@ args = 0, pretend = 0, frame = 8
 2223              		@ frame_needed = 1, uses_anonymous_args = 0
 2224              		@ link register save eliminated.
 2225 0000 80B4     		push	{r7}
 2226              	.LCFI238:
 2227              		.cfi_def_cfa_offset 4
 2228              		.cfi_offset 7, -4
 2229 0002 83B0     		sub	sp, sp, #12
 2230              	.LCFI239:
 2231              		.cfi_def_cfa_offset 16
 2232 0004 00AF     		add	r7, sp, #0
 2233              	.LCFI240:
 2234              		.cfi_def_cfa_register 7
 2235 0006 7860     		str	r0, [r7, #4]
2861:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 2236              		.loc 3 2861 3
 2237 0008 4FF0B043 		mov	r3, #1476395008
 2238 000c D3F89030 		ldr	r3, [r3, #144]
 2239 0010 23F44072 		bic	r2, r3, #768
 2240 0014 4FF0B041 		mov	r1, #1476395008
 2241 0018 7B68     		ldr	r3, [r7, #4]
 2242 001a 1343     		orrs	r3, r3, r2
 2243 001c C1F89030 		str	r3, [r1, #144]
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 107


2862:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 2244              		.loc 3 2862 1
 2245 0020 00BF     		nop
 2246 0022 0C37     		adds	r7, r7, #12
 2247              	.LCFI241:
 2248              		.cfi_def_cfa_offset 4
 2249 0024 BD46     		mov	sp, r7
 2250              	.LCFI242:
 2251              		.cfi_def_cfa_register 13
 2252              		@ sp needed
 2253 0026 5DF8047B 		ldr	r7, [sp], #4
 2254              	.LCFI243:
 2255              		.cfi_restore 7
 2256              		.cfi_def_cfa_offset 0
 2257 002a 7047     		bx	lr
 2258              		.cfi_endproc
 2259              	.LFE592:
 2261              		.section	.text.LL_RCC_GetRTCClockSource,"ax",%progbits
 2262              		.align	1
 2263              		.syntax unified
 2264              		.thumb
 2265              		.thumb_func
 2267              	LL_RCC_GetRTCClockSource:
 2268              	.LFB593:
2863:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2864:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2865:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get RTC Clock Source
2866:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         RTCSEL        LL_RCC_GetRTCClockSource
2867:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2868:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
2869:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
2870:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
2871:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
2872:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2873:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void)
2874:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 2269              		.loc 3 2874 1
 2270              		.cfi_startproc
 2271              		@ args = 0, pretend = 0, frame = 0
 2272              		@ frame_needed = 1, uses_anonymous_args = 0
 2273              		@ link register save eliminated.
 2274 0000 80B4     		push	{r7}
 2275              	.LCFI244:
 2276              		.cfi_def_cfa_offset 4
 2277              		.cfi_offset 7, -4
 2278 0002 00AF     		add	r7, sp, #0
 2279              	.LCFI245:
 2280              		.cfi_def_cfa_register 7
2875:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 2281              		.loc 3 2875 21
 2282 0004 4FF0B043 		mov	r3, #1476395008
 2283 0008 D3F89030 		ldr	r3, [r3, #144]
 2284              		.loc 3 2875 10
 2285 000c 03F44073 		and	r3, r3, #768
2876:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 2286              		.loc 3 2876 1
 2287 0010 1846     		mov	r0, r3
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 108


 2288 0012 BD46     		mov	sp, r7
 2289              	.LCFI246:
 2290              		.cfi_def_cfa_register 13
 2291              		@ sp needed
 2292 0014 5DF8047B 		ldr	r7, [sp], #4
 2293              	.LCFI247:
 2294              		.cfi_restore 7
 2295              		.cfi_def_cfa_offset 0
 2296 0018 7047     		bx	lr
 2297              		.cfi_endproc
 2298              	.LFE593:
 2300              		.section	.text.LL_RCC_ForceBackupDomainReset,"ax",%progbits
 2301              		.align	1
 2302              		.syntax unified
 2303              		.thumb
 2304              		.thumb_func
 2306              	LL_RCC_ForceBackupDomainReset:
 2307              	.LFB597:
2877:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2878:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2879:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable RTC
2880:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
2881:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2882:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2883:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_EnableRTC(void)
2884:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2885:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
2886:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2887:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2888:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2889:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable RTC
2890:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_DisableRTC
2891:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2892:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2893:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_DisableRTC(void)
2894:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2895:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
2896:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2897:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2898:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2899:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if RTC has been enabled or not
2900:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_IsEnabledRTC
2901:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2902:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2903:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(void)
2904:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2905:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_RTCEN) == (RCC_BDCR_RTCEN)) ? 1UL : 0UL);
2906:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2907:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2908:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2909:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Force the Backup domain reset
2910:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
2911:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2912:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2913:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
2914:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 2308              		.loc 3 2914 1
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 109


 2309              		.cfi_startproc
 2310              		@ args = 0, pretend = 0, frame = 0
 2311              		@ frame_needed = 1, uses_anonymous_args = 0
 2312              		@ link register save eliminated.
 2313 0000 80B4     		push	{r7}
 2314              	.LCFI248:
 2315              		.cfi_def_cfa_offset 4
 2316              		.cfi_offset 7, -4
 2317 0002 00AF     		add	r7, sp, #0
 2318              	.LCFI249:
 2319              		.cfi_def_cfa_register 7
2915:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 2320              		.loc 3 2915 3
 2321 0004 4FF0B043 		mov	r3, #1476395008
 2322 0008 D3F89030 		ldr	r3, [r3, #144]
 2323 000c 4FF0B042 		mov	r2, #1476395008
 2324 0010 43F48033 		orr	r3, r3, #65536
 2325 0014 C2F89030 		str	r3, [r2, #144]
2916:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 2326              		.loc 3 2916 1
 2327 0018 00BF     		nop
 2328 001a BD46     		mov	sp, r7
 2329              	.LCFI250:
 2330              		.cfi_def_cfa_register 13
 2331              		@ sp needed
 2332 001c 5DF8047B 		ldr	r7, [sp], #4
 2333              	.LCFI251:
 2334              		.cfi_restore 7
 2335              		.cfi_def_cfa_offset 0
 2336 0020 7047     		bx	lr
 2337              		.cfi_endproc
 2338              	.LFE597:
 2340              		.section	.text.LL_RCC_ReleaseBackupDomainReset,"ax",%progbits
 2341              		.align	1
 2342              		.syntax unified
 2343              		.thumb
 2344              		.thumb_func
 2346              	LL_RCC_ReleaseBackupDomainReset:
 2347              	.LFB598:
2917:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2918:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2919:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Release the Backup domain reset
2920:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
2921:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2922:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2923:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
2924:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 2348              		.loc 3 2924 1
 2349              		.cfi_startproc
 2350              		@ args = 0, pretend = 0, frame = 0
 2351              		@ frame_needed = 1, uses_anonymous_args = 0
 2352              		@ link register save eliminated.
 2353 0000 80B4     		push	{r7}
 2354              	.LCFI252:
 2355              		.cfi_def_cfa_offset 4
 2356              		.cfi_offset 7, -4
 2357 0002 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 110


 2358              	.LCFI253:
 2359              		.cfi_def_cfa_register 7
2925:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 2360              		.loc 3 2925 3
 2361 0004 4FF0B043 		mov	r3, #1476395008
 2362 0008 D3F89030 		ldr	r3, [r3, #144]
 2363 000c 4FF0B042 		mov	r2, #1476395008
 2364 0010 23F48033 		bic	r3, r3, #65536
 2365 0014 C2F89030 		str	r3, [r2, #144]
2926:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 2366              		.loc 3 2926 1
 2367 0018 00BF     		nop
 2368 001a BD46     		mov	sp, r7
 2369              	.LCFI254:
 2370              		.cfi_def_cfa_register 13
 2371              		@ sp needed
 2372 001c 5DF8047B 		ldr	r7, [sp], #4
 2373              	.LCFI255:
 2374              		.cfi_restore 7
 2375              		.cfi_def_cfa_offset 0
 2376 0020 7047     		bx	lr
 2377              		.cfi_endproc
 2378              	.LFE598:
 2380              		.section	.text.LL_RCC_PLL_IsReady,"ax",%progbits
 2381              		.align	1
 2382              		.syntax unified
 2383              		.thumb
 2384              		.thumb_func
 2386              	LL_RCC_PLL_IsReady:
 2387              	.LFB601:
2927:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2928:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2929:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
2930:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2931:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2932:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2933:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_PLL PLL
2934:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
2935:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2936:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2937:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2938:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable PLL
2939:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
2940:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2941:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2942:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Enable(void)
2943:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2944:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_PLLON);
2945:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2946:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2947:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2948:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable PLL
2949:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note Cannot be disabled if the PLL clock is used as the system clock
2950:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
2951:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2952:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2953:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Disable(void)
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 111


2954:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
2955:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
2956:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
2957:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2958:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2959:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if PLL Ready
2960:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
2961:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2962:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2963:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
2964:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 2388              		.loc 3 2964 1
 2389              		.cfi_startproc
 2390              		@ args = 0, pretend = 0, frame = 0
 2391              		@ frame_needed = 1, uses_anonymous_args = 0
 2392              		@ link register save eliminated.
 2393 0000 80B4     		push	{r7}
 2394              	.LCFI256:
 2395              		.cfi_def_cfa_offset 4
 2396              		.cfi_offset 7, -4
 2397 0002 00AF     		add	r7, sp, #0
 2398              	.LCFI257:
 2399              		.cfi_def_cfa_register 7
2965:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 2400              		.loc 3 2965 12
 2401 0004 4FF0B043 		mov	r3, #1476395008
 2402 0008 1B68     		ldr	r3, [r3]
 2403 000a 03F00073 		and	r3, r3, #33554432
 2404              		.loc 3 2965 71
 2405 000e B3F1007F 		cmp	r3, #33554432
 2406 0012 01D1     		bne	.L103
 2407              		.loc 3 2965 71 is_stmt 0 discriminator 1
 2408 0014 0123     		movs	r3, #1
 2409              		.loc 3 2965 71
 2410 0016 00E0     		b	.L105
 2411              	.L103:
 2412              		.loc 3 2965 71 discriminator 2
 2413 0018 0023     		movs	r3, #0
 2414              	.L105:
2966:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 2415              		.loc 3 2966 1 is_stmt 1
 2416 001a 1846     		mov	r0, r3
 2417 001c BD46     		mov	sp, r7
 2418              	.LCFI258:
 2419              		.cfi_def_cfa_register 13
 2420              		@ sp needed
 2421 001e 5DF8047B 		ldr	r7, [sp], #4
 2422              	.LCFI259:
 2423              		.cfi_restore 7
 2424              		.cfi_def_cfa_offset 0
 2425 0022 7047     		bx	lr
 2426              		.cfi_endproc
 2427              	.LFE601:
 2429              		.section	.text.LL_RCC_PLL_GetN,"ax",%progbits
 2430              		.align	1
 2431              		.syntax unified
 2432              		.thumb
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 112


 2433              		.thumb_func
 2435              	LL_RCC_PLL_GetN:
 2436              	.LFB606:
2967:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
2968:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
2969:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure PLL used for SYSCLK Domain
2970:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL is disabled
2971:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       PLLSAI1 are disabled
2972:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLLN/PLLR can be written only when PLL is disabled
2973:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_SYS\n
2974:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_SYS\n
2975:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_SYS\n
2976:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLR          LL_RCC_PLL_ConfigDomain_SYS
2977:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2978:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
2979:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
2980:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
2981:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
2982:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
2983:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
2984:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
2985:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
2986:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
2987:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
2988:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
2989:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
2990:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
2991:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLN Between 6 and 127
2992:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLR This parameter can be one of the following values:
2993:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
2994:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
2995:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
2996:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_8
2997:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
2998:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
2999:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uin
3000:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3001:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
3002:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****              Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
3003:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3004:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3005:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
3006:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3007:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure PLL used for SAI domain clock
3008:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL is disabled
3009:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       PLLSAI1 are disabled
3010:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLLN/PLLP can be written only when PLL is disabled
3011:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_SAI\n
3012:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_SAI\n
3013:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_SAI\n
3014:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLP          LL_RCC_PLL_ConfigDomain_SAI
3015:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3016:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
3017:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
3018:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
3019:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
3020:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 113


3021:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
3022:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
3023:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
3024:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
3025:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
3026:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
3027:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
3028:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
3029:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLN Between 6 and 127
3030:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLP This parameter can be one of the following values:
3031:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
3032:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
3033:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
3034:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
3035:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
3036:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
3037:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
3038:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
3039:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
3040:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
3041:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
3042:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
3043:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
3044:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
3045:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
3046:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
3047:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
3048:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
3049:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
3050:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
3051:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
3052:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
3053:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
3054:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
3055:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
3056:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
3057:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
3058:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
3059:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
3060:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
3061:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_32
3062:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3063:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3064:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uin
3065:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3066:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
3067:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****              Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLP);
3068:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3069:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
3070:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3071:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3072:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure PLL used for ADC domain clock
3073:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL is disabled
3074:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       PLLSAI1 are disabled
3075:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLLN/PLLP can be written only when PLL is disabled
3076:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_ADC\n
3077:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_ADC\n
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 114


3078:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_ADC\n
3079:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLP          LL_RCC_PLL_ConfigDomain_ADC
3080:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3081:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
3082:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
3083:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
3084:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
3085:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
3086:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
3087:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
3088:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
3089:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
3090:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
3091:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
3092:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
3093:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
3094:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLN Between 6 and 127
3095:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLP This parameter can be one of the following values:
3096:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
3097:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
3098:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
3099:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
3100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
3101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
3102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
3103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
3104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
3105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
3106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
3107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
3108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
3109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
3110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
3111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
3112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
3113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
3114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
3115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
3116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
3117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
3118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
3119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
3120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
3121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
3122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
3123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
3124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
3125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
3126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_32
3127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_ADC(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uin
3130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
3132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****              Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLP);
3133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 115


3135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure PLL used for 48Mhz domain clock
3137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL is disabled
3138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       PLLSAI1 are disabled
3139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLLN/PLLQ can be written only when PLL is disabled
3140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note This  can be selected for USB, RNG
3141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_48M\n
3142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_48M\n
3143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_48M\n
3144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLQ          LL_RCC_PLL_ConfigDomain_48M
3145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
3147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
3148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
3149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
3150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
3151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
3152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
3153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
3154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
3155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
3156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
3157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
3158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
3159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLN Between 6 and 127
3160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLQ This parameter can be one of the following values:
3161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
3162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_3
3163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
3164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_5
3165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
3166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_7
3167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
3168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uin
3171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
3173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****              Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLQ);
3174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get Main PLL multiplication factor for VCO
3178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
3179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Between 6 and 127
3180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
3182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 2437              		.loc 3 3182 1
 2438              		.cfi_startproc
 2439              		@ args = 0, pretend = 0, frame = 0
 2440              		@ frame_needed = 1, uses_anonymous_args = 0
 2441              		@ link register save eliminated.
 2442 0000 80B4     		push	{r7}
 2443              	.LCFI260:
 2444              		.cfi_def_cfa_offset 4
 2445              		.cfi_offset 7, -4
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 116


 2446 0002 00AF     		add	r7, sp, #0
 2447              	.LCFI261:
 2448              		.cfi_def_cfa_register 7
3183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 2449              		.loc 3 3183 21
 2450 0004 4FF0B043 		mov	r3, #1476395008
 2451 0008 DB68     		ldr	r3, [r3, #12]
 2452              		.loc 3 3183 10
 2453 000a 1B0A     		lsrs	r3, r3, #8
 2454 000c 03F07F03 		and	r3, r3, #127
3184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 2455              		.loc 3 3184 1
 2456 0010 1846     		mov	r0, r3
 2457 0012 BD46     		mov	sp, r7
 2458              	.LCFI262:
 2459              		.cfi_def_cfa_register 13
 2460              		@ sp needed
 2461 0014 5DF8047B 		ldr	r7, [sp], #4
 2462              	.LCFI263:
 2463              		.cfi_restore 7
 2464              		.cfi_def_cfa_offset 0
 2465 0018 7047     		bx	lr
 2466              		.cfi_endproc
 2467              	.LFE606:
 2469              		.section	.text.LL_RCC_PLL_GetP,"ax",%progbits
 2470              		.align	1
 2471              		.syntax unified
 2472              		.thumb
 2473              		.thumb_func
 2475              	LL_RCC_PLL_GetP:
 2476              	.LFB607:
3185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get Main PLL division factor for PLLP
3188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note   used for PLLSAI1CLK (SAI1 clock)
3189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLP       LL_RCC_PLL_GetP
3190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
3192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
3193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
3194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
3195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
3196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
3197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
3198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
3199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
3200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
3201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
3202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
3203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
3204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
3205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
3206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
3207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
3208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
3209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
3210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 117


3211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
3212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
3213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
3214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
3215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
3216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
3217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
3218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
3219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
3220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
3221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_32
3222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
3224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 2477              		.loc 3 3224 1
 2478              		.cfi_startproc
 2479              		@ args = 0, pretend = 0, frame = 0
 2480              		@ frame_needed = 1, uses_anonymous_args = 0
 2481              		@ link register save eliminated.
 2482 0000 80B4     		push	{r7}
 2483              	.LCFI264:
 2484              		.cfi_def_cfa_offset 4
 2485              		.cfi_offset 7, -4
 2486 0002 00AF     		add	r7, sp, #0
 2487              	.LCFI265:
 2488              		.cfi_def_cfa_register 7
3225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 2489              		.loc 3 3225 21
 2490 0004 4FF0B043 		mov	r3, #1476395008
 2491 0008 DB68     		ldr	r3, [r3, #12]
 2492              		.loc 3 3225 10
 2493 000a 03F47813 		and	r3, r3, #4063232
3226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 2494              		.loc 3 3226 1
 2495 000e 1846     		mov	r0, r3
 2496 0010 BD46     		mov	sp, r7
 2497              	.LCFI266:
 2498              		.cfi_def_cfa_register 13
 2499              		@ sp needed
 2500 0012 5DF8047B 		ldr	r7, [sp], #4
 2501              	.LCFI267:
 2502              		.cfi_restore 7
 2503              		.cfi_def_cfa_offset 0
 2504 0016 7047     		bx	lr
 2505              		.cfi_endproc
 2506              	.LFE607:
 2508              		.section	.text.LL_RCC_PLL_GetQ,"ax",%progbits
 2509              		.align	1
 2510              		.syntax unified
 2511              		.thumb
 2512              		.thumb_func
 2514              	LL_RCC_PLL_GetQ:
 2515              	.LFB608:
3227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get Main PLL division factor for PLLQ
3230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note used for PLL48MCLK selected for USB, RNG (48 MHz clock)
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 118


3231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLQ          LL_RCC_PLL_GetQ
3232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
3234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_3
3235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
3236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_5
3237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
3238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_7
3239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
3240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetQ(void)
3242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 2516              		.loc 3 3242 1
 2517              		.cfi_startproc
 2518              		@ args = 0, pretend = 0, frame = 0
 2519              		@ frame_needed = 1, uses_anonymous_args = 0
 2520              		@ link register save eliminated.
 2521 0000 80B4     		push	{r7}
 2522              	.LCFI268:
 2523              		.cfi_def_cfa_offset 4
 2524              		.cfi_offset 7, -4
 2525 0002 00AF     		add	r7, sp, #0
 2526              	.LCFI269:
 2527              		.cfi_def_cfa_register 7
3243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ));
 2528              		.loc 3 3243 21
 2529 0004 4FF0B043 		mov	r3, #1476395008
 2530 0008 DB68     		ldr	r3, [r3, #12]
 2531              		.loc 3 3243 10
 2532 000a 03F06063 		and	r3, r3, #234881024
3244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 2533              		.loc 3 3244 1
 2534 000e 1846     		mov	r0, r3
 2535 0010 BD46     		mov	sp, r7
 2536              	.LCFI270:
 2537              		.cfi_def_cfa_register 13
 2538              		@ sp needed
 2539 0012 5DF8047B 		ldr	r7, [sp], #4
 2540              	.LCFI271:
 2541              		.cfi_restore 7
 2542              		.cfi_def_cfa_offset 0
 2543 0016 7047     		bx	lr
 2544              		.cfi_endproc
 2545              	.LFE608:
 2547              		.section	.text.LL_RCC_PLL_GetDivider,"ax",%progbits
 2548              		.align	1
 2549              		.syntax unified
 2550              		.thumb
 2551              		.thumb_func
 2553              	LL_RCC_PLL_GetDivider:
 2554              	.LFB610:
3245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get Main PLL division factor for PLLR
3248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note used for PLLCLK (system clock)
3249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLR          LL_RCC_PLL_GetR
3250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 119


3251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
3252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_3
3253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
3254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_5
3255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
3256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_7
3257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_8
3258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
3260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
3262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get Division factor for the main PLL and other PLL
3266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLM          LL_RCC_PLL_GetDivider
3267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
3269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
3270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
3271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
3272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
3273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
3274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
3275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
3276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
3278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 2555              		.loc 3 3278 1
 2556              		.cfi_startproc
 2557              		@ args = 0, pretend = 0, frame = 0
 2558              		@ frame_needed = 1, uses_anonymous_args = 0
 2559              		@ link register save eliminated.
 2560 0000 80B4     		push	{r7}
 2561              	.LCFI272:
 2562              		.cfi_def_cfa_offset 4
 2563              		.cfi_offset 7, -4
 2564 0002 00AF     		add	r7, sp, #0
 2565              	.LCFI273:
 2566              		.cfi_def_cfa_register 7
3279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 2567              		.loc 3 3279 21
 2568 0004 4FF0B043 		mov	r3, #1476395008
 2569 0008 DB68     		ldr	r3, [r3, #12]
 2570              		.loc 3 3279 10
 2571 000a 03F07003 		and	r3, r3, #112
3280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 2572              		.loc 3 3280 1
 2573 000e 1846     		mov	r0, r3
 2574 0010 BD46     		mov	sp, r7
 2575              	.LCFI274:
 2576              		.cfi_def_cfa_register 13
 2577              		@ sp needed
 2578 0012 5DF8047B 		ldr	r7, [sp], #4
 2579              	.LCFI275:
 2580              		.cfi_restore 7
 2581              		.cfi_def_cfa_offset 0
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 120


 2582 0016 7047     		bx	lr
 2583              		.cfi_endproc
 2584              	.LFE610:
 2586              		.section	.text.LL_RCC_PLLSAI1_Enable,"ax",%progbits
 2587              		.align	1
 2588              		.syntax unified
 2589              		.thumb
 2590              		.thumb_func
 2592              	LL_RCC_PLLSAI1_Enable:
 2593              	.LFB623:
3281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
3283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable PLL output mapped on SAI domain clock
3285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_EnableDomain_SAI
3286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_EnableDomain_SAI(void)
3289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN);
3291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable PLL output mapped on SAI domain clock
3295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note In order to save power, when the PLLCLK  of the PLL is
3296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       not used,  should be 0
3297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_DisableDomain_SAI
3298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_DisableDomain_SAI(void)
3301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN);
3303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
3305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if PLL output mapped on SAI domain clock is enabled
3308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_IsEnabledDomain_SAI
3309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsEnabledDomain_SAI(void)
3312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN) == (RCC_PLLCFGR_PLLPEN)) ? 1UL : 0UL);
3314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3315:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3316:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3317:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable PLL output mapped on ADC domain clock
3318:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_EnableDomain_ADC
3319:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3320:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3321:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_EnableDomain_ADC(void)
3322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3323:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN);
3324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3325:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3326:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3327:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable PLL output mapped on ADC domain clock
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 121


3328:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note In order to save power, when the PLLCLK  of the PLL is
3329:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       not used,  should be 0
3330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_DisableDomain_ADC
3331:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3333:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_DisableDomain_ADC(void)
3334:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3335:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN);
3336:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3337:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3338:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3339:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if PLL output mapped on ADC domain clock is enabled
3340:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_IsEnabledDomain_ADC
3341:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3342:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3343:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsEnabledDomain_ADC(void)
3344:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3345:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN) == (RCC_PLLCFGR_PLLPEN)) ? 1UL : 0UL);
3346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3347:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable PLL output mapped on 48MHz domain clock
3350:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLQEN        LL_RCC_PLL_EnableDomain_48M
3351:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3352:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3353:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_EnableDomain_48M(void)
3354:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3355:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN);
3356:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3357:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3358:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3359:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable PLL output mapped on 48MHz domain clock
3360:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note In order to save power, when the PLLCLK  of the PLL is
3361:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       not used,  should be 0
3362:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLQEN        LL_RCC_PLL_DisableDomain_48M
3363:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3364:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3365:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_DisableDomain_48M(void)
3366:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3367:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN);
3368:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3369:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3370:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3371:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if PLL output mapped on 48MHz domain clock is enabled
3372:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLQEN        LL_RCC_PLL_IsEnabledDomain_48M
3373:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3374:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3375:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsEnabledDomain_48M(void)
3376:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3377:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN) == (RCC_PLLCFGR_PLLQEN)) ? 1UL : 0UL);
3378:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3379:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3380:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable PLL output mapped on SYSCLK domain
3382:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
3383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3384:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 122


3385:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
3386:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3387:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
3388:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3389:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3390:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3391:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable PLL output mapped on SYSCLK domain
3392:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note Cannot be disabled if the PLL clock is used as the system clock
3393:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note In order to save power, when the PLLCLK  of the PLL is
3394:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       not used, Main PLL  should be 0
3395:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_DisableDomain_SYS
3396:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3397:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3398:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_DisableDomain_SYS(void)
3399:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3400:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
3401:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3402:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3403:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3404:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if PLL output mapped on SYSCLK domain clock is enabled
3405:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      RCC_PLLCFGR_PLLREN        LL_RCC_PLL_LL_RCC_PLL_IsEnabledDomain_SYSIsEnabl
3406:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3407:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3408:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsEnabledDomain_SYS(void)
3409:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3410:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN) == (RCC_PLLCFGR_PLLREN)) ? 1UL : 0UL);
3411:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3412:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3413:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3414:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
3415:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3416:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3417:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #if defined(SAI1)
3418:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_PLLSAI1 PLLSAI1
3419:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
3420:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3421:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3422:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3423:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable PLLSAI1
3424:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           PLLSAI1ON     LL_RCC_PLLSAI1_Enable
3425:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3426:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3427:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_Enable(void)
3428:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 2594              		.loc 3 3428 1
 2595              		.cfi_startproc
 2596              		@ args = 0, pretend = 0, frame = 0
 2597              		@ frame_needed = 1, uses_anonymous_args = 0
 2598              		@ link register save eliminated.
 2599 0000 80B4     		push	{r7}
 2600              	.LCFI276:
 2601              		.cfi_def_cfa_offset 4
 2602              		.cfi_offset 7, -4
 2603 0002 00AF     		add	r7, sp, #0
 2604              	.LCFI277:
 2605              		.cfi_def_cfa_register 7
3429:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 123


 2606              		.loc 3 3429 3
 2607 0004 4FF0B043 		mov	r3, #1476395008
 2608 0008 1B68     		ldr	r3, [r3]
 2609 000a 4FF0B042 		mov	r2, #1476395008
 2610 000e 43F08063 		orr	r3, r3, #67108864
 2611 0012 1360     		str	r3, [r2]
3430:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 2612              		.loc 3 3430 1
 2613 0014 00BF     		nop
 2614 0016 BD46     		mov	sp, r7
 2615              	.LCFI278:
 2616              		.cfi_def_cfa_register 13
 2617              		@ sp needed
 2618 0018 5DF8047B 		ldr	r7, [sp], #4
 2619              	.LCFI279:
 2620              		.cfi_restore 7
 2621              		.cfi_def_cfa_offset 0
 2622 001c 7047     		bx	lr
 2623              		.cfi_endproc
 2624              	.LFE623:
 2626              		.section	.text.LL_RCC_PLLSAI1_Disable,"ax",%progbits
 2627              		.align	1
 2628              		.syntax unified
 2629              		.thumb
 2630              		.thumb_func
 2632              	LL_RCC_PLLSAI1_Disable:
 2633              	.LFB624:
3431:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3432:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3433:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable PLLSAI1
3434:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           PLLSAI1ON     LL_RCC_PLLSAI1_Disable
3435:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3436:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3437:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_Disable(void)
3438:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 2634              		.loc 3 3438 1
 2635              		.cfi_startproc
 2636              		@ args = 0, pretend = 0, frame = 0
 2637              		@ frame_needed = 1, uses_anonymous_args = 0
 2638              		@ link register save eliminated.
 2639 0000 80B4     		push	{r7}
 2640              	.LCFI280:
 2641              		.cfi_def_cfa_offset 4
 2642              		.cfi_offset 7, -4
 2643 0002 00AF     		add	r7, sp, #0
 2644              	.LCFI281:
 2645              		.cfi_def_cfa_register 7
3439:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 2646              		.loc 3 3439 3
 2647 0004 4FF0B043 		mov	r3, #1476395008
 2648 0008 1B68     		ldr	r3, [r3]
 2649 000a 4FF0B042 		mov	r2, #1476395008
 2650 000e 23F08063 		bic	r3, r3, #67108864
 2651 0012 1360     		str	r3, [r2]
3440:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 2652              		.loc 3 3440 1
 2653 0014 00BF     		nop
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 124


 2654 0016 BD46     		mov	sp, r7
 2655              	.LCFI282:
 2656              		.cfi_def_cfa_register 13
 2657              		@ sp needed
 2658 0018 5DF8047B 		ldr	r7, [sp], #4
 2659              	.LCFI283:
 2660              		.cfi_restore 7
 2661              		.cfi_def_cfa_offset 0
 2662 001c 7047     		bx	lr
 2663              		.cfi_endproc
 2664              	.LFE624:
 2666              		.section	.text.LL_RCC_PLLSAI1_IsReady,"ax",%progbits
 2667              		.align	1
 2668              		.syntax unified
 2669              		.thumb
 2670              		.thumb_func
 2672              	LL_RCC_PLLSAI1_IsReady:
 2673              	.LFB625:
3441:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3442:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3443:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if PLLSAI1 Ready
3444:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CR           PLLSAI1RDY    LL_RCC_PLLSAI1_IsReady
3445:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3446:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3447:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI1_IsReady(void)
3448:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 2674              		.loc 3 3448 1
 2675              		.cfi_startproc
 2676              		@ args = 0, pretend = 0, frame = 0
 2677              		@ frame_needed = 1, uses_anonymous_args = 0
 2678              		@ link register save eliminated.
 2679 0000 80B4     		push	{r7}
 2680              	.LCFI284:
 2681              		.cfi_def_cfa_offset 4
 2682              		.cfi_offset 7, -4
 2683 0002 00AF     		add	r7, sp, #0
 2684              	.LCFI285:
 2685              		.cfi_def_cfa_register 7
3449:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 2686              		.loc 3 3449 12
 2687 0004 4FF0B043 		mov	r3, #1476395008
 2688 0008 1B68     		ldr	r3, [r3]
 2689 000a 03F00063 		and	r3, r3, #134217728
 2690              		.loc 3 3449 79
 2691 000e B3F1006F 		cmp	r3, #134217728
 2692 0012 01D1     		bne	.L117
 2693              		.loc 3 3449 79 is_stmt 0 discriminator 1
 2694 0014 0123     		movs	r3, #1
 2695              		.loc 3 3449 79
 2696 0016 00E0     		b	.L119
 2697              	.L117:
 2698              		.loc 3 3449 79 discriminator 2
 2699 0018 0023     		movs	r3, #0
 2700              	.L119:
3450:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 2701              		.loc 3 3450 1 is_stmt 1
 2702 001a 1846     		mov	r0, r3
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 125


 2703 001c BD46     		mov	sp, r7
 2704              	.LCFI286:
 2705              		.cfi_def_cfa_register 13
 2706              		@ sp needed
 2707 001e 5DF8047B 		ldr	r7, [sp], #4
 2708              	.LCFI287:
 2709              		.cfi_restore 7
 2710              		.cfi_def_cfa_offset 0
 2711 0022 7047     		bx	lr
 2712              		.cfi_endproc
 2713              	.LFE625:
 2715              		.section	.text.LL_RCC_PLLSAI1_GetN,"ax",%progbits
 2716              		.align	1
 2717              		.syntax unified
 2718              		.thumb
 2719              		.thumb_func
 2721              	LL_RCC_PLLSAI1_GetN:
 2722              	.LFB629:
3451:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3453:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure PLLSAI1 used for 48Mhz domain clock
3454:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL is disabled
3455:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       PLLSAI1 are disabled
3456:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLLN/PLLQ can be written only when PLLSAI1 is disabled
3457:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note This  can be selected for USB, RNG
3458:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLLSAI1_ConfigDomain_48M\n
3459:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLLSAI1_ConfigDomain_48M\n
3460:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLSAI1CFGR  PLLN      LL_RCC_PLLSAI1_ConfigDomain_48M\n
3461:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLSAI1CFGR  PLLQ      LL_RCC_PLLSAI1_ConfigDomain_48M
3462:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3463:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
3464:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
3465:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
3466:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
3467:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
3468:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
3469:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
3470:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
3471:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
3472:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
3473:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
3474:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
3475:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
3476:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLN Between 6 and 127
3477:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLQ This parameter can be one of the following values:
3478:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_2
3479:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_3
3480:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_4
3481:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_5
3482:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_6
3483:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_7
3484:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_8
3485:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3486:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3487:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN,
3488:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3489:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, Source | PLLM);
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 126


3490:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLN | RCC_PLLSAI1CFGR_PLLQ, (PLLN << RCC_PLLSAI1CFG
3491:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3492:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3493:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3494:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure PLLSAI1 used for SAI domain clock
3495:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL is disabled
3496:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       PLLSAI1 are disabled
3497:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLLN/PLLP can be written only when PLLSAI1 is disabled
3498:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note This  can be selected for SAI1 or SAI2 (*)
3499:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLLSAI1_ConfigDomain_SAI\n
3500:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLLSAI1_ConfigDomain_SAI\n
3501:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLSAI1CFGR  PLLN      LL_RCC_PLLSAI1_ConfigDomain_SAI\n
3502:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLSAI1CFGR  PLLP   LL_RCC_PLLSAI1_ConfigDomain_SAI
3503:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3504:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
3505:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
3506:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
3507:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
3508:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
3509:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
3510:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
3511:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
3512:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
3513:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
3514:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
3515:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
3516:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
3517:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLN Between 6 and 127
3518:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLP This parameter can be one of the following values:
3519:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_2
3520:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_3
3521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_4
3522:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_5
3523:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_6
3524:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_7
3525:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_8
3526:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_9
3527:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_10
3528:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_11
3529:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_12
3530:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_13
3531:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_14
3532:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_15
3533:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_16
3534:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_17
3535:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_18
3536:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_19
3537:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_20
3538:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_21
3539:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_22
3540:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_23
3541:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_24
3542:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_25
3543:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_26
3544:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_27
3545:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_28
3546:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_29
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 127


3547:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_30
3548:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_31
3549:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_32
3550:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3551:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3552:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN,
3553:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3554:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, Source | PLLM);
3555:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLN | RCC_PLLSAI1CFGR_PLLP,
3556:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****              (PLLN << RCC_PLLSAI1CFGR_PLLN_Pos) | PLLP);
3557:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3558:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3559:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3560:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure PLLSAI1 used for ADC domain clock
3561:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL is disabled
3562:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       PLLSAI1 are disabled
3563:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note PLLN/PLLR can be written only when PLLSAI1 is disabled
3564:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note This  can be selected for ADC
3565:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLLSAI1_ConfigDomain_ADC\n
3566:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLLSAI1_ConfigDomain_ADC\n
3567:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLSAI1CFGR  PLLN      LL_RCC_PLLSAI1_ConfigDomain_ADC\n
3568:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         PLLSAI1CFGR  PLLR      LL_RCC_PLLSAI1_ConfigDomain_ADC
3569:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3570:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
3571:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
3572:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
3573:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
3574:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
3575:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
3576:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
3577:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
3578:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
3579:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
3580:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
3581:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
3582:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
3583:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLN Between 6 and 127
3584:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param  PLLR This parameter can be one of the following values:
3585:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_2
3586:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_3
3587:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_4
3588:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_5
3589:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_6
3590:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_7
3591:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_8
3592:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3593:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3594:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_ConfigDomain_ADC(uint32_t Source, uint32_t PLLM, uint32_t PLLN,
3595:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3596:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, Source | PLLM);
3597:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLN | RCC_PLLSAI1CFGR_PLLR, (PLLN << RCC_PLLSAI1CFG
3598:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3599:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3600:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3601:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get SAI1PLL multiplication factor for VCO
3602:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLN      LL_RCC_PLLSAI1_GetN
3603:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Between 6 and 127
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 128


3604:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3605:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetN(void)
3606:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 2723              		.loc 3 3606 1
 2724              		.cfi_startproc
 2725              		@ args = 0, pretend = 0, frame = 0
 2726              		@ frame_needed = 1, uses_anonymous_args = 0
 2727              		@ link register save eliminated.
 2728 0000 80B4     		push	{r7}
 2729              	.LCFI288:
 2730              		.cfi_def_cfa_offset 4
 2731              		.cfi_offset 7, -4
 2732 0002 00AF     		add	r7, sp, #0
 2733              	.LCFI289:
 2734              		.cfi_def_cfa_register 7
3607:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLN) >> RCC_PLLSAI1CFGR_PLLN_Pos);
 2735              		.loc 3 3607 21
 2736 0004 4FF0B043 		mov	r3, #1476395008
 2737 0008 1B69     		ldr	r3, [r3, #16]
 2738              		.loc 3 3607 10
 2739 000a 1B0A     		lsrs	r3, r3, #8
 2740 000c 03F07F03 		and	r3, r3, #127
3608:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 2741              		.loc 3 3608 1
 2742 0010 1846     		mov	r0, r3
 2743 0012 BD46     		mov	sp, r7
 2744              	.LCFI290:
 2745              		.cfi_def_cfa_register 13
 2746              		@ sp needed
 2747 0014 5DF8047B 		ldr	r7, [sp], #4
 2748              	.LCFI291:
 2749              		.cfi_restore 7
 2750              		.cfi_def_cfa_offset 0
 2751 0018 7047     		bx	lr
 2752              		.cfi_endproc
 2753              	.LFE629:
 2755              		.section	.text.LL_RCC_PLLSAI1_GetP,"ax",%progbits
 2756              		.align	1
 2757              		.syntax unified
 2758              		.thumb
 2759              		.thumb_func
 2761              	LL_RCC_PLLSAI1_GetP:
 2762              	.LFB630:
3609:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3610:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3611:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get SAI1PLL division factor for PLLSAI1P
3612:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note used for PLLSAI1CLK (SAI1 or SAI2 (*) clock).
3613:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLP      LL_RCC_PLLSAI1_GetP
3614:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3615:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_2
3616:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_3
3617:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_4
3618:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_5
3619:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_6
3620:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_7
3621:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_8
3622:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_9
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 129


3623:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_10
3624:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_11
3625:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_12
3626:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_13
3627:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_14
3628:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_15
3629:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_16
3630:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_17
3631:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_18
3632:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_19
3633:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_20
3634:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_21
3635:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_22
3636:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_23
3637:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_24
3638:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_25
3639:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_26
3640:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_27
3641:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_28
3642:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_29
3643:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_30
3644:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_31
3645:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_32
3646:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3647:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetP(void)
3648:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 2763              		.loc 3 3648 1
 2764              		.cfi_startproc
 2765              		@ args = 0, pretend = 0, frame = 0
 2766              		@ frame_needed = 1, uses_anonymous_args = 0
 2767              		@ link register save eliminated.
 2768 0000 80B4     		push	{r7}
 2769              	.LCFI292:
 2770              		.cfi_def_cfa_offset 4
 2771              		.cfi_offset 7, -4
 2772 0002 00AF     		add	r7, sp, #0
 2773              	.LCFI293:
 2774              		.cfi_def_cfa_register 7
3649:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLP));
 2775              		.loc 3 3649 21
 2776 0004 4FF0B043 		mov	r3, #1476395008
 2777 0008 1B69     		ldr	r3, [r3, #16]
 2778              		.loc 3 3649 10
 2779 000a 03F47813 		and	r3, r3, #4063232
3650:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 2780              		.loc 3 3650 1
 2781 000e 1846     		mov	r0, r3
 2782 0010 BD46     		mov	sp, r7
 2783              	.LCFI294:
 2784              		.cfi_def_cfa_register 13
 2785              		@ sp needed
 2786 0012 5DF8047B 		ldr	r7, [sp], #4
 2787              	.LCFI295:
 2788              		.cfi_restore 7
 2789              		.cfi_def_cfa_offset 0
 2790 0016 7047     		bx	lr
 2791              		.cfi_endproc
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 130


 2792              	.LFE630:
 2794              		.section	.text.LL_RCC_PLLSAI1_GetQ,"ax",%progbits
 2795              		.align	1
 2796              		.syntax unified
 2797              		.thumb
 2798              		.thumb_func
 2800              	LL_RCC_PLLSAI1_GetQ:
 2801              	.LFB631:
3651:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3652:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3653:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get SAI1PLL division factor for PLLQ
3654:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note used PLL48M2CLK selected for USB, RNG (48 MHz clock)
3655:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLQ      LL_RCC_PLLSAI1_GetQ
3656:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3657:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_2
3658:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_3
3659:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_4
3660:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_5
3661:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_6
3662:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_7
3663:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_8
3664:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3665:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetQ(void)
3666:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 2802              		.loc 3 3666 1
 2803              		.cfi_startproc
 2804              		@ args = 0, pretend = 0, frame = 0
 2805              		@ frame_needed = 1, uses_anonymous_args = 0
 2806              		@ link register save eliminated.
 2807 0000 80B4     		push	{r7}
 2808              	.LCFI296:
 2809              		.cfi_def_cfa_offset 4
 2810              		.cfi_offset 7, -4
 2811 0002 00AF     		add	r7, sp, #0
 2812              	.LCFI297:
 2813              		.cfi_def_cfa_register 7
3667:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLQ));
 2814              		.loc 3 3667 21
 2815 0004 4FF0B043 		mov	r3, #1476395008
 2816 0008 1B69     		ldr	r3, [r3, #16]
 2817              		.loc 3 3667 10
 2818 000a 03F06063 		and	r3, r3, #234881024
3668:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 2819              		.loc 3 3668 1
 2820 000e 1846     		mov	r0, r3
 2821 0010 BD46     		mov	sp, r7
 2822              	.LCFI298:
 2823              		.cfi_def_cfa_register 13
 2824              		@ sp needed
 2825 0012 5DF8047B 		ldr	r7, [sp], #4
 2826              	.LCFI299:
 2827              		.cfi_restore 7
 2828              		.cfi_def_cfa_offset 0
 2829 0016 7047     		bx	lr
 2830              		.cfi_endproc
 2831              	.LFE631:
 2833              		.section	.text.LL_RCC_PLLSAI1_GetR,"ax",%progbits
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 131


 2834              		.align	1
 2835              		.syntax unified
 2836              		.thumb
 2837              		.thumb_func
 2839              	LL_RCC_PLLSAI1_GetR:
 2840              	.LFB632:
3669:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3670:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3671:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get PLLSAI1 division factor for PLLSAIR
3672:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note used for PLLADC1CLK (ADC clock)
3673:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLR      LL_RCC_PLLSAI1_GetR
3674:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3675:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_2
3676:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_3
3677:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_4
3678:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_5
3679:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_6
3680:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_7
3681:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_8
3682:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3683:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetR(void)
3684:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 2841              		.loc 3 3684 1
 2842              		.cfi_startproc
 2843              		@ args = 0, pretend = 0, frame = 0
 2844              		@ frame_needed = 1, uses_anonymous_args = 0
 2845              		@ link register save eliminated.
 2846 0000 80B4     		push	{r7}
 2847              	.LCFI300:
 2848              		.cfi_def_cfa_offset 4
 2849              		.cfi_offset 7, -4
 2850 0002 00AF     		add	r7, sp, #0
 2851              	.LCFI301:
 2852              		.cfi_def_cfa_register 7
3685:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLR));
 2853              		.loc 3 3685 21
 2854 0004 4FF0B043 		mov	r3, #1476395008
 2855 0008 1B69     		ldr	r3, [r3, #16]
 2856              		.loc 3 3685 10
 2857 000a 03F06043 		and	r3, r3, #-536870912
3686:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 2858              		.loc 3 3686 1
 2859 000e 1846     		mov	r0, r3
 2860 0010 BD46     		mov	sp, r7
 2861              	.LCFI302:
 2862              		.cfi_def_cfa_register 13
 2863              		@ sp needed
 2864 0012 5DF8047B 		ldr	r7, [sp], #4
 2865              	.LCFI303:
 2866              		.cfi_restore 7
 2867              		.cfi_def_cfa_offset 0
 2868 0016 7047     		bx	lr
 2869              		.cfi_endproc
 2870              	.LFE632:
 2872              		.section	.text.LL_RCC_PLL_GetMainSource,"ax",%progbits
 2873              		.align	1
 2874              		.syntax unified
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 132


 2875              		.thumb
 2876              		.thumb_func
 2878              	LL_RCC_PLL_GetMainSource:
 2879              	.LFB649:
3687:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3688:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3689:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3690:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable PLLSAI1 output mapped on SAI domain clock
3691:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLPEN    LL_RCC_PLLSAI1_EnableDomain_SAI
3692:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3693:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3694:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_EnableDomain_SAI(void)
3695:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3696:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLPEN);
3697:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3698:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3699:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3700:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable PLLSAI1 output mapped on SAI domain clock
3701:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note In order to save power, when  of the PLLSAI1 is
3702:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       not used, should be 0
3703:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLPEN    LL_RCC_PLLSAI1_DisableDomain_SAI
3704:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3705:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3706:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_DisableDomain_SAI(void)
3707:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3708:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLPEN);
3709:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3710:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3711:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3712:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if PLLSAI1 output mapped on SAI domain clock is enabled
3713:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLPEN        LL_RCC_PLLSAI1_IsEnabledDomain_SAI
3714:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3715:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3716:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI1_IsEnabledDomain_SAI(void)
3717:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3718:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLPEN) == (RCC_PLLSAI1CFGR_PLLPEN)) ? 1UL : 
3719:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3720:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3721:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3722:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable PLLSAI1 output mapped on 48MHz domain clock
3723:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLQEN    LL_RCC_PLLSAI1_EnableDomain_48M
3724:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3725:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3726:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_EnableDomain_48M(void)
3727:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3728:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLQEN);
3729:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3730:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3731:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3732:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable PLLSAI1 output mapped on 48MHz domain clock
3733:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note In order to save power, when  of the PLLSAI1 is
3734:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       not used, should be 0
3735:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLQEN    LL_RCC_PLLSAI1_DisableDomain_48M
3736:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3737:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3738:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_DisableDomain_48M(void)
3739:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 133


3740:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLQEN);
3741:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3742:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3743:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3744:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if PLLSAI1 output mapped on 48MHz domain clock is enabled
3745:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLQEN        LL_RCC_PLLSAI1_IsEnabledDomain_48M
3746:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3747:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3748:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI1_IsEnabledDomain_48M(void)
3749:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3750:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLQEN) == (RCC_PLLSAI1CFGR_PLLQEN)) ? 1UL : 
3751:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3752:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3753:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3754:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Enable PLLSAI1 output mapped on ADC domain clock
3755:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLREN    LL_RCC_PLLSAI1_EnableDomain_ADC
3756:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3757:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3758:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_EnableDomain_ADC(void)
3759:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3760:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLREN);
3761:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3762:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3763:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3764:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Disable PLLSAI1 output mapped on ADC domain clock
3765:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @note In order to save power, when  of the PLLSAI1 is
3766:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *       not used, Main PLLSAI1 should be 0
3767:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLREN    LL_RCC_PLLSAI1_DisableDomain_ADC
3768:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3769:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3770:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_DisableDomain_ADC(void)
3771:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3772:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   CLEAR_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLREN);
3773:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3774:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3775:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3776:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Check if PLLSAI1 output mapped on ADC domain clock is enabled
3777:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLREN        LL_RCC_PLLSAI1_IsEnabledDomain_ADC
3778:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3779:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3780:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI1_IsEnabledDomain_ADC(void)
3781:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3782:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLREN) == (RCC_PLLSAI1CFGR_PLLREN)) ? 1UL : 
3783:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3784:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** #endif /* SAI1 */
3785:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3786:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3787:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @}
3788:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3789:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3790:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3791:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3792:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_FLAG_Management FLAG Management
3793:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @{
3794:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3795:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3796:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 134


3797:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Clear LSI1 ready interrupt flag
3798:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CICR         LSI1RDYC       LL_RCC_ClearFlag_LSI1RDY
3799:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3800:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3801:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_LSI1RDY(void)
3802:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3803:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CICR, RCC_CICR_LSI1RDYC);
3804:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3805:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3806:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3807:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Clear LSI2 ready interrupt flag
3808:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CICR         LSI2RDYC       LL_RCC_ClearFlag_LSI2RDY
3809:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3810:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3811:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_LSI2RDY(void)
3812:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3813:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CICR, RCC_CICR_LSI2RDYC);
3814:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3815:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3816:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3817:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Clear LSE ready interrupt flag
3818:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CICR         LSERDYC       LL_RCC_ClearFlag_LSERDY
3819:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3820:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3821:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_LSERDY(void)
3822:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3823:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CICR, RCC_CICR_LSERDYC);
3824:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3825:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3826:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3827:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Clear MSI ready interrupt flag
3828:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CICR         MSIRDYC       LL_RCC_ClearFlag_MSIRDY
3829:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3830:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3831:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_MSIRDY(void)
3832:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3833:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CICR, RCC_CICR_MSIRDYC);
3834:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3835:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3836:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3837:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Clear HSI ready interrupt flag
3838:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CICR         HSIRDYC       LL_RCC_ClearFlag_HSIRDY
3839:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3840:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3841:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_HSIRDY(void)
3842:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3843:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CICR, RCC_CICR_HSIRDYC);
3844:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3845:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3846:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3847:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Clear HSE ready interrupt flag
3848:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll CICR         HSERDYC       LL_RCC_ClearFlag_HSERDY
3849:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3850:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3851:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_HSERDY(void)
3852:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3853:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   SET_BIT(RCC->CICR, RCC_CICR_HSERDYC);
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 135


3854:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3855:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3856:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3857:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Configure PLL clock source
3858:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_SetMainSource
3859:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @param PLLSource This parameter can be one of the following values:
3860:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
3861:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
3862:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
3863:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval None
3864:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3865:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_SetMainSource(uint32_t PLLSource)
3866:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
3867:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSource);
3868:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
3869:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** 
3870:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** /**
3871:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @brief  Get the oscillator used as PLL clock source.
3872:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_GetMainSource
3873:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3874:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
3875:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
3876:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
3877:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
3878:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   */
3879:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
3880:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** {
 2880              		.loc 3 3880 1
 2881              		.cfi_startproc
 2882              		@ args = 0, pretend = 0, frame = 0
 2883              		@ frame_needed = 1, uses_anonymous_args = 0
 2884              		@ link register save eliminated.
 2885 0000 80B4     		push	{r7}
 2886              	.LCFI304:
 2887              		.cfi_def_cfa_offset 4
 2888              		.cfi_offset 7, -4
 2889 0002 00AF     		add	r7, sp, #0
 2890              	.LCFI305:
 2891              		.cfi_def_cfa_register 7
3881:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 2892              		.loc 3 3881 21
 2893 0004 4FF0B043 		mov	r3, #1476395008
 2894 0008 DB68     		ldr	r3, [r3, #12]
 2895              		.loc 3 3881 10
 2896 000a 03F00303 		and	r3, r3, #3
3882:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h **** }
 2897              		.loc 3 3882 1
 2898 000e 1846     		mov	r0, r3
 2899 0010 BD46     		mov	sp, r7
 2900              	.LCFI306:
 2901              		.cfi_def_cfa_register 13
 2902              		@ sp needed
 2903 0012 5DF8047B 		ldr	r7, [sp], #4
 2904              	.LCFI307:
 2905              		.cfi_restore 7
 2906              		.cfi_def_cfa_offset 0
 2907 0016 7047     		bx	lr
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 136


 2908              		.cfi_endproc
 2909              	.LFE649:
 2911              		.section	.text.LL_AHB2_GRP1_EnableClock,"ax",%progbits
 2912              		.align	1
 2913              		.syntax unified
 2914              		.thumb
 2915              		.thumb_func
 2917              	LL_AHB2_GRP1_EnableClock:
 2918              	.LFB716:
 2919              		.file 4 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h"
   1:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
   2:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   ******************************************************************************
   3:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @file    stm32wbxx_ll_bus.h
   4:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @author  MCD Application Team
   5:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief   Header file of BUS LL module.
   6:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   ******************************************************************************
   7:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @attention
   8:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *
   9:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * All rights reserved.
  11:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *
  12:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * in the root directory of this software component.
  14:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *
  16:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   ******************************************************************************
  17:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   @verbatim
  18:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****                       ##### RCC Limitations #####
  19:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   ==============================================================================
  20:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****     [..]
  21:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****       A delay between an RCC peripheral clock enable and the effective peripheral
  22:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****       enabling should be taken into account in order to manage the peripheral read/write
  23:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****       from/to registers.
  24:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****       (+) This delay depends on the peripheral mapping.
  25:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  26:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
  27:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****     [..]
  28:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****       Workarounds:
  29:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  30:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****           inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
  31:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
  32:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   @endverbatim
  33:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   ******************************************************************************
  34:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
  35:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
  36:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  37:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #ifndef STM32WBxx_LL_BUS_H
  38:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define STM32WBxx_LL_BUS_H
  39:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
  40:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #ifdef __cplusplus
  41:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** extern "C" {
  42:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif
  43:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
  44:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/
  45:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #include "stm32wbxx.h"
  46:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
  47:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @addtogroup STM32WBxx_LL_Driver
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 137


  48:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
  49:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
  50:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
  51:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(RCC)
  52:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
  53:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL BUS
  54:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
  55:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
  56:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
  57:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /* Private types -------------------------------------------------------------*/
  58:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/
  59:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
  60:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/
  61:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
  62:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/
  63:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
  64:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/
  65:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
  66:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/
  67:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
  68:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
  69:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
  70:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
  71:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
  72:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
  73:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
  74:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
  75:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
  76:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA1           RCC_AHB1ENR_DMA1EN
  77:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(DMA2)
  78:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2           RCC_AHB1ENR_DMA2EN
  79:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif /* DMA2 */
  80:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMAMUX1        RCC_AHB1ENR_DMAMUX1EN
  81:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM1          RCC_AHB1SMENR_SRAM1SMEN
  82:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC            RCC_AHB1ENR_CRCEN
  83:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(TSC)
  84:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_TSC            RCC_AHB1ENR_TSCEN
  85:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif /* TSC */
  86:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
  87:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @}
  88:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
  89:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
  90:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB2_GRP1_PERIPH  AHB2 GRP1 PERIPH
  91:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
  92:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
  93:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
  94:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
  95:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOA          RCC_AHB2ENR_GPIOAEN
  96:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOB          RCC_AHB2ENR_GPIOBEN
  97:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOC          RCC_AHB2ENR_GPIOCEN
  98:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(GPIOD)
  99:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOD          RCC_AHB2ENR_GPIODEN
 100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif /* GPIOD */
 101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOE          RCC_AHB2ENR_GPIOEEN
 102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOH          RCC_AHB2ENR_GPIOHEN
 103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(ADC_SUPPORT_5_MSPS)
 104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ADC            RCC_AHB2ENR_ADCEN
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 138


 105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif /* ADC_SUPPORT_5_MSPS */
 106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(AES1)
 107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_AES1           RCC_AHB2ENR_AES1EN
 108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif /* AES1 */
 109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @}
 111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB3_GRP1_PERIPH  AHB3 GRP1 PERIPH
 114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
 115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
 117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(QUADSPI)
 118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_QUADSPI        RCC_AHB3ENR_QUADSPIEN
 119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif /* QUADSPI */
 120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_PKA            RCC_AHB3ENR_PKAEN
 121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_AES2           RCC_AHB3ENR_AES2EN
 122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_RNG            RCC_AHB3ENR_RNGEN
 123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_HSEM           RCC_AHB3ENR_HSEMEN
 124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_IPCC           RCC_AHB3ENR_IPCCEN
 125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_SRAM2          RCC_AHB3SMENR_SRAM2SMEN
 126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_FLASH          RCC_AHB3ENR_FLASHEN
 127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @}
 129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
 132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
 133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
 135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2           RCC_APB1ENR1_TIM2EN
 136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(LCD)
 137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LCD            RCC_APB1ENR1_LCDEN
 138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif /* LCD */
 139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_RTCAPB         RCC_APB1ENR1_RTCAPBEN
 140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG           RCC_APB1ENR1_WWDGEN
 141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(SPI2)
 142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2           RCC_APB1ENR1_SPI2EN
 143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif /* SPI2 */
 144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1           RCC_APB1ENR1_I2C1EN
 145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(I2C3)
 146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C3           RCC_APB1ENR1_I2C3EN
 147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif /* I2C3 */
 148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(CRS)
 149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CRS            RCC_APB1ENR1_CRSEN
 150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif /* CRS */
 151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(USB)
 152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USB            RCC_APB1ENR1_USBEN
 153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif /* USB */
 154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LPTIM1         RCC_APB1ENR1_LPTIM1EN
 155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @}
 157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP2_PERIPH  APB1 GRP2 PERIPH
 161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 139


 162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_ALL            (0xFFFFFFFFU)
 164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(LPUART1)
 166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_LPUART1        RCC_APB1ENR2_LPUART1EN
 167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif /* LPUART1 */
 168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_LPTIM2         RCC_APB1ENR2_LPTIM2EN
 169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @}
 171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
 174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
 175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
 177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(ADC_SUPPORT_2_5_MSPS)
 179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ADC            RCC_APB2ENR_ADCEN
 180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif /* ADC_SUPPORT_2_5_MSPS */
 181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM1           RCC_APB2ENR_TIM1EN
 182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI1           RCC_APB2ENR_SPI1EN
 183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART1         RCC_APB2ENR_USART1EN
 184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(TIM16)
 185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM16          RCC_APB2ENR_TIM16EN
 186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif /* TIM16 */
 187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(TIM17)
 188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM17          RCC_APB2ENR_TIM17EN
 189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif /* TIM17 */
 190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(SAI1)
 191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SAI1           RCC_APB2ENR_SAI1EN
 192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif /* SAI1 */
 193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @}
 195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB3_GRP1_PERIPH  APB3 GRP1 PERIPH
 198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
 199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB3_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
 201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_APB3_GRP1_PERIPH_RF             RCC_APB3RSTR_RFRST
 202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @}
 204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_AHB1_GRP1_PERIPH  C2 AHB1 GRP1 PERIPH
 208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
 209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB1_GRP1_PERIPH_DMA1         RCC_C2AHB1ENR_DMA1EN
 211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(DMA2)
 212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB1_GRP1_PERIPH_DMA2         RCC_C2AHB1ENR_DMA2EN
 213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif /* DMA2 */
 214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB1_GRP1_PERIPH_DMAMUX1      RCC_C2AHB1ENR_DMAMUX1EN
 215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB1_GRP1_PERIPH_SRAM1        RCC_C2AHB1ENR_SRAM1EN
 216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB1_GRP1_PERIPH_CRC          RCC_C2AHB1ENR_CRCEN
 217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(TSC)
 218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB1_GRP1_PERIPH_TSC          RCC_C2AHB1ENR_TSCEN
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 140


 219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif /* TSC */
 220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @}
 222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_AHB2_GRP1_PERIPH  C2 AHB2 GRP1 PERIPH
 226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
 227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_GPIOA        RCC_C2AHB2ENR_GPIOAEN
 229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_GPIOB        RCC_C2AHB2ENR_GPIOBEN
 230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_GPIOC        RCC_C2AHB2ENR_GPIOCEN
 231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(GPIOD)
 232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_GPIOD        RCC_C2AHB2ENR_GPIODEN
 233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif /* GPIOD */
 234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_GPIOE        RCC_C2AHB2ENR_GPIOEEN
 235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_GPIOH        RCC_C2AHB2ENR_GPIOHEN
 236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(ADC_SUPPORT_5_MSPS)
 237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_ADC          RCC_C2AHB2ENR_ADCEN
 238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif /* ADC_SUPPORT_5_MSPS */
 239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(AES1)
 240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_AES1         RCC_C2AHB2ENR_AES1EN
 241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif /* AES1 */
 242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @}
 244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_AHB3_GRP1_PERIPH  C2 AHB3 GRP1 PERIPH
 248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
 249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_PKA          RCC_C2AHB3ENR_PKAEN
 251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_AES2         RCC_C2AHB3ENR_AES2EN
 252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_RNG          RCC_C2AHB3ENR_RNGEN
 253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_HSEM         RCC_C2AHB3ENR_HSEMEN
 254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_IPCC         RCC_C2AHB3ENR_IPCCEN
 255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_FLASH        RCC_C2AHB3ENR_FLASHEN
 256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_SRAM2        RCC_C2AHB3SMENR_SRAM2SMEN
 257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @}
 259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_APB1_GRP1_PERIPH  C2 APB1 GRP1 PERIPH
 263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
 264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_TIM2         RCC_C2APB1ENR1_TIM2EN
 266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(LCD)
 267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_LCD          RCC_C2APB1ENR1_LCDEN
 268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif /* LCD */
 269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_RTCAPB       RCC_C2APB1ENR1_RTCAPBEN
 270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(SPI2)
 271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_SPI2         RCC_C2APB1ENR1_SPI2EN
 272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif /* SPI2 */
 273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_I2C1         RCC_C2APB1ENR1_I2C1EN
 274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(I2C3)
 275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_I2C3         RCC_C2APB1ENR1_I2C3EN
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 141


 276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_CRS          RCC_C2APB1ENR1_CRSEN
 277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_USB          RCC_C2APB1ENR1_USBEN
 278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif /* I2C3 */
 279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_LPTIM1       RCC_C2APB1ENR1_LPTIM1EN
 280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @}
 282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_APB1_GRP2_PERIPH  C2 APB1 GRP2 PERIPH
 286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
 287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(LPUART1)
 289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB1_GRP2_PERIPH_LPUART1      RCC_C2APB1ENR2_LPUART1EN
 290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif /* LPUART1 */
 291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB1_GRP2_PERIPH_LPTIM2       RCC_C2APB1ENR2_LPTIM2EN
 292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @}
 294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_APB2_GRP1_PERIPH  C2 APB2 GRP1 PERIPH
 298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
 299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(ADC_SUPPORT_2_5_MSPS)
 301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_ADC          RCC_C2APB2ENR_ADCEN
 302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif /* ADC_SUPPORT_5_MSPS */
 303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_TIM1         RCC_C2APB2ENR_TIM1EN
 304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_SPI1         RCC_C2APB2ENR_SPI1EN
 305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_USART1       RCC_C2APB2ENR_USART1EN
 306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(TIM16)
 307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_TIM16        RCC_C2APB2ENR_TIM16EN
 308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif /* TIM16 */
 309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(TIM17)
 310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_TIM17        RCC_C2APB2ENR_TIM17EN
 311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif /* TIM17 */
 312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(SAI1)
 313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_SAI1         RCC_C2APB2ENR_SAI1EN
 314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif /* SAI1 */
 315:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 316:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @}
 317:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 318:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 319:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 320:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_APB3_GRP1_PERIPH  C2 APB3 GRP1 PERIPH
 321:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
 322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 323:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB3_GRP1_PERIPH_BLE          RCC_C2APB3ENR_BLEEN
 324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #if defined(RCC_802_SUPPORT)
 325:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #define LL_C2_APB3_GRP1_PERIPH_802          RCC_C2APB3ENR_802EN
 326:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** #endif /* RCC_802_SUPPORT */
 327:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 328:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @}
 329:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 331:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 142


 333:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @}
 334:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 335:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 336:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/
 337:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 338:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/
 339:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 340:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
 341:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
 342:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 343:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 344:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1
 345:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
 346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 347:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock.
 350:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_EnableClock\n
 351:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_EnableClock\n
 352:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1ENR      DMAMUX1EN      LL_AHB1_GRP1_EnableClock\n
 353:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_EnableClock\n
 354:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1ENR      TSCEN         LL_AHB1_GRP1_EnableClock
 355:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 356:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 357:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 358:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 359:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 360:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 361:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 362:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
 363:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 364:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
 365:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 366:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   __IO uint32_t tmpreg;
 367:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   SET_BIT(RCC->AHB1ENR, Periphs);
 368:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 369:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 370:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   (void)tmpreg;
 371:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 372:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 373:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 374:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled or not
 375:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_IsEnabledClock\n
 376:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_IsEnabledClock\n
 377:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1ENR      DMAMUX1EN      LL_AHB1_GRP1_IsEnabledClock\n
 378:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_IsEnabledClock\n
 379:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1ENR      TSCEN         LL_AHB1_GRP1_IsEnabledClock
 380:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 382:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 384:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 385:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 386:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 387:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval uint32_t
 388:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 389:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 143


 390:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 391:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   return ((READ_BIT(RCC->AHB1ENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 392:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 393:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 394:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 395:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock.
 396:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_DisableClock\n
 397:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_DisableClock\n
 398:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1ENR      DMAMUX1EN      LL_AHB1_GRP1_DisableClock\n
 399:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_DisableClock\n
 400:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1ENR      TSCEN         LL_AHB1_GRP1_DisableClock
 401:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 402:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 403:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 404:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 405:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 406:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 407:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 408:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
 409:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 410:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
 411:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 412:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1ENR, Periphs);
 413:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 414:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 415:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 416:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Force AHB1 peripherals reset.
 417:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ForceReset\n
 418:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ForceReset\n
 419:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1RSTR     DMAMUX1RST     LL_AHB1_GRP1_ForceReset\n
 420:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ForceReset\n
 421:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1RSTR     TSCRST        LL_AHB1_GRP1_ForceReset
 422:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 423:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 424:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 425:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 426:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 427:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 428:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 429:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 430:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
 431:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 432:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
 433:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 434:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   SET_BIT(RCC->AHB1RSTR, Periphs);
 435:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 436:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 437:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 438:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Release AHB1 peripherals reset.
 439:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ReleaseReset\n
 440:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ReleaseReset\n
 441:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1RSTR     DMAMUX1RST     LL_AHB1_GRP1_ReleaseReset\n
 442:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ReleaseReset\n
 443:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1RSTR     TSCRST        LL_AHB1_GRP1_ReleaseReset
 444:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 445:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 446:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 144


 447:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 448:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 449:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 450:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 451:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
 453:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 454:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
 455:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 456:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1RSTR, Periphs);
 457:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 458:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 459:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 460:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock during Low Power (Sleep) mode.
 461:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_EnableClockSleep\n
 462:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_EnableClockSleep\n
 463:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1SMENR    DMAMUX1SMEN    LL_AHB1_GRP1_EnableClockSleep\n
 464:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1SMENR    SRAM1SMEN     LL_AHB1_GRP1_EnableClockSleep\n
 465:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_EnableClockSleep\n
 466:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1SMENR    TSCSMEN       LL_AHB1_GRP1_EnableClockSleep
 467:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 468:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 469:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 470:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 471:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1
 472:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 473:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 474:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 475:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
 476:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 477:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClockSleep(uint32_t Periphs)
 478:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 479:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   __IO uint32_t tmpreg;
 480:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   SET_BIT(RCC->AHB1SMENR, Periphs);
 481:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 482:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1SMENR, Periphs);
 483:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   (void)tmpreg;
 484:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 485:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 486:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 487:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock during Low Power (Sleep) mode.
 488:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_DisableClockSleep\n
 489:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_DisableClockSleep\n
 490:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1SMENR    DMAMUX1SMEN    LL_AHB1_GRP1_DisableClockSleep\n
 491:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1SMENR    SRAM1SMEN     LL_AHB1_GRP1_DisableClockSleep\n
 492:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_DisableClockSleep\n
 493:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB1SMENR    TSCSMEN       LL_AHB1_GRP1_DisableClockSleep
 494:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 495:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 496:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 497:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 498:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1
 499:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 500:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 501:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 502:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
 503:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 145


 504:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClockSleep(uint32_t Periphs)
 505:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 506:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1SMENR, Periphs);
 507:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 508:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 509:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 510:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @}
 511:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 512:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 513:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB2 AHB2
 514:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
 515:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 516:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 517:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 518:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Enable AHB2 peripherals clock.
 519:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_EnableClock\n
 520:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_EnableClock\n
 521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_EnableClock\n
 522:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      GPIODEN       LL_AHB2_GRP1_EnableClock\n
 523:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      GPIOEEN       LL_AHB2_GRP1_EnableClock\n
 524:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      GPIOHEN       LL_AHB2_GRP1_EnableClock\n
 525:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      ADCEN         LL_AHB2_GRP1_EnableClock\n
 526:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      AES1EN        LL_AHB2_GRP1_EnableClock
 527:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 528:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 529:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 530:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 531:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD (*)
 532:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 533:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 534:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC (*)
 535:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
 536:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 537:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
 538:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 539:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
 540:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 2920              		.loc 4 540 1
 2921              		.cfi_startproc
 2922              		@ args = 0, pretend = 0, frame = 16
 2923              		@ frame_needed = 1, uses_anonymous_args = 0
 2924              		@ link register save eliminated.
 2925 0000 80B4     		push	{r7}
 2926              	.LCFI308:
 2927              		.cfi_def_cfa_offset 4
 2928              		.cfi_offset 7, -4
 2929 0002 85B0     		sub	sp, sp, #20
 2930              	.LCFI309:
 2931              		.cfi_def_cfa_offset 24
 2932 0004 00AF     		add	r7, sp, #0
 2933              	.LCFI310:
 2934              		.cfi_def_cfa_register 7
 2935 0006 7860     		str	r0, [r7, #4]
 541:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   __IO uint32_t tmpreg;
 542:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 2936              		.loc 4 542 3
 2937 0008 4FF0B043 		mov	r3, #1476395008
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 146


 2938 000c DA6C     		ldr	r2, [r3, #76]
 2939 000e 4FF0B041 		mov	r1, #1476395008
 2940 0012 7B68     		ldr	r3, [r7, #4]
 2941 0014 1343     		orrs	r3, r3, r2
 2942 0016 CB64     		str	r3, [r1, #76]
 543:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 544:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 2943              		.loc 4 544 12
 2944 0018 4FF0B043 		mov	r3, #1476395008
 2945 001c DA6C     		ldr	r2, [r3, #76]
 2946 001e 7B68     		ldr	r3, [r7, #4]
 2947 0020 1340     		ands	r3, r3, r2
 2948              		.loc 4 544 10
 2949 0022 FB60     		str	r3, [r7, #12]
 545:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   (void)tmpreg;
 2950              		.loc 4 545 3
 2951 0024 FB68     		ldr	r3, [r7, #12]
 546:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 2952              		.loc 4 546 1
 2953 0026 00BF     		nop
 2954 0028 1437     		adds	r7, r7, #20
 2955              	.LCFI311:
 2956              		.cfi_def_cfa_offset 4
 2957 002a BD46     		mov	sp, r7
 2958              	.LCFI312:
 2959              		.cfi_def_cfa_register 13
 2960              		@ sp needed
 2961 002c 5DF8047B 		ldr	r7, [sp], #4
 2962              	.LCFI313:
 2963              		.cfi_restore 7
 2964              		.cfi_def_cfa_offset 0
 2965 0030 7047     		bx	lr
 2966              		.cfi_endproc
 2967              	.LFE716:
 2969              		.section	.text.LL_APB1_GRP1_ForceReset,"ax",%progbits
 2970              		.align	1
 2971              		.syntax unified
 2972              		.thumb
 2973              		.thumb_func
 2975              	LL_APB1_GRP1_ForceReset:
 2976              	.LFB736:
 547:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 548:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 549:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Check if AHB2 peripheral clock is enabled or not
 550:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_IsEnabledClock\n
 551:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_IsEnabledClock\n
 552:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_IsEnabledClock\n
 553:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      GPIODEN       LL_AHB2_GRP1_IsEnabledClock\n
 554:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      GPIOEEN       LL_AHB2_GRP1_IsEnabledClock\n
 555:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      GPIOHEN       LL_AHB2_GRP1_IsEnabledClock\n
 556:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      ADCEN         LL_AHB2_GRP1_IsEnabledClock\n
 557:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      AES1EN        LL_AHB2_GRP1_IsEnabledClock
 558:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 559:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 560:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 561:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 562:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD (*)
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 147


 563:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 564:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 565:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC (*)
 566:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
 567:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 568:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval uint32_t
 569:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 570:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClock(uint32_t Periphs)
 571:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 572:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   return ((READ_BIT(RCC->AHB2ENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 573:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 574:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 575:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 576:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Disable AHB2 peripherals clock.
 577:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_DisableClock\n
 578:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_DisableClock\n
 579:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_DisableClock\n
 580:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      GPIODEN       LL_AHB2_GRP1_DisableClock\n
 581:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      GPIOEEN       LL_AHB2_GRP1_DisableClock\n
 582:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      GPIOHEN       LL_AHB2_GRP1_DisableClock\n
 583:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      ADCEN         LL_AHB2_GRP1_DisableClock\n
 584:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2ENR      AES1EN        LL_AHB2_GRP1_DisableClock
 585:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 586:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 587:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 588:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 589:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD (*)
 590:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 591:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 592:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC (*)
 593:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
 594:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 595:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
 596:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 597:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClock(uint32_t Periphs)
 598:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 599:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2ENR, Periphs);
 600:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 601:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 602:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 603:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Force AHB2 peripherals reset.
 604:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll AHB2RSTR     GPIOARST      LL_AHB2_GRP1_ForceReset\n
 605:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2RSTR     GPIOBRST      LL_AHB2_GRP1_ForceReset\n
 606:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2RSTR     GPIOCRST      LL_AHB2_GRP1_ForceReset\n
 607:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2RSTR     GPIODRST      LL_AHB2_GRP1_ForceReset\n
 608:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2RSTR     GPIOERST      LL_AHB2_GRP1_ForceReset\n
 609:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2RSTR     GPIOHRST      LL_AHB2_GRP1_ForceReset\n
 610:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2RSTR     ADCRST        LL_AHB2_GRP1_ForceReset\n
 611:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2RSTR     AES1RST       LL_AHB2_GRP1_ForceReset
 612:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 613:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
 614:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 615:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 616:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 617:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD (*)
 618:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 619:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 148


 620:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC (*)
 621:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
 622:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 623:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
 624:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 625:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ForceReset(uint32_t Periphs)
 626:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 627:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   SET_BIT(RCC->AHB2RSTR, Periphs);
 628:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 629:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 630:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 631:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Release AHB2 peripherals reset.
 632:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll AHB2RSTR     GPIOARST      LL_AHB2_GRP1_ReleaseReset\n
 633:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2RSTR     GPIOBRST      LL_AHB2_GRP1_ReleaseReset\n
 634:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2RSTR     GPIOCRST      LL_AHB2_GRP1_ReleaseReset\n
 635:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2RSTR     GPIODRST      LL_AHB2_GRP1_ReleaseReset\n
 636:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2RSTR     GPIOERST      LL_AHB2_GRP1_ReleaseReset\n
 637:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2RSTR     GPIOHRST      LL_AHB2_GRP1_ReleaseReset\n
 638:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2RSTR     ADCRST        LL_AHB2_GRP1_ReleaseReset\n
 639:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2RSTR     AES1RST       LL_AHB2_GRP1_ReleaseReset
 640:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 641:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
 642:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 643:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 644:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 645:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD (*)
 646:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 647:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 648:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC (*)
 649:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
 650:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 651:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
 652:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 653:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ReleaseReset(uint32_t Periphs)
 654:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 655:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2RSTR, Periphs);
 656:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 657:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 658:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 659:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Enable AHB2 peripherals clock during Low Power (Sleep) mode.
 660:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll AHB2SMENR    GPIOASMEN     LL_AHB2_GRP1_EnableClockSleep\n
 661:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2SMENR    GPIOBSMEN     LL_AHB2_GRP1_EnableClockSleep\n
 662:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2SMENR    GPIOCSMEN     LL_AHB2_GRP1_EnableClockSleep\n
 663:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2SMENR    GPIODSMEN     LL_AHB2_GRP1_EnableClockSleep\n
 664:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2SMENR    GPIOESMEN     LL_AHB2_GRP1_EnableClockSleep\n
 665:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2SMENR    GPIOHSMEN     LL_AHB2_GRP1_EnableClockSleep\n
 666:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2SMENR    ADCSMEN       LL_AHB2_GRP1_EnableClockSleep\n
 667:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2SMENR    AES1SMEN      LL_AHB2_GRP1_EnableClockSleep
 668:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 669:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 670:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 671:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 672:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD (*)
 673:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 674:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 675:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC (*)
 676:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 149


 677:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 678:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
 679:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 680:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClockSleep(uint32_t Periphs)
 681:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 682:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   __IO uint32_t tmpreg;
 683:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   SET_BIT(RCC->AHB2SMENR, Periphs);
 684:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 685:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2SMENR, Periphs);
 686:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   (void)tmpreg;
 687:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 688:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 689:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 690:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Disable AHB2 peripherals clock during Low Power (Sleep) mode.
 691:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll AHB2SMENR    GPIOASMEN     LL_AHB2_GRP1_DisableClockSleep\n
 692:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2SMENR    GPIOBSMEN     LL_AHB2_GRP1_DisableClockSleep\n
 693:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2SMENR    GPIOCSMEN     LL_AHB2_GRP1_DisableClockSleep\n
 694:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2SMENR    GPIODSMEN     LL_AHB2_GRP1_DisableClockSleep\n
 695:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2SMENR    GPIOESMEN     LL_AHB2_GRP1_DisableClockSleep\n
 696:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2SMENR    GPIOHSMEN     LL_AHB2_GRP1_DisableClockSleep\n
 697:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2SMENR    ADCSMEN       LL_AHB2_GRP1_DisableClockSleep\n
 698:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB2SMENR    AES1SMEN      LL_AHB2_GRP1_DisableClockSleep
 699:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 700:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 701:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 702:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 703:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD (*)
 704:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 705:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 706:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC (*)
 707:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
 708:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 709:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
 710:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 711:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClockSleep(uint32_t Periphs)
 712:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 713:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2SMENR, Periphs);
 714:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 715:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 716:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 717:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @}
 718:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 719:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 720:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB3 AHB3
 721:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
 722:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 723:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 724:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 725:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Enable AHB3 peripherals clock.
 726:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll AHB3ENR      QUADSPIEN     LL_AHB3_GRP1_EnableClock\n
 727:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3ENR      PKAEN         LL_AHB3_GRP1_EnableClock\n
 728:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3ENR      AES2EN        LL_AHB3_GRP1_EnableClock\n
 729:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3ENR      RNGEN         LL_AHB3_GRP1_EnableClock\n
 730:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3ENR      HSEMEN        LL_AHB3_GRP1_EnableClock\n
 731:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3ENR      IPCCEN        LL_AHB3_GRP1_EnableClock\n
 732:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3ENR      FLASHEN       LL_AHB3_GRP1_EnableClock
 733:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 150


 734:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QUADSPI (*)
 735:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 736:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES2
 737:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 738:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 739:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IPCC
 740:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 741:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 742:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
 743:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 744:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
 745:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 746:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   __IO uint32_t tmpreg;
 747:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   SET_BIT(RCC->AHB3ENR, Periphs);
 748:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 749:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 750:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   (void)tmpreg;
 751:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 752:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 753:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 754:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Check if AHB3 peripheral clock is enabled or not
 755:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll AHB3ENR      QUADSPIEN     LL_AHB3_GRP1_IsEnabledClock\n
 756:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3ENR      PKAEN         LL_AHB3_GRP1_IsEnabledClock\n
 757:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3ENR      AES2EN        LL_AHB3_GRP1_IsEnabledClock\n
 758:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3ENR      RNGEN         LL_AHB3_GRP1_IsEnabledClock\n
 759:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3ENR      HSEMEN        LL_AHB3_GRP1_IsEnabledClock\n
 760:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3ENR      IPCCEN        LL_AHB3_GRP1_IsEnabledClock\n
 761:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3ENR      FLASHEN       LL_AHB3_GRP1_IsEnabledClock
 762:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 763:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QUADSPI (*)
 764:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 765:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES2
 766:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 767:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 768:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IPCC
 769:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 770:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 771:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval uint32_t
 772:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 773:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB3_GRP1_IsEnabledClock(uint32_t Periphs)
 774:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 775:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   return ((READ_BIT(RCC->AHB3ENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 776:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 777:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 778:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 779:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Disable AHB3 peripherals clock.
 780:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll AHB3ENR      QUADSPIEN     LL_AHB3_GRP1_DisableClock\n
 781:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3ENR      PKAEN         LL_AHB3_GRP1_DisableClock\n
 782:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3ENR      AES2EN        LL_AHB3_GRP1_DisableClock\n
 783:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3ENR      RNGEN         LL_AHB3_GRP1_DisableClock\n
 784:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3ENR      HSEMEN        LL_AHB3_GRP1_DisableClock\n
 785:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3ENR      IPCCEN        LL_AHB3_GRP1_DisableClock\n
 786:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3ENR      FLASHEN       LL_AHB3_GRP1_DisableClock
 787:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 788:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QUADSPI (*)
 789:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 790:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES2
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 151


 791:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 792:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 793:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IPCC
 794:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 795:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 796:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
 797:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 798:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_DisableClock(uint32_t Periphs)
 799:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 800:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3ENR, Periphs);
 801:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 802:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 803:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 804:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Force AHB3 peripherals reset.
 805:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll AHB3RSTR     QUADSPIRST       LL_AHB3_GRP1_ForceReset\n
 806:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3RSTR     PKARST        LL_AHB3_GRP1_ForceReset\n
 807:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3RSTR     AES2RST       LL_AHB3_GRP1_ForceReset\n
 808:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3RSTR     RNGRST        LL_AHB3_GRP1_ForceReset\n
 809:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3RSTR     HSEMRST       LL_AHB3_GRP1_ForceReset\n
 810:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3RSTR     IPCCRST       LL_AHB3_GRP1_ForceReset\n
 811:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3RSTR     FLASHRST      LL_AHB3_GRP1_ForceReset
 812:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 813:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
 814:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QUADSPI (*)
 815:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 816:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES2
 817:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 818:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 819:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IPCC
 820:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 821:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 822:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
 823:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 824:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_ForceReset(uint32_t Periphs)
 825:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 826:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   SET_BIT(RCC->AHB3RSTR, Periphs);
 827:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 828:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 829:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 830:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Release AHB3 peripherals reset.
 831:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll AHB3RSTR     QUADSPIRST    LL_AHB3_GRP1_ReleaseReset\n
 832:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3RSTR     PKARST        LL_AHB3_GRP1_ReleaseReset\n
 833:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3RSTR     AES2RST       LL_AHB3_GRP1_ReleaseReset\n
 834:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3RSTR     RNGRST        LL_AHB3_GRP1_ReleaseReset\n
 835:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3RSTR     HSEMRST       LL_AHB3_GRP1_ReleaseReset\n
 836:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3RSTR     IPCCRST       LL_AHB3_GRP1_ReleaseReset\n
 837:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3RSTR     FLASHRST      LL_AHB3_GRP1_ReleaseReset
 838:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 839:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
 840:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QUADSPI (*)
 841:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 842:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES2
 843:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 844:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 845:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IPCC
 846:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 847:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 152


 848:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
 849:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 850:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_ReleaseReset(uint32_t Periphs)
 851:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 852:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3RSTR, Periphs);
 853:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 854:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 855:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 856:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Enable AHB3 peripherals clock during Low Power (Sleep) mode.
 857:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll AHB3SMENR    QUADSPISMEN   LL_AHB3_GRP1_EnableClockSleep\n
 858:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3SMENR    PKASMEN       LL_AHB3_GRP1_EnableClockSleep\n
 859:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3SMENR    AES2SMEN      LL_AHB3_GRP1_EnableClockSleep\n
 860:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3SMENR    RNGSMEN       LL_AHB3_GRP1_EnableClockSleep\n
 861:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3SMENR    SRAM2SMEN     LL_AHB3_GRP1_EnableClockSleep\n
 862:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3SMENR    FLASHSMEN     LL_AHB3_GRP1_EnableClockSleep
 863:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 864:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QUADSPI (*)
 865:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 866:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES2
 867:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 868:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SRAM2
 869:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 870:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 871:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
 872:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 873:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableClockSleep(uint32_t Periphs)
 874:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 875:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   __IO uint32_t tmpreg;
 876:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   SET_BIT(RCC->AHB3SMENR, Periphs);
 877:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 878:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB3SMENR, Periphs);
 879:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   (void)tmpreg;
 880:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 881:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 882:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 883:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Disable AHB3 peripherals clock during Low Power (Sleep) mode.
 884:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll AHB3SMENR    QUADSPISMEN   LL_AHB3_GRP1_DisableClockSleep\n
 885:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3SMENR    PKASMEN       LL_AHB3_GRP1_DisableClockSleep\n
 886:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3SMENR    AES2SMEN      LL_AHB3_GRP1_DisableClockSleep\n
 887:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3SMENR    RNGSMEN       LL_AHB3_GRP1_DisableClockSleep\n
 888:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3SMENR    SRAM2SMEN     LL_AHB3_GRP1_DisableClockSleep\n
 889:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         AHB3SMENR    FLASHSMEN     LL_AHB3_GRP1_DisableClockSleep
 890:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 891:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QUADSPI (*)
 892:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 893:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES2
 894:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 895:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SRAM2
 896:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 897:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 898:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
 899:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 900:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_DisableClockSleep(uint32_t Periphs)
 901:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 902:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3SMENR, Periphs);
 903:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 904:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 153


 905:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 906:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @}
 907:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 908:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 909:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB1 APB1
 910:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @{
 911:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 912:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 913:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 914:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
 915:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll APB1ENR1     TIM2EN        LL_APB1_GRP1_EnableClock\n
 916:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1ENR1     LCDEN         LL_APB1_GRP1_EnableClock\n
 917:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1ENR1     RTCAPBEN      LL_APB1_GRP1_EnableClock\n
 918:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1ENR1     WWDGEN        LL_APB1_GRP1_EnableClock\n
 919:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1ENR1     SPI2EN        LL_APB1_GRP1_EnableClock\n
 920:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1ENR1     I2C1EN        LL_APB1_GRP1_EnableClock\n
 921:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1ENR1     I2C3EN        LL_APB1_GRP1_EnableClock\n
 922:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1ENR1     CRSEN         LL_APB1_GRP1_EnableClock\n
 923:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1ENR1     USBEN         LL_APB1_GRP1_EnableClock\n
 924:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1ENR1     LPTIM1EN      LL_APB1_GRP1_EnableClock
 925:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 926:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 927:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
 928:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
 929:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 930:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 931:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 932:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 933:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS (*)
 934:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 935:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 936:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 937:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
 938:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 939:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
 940:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 941:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   __IO uint32_t tmpreg;
 942:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   SET_BIT(RCC->APB1ENR1, Periphs);
 943:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 944:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 945:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   (void)tmpreg;
 946:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 947:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 948:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 949:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
 950:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll APB1ENR2     LPUART1EN     LL_APB1_GRP2_EnableClock\n
 951:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1ENR2     LPTIM2EN      LL_APB1_GRP2_EnableClock
 952:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 953:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1 (*)
 954:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
 955:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 956:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
 957:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 958:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
 959:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 960:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   __IO uint32_t tmpreg;
 961:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   SET_BIT(RCC->APB1ENR2, Periphs);
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 154


 962:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 963:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 964:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   (void)tmpreg;
 965:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 966:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 967:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 968:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Check if APB1 peripheral clock is enabled or not
 969:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll APB1ENR1     TIM2EN        LL_APB1_GRP1_IsEnabledClock\n
 970:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1ENR1     LCDEN         LL_APB1_GRP1_IsEnabledClock\n
 971:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1ENR1     RTCAPBEN      LL_APB1_GRP1_IsEnabledClock\n
 972:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1ENR1     WWDGEN        LL_APB1_GRP1_IsEnabledClock\n
 973:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1ENR1     SPI2EN        LL_APB1_GRP1_IsEnabledClock\n
 974:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1ENR1     I2C1EN        LL_APB1_GRP1_IsEnabledClock\n
 975:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1ENR1     I2C3EN        LL_APB1_GRP1_IsEnabledClock\n
 976:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1ENR1     CRSEN         LL_APB1_GRP1_IsEnabledClock\n
 977:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1ENR1     USBEN         LL_APB1_GRP1_IsEnabledClock\n
 978:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1ENR1     LPTIM1EN      LL_APB1_GRP1_IsEnabledClock
 979:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 980:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 981:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
 982:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
 983:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 984:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 985:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 986:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 987:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS (*)
 988:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 989:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 990:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
 991:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval uint32_t
 992:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
 993:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
 994:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 995:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   return ((READ_BIT(RCC->APB1ENR1, Periphs) == (Periphs)) ? 1UL : 0UL);
 996:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 997:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
 998:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
 999:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Check if APB1 peripheral clock is enabled or not
1000:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll APB1ENR2     LPUART1EN     LL_APB1_GRP2_IsEnabledClock\n
1001:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1ENR2     LPTIM2EN      LL_APB1_GRP2_IsEnabledClock
1002:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1003:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1 (*)
1004:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
1005:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
1006:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval uint32_t
1007:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
1008:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP2_IsEnabledClock(uint32_t Periphs)
1009:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
1010:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   return ((READ_BIT(RCC->APB1ENR2, Periphs) == (Periphs)) ? 1UL : 0UL);
1011:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
1012:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
1013:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
1014:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock.
1015:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll APB1ENR1     TIM2EN        LL_APB1_GRP1_DisableClock\n
1016:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1ENR1     LCDEN         LL_APB1_GRP1_DisableClock\n
1017:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1ENR1     RTCAPBEN      LL_APB1_GRP1_DisableClock\n
1018:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1ENR1     SPI2EN        LL_APB1_GRP1_DisableClock\n
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 155


1019:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1ENR1     I2C1EN        LL_APB1_GRP1_DisableClock\n
1020:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1ENR1     I2C3EN        LL_APB1_GRP1_DisableClock\n
1021:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1ENR1     CRSEN         LL_APB1_GRP1_DisableClock\n
1022:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1ENR1     USBEN         LL_APB1_GRP1_DisableClock\n
1023:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1ENR1     LPTIM1EN      LL_APB1_GRP1_DisableClock
1024:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1025:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1026:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
1027:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
1028:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1029:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
1030:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1031:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
1032:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_ (*)
1033:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
1034:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1035:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
1036:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
1037:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
1038:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
1039:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
1040:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   CLEAR_BIT(RCC->APB1ENR1, Periphs);
1041:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
1042:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
1043:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
1044:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock.
1045:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll APB1ENR2     LPUART1EN     LL_APB1_GRP2_DisableClock\n
1046:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1ENR2     LPTIM2EN      LL_APB1_GRP2_DisableClock
1047:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1048:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1 (*)
1049:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
1050:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
1051:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
1052:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
1053:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_DisableClock(uint32_t Periphs)
1054:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
1055:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   CLEAR_BIT(RCC->APB1ENR2, Periphs);
1056:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
1057:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
1058:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
1059:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Force APB1 peripherals reset.
1060:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll APB1RSTR1    TIM2RST       LL_APB1_GRP1_ForceReset\n
1061:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1RSTR1    LCDRST        LL_APB1_GRP1_ForceReset\n
1062:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1RSTR1    SPI2RST       LL_APB1_GRP1_ForceReset\n
1063:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1RSTR1    I2C1RST       LL_APB1_GRP1_ForceReset\n
1064:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1RSTR1    I2C3RST       LL_APB1_GRP1_ForceReset\n
1065:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1RSTR1    CRSRST        LL_APB1_GRP1_ForceReset\n
1066:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1RSTR1    USBRST        LL_APB1_GRP1_ForceReset\n
1067:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1RSTR1    LPTIM1RST     LL_APB1_GRP1_ForceReset
1068:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1069:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_ALL
1070:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1071:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
1072:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
1073:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1074:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
1075:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS (*)
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 156


1076:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
1077:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1078:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
1079:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
1080:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
1081:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)
1082:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 2977              		.loc 4 1082 1
 2978              		.cfi_startproc
 2979              		@ args = 0, pretend = 0, frame = 8
 2980              		@ frame_needed = 1, uses_anonymous_args = 0
 2981              		@ link register save eliminated.
 2982 0000 80B4     		push	{r7}
 2983              	.LCFI314:
 2984              		.cfi_def_cfa_offset 4
 2985              		.cfi_offset 7, -4
 2986 0002 83B0     		sub	sp, sp, #12
 2987              	.LCFI315:
 2988              		.cfi_def_cfa_offset 16
 2989 0004 00AF     		add	r7, sp, #0
 2990              	.LCFI316:
 2991              		.cfi_def_cfa_register 7
 2992 0006 7860     		str	r0, [r7, #4]
1083:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   SET_BIT(RCC->APB1RSTR1, Periphs);
 2993              		.loc 4 1083 3
 2994 0008 4FF0B043 		mov	r3, #1476395008
 2995 000c 9A6B     		ldr	r2, [r3, #56]
 2996 000e 4FF0B041 		mov	r1, #1476395008
 2997 0012 7B68     		ldr	r3, [r7, #4]
 2998 0014 1343     		orrs	r3, r3, r2
 2999 0016 8B63     		str	r3, [r1, #56]
1084:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 3000              		.loc 4 1084 1
 3001 0018 00BF     		nop
 3002 001a 0C37     		adds	r7, r7, #12
 3003              	.LCFI317:
 3004              		.cfi_def_cfa_offset 4
 3005 001c BD46     		mov	sp, r7
 3006              	.LCFI318:
 3007              		.cfi_def_cfa_register 13
 3008              		@ sp needed
 3009 001e 5DF8047B 		ldr	r7, [sp], #4
 3010              	.LCFI319:
 3011              		.cfi_restore 7
 3012              		.cfi_def_cfa_offset 0
 3013 0022 7047     		bx	lr
 3014              		.cfi_endproc
 3015              	.LFE736:
 3017              		.section	.text.LL_APB1_GRP1_ReleaseReset,"ax",%progbits
 3018              		.align	1
 3019              		.syntax unified
 3020              		.thumb
 3021              		.thumb_func
 3023              	LL_APB1_GRP1_ReleaseReset:
 3024              	.LFB738:
1085:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
1086:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 157


1087:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Force APB1 peripherals reset.
1088:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll APB1RSTR2    LPUART1RST    LL_APB1_GRP2_ForceReset\n
1089:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1RSTR2    LPTIM2RST     LL_APB1_GRP2_ForceReset
1090:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1091:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_ALL
1092:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1 (*)
1093:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
1094:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
1095:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
1096:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
1097:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_ForceReset(uint32_t Periphs)
1098:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
1099:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   SET_BIT(RCC->APB1RSTR2, Periphs);
1100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
1101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** 
1102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** /**
1103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @brief  Release APB1 peripherals reset.
1104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @rmtoll APB1RSTR1    TIM2RST       LL_APB1_GRP1_ReleaseReset\n
1105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1RSTR1    LCDRST        LL_APB1_GRP1_ReleaseReset\n
1106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1RSTR1    SPI2RST       LL_APB1_GRP1_ReleaseReset\n
1107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1RSTR1    I2C1RST       LL_APB1_GRP1_ReleaseReset\n
1108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1RSTR1    I2C3RST       LL_APB1_GRP1_ReleaseReset\n
1109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1RSTR1    CRSRST        LL_APB1_GRP1_ReleaseReset\n
1110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1RSTR1    USBRST        LL_APB1_GRP1_ReleaseReset\n
1111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         APB1RSTR1    LPTIM1RST     LL_APB1_GRP1_ReleaseReset
1112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_ALL
1114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
1116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
1117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
1119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS (*)
1120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
1121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @note  (*) Not supported by all the devices
1123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   * @retval None
1124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   */
1125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)
1126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** {
 3025              		.loc 4 1126 1
 3026              		.cfi_startproc
 3027              		@ args = 0, pretend = 0, frame = 8
 3028              		@ frame_needed = 1, uses_anonymous_args = 0
 3029              		@ link register save eliminated.
 3030 0000 80B4     		push	{r7}
 3031              	.LCFI320:
 3032              		.cfi_def_cfa_offset 4
 3033              		.cfi_offset 7, -4
 3034 0002 83B0     		sub	sp, sp, #12
 3035              	.LCFI321:
 3036              		.cfi_def_cfa_offset 16
 3037 0004 00AF     		add	r7, sp, #0
 3038              	.LCFI322:
 3039              		.cfi_def_cfa_register 7
 3040 0006 7860     		str	r0, [r7, #4]
1127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h ****   CLEAR_BIT(RCC->APB1RSTR1, Periphs);
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 158


 3041              		.loc 4 1127 3
 3042 0008 4FF0B043 		mov	r3, #1476395008
 3043 000c 9A6B     		ldr	r2, [r3, #56]
 3044 000e 7B68     		ldr	r3, [r7, #4]
 3045 0010 DB43     		mvns	r3, r3
 3046 0012 4FF0B041 		mov	r1, #1476395008
 3047 0016 1340     		ands	r3, r3, r2
 3048 0018 8B63     		str	r3, [r1, #56]
1128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h **** }
 3049              		.loc 4 1128 1
 3050 001a 00BF     		nop
 3051 001c 0C37     		adds	r7, r7, #12
 3052              	.LCFI323:
 3053              		.cfi_def_cfa_offset 4
 3054 001e BD46     		mov	sp, r7
 3055              	.LCFI324:
 3056              		.cfi_def_cfa_register 13
 3057              		@ sp needed
 3058 0020 5DF8047B 		ldr	r7, [sp], #4
 3059              	.LCFI325:
 3060              		.cfi_restore 7
 3061              		.cfi_def_cfa_offset 0
 3062 0024 7047     		bx	lr
 3063              		.cfi_endproc
 3064              	.LFE738:
 3066              		.section	.text.LL_CRS_GetHSI48SmoothTrimming,"ax",%progbits
 3067              		.align	1
 3068              		.syntax unified
 3069              		.thumb
 3070              		.thumb_func
 3072              	LL_CRS_GetHSI48SmoothTrimming:
 3073              	.LFB795:
 3074              		.file 5 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h"
   1:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
   2:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   ******************************************************************************
   3:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @file    stm32wbxx_ll_crs.h
   4:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @author  MCD Application Team
   5:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief   Header file of CRS LL module.
   6:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   ******************************************************************************
   7:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @attention
   8:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *
   9:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * All rights reserved.
  11:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *
  12:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * in the root directory of this software component.
  14:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *
  16:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   ******************************************************************************
  17:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
  18:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
  19:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #ifndef STM32WBxx_LL_CRS_H
  21:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #define STM32WBxx_LL_CRS_H
  22:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
  23:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #ifdef __cplusplus
  24:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** extern "C" {
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 159


  25:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #endif
  26:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
  27:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /* Includes ------------------------------------------------------------------*/
  28:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #include "stm32wbxx.h"
  29:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
  30:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /** @addtogroup STM32WBxx_LL_Driver
  31:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @{
  32:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
  33:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
  34:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #if defined(CRS)
  35:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
  36:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /** @defgroup CRS_LL CRS
  37:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @{
  38:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
  39:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
  40:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /* Private types -------------------------------------------------------------*/
  41:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /* Private variables ---------------------------------------------------------*/
  42:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /* Private constants ---------------------------------------------------------*/
  43:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /* Private macros ------------------------------------------------------------*/
  44:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /* Exported types ------------------------------------------------------------*/
  45:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /* Exported constants --------------------------------------------------------*/
  46:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /** @defgroup CRS_LL_Exported_Constants CRS Exported Constants
  47:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @{
  48:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
  49:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
  50:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /** @defgroup CRS_LL_EC_GET_FLAG Get Flags Defines
  51:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief    Flags defines which can be used with LL_CRS_ReadReg function
  52:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @{
  53:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
  54:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #define LL_CRS_ISR_SYNCOKF                 CRS_ISR_SYNCOKF
  55:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #define LL_CRS_ISR_SYNCWARNF               CRS_ISR_SYNCWARNF
  56:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #define LL_CRS_ISR_ERRF                    CRS_ISR_ERRF
  57:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #define LL_CRS_ISR_ESYNCF                  CRS_ISR_ESYNCF
  58:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #define LL_CRS_ISR_SYNCERR                 CRS_ISR_SYNCERR
  59:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #define LL_CRS_ISR_SYNCMISS                CRS_ISR_SYNCMISS
  60:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #define LL_CRS_ISR_TRIMOVF                 CRS_ISR_TRIMOVF
  61:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
  62:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @}
  63:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
  64:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
  65:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /** @defgroup CRS_LL_EC_IT IT Defines
  66:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief    IT defines which can be used with LL_CRS_ReadReg and  LL_CRS_WriteReg functions
  67:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @{
  68:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
  69:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #define LL_CRS_CR_SYNCOKIE                 CRS_CR_SYNCOKIE
  70:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #define LL_CRS_CR_SYNCWARNIE               CRS_CR_SYNCWARNIE
  71:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #define LL_CRS_CR_ERRIE                    CRS_CR_ERRIE
  72:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #define LL_CRS_CR_ESYNCIE                  CRS_CR_ESYNCIE
  73:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
  74:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @}
  75:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
  76:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
  77:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /** @defgroup CRS_LL_EC_SYNC_DIV Synchronization Signal Divider
  78:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @{
  79:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
  80:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #define LL_CRS_SYNC_DIV_1                  0x00000000U                               /*!< Synchro S
  81:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #define LL_CRS_SYNC_DIV_2                  CRS_CFGR_SYNCDIV_0                        /*!< Synchro S
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 160


  82:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #define LL_CRS_SYNC_DIV_4                  CRS_CFGR_SYNCDIV_1                        /*!< Synchro S
  83:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #define LL_CRS_SYNC_DIV_8                  (CRS_CFGR_SYNCDIV_1 | CRS_CFGR_SYNCDIV_0) /*!< Synchro S
  84:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #define LL_CRS_SYNC_DIV_16                 CRS_CFGR_SYNCDIV_2                        /*!< Synchro S
  85:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #define LL_CRS_SYNC_DIV_32                 (CRS_CFGR_SYNCDIV_2 | CRS_CFGR_SYNCDIV_0) /*!< Synchro S
  86:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #define LL_CRS_SYNC_DIV_64                 (CRS_CFGR_SYNCDIV_2 | CRS_CFGR_SYNCDIV_1) /*!< Synchro S
  87:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #define LL_CRS_SYNC_DIV_128                CRS_CFGR_SYNCDIV                          /*!< Synchro S
  88:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
  89:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @}
  90:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
  91:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
  92:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /** @defgroup CRS_LL_EC_SYNC_SOURCE Synchronization Signal Source
  93:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @{
  94:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
  95:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #define LL_CRS_SYNC_SOURCE_GPIO            0x00000000U             /*!< Synchro Signal source GPIO 
  96:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #define LL_CRS_SYNC_SOURCE_LSE             CRS_CFGR_SYNCSRC_0      /*!< Synchro Signal source LSE *
  97:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #define LL_CRS_SYNC_SOURCE_USB             CRS_CFGR_SYNCSRC_1      /*!< Synchro Signal source USB S
  98:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
  99:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @}
 100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /** @defgroup CRS_LL_EC_SYNC_POLARITY Synchronization Signal Polarity
 103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @{
 104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #define LL_CRS_SYNC_POLARITY_RISING        0x00000000U           /*!< Synchro Active on rising edge
 106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #define LL_CRS_SYNC_POLARITY_FALLING       CRS_CFGR_SYNCPOL      /*!< Synchro Active on falling edg
 107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @}
 109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /** @defgroup CRS_LL_EC_FREQERRORDIR Frequency Error Direction
 112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @{
 113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #define LL_CRS_FREQ_ERROR_DIR_UP           0x00000000U         /*!< Upcounting direction, the actua
 115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #define LL_CRS_FREQ_ERROR_DIR_DOWN         CRS_ISR_FEDIR       /*!< Downcounting direction, the act
 116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @}
 118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /** @defgroup CRS_LL_EC_DEFAULTVALUES Default Values
 121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @{
 122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief Reset value of the RELOAD field
 125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @note The reset value of the RELOAD field corresponds to a target frequency of 48 MHz
 126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *       and a synchronization signal frequency of 1 kHz (SOF signal from USB)
 127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #define LL_CRS_RELOADVALUE_DEFAULT         0x0000BB7FU
 129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief Reset value of Frequency error limit.
 132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #define LL_CRS_ERRORLIMIT_DEFAULT          0x00000022U
 134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief Reset value of the HSI48 Calibration field
 137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @note The default value is 32,
 138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *       which corresponds to the middle of the trimming interval.
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 161


 139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *       The trimming step is specified in the product datasheet.
 140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *       A higher TRIM value corresponds to a higher output frequency.
 141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #define LL_CRS_HSI48CALIBRATION_DEFAULT     0x00000020U
 143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @}
 145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @}
 149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /* Exported macro ------------------------------------------------------------*/
 152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /** @defgroup CRS_LL_Exported_Macros CRS Exported Macros
 153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @{
 154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /** @defgroup CRS_LL_EM_WRITE_READ Common Write and read registers Macros
 157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @{
 158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief  Write a value in CRS register
 162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @param  __INSTANCE__ CRS Instance
 163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @param  __REG__ Register to be written
 164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @param  __VALUE__ Value to be written in the register
 165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @retval None
 166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #define LL_CRS_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE
 168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief  Read a value in CRS register
 171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @param  __INSTANCE__ CRS Instance
 172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @param  __REG__ Register to be read
 173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @retval Register value
 174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #define LL_CRS_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @}
 178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /** @defgroup CRS_LL_EM_Exported_Macros_Calculate_Reload Exported_Macros_Calculate_Reload
 181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @{
 182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief  Macro to calculate reload value to be set in CRS register according to target and sync 
 186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @note   The RELOAD value should be selected according to the ratio between
 187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         the target frequency and the frequency of the synchronization source after
 188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         prescaling. It is then decreased by one in order to reach the expected
 189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         synchronization on the zero value. The formula is the following:
 190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *              RELOAD = (fTARGET / fSYNC) -1
 191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @param  __FTARGET__ Target frequency (value in Hz)
 192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @param  __FSYNC__ Synchronization signal frequency (value in Hz)
 193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @retval Reload value (in Hz)
 194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** #define __LL_CRS_CALC_CALCULATE_RELOADVALUE(__FTARGET__, __FSYNC__) (((__FTARGET__) / (__FSYNC__)) 
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 162


 196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @}
 199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @}
 203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /* Exported functions --------------------------------------------------------*/
 206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /** @defgroup CRS_LL_Exported_Functions CRS Exported Functions
 207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @{
 208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /** @defgroup CRS_LL_EF_Configuration Configuration
 211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @{
 212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief  Enable Frequency error counter
 216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @note When this bit is set, the CRS_CFGR register is write-protected and cannot be modified
 217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @rmtoll CR           CEN           LL_CRS_EnableFreqErrorCounter
 218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @retval None
 219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** __STATIC_INLINE void LL_CRS_EnableFreqErrorCounter(void)
 221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** {
 222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   SET_BIT(CRS->CR, CRS_CR_CEN);
 223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** }
 224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief  Disable Frequency error counter
 227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @rmtoll CR           CEN           LL_CRS_DisableFreqErrorCounter
 228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @retval None
 229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** __STATIC_INLINE void LL_CRS_DisableFreqErrorCounter(void)
 231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** {
 232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   CLEAR_BIT(CRS->CR, CRS_CR_CEN);
 233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** }
 234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief  Check if Frequency error counter is enabled or not
 237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @rmtoll CR           CEN           LL_CRS_IsEnabledFreqErrorCounter
 238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @retval State of bit (1 or 0).
 239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** __STATIC_INLINE uint32_t LL_CRS_IsEnabledFreqErrorCounter(void)
 241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** {
 242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   return ((READ_BIT(CRS->CR, CRS_CR_CEN) == (CRS_CR_CEN)) ? 1UL : 0UL);
 243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** }
 244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief  Enable Automatic trimming counter
 247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @rmtoll CR           AUTOTRIMEN    LL_CRS_EnableAutoTrimming
 248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @retval None
 249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** __STATIC_INLINE void LL_CRS_EnableAutoTrimming(void)
 251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** {
 252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN);
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 163


 253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** }
 254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief  Disable Automatic trimming counter
 257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @rmtoll CR           AUTOTRIMEN    LL_CRS_DisableAutoTrimming
 258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @retval None
 259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** __STATIC_INLINE void LL_CRS_DisableAutoTrimming(void)
 261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** {
 262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   CLEAR_BIT(CRS->CR, CRS_CR_AUTOTRIMEN);
 263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** }
 264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief  Check if Automatic trimming is enabled or not
 267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @rmtoll CR           AUTOTRIMEN    LL_CRS_IsEnabledAutoTrimming
 268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @retval State of bit (1 or 0).
 269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** __STATIC_INLINE uint32_t LL_CRS_IsEnabledAutoTrimming(void)
 271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** {
 272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   return ((READ_BIT(CRS->CR, CRS_CR_AUTOTRIMEN) == (CRS_CR_AUTOTRIMEN)) ? 1UL : 0UL);
 273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** }
 274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief  Set HSI48 oscillator smooth trimming
 277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @note   When the AUTOTRIMEN bit is set, this field is controlled by hardware and is read-only
 278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @rmtoll CR           TRIM          LL_CRS_SetHSI48SmoothTrimming
 279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @param  Value a number between Min_Data = 0 and Max_Data = 63
 280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @note   Default value can be set thanks to @ref LL_CRS_HSI48CALIBRATION_DEFAULT
 281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @retval None
 282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** __STATIC_INLINE void LL_CRS_SetHSI48SmoothTrimming(uint32_t Value)
 284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** {
 285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   MODIFY_REG(CRS->CR, CRS_CR_TRIM, Value << CRS_CR_TRIM_Pos);
 286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** }
 287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief  Get HSI48 oscillator smooth trimming
 290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @rmtoll CR           TRIM          LL_CRS_GetHSI48SmoothTrimming
 291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @retval a number between Min_Data = 0 and Max_Data = 63
 292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** __STATIC_INLINE uint32_t LL_CRS_GetHSI48SmoothTrimming(void)
 294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** {
 3075              		.loc 5 294 1
 3076              		.cfi_startproc
 3077              		@ args = 0, pretend = 0, frame = 0
 3078              		@ frame_needed = 1, uses_anonymous_args = 0
 3079              		@ link register save eliminated.
 3080 0000 80B4     		push	{r7}
 3081              	.LCFI326:
 3082              		.cfi_def_cfa_offset 4
 3083              		.cfi_offset 7, -4
 3084 0002 00AF     		add	r7, sp, #0
 3085              	.LCFI327:
 3086              		.cfi_def_cfa_register 7
 295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   return (uint32_t)(READ_BIT(CRS->CR, CRS_CR_TRIM) >> CRS_CR_TRIM_Pos);
 3087              		.loc 5 295 21
 3088 0004 044B     		ldr	r3, .L135
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 164


 3089 0006 1B68     		ldr	r3, [r3]
 3090              		.loc 5 295 10
 3091 0008 1B0A     		lsrs	r3, r3, #8
 3092 000a 03F03F03 		and	r3, r3, #63
 296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** }
 3093              		.loc 5 296 1
 3094 000e 1846     		mov	r0, r3
 3095 0010 BD46     		mov	sp, r7
 3096              	.LCFI328:
 3097              		.cfi_def_cfa_register 13
 3098              		@ sp needed
 3099 0012 5DF8047B 		ldr	r7, [sp], #4
 3100              	.LCFI329:
 3101              		.cfi_restore 7
 3102              		.cfi_def_cfa_offset 0
 3103 0016 7047     		bx	lr
 3104              	.L136:
 3105              		.align	2
 3106              	.L135:
 3107 0018 00600040 		.word	1073766400
 3108              		.cfi_endproc
 3109              	.LFE795:
 3111              		.section	.text.LL_CRS_GetReloadCounter,"ax",%progbits
 3112              		.align	1
 3113              		.syntax unified
 3114              		.thumb
 3115              		.thumb_func
 3117              	LL_CRS_GetReloadCounter:
 3118              	.LFB797:
 297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief  Set counter reload value
 300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @rmtoll CFGR         RELOAD        LL_CRS_SetReloadCounter
 301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @param  Value a number between Min_Data = 0 and Max_Data = 0xFFFF
 302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @note   Default value can be set thanks to @ref LL_CRS_RELOADVALUE_DEFAULT
 303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         Otherwise it can be calculated in using macro @ref __LL_CRS_CALC_CALCULATE_RELOADVALUE 
 304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @retval None
 305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** __STATIC_INLINE void LL_CRS_SetReloadCounter(uint32_t Value)
 307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** {
 308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   MODIFY_REG(CRS->CFGR, CRS_CFGR_RELOAD, Value);
 309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** }
 310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief  Get counter reload value
 313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @rmtoll CFGR         RELOAD        LL_CRS_GetReloadCounter
 314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @retval a number between Min_Data = 0 and Max_Data = 0xFFFF
 315:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 316:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** __STATIC_INLINE uint32_t LL_CRS_GetReloadCounter(void)
 317:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** {
 3119              		.loc 5 317 1
 3120              		.cfi_startproc
 3121              		@ args = 0, pretend = 0, frame = 0
 3122              		@ frame_needed = 1, uses_anonymous_args = 0
 3123              		@ link register save eliminated.
 3124 0000 80B4     		push	{r7}
 3125              	.LCFI330:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 165


 3126              		.cfi_def_cfa_offset 4
 3127              		.cfi_offset 7, -4
 3128 0002 00AF     		add	r7, sp, #0
 3129              	.LCFI331:
 3130              		.cfi_def_cfa_register 7
 318:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_RELOAD));
 3131              		.loc 5 318 21
 3132 0004 034B     		ldr	r3, .L139
 3133 0006 5B68     		ldr	r3, [r3, #4]
 3134              		.loc 5 318 10
 3135 0008 9BB2     		uxth	r3, r3
 319:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** }
 3136              		.loc 5 319 1
 3137 000a 1846     		mov	r0, r3
 3138 000c BD46     		mov	sp, r7
 3139              	.LCFI332:
 3140              		.cfi_def_cfa_register 13
 3141              		@ sp needed
 3142 000e 5DF8047B 		ldr	r7, [sp], #4
 3143              	.LCFI333:
 3144              		.cfi_restore 7
 3145              		.cfi_def_cfa_offset 0
 3146 0012 7047     		bx	lr
 3147              	.L140:
 3148              		.align	2
 3149              	.L139:
 3150 0014 00600040 		.word	1073766400
 3151              		.cfi_endproc
 3152              	.LFE797:
 3154              		.section	.text.LL_CRS_GenerateEvent_SWSYNC,"ax",%progbits
 3155              		.align	1
 3156              		.syntax unified
 3157              		.thumb
 3158              		.thumb_func
 3160              	LL_CRS_GenerateEvent_SWSYNC:
 3161              	.LFB807:
 320:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 321:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief  Set frequency error limit
 323:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @rmtoll CFGR         FELIM         LL_CRS_SetFreqErrorLimit
 324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @param  Value a number between Min_Data = 0 and Max_Data = 255
 325:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @note   Default value can be set thanks to @ref LL_CRS_ERRORLIMIT_DEFAULT
 326:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @retval None
 327:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 328:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** __STATIC_INLINE void LL_CRS_SetFreqErrorLimit(uint32_t Value)
 329:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** {
 330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   MODIFY_REG(CRS->CFGR, CRS_CFGR_FELIM, Value << CRS_CFGR_FELIM_Pos);
 331:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** }
 332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 333:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 334:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief  Get frequency error limit
 335:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @rmtoll CFGR         FELIM         LL_CRS_GetFreqErrorLimit
 336:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @retval A number between Min_Data = 0 and Max_Data = 255
 337:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 338:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** __STATIC_INLINE uint32_t LL_CRS_GetFreqErrorLimit(void)
 339:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** {
 340:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_FELIM) >> CRS_CFGR_FELIM_Pos);
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 166


 341:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** }
 342:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 343:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 344:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief  Set division factor for SYNC signal
 345:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @rmtoll CFGR         SYNCDIV       LL_CRS_SetSyncDivider
 346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @param  Divider This parameter can be one of the following values:
 347:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         @arg @ref LL_CRS_SYNC_DIV_1
 348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         @arg @ref LL_CRS_SYNC_DIV_2
 349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         @arg @ref LL_CRS_SYNC_DIV_4
 350:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         @arg @ref LL_CRS_SYNC_DIV_8
 351:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         @arg @ref LL_CRS_SYNC_DIV_16
 352:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         @arg @ref LL_CRS_SYNC_DIV_32
 353:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         @arg @ref LL_CRS_SYNC_DIV_64
 354:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         @arg @ref LL_CRS_SYNC_DIV_128
 355:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @retval None
 356:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 357:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** __STATIC_INLINE void LL_CRS_SetSyncDivider(uint32_t Divider)
 358:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** {
 359:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   MODIFY_REG(CRS->CFGR, CRS_CFGR_SYNCDIV, Divider);
 360:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** }
 361:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 362:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 363:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief  Get division factor for SYNC signal
 364:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @rmtoll CFGR         SYNCDIV       LL_CRS_GetSyncDivider
 365:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @retval Returned value can be one of the following values:
 366:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         @arg @ref LL_CRS_SYNC_DIV_1
 367:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         @arg @ref LL_CRS_SYNC_DIV_2
 368:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         @arg @ref LL_CRS_SYNC_DIV_4
 369:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         @arg @ref LL_CRS_SYNC_DIV_8
 370:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         @arg @ref LL_CRS_SYNC_DIV_16
 371:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         @arg @ref LL_CRS_SYNC_DIV_32
 372:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         @arg @ref LL_CRS_SYNC_DIV_64
 373:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         @arg @ref LL_CRS_SYNC_DIV_128
 374:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 375:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** __STATIC_INLINE uint32_t LL_CRS_GetSyncDivider(void)
 376:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** {
 377:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_SYNCDIV));
 378:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** }
 379:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 380:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief  Set SYNC signal source
 382:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @rmtoll CFGR         SYNCSRC       LL_CRS_SetSyncSignalSource
 383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @param  Source This parameter can be one of the following values:
 384:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         @arg @ref LL_CRS_SYNC_SOURCE_GPIO
 385:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         @arg @ref LL_CRS_SYNC_SOURCE_LSE
 386:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         @arg @ref LL_CRS_SYNC_SOURCE_USB
 387:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @retval None
 388:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 389:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** __STATIC_INLINE void LL_CRS_SetSyncSignalSource(uint32_t Source)
 390:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** {
 391:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   MODIFY_REG(CRS->CFGR, CRS_CFGR_SYNCSRC, Source);
 392:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** }
 393:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 394:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 395:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief  Get SYNC signal source
 396:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @rmtoll CFGR         SYNCSRC       LL_CRS_GetSyncSignalSource
 397:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @retval Returned value can be one of the following values:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 167


 398:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         @arg @ref LL_CRS_SYNC_SOURCE_GPIO
 399:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         @arg @ref LL_CRS_SYNC_SOURCE_LSE
 400:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         @arg @ref LL_CRS_SYNC_SOURCE_USB
 401:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 402:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** __STATIC_INLINE uint32_t LL_CRS_GetSyncSignalSource(void)
 403:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** {
 404:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_SYNCSRC));
 405:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** }
 406:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 407:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 408:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief  Set input polarity for the SYNC signal source
 409:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @rmtoll CFGR         SYNCPOL       LL_CRS_SetSyncPolarity
 410:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @param  Polarity This parameter can be one of the following values:
 411:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         @arg @ref LL_CRS_SYNC_POLARITY_RISING
 412:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         @arg @ref LL_CRS_SYNC_POLARITY_FALLING
 413:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @retval None
 414:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 415:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** __STATIC_INLINE void LL_CRS_SetSyncPolarity(uint32_t Polarity)
 416:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** {
 417:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   MODIFY_REG(CRS->CFGR, CRS_CFGR_SYNCPOL, Polarity);
 418:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** }
 419:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 420:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 421:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief  Get input polarity for the SYNC signal source
 422:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @rmtoll CFGR         SYNCPOL       LL_CRS_GetSyncPolarity
 423:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @retval Returned value can be one of the following values:
 424:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         @arg @ref LL_CRS_SYNC_POLARITY_RISING
 425:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         @arg @ref LL_CRS_SYNC_POLARITY_FALLING
 426:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 427:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** __STATIC_INLINE uint32_t LL_CRS_GetSyncPolarity(void)
 428:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** {
 429:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_SYNCPOL));
 430:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** }
 431:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 432:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 433:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief  Configure CRS for the synchronization
 434:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @rmtoll CR           TRIM          LL_CRS_ConfigSynchronization\n
 435:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         CFGR         RELOAD        LL_CRS_ConfigSynchronization\n
 436:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         CFGR         FELIM         LL_CRS_ConfigSynchronization\n
 437:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         CFGR         SYNCDIV       LL_CRS_ConfigSynchronization\n
 438:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         CFGR         SYNCSRC       LL_CRS_ConfigSynchronization\n
 439:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         CFGR         SYNCPOL       LL_CRS_ConfigSynchronization
 440:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @param  HSI48CalibrationValue a number between Min_Data = 0 and Max_Data = 63
 441:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @param  ErrorLimitValue a number between Min_Data = 0 and Max_Data = 0xFFFF
 442:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @param  ReloadValue a number between Min_Data = 0 and Max_Data = 255
 443:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @param  Settings This parameter can be a combination of the following values:
 444:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         @arg @ref LL_CRS_SYNC_DIV_1 or @ref LL_CRS_SYNC_DIV_2 or @ref LL_CRS_SYNC_DIV_4 
 445:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *              or @ref LL_CRS_SYNC_DIV_8 or @ref LL_CRS_SYNC_DIV_16 or @ref LL_CRS_SYNC_DIV_32
 446:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *              or @ref LL_CRS_SYNC_DIV_64 or @ref LL_CRS_SYNC_DIV_128
 447:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         @arg @ref LL_CRS_SYNC_SOURCE_GPIO or @ref LL_CRS_SYNC_SOURCE_LSE or @ref LL_CRS_SYNC_SO
 448:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         @arg @ref LL_CRS_SYNC_POLARITY_RISING or @ref LL_CRS_SYNC_POLARITY_FALLING
 449:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @retval None
 450:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 451:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** __STATIC_INLINE void LL_CRS_ConfigSynchronization(uint32_t HSI48CalibrationValue, uint32_t ErrorLim
 452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****                                                   uint32_t ReloadValue, uint32_t Settings)
 453:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** {
 454:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   MODIFY_REG(CRS->CR, CRS_CR_TRIM, HSI48CalibrationValue << CRS_CR_TRIM_Pos);
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 168


 455:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 456:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   MODIFY_REG(CRS->CFGR,
 457:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****              CRS_CFGR_RELOAD | CRS_CFGR_FELIM | CRS_CFGR_SYNCDIV | CRS_CFGR_SYNCSRC | CRS_CFGR_SYNC
 458:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****              ReloadValue | (ErrorLimitValue << CRS_CFGR_FELIM_Pos) | Settings);
 459:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** }
 460:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 461:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 462:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @}
 463:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 464:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 465:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /** @defgroup CRS_LL_EF_CRS_Management CRS_Management
 466:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @{
 467:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 468:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 469:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 470:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief  Generate software SYNC event
 471:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @rmtoll CR           SWSYNC        LL_CRS_GenerateEvent_SWSYNC
 472:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @retval None
 473:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 474:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** __STATIC_INLINE void LL_CRS_GenerateEvent_SWSYNC(void)
 475:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** {
 3162              		.loc 5 475 1
 3163              		.cfi_startproc
 3164              		@ args = 0, pretend = 0, frame = 0
 3165              		@ frame_needed = 1, uses_anonymous_args = 0
 3166              		@ link register save eliminated.
 3167 0000 80B4     		push	{r7}
 3168              	.LCFI334:
 3169              		.cfi_def_cfa_offset 4
 3170              		.cfi_offset 7, -4
 3171 0002 00AF     		add	r7, sp, #0
 3172              	.LCFI335:
 3173              		.cfi_def_cfa_register 7
 476:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   SET_BIT(CRS->CR, CRS_CR_SWSYNC);
 3174              		.loc 5 476 3
 3175 0004 054B     		ldr	r3, .L142
 3176 0006 1B68     		ldr	r3, [r3]
 3177 0008 044A     		ldr	r2, .L142
 3178 000a 43F08003 		orr	r3, r3, #128
 3179 000e 1360     		str	r3, [r2]
 477:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** }
 3180              		.loc 5 477 1
 3181 0010 00BF     		nop
 3182 0012 BD46     		mov	sp, r7
 3183              	.LCFI336:
 3184              		.cfi_def_cfa_register 13
 3185              		@ sp needed
 3186 0014 5DF8047B 		ldr	r7, [sp], #4
 3187              	.LCFI337:
 3188              		.cfi_restore 7
 3189              		.cfi_def_cfa_offset 0
 3190 0018 7047     		bx	lr
 3191              	.L143:
 3192 001a 00BF     		.align	2
 3193              	.L142:
 3194 001c 00600040 		.word	1073766400
 3195              		.cfi_endproc
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 169


 3196              	.LFE807:
 3198              		.section	.text.LL_CRS_GetFreqErrorDirection,"ax",%progbits
 3199              		.align	1
 3200              		.syntax unified
 3201              		.thumb
 3202              		.thumb_func
 3204              	LL_CRS_GetFreqErrorDirection:
 3205              	.LFB808:
 478:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 479:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 480:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief  Get the frequency error direction latched in the time of the last
 481:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * SYNC event
 482:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @rmtoll ISR          FEDIR         LL_CRS_GetFreqErrorDirection
 483:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @retval Returned value can be one of the following values:
 484:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         @arg @ref LL_CRS_FREQ_ERROR_DIR_UP
 485:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   *         @arg @ref LL_CRS_FREQ_ERROR_DIR_DOWN
 486:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 487:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** __STATIC_INLINE uint32_t LL_CRS_GetFreqErrorDirection(void)
 488:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** {
 3206              		.loc 5 488 1
 3207              		.cfi_startproc
 3208              		@ args = 0, pretend = 0, frame = 0
 3209              		@ frame_needed = 1, uses_anonymous_args = 0
 3210              		@ link register save eliminated.
 3211 0000 80B4     		push	{r7}
 3212              	.LCFI338:
 3213              		.cfi_def_cfa_offset 4
 3214              		.cfi_offset 7, -4
 3215 0002 00AF     		add	r7, sp, #0
 3216              	.LCFI339:
 3217              		.cfi_def_cfa_register 7
 489:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   return (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FEDIR));
 3218              		.loc 5 489 21
 3219 0004 044B     		ldr	r3, .L146
 3220 0006 9B68     		ldr	r3, [r3, #8]
 3221              		.loc 5 489 10
 3222 0008 03F40043 		and	r3, r3, #32768
 490:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** }
 3223              		.loc 5 490 1
 3224 000c 1846     		mov	r0, r3
 3225 000e BD46     		mov	sp, r7
 3226              	.LCFI340:
 3227              		.cfi_def_cfa_register 13
 3228              		@ sp needed
 3229 0010 5DF8047B 		ldr	r7, [sp], #4
 3230              	.LCFI341:
 3231              		.cfi_restore 7
 3232              		.cfi_def_cfa_offset 0
 3233 0014 7047     		bx	lr
 3234              	.L147:
 3235 0016 00BF     		.align	2
 3236              	.L146:
 3237 0018 00600040 		.word	1073766400
 3238              		.cfi_endproc
 3239              	.LFE808:
 3241              		.section	.text.LL_CRS_GetFreqErrorCapture,"ax",%progbits
 3242              		.align	1
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 170


 3243              		.syntax unified
 3244              		.thumb
 3245              		.thumb_func
 3247              	LL_CRS_GetFreqErrorCapture:
 3248              	.LFB809:
 491:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 492:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 493:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief  Get the frequency error counter value latched in the time of the last SYNC event
 494:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @rmtoll ISR          FECAP         LL_CRS_GetFreqErrorCapture
 495:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @retval A number between Min_Data = 0x0000 and Max_Data = 0xFFFF
 496:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 497:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** __STATIC_INLINE uint32_t LL_CRS_GetFreqErrorCapture(void)
 498:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** {
 3249              		.loc 5 498 1
 3250              		.cfi_startproc
 3251              		@ args = 0, pretend = 0, frame = 0
 3252              		@ frame_needed = 1, uses_anonymous_args = 0
 3253              		@ link register save eliminated.
 3254 0000 80B4     		push	{r7}
 3255              	.LCFI342:
 3256              		.cfi_def_cfa_offset 4
 3257              		.cfi_offset 7, -4
 3258 0002 00AF     		add	r7, sp, #0
 3259              	.LCFI343:
 3260              		.cfi_def_cfa_register 7
 499:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   return (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FECAP) >> CRS_ISR_FECAP_Pos);
 3261              		.loc 5 499 21
 3262 0004 044B     		ldr	r3, .L150
 3263 0006 9B68     		ldr	r3, [r3, #8]
 3264              		.loc 5 499 10
 3265 0008 1B0C     		lsrs	r3, r3, #16
 3266 000a 9BB2     		uxth	r3, r3
 500:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** }
 3267              		.loc 5 500 1
 3268 000c 1846     		mov	r0, r3
 3269 000e BD46     		mov	sp, r7
 3270              	.LCFI344:
 3271              		.cfi_def_cfa_register 13
 3272              		@ sp needed
 3273 0010 5DF8047B 		ldr	r7, [sp], #4
 3274              	.LCFI345:
 3275              		.cfi_restore 7
 3276              		.cfi_def_cfa_offset 0
 3277 0014 7047     		bx	lr
 3278              	.L151:
 3279 0016 00BF     		.align	2
 3280              	.L150:
 3281 0018 00600040 		.word	1073766400
 3282              		.cfi_endproc
 3283              	.LFE809:
 3285              		.section	.text.LL_CRS_ClearFlag_SYNCOK,"ax",%progbits
 3286              		.align	1
 3287              		.syntax unified
 3288              		.thumb
 3289              		.thumb_func
 3291              	LL_CRS_ClearFlag_SYNCOK:
 3292              	.LFB817:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 171


 501:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 502:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 503:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @}
 504:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 505:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 506:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /** @defgroup CRS_LL_EF_FLAG_Management FLAG_Management
 507:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @{
 508:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 509:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 510:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 511:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief  Check if SYNC event OK signal occurred or not
 512:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @rmtoll ISR          SYNCOKF       LL_CRS_IsActiveFlag_SYNCOK
 513:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @retval State of bit (1 or 0).
 514:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 515:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** __STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCOK(void)
 516:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** {
 517:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   return ((READ_BIT(CRS->ISR, CRS_ISR_SYNCOKF) == (CRS_ISR_SYNCOKF)) ? 1UL : 0UL);
 518:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** }
 519:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 520:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief  Check if SYNC warning signal occurred or not
 522:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @rmtoll ISR          SYNCWARNF     LL_CRS_IsActiveFlag_SYNCWARN
 523:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @retval State of bit (1 or 0).
 524:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 525:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** __STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCWARN(void)
 526:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** {
 527:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   return ((READ_BIT(CRS->ISR, CRS_ISR_SYNCWARNF) == (CRS_ISR_SYNCWARNF)) ? 1UL : 0UL);
 528:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** }
 529:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 530:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 531:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief  Check if Synchronization or trimming error signal occurred or not
 532:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @rmtoll ISR          ERRF          LL_CRS_IsActiveFlag_ERR
 533:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @retval State of bit (1 or 0).
 534:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 535:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** __STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_ERR(void)
 536:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** {
 537:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   return ((READ_BIT(CRS->ISR, CRS_ISR_ERRF) == (CRS_ISR_ERRF)) ? 1UL : 0UL);
 538:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** }
 539:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 540:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 541:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief  Check if Expected SYNC signal occurred or not
 542:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @rmtoll ISR          ESYNCF        LL_CRS_IsActiveFlag_ESYNC
 543:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @retval State of bit (1 or 0).
 544:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 545:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** __STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_ESYNC(void)
 546:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** {
 547:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   return ((READ_BIT(CRS->ISR, CRS_ISR_ESYNCF) == (CRS_ISR_ESYNCF)) ? 1UL : 0UL);
 548:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** }
 549:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 550:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 551:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief  Check if SYNC error signal occurred or not
 552:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @rmtoll ISR          SYNCERR       LL_CRS_IsActiveFlag_SYNCERR
 553:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @retval State of bit (1 or 0).
 554:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 555:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** __STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCERR(void)
 556:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** {
 557:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   return ((READ_BIT(CRS->ISR, CRS_ISR_SYNCERR) == (CRS_ISR_SYNCERR)) ? 1UL : 0UL);
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 172


 558:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** }
 559:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 560:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 561:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief  Check if SYNC missed error signal occurred or not
 562:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @rmtoll ISR          SYNCMISS      LL_CRS_IsActiveFlag_SYNCMISS
 563:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @retval State of bit (1 or 0).
 564:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 565:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** __STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCMISS(void)
 566:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** {
 567:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   return ((READ_BIT(CRS->ISR, CRS_ISR_SYNCMISS) == (CRS_ISR_SYNCMISS)) ? 1UL : 0UL);
 568:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** }
 569:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 570:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 571:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief  Check if Trimming overflow or underflow occurred or not
 572:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @rmtoll ISR          TRIMOVF       LL_CRS_IsActiveFlag_TRIMOVF
 573:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @retval State of bit (1 or 0).
 574:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 575:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** __STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_TRIMOVF(void)
 576:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** {
 577:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   return ((READ_BIT(CRS->ISR, CRS_ISR_TRIMOVF) == (CRS_ISR_TRIMOVF)) ? 1UL : 0UL);
 578:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** }
 579:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 580:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 581:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief  Clear the SYNC event OK flag
 582:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @rmtoll ICR          SYNCOKC       LL_CRS_ClearFlag_SYNCOK
 583:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @retval None
 584:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 585:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** __STATIC_INLINE void LL_CRS_ClearFlag_SYNCOK(void)
 586:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** {
 3293              		.loc 5 586 1
 3294              		.cfi_startproc
 3295              		@ args = 0, pretend = 0, frame = 0
 3296              		@ frame_needed = 1, uses_anonymous_args = 0
 3297              		@ link register save eliminated.
 3298 0000 80B4     		push	{r7}
 3299              	.LCFI346:
 3300              		.cfi_def_cfa_offset 4
 3301              		.cfi_offset 7, -4
 3302 0002 00AF     		add	r7, sp, #0
 3303              	.LCFI347:
 3304              		.cfi_def_cfa_register 7
 587:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   WRITE_REG(CRS->ICR, CRS_ICR_SYNCOKC);
 3305              		.loc 5 587 3
 3306 0004 034B     		ldr	r3, .L153
 3307 0006 0122     		movs	r2, #1
 3308 0008 DA60     		str	r2, [r3, #12]
 588:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** }
 3309              		.loc 5 588 1
 3310 000a 00BF     		nop
 3311 000c BD46     		mov	sp, r7
 3312              	.LCFI348:
 3313              		.cfi_def_cfa_register 13
 3314              		@ sp needed
 3315 000e 5DF8047B 		ldr	r7, [sp], #4
 3316              	.LCFI349:
 3317              		.cfi_restore 7
 3318              		.cfi_def_cfa_offset 0
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 173


 3319 0012 7047     		bx	lr
 3320              	.L154:
 3321              		.align	2
 3322              	.L153:
 3323 0014 00600040 		.word	1073766400
 3324              		.cfi_endproc
 3325              	.LFE817:
 3327              		.section	.text.LL_CRS_ClearFlag_SYNCWARN,"ax",%progbits
 3328              		.align	1
 3329              		.syntax unified
 3330              		.thumb
 3331              		.thumb_func
 3333              	LL_CRS_ClearFlag_SYNCWARN:
 3334              	.LFB818:
 589:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 590:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 591:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief  Clear the  SYNC warning flag
 592:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @rmtoll ICR          SYNCWARNC     LL_CRS_ClearFlag_SYNCWARN
 593:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @retval None
 594:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 595:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** __STATIC_INLINE void LL_CRS_ClearFlag_SYNCWARN(void)
 596:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** {
 3335              		.loc 5 596 1
 3336              		.cfi_startproc
 3337              		@ args = 0, pretend = 0, frame = 0
 3338              		@ frame_needed = 1, uses_anonymous_args = 0
 3339              		@ link register save eliminated.
 3340 0000 80B4     		push	{r7}
 3341              	.LCFI350:
 3342              		.cfi_def_cfa_offset 4
 3343              		.cfi_offset 7, -4
 3344 0002 00AF     		add	r7, sp, #0
 3345              	.LCFI351:
 3346              		.cfi_def_cfa_register 7
 597:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   WRITE_REG(CRS->ICR, CRS_ICR_SYNCWARNC);
 3347              		.loc 5 597 3
 3348 0004 034B     		ldr	r3, .L156
 3349 0006 0222     		movs	r2, #2
 3350 0008 DA60     		str	r2, [r3, #12]
 598:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** }
 3351              		.loc 5 598 1
 3352 000a 00BF     		nop
 3353 000c BD46     		mov	sp, r7
 3354              	.LCFI352:
 3355              		.cfi_def_cfa_register 13
 3356              		@ sp needed
 3357 000e 5DF8047B 		ldr	r7, [sp], #4
 3358              	.LCFI353:
 3359              		.cfi_restore 7
 3360              		.cfi_def_cfa_offset 0
 3361 0012 7047     		bx	lr
 3362              	.L157:
 3363              		.align	2
 3364              	.L156:
 3365 0014 00600040 		.word	1073766400
 3366              		.cfi_endproc
 3367              	.LFE818:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 174


 3369              		.section	.text.LL_CRS_ClearFlag_ERR,"ax",%progbits
 3370              		.align	1
 3371              		.syntax unified
 3372              		.thumb
 3373              		.thumb_func
 3375              	LL_CRS_ClearFlag_ERR:
 3376              	.LFB819:
 599:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 600:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 601:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief  Clear TRIMOVF, SYNCMISS and SYNCERR bits and consequently also
 602:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * the ERR flag
 603:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @rmtoll ICR          ERRC          LL_CRS_ClearFlag_ERR
 604:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @retval None
 605:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 606:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** __STATIC_INLINE void LL_CRS_ClearFlag_ERR(void)
 607:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** {
 3377              		.loc 5 607 1
 3378              		.cfi_startproc
 3379              		@ args = 0, pretend = 0, frame = 0
 3380              		@ frame_needed = 1, uses_anonymous_args = 0
 3381              		@ link register save eliminated.
 3382 0000 80B4     		push	{r7}
 3383              	.LCFI354:
 3384              		.cfi_def_cfa_offset 4
 3385              		.cfi_offset 7, -4
 3386 0002 00AF     		add	r7, sp, #0
 3387              	.LCFI355:
 3388              		.cfi_def_cfa_register 7
 608:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   WRITE_REG(CRS->ICR, CRS_ICR_ERRC);
 3389              		.loc 5 608 3
 3390 0004 034B     		ldr	r3, .L159
 3391 0006 0422     		movs	r2, #4
 3392 0008 DA60     		str	r2, [r3, #12]
 609:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** }
 3393              		.loc 5 609 1
 3394 000a 00BF     		nop
 3395 000c BD46     		mov	sp, r7
 3396              	.LCFI356:
 3397              		.cfi_def_cfa_register 13
 3398              		@ sp needed
 3399 000e 5DF8047B 		ldr	r7, [sp], #4
 3400              	.LCFI357:
 3401              		.cfi_restore 7
 3402              		.cfi_def_cfa_offset 0
 3403 0012 7047     		bx	lr
 3404              	.L160:
 3405              		.align	2
 3406              	.L159:
 3407 0014 00600040 		.word	1073766400
 3408              		.cfi_endproc
 3409              	.LFE819:
 3411              		.section	.text.LL_CRS_ClearFlag_ESYNC,"ax",%progbits
 3412              		.align	1
 3413              		.syntax unified
 3414              		.thumb
 3415              		.thumb_func
 3417              	LL_CRS_ClearFlag_ESYNC:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 175


 3418              	.LFB820:
 610:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** 
 611:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** /**
 612:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @brief  Clear Expected SYNC flag
 613:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @rmtoll ICR          ESYNCC        LL_CRS_ClearFlag_ESYNC
 614:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   * @retval None
 615:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   */
 616:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** __STATIC_INLINE void LL_CRS_ClearFlag_ESYNC(void)
 617:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** {
 3419              		.loc 5 617 1
 3420              		.cfi_startproc
 3421              		@ args = 0, pretend = 0, frame = 0
 3422              		@ frame_needed = 1, uses_anonymous_args = 0
 3423              		@ link register save eliminated.
 3424 0000 80B4     		push	{r7}
 3425              	.LCFI358:
 3426              		.cfi_def_cfa_offset 4
 3427              		.cfi_offset 7, -4
 3428 0002 00AF     		add	r7, sp, #0
 3429              	.LCFI359:
 3430              		.cfi_def_cfa_register 7
 618:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h ****   WRITE_REG(CRS->ICR, CRS_ICR_ESYNCC);
 3431              		.loc 5 618 3
 3432 0004 034B     		ldr	r3, .L162
 3433 0006 0822     		movs	r2, #8
 3434 0008 DA60     		str	r2, [r3, #12]
 619:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h **** }
 3435              		.loc 5 619 1
 3436 000a 00BF     		nop
 3437 000c BD46     		mov	sp, r7
 3438              	.LCFI360:
 3439              		.cfi_def_cfa_register 13
 3440              		@ sp needed
 3441 000e 5DF8047B 		ldr	r7, [sp], #4
 3442              	.LCFI361:
 3443              		.cfi_restore 7
 3444              		.cfi_def_cfa_offset 0
 3445 0012 7047     		bx	lr
 3446              	.L163:
 3447              		.align	2
 3448              	.L162:
 3449 0014 00600040 		.word	1073766400
 3450              		.cfi_endproc
 3451              	.LFE820:
 3453              		.section	.text.HAL_RCCEx_PeriphCLKConfig,"ax",%progbits
 3454              		.align	1
 3455              		.global	HAL_RCCEx_PeriphCLKConfig
 3456              		.syntax unified
 3457              		.thumb
 3458              		.thumb_func
 3460              	HAL_RCCEx_PeriphCLKConfig:
 3461              	.LFB950:
   1:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
   2:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   ******************************************************************************
   3:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @file    stm32wbxx_hal_rcc_ex.c
   4:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @author  MCD Application Team
   5:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief   Extended RCC HAL module driver.
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 176


   6:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *          functionalities RCC extended peripheral:
   8:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *           + Extended Peripheral Control functions
   9:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *           + Extended Clock management functions
  10:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *           + Extended Clock Recovery System Control functions
  11:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   ******************************************************************************
  12:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @attention
  13:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *
  14:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * Copyright (c) 2019 STMicroelectronics.
  15:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * All rights reserved.
  16:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *
  17:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * This software is licensed under terms that can be found in the LICENSE file
  18:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * in the root directory of this software component.
  19:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  20:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *
  21:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   ******************************************************************************
  22:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
  23:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
  24:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /* Includes ------------------------------------------------------------------*/
  25:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #include "stm32wbxx_hal.h"
  26:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
  27:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /** @addtogroup STM32WBxx_HAL_Driver
  28:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @{
  29:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
  30:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
  31:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /** @defgroup RCCEx RCCEx
  32:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief RCC Extended HAL module driver
  33:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @{
  34:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
  35:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
  36:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #ifdef HAL_RCC_MODULE_ENABLED
  37:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
  38:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /* Private typedef -----------------------------------------------------------*/
  39:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /* Private defines -----------------------------------------------------------*/
  40:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Constants RCCEx Private Constants
  41:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @{
  42:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
  43:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #if defined(SAI1)
  44:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #define PLLSAI1_TIMEOUT_VALUE    (2U)    /* 2 ms (minimum Tick + 1) */
  45:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #endif /* SAI1 */
  46:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #define PLL_TIMEOUT_VALUE        (2U)    /* 2 ms (minimum Tick + 1) */
  47:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
  48:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #define CLOCKSMPS_TIMEOUT_VALUE  (5000U) /* 5 s */
  49:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
  50:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #define __LSCO1_CLK_ENABLE()   __HAL_RCC_GPIOA_CLK_ENABLE()
  51:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #define LSCO1_GPIO_PORT        GPIOA
  52:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #define LSCO1_PIN              GPIO_PIN_2
  53:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
  54:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #define __LSCO2_CLK_ENABLE()   __HAL_RCC_GPIOH_CLK_ENABLE()
  55:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #define LSCO2_GPIO_PORT        GPIOH
  56:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #define LSCO2_PIN              GPIO_PIN_3
  57:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
  58:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #if defined(RCC_LSCO3_SUPPORT)
  59:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #define __LSCO3_CLK_ENABLE()   __HAL_RCC_GPIOC_CLK_ENABLE()
  60:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #define LSCO3_GPIO_PORT        GPIOC
  61:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #define LSCO3_PIN              GPIO_PIN_12
  62:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #endif /* RCC_LSCO3_SUPPORT */
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 177


  63:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
  64:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #define LSI2_TIMEOUT_VALUE         (3U)   /* to be adjusted with DS    */
  65:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
  66:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
  67:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @}
  68:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
  69:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
  70:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /* Private macros ------------------------------------------------------------*/
  71:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /* Private variables ---------------------------------------------------------*/
  72:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /* Private function prototypes -----------------------------------------------*/
  73:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Functions RCCEx Private Functions
  74:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @{
  75:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
  76:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #if defined(SAI1)
  77:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1);
  78:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1);
  79:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1);
  80:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #endif /* SAI1 */
  81:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
  82:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** static uint32_t          RCC_PLL_GetFreqDomain_P(void);
  83:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** static uint32_t          RCC_PLL_GetFreqDomain_Q(void);
  84:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
  85:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #if defined(SAI1)
  86:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** static uint32_t          RCC_PLLSAI1_GetFreqDomain_R(void);
  87:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** static uint32_t          RCC_PLLSAI1_GetFreqDomain_P(void);
  88:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** static uint32_t          RCC_PLLSAI1_GetFreqDomain_Q(void);
  89:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #endif /* SAI1 */
  90:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
  91:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
  92:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @}
  93:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
  94:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
  95:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /* Exported functions --------------------------------------------------------*/
  96:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
  97:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions RCCEx Exported Functions
  98:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @{
  99:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
 100:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 101:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group1 Extended Peripheral Control functions
 102:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *  @brief  Extended Peripheral Control functions
 103:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *
 104:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** @verbatim
 105:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****  ===============================================================================
 106:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****                 ##### Extended Peripheral Control functions  #####
 107:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****  ===============================================================================
 108:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     [..]
 109:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
 110:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     frequencies.
 111:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     [..]
 112:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     (@) Important note: Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to
 113:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         select the RTC clock source; in this case the Backup domain will be reset in
 114:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         order to modify the RTC Clock source, as consequence RTC registers (including
 115:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         the backup registers) and RCC_BDCR register are set to their reset values.
 116:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 117:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** @endverbatim
 118:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @{
 119:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 178


 120:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 121:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
 122:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief  Initialize the RCC extended peripherals clocks according to the specified
 123:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *         parameters in the @ref RCC_PeriphCLKInitTypeDef.
 124:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @param  PeriphClkInit  pointer to a @ref RCC_PeriphCLKInitTypeDef structure that
 125:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *         contains a field PeriphClockSelection which can be a combination of the following value
 126:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *
 127:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART1   USART1 peripheral clock
 128:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPUART1  LPUART1 peripheral clock
 129:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C1     I2C1 peripheral clock
 130:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C3     I2C3 peripheral clock
 131:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM1   LPTIM1 peripheral clock
 132:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM2   LPTIM2 peripheral clock
 133:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI1     SAI1 peripheral clock
 134:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB      USB peripheral clock
 135:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RNG      RNG peripheral clock
 136:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC      ADC peripheral clock
 137:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RTC      RTC peripheral clock
 138:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RFWAKEUP RFWKP peripheral clock
 139:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SMPS     SMPS peripheral clock
 140:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *
 141:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *
 142:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @note   Care must be taken when @ref HAL_RCCEx_PeriphCLKConfig() is used to select
 143:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *         the RTC clock source: in this case the access to Backup domain is enabled.
 144:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *
 145:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @retval HAL status
 146:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
 147:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 148:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** {
 3462              		.loc 1 148 1
 3463              		.cfi_startproc
 3464              		@ args = 0, pretend = 0, frame = 32
 3465              		@ frame_needed = 1, uses_anonymous_args = 0
 3466 0000 80B5     		push	{r7, lr}
 3467              	.LCFI362:
 3468              		.cfi_def_cfa_offset 8
 3469              		.cfi_offset 7, -8
 3470              		.cfi_offset 14, -4
 3471 0002 88B0     		sub	sp, sp, #32
 3472              	.LCFI363:
 3473              		.cfi_def_cfa_offset 40
 3474 0004 00AF     		add	r7, sp, #0
 3475              	.LCFI364:
 3476              		.cfi_def_cfa_register 7
 3477 0006 7860     		str	r0, [r7, #4]
 149:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   uint32_t tickstart;
 150:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 3478              		.loc 1 150 21
 3479 0008 0023     		movs	r3, #0
 3480 000a FB77     		strb	r3, [r7, #31]
 151:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 3481              		.loc 1 151 21
 3482 000c 0023     		movs	r3, #0
 3483 000e BB77     		strb	r3, [r7, #30]
 152:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 153:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Check the parameters */
 154:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 179


 155:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 156:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #if defined(SAI1)
 157:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /*-------------------------- SAI1 clock source configuration ---------------------*/
 158:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 3484              		.loc 1 158 23
 3485 0010 7B68     		ldr	r3, [r7, #4]
 3486 0012 1B68     		ldr	r3, [r3]
 3487              		.loc 1 158 47
 3488 0014 03F04003 		and	r3, r3, #64
 3489              		.loc 1 158 6
 3490 0018 002B     		cmp	r3, #0
 3491 001a 34D0     		beq	.L165
 159:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
 160:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Check the parameters */
 161:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));
 162:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 163:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     switch (PeriphClkInit->Sai1ClockSelection)
 3492              		.loc 1 163 26
 3493 001c 7B68     		ldr	r3, [r7, #4]
 3494 001e 1B6B     		ldr	r3, [r3, #48]
 3495              		.loc 1 163 5
 3496 0020 B3F5400F 		cmp	r3, #12582912
 3497 0024 21D0     		beq	.L195
 3498 0026 B3F5400F 		cmp	r3, #12582912
 3499 002a 1BD8     		bhi	.L167
 3500 002c B3F5000F 		cmp	r3, #8388608
 3501 0030 1DD0     		beq	.L196
 3502 0032 B3F5000F 		cmp	r3, #8388608
 3503 0036 15D8     		bhi	.L167
 3504 0038 002B     		cmp	r3, #0
 3505 003a 0BD0     		beq	.L169
 3506 003c B3F5800F 		cmp	r3, #4194304
 3507 0040 10D1     		bne	.L167
 164:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 165:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
 166:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         /* Enable SAI1 Clock output generated form System PLL . */
 167:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 3508              		.loc 1 167 9
 3509 0042 4FF0B043 		mov	r3, #1476395008
 3510 0046 DB68     		ldr	r3, [r3, #12]
 3511 0048 4FF0B042 		mov	r2, #1476395008
 3512 004c 43F48033 		orr	r3, r3, #65536
 3513 0050 D360     		str	r3, [r2, #12]
 168:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 169:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         /* SAI1 clock source config set later after clock selection check */
 170:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         break;
 3514              		.loc 1 170 9
 3515 0052 0DE0     		b	.L170
 3516              	.L169:
 171:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 172:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
 173:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
 174:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 3517              		.loc 1 174 15
 3518 0054 7B68     		ldr	r3, [r7, #4]
 3519 0056 0433     		adds	r3, r3, #4
 3520 0058 1846     		mov	r0, r3
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 180


 3521 005a FFF7FEFF 		bl	RCCEx_PLLSAI1_ConfigNP
 3522 005e 0346     		mov	r3, r0
 3523 0060 FB77     		strb	r3, [r7, #31]
 175:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         /* SAI1 clock source config set later after clock selection check */
 176:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         break;
 3524              		.loc 1 176 9
 3525 0062 05E0     		b	.L170
 3526              	.L167:
 177:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 178:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       case RCC_SAI1CLKSOURCE_PIN:      /* External clock is used as source of SAI1 clock*/
 179:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         /* SAI1 clock source config set later after clock selection check */
 180:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         break;
 181:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 182:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       case RCC_SAI1CLKSOURCE_HSI:
 183:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 184:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         break;
 185:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 186:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       default:
 187:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         ret = HAL_ERROR;
 3527              		.loc 1 187 13
 3528 0064 0123     		movs	r3, #1
 3529 0066 FB77     		strb	r3, [r7, #31]
 188:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         break;
 3530              		.loc 1 188 9
 3531 0068 02E0     		b	.L170
 3532              	.L195:
 180:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 3533              		.loc 1 180 9
 3534 006a 00BF     		nop
 3535 006c 00E0     		b	.L170
 3536              	.L196:
 184:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 3537              		.loc 1 184 9
 3538 006e 00BF     		nop
 3539              	.L170:
 189:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
 190:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 191:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 3540              		.loc 1 191 8
 3541 0070 FB7F     		ldrb	r3, [r7, #31]	@ zero_extendqisi2
 3542 0072 002B     		cmp	r3, #0
 3543 0074 05D1     		bne	.L171
 192:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 193:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       /* Set the source of SAI1 clock*/
 194:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 3544              		.loc 1 194 7
 3545 0076 7B68     		ldr	r3, [r7, #4]
 3546 0078 1B6B     		ldr	r3, [r3, #48]
 3547 007a 1846     		mov	r0, r3
 3548 007c FFF7FEFF 		bl	LL_RCC_SetSAIClockSource
 3549 0080 01E0     		b	.L165
 3550              	.L171:
 195:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
 196:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     else
 197:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 198:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       /* set overall return value */
 199:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       status = ret;
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 181


 3551              		.loc 1 199 14
 3552 0082 FB7F     		ldrb	r3, [r7, #31]
 3553 0084 BB77     		strb	r3, [r7, #30]
 3554              	.L165:
 200:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
 201:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
 202:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #endif /* SAI1 */
 203:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 204:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /*-------------------------- RTC clock source configuration ----------------------*/
 205:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 3555              		.loc 1 205 21
 3556 0086 7B68     		ldr	r3, [r7, #4]
 3557 0088 1B68     		ldr	r3, [r3]
 3558              		.loc 1 205 44
 3559 008a 03F40063 		and	r3, r3, #2048
 3560              		.loc 1 205 6
 3561 008e 002B     		cmp	r3, #0
 3562 0090 46D0     		beq	.L172
 3563              	.LBB2:
 206:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
 207:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 3564              		.loc 1 207 31
 3565 0092 FFF7FEFF 		bl	LL_RCC_GetRTCClockSource
 3566 0096 B861     		str	r0, [r7, #24]
 208:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 209:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Check for RTC Parameters used to output RTCCLK */
 210:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 211:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 212:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Configure the clock source only if a different source is expected */
 213:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 3567              		.loc 1 213 40
 3568 0098 7B68     		ldr	r3, [r7, #4]
 3569 009a 1B6C     		ldr	r3, [r3, #64]
 3570              		.loc 1 213 8
 3571 009c BA69     		ldr	r2, [r7, #24]
 3572 009e 9A42     		cmp	r2, r3
 3573 00a0 3CD0     		beq	.L173
 214:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 215:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       /* Enable write access to Backup domain */
 216:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       HAL_PWR_EnableBkUpAccess();
 3574              		.loc 1 216 7
 3575 00a2 FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 217:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 218:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       /* If a clock source is not yet selected */
 219:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 3576              		.loc 1 219 10
 3577 00a6 BB69     		ldr	r3, [r7, #24]
 3578 00a8 002B     		cmp	r3, #0
 3579 00aa 05D1     		bne	.L174
 220:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
 221:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         /* Directly set the configuration of the clock source selection */
 222:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 3580              		.loc 1 222 9
 3581 00ac 7B68     		ldr	r3, [r7, #4]
 3582 00ae 1B6C     		ldr	r3, [r3, #64]
 3583 00b0 1846     		mov	r0, r3
 3584 00b2 FFF7FEFF 		bl	LL_RCC_SetRTCClockSource
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 182


 3585 00b6 2EE0     		b	.L175
 3586              	.L174:
 3587              	.LBB3:
 223:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
 224:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       else /* A clock source is already selected */
 225:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
 226:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         /* Store the content of BDCR register before the reset of Backup Domain */
 227:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 3588              		.loc 1 227 25
 3589 00b8 4FF0B043 		mov	r3, #1476395008
 3590              		.loc 1 227 18
 3591 00bc D3F89030 		ldr	r3, [r3, #144]
 3592 00c0 7B61     		str	r3, [r7, #20]
 228:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 229:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         /* RTC Clock selection can be changed only if the Backup Domain is reset */
 230:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         LL_RCC_ForceBackupDomainReset();
 3593              		.loc 1 230 9
 3594 00c2 FFF7FEFF 		bl	LL_RCC_ForceBackupDomainReset
 231:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         LL_RCC_ReleaseBackupDomainReset();
 3595              		.loc 1 231 9
 3596 00c6 FFF7FEFF 		bl	LL_RCC_ReleaseBackupDomainReset
 232:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 233:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         /* Set the value of the clock source selection */
 234:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 3597              		.loc 1 234 9
 3598 00ca 7B69     		ldr	r3, [r7, #20]
 3599 00cc 23F44072 		bic	r2, r3, #768
 3600 00d0 7B68     		ldr	r3, [r7, #4]
 3601 00d2 1B6C     		ldr	r3, [r3, #64]
 3602 00d4 1343     		orrs	r3, r3, r2
 3603 00d6 7B61     		str	r3, [r7, #20]
 235:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 236:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         /* Restore the content of BDCR register */
 237:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         LL_RCC_WriteReg(BDCR, bdcr);
 3604              		.loc 1 237 9
 3605 00d8 4FF0B042 		mov	r2, #1476395008
 3606 00dc 7B69     		ldr	r3, [r7, #20]
 3607 00de C2F89030 		str	r3, [r2, #144]
 238:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 239:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
 240:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         if (LL_RCC_LSE_IsEnabled() == 1U)
 3608              		.loc 1 240 13
 3609 00e2 FFF7FEFF 		bl	LL_RCC_LSE_IsEnabled
 3610 00e6 0346     		mov	r3, r0
 3611              		.loc 1 240 12 discriminator 1
 3612 00e8 012B     		cmp	r3, #1
 3613 00ea 14D1     		bne	.L175
 241:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         {
 242:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           /* Get Start Tick*/
 243:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           tickstart = HAL_GetTick();
 3614              		.loc 1 243 23
 3615 00ec FFF7FEFF 		bl	HAL_GetTick
 3616 00f0 3861     		str	r0, [r7, #16]
 244:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 245:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           /* Wait till LSE is ready */
 246:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           while (LL_RCC_LSE_IsReady() != 1U)
 3617              		.loc 1 246 17
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 183


 3618 00f2 0BE0     		b	.L176
 3619              	.L177:
 247:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           {
 248:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****             if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 3620              		.loc 1 248 18
 3621 00f4 FFF7FEFF 		bl	HAL_GetTick
 3622 00f8 0246     		mov	r2, r0
 3623              		.loc 1 248 32 discriminator 1
 3624 00fa 3B69     		ldr	r3, [r7, #16]
 3625 00fc D31A     		subs	r3, r2, r3
 3626              		.loc 1 248 16 discriminator 1
 3627 00fe 41F28832 		movw	r2, #5000
 3628 0102 9342     		cmp	r3, r2
 3629 0104 02D9     		bls	.L176
 249:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****             {
 250:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****               ret = HAL_TIMEOUT;
 3630              		.loc 1 250 19
 3631 0106 0323     		movs	r3, #3
 3632 0108 FB77     		strb	r3, [r7, #31]
 251:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****               break;
 3633              		.loc 1 251 15
 3634 010a 04E0     		b	.L175
 3635              	.L176:
 246:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           {
 3636              		.loc 1 246 18
 3637 010c FFF7FEFF 		bl	LL_RCC_LSE_IsReady
 3638 0110 0346     		mov	r3, r0
 246:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           {
 3639              		.loc 1 246 39 discriminator 1
 3640 0112 012B     		cmp	r3, #1
 3641 0114 EED1     		bne	.L177
 3642              	.L175:
 3643              	.LBE3:
 252:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****             }
 253:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           }
 254:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         }
 255:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
 256:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 257:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       /* set overall return value */
 258:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       status = ret;
 3644              		.loc 1 258 14
 3645 0116 FB7F     		ldrb	r3, [r7, #31]
 3646 0118 BB77     		strb	r3, [r7, #30]
 3647 011a 01E0     		b	.L172
 3648              	.L173:
 259:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
 260:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     else
 261:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 262:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       /* set overall return value */
 263:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       status = ret;
 3649              		.loc 1 263 14
 3650 011c FB7F     		ldrb	r3, [r7, #31]
 3651 011e BB77     		strb	r3, [r7, #30]
 3652              	.L172:
 3653              	.LBE2:
 264:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
 265:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 184


 266:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
 267:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 268:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /*-------------------------- USART1 clock source configuration -------------------*/
 269:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 3654              		.loc 1 269 22
 3655 0120 7B68     		ldr	r3, [r7, #4]
 3656 0122 1B68     		ldr	r3, [r3]
 3657              		.loc 1 269 46
 3658 0124 03F00103 		and	r3, r3, #1
 3659              		.loc 1 269 6
 3660 0128 002B     		cmp	r3, #0
 3661 012a 04D0     		beq	.L178
 270:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
 271:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Check the parameters */
 272:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 273:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 274:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Configure the USART1 clock source */
 275:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 3662              		.loc 1 275 5
 3663 012c 7B68     		ldr	r3, [r7, #4]
 3664 012e 9B69     		ldr	r3, [r3, #24]
 3665 0130 1846     		mov	r0, r3
 3666 0132 FFF7FEFF 		bl	LL_RCC_SetUSARTClockSource
 3667              	.L178:
 276:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
 277:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 278:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #if defined(LPUART1)
 279:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /*-------------------------- LPUART1 clock source configuration ------------------*/
 280:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 3668              		.loc 1 280 22
 3669 0136 7B68     		ldr	r3, [r7, #4]
 3670 0138 1B68     		ldr	r3, [r3]
 3671              		.loc 1 280 46
 3672 013a 03F00203 		and	r3, r3, #2
 3673              		.loc 1 280 6
 3674 013e 002B     		cmp	r3, #0
 3675 0140 04D0     		beq	.L179
 281:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
 282:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Check the parameters */
 283:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 284:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 285:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Configure the LPUAR1 clock source */
 286:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 3676              		.loc 1 286 5
 3677 0142 7B68     		ldr	r3, [r7, #4]
 3678 0144 DB69     		ldr	r3, [r3, #28]
 3679 0146 1846     		mov	r0, r3
 3680 0148 FFF7FEFF 		bl	LL_RCC_SetLPUARTClockSource
 3681              	.L179:
 287:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
 288:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #endif /* LPUART1 */
 289:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 290:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /*-------------------------- LPTIM1 clock source configuration -------------------*/
 291:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 3682              		.loc 1 291 22
 3683 014c 7B68     		ldr	r3, [r7, #4]
 3684 014e 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 185


 3685              		.loc 1 291 46
 3686 0150 03F01003 		and	r3, r3, #16
 3687              		.loc 1 291 6
 3688 0154 002B     		cmp	r3, #0
 3689 0156 04D0     		beq	.L180
 292:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
 293:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 294:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 3690              		.loc 1 294 5
 3691 0158 7B68     		ldr	r3, [r7, #4]
 3692 015a 9B6A     		ldr	r3, [r3, #40]
 3693 015c 1846     		mov	r0, r3
 3694 015e FFF7FEFF 		bl	LL_RCC_SetLPTIMClockSource
 3695              	.L180:
 295:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
 296:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 297:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /*-------------------------- LPTIM2 clock source configuration -------------------*/
 298:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 3696              		.loc 1 298 22
 3697 0162 7B68     		ldr	r3, [r7, #4]
 3698 0164 1B68     		ldr	r3, [r3]
 3699              		.loc 1 298 46
 3700 0166 03F02003 		and	r3, r3, #32
 3701              		.loc 1 298 6
 3702 016a 002B     		cmp	r3, #0
 3703 016c 04D0     		beq	.L181
 299:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
 300:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
 301:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 3704              		.loc 1 301 5
 3705 016e 7B68     		ldr	r3, [r7, #4]
 3706 0170 DB6A     		ldr	r3, [r3, #44]
 3707 0172 1846     		mov	r0, r3
 3708 0174 FFF7FEFF 		bl	LL_RCC_SetLPTIMClockSource
 3709              	.L181:
 302:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
 303:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 304:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /*-------------------------- I2C1 clock source configuration ---------------------*/
 305:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 3710              		.loc 1 305 22
 3711 0178 7B68     		ldr	r3, [r7, #4]
 3712 017a 1B68     		ldr	r3, [r3]
 3713              		.loc 1 305 46
 3714 017c 03F00403 		and	r3, r3, #4
 3715              		.loc 1 305 6
 3716 0180 002B     		cmp	r3, #0
 3717 0182 04D0     		beq	.L182
 306:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
 307:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Check the parameters */
 308:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 309:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 310:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Configure the I2C1 clock source */
 311:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 3718              		.loc 1 311 5
 3719 0184 7B68     		ldr	r3, [r7, #4]
 3720 0186 1B6A     		ldr	r3, [r3, #32]
 3721 0188 1846     		mov	r0, r3
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 186


 3722 018a FFF7FEFF 		bl	LL_RCC_SetI2CClockSource
 3723              	.L182:
 312:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
 313:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 314:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #if defined(I2C3)
 315:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /*-------------------------- I2C3 clock source configuration ---------------------*/
 316:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 3724              		.loc 1 316 22
 3725 018e 7B68     		ldr	r3, [r7, #4]
 3726 0190 1B68     		ldr	r3, [r3]
 3727              		.loc 1 316 46
 3728 0192 03F00803 		and	r3, r3, #8
 3729              		.loc 1 316 6
 3730 0196 002B     		cmp	r3, #0
 3731 0198 04D0     		beq	.L183
 317:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
 318:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Check the parameters */
 319:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 320:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 321:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Configure the I2C3 clock source */
 322:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 3732              		.loc 1 322 5
 3733 019a 7B68     		ldr	r3, [r7, #4]
 3734 019c 5B6A     		ldr	r3, [r3, #36]
 3735 019e 1846     		mov	r0, r3
 3736 01a0 FFF7FEFF 		bl	LL_RCC_SetI2CClockSource
 3737              	.L183:
 323:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
 324:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #endif /* I2C3 */
 325:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 326:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #if defined(USB)
 327:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /*-------------------------- USB clock source configuration ----------------------*/
 328:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 3738              		.loc 1 328 22
 3739 01a4 7B68     		ldr	r3, [r7, #4]
 3740 01a6 1B68     		ldr	r3, [r3]
 3741              		.loc 1 328 46
 3742 01a8 03F48073 		and	r3, r3, #256
 3743              		.loc 1 328 6
 3744 01ac 002B     		cmp	r3, #0
 3745 01ae 22D0     		beq	.L184
 329:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
 330:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 331:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 3746              		.loc 1 331 5
 3747 01b0 7B68     		ldr	r3, [r7, #4]
 3748 01b2 5B6B     		ldr	r3, [r3, #52]
 3749 01b4 1846     		mov	r0, r3
 3750 01b6 FFF7FEFF 		bl	LL_RCC_SetUSBClockSource
 332:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 333:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 3751              		.loc 1 333 22
 3752 01ba 7B68     		ldr	r3, [r7, #4]
 3753 01bc 5B6B     		ldr	r3, [r3, #52]
 3754              		.loc 1 333 8
 3755 01be B3F1006F 		cmp	r3, #134217728
 3756 01c2 07D1     		bne	.L185
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 187


 334:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 335:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       /* Enable PLLQ output */
 336:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 3757              		.loc 1 336 7
 3758 01c4 4FF0B043 		mov	r3, #1476395008
 3759 01c8 DB68     		ldr	r3, [r3, #12]
 3760 01ca 4FF0B042 		mov	r2, #1476395008
 3761 01ce 43F08073 		orr	r3, r3, #16777216
 3762 01d2 D360     		str	r3, [r2, #12]
 3763              	.L185:
 337:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
 338:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #if defined(SAI1)
 339:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 3764              		.loc 1 339 22
 3765 01d4 7B68     		ldr	r3, [r7, #4]
 3766 01d6 5B6B     		ldr	r3, [r3, #52]
 3767              		.loc 1 339 8
 3768 01d8 B3F1806F 		cmp	r3, #67108864
 3769 01dc 0BD1     		bne	.L184
 340:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 341:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
 342:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 3770              		.loc 1 342 13
 3771 01de 7B68     		ldr	r3, [r7, #4]
 3772 01e0 0433     		adds	r3, r3, #4
 3773 01e2 1846     		mov	r0, r3
 3774 01e4 FFF7FEFF 		bl	RCCEx_PLLSAI1_ConfigNQ
 3775 01e8 0346     		mov	r3, r0
 3776 01ea FB77     		strb	r3, [r7, #31]
 343:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 344:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       if (ret != HAL_OK)
 3777              		.loc 1 344 10
 3778 01ec FB7F     		ldrb	r3, [r7, #31]	@ zero_extendqisi2
 3779 01ee 002B     		cmp	r3, #0
 3780 01f0 01D0     		beq	.L184
 345:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
 346:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         /* set overall return value */
 347:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         status = ret;
 3781              		.loc 1 347 16
 3782 01f2 FB7F     		ldrb	r3, [r7, #31]
 3783 01f4 BB77     		strb	r3, [r7, #30]
 3784              	.L184:
 348:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
 349:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
 350:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #endif /* SAI1 */
 351:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
 352:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #endif /* USB */
 353:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 354:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /*-------------------------- RNG clock source configuration ----------------------*/
 355:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 3785              		.loc 1 355 22
 3786 01f6 7B68     		ldr	r3, [r7, #4]
 3787 01f8 1B68     		ldr	r3, [r3]
 3788              		.loc 1 355 46
 3789 01fa 03F40073 		and	r3, r3, #512
 3790              		.loc 1 355 6
 3791 01fe 002B     		cmp	r3, #0
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 188


 3792 0200 2BD0     		beq	.L186
 356:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
 357:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Check the parameters */
 358:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
 359:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 360:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Configure the RNG clock source */
 361:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 3793              		.loc 1 361 5
 3794 0202 7B68     		ldr	r3, [r7, #4]
 3795 0204 9B6B     		ldr	r3, [r3, #56]
 3796 0206 B3F1804F 		cmp	r3, #1073741824
 3797 020a 08D0     		beq	.L187
 3798              		.loc 1 361 5 is_stmt 0 discriminator 2
 3799 020c 7B68     		ldr	r3, [r7, #4]
 3800 020e 9B6B     		ldr	r3, [r3, #56]
 3801 0210 B3F1004F 		cmp	r3, #-2147483648
 3802 0214 03D0     		beq	.L187
 3803              		.loc 1 361 5 discriminator 4
 3804 0216 7B68     		ldr	r3, [r7, #4]
 3805 0218 9B6B     		ldr	r3, [r3, #56]
 3806 021a 002B     		cmp	r3, #0
 3807 021c 05D1     		bne	.L188
 3808              	.L187:
 3809              		.loc 1 361 5 discriminator 5
 3810 021e 7B68     		ldr	r3, [r7, #4]
 3811 0220 9B6B     		ldr	r3, [r3, #56]
 3812 0222 1846     		mov	r0, r3
 3813 0224 FFF7FEFF 		bl	LL_RCC_SetRNGClockSource
 3814              		.loc 1 361 5
 3815 0228 0AE0     		b	.L189
 3816              	.L188:
 3817              	.LBB4:
 3818              		.loc 1 361 5 discriminator 6
 3819 022a 7B68     		ldr	r3, [r7, #4]
 3820 022c 9B6B     		ldr	r3, [r3, #56]
 3821 022e 23F08053 		bic	r3, r3, #268435456
 3822 0232 FB60     		str	r3, [r7, #12]
 3823 0234 0020     		movs	r0, #0
 3824 0236 FFF7FEFF 		bl	LL_RCC_SetRNGClockSource
 3825              		.loc 1 361 5 discriminator 1
 3826 023a F868     		ldr	r0, [r7, #12]
 3827 023c FFF7FEFF 		bl	LL_RCC_SetCLK48ClockSource
 3828              	.L189:
 3829              	.LBE4:
 362:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 363:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 3830              		.loc 1 363 22 is_stmt 1
 3831 0240 7B68     		ldr	r3, [r7, #4]
 3832 0242 9B6B     		ldr	r3, [r3, #56]
 3833              		.loc 1 363 8
 3834 0244 B3F1C05F 		cmp	r3, #402653184
 3835 0248 07D1     		bne	.L186
 364:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 365:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       /* Enable PLLQ output */
 366:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 3836              		.loc 1 366 7
 3837 024a 4FF0B043 		mov	r3, #1476395008
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 189


 3838 024e DB68     		ldr	r3, [r3, #12]
 3839 0250 4FF0B042 		mov	r2, #1476395008
 3840 0254 43F08073 		orr	r3, r3, #16777216
 3841 0258 D360     		str	r3, [r2, #12]
 3842              	.L186:
 367:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
 368:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
 369:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 370:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /*-------------------------- ADC clock source configuration ----------------------*/
 371:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 3843              		.loc 1 371 22
 3844 025a 7B68     		ldr	r3, [r7, #4]
 3845 025c 1B68     		ldr	r3, [r3]
 3846              		.loc 1 371 46
 3847 025e 03F48063 		and	r3, r3, #1024
 3848              		.loc 1 371 6
 3849 0262 002B     		cmp	r3, #0
 3850 0264 22D0     		beq	.L190
 372:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
 373:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Check the parameters */
 374:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
 375:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 376:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Configure the ADC interface clock source */
 377:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 3851              		.loc 1 377 5
 3852 0266 7B68     		ldr	r3, [r7, #4]
 3853 0268 DB6B     		ldr	r3, [r3, #60]
 3854 026a 1846     		mov	r0, r3
 3855 026c FFF7FEFF 		bl	LL_RCC_SetADCClockSource
 378:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 379:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 3856              		.loc 1 379 22
 3857 0270 7B68     		ldr	r3, [r7, #4]
 3858 0272 DB6B     		ldr	r3, [r3, #60]
 3859              		.loc 1 379 8
 3860 0274 B3F1005F 		cmp	r3, #536870912
 3861 0278 07D1     		bne	.L191
 380:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 381:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       /* Enable RCC_PLL_RNGCLK output */
 382:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 3862              		.loc 1 382 7
 3863 027a 4FF0B043 		mov	r3, #1476395008
 3864 027e DB68     		ldr	r3, [r3, #12]
 3865 0280 4FF0B042 		mov	r2, #1476395008
 3866 0284 43F48033 		orr	r3, r3, #65536
 3867 0288 D360     		str	r3, [r2, #12]
 3868              	.L191:
 383:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
 384:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 385:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #if defined(SAI1)
 386:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 3869              		.loc 1 386 22
 3870 028a 7B68     		ldr	r3, [r7, #4]
 3871 028c DB6B     		ldr	r3, [r3, #60]
 3872              		.loc 1 386 8
 3873 028e B3F1805F 		cmp	r3, #268435456
 3874 0292 0BD1     		bne	.L190
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 190


 387:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 388:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
 389:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 3875              		.loc 1 389 13
 3876 0294 7B68     		ldr	r3, [r7, #4]
 3877 0296 0433     		adds	r3, r3, #4
 3878 0298 1846     		mov	r0, r3
 3879 029a FFF7FEFF 		bl	RCCEx_PLLSAI1_ConfigNR
 3880 029e 0346     		mov	r3, r0
 3881 02a0 FB77     		strb	r3, [r7, #31]
 390:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 391:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       if (ret != HAL_OK)
 3882              		.loc 1 391 10
 3883 02a2 FB7F     		ldrb	r3, [r7, #31]	@ zero_extendqisi2
 3884 02a4 002B     		cmp	r3, #0
 3885 02a6 01D0     		beq	.L190
 392:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
 393:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         /* set overall return value */
 394:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         status = ret;
 3886              		.loc 1 394 16
 3887 02a8 FB7F     		ldrb	r3, [r7, #31]
 3888 02aa BB77     		strb	r3, [r7, #30]
 3889              	.L190:
 395:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
 396:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
 397:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #endif /* SAI1 */
 398:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
 399:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 400:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /*-------------------------- RFWKP clock source configuration ----------------------*/
 401:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 3890              		.loc 1 401 22
 3891 02ac 7B68     		ldr	r3, [r7, #4]
 3892 02ae 1B68     		ldr	r3, [r3]
 3893              		.loc 1 401 46
 3894 02b0 03F48053 		and	r3, r3, #4096
 3895              		.loc 1 401 6
 3896 02b4 002B     		cmp	r3, #0
 3897 02b6 04D0     		beq	.L192
 402:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
 403:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Check the parameters */
 404:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));
 405:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 406:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Configure the RFWKP interface clock source */
 407:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 3898              		.loc 1 407 5
 3899 02b8 7B68     		ldr	r3, [r7, #4]
 3900 02ba 5B6C     		ldr	r3, [r3, #68]
 3901 02bc 1846     		mov	r0, r3
 3902 02be FFF7FEFF 		bl	LL_RCC_SetRFWKPClockSource
 3903              	.L192:
 408:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 409:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
 410:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 411:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #if defined(RCC_SMPS_SUPPORT)
 412:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /*-------------------------- SMPS clock source configuration ----------------------*/
 413:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 3904              		.loc 1 413 22
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 191


 3905 02c2 7B68     		ldr	r3, [r7, #4]
 3906 02c4 1B68     		ldr	r3, [r3]
 3907              		.loc 1 413 46
 3908 02c6 03F40053 		and	r3, r3, #8192
 3909              		.loc 1 413 6
 3910 02ca 002B     		cmp	r3, #0
 3911 02cc 09D0     		beq	.L193
 414:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
 415:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Check the parameters */
 416:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
 417:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));
 418:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 419:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Configure the SMPS interface clock division factor */
 420:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 3912              		.loc 1 420 5
 3913 02ce 7B68     		ldr	r3, [r7, #4]
 3914 02d0 DB6C     		ldr	r3, [r3, #76]
 3915 02d2 1846     		mov	r0, r3
 3916 02d4 FFF7FEFF 		bl	LL_RCC_SetSMPSPrescaler
 421:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 422:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Configure the SMPS interface clock source */
 423:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 3917              		.loc 1 423 5
 3918 02d8 7B68     		ldr	r3, [r7, #4]
 3919 02da 9B6C     		ldr	r3, [r3, #72]
 3920 02dc 1846     		mov	r0, r3
 3921 02de FFF7FEFF 		bl	LL_RCC_SetSMPSClockSource
 3922              	.L193:
 424:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
 425:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #endif /* RCC_SMPS_SUPPORT */
 426:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 427:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   return status;
 3923              		.loc 1 427 10
 3924 02e2 BB7F     		ldrb	r3, [r7, #30]	@ zero_extendqisi2
 428:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** }
 3925              		.loc 1 428 1
 3926 02e4 1846     		mov	r0, r3
 3927 02e6 2037     		adds	r7, r7, #32
 3928              	.LCFI365:
 3929              		.cfi_def_cfa_offset 8
 3930 02e8 BD46     		mov	sp, r7
 3931              	.LCFI366:
 3932              		.cfi_def_cfa_register 13
 3933              		@ sp needed
 3934 02ea 80BD     		pop	{r7, pc}
 3935              		.cfi_endproc
 3936              	.LFE950:
 3938              		.section	.text.HAL_RCCEx_GetPeriphCLKConfig,"ax",%progbits
 3939              		.align	1
 3940              		.global	HAL_RCCEx_GetPeriphCLKConfig
 3941              		.syntax unified
 3942              		.thumb
 3943              		.thumb_func
 3945              	HAL_RCCEx_GetPeriphCLKConfig:
 3946              	.LFB951:
 429:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 430:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 192


 431:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
 432:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal RCC configuration registers.
 433:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @param  PeriphClkInit  pointer to an RCC_PeriphCLKInitTypeDef structure that
 434:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *         returns the configuration information for the Extended Peripherals
 435:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *         clocks(SAI1, LPTIM1, LPTIM2, I2C1, I2C3, LPUART1,
 436:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *         USART1, RTC, ADCx, USB, RNG, RFWKP, SMPS).
 437:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @retval None
 438:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
 439:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 440:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** {
 3947              		.loc 1 440 1
 3948              		.cfi_startproc
 3949              		@ args = 0, pretend = 0, frame = 8
 3950              		@ frame_needed = 1, uses_anonymous_args = 0
 3951 0000 80B5     		push	{r7, lr}
 3952              	.LCFI367:
 3953              		.cfi_def_cfa_offset 8
 3954              		.cfi_offset 7, -8
 3955              		.cfi_offset 14, -4
 3956 0002 82B0     		sub	sp, sp, #8
 3957              	.LCFI368:
 3958              		.cfi_def_cfa_offset 16
 3959 0004 00AF     		add	r7, sp, #0
 3960              	.LCFI369:
 3961              		.cfi_def_cfa_register 7
 3962 0006 7860     		str	r0, [r7, #4]
 441:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Set all possible values for the extended clock type parameter------------*/
 442:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 443:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_I2C1   | \
 3963              		.loc 1 443 39
 3964 0008 7B68     		ldr	r3, [r7, #4]
 3965 000a 41F63562 		movw	r2, #7733
 3966 000e 1A60     		str	r2, [r3]
 444:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1 | RCC_PERIPHCLK_LPTIM2 | \
 445:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RNG    | RCC_PERIPHCLK_ADC    | \
 446:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC    | RCC_PERIPHCLK_RFWAKEUP;
 447:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #if defined(LPUART1)
 448:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_LPUART1;
 3967              		.loc 1 448 16
 3968 0010 7B68     		ldr	r3, [r7, #4]
 3969 0012 1B68     		ldr	r3, [r3]
 3970              		.loc 1 448 39
 3971 0014 43F00202 		orr	r2, r3, #2
 3972 0018 7B68     		ldr	r3, [r7, #4]
 3973 001a 1A60     		str	r2, [r3]
 449:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #endif /* LPUART1 */
 450:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 451:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #if defined(I2C3)
 452:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2C3;
 3974              		.loc 1 452 16
 3975 001c 7B68     		ldr	r3, [r7, #4]
 3976 001e 1B68     		ldr	r3, [r3]
 3977              		.loc 1 452 39
 3978 0020 43F00802 		orr	r2, r3, #8
 3979 0024 7B68     		ldr	r3, [r7, #4]
 3980 0026 1A60     		str	r2, [r3]
 453:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #endif /* I2C3 */
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 193


 454:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 455:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #if defined(SAI1)
 456:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI1;
 3981              		.loc 1 456 16
 3982 0028 7B68     		ldr	r3, [r7, #4]
 3983 002a 1B68     		ldr	r3, [r3]
 3984              		.loc 1 456 39
 3985 002c 43F04002 		orr	r2, r3, #64
 3986 0030 7B68     		ldr	r3, [r7, #4]
 3987 0032 1A60     		str	r2, [r3]
 457:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #endif /* SAI1 */
 458:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 459:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #if defined(USB)
 460:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_USB;
 3988              		.loc 1 460 16
 3989 0034 7B68     		ldr	r3, [r7, #4]
 3990 0036 1B68     		ldr	r3, [r3]
 3991              		.loc 1 460 39
 3992 0038 43F48072 		orr	r2, r3, #256
 3993 003c 7B68     		ldr	r3, [r7, #4]
 3994 003e 1A60     		str	r2, [r3]
 461:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #endif /* USB */
 462:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 463:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #if defined(RCC_SMPS_SUPPORT)
 464:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SMPS;
 3995              		.loc 1 464 16
 3996 0040 7B68     		ldr	r3, [r7, #4]
 3997 0042 1B68     		ldr	r3, [r3]
 3998              		.loc 1 464 39
 3999 0044 43F40052 		orr	r2, r3, #8192
 4000 0048 7B68     		ldr	r3, [r7, #4]
 4001 004a 1A60     		str	r2, [r3]
 465:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #endif /* RCC_SMPS_SUPPORT */
 466:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 467:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 468:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #if defined(SAI1)
 469:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Get the PLLSAI1 Clock configuration -----------------------------------------------*/
 470:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLN = LL_RCC_PLLSAI1_GetN();
 4002              		.loc 1 470 33
 4003 004c FFF7FEFF 		bl	LL_RCC_PLLSAI1_GetN
 4004 0050 0246     		mov	r2, r0
 4005              		.loc 1 470 31 discriminator 1
 4006 0052 7B68     		ldr	r3, [r7, #4]
 4007 0054 5A60     		str	r2, [r3, #4]
 471:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLP = LL_RCC_PLLSAI1_GetP();
 4008              		.loc 1 471 33
 4009 0056 FFF7FEFF 		bl	LL_RCC_PLLSAI1_GetP
 4010 005a 0246     		mov	r2, r0
 4011              		.loc 1 471 31 discriminator 1
 4012 005c 7B68     		ldr	r3, [r7, #4]
 4013 005e 9A60     		str	r2, [r3, #8]
 472:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLR = LL_RCC_PLLSAI1_GetR();
 4014              		.loc 1 472 33
 4015 0060 FFF7FEFF 		bl	LL_RCC_PLLSAI1_GetR
 4016 0064 0246     		mov	r2, r0
 4017              		.loc 1 472 31 discriminator 1
 4018 0066 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 194


 4019 0068 1A61     		str	r2, [r3, #16]
 473:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLQ = LL_RCC_PLLSAI1_GetQ();
 4020              		.loc 1 473 33
 4021 006a FFF7FEFF 		bl	LL_RCC_PLLSAI1_GetQ
 4022 006e 0246     		mov	r2, r0
 4023              		.loc 1 473 31 discriminator 1
 4024 0070 7B68     		ldr	r3, [r7, #4]
 4025 0072 DA60     		str	r2, [r3, #12]
 474:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #endif /* SAI1 */
 475:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 476:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Get the USART1 clock source ---------------------------------------------*/
 477:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   PeriphClkInit->Usart1ClockSelection   = __HAL_RCC_GET_USART1_SOURCE();
 4026              		.loc 1 477 43
 4027 0074 0320     		movs	r0, #3
 4028 0076 FFF7FEFF 		bl	LL_RCC_GetUSARTClockSource
 4029 007a 0246     		mov	r2, r0
 4030              		.loc 1 477 41 discriminator 1
 4031 007c 7B68     		ldr	r3, [r7, #4]
 4032 007e 9A61     		str	r2, [r3, #24]
 478:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 479:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #if defined(LPUART1)
 480:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Get the LPUART1 clock source --------------------------------------------*/
 481:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   PeriphClkInit->Lpuart1ClockSelection  = __HAL_RCC_GET_LPUART1_SOURCE();
 4033              		.loc 1 481 43
 4034 0080 4FF44060 		mov	r0, #3072
 4035 0084 FFF7FEFF 		bl	LL_RCC_GetLPUARTClockSource
 4036 0088 0246     		mov	r2, r0
 4037              		.loc 1 481 41 discriminator 1
 4038 008a 7B68     		ldr	r3, [r7, #4]
 4039 008c DA61     		str	r2, [r3, #28]
 482:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #endif /* LPUART1 */
 483:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 484:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Get the I2C1 clock source -----------------------------------------------*/
 485:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   PeriphClkInit->I2c1ClockSelection     = __HAL_RCC_GET_I2C1_SOURCE();
 4040              		.loc 1 485 43
 4041 008e 4FF44050 		mov	r0, #12288
 4042 0092 FFF7FEFF 		bl	LL_RCC_GetI2CClockSource
 4043 0096 0246     		mov	r2, r0
 4044              		.loc 1 485 41 discriminator 1
 4045 0098 7B68     		ldr	r3, [r7, #4]
 4046 009a 1A62     		str	r2, [r3, #32]
 486:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 487:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #if defined(I2C3)
 488:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Get the I2C3 clock source -----------------------------------------------*/
 489:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   PeriphClkInit->I2c3ClockSelection     = __HAL_RCC_GET_I2C3_SOURCE();
 4047              		.loc 1 489 43
 4048 009c 4FF44030 		mov	r0, #196608
 4049 00a0 FFF7FEFF 		bl	LL_RCC_GetI2CClockSource
 4050 00a4 0246     		mov	r2, r0
 4051              		.loc 1 489 41 discriminator 1
 4052 00a6 7B68     		ldr	r3, [r7, #4]
 4053 00a8 5A62     		str	r2, [r3, #36]
 490:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #endif /* I2C3 */
 491:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 492:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Get the LPTIM1 clock source ---------------------------------------------*/
 493:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   PeriphClkInit->Lptim1ClockSelection   = __HAL_RCC_GET_LPTIM1_SOURCE();
 4054              		.loc 1 493 43
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 195


 4055 00aa 4FF44020 		mov	r0, #786432
 4056 00ae FFF7FEFF 		bl	LL_RCC_GetLPTIMClockSource
 4057 00b2 0246     		mov	r2, r0
 4058              		.loc 1 493 41 discriminator 1
 4059 00b4 7B68     		ldr	r3, [r7, #4]
 4060 00b6 9A62     		str	r2, [r3, #40]
 494:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 495:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Get the LPTIM2 clock source ---------------------------------------------*/
 496:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   PeriphClkInit->Lptim2ClockSelection   = __HAL_RCC_GET_LPTIM2_SOURCE();
 4061              		.loc 1 496 43
 4062 00b8 4FF44010 		mov	r0, #3145728
 4063 00bc FFF7FEFF 		bl	LL_RCC_GetLPTIMClockSource
 4064 00c0 0246     		mov	r2, r0
 4065              		.loc 1 496 41 discriminator 1
 4066 00c2 7B68     		ldr	r3, [r7, #4]
 4067 00c4 DA62     		str	r2, [r3, #44]
 497:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 498:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #if defined(SAI1)
 499:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Get the SAI1 clock source -----------------------------------------------*/
 500:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   PeriphClkInit->Sai1ClockSelection     = __HAL_RCC_GET_SAI1_SOURCE();
 4068              		.loc 1 500 43
 4069 00c6 4FF44000 		mov	r0, #12582912
 4070 00ca FFF7FEFF 		bl	LL_RCC_GetSAIClockSource
 4071 00ce 0246     		mov	r2, r0
 4072              		.loc 1 500 41 discriminator 1
 4073 00d0 7B68     		ldr	r3, [r7, #4]
 4074 00d2 1A63     		str	r2, [r3, #48]
 501:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #endif /* SAI1 */
 502:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 503:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Get the RTC clock source ------------------------------------------------*/
 504:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   PeriphClkInit->RTCClockSelection      = __HAL_RCC_GET_RTC_SOURCE();
 4075              		.loc 1 504 43
 4076 00d4 FFF7FEFF 		bl	LL_RCC_GetRTCClockSource
 4077 00d8 0246     		mov	r2, r0
 4078              		.loc 1 504 41 discriminator 1
 4079 00da 7B68     		ldr	r3, [r7, #4]
 4080 00dc 1A64     		str	r2, [r3, #64]
 505:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 506:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #if defined(USB)
 507:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Get the USB clock source ------------------------------------------------*/
 508:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   PeriphClkInit->UsbClockSelection      = __HAL_RCC_GET_USB_SOURCE();
 4081              		.loc 1 508 43
 4082 00de 4FF04060 		mov	r0, #201326592
 4083 00e2 FFF7FEFF 		bl	LL_RCC_GetUSBClockSource
 4084 00e6 0246     		mov	r2, r0
 4085              		.loc 1 508 41 discriminator 1
 4086 00e8 7B68     		ldr	r3, [r7, #4]
 4087 00ea 5A63     		str	r2, [r3, #52]
 509:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #endif /* USB */
 510:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 511:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Get the RNG clock source ------------------------------------------------*/
 512:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   PeriphClkInit->RngClockSelection      = HAL_RCCEx_GetRngCLKSource();
 4088              		.loc 1 512 43
 4089 00ec FFF7FEFF 		bl	HAL_RCCEx_GetRngCLKSource
 4090 00f0 0246     		mov	r2, r0
 4091              		.loc 1 512 41 discriminator 1
 4092 00f2 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 196


 4093 00f4 9A63     		str	r2, [r3, #56]
 513:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 514:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Get the ADC clock source ------------------------------------------------*/
 515:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   PeriphClkInit->AdcClockSelection      = __HAL_RCC_GET_ADC_SOURCE();
 4094              		.loc 1 515 43
 4095 00f6 4FF04050 		mov	r0, #805306368
 4096 00fa FFF7FEFF 		bl	LL_RCC_GetADCClockSource
 4097 00fe 0246     		mov	r2, r0
 4098              		.loc 1 515 41 discriminator 1
 4099 0100 7B68     		ldr	r3, [r7, #4]
 4100 0102 DA63     		str	r2, [r3, #60]
 516:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 517:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Get the RFWKP clock source ----------------------------------------------*/
 518:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   PeriphClkInit->RFWakeUpClockSelection = __HAL_RCC_GET_RFWAKEUP_SOURCE();
 4101              		.loc 1 518 43
 4102 0104 FFF7FEFF 		bl	LL_RCC_GetRFWKPClockSource
 4103 0108 0246     		mov	r2, r0
 4104              		.loc 1 518 41 discriminator 1
 4105 010a 7B68     		ldr	r3, [r7, #4]
 4106 010c 5A64     		str	r2, [r3, #68]
 519:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 520:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #if defined(RCC_SMPS_SUPPORT)
 521:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Get the SMPS clock division factor --------------------------------------*/
 522:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   PeriphClkInit->SmpsDivSelection       = __HAL_RCC_GET_SMPS_DIV();
 4107              		.loc 1 522 43
 4108 010e FFF7FEFF 		bl	LL_RCC_GetSMPSPrescaler
 4109 0112 0246     		mov	r2, r0
 4110              		.loc 1 522 41 discriminator 1
 4111 0114 7B68     		ldr	r3, [r7, #4]
 4112 0116 DA64     		str	r2, [r3, #76]
 523:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 524:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Get the SMPS clock source -----------------------------------------------*/
 525:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   PeriphClkInit->SmpsClockSelection     = __HAL_RCC_GET_SMPS_SOURCE();
 4113              		.loc 1 525 43
 4114 0118 FFF7FEFF 		bl	LL_RCC_GetSMPSClockSelection
 4115 011c 0246     		mov	r2, r0
 4116              		.loc 1 525 41 discriminator 1
 4117 011e 7B68     		ldr	r3, [r7, #4]
 4118 0120 9A64     		str	r2, [r3, #72]
 526:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #endif /* RCC_SMPS_SUPPORT */
 527:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 528:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** }
 4119              		.loc 1 528 1
 4120 0122 00BF     		nop
 4121 0124 0837     		adds	r7, r7, #8
 4122              	.LCFI370:
 4123              		.cfi_def_cfa_offset 8
 4124 0126 BD46     		mov	sp, r7
 4125              	.LCFI371:
 4126              		.cfi_def_cfa_register 13
 4127              		@ sp needed
 4128 0128 80BD     		pop	{r7, pc}
 4129              		.cfi_endproc
 4130              	.LFE951:
 4132              		.section	.text.HAL_RCCEx_GetPeriphCLKFreq,"ax",%progbits
 4133              		.align	1
 4134              		.global	HAL_RCCEx_GetPeriphCLKFreq
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 197


 4135              		.syntax unified
 4136              		.thumb
 4137              		.thumb_func
 4139              	HAL_RCCEx_GetPeriphCLKFreq:
 4140              	.LFB952:
 529:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 530:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
 531:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief  Return the peripheral clock frequency for peripherals with clock source
 532:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @note   Return 0 if peripheral clock identifier not managed by this API
 533:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @param  PeriphClk  Peripheral clock identifier
 534:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
 535:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RTC  RTC peripheral clock
 536:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC  ADC peripheral clock
 537:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C1  I2C1 peripheral clock
 538:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C3  I2C3 peripheral clock
 539:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM1  LPTIM1 peripheral clock
 540:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM2  LPTIM2 peripheral clock
 541:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPUART1  LPUART1 peripheral clock
 542:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RNG  RNG peripheral clock
 543:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI1  SAI1 peripheral clock
 544:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART1  USART1 peripheral clock
 545:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
 546:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RFWAKEUP  RFWKP peripheral clock
 547:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SMPS  SMPS peripheral clock
 548:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @retval Frequency in Hz
 549:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
 550:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
 551:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** {
 4141              		.loc 1 551 1
 4142              		.cfi_startproc
 4143              		@ args = 0, pretend = 0, frame = 72
 4144              		@ frame_needed = 1, uses_anonymous_args = 0
 4145 0000 90B5     		push	{r4, r7, lr}
 4146              	.LCFI372:
 4147              		.cfi_def_cfa_offset 12
 4148              		.cfi_offset 4, -12
 4149              		.cfi_offset 7, -8
 4150              		.cfi_offset 14, -4
 4151 0002 93B0     		sub	sp, sp, #76
 4152              	.LCFI373:
 4153              		.cfi_def_cfa_offset 88
 4154 0004 00AF     		add	r7, sp, #0
 4155              	.LCFI374:
 4156              		.cfi_def_cfa_register 7
 4157 0006 7860     		str	r0, [r7, #4]
 552:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   uint32_t frequency = 0U;
 4158              		.loc 1 552 12
 4159 0008 0023     		movs	r3, #0
 4160 000a 7B64     		str	r3, [r7, #68]
 553:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 554:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #if defined(RCC_SMPS_SUPPORT)
 555:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   uint32_t smps_prescaler_index = ((LL_RCC_GetSMPSPrescaler()) >> RCC_SMPSCR_SMPSDIV_Pos);
 4161              		.loc 1 555 37
 4162 000c FFF7FEFF 		bl	LL_RCC_GetSMPSPrescaler
 4163 0010 0346     		mov	r3, r0
 4164              		.loc 1 555 12 discriminator 1
 4165 0012 1B09     		lsrs	r3, r3, #4
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 198


 4166 0014 3B64     		str	r3, [r7, #64]
 556:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #endif /* RCC_SMPS_SUPPORT */
 557:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 558:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Check the parameters */
 559:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
 560:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 561:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   if (PeriphClk == RCC_PERIPHCLK_RTC)
 4167              		.loc 1 561 6
 4168 0016 7B68     		ldr	r3, [r7, #4]
 4169 0018 B3F5006F 		cmp	r3, #2048
 4170 001c 2DD1     		bne	.L199
 4171              	.LBB5:
 562:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
 563:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     uint32_t rtcClockSource = LL_RCC_GetRTCClockSource();
 4172              		.loc 1 563 31
 4173 001e FFF7FEFF 		bl	LL_RCC_GetRTCClockSource
 4174 0022 3861     		str	r0, [r7, #16]
 564:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 565:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     if (rtcClockSource == LL_RCC_RTC_CLKSOURCE_LSE) /* LSE clock used as RTC clock source */
 4175              		.loc 1 565 8
 4176 0024 3B69     		ldr	r3, [r7, #16]
 4177 0026 B3F5807F 		cmp	r3, #256
 4178 002a 09D1     		bne	.L200
 566:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 567:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       if (LL_RCC_LSE_IsReady() == 1U)
 4179              		.loc 1 567 11
 4180 002c FFF7FEFF 		bl	LL_RCC_LSE_IsReady
 4181 0030 0346     		mov	r3, r0
 4182              		.loc 1 567 10 discriminator 1
 4183 0032 012B     		cmp	r3, #1
 4184 0034 40F0D283 		bne	.L201
 568:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
 569:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
 4185              		.loc 1 569 19
 4186 0038 4FF40043 		mov	r3, #32768
 4187 003c 7B64     		str	r3, [r7, #68]
 4188 003e CDE3     		b	.L201
 4189              	.L200:
 570:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
 571:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       else
 572:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
 573:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         /* Nothing to do as frequency already initialized to 0U */
 574:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
 575:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
 576:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     else if (rtcClockSource == LL_RCC_RTC_CLKSOURCE_LSI) /* LSI clock used as RTC clock source */
 4190              		.loc 1 576 13
 4191 0040 3B69     		ldr	r3, [r7, #16]
 4192 0042 B3F5007F 		cmp	r3, #512
 4193 0046 10D1     		bne	.L202
 4194              	.LBB6:
 577:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 578:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       const uint32_t temp_lsi1ready = LL_RCC_LSI1_IsReady();
 4195              		.loc 1 578 39
 4196 0048 FFF7FEFF 		bl	LL_RCC_LSI1_IsReady
 4197 004c F860     		str	r0, [r7, #12]
 579:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       const uint32_t temp_lsi2ready = LL_RCC_LSI2_IsReady();
 4198              		.loc 1 579 39
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 199


 4199 004e FFF7FEFF 		bl	LL_RCC_LSI2_IsReady
 4200 0052 B860     		str	r0, [r7, #8]
 580:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       if ((temp_lsi1ready == 1U) || (temp_lsi2ready == 1U))
 4201              		.loc 1 580 10
 4202 0054 FB68     		ldr	r3, [r7, #12]
 4203 0056 012B     		cmp	r3, #1
 4204 0058 03D0     		beq	.L203
 4205              		.loc 1 580 34 discriminator 1
 4206 005a BB68     		ldr	r3, [r7, #8]
 4207 005c 012B     		cmp	r3, #1
 4208 005e 40F0BD83 		bne	.L201
 4209              	.L203:
 581:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
 582:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         frequency = LSI_VALUE;
 4210              		.loc 1 582 19
 4211 0062 4FF4FA43 		mov	r3, #32000
 4212 0066 7B64     		str	r3, [r7, #68]
 4213 0068 B8E3     		b	.L201
 4214              	.L202:
 4215              	.LBE6:
 583:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
 584:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       else
 585:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
 586:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         /* Nothing to do as frequency already initialized to 0U */
 587:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
 588:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
 589:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     else if (rtcClockSource == LL_RCC_RTC_CLKSOURCE_HSE_DIV32) /* HSE clock used as RTC clock sourc
 4216              		.loc 1 589 13
 4217 006a 3B69     		ldr	r3, [r7, #16]
 4218 006c B3F5407F 		cmp	r3, #768
 4219 0070 40F0B483 		bne	.L201
 590:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 591:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       frequency = HSE_VALUE / 32U;
 4220              		.loc 1 591 17
 4221 0074 AB4B     		ldr	r3, .L306
 4222 0076 7B64     		str	r3, [r7, #68]
 4223 0078 B0E3     		b	.L201
 4224              	.L199:
 4225              	.LBE5:
 592:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
 593:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     else /* No clock used as RTC clock source */
 594:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 595:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       /* Nothing to do as frequency already initialized to 0U */
 596:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
 597:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
 598:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #if defined(SAI1)
 599:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 4226              		.loc 1 599 11
 4227 007a 7B68     		ldr	r3, [r7, #4]
 4228 007c 402B     		cmp	r3, #64
 4229 007e 30D1     		bne	.L204
 600:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
 601:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     switch (LL_RCC_GetSAIClockSource(LL_RCC_SAI1_CLKSOURCE))
 4230              		.loc 1 601 13
 4231 0080 4FF44000 		mov	r0, #12582912
 4232 0084 FFF7FEFF 		bl	LL_RCC_GetSAIClockSource
 4233 0088 0346     		mov	r3, r0
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 200


 4234              		.loc 1 601 5 discriminator 1
 4235 008a B3F5000F 		cmp	r3, #8388608
 4236 008e 08D0     		beq	.L205
 4237 0090 B3F5000F 		cmp	r3, #8388608
 4238 0094 22D8     		bhi	.L206
 4239 0096 002B     		cmp	r3, #0
 4240 0098 0CD0     		beq	.L207
 4241 009a B3F5800F 		cmp	r3, #4194304
 4242 009e 13D0     		beq	.L208
 4243 00a0 1CE0     		b	.L206
 4244              	.L205:
 602:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 603:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       case LL_RCC_SAI1_CLKSOURCE_HSI:        /* HSI clock used as SAI1 clock source */
 604:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         if (LL_RCC_HSI_IsReady() == 1U)
 4245              		.loc 1 604 13
 4246 00a2 FFF7FEFF 		bl	LL_RCC_HSI_IsReady
 4247 00a6 0346     		mov	r3, r0
 4248              		.loc 1 604 12 discriminator 1
 4249 00a8 012B     		cmp	r3, #1
 4250 00aa 40F07883 		bne	.L289
 605:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         {
 606:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 4251              		.loc 1 606 21
 4252 00ae 9E4B     		ldr	r3, .L306+4
 4253 00b0 7B64     		str	r3, [r7, #68]
 607:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         }
 608:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         else
 609:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         {
 610:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 611:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         }
 612:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         break;
 4254              		.loc 1 612 9
 4255 00b2 74E3     		b	.L289
 4256              	.L207:
 613:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 614:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       case LL_RCC_SAI1_CLKSOURCE_PLLSAI1:    /* PLLSAI1 clock used as SAI1 clock source */
 615:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         if (LL_RCC_PLLSAI1_IsReady() == 1U)
 4257              		.loc 1 615 13
 4258 00b4 FFF7FEFF 		bl	LL_RCC_PLLSAI1_IsReady
 4259 00b8 0346     		mov	r3, r0
 4260              		.loc 1 615 12 discriminator 1
 4261 00ba 012B     		cmp	r3, #1
 4262 00bc 40F07183 		bne	.L290
 616:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         {
 617:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           frequency = RCC_PLLSAI1_GetFreqDomain_P();
 4263              		.loc 1 617 23
 4264 00c0 FFF7FEFF 		bl	RCC_PLLSAI1_GetFreqDomain_P
 4265 00c4 7864     		str	r0, [r7, #68]
 618:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         }
 619:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         else
 620:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         {
 621:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 622:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         }
 623:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         break;
 4266              		.loc 1 623 9
 4267 00c6 6CE3     		b	.L290
 4268              	.L208:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 201


 624:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 625:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       case LL_RCC_SAI1_CLKSOURCE_PLL:        /* PLL clock used as SAI1 clock source */
 626:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         if (LL_RCC_PLL_IsReady() == 1U)
 4269              		.loc 1 626 13
 4270 00c8 FFF7FEFF 		bl	LL_RCC_PLL_IsReady
 4271 00cc 0346     		mov	r3, r0
 4272              		.loc 1 626 12 discriminator 1
 4273 00ce 012B     		cmp	r3, #1
 4274 00d0 40F06983 		bne	.L291
 627:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         {
 628:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           frequency = RCC_PLL_GetFreqDomain_P();
 4275              		.loc 1 628 23
 4276 00d4 FFF7FEFF 		bl	RCC_PLL_GetFreqDomain_P
 4277 00d8 7864     		str	r0, [r7, #68]
 629:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         }
 630:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         else
 631:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         {
 632:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 633:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         }
 634:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         break;
 4278              		.loc 1 634 9
 4279 00da 64E3     		b	.L291
 4280              	.L206:
 635:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 636:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       default: /* External input clock used as SAI1 clock source */
 637:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 4281              		.loc 1 637 19
 4282 00dc 934B     		ldr	r3, .L306+8
 4283 00de 7B64     		str	r3, [r7, #68]
 638:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         break;
 4284              		.loc 1 638 9
 4285 00e0 7CE3     		b	.L201
 4286              	.L204:
 639:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
 640:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
 641:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #endif /* SAI1 */
 642:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_RNG)
 4287              		.loc 1 642 11
 4288 00e2 7B68     		ldr	r3, [r7, #4]
 4289 00e4 B3F5007F 		cmp	r3, #512
 4290 00e8 68D1     		bne	.L213
 4291              	.LBB7:
 643:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
 644:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     uint32_t rngClockSource = HAL_RCCEx_GetRngCLKSource();
 4292              		.loc 1 644 31
 4293 00ea FFF7FEFF 		bl	HAL_RCCEx_GetRngCLKSource
 4294 00ee F861     		str	r0, [r7, #28]
 645:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 646:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     if (rngClockSource == RCC_RNGCLKSOURCE_LSI)             /* LSI clock used as RNG clock source *
 4295              		.loc 1 646 8
 4296 00f0 FB69     		ldr	r3, [r7, #28]
 4297 00f2 B3F1804F 		cmp	r3, #1073741824
 4298 00f6 10D1     		bne	.L214
 4299              	.LBB8:
 647:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 648:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       const uint32_t temp_lsi1ready = LL_RCC_LSI1_IsReady();
 4300              		.loc 1 648 39
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 202


 4301 00f8 FFF7FEFF 		bl	LL_RCC_LSI1_IsReady
 4302 00fc B861     		str	r0, [r7, #24]
 649:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       const uint32_t temp_lsi2ready = LL_RCC_LSI2_IsReady();
 4303              		.loc 1 649 39
 4304 00fe FFF7FEFF 		bl	LL_RCC_LSI2_IsReady
 4305 0102 7861     		str	r0, [r7, #20]
 650:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       if ((temp_lsi1ready == 1U) || (temp_lsi2ready == 1U))
 4306              		.loc 1 650 10
 4307 0104 BB69     		ldr	r3, [r7, #24]
 4308 0106 012B     		cmp	r3, #1
 4309 0108 03D0     		beq	.L215
 4310              		.loc 1 650 34 discriminator 1
 4311 010a 7B69     		ldr	r3, [r7, #20]
 4312 010c 012B     		cmp	r3, #1
 4313 010e 40F06583 		bne	.L201
 4314              	.L215:
 651:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
 652:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         frequency = LSI_VALUE;
 4315              		.loc 1 652 19
 4316 0112 4FF4FA43 		mov	r3, #32000
 4317 0116 7B64     		str	r3, [r7, #68]
 4318 0118 60E3     		b	.L201
 4319              	.L214:
 4320              	.LBE8:
 653:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
 654:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       else
 655:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
 656:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         /* Nothing to do as frequency already initialized to 0U */
 657:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
 658:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
 659:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     else if (rngClockSource == RCC_RNGCLKSOURCE_LSE)        /* LSE clock used as RNG clock source *
 4321              		.loc 1 659 13
 4322 011a FB69     		ldr	r3, [r7, #28]
 4323 011c B3F1004F 		cmp	r3, #-2147483648
 4324 0120 09D1     		bne	.L216
 660:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 661:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       if (LL_RCC_LSE_IsReady() == 1U)
 4325              		.loc 1 661 11
 4326 0122 FFF7FEFF 		bl	LL_RCC_LSE_IsReady
 4327 0126 0346     		mov	r3, r0
 4328              		.loc 1 661 10 discriminator 1
 4329 0128 012B     		cmp	r3, #1
 4330 012a 40F05783 		bne	.L201
 662:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
 663:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
 4331              		.loc 1 663 19
 4332 012e 4FF40043 		mov	r3, #32768
 4333 0132 7B64     		str	r3, [r7, #68]
 4334 0134 52E3     		b	.L201
 4335              	.L216:
 664:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
 665:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       else
 666:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
 667:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         /* Nothing to do as frequency already initialized to 0U */
 668:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
 669:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
 670:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     else if (rngClockSource == RCC_RNGCLKSOURCE_PLL)        /* PLL clock divided by 3 used as RNG c
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 203


 4336              		.loc 1 670 13
 4337 0136 FB69     		ldr	r3, [r7, #28]
 4338 0138 B3F1C05F 		cmp	r3, #402653184
 4339 013c 0ED1     		bne	.L217
 671:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 672:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       if (LL_RCC_PLL_IsReady() == 1U)
 4340              		.loc 1 672 11
 4341 013e FFF7FEFF 		bl	LL_RCC_PLL_IsReady
 4342 0142 0346     		mov	r3, r0
 4343              		.loc 1 672 10 discriminator 1
 4344 0144 012B     		cmp	r3, #1
 4345 0146 40F04983 		bne	.L201
 673:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
 674:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         frequency = (RCC_PLL_GetFreqDomain_Q() / 3U);
 4346              		.loc 1 674 22
 4347 014a FFF7FEFF 		bl	RCC_PLL_GetFreqDomain_Q
 4348 014e 0346     		mov	r3, r0
 4349              		.loc 1 674 19 discriminator 1
 4350 0150 774A     		ldr	r2, .L306+12
 4351 0152 A2FB0323 		umull	r2, r3, r2, r3
 4352 0156 5B08     		lsrs	r3, r3, #1
 4353 0158 7B64     		str	r3, [r7, #68]
 4354 015a 3FE3     		b	.L201
 4355              	.L217:
 675:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
 676:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       else
 677:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
 678:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         /* Nothing to do as frequency already initialized to 0U */
 679:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
 680:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
 681:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     else if (rngClockSource == RCC_RNGCLKSOURCE_MSI)        /* MSI clock divided by 3 used as RNG c
 4356              		.loc 1 681 13
 4357 015c FB69     		ldr	r3, [r7, #28]
 4358 015e B3F1E05F 		cmp	r3, #469762048
 4359 0162 14D1     		bne	.L218
 682:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 683:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       if (LL_RCC_MSI_IsReady() == 1U)
 4360              		.loc 1 683 11
 4361 0164 FFF7FEFF 		bl	LL_RCC_MSI_IsReady
 4362 0168 0346     		mov	r3, r0
 4363              		.loc 1 683 10 discriminator 1
 4364 016a 012B     		cmp	r3, #1
 4365 016c 40F03683 		bne	.L201
 684:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
 685:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         frequency = (__LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange()) / 3U);
 4366              		.loc 1 685 22
 4367 0170 FFF7FEFF 		bl	LL_RCC_MSI_GetRange
 4368 0174 0346     		mov	r3, r0
 4369              		.loc 1 685 22 is_stmt 0 discriminator 1
 4370 0176 1B09     		lsrs	r3, r3, #4
 4371 0178 03F00F03 		and	r3, r3, #15
 4372 017c 6D4A     		ldr	r2, .L306+16
 4373 017e 52F82330 		ldr	r3, [r2, r3, lsl #2]
 4374              		.loc 1 685 19 is_stmt 1 discriminator 1
 4375 0182 6B4A     		ldr	r2, .L306+12
 4376 0184 A2FB0323 		umull	r2, r3, r2, r3
 4377 0188 5B08     		lsrs	r3, r3, #1
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 204


 4378 018a 7B64     		str	r3, [r7, #68]
 4379 018c 26E3     		b	.L201
 4380              	.L218:
 686:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
 687:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       else
 688:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
 689:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         /* Nothing to do as frequency already initialized to 0U */
 690:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
 691:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
 692:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #if defined(SAI1)
 693:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     else if (rngClockSource == RCC_RNGCLKSOURCE_PLLSAI1)    /* PLLSAI1 clock used as SAI1 clock sou
 4381              		.loc 1 693 13
 4382 018e FB69     		ldr	r3, [r7, #28]
 4383 0190 B3F1A05F 		cmp	r3, #335544320
 4384 0194 09D1     		bne	.L219
 694:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 695:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       if (LL_RCC_PLLSAI1_IsReady() == 1U)
 4385              		.loc 1 695 11
 4386 0196 FFF7FEFF 		bl	LL_RCC_PLLSAI1_IsReady
 4387 019a 0346     		mov	r3, r0
 4388              		.loc 1 695 10 discriminator 1
 4389 019c 012B     		cmp	r3, #1
 4390 019e 40F01D83 		bne	.L201
 696:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
 697:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         frequency = RCC_PLLSAI1_GetFreqDomain_Q();
 4391              		.loc 1 697 21
 4392 01a2 FFF7FEFF 		bl	RCC_PLLSAI1_GetFreqDomain_Q
 4393 01a6 7864     		str	r0, [r7, #68]
 4394 01a8 18E3     		b	.L201
 4395              	.L219:
 698:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
 699:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       else
 700:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
 701:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         /* Nothing to do as frequency already initialized to 0U */
 702:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
 703:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
 704:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #endif /* SAI1 */
 705:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     else                                                    /* HSI48 clock divided by 3 used as RNG
 706:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 707:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #if defined(RCC_HSI48_SUPPORT)
 708:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       if (LL_RCC_HSI48_IsReady() == 1U)
 4396              		.loc 1 708 11
 4397 01aa FFF7FEFF 		bl	LL_RCC_HSI48_IsReady
 4398 01ae 0346     		mov	r3, r0
 4399              		.loc 1 708 10 discriminator 1
 4400 01b0 012B     		cmp	r3, #1
 4401 01b2 40F01383 		bne	.L201
 709:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
 710:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         frequency = HSI48_VALUE / 3U;
 4402              		.loc 1 710 19
 4403 01b6 5C4B     		ldr	r3, .L306+4
 4404 01b8 7B64     		str	r3, [r7, #68]
 4405 01ba 0FE3     		b	.L201
 4406              	.L213:
 4407              	.LBE7:
 711:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
 712:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       else
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 205


 713:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
 714:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         /* Nothing to do as frequency already initialized to 0U */
 715:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
 716:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #else
 717:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       /* Nothing to do as frequency already initialized to 0U */
 718:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #endif /* RCC_HSI48_SUPPORT */
 719:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
 720:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
 721:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #if defined(USB)
 722:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_USB)
 4408              		.loc 1 722 11
 4409 01bc 7B68     		ldr	r3, [r7, #4]
 4410 01be B3F5807F 		cmp	r3, #256
 4411 01c2 3FD1     		bne	.L220
 723:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
 724:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     switch (LL_RCC_GetUSBClockSource(LL_RCC_USB_CLKSOURCE))
 4412              		.loc 1 724 13
 4413 01c4 4FF04060 		mov	r0, #201326592
 4414 01c8 FFF7FEFF 		bl	LL_RCC_GetUSBClockSource
 4415 01cc 0346     		mov	r3, r0
 4416              		.loc 1 724 5 discriminator 1
 4417 01ce B3F1406F 		cmp	r3, #201326592
 4418 01d2 1DD0     		beq	.L221
 4419 01d4 B3F1406F 		cmp	r3, #201326592
 4420 01d8 2BD8     		bhi	.L222
 4421 01da B3F1806F 		cmp	r3, #67108864
 4422 01de 03D0     		beq	.L223
 4423 01e0 B3F1006F 		cmp	r3, #134217728
 4424 01e4 0AD0     		beq	.L224
 4425 01e6 24E0     		b	.L222
 4426              	.L223:
 725:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 726:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #if defined(SAI1)
 727:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       case LL_RCC_USB_CLKSOURCE_PLLSAI1:       /* PLLSAI1 clock used as USB clock source */
 728:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         if (LL_RCC_PLLSAI1_IsReady() == 1U)
 4427              		.loc 1 728 13
 4428 01e8 FFF7FEFF 		bl	LL_RCC_PLLSAI1_IsReady
 4429 01ec 0346     		mov	r3, r0
 4430              		.loc 1 728 12 discriminator 1
 4431 01ee 012B     		cmp	r3, #1
 4432 01f0 40F0DB82 		bne	.L292
 729:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         {
 730:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           frequency = RCC_PLLSAI1_GetFreqDomain_Q();
 4433              		.loc 1 730 23
 4434 01f4 FFF7FEFF 		bl	RCC_PLLSAI1_GetFreqDomain_Q
 4435 01f8 7864     		str	r0, [r7, #68]
 731:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         }
 732:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         else
 733:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         {
 734:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 735:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         }
 736:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         break;
 4436              		.loc 1 736 9
 4437 01fa D6E2     		b	.L292
 4438              	.L224:
 737:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #endif /* SAI1 */
 738:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 206


 739:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       case LL_RCC_USB_CLKSOURCE_PLL:           /* PLL clock used as USB clock source */
 740:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         if (LL_RCC_PLL_IsReady() == 1U)
 4439              		.loc 1 740 13
 4440 01fc FFF7FEFF 		bl	LL_RCC_PLL_IsReady
 4441 0200 0346     		mov	r3, r0
 4442              		.loc 1 740 12 discriminator 1
 4443 0202 012B     		cmp	r3, #1
 4444 0204 40F0D382 		bne	.L293
 741:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         {
 742:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           frequency = RCC_PLL_GetFreqDomain_Q();
 4445              		.loc 1 742 23
 4446 0208 FFF7FEFF 		bl	RCC_PLL_GetFreqDomain_Q
 4447 020c 7864     		str	r0, [r7, #68]
 743:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         }
 744:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         else
 745:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         {
 746:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 747:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         }
 748:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         break;
 4448              		.loc 1 748 9
 4449 020e CEE2     		b	.L293
 4450              	.L221:
 749:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 750:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       case LL_RCC_USB_CLKSOURCE_MSI:           /* MSI clock used as USB clock source */
 751:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         if (LL_RCC_MSI_IsReady() == 1U)
 4451              		.loc 1 751 13
 4452 0210 FFF7FEFF 		bl	LL_RCC_MSI_IsReady
 4453 0214 0346     		mov	r3, r0
 4454              		.loc 1 751 12 discriminator 1
 4455 0216 012B     		cmp	r3, #1
 4456 0218 40F0CB82 		bne	.L294
 752:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         {
 753:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 4457              		.loc 1 753 23
 4458 021c FFF7FEFF 		bl	LL_RCC_MSI_GetRange
 4459 0220 0346     		mov	r3, r0
 4460              		.loc 1 753 23 is_stmt 0 discriminator 1
 4461 0222 1B09     		lsrs	r3, r3, #4
 4462 0224 03F00F03 		and	r3, r3, #15
 4463              		.loc 1 753 21 is_stmt 1 discriminator 1
 4464 0228 424A     		ldr	r2, .L306+16
 4465 022a 52F82330 		ldr	r3, [r2, r3, lsl #2]
 4466 022e 7B64     		str	r3, [r7, #68]
 754:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         }
 755:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         else
 756:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         {
 757:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 758:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         }
 759:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         break;
 4467              		.loc 1 759 9
 4468 0230 BFE2     		b	.L294
 4469              	.L222:
 760:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 761:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       default: /* HSI48 clock used as USB clock source */
 762:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         if (LL_RCC_HSI48_IsReady() == 1U)
 4470              		.loc 1 762 13
 4471 0232 FFF7FEFF 		bl	LL_RCC_HSI48_IsReady
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 207


 4472 0236 0346     		mov	r3, r0
 4473              		.loc 1 762 12 discriminator 1
 4474 0238 012B     		cmp	r3, #1
 4475 023a 40F0BC82 		bne	.L295
 763:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         {
 764:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           frequency = HSI48_VALUE;
 4476              		.loc 1 764 21
 4477 023e 3E4B     		ldr	r3, .L306+20
 4478 0240 7B64     		str	r3, [r7, #68]
 765:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         }
 766:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         else
 767:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         {
 768:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 769:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         }
 770:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         break;
 4479              		.loc 1 770 9
 4480 0242 B8E2     		b	.L295
 4481              	.L220:
 771:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
 772:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
 773:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #endif /* USB */
 774:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_USART1)
 4482              		.loc 1 774 11
 4483 0244 7B68     		ldr	r3, [r7, #4]
 4484 0246 012B     		cmp	r3, #1
 4485 0248 40D1     		bne	.L230
 775:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
 776:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     switch (LL_RCC_GetUSARTClockSource(LL_RCC_USART1_CLKSOURCE))
 4486              		.loc 1 776 13
 4487 024a 0320     		movs	r0, #3
 4488 024c FFF7FEFF 		bl	LL_RCC_GetUSARTClockSource
 4489 0250 0346     		mov	r3, r0
 4490              		.loc 1 776 5 discriminator 1
 4491 0252 032B     		cmp	r3, #3
 4492 0254 13D0     		beq	.L231
 4493 0256 032B     		cmp	r3, #3
 4494 0258 1BD8     		bhi	.L232
 4495 025a 012B     		cmp	r3, #1
 4496 025c 02D0     		beq	.L233
 4497 025e 022B     		cmp	r3, #2
 4498 0260 04D0     		beq	.L234
 4499 0262 16E0     		b	.L232
 4500              	.L233:
 777:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 778:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
 779:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 4501              		.loc 1 779 21
 4502 0264 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 4503 0268 7864     		str	r0, [r7, #68]
 780:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         break;
 4504              		.loc 1 780 9
 4505 026a B7E2     		b	.L201
 4506              	.L234:
 781:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 782:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
 783:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         if (LL_RCC_HSI_IsReady() == 1U)
 4507              		.loc 1 783 13
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 208


 4508 026c FFF7FEFF 		bl	LL_RCC_HSI_IsReady
 4509 0270 0346     		mov	r3, r0
 4510              		.loc 1 783 12 discriminator 1
 4511 0272 012B     		cmp	r3, #1
 4512 0274 40F0A182 		bne	.L296
 784:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         {
 785:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 4513              		.loc 1 785 21
 4514 0278 2B4B     		ldr	r3, .L306+4
 4515 027a 7B64     		str	r3, [r7, #68]
 786:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         }
 787:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         else
 788:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         {
 789:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 790:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         }
 791:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         break;
 4516              		.loc 1 791 9
 4517 027c 9DE2     		b	.L296
 4518              	.L231:
 792:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 793:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
 794:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         if (LL_RCC_LSE_IsReady() == 1U)
 4519              		.loc 1 794 13
 4520 027e FFF7FEFF 		bl	LL_RCC_LSE_IsReady
 4521 0282 0346     		mov	r3, r0
 4522              		.loc 1 794 12 discriminator 1
 4523 0284 012B     		cmp	r3, #1
 4524 0286 40F09A82 		bne	.L297
 795:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         {
 796:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 4525              		.loc 1 796 21
 4526 028a 4FF40043 		mov	r3, #32768
 4527 028e 7B64     		str	r3, [r7, #68]
 797:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         }
 798:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         else
 799:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         {
 800:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 801:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         }
 802:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         break;
 4528              		.loc 1 802 9
 4529 0290 95E2     		b	.L297
 4530              	.L232:
 803:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 804:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       default: /* USART1 Clock is PCLK2 */
 805:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         frequency = __LL_RCC_CALC_PCLK2_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(),
 4531              		.loc 1 805 21
 4532 0292 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 4533 0296 0446     		mov	r4, r0
 4534              		.loc 1 805 21 is_stmt 0 discriminator 1
 4535 0298 FFF7FEFF 		bl	LL_RCC_GetAHBPrescaler
 4536 029c 0346     		mov	r3, r0
 4537              		.loc 1 805 21 discriminator 2
 4538 029e 1B09     		lsrs	r3, r3, #4
 4539 02a0 03F00F03 		and	r3, r3, #15
 4540 02a4 254A     		ldr	r2, .L306+24
 4541 02a6 52F82330 		ldr	r3, [r2, r3, lsl #2]
 4542 02aa B4FBF3F4 		udiv	r4, r4, r3
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 209


 4543 02ae FFF7FEFF 		bl	LL_RCC_GetAPB2Prescaler
 4544 02b2 0346     		mov	r3, r0
 4545              		.loc 1 805 21 discriminator 3
 4546 02b4 DB0A     		lsrs	r3, r3, #11
 4547 02b6 03F00703 		and	r3, r3, #7
 4548 02ba 214A     		ldr	r2, .L306+28
 4549 02bc 52F82330 		ldr	r3, [r2, r3, lsl #2]
 4550 02c0 03F01F03 		and	r3, r3, #31
 4551              		.loc 1 805 19 is_stmt 1 discriminator 3
 4552 02c4 24FA03F3 		lsr	r3, r4, r3
 4553 02c8 7B64     		str	r3, [r7, #68]
 806:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****                                                                       LL_RCC_GetAHBPrescaler()),
 807:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****                                              LL_RCC_GetAPB2Prescaler());
 808:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         break;
 4554              		.loc 1 808 9
 4555 02ca 87E2     		b	.L201
 4556              	.L230:
 809:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
 810:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
 811:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #if defined(LPUART1)
 812:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 4557              		.loc 1 812 11
 4558 02cc 7B68     		ldr	r3, [r7, #4]
 4559 02ce 022B     		cmp	r3, #2
 4560 02d0 55D1     		bne	.L238
 813:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
 814:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     switch (LL_RCC_GetLPUARTClockSource(LL_RCC_LPUART1_CLKSOURCE))
 4561              		.loc 1 814 13
 4562 02d2 4FF44060 		mov	r0, #3072
 4563 02d6 FFF7FEFF 		bl	LL_RCC_GetLPUARTClockSource
 4564 02da 0346     		mov	r3, r0
 4565              		.loc 1 814 5 discriminator 1
 4566 02dc B3F5406F 		cmp	r3, #3072
 4567 02e0 16D0     		beq	.L239
 4568 02e2 B3F5406F 		cmp	r3, #3072
 4569 02e6 2DD8     		bhi	.L240
 4570 02e8 B3F5806F 		cmp	r3, #1024
 4571 02ec 03D0     		beq	.L241
 4572 02ee B3F5006F 		cmp	r3, #2048
 4573 02f2 04D0     		beq	.L242
 4574 02f4 26E0     		b	.L240
 4575              	.L241:
 815:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 816:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       case LL_RCC_LPUART1_CLKSOURCE_SYSCLK: /* LPUART1 Clock is System Clock */
 817:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 4576              		.loc 1 817 21
 4577 02f6 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 4578 02fa 7864     		str	r0, [r7, #68]
 818:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         break;
 4579              		.loc 1 818 9
 4580 02fc 6EE2     		b	.L201
 4581              	.L242:
 819:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 820:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       case LL_RCC_LPUART1_CLKSOURCE_HSI:    /* LPUART1 Clock is HSI Osc. */
 821:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         if (LL_RCC_HSI_IsReady() == 1U)
 4582              		.loc 1 821 13
 4583 02fe FFF7FEFF 		bl	LL_RCC_HSI_IsReady
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 210


 4584 0302 0346     		mov	r3, r0
 4585              		.loc 1 821 12 discriminator 1
 4586 0304 012B     		cmp	r3, #1
 4587 0306 40F05C82 		bne	.L298
 822:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         {
 823:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 4588              		.loc 1 823 21
 4589 030a 074B     		ldr	r3, .L306+4
 4590 030c 7B64     		str	r3, [r7, #68]
 824:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         }
 825:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         else
 826:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         {
 827:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 828:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         }
 829:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         break;
 4591              		.loc 1 829 9
 4592 030e 58E2     		b	.L298
 4593              	.L239:
 830:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 831:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       case LL_RCC_LPUART1_CLKSOURCE_LSE:    /* LPUART1 Clock is LSE Osc. */
 832:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         if (LL_RCC_LSE_IsReady() == 1U)
 4594              		.loc 1 832 13
 4595 0310 FFF7FEFF 		bl	LL_RCC_LSE_IsReady
 4596 0314 0346     		mov	r3, r0
 4597              		.loc 1 832 12 discriminator 1
 4598 0316 012B     		cmp	r3, #1
 4599 0318 40F05582 		bne	.L299
 833:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         {
 834:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 4600              		.loc 1 834 21
 4601 031c 4FF40043 		mov	r3, #32768
 4602 0320 7B64     		str	r3, [r7, #68]
 835:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         }
 836:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         else
 837:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         {
 838:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 839:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         }
 840:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         break;
 4603              		.loc 1 840 9
 4604 0322 50E2     		b	.L299
 4605              	.L307:
 4606              		.align	2
 4607              	.L306:
 4608 0324 40420F00 		.word	1000000
 4609 0328 0024F400 		.word	16000000
 4610 032c 68FF1F00 		.word	2097000
 4611 0330 ABAAAAAA 		.word	-1431655765
 4612 0334 00000000 		.word	MSIRangeTable
 4613 0338 006CDC02 		.word	48000000
 4614 033c 00000000 		.word	AHBPrescTable
 4615 0340 00000000 		.word	APBPrescTable
 4616              	.L240:
 841:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 842:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       default: /* LPUART1 Clock is PCLK1 */
 843:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         frequency = __LL_RCC_CALC_PCLK1_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(),
 4617              		.loc 1 843 21
 4618 0344 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 211


 4619 0348 0446     		mov	r4, r0
 4620              		.loc 1 843 21 is_stmt 0 discriminator 1
 4621 034a FFF7FEFF 		bl	LL_RCC_GetAHBPrescaler
 4622 034e 0346     		mov	r3, r0
 4623              		.loc 1 843 21 discriminator 2
 4624 0350 1B09     		lsrs	r3, r3, #4
 4625 0352 03F00F03 		and	r3, r3, #15
 4626 0356 AF4A     		ldr	r2, .L308
 4627 0358 52F82330 		ldr	r3, [r2, r3, lsl #2]
 4628 035c B4FBF3F4 		udiv	r4, r4, r3
 4629 0360 FFF7FEFF 		bl	LL_RCC_GetAPB1Prescaler
 4630 0364 0346     		mov	r3, r0
 4631              		.loc 1 843 21 discriminator 3
 4632 0366 1B0A     		lsrs	r3, r3, #8
 4633 0368 03F00703 		and	r3, r3, #7
 4634 036c AA4A     		ldr	r2, .L308+4
 4635 036e 52F82330 		ldr	r3, [r2, r3, lsl #2]
 4636 0372 03F01F03 		and	r3, r3, #31
 4637              		.loc 1 843 19 is_stmt 1 discriminator 3
 4638 0376 24FA03F3 		lsr	r3, r4, r3
 4639 037a 7B64     		str	r3, [r7, #68]
 844:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****                                                                       LL_RCC_GetAHBPrescaler()),
 845:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****                                              LL_RCC_GetAPB1Prescaler());
 846:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         break;
 4640              		.loc 1 846 9
 4641 037c 2EE2     		b	.L201
 4642              	.L238:
 847:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
 848:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
 849:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #endif /* LPUART1 */
 850:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_ADC)
 4643              		.loc 1 850 11
 4644 037e 7B68     		ldr	r3, [r7, #4]
 4645 0380 B3F5806F 		cmp	r3, #1024
 4646 0384 2AD1     		bne	.L246
 851:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
 852:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     switch (LL_RCC_GetADCClockSource(LL_RCC_ADC_CLKSOURCE))
 4647              		.loc 1 852 13
 4648 0386 4FF04050 		mov	r0, #805306368
 4649 038a FFF7FEFF 		bl	LL_RCC_GetADCClockSource
 4650 038e 0346     		mov	r3, r0
 4651              		.loc 1 852 5 discriminator 1
 4652 0390 B3F1405F 		cmp	r3, #805306368
 4653 0394 14D0     		beq	.L247
 4654 0396 B3F1405F 		cmp	r3, #805306368
 4655 039a 00F21682 		bhi	.L300
 4656 039e B3F1805F 		cmp	r3, #268435456
 4657 03a2 03D0     		beq	.L249
 4658 03a4 B3F1005F 		cmp	r3, #536870912
 4659 03a8 0ED0     		beq	.L250
 853:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 854:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #if defined(STM32WB55xx) || defined (STM32WB5Mxx) || defined(STM32WB35xx)
 855:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       case LL_RCC_ADC_CLKSOURCE_PLLSAI1:       /* PLLSAI1 clock used as ADC clock source */
 856:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         if (LL_RCC_PLLSAI1_IsReady() == 1U)
 857:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         {
 858:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           frequency = RCC_PLLSAI1_GetFreqDomain_R();
 859:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         }
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 212


 860:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         else
 861:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         {
 862:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 863:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         }
 864:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         break;
 865:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #elif defined(STM32WB15xx) || defined(STM32WB1Mxx)
 866:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       case LL_RCC_ADC_CLKSOURCE_HSI:           /* HSI clock used as ADC clock source */
 867:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         if (LL_RCC_HSI_IsReady() == 1U)
 868:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         {
 869:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 870:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         }
 871:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         else
 872:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         {
 873:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 874:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         }
 875:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         break;
 876:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #endif /* STM32WB55xx || STM32WB5Mxx || STM32WB35xx */
 877:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       case LL_RCC_ADC_CLKSOURCE_SYSCLK:        /* SYSCLK clock used as ADC clock source */
 878:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 879:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         break;
 880:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       case LL_RCC_ADC_CLKSOURCE_PLL:           /* PLL clock used as ADC clock source */
 881:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         if (LL_RCC_PLL_IsReady() == 1U)
 882:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         {
 883:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           frequency = RCC_PLL_GetFreqDomain_P();
 884:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         }
 885:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         else
 886:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         {
 887:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 888:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         }
 889:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         break;
 890:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 891:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       default: /* No clock used as ADC clock source */
 892:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         break;
 4660              		.loc 1 892 9
 4661 03aa 0EE2     		b	.L300
 4662              	.L249:
 856:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         {
 4663              		.loc 1 856 13
 4664 03ac FFF7FEFF 		bl	LL_RCC_PLLSAI1_IsReady
 4665 03b0 0346     		mov	r3, r0
 856:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         {
 4666              		.loc 1 856 12 discriminator 1
 4667 03b2 012B     		cmp	r3, #1
 4668 03b4 40F00B82 		bne	.L301
 858:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         }
 4669              		.loc 1 858 23
 4670 03b8 FFF7FEFF 		bl	RCC_PLLSAI1_GetFreqDomain_R
 4671 03bc 7864     		str	r0, [r7, #68]
 864:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #elif defined(STM32WB15xx) || defined(STM32WB1Mxx)
 4672              		.loc 1 864 9
 4673 03be 06E2     		b	.L301
 4674              	.L247:
 878:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         break;
 4675              		.loc 1 878 21
 4676 03c0 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 4677 03c4 7864     		str	r0, [r7, #68]
 879:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       case LL_RCC_ADC_CLKSOURCE_PLL:           /* PLL clock used as ADC clock source */
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 213


 4678              		.loc 1 879 9
 4679 03c6 09E2     		b	.L201
 4680              	.L250:
 881:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         {
 4681              		.loc 1 881 13
 4682 03c8 FFF7FEFF 		bl	LL_RCC_PLL_IsReady
 4683 03cc 0346     		mov	r3, r0
 881:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         {
 4684              		.loc 1 881 12 discriminator 1
 4685 03ce 012B     		cmp	r3, #1
 4686 03d0 40F0FF81 		bne	.L302
 883:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         }
 4687              		.loc 1 883 23
 4688 03d4 FFF7FEFF 		bl	RCC_PLL_GetFreqDomain_P
 4689 03d8 7864     		str	r0, [r7, #68]
 889:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 4690              		.loc 1 889 9
 4691 03da FAE1     		b	.L302
 4692              	.L246:
 893:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
 894:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
 895:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 4693              		.loc 1 895 11
 4694 03dc 7B68     		ldr	r3, [r7, #4]
 4695 03de 042B     		cmp	r3, #4
 4696 03e0 35D1     		bne	.L254
 896:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
 897:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     switch (LL_RCC_GetI2CClockSource(LL_RCC_I2C1_CLKSOURCE))
 4697              		.loc 1 897 13
 4698 03e2 4FF44050 		mov	r0, #12288
 4699 03e6 FFF7FEFF 		bl	LL_RCC_GetI2CClockSource
 4700 03ea 0346     		mov	r3, r0
 4701              		.loc 1 897 5 discriminator 1
 4702 03ec 8B4A     		ldr	r2, .L308+8
 4703 03ee 9342     		cmp	r3, r2
 4704 03f0 03D0     		beq	.L255
 4705 03f2 8B4A     		ldr	r2, .L308+12
 4706 03f4 9342     		cmp	r3, r2
 4707 03f6 04D0     		beq	.L256
 4708 03f8 0CE0     		b	.L287
 4709              	.L255:
 898:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 899:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       case LL_RCC_I2C1_CLKSOURCE_SYSCLK: /* I2C1 Clock is System Clock */
 900:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 4710              		.loc 1 900 21
 4711 03fa FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 4712 03fe 7864     		str	r0, [r7, #68]
 901:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         break;
 4713              		.loc 1 901 9
 4714 0400 ECE1     		b	.L201
 4715              	.L256:
 902:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 903:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       case LL_RCC_I2C1_CLKSOURCE_HSI:    /* I2C1 Clock is HSI Osc. */
 904:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         if (LL_RCC_HSI_IsReady() == 1U)
 4716              		.loc 1 904 13
 4717 0402 FFF7FEFF 		bl	LL_RCC_HSI_IsReady
 4718 0406 0346     		mov	r3, r0
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 214


 4719              		.loc 1 904 12 discriminator 1
 4720 0408 012B     		cmp	r3, #1
 4721 040a 40F0E481 		bne	.L303
 905:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         {
 906:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 4722              		.loc 1 906 21
 4723 040e 854B     		ldr	r3, .L308+16
 4724 0410 7B64     		str	r3, [r7, #68]
 907:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         }
 908:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         else
 909:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         {
 910:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 911:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         }
 912:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         break;
 4725              		.loc 1 912 9
 4726 0412 E0E1     		b	.L303
 4727              	.L287:
 913:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 914:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       default: /* I2C1 Clock is PCLK1 */
 915:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         frequency = __LL_RCC_CALC_PCLK1_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(),
 4728              		.loc 1 915 21
 4729 0414 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 4730 0418 0446     		mov	r4, r0
 4731              		.loc 1 915 21 is_stmt 0 discriminator 1
 4732 041a FFF7FEFF 		bl	LL_RCC_GetAHBPrescaler
 4733 041e 0346     		mov	r3, r0
 4734              		.loc 1 915 21 discriminator 2
 4735 0420 1B09     		lsrs	r3, r3, #4
 4736 0422 03F00F03 		and	r3, r3, #15
 4737 0426 7B4A     		ldr	r2, .L308
 4738 0428 52F82330 		ldr	r3, [r2, r3, lsl #2]
 4739 042c B4FBF3F4 		udiv	r4, r4, r3
 4740 0430 FFF7FEFF 		bl	LL_RCC_GetAPB1Prescaler
 4741 0434 0346     		mov	r3, r0
 4742              		.loc 1 915 21 discriminator 3
 4743 0436 1B0A     		lsrs	r3, r3, #8
 4744 0438 03F00703 		and	r3, r3, #7
 4745 043c 764A     		ldr	r2, .L308+4
 4746 043e 52F82330 		ldr	r3, [r2, r3, lsl #2]
 4747 0442 03F01F03 		and	r3, r3, #31
 4748              		.loc 1 915 19 is_stmt 1 discriminator 3
 4749 0446 24FA03F3 		lsr	r3, r4, r3
 4750 044a 7B64     		str	r3, [r7, #68]
 916:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****                                                                       LL_RCC_GetAHBPrescaler()),
 917:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****                                              LL_RCC_GetAPB1Prescaler());
 918:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         break;
 4751              		.loc 1 918 9
 4752 044c C6E1     		b	.L201
 4753              	.L254:
 919:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
 920:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
 921:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #if defined(I2C3)
 922:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 4754              		.loc 1 922 11
 4755 044e 7B68     		ldr	r3, [r7, #4]
 4756 0450 082B     		cmp	r3, #8
 4757 0452 35D1     		bne	.L260
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 215


 923:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
 924:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     switch (LL_RCC_GetI2CClockSource(LL_RCC_I2C3_CLKSOURCE))
 4758              		.loc 1 924 13
 4759 0454 4FF44030 		mov	r0, #196608
 4760 0458 FFF7FEFF 		bl	LL_RCC_GetI2CClockSource
 4761 045c 0346     		mov	r3, r0
 4762              		.loc 1 924 5 discriminator 1
 4763 045e 724A     		ldr	r2, .L308+20
 4764 0460 9342     		cmp	r3, r2
 4765 0462 03D0     		beq	.L261
 4766 0464 714A     		ldr	r2, .L308+24
 4767 0466 9342     		cmp	r3, r2
 4768 0468 04D0     		beq	.L262
 4769 046a 0CE0     		b	.L288
 4770              	.L261:
 925:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 926:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       case LL_RCC_I2C3_CLKSOURCE_SYSCLK: /* I2C3 Clock is System Clock */
 927:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 4771              		.loc 1 927 21
 4772 046c FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 4773 0470 7864     		str	r0, [r7, #68]
 928:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         break;
 4774              		.loc 1 928 9
 4775 0472 B3E1     		b	.L201
 4776              	.L262:
 929:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 930:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       case LL_RCC_I2C3_CLKSOURCE_HSI: /* I2C3 Clock is HSI Osc. */
 931:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         if (LL_RCC_HSI_IsReady() == 1U)
 4777              		.loc 1 931 13
 4778 0474 FFF7FEFF 		bl	LL_RCC_HSI_IsReady
 4779 0478 0346     		mov	r3, r0
 4780              		.loc 1 931 12 discriminator 1
 4781 047a 012B     		cmp	r3, #1
 4782 047c 40F0AD81 		bne	.L304
 932:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         {
 933:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 4783              		.loc 1 933 21
 4784 0480 684B     		ldr	r3, .L308+16
 4785 0482 7B64     		str	r3, [r7, #68]
 934:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         }
 935:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         else
 936:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         {
 937:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 938:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         }
 939:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         break;
 4786              		.loc 1 939 9
 4787 0484 A9E1     		b	.L304
 4788              	.L288:
 940:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 941:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       default: /* I2C3 Clock is PCLK1 */
 942:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         frequency = __LL_RCC_CALC_PCLK1_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(),
 4789              		.loc 1 942 21
 4790 0486 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 4791 048a 0446     		mov	r4, r0
 4792              		.loc 1 942 21 is_stmt 0 discriminator 1
 4793 048c FFF7FEFF 		bl	LL_RCC_GetAHBPrescaler
 4794 0490 0346     		mov	r3, r0
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 216


 4795              		.loc 1 942 21 discriminator 2
 4796 0492 1B09     		lsrs	r3, r3, #4
 4797 0494 03F00F03 		and	r3, r3, #15
 4798 0498 5E4A     		ldr	r2, .L308
 4799 049a 52F82330 		ldr	r3, [r2, r3, lsl #2]
 4800 049e B4FBF3F4 		udiv	r4, r4, r3
 4801 04a2 FFF7FEFF 		bl	LL_RCC_GetAPB1Prescaler
 4802 04a6 0346     		mov	r3, r0
 4803              		.loc 1 942 21 discriminator 3
 4804 04a8 1B0A     		lsrs	r3, r3, #8
 4805 04aa 03F00703 		and	r3, r3, #7
 4806 04ae 5A4A     		ldr	r2, .L308+4
 4807 04b0 52F82330 		ldr	r3, [r2, r3, lsl #2]
 4808 04b4 03F01F03 		and	r3, r3, #31
 4809              		.loc 1 942 19 is_stmt 1 discriminator 3
 4810 04b8 24FA03F3 		lsr	r3, r4, r3
 4811 04bc 7B64     		str	r3, [r7, #68]
 943:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****                                                                       LL_RCC_GetAHBPrescaler()),
 944:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****                                              LL_RCC_GetAPB1Prescaler());
 945:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         break;
 4812              		.loc 1 945 9
 4813 04be 8DE1     		b	.L201
 4814              	.L260:
 946:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
 947:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
 948:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #endif /* I2C3 */
 949:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 4815              		.loc 1 949 11
 4816 04c0 7B68     		ldr	r3, [r7, #4]
 4817 04c2 102B     		cmp	r3, #16
 4818 04c4 51D1     		bne	.L266
 4819              	.LBB9:
 950:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
 951:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     uint32_t lptimClockSource = LL_RCC_GetLPTIMClockSource(LL_RCC_LPTIM1_CLKSOURCE);
 4820              		.loc 1 951 33
 4821 04c6 4FF44020 		mov	r0, #786432
 4822 04ca FFF7FEFF 		bl	LL_RCC_GetLPTIMClockSource
 4823 04ce B862     		str	r0, [r7, #40]
 952:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 953:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     if (lptimClockSource == LL_RCC_LPTIM1_CLKSOURCE_LSI) /* LPTIM1 Clock is LSI Osc. */
 4824              		.loc 1 953 8
 4825 04d0 BB6A     		ldr	r3, [r7, #40]
 4826 04d2 574A     		ldr	r2, .L308+28
 4827 04d4 9342     		cmp	r3, r2
 4828 04d6 10D1     		bne	.L267
 4829              	.LBB10:
 954:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 955:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       const uint32_t temp_lsi1ready = LL_RCC_LSI1_IsReady();
 4830              		.loc 1 955 39
 4831 04d8 FFF7FEFF 		bl	LL_RCC_LSI1_IsReady
 4832 04dc 7862     		str	r0, [r7, #36]
 956:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       const uint32_t temp_lsi2ready = LL_RCC_LSI2_IsReady();
 4833              		.loc 1 956 39
 4834 04de FFF7FEFF 		bl	LL_RCC_LSI2_IsReady
 4835 04e2 3862     		str	r0, [r7, #32]
 957:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       if ((temp_lsi1ready == 1U) || (temp_lsi2ready == 1U))
 4836              		.loc 1 957 10
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 217


 4837 04e4 7B6A     		ldr	r3, [r7, #36]
 4838 04e6 012B     		cmp	r3, #1
 4839 04e8 03D0     		beq	.L268
 4840              		.loc 1 957 34 discriminator 1
 4841 04ea 3B6A     		ldr	r3, [r7, #32]
 4842 04ec 012B     		cmp	r3, #1
 4843 04ee 40F07581 		bne	.L201
 4844              	.L268:
 958:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
 959:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         frequency = LSI_VALUE;
 4845              		.loc 1 959 19
 4846 04f2 4FF4FA43 		mov	r3, #32000
 4847 04f6 7B64     		str	r3, [r7, #68]
 4848 04f8 70E1     		b	.L201
 4849              	.L267:
 4850              	.LBE10:
 960:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
 961:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       else
 962:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
 963:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         /* Nothing to do as frequency already initialized to 0U */
 964:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
 965:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
 966:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     else if (lptimClockSource == LL_RCC_LPTIM1_CLKSOURCE_HSI) /* LPTIM1 Clock is HSI Osc. */
 4851              		.loc 1 966 13
 4852 04fa BB6A     		ldr	r3, [r7, #40]
 4853 04fc 4D4A     		ldr	r2, .L308+32
 4854 04fe 9342     		cmp	r3, r2
 4855 0500 08D1     		bne	.L269
 967:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 968:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       if (LL_RCC_HSI_IsReady() == 1U)
 4856              		.loc 1 968 11
 4857 0502 FFF7FEFF 		bl	LL_RCC_HSI_IsReady
 4858 0506 0346     		mov	r3, r0
 4859              		.loc 1 968 10 discriminator 1
 4860 0508 012B     		cmp	r3, #1
 4861 050a 40F06781 		bne	.L201
 969:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
 970:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
 4862              		.loc 1 970 19
 4863 050e 454B     		ldr	r3, .L308+16
 4864 0510 7B64     		str	r3, [r7, #68]
 4865 0512 63E1     		b	.L201
 4866              	.L269:
 971:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
 972:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       else
 973:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
 974:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         /* Nothing to do as frequency already initialized to 0U */
 975:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
 976:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
 977:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     else if (lptimClockSource == LL_RCC_LPTIM1_CLKSOURCE_LSE) /* LPTIM1 Clock is LSE Osc. */
 4867              		.loc 1 977 13
 4868 0514 BB6A     		ldr	r3, [r7, #40]
 4869 0516 B3F10C1F 		cmp	r3, #786444
 4870 051a 09D1     		bne	.L270
 978:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 979:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       if (LL_RCC_LSE_IsReady() == 1U)
 4871              		.loc 1 979 11
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 218


 4872 051c FFF7FEFF 		bl	LL_RCC_LSE_IsReady
 4873 0520 0346     		mov	r3, r0
 4874              		.loc 1 979 10 discriminator 1
 4875 0522 012B     		cmp	r3, #1
 4876 0524 40F05A81 		bne	.L201
 980:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
 981:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
 4877              		.loc 1 981 19
 4878 0528 4FF40043 		mov	r3, #32768
 4879 052c 7B64     		str	r3, [r7, #68]
 4880 052e 55E1     		b	.L201
 4881              	.L270:
 982:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
 983:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       else
 984:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
 985:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         /* Nothing to do as frequency already initialized to 0U */
 986:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
 987:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
 988:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     else /* LPTIM1 Clock is PCLK1 */
 989:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 990:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       frequency = __LL_RCC_CALC_PCLK1_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(),
 4882              		.loc 1 990 19
 4883 0530 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 4884 0534 0446     		mov	r4, r0
 4885              		.loc 1 990 19 is_stmt 0 discriminator 1
 4886 0536 FFF7FEFF 		bl	LL_RCC_GetAHBPrescaler
 4887 053a 0346     		mov	r3, r0
 4888              		.loc 1 990 19 discriminator 2
 4889 053c 1B09     		lsrs	r3, r3, #4
 4890 053e 03F00F03 		and	r3, r3, #15
 4891 0542 344A     		ldr	r2, .L308
 4892 0544 52F82330 		ldr	r3, [r2, r3, lsl #2]
 4893 0548 B4FBF3F4 		udiv	r4, r4, r3
 4894 054c FFF7FEFF 		bl	LL_RCC_GetAPB1Prescaler
 4895 0550 0346     		mov	r3, r0
 4896              		.loc 1 990 19 discriminator 3
 4897 0552 1B0A     		lsrs	r3, r3, #8
 4898 0554 03F00703 		and	r3, r3, #7
 4899 0558 2F4A     		ldr	r2, .L308+4
 4900 055a 52F82330 		ldr	r3, [r2, r3, lsl #2]
 4901 055e 03F01F03 		and	r3, r3, #31
 4902              		.loc 1 990 17 is_stmt 1 discriminator 3
 4903 0562 24FA03F3 		lsr	r3, r4, r3
 4904 0566 7B64     		str	r3, [r7, #68]
 4905 0568 38E1     		b	.L201
 4906              	.L266:
 4907              	.LBE9:
 991:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****                                                                     LL_RCC_GetAHBPrescaler()),
 992:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****                                            LL_RCC_GetAPB1Prescaler());
 993:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
 994:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
 995:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 4908              		.loc 1 995 11
 4909 056a 7B68     		ldr	r3, [r7, #4]
 4910 056c 202B     		cmp	r3, #32
 4911 056e 67D1     		bne	.L271
 4912              	.LBB11:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 219


 996:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
 997:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     uint32_t lptimClockSource = LL_RCC_GetLPTIMClockSource(LL_RCC_LPTIM2_CLKSOURCE);
 4913              		.loc 1 997 33
 4914 0570 4FF44010 		mov	r0, #3145728
 4915 0574 FFF7FEFF 		bl	LL_RCC_GetLPTIMClockSource
 4916 0578 7863     		str	r0, [r7, #52]
 998:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 999:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     if (lptimClockSource == LL_RCC_LPTIM2_CLKSOURCE_LSI) /* LPTIM2 Clock is LSI Osc. */
 4917              		.loc 1 999 8
 4918 057a 7B6B     		ldr	r3, [r7, #52]
 4919 057c 2E4A     		ldr	r2, .L308+36
 4920 057e 9342     		cmp	r3, r2
 4921 0580 10D1     		bne	.L272
 4922              	.LBB12:
1000:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
1001:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       const uint32_t temp_lsi1ready = LL_RCC_LSI1_IsReady();
 4923              		.loc 1 1001 39
 4924 0582 FFF7FEFF 		bl	LL_RCC_LSI1_IsReady
 4925 0586 3863     		str	r0, [r7, #48]
1002:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       const uint32_t temp_lsi2ready = LL_RCC_LSI2_IsReady();
 4926              		.loc 1 1002 39
 4927 0588 FFF7FEFF 		bl	LL_RCC_LSI2_IsReady
 4928 058c F862     		str	r0, [r7, #44]
1003:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       if ((temp_lsi1ready == 1U) || (temp_lsi2ready == 1U))
 4929              		.loc 1 1003 10
 4930 058e 3B6B     		ldr	r3, [r7, #48]
 4931 0590 012B     		cmp	r3, #1
 4932 0592 03D0     		beq	.L273
 4933              		.loc 1 1003 34 discriminator 1
 4934 0594 FB6A     		ldr	r3, [r7, #44]
 4935 0596 012B     		cmp	r3, #1
 4936 0598 40F02081 		bne	.L201
 4937              	.L273:
1004:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
1005:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         frequency = LSI_VALUE;
 4938              		.loc 1 1005 19
 4939 059c 4FF4FA43 		mov	r3, #32000
 4940 05a0 7B64     		str	r3, [r7, #68]
 4941 05a2 1BE1     		b	.L201
 4942              	.L272:
 4943              	.LBE12:
1006:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
1007:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       else
1008:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
1009:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         /* Nothing to do as frequency already initialized to 0U */
1010:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
1011:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
1012:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     else if (lptimClockSource == LL_RCC_LPTIM2_CLKSOURCE_HSI) /* LPTIM2 Clock is HSI Osc. */
 4944              		.loc 1 1012 13
 4945 05a4 7B6B     		ldr	r3, [r7, #52]
 4946 05a6 254A     		ldr	r2, .L308+40
 4947 05a8 9342     		cmp	r3, r2
 4948 05aa 08D1     		bne	.L274
1013:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
1014:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       if (LL_RCC_HSI_IsReady() == 1U)
 4949              		.loc 1 1014 11
 4950 05ac FFF7FEFF 		bl	LL_RCC_HSI_IsReady
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 220


 4951 05b0 0346     		mov	r3, r0
 4952              		.loc 1 1014 10 discriminator 1
 4953 05b2 012B     		cmp	r3, #1
 4954 05b4 40F01281 		bne	.L201
1015:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
1016:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
 4955              		.loc 1 1016 19
 4956 05b8 1A4B     		ldr	r3, .L308+16
 4957 05ba 7B64     		str	r3, [r7, #68]
 4958 05bc 0EE1     		b	.L201
 4959              	.L274:
1017:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
1018:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       else
1019:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
1020:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         /* Nothing to do as frequency already initialized to 0U */
1021:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
1022:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
1023:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     else if (lptimClockSource == LL_RCC_LPTIM2_CLKSOURCE_LSE) /* LPTIM2 Clock is LSE Osc. */
 4960              		.loc 1 1023 13
 4961 05be 7B6B     		ldr	r3, [r7, #52]
 4962 05c0 B3F1301F 		cmp	r3, #3145776
 4963 05c4 09D1     		bne	.L275
1024:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
1025:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       if (LL_RCC_LSE_IsReady() == 1U)
 4964              		.loc 1 1025 11
 4965 05c6 FFF7FEFF 		bl	LL_RCC_LSE_IsReady
 4966 05ca 0346     		mov	r3, r0
 4967              		.loc 1 1025 10 discriminator 1
 4968 05cc 012B     		cmp	r3, #1
 4969 05ce 40F00581 		bne	.L201
1026:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
1027:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
 4970              		.loc 1 1027 19
 4971 05d2 4FF40043 		mov	r3, #32768
 4972 05d6 7B64     		str	r3, [r7, #68]
 4973 05d8 00E1     		b	.L201
 4974              	.L275:
1028:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
1029:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       else
1030:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
1031:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         /* Nothing to do as frequency already initialized to 0U */
1032:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
1033:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
1034:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     else /* LPTIM2 Clock is PCLK1 */
1035:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
1036:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       frequency = __LL_RCC_CALC_PCLK1_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(),
 4975              		.loc 1 1036 19
 4976 05da FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 4977 05de 0446     		mov	r4, r0
 4978              		.loc 1 1036 19 is_stmt 0 discriminator 1
 4979 05e0 FFF7FEFF 		bl	LL_RCC_GetAHBPrescaler
 4980 05e4 0346     		mov	r3, r0
 4981              		.loc 1 1036 19 discriminator 2
 4982 05e6 1B09     		lsrs	r3, r3, #4
 4983 05e8 03F00F03 		and	r3, r3, #15
 4984 05ec 094A     		ldr	r2, .L308
 4985 05ee 52F82330 		ldr	r3, [r2, r3, lsl #2]
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 221


 4986 05f2 B4FBF3F4 		udiv	r4, r4, r3
 4987 05f6 FFF7FEFF 		bl	LL_RCC_GetAPB1Prescaler
 4988 05fa 0346     		mov	r3, r0
 4989              		.loc 1 1036 19 discriminator 3
 4990 05fc 1B0A     		lsrs	r3, r3, #8
 4991 05fe 03F00703 		and	r3, r3, #7
 4992 0602 054A     		ldr	r2, .L308+4
 4993 0604 52F82330 		ldr	r3, [r2, r3, lsl #2]
 4994 0608 03F01F03 		and	r3, r3, #31
 4995              		.loc 1 1036 17 is_stmt 1 discriminator 3
 4996 060c 24FA03F3 		lsr	r3, r4, r3
 4997 0610 7B64     		str	r3, [r7, #68]
 4998 0612 E3E0     		b	.L201
 4999              	.L309:
 5000              		.align	2
 5001              	.L308:
 5002 0614 00000000 		.word	AHBPrescTable
 5003 0618 00000000 		.word	APBPrescTable
 5004 061c 00010300 		.word	196864
 5005 0620 00020300 		.word	197120
 5006 0624 0024F400 		.word	16000000
 5007 0628 00103000 		.word	3149824
 5008 062c 00203000 		.word	3153920
 5009 0630 04000C00 		.word	786436
 5010 0634 08000C00 		.word	786440
 5011 0638 10003000 		.word	3145744
 5012 063c 20003000 		.word	3145760
 5013              	.L271:
 5014              	.LBE11:
1037:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****                                                                     LL_RCC_GetAHBPrescaler()),
1038:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****                                            LL_RCC_GetAPB1Prescaler());
1039:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
1040:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
1041:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_RFWAKEUP)
 5015              		.loc 1 1041 11
 5016 0640 7B68     		ldr	r3, [r7, #4]
 5017 0642 B3F5805F 		cmp	r3, #4096
 5018 0646 19D1     		bne	.L276
 5019              	.LBB13:
1042:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
1043:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     uint32_t rfwkpClockSource = LL_RCC_GetRFWKPClockSource();
 5020              		.loc 1 1043 33
 5021 0648 FFF7FEFF 		bl	LL_RCC_GetRFWKPClockSource
 5022 064c B863     		str	r0, [r7, #56]
1044:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1045:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     if (rfwkpClockSource == LL_RCC_RFWKP_CLKSOURCE_LSE) /* LSE clock used as RF Wakeup clock source
 5023              		.loc 1 1045 8
 5024 064e BB6B     		ldr	r3, [r7, #56]
 5025 0650 B3F5804F 		cmp	r3, #16384
 5026 0654 09D1     		bne	.L277
1046:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
1047:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       if (LL_RCC_LSE_IsReady() == 1U)
 5027              		.loc 1 1047 11
 5028 0656 FFF7FEFF 		bl	LL_RCC_LSE_IsReady
 5029 065a 0346     		mov	r3, r0
 5030              		.loc 1 1047 10 discriminator 1
 5031 065c 012B     		cmp	r3, #1
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 222


 5032 065e 40F0BD80 		bne	.L201
1048:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
1049:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
 5033              		.loc 1 1049 19
 5034 0662 4FF40043 		mov	r3, #32768
 5035 0666 7B64     		str	r3, [r7, #68]
 5036 0668 B8E0     		b	.L201
 5037              	.L277:
1050:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
1051:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       else
1052:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
1053:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         /* Nothing to do as frequency already initialized to 0U */
1054:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
1055:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
1056:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     else if (rfwkpClockSource == LL_RCC_RFWKP_CLKSOURCE_HSE_DIV1024) /* HSE clock used as RF Wakeup
 5038              		.loc 1 1056 13
 5039 066a BB6B     		ldr	r3, [r7, #56]
 5040 066c B3F5404F 		cmp	r3, #49152
 5041 0670 40F0B480 		bne	.L201
1057:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
1058:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       frequency = HSE_VALUE / 1024U;
 5042              		.loc 1 1058 17
 5043 0674 47F61223 		movw	r3, #31250
 5044 0678 7B64     		str	r3, [r7, #68]
 5045 067a AFE0     		b	.L201
 5046              	.L276:
 5047              	.LBE13:
1059:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
1060:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     else /* No clock used as RF Wakeup clock source */
1061:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
1062:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       /* Nothing to do as frequency already initialized to 0U */
1063:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
1064:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
1065:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #if defined(RCC_SMPS_SUPPORT)
1066:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SMPS)
 5048              		.loc 1 1066 11
 5049 067c 7B68     		ldr	r3, [r7, #4]
 5050 067e B3F5005F 		cmp	r3, #8192
 5051 0682 40F0AB80 		bne	.L201
 5052              	.LBB14:
1067:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
1068:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     uint32_t smpsClockSource = LL_RCC_GetSMPSClockSource();
 5053              		.loc 1 1068 32
 5054 0686 FFF7FEFF 		bl	LL_RCC_GetSMPSClockSource
 5055 068a F863     		str	r0, [r7, #60]
1069:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1070:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     if (smpsClockSource == LL_RCC_SMPS_CLKSOURCE_STATUS_HSI) /* SMPS Clock source is HSI Osc. */
 5056              		.loc 1 1070 8
 5057 068c FB6B     		ldr	r3, [r7, #60]
 5058 068e 002B     		cmp	r3, #0
 5059 0690 15D1     		bne	.L278
1071:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
1072:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       if (LL_RCC_HSI_IsReady() == 1U)
 5060              		.loc 1 1072 11
 5061 0692 FFF7FEFF 		bl	LL_RCC_HSI_IsReady
 5062 0696 0346     		mov	r3, r0
 5063              		.loc 1 1072 10 discriminator 1
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 223


 5064 0698 012B     		cmp	r3, #1
 5065 069a 40F09F80 		bne	.L201
1073:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
1074:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         frequency = HSI_VALUE / SmpsPrescalerTable[smps_prescaler_index][0];
 5066              		.loc 1 1074 73
 5067 069e 5249     		ldr	r1, .L310
 5068 06a0 3A6C     		ldr	r2, [r7, #64]
 5069 06a2 1346     		mov	r3, r2
 5070 06a4 5B00     		lsls	r3, r3, #1
 5071 06a6 1344     		add	r3, r3, r2
 5072 06a8 DB00     		lsls	r3, r3, #3
 5073 06aa 0B44     		add	r3, r3, r1
 5074 06ac 1B68     		ldr	r3, [r3]
 5075              		.loc 1 1074 19
 5076 06ae 4F4A     		ldr	r2, .L310+4
 5077 06b0 B2FBF3F3 		udiv	r3, r2, r3
 5078 06b4 7B64     		str	r3, [r7, #68]
1075:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         frequency = frequency >> 1U; /* Systematic Div by 2 */
 5079              		.loc 1 1075 19
 5080 06b6 7B6C     		ldr	r3, [r7, #68]
 5081 06b8 5B08     		lsrs	r3, r3, #1
 5082 06ba 7B64     		str	r3, [r7, #68]
 5083 06bc 8EE0     		b	.L201
 5084              	.L278:
1076:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
1077:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       else
1078:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
1079:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         /* Nothing to do as frequency already initialized to 0U */
1080:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
1081:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
1082:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     else if (smpsClockSource == LL_RCC_SMPS_CLKSOURCE_STATUS_HSE) /* SMPS Clock source is HSE Osc. 
 5085              		.loc 1 1082 13
 5086 06be FB6B     		ldr	r3, [r7, #60]
 5087 06c0 B3F5007F 		cmp	r3, #512
 5088 06c4 16D1     		bne	.L279
1083:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
1084:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       if (LL_RCC_HSE_IsReady() == 1U)
 5089              		.loc 1 1084 11
 5090 06c6 FFF7FEFF 		bl	LL_RCC_HSE_IsReady
 5091 06ca 0346     		mov	r3, r0
 5092              		.loc 1 1084 10 discriminator 1
 5093 06cc 012B     		cmp	r3, #1
 5094 06ce 40F08580 		bne	.L201
1085:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
1086:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         frequency = HSE_VALUE / SmpsPrescalerTable[smps_prescaler_index][5];
 5095              		.loc 1 1086 73
 5096 06d2 4549     		ldr	r1, .L310
 5097 06d4 3A6C     		ldr	r2, [r7, #64]
 5098 06d6 1346     		mov	r3, r2
 5099 06d8 5B00     		lsls	r3, r3, #1
 5100 06da 1344     		add	r3, r3, r2
 5101 06dc DB00     		lsls	r3, r3, #3
 5102 06de 0B44     		add	r3, r3, r1
 5103 06e0 1433     		adds	r3, r3, #20
 5104 06e2 1B68     		ldr	r3, [r3]
 5105              		.loc 1 1086 19
 5106 06e4 424A     		ldr	r2, .L310+8
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 224


 5107 06e6 B2FBF3F3 		udiv	r3, r2, r3
 5108 06ea 7B64     		str	r3, [r7, #68]
1087:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         frequency = frequency >> 1U; /* Systematic Div by 2 */
 5109              		.loc 1 1087 19
 5110 06ec 7B6C     		ldr	r3, [r7, #68]
 5111 06ee 5B08     		lsrs	r3, r3, #1
 5112 06f0 7B64     		str	r3, [r7, #68]
 5113 06f2 73E0     		b	.L201
 5114              	.L279:
1088:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
1089:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       else
1090:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
1091:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         /* Nothing to do as frequency already initialized to 0U */
1092:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
1093:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
1094:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     else if (smpsClockSource == LL_RCC_SMPS_CLKSOURCE_STATUS_MSI) /* SMPS Clock source is MSI Osc. 
 5115              		.loc 1 1094 13
 5116 06f4 FB6B     		ldr	r3, [r7, #60]
 5117 06f6 B3F5807F 		cmp	r3, #256
 5118 06fa 6FD1     		bne	.L201
1095:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
1096:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       switch (LL_RCC_MSI_GetRange())
 5119              		.loc 1 1096 15
 5120 06fc FFF7FEFF 		bl	LL_RCC_MSI_GetRange
 5121 0700 0346     		mov	r3, r0
 5122              		.loc 1 1096 7 discriminator 1
 5123 0702 B02B     		cmp	r3, #176
 5124 0704 37D0     		beq	.L280
 5125 0706 B02B     		cmp	r3, #176
 5126 0708 44D8     		bhi	.L305
 5127 070a A02B     		cmp	r3, #160
 5128 070c 24D0     		beq	.L282
 5129 070e A02B     		cmp	r3, #160
 5130 0710 40D8     		bhi	.L305
 5131 0712 802B     		cmp	r3, #128
 5132 0714 02D0     		beq	.L283
 5133 0716 902B     		cmp	r3, #144
 5134 0718 0FD0     		beq	.L284
1097:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
1098:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         case LL_RCC_MSIRANGE_8:
1099:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGE_8) / SmpsPrescalerTable[smps_prescaler
1100:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           break;
1101:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         case LL_RCC_MSIRANGE_9:
1102:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGE_9) / SmpsPrescalerTable[smps_prescaler
1103:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           break;
1104:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         case LL_RCC_MSIRANGE_10:
1105:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGE_10) / SmpsPrescalerTable[smps_prescale
1106:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           break;
1107:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         case LL_RCC_MSIRANGE_11:
1108:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGE_11) / SmpsPrescalerTable[smps_prescale
1109:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           break;
1110:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         default:
1111:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           break;
 5135              		.loc 1 1111 11
 5136 071a 3BE0     		b	.L305
 5137              	.L283:
1099:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           break;
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 225


 5138              		.loc 1 1099 23
 5139 071c 354B     		ldr	r3, .L310+12
 5140 071e 196A     		ldr	r1, [r3, #32]
1099:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           break;
 5141              		.loc 1 1099 107
 5142 0720 3148     		ldr	r0, .L310
 5143 0722 3A6C     		ldr	r2, [r7, #64]
 5144 0724 1346     		mov	r3, r2
 5145 0726 5B00     		lsls	r3, r3, #1
 5146 0728 1344     		add	r3, r3, r2
 5147 072a DB00     		lsls	r3, r3, #3
 5148 072c 0344     		add	r3, r3, r0
 5149 072e 1033     		adds	r3, r3, #16
 5150 0730 1B68     		ldr	r3, [r3]
1099:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           break;
 5151              		.loc 1 1099 21
 5152 0732 B1FBF3F3 		udiv	r3, r1, r3
 5153 0736 7B64     		str	r3, [r7, #68]
1100:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         case LL_RCC_MSIRANGE_9:
 5154              		.loc 1 1100 11
 5155 0738 2DE0     		b	.L285
 5156              	.L284:
1102:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           break;
 5157              		.loc 1 1102 23
 5158 073a 2E4B     		ldr	r3, .L310+12
 5159 073c 596A     		ldr	r1, [r3, #36]
1102:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           break;
 5160              		.loc 1 1102 107
 5161 073e 2A48     		ldr	r0, .L310
 5162 0740 3A6C     		ldr	r2, [r7, #64]
 5163 0742 1346     		mov	r3, r2
 5164 0744 5B00     		lsls	r3, r3, #1
 5165 0746 1344     		add	r3, r3, r2
 5166 0748 DB00     		lsls	r3, r3, #3
 5167 074a 0344     		add	r3, r3, r0
 5168 074c 0C33     		adds	r3, r3, #12
 5169 074e 1B68     		ldr	r3, [r3]
1102:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           break;
 5170              		.loc 1 1102 21
 5171 0750 B1FBF3F3 		udiv	r3, r1, r3
 5172 0754 7B64     		str	r3, [r7, #68]
1103:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         case LL_RCC_MSIRANGE_10:
 5173              		.loc 1 1103 11
 5174 0756 1EE0     		b	.L285
 5175              	.L282:
1105:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           break;
 5176              		.loc 1 1105 23
 5177 0758 264B     		ldr	r3, .L310+12
 5178 075a 996A     		ldr	r1, [r3, #40]
1105:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           break;
 5179              		.loc 1 1105 108
 5180 075c 2248     		ldr	r0, .L310
 5181 075e 3A6C     		ldr	r2, [r7, #64]
 5182 0760 1346     		mov	r3, r2
 5183 0762 5B00     		lsls	r3, r3, #1
 5184 0764 1344     		add	r3, r3, r2
 5185 0766 DB00     		lsls	r3, r3, #3
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 226


 5186 0768 0344     		add	r3, r3, r0
 5187 076a 0833     		adds	r3, r3, #8
 5188 076c 1B68     		ldr	r3, [r3]
1105:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           break;
 5189              		.loc 1 1105 21
 5190 076e B1FBF3F3 		udiv	r3, r1, r3
 5191 0772 7B64     		str	r3, [r7, #68]
1106:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         case LL_RCC_MSIRANGE_11:
 5192              		.loc 1 1106 11
 5193 0774 0FE0     		b	.L285
 5194              	.L280:
1108:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           break;
 5195              		.loc 1 1108 23
 5196 0776 1F4B     		ldr	r3, .L310+12
 5197 0778 D96A     		ldr	r1, [r3, #44]
1108:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           break;
 5198              		.loc 1 1108 108
 5199 077a 1B48     		ldr	r0, .L310
 5200 077c 3A6C     		ldr	r2, [r7, #64]
 5201 077e 1346     		mov	r3, r2
 5202 0780 5B00     		lsls	r3, r3, #1
 5203 0782 1344     		add	r3, r3, r2
 5204 0784 DB00     		lsls	r3, r3, #3
 5205 0786 0344     		add	r3, r3, r0
 5206 0788 0433     		adds	r3, r3, #4
 5207 078a 1B68     		ldr	r3, [r3]
1108:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           break;
 5208              		.loc 1 1108 21
 5209 078c B1FBF3F3 		udiv	r3, r1, r3
 5210 0790 7B64     		str	r3, [r7, #68]
1109:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         default:
 5211              		.loc 1 1109 11
 5212 0792 00E0     		b	.L285
 5213              	.L305:
 5214              		.loc 1 1111 11
 5215 0794 00BF     		nop
 5216              	.L285:
1112:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
1113:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       frequency = frequency >> 1U; /* Systematic Div by 2 */
 5217              		.loc 1 1113 17
 5218 0796 7B6C     		ldr	r3, [r7, #68]
 5219 0798 5B08     		lsrs	r3, r3, #1
 5220 079a 7B64     		str	r3, [r7, #68]
 5221 079c 1EE0     		b	.L201
 5222              	.L289:
 5223              	.LBE14:
 612:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 5224              		.loc 1 612 9
 5225 079e 00BF     		nop
 5226 07a0 1CE0     		b	.L201
 5227              	.L290:
 623:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 5228              		.loc 1 623 9
 5229 07a2 00BF     		nop
 5230 07a4 1AE0     		b	.L201
 5231              	.L291:
 634:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 227


 5232              		.loc 1 634 9
 5233 07a6 00BF     		nop
 5234 07a8 18E0     		b	.L201
 5235              	.L292:
 736:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #endif /* SAI1 */
 5236              		.loc 1 736 9
 5237 07aa 00BF     		nop
 5238 07ac 16E0     		b	.L201
 5239              	.L293:
 748:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 5240              		.loc 1 748 9
 5241 07ae 00BF     		nop
 5242 07b0 14E0     		b	.L201
 5243              	.L294:
 759:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 5244              		.loc 1 759 9
 5245 07b2 00BF     		nop
 5246 07b4 12E0     		b	.L201
 5247              	.L295:
 770:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
 5248              		.loc 1 770 9
 5249 07b6 00BF     		nop
 5250 07b8 10E0     		b	.L201
 5251              	.L296:
 791:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 5252              		.loc 1 791 9
 5253 07ba 00BF     		nop
 5254 07bc 0EE0     		b	.L201
 5255              	.L297:
 802:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 5256              		.loc 1 802 9
 5257 07be 00BF     		nop
 5258 07c0 0CE0     		b	.L201
 5259              	.L298:
 829:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 5260              		.loc 1 829 9
 5261 07c2 00BF     		nop
 5262 07c4 0AE0     		b	.L201
 5263              	.L299:
 840:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 5264              		.loc 1 840 9
 5265 07c6 00BF     		nop
 5266 07c8 08E0     		b	.L201
 5267              	.L300:
 892:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
 5268              		.loc 1 892 9
 5269 07ca 00BF     		nop
 5270 07cc 06E0     		b	.L201
 5271              	.L301:
 864:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #elif defined(STM32WB15xx) || defined(STM32WB1Mxx)
 5272              		.loc 1 864 9
 5273 07ce 00BF     		nop
 5274 07d0 04E0     		b	.L201
 5275              	.L302:
 889:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 5276              		.loc 1 889 9
 5277 07d2 00BF     		nop
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 228


 5278 07d4 02E0     		b	.L201
 5279              	.L303:
 912:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 5280              		.loc 1 912 9
 5281 07d6 00BF     		nop
 5282 07d8 00E0     		b	.L201
 5283              	.L304:
 939:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
 5284              		.loc 1 939 9
 5285 07da 00BF     		nop
 5286              	.L201:
1114:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
1115:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     else /* SMPS has no Clock */
1116:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
1117:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       /* Nothing to do as frequency already initialized to 0U */
1118:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
1119:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
1120:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #endif /* RCC_SMPS_SUPPORT */
1121:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1122:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   return (frequency);
 5287              		.loc 1 1122 10
 5288 07dc 7B6C     		ldr	r3, [r7, #68]
1123:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** }
 5289              		.loc 1 1123 1
 5290 07de 1846     		mov	r0, r3
 5291 07e0 4C37     		adds	r7, r7, #76
 5292              	.LCFI375:
 5293              		.cfi_def_cfa_offset 12
 5294 07e2 BD46     		mov	sp, r7
 5295              	.LCFI376:
 5296              		.cfi_def_cfa_register 13
 5297              		@ sp needed
 5298 07e4 90BD     		pop	{r4, r7, pc}
 5299              	.L311:
 5300 07e6 00BF     		.align	2
 5301              	.L310:
 5302 07e8 00000000 		.word	SmpsPrescalerTable
 5303 07ec 0024F400 		.word	16000000
 5304 07f0 0048E801 		.word	32000000
 5305 07f4 00000000 		.word	MSIRangeTable
 5306              		.cfi_endproc
 5307              	.LFE952:
 5309              		.section	.text.HAL_RCCEx_GetRngCLKSource,"ax",%progbits
 5310              		.align	1
 5311              		.global	HAL_RCCEx_GetRngCLKSource
 5312              		.syntax unified
 5313              		.thumb
 5314              		.thumb_func
 5316              	HAL_RCCEx_GetRngCLKSource:
 5317              	.LFB953:
1124:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1125:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
1126:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief  Return the RNG clock source
1127:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @retval The RNG clock source can be one of the following values:
1128:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_RNGCLKSOURCE_HSI48 HSI48 clock divided by 3 selected as RNG clock
1129:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_RNGCLKSOURCE_PLL      PLL "Q" clock divided by 3  selected as RNG cloc
1130:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_RNGCLKSOURCE_MSI      MSI clock divided by 3 selected as RNG clock
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 229


1131:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_RNGCLKSOURCE_PLLSAI1  PLLSAI1 "Q" clock selected as RNG clock (*)
1132:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_RNGCLKSOURCE_LSI      LSI clock selected as RNG clock
1133:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_RNGCLKSOURCE_LSE      LSE clock selected as RNG clock
1134:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *
1135:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *         (*) Value not defined in all devices.
1136:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *
1137:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
1138:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetRngCLKSource(void)
1139:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** {
 5318              		.loc 1 1139 1
 5319              		.cfi_startproc
 5320              		@ args = 0, pretend = 0, frame = 8
 5321              		@ frame_needed = 1, uses_anonymous_args = 0
 5322 0000 80B5     		push	{r7, lr}
 5323              	.LCFI377:
 5324              		.cfi_def_cfa_offset 8
 5325              		.cfi_offset 7, -8
 5326              		.cfi_offset 14, -4
 5327 0002 82B0     		sub	sp, sp, #8
 5328              	.LCFI378:
 5329              		.cfi_def_cfa_offset 16
 5330 0004 00AF     		add	r7, sp, #0
 5331              	.LCFI379:
 5332              		.cfi_def_cfa_register 7
1140:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   uint32_t rng_clock_source = LL_RCC_GetRNGClockSource(LL_RCC_RNG_CLKSOURCE);
 5333              		.loc 1 1140 31
 5334 0006 4FF04040 		mov	r0, #-1073741824
 5335 000a FFF7FEFF 		bl	LL_RCC_GetRNGClockSource
 5336 000e 7860     		str	r0, [r7, #4]
1141:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   uint32_t clk48_clock_source;
1142:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1143:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* RNG clock source originates from 48 MHz RC oscillator */
1144:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   if (rng_clock_source == RCC_RNGCLKSOURCE_CLK48)
 5337              		.loc 1 1144 6
 5338 0010 7B68     		ldr	r3, [r7, #4]
 5339 0012 002B     		cmp	r3, #0
 5340 0014 08D1     		bne	.L313
1145:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
1146:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     clk48_clock_source = LL_RCC_GetCLK48ClockSource(LL_RCC_CLK48_CLKSOURCE);
 5341              		.loc 1 1146 26
 5342 0016 4FF04060 		mov	r0, #201326592
 5343 001a FFF7FEFF 		bl	LL_RCC_GetCLK48ClockSource
 5344 001e 3860     		str	r0, [r7]
1147:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     rng_clock_source = (CLK48_MASK | clk48_clock_source);
 5345              		.loc 1 1147 22
 5346 0020 3B68     		ldr	r3, [r7]
 5347 0022 43F08053 		orr	r3, r3, #268435456
 5348 0026 7B60     		str	r3, [r7, #4]
 5349              	.L313:
1148:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
1149:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1150:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   return rng_clock_source;
 5350              		.loc 1 1150 10
 5351 0028 7B68     		ldr	r3, [r7, #4]
1151:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** }
 5352              		.loc 1 1151 1
 5353 002a 1846     		mov	r0, r3
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 230


 5354 002c 0837     		adds	r7, r7, #8
 5355              	.LCFI380:
 5356              		.cfi_def_cfa_offset 8
 5357 002e BD46     		mov	sp, r7
 5358              	.LCFI381:
 5359              		.cfi_def_cfa_register 13
 5360              		@ sp needed
 5361 0030 80BD     		pop	{r7, pc}
 5362              		.cfi_endproc
 5363              	.LFE953:
 5365              		.section	.text.HAL_RCCEx_EnablePLLSAI1,"ax",%progbits
 5366              		.align	1
 5367              		.global	HAL_RCCEx_EnablePLLSAI1
 5368              		.syntax unified
 5369              		.thumb
 5370              		.thumb_func
 5372              	HAL_RCCEx_EnablePLLSAI1:
 5373              	.LFB954:
1152:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1153:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
1154:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @}
1155:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
1156:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1157:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group2 Extended Clock management functions
1158:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief  Extended Clock management functions
1159:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *
1160:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** @verbatim
1161:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****  ===============================================================================
1162:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****                 ##### Extended clock management functions  #####
1163:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****  ===============================================================================
1164:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     [..]
1165:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the
1166:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     activation or deactivation of MSI PLL-mode, PLLSAI1, PLLSAI12, LSE CSS,
1167:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     Low speed clock output and clock after wake-up from STOP mode.
1168:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** @endverbatim
1169:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @{
1170:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
1171:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1172:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #if defined(SAI1)
1173:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
1174:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief  Enable PLLSAI1.
1175:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @param  PLLSAI1Init  pointer to an RCC_PLLSAI1InitTypeDef structure that
1176:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *         contains the configuration information for the PLLSAI1
1177:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @retval HAL status
1178:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
1179:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_EnablePLLSAI1(RCC_PLLSAI1InitTypeDef  *PLLSAI1Init)
1180:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** {
 5374              		.loc 1 1180 1
 5375              		.cfi_startproc
 5376              		@ args = 0, pretend = 0, frame = 16
 5377              		@ frame_needed = 1, uses_anonymous_args = 0
 5378 0000 80B5     		push	{r7, lr}
 5379              	.LCFI382:
 5380              		.cfi_def_cfa_offset 8
 5381              		.cfi_offset 7, -8
 5382              		.cfi_offset 14, -4
 5383 0002 84B0     		sub	sp, sp, #16
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 231


 5384              	.LCFI383:
 5385              		.cfi_def_cfa_offset 24
 5386 0004 00AF     		add	r7, sp, #0
 5387              	.LCFI384:
 5388              		.cfi_def_cfa_register 7
 5389 0006 7860     		str	r0, [r7, #4]
1181:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   uint32_t tickstart;
1182:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 5390              		.loc 1 1182 21
 5391 0008 0023     		movs	r3, #0
 5392 000a FB73     		strb	r3, [r7, #15]
1183:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1184:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */
1185:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLN_VALUE(PLLSAI1Init->PLLN));
1186:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLP_VALUE(PLLSAI1Init->PLLP));
1187:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1Init->PLLQ));
1188:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLR_VALUE(PLLSAI1Init->PLLR));
1189:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1Init->PLLSAI1ClockOut));
1190:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1191:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Disable the PLLSAI1 */
1192:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI1_DISABLE();
 5393              		.loc 1 1192 3
 5394 000c FFF7FEFF 		bl	LL_RCC_PLLSAI1_Disable
1193:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1194:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Get Start Tick*/
1195:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 5395              		.loc 1 1195 15
 5396 0010 FFF7FEFF 		bl	HAL_GetTick
 5397 0014 B860     		str	r0, [r7, #8]
1196:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1197:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Wait till PLLSAI1 is ready to be updated */
1198:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   while (LL_RCC_PLLSAI1_IsReady() != 0U)
 5398              		.loc 1 1198 9
 5399 0016 09E0     		b	.L316
 5400              	.L318:
1199:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
1200:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 5401              		.loc 1 1200 10
 5402 0018 FFF7FEFF 		bl	HAL_GetTick
 5403 001c 0246     		mov	r2, r0
 5404              		.loc 1 1200 24 discriminator 1
 5405 001e BB68     		ldr	r3, [r7, #8]
 5406 0020 D31A     		subs	r3, r2, r3
 5407              		.loc 1 1200 8 discriminator 1
 5408 0022 022B     		cmp	r3, #2
 5409 0024 02D9     		bls	.L316
1201:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
1202:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
 5410              		.loc 1 1202 14
 5411 0026 0323     		movs	r3, #3
 5412 0028 FB73     		strb	r3, [r7, #15]
1203:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       break;
 5413              		.loc 1 1203 7
 5414 002a 04E0     		b	.L317
 5415              	.L316:
1198:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
 5416              		.loc 1 1198 10
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 232


 5417 002c FFF7FEFF 		bl	LL_RCC_PLLSAI1_IsReady
 5418 0030 0346     		mov	r3, r0
1198:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
 5419              		.loc 1 1198 35 discriminator 1
 5420 0032 002B     		cmp	r3, #0
 5421 0034 F0D1     		bne	.L318
 5422              	.L317:
1204:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
1205:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
1206:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1207:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   if (status == HAL_OK)
 5423              		.loc 1 1207 6
 5424 0036 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 5425 0038 002B     		cmp	r3, #0
 5426 003a 32D1     		bne	.L319
1208:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
1209:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Multiplication factor N */
1210:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Division factors P, Q and R */
1211:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_CONFIG(PLLSAI1Init->PLLN, PLLSAI1Init->PLLP, PLLSAI1Init->PLLQ, PLLSAI1Init->
 5427              		.loc 1 1211 5
 5428 003c 4FF0B043 		mov	r3, #1476395008
 5429 0040 1A69     		ldr	r2, [r3, #16]
 5430 0042 1A4B     		ldr	r3, .L323
 5431 0044 1340     		ands	r3, r3, r2
 5432 0046 7A68     		ldr	r2, [r7, #4]
 5433 0048 1268     		ldr	r2, [r2]
 5434 004a 1102     		lsls	r1, r2, #8
 5435 004c 7A68     		ldr	r2, [r7, #4]
 5436 004e 5268     		ldr	r2, [r2, #4]
 5437 0050 1143     		orrs	r1, r1, r2
 5438 0052 7A68     		ldr	r2, [r7, #4]
 5439 0054 9268     		ldr	r2, [r2, #8]
 5440 0056 1143     		orrs	r1, r1, r2
 5441 0058 7A68     		ldr	r2, [r7, #4]
 5442 005a D268     		ldr	r2, [r2, #12]
 5443 005c 0A43     		orrs	r2, r2, r1
 5444 005e 4FF0B041 		mov	r1, #1476395008
 5445 0062 1343     		orrs	r3, r3, r2
 5446 0064 0B61     		str	r3, [r1, #16]
1212:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Clock output(s) */
1213:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1Init->PLLSAI1ClockOut);
 5447              		.loc 1 1213 5
 5448 0066 4FF0B043 		mov	r3, #1476395008
 5449 006a 1A69     		ldr	r2, [r3, #16]
 5450 006c 7B68     		ldr	r3, [r7, #4]
 5451 006e 1B69     		ldr	r3, [r3, #16]
 5452 0070 4FF0B041 		mov	r1, #1476395008
 5453 0074 1343     		orrs	r3, r3, r2
 5454 0076 0B61     		str	r3, [r1, #16]
1214:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1215:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
1216:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_ENABLE();
 5455              		.loc 1 1216 5
 5456 0078 FFF7FEFF 		bl	LL_RCC_PLLSAI1_Enable
1217:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1218:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Get Start Tick*/
1219:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 233


 5457              		.loc 1 1219 17
 5458 007c FFF7FEFF 		bl	HAL_GetTick
 5459 0080 B860     		str	r0, [r7, #8]
1220:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1221:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Wait till PLLSAI1 is ready */
1222:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     while (LL_RCC_PLLSAI1_IsReady() != 1U)
 5460              		.loc 1 1222 11
 5461 0082 09E0     		b	.L320
 5462              	.L321:
1223:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
1224:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 5463              		.loc 1 1224 12
 5464 0084 FFF7FEFF 		bl	HAL_GetTick
 5465 0088 0246     		mov	r2, r0
 5466              		.loc 1 1224 26 discriminator 1
 5467 008a BB68     		ldr	r3, [r7, #8]
 5468 008c D31A     		subs	r3, r2, r3
 5469              		.loc 1 1224 10 discriminator 1
 5470 008e 022B     		cmp	r3, #2
 5471 0090 02D9     		bls	.L320
1225:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
1226:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         status = HAL_TIMEOUT;
 5472              		.loc 1 1226 16
 5473 0092 0323     		movs	r3, #3
 5474 0094 FB73     		strb	r3, [r7, #15]
1227:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         break;
 5475              		.loc 1 1227 9
 5476 0096 04E0     		b	.L319
 5477              	.L320:
1222:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 5478              		.loc 1 1222 12
 5479 0098 FFF7FEFF 		bl	LL_RCC_PLLSAI1_IsReady
 5480 009c 0346     		mov	r3, r0
1222:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 5481              		.loc 1 1222 37 discriminator 1
 5482 009e 012B     		cmp	r3, #1
 5483 00a0 F0D1     		bne	.L321
 5484              	.L319:
1228:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
1229:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
1230:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
1231:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1232:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   return status;
 5485              		.loc 1 1232 10
 5486 00a2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1233:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** }
 5487              		.loc 1 1233 1
 5488 00a4 1846     		mov	r0, r3
 5489 00a6 1037     		adds	r7, r7, #16
 5490              	.LCFI385:
 5491              		.cfi_def_cfa_offset 8
 5492 00a8 BD46     		mov	sp, r7
 5493              	.LCFI386:
 5494              		.cfi_def_cfa_register 13
 5495              		@ sp needed
 5496 00aa 80BD     		pop	{r7, pc}
 5497              	.L324:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 234


 5498              		.align	2
 5499              	.L323:
 5500 00ac FF80C111 		.word	297894143
 5501              		.cfi_endproc
 5502              	.LFE954:
 5504              		.section	.text.HAL_RCCEx_DisablePLLSAI1,"ax",%progbits
 5505              		.align	1
 5506              		.global	HAL_RCCEx_DisablePLLSAI1
 5507              		.syntax unified
 5508              		.thumb
 5509              		.thumb_func
 5511              	HAL_RCCEx_DisablePLLSAI1:
 5512              	.LFB955:
1234:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1235:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
1236:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief  Disable PLLSAI1.
1237:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @retval HAL status
1238:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
1239:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_DisablePLLSAI1(void)
1240:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** {
 5513              		.loc 1 1240 1
 5514              		.cfi_startproc
 5515              		@ args = 0, pretend = 0, frame = 8
 5516              		@ frame_needed = 1, uses_anonymous_args = 0
 5517 0000 80B5     		push	{r7, lr}
 5518              	.LCFI387:
 5519              		.cfi_def_cfa_offset 8
 5520              		.cfi_offset 7, -8
 5521              		.cfi_offset 14, -4
 5522 0002 82B0     		sub	sp, sp, #8
 5523              	.LCFI388:
 5524              		.cfi_def_cfa_offset 16
 5525 0004 00AF     		add	r7, sp, #0
 5526              	.LCFI389:
 5527              		.cfi_def_cfa_register 7
1241:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   uint32_t tickstart;
1242:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 5528              		.loc 1 1242 21
 5529 0006 0023     		movs	r3, #0
 5530 0008 FB71     		strb	r3, [r7, #7]
1243:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1244:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Disable the PLLSAI1 */
1245:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI1_DISABLE();
 5531              		.loc 1 1245 3
 5532 000a FFF7FEFF 		bl	LL_RCC_PLLSAI1_Disable
1246:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1247:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Get Start Tick*/
1248:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 5533              		.loc 1 1248 15
 5534 000e FFF7FEFF 		bl	HAL_GetTick
 5535 0012 3860     		str	r0, [r7]
1249:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1250:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Wait till PLLSAI1 is ready */
1251:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   while (LL_RCC_PLLSAI1_IsReady() != 0U)
 5536              		.loc 1 1251 9
 5537 0014 09E0     		b	.L326
 5538              	.L328:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 235


1252:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
1253:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 5539              		.loc 1 1253 10
 5540 0016 FFF7FEFF 		bl	HAL_GetTick
 5541 001a 0246     		mov	r2, r0
 5542              		.loc 1 1253 24 discriminator 1
 5543 001c 3B68     		ldr	r3, [r7]
 5544 001e D31A     		subs	r3, r2, r3
 5545              		.loc 1 1253 8 discriminator 1
 5546 0020 022B     		cmp	r3, #2
 5547 0022 02D9     		bls	.L326
1254:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
1255:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
 5548              		.loc 1 1255 14
 5549 0024 0323     		movs	r3, #3
 5550 0026 FB71     		strb	r3, [r7, #7]
1256:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       break;
 5551              		.loc 1 1256 7
 5552 0028 04E0     		b	.L327
 5553              	.L326:
1251:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
 5554              		.loc 1 1251 10
 5555 002a FFF7FEFF 		bl	LL_RCC_PLLSAI1_IsReady
 5556 002e 0346     		mov	r3, r0
1251:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
 5557              		.loc 1 1251 35 discriminator 1
 5558 0030 002B     		cmp	r3, #0
 5559 0032 F0D1     		bne	.L328
 5560              	.L327:
1257:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
1258:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
1259:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1260:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Disable the PLLSAI1 Clock outputs */
1261:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI1CLKOUT_DISABLE(RCC_PLLSAI1_SAI1CLK | RCC_PLLSAI1_USBCLK | RCC_PLLSAI1_ADCCLK);
 5561              		.loc 1 1261 3
 5562 0034 4FF0B043 		mov	r3, #1476395008
 5563 0038 1B69     		ldr	r3, [r3, #16]
 5564 003a 4FF0B042 		mov	r2, #1476395008
 5565 003e 23F08853 		bic	r3, r3, #285212672
 5566 0042 23F48033 		bic	r3, r3, #65536
 5567 0046 1361     		str	r3, [r2, #16]
1262:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1263:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   return status;
 5568              		.loc 1 1263 10
 5569 0048 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
1264:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** }
 5570              		.loc 1 1264 1
 5571 004a 1846     		mov	r0, r3
 5572 004c 0837     		adds	r7, r7, #8
 5573              	.LCFI390:
 5574              		.cfi_def_cfa_offset 8
 5575 004e BD46     		mov	sp, r7
 5576              	.LCFI391:
 5577              		.cfi_def_cfa_register 13
 5578              		@ sp needed
 5579 0050 80BD     		pop	{r7, pc}
 5580              		.cfi_endproc
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 236


 5581              	.LFE955:
 5583              		.section	.text.HAL_RCCEx_WakeUpStopCLKConfig,"ax",%progbits
 5584              		.align	1
 5585              		.global	HAL_RCCEx_WakeUpStopCLKConfig
 5586              		.syntax unified
 5587              		.thumb
 5588              		.thumb_func
 5590              	HAL_RCCEx_WakeUpStopCLKConfig:
 5591              	.LFB956:
1265:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #endif /* SAI1 */
1266:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1267:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /***********************************************************************************************/
1268:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1269:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
1270:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief  Configure the oscillator clock source for wakeup from Stop and CSS backup clock.
1271:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @param  WakeUpClk  Wakeup clock
1272:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
1273:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_STOP_WAKEUPCLOCK_MSI  MSI oscillator selection
1274:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_STOP_WAKEUPCLOCK_HSI  HSI oscillator selection
1275:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @note   This function shall not be called after the Clock Security System on HSE has been
1276:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *         enabled.
1277:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @retval None
1278:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
1279:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** void HAL_RCCEx_WakeUpStopCLKConfig(uint32_t WakeUpClk)
1280:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** {
 5592              		.loc 1 1280 1
 5593              		.cfi_startproc
 5594              		@ args = 0, pretend = 0, frame = 8
 5595              		@ frame_needed = 1, uses_anonymous_args = 0
 5596 0000 80B5     		push	{r7, lr}
 5597              	.LCFI392:
 5598              		.cfi_def_cfa_offset 8
 5599              		.cfi_offset 7, -8
 5600              		.cfi_offset 14, -4
 5601 0002 82B0     		sub	sp, sp, #8
 5602              	.LCFI393:
 5603              		.cfi_def_cfa_offset 16
 5604 0004 00AF     		add	r7, sp, #0
 5605              	.LCFI394:
 5606              		.cfi_def_cfa_register 7
 5607 0006 7860     		str	r0, [r7, #4]
1281:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   assert_param(IS_RCC_STOP_WAKEUPCLOCK(WakeUpClk));
1282:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1283:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(WakeUpClk);
 5608              		.loc 1 1283 3
 5609 0008 7868     		ldr	r0, [r7, #4]
 5610 000a FFF7FEFF 		bl	LL_RCC_SetClkAfterWakeFromStop
1284:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** }
 5611              		.loc 1 1284 1
 5612 000e 00BF     		nop
 5613 0010 0837     		adds	r7, r7, #8
 5614              	.LCFI395:
 5615              		.cfi_def_cfa_offset 8
 5616 0012 BD46     		mov	sp, r7
 5617              	.LCFI396:
 5618              		.cfi_def_cfa_register 13
 5619              		@ sp needed
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 237


 5620 0014 80BD     		pop	{r7, pc}
 5621              		.cfi_endproc
 5622              	.LFE956:
 5624              		.section	.text.HAL_RCCEx_EnableLSECSS,"ax",%progbits
 5625              		.align	1
 5626              		.global	HAL_RCCEx_EnableLSECSS
 5627              		.syntax unified
 5628              		.thumb
 5629              		.thumb_func
 5631              	HAL_RCCEx_EnableLSECSS:
 5632              	.LFB957:
1285:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1286:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
1287:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief  Enable the LSE Clock Security System.
1288:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @note   Prior to enable the LSE Clock Security System, LSE oscillator is to be enabled
1289:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *         with HAL_RCC_OscConfig() and the LSE oscillator clock is to be selected as RTC
1290:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *         clock with HAL_RCCEx_PeriphCLKConfig().
1291:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @retval None
1292:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
1293:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS(void)
1294:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** {
 5633              		.loc 1 1294 1
 5634              		.cfi_startproc
 5635              		@ args = 0, pretend = 0, frame = 0
 5636              		@ frame_needed = 1, uses_anonymous_args = 0
 5637 0000 80B5     		push	{r7, lr}
 5638              	.LCFI397:
 5639              		.cfi_def_cfa_offset 8
 5640              		.cfi_offset 7, -8
 5641              		.cfi_offset 14, -4
 5642 0002 00AF     		add	r7, sp, #0
 5643              	.LCFI398:
 5644              		.cfi_def_cfa_register 7
1295:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   LL_RCC_LSE_EnableCSS();
 5645              		.loc 1 1295 3
 5646 0004 FFF7FEFF 		bl	LL_RCC_LSE_EnableCSS
1296:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** }
 5647              		.loc 1 1296 1
 5648 0008 00BF     		nop
 5649 000a 80BD     		pop	{r7, pc}
 5650              		.cfi_endproc
 5651              	.LFE957:
 5653              		.section	.text.HAL_RCCEx_DisableLSECSS,"ax",%progbits
 5654              		.align	1
 5655              		.global	HAL_RCCEx_DisableLSECSS
 5656              		.syntax unified
 5657              		.thumb
 5658              		.thumb_func
 5660              	HAL_RCCEx_DisableLSECSS:
 5661              	.LFB958:
1297:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1298:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
1299:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief  Disable the LSE Clock Security System.
1300:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @note   LSE Clock Security System can only be disabled after a LSE failure detection.
1301:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @retval None
1302:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
1303:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** void HAL_RCCEx_DisableLSECSS(void)
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 238


1304:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** {
 5662              		.loc 1 1304 1
 5663              		.cfi_startproc
 5664              		@ args = 0, pretend = 0, frame = 0
 5665              		@ frame_needed = 1, uses_anonymous_args = 0
 5666 0000 80B5     		push	{r7, lr}
 5667              	.LCFI399:
 5668              		.cfi_def_cfa_offset 8
 5669              		.cfi_offset 7, -8
 5670              		.cfi_offset 14, -4
 5671 0002 00AF     		add	r7, sp, #0
 5672              	.LCFI400:
 5673              		.cfi_def_cfa_register 7
1305:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   LL_RCC_LSE_DisableCSS();
 5674              		.loc 1 1305 3
 5675 0004 FFF7FEFF 		bl	LL_RCC_LSE_DisableCSS
1306:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1307:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Disable LSE CSS IT if any */
1308:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   __HAL_RCC_DISABLE_IT(RCC_IT_LSECSS);
 5676              		.loc 1 1308 3
 5677 0008 4FF0B043 		mov	r3, #1476395008
 5678 000c 9B69     		ldr	r3, [r3, #24]
 5679 000e 4FF0B042 		mov	r2, #1476395008
 5680 0012 23F40073 		bic	r3, r3, #512
 5681 0016 9361     		str	r3, [r2, #24]
1309:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** }
 5682              		.loc 1 1309 1
 5683 0018 00BF     		nop
 5684 001a 80BD     		pop	{r7, pc}
 5685              		.cfi_endproc
 5686              	.LFE958:
 5688              		.section	.text.HAL_RCCEx_EnableLSECSS_IT,"ax",%progbits
 5689              		.align	1
 5690              		.global	HAL_RCCEx_EnableLSECSS_IT
 5691              		.syntax unified
 5692              		.thumb
 5693              		.thumb_func
 5695              	HAL_RCCEx_EnableLSECSS_IT:
 5696              	.LFB959:
1310:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1311:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
1312:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief  Enable the LSE Clock Security System Interrupt & corresponding EXTI line.
1313:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @note   LSE Clock Security System Interrupt is mapped on RTC EXTI line 18
1314:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @retval None
1315:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
1316:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS_IT(void)
1317:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** {
 5697              		.loc 1 1317 1
 5698              		.cfi_startproc
 5699              		@ args = 0, pretend = 0, frame = 0
 5700              		@ frame_needed = 1, uses_anonymous_args = 0
 5701 0000 80B5     		push	{r7, lr}
 5702              	.LCFI401:
 5703              		.cfi_def_cfa_offset 8
 5704              		.cfi_offset 7, -8
 5705              		.cfi_offset 14, -4
 5706 0002 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 239


 5707              	.LCFI402:
 5708              		.cfi_def_cfa_register 7
1318:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Enable LSE CSS */
1319:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   LL_RCC_LSE_EnableCSS();
 5709              		.loc 1 1319 3
 5710 0004 FFF7FEFF 		bl	LL_RCC_LSE_EnableCSS
1320:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1321:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Enable LSE CSS IT */
1322:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   __HAL_RCC_ENABLE_IT(RCC_IT_LSECSS);
 5711              		.loc 1 1322 3
 5712 0008 4FF0B043 		mov	r3, #1476395008
 5713 000c 9B69     		ldr	r3, [r3, #24]
 5714 000e 4FF0B042 		mov	r2, #1476395008
 5715 0012 43F40073 		orr	r3, r3, #512
 5716 0016 9361     		str	r3, [r2, #24]
1323:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1324:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Enable IT on EXTI Line 18 */
1325:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_IT();
 5717              		.loc 1 1325 3
 5718 0018 4FF48020 		mov	r0, #262144
 5719 001c FFF7FEFF 		bl	LL_EXTI_EnableIT_0_31
1326:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE();
 5720              		.loc 1 1326 3
 5721 0020 4FF48020 		mov	r0, #262144
 5722 0024 FFF7FEFF 		bl	LL_EXTI_EnableRisingTrig_0_31
1327:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** }
 5723              		.loc 1 1327 1
 5724 0028 00BF     		nop
 5725 002a 80BD     		pop	{r7, pc}
 5726              		.cfi_endproc
 5727              	.LFE959:
 5729              		.section	.text.HAL_RCCEx_LSECSS_IRQHandler,"ax",%progbits
 5730              		.align	1
 5731              		.global	HAL_RCCEx_LSECSS_IRQHandler
 5732              		.syntax unified
 5733              		.thumb
 5734              		.thumb_func
 5736              	HAL_RCCEx_LSECSS_IRQHandler:
 5737              	.LFB960:
1328:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1329:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
1330:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief Handle the RCC LSE Clock Security System interrupt request.
1331:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @retval None
1332:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
1333:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** void HAL_RCCEx_LSECSS_IRQHandler(void)
1334:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** {
 5738              		.loc 1 1334 1
 5739              		.cfi_startproc
 5740              		@ args = 0, pretend = 0, frame = 0
 5741              		@ frame_needed = 1, uses_anonymous_args = 0
 5742 0000 80B5     		push	{r7, lr}
 5743              	.LCFI403:
 5744              		.cfi_def_cfa_offset 8
 5745              		.cfi_offset 7, -8
 5746              		.cfi_offset 14, -4
 5747 0002 00AF     		add	r7, sp, #0
 5748              	.LCFI404:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 240


 5749              		.cfi_def_cfa_register 7
1335:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Check RCC LSE CSSF flag  */
1336:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   if (__HAL_RCC_GET_IT(RCC_IT_LSECSS))
 5750              		.loc 1 1336 7
 5751 0004 4FF0B043 		mov	r3, #1476395008
 5752 0008 DB69     		ldr	r3, [r3, #28]
 5753 000a 03F40073 		and	r3, r3, #512
 5754              		.loc 1 1336 6
 5755 000e B3F5007F 		cmp	r3, #512
 5756 0012 06D1     		bne	.L336
1337:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
1338:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* RCC LSE Clock Security System interrupt user callback */
1339:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     HAL_RCCEx_LSECSS_Callback();
 5757              		.loc 1 1339 5
 5758 0014 FFF7FEFF 		bl	HAL_RCCEx_LSECSS_Callback
1340:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1341:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Clear RCC LSE CSS pending bit */
1342:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_LSECSS);
 5759              		.loc 1 1342 5
 5760 0018 4FF0B043 		mov	r3, #1476395008
 5761 001c 4FF40072 		mov	r2, #512
 5762 0020 1A62     		str	r2, [r3, #32]
 5763              	.L336:
1343:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
1344:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** }
 5764              		.loc 1 1344 1
 5765 0022 00BF     		nop
 5766 0024 80BD     		pop	{r7, pc}
 5767              		.cfi_endproc
 5768              	.LFE960:
 5770              		.section	.text.HAL_RCCEx_LSECSS_Callback,"ax",%progbits
 5771              		.align	1
 5772              		.weak	HAL_RCCEx_LSECSS_Callback
 5773              		.syntax unified
 5774              		.thumb
 5775              		.thumb_func
 5777              	HAL_RCCEx_LSECSS_Callback:
 5778              	.LFB961:
1345:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1346:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
1347:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief  RCCEx LSE Clock Security System interrupt callback.
1348:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @retval none
1349:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
1350:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** __weak void HAL_RCCEx_LSECSS_Callback(void)
1351:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** {
 5779              		.loc 1 1351 1
 5780              		.cfi_startproc
 5781              		@ args = 0, pretend = 0, frame = 0
 5782              		@ frame_needed = 1, uses_anonymous_args = 0
 5783              		@ link register save eliminated.
 5784 0000 80B4     		push	{r7}
 5785              	.LCFI405:
 5786              		.cfi_def_cfa_offset 4
 5787              		.cfi_offset 7, -4
 5788 0002 00AF     		add	r7, sp, #0
 5789              	.LCFI406:
 5790              		.cfi_def_cfa_register 7
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 241


1352:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1353:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****             the HAL_RCCEx_LSECSS_Callback should be implemented in the user file
1354:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****    */
1355:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** }
 5791              		.loc 1 1355 1
 5792 0004 00BF     		nop
 5793 0006 BD46     		mov	sp, r7
 5794              	.LCFI407:
 5795              		.cfi_def_cfa_register 13
 5796              		@ sp needed
 5797 0008 5DF8047B 		ldr	r7, [sp], #4
 5798              	.LCFI408:
 5799              		.cfi_restore 7
 5800              		.cfi_def_cfa_offset 0
 5801 000c 7047     		bx	lr
 5802              		.cfi_endproc
 5803              	.LFE961:
 5805              		.section	.text.HAL_RCCEx_LSCOConfig,"ax",%progbits
 5806              		.align	1
 5807              		.global	HAL_RCCEx_LSCOConfig
 5808              		.syntax unified
 5809              		.thumb
 5810              		.thumb_func
 5812              	HAL_RCCEx_LSCOConfig:
 5813              	.LFB962:
1356:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1357:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
1358:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief  Select the clock source to output on LSCO1 pin(PA2) or LSC02 pin (PH3) or LSCO3 pin (PC
1359:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @note   PA2, PH3 or PC12 should be configured in alternate function mode.
1360:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @param  RCC_LSCOx  specifies the output direction for the clock source.
1361:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_LSCO1  Clock source to output on LSCO1 pin(PA2)
1362:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_LSCO2  Clock source to output on LSCO2 pin(PH3)
1363:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_LSCO3  Clock source to output on LSCO3 pin(PC12)
1364:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @param  RCC_LSCOSource  specifies the clock source to output.
1365:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *          This parameter can be one of the following values:
1366:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_LSCOSOURCE_LSI  LSI clock selected as LSCO source
1367:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_LSCOSOURCE_LSE  LSE clock selected as LSCO source
1368:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @retval None
1369:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @note   LSCO should be disable with @ref HAL_RCCEx_DisableLSCO
1370:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
1371:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** void HAL_RCCEx_LSCOConfig(uint32_t RCC_LSCOx, uint32_t RCC_LSCOSource)
1372:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** {
 5814              		.loc 1 1372 1
 5815              		.cfi_startproc
 5816              		@ args = 0, pretend = 0, frame = 32
 5817              		@ frame_needed = 1, uses_anonymous_args = 0
 5818 0000 80B5     		push	{r7, lr}
 5819              	.LCFI409:
 5820              		.cfi_def_cfa_offset 8
 5821              		.cfi_offset 7, -8
 5822              		.cfi_offset 14, -4
 5823 0002 88B0     		sub	sp, sp, #32
 5824              	.LCFI410:
 5825              		.cfi_def_cfa_offset 40
 5826 0004 00AF     		add	r7, sp, #0
 5827              	.LCFI411:
 5828              		.cfi_def_cfa_register 7
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 242


 5829 0006 7860     		str	r0, [r7, #4]
 5830 0008 3960     		str	r1, [r7]
1373:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   GPIO_InitTypeDef GPIO_InitStruct;
1374:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   FlagStatus backupchanged;
1375:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1376:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Check the parameters */
1377:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   assert_param(IS_RCC_LSCO(RCC_LSCOx));
1378:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   assert_param(IS_RCC_LSCOSOURCE(RCC_LSCOSource));
1379:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1380:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Common GPIO init parameters */
1381:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 5831              		.loc 1 1381 29
 5832 000a 0223     		movs	r3, #2
 5833 000c FB60     		str	r3, [r7, #12]
1382:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 5834              		.loc 1 1382 29
 5835 000e 0323     		movs	r3, #3
 5836 0010 7B61     		str	r3, [r7, #20]
1383:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   GPIO_InitStruct.Pull      = GPIO_NOPULL;
 5837              		.loc 1 1383 29
 5838 0012 0023     		movs	r3, #0
 5839 0014 3B61     		str	r3, [r7, #16]
1384:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1385:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* RCC_LSCO1 */
1386:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   if (RCC_LSCOx == RCC_LSCO1)
 5840              		.loc 1 1386 6
 5841 0016 7B68     		ldr	r3, [r7, #4]
 5842 0018 002B     		cmp	r3, #0
 5843 001a 0ED1     		bne	.L339
1387:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
1388:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* LSCO1 Clock Enable */
1389:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     __LSCO1_CLK_ENABLE();
 5844              		.loc 1 1389 5
 5845 001c 0120     		movs	r0, #1
 5846 001e FFF7FEFF 		bl	LL_AHB2_GRP1_EnableClock
1390:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Configure the LSCO1 pin in alternate function mode */
1391:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     GPIO_InitStruct.Pin       = LSCO1_PIN;
 5847              		.loc 1 1391 31
 5848 0022 0423     		movs	r3, #4
 5849 0024 BB60     		str	r3, [r7, #8]
1392:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_LSCO;
 5850              		.loc 1 1392 31
 5851 0026 0023     		movs	r3, #0
 5852 0028 BB61     		str	r3, [r7, #24]
1393:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     HAL_GPIO_Init(LSCO1_GPIO_PORT, &GPIO_InitStruct);
 5853              		.loc 1 1393 5
 5854 002a 07F10803 		add	r3, r7, #8
 5855 002e 1946     		mov	r1, r3
 5856 0030 4FF09040 		mov	r0, #1207959552
 5857 0034 FFF7FEFF 		bl	HAL_GPIO_Init
 5858 0038 21E0     		b	.L340
 5859              	.L339:
1394:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
1395:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   else if (RCC_LSCOx == RCC_LSCO2)
 5860              		.loc 1 1395 11
 5861 003a 7B68     		ldr	r3, [r7, #4]
 5862 003c 012B     		cmp	r3, #1
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 243


 5863 003e 0DD1     		bne	.L341
1396:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
1397:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* LSCO2 Clock Enable */
1398:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     __LSCO2_CLK_ENABLE();
 5864              		.loc 1 1398 5
 5865 0040 8020     		movs	r0, #128
 5866 0042 FFF7FEFF 		bl	LL_AHB2_GRP1_EnableClock
1399:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Configure the LSCO2 pin in alternate function mode */
1400:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     GPIO_InitStruct.Pin       = LSCO2_PIN;
 5867              		.loc 1 1400 31
 5868 0046 0823     		movs	r3, #8
 5869 0048 BB60     		str	r3, [r7, #8]
1401:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_LSCO;
 5870              		.loc 1 1401 31
 5871 004a 0023     		movs	r3, #0
 5872 004c BB61     		str	r3, [r7, #24]
1402:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     HAL_GPIO_Init(LSCO2_GPIO_PORT, &GPIO_InitStruct);
 5873              		.loc 1 1402 5
 5874 004e 07F10803 		add	r3, r7, #8
 5875 0052 1946     		mov	r1, r3
 5876 0054 1C48     		ldr	r0, .L346
 5877 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 5878 005a 10E0     		b	.L340
 5879              	.L341:
1403:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1404:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
1405:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #if defined(RCC_LSCO3_SUPPORT)
1406:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   else if (RCC_LSCOx == RCC_LSCO3)
 5880              		.loc 1 1406 11
 5881 005c 7B68     		ldr	r3, [r7, #4]
 5882 005e 022B     		cmp	r3, #2
 5883 0060 0DD1     		bne	.L340
1407:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
1408:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* LSCO3 Clock Enable */
1409:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     __LSCO3_CLK_ENABLE();
 5884              		.loc 1 1409 5
 5885 0062 0420     		movs	r0, #4
 5886 0064 FFF7FEFF 		bl	LL_AHB2_GRP1_EnableClock
1410:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Configure the LSCO3 pin in alternate function mode */
1411:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     GPIO_InitStruct.Pin       = LSCO3_PIN;
 5887              		.loc 1 1411 31
 5888 0068 4FF48053 		mov	r3, #4096
 5889 006c BB60     		str	r3, [r7, #8]
1412:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_LSCO;
 5890              		.loc 1 1412 31
 5891 006e 0623     		movs	r3, #6
 5892 0070 BB61     		str	r3, [r7, #24]
1413:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     HAL_GPIO_Init(LSCO3_GPIO_PORT, &GPIO_InitStruct);
 5893              		.loc 1 1413 5
 5894 0072 07F10803 		add	r3, r7, #8
 5895 0076 1946     		mov	r1, r3
 5896 0078 1448     		ldr	r0, .L346+4
 5897 007a FFF7FEFF 		bl	HAL_GPIO_Init
 5898              	.L340:
1414:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
1415:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #endif /* RCC_LSCO3_SUPPORT */
1416:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   else
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 244


1417:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
1418:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     ;
1419:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
1420:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1421:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Update LSCOSEL clock source in Backup Domain control register */
1422:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 5899              		.loc 1 1422 7
 5900 007e 144B     		ldr	r3, .L346+8
 5901 0080 1B68     		ldr	r3, [r3]
 5902 0082 03F48073 		and	r3, r3, #256
 5903              		.loc 1 1422 6
 5904 0086 002B     		cmp	r3, #0
 5905 0088 04D1     		bne	.L342
1423:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
1424:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     HAL_PWR_EnableBkUpAccess();
 5906              		.loc 1 1424 5
 5907 008a FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
1425:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     backupchanged = SET;
 5908              		.loc 1 1425 19
 5909 008e 0123     		movs	r3, #1
 5910 0090 FB77     		strb	r3, [r7, #31]
 5911 0092 01E0     		b	.L343
 5912              	.L342:
1426:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
1427:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   else
1428:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
1429:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     backupchanged = RESET;
 5913              		.loc 1 1429 19
 5914 0094 0023     		movs	r3, #0
 5915 0096 FB77     		strb	r3, [r7, #31]
 5916              	.L343:
1430:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
1431:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1432:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL | RCC_BDCR_LSCOEN, RCC_LSCOSource | RCC_BDCR_LSCOEN);
 5917              		.loc 1 1432 3
 5918 0098 4FF0B043 		mov	r3, #1476395008
 5919 009c D3F89030 		ldr	r3, [r3, #144]
 5920 00a0 23F04072 		bic	r2, r3, #50331648
 5921 00a4 3B68     		ldr	r3, [r7]
 5922 00a6 1343     		orrs	r3, r3, r2
 5923 00a8 4FF0B042 		mov	r2, #1476395008
 5924 00ac 43F08073 		orr	r3, r3, #16777216
 5925 00b0 C2F89030 		str	r3, [r2, #144]
1433:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1434:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   if (backupchanged == SET)
 5926              		.loc 1 1434 6
 5927 00b4 FB7F     		ldrb	r3, [r7, #31]	@ zero_extendqisi2
 5928 00b6 012B     		cmp	r3, #1
 5929 00b8 01D1     		bne	.L345
1435:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
1436:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     HAL_PWR_DisableBkUpAccess();
 5930              		.loc 1 1436 5
 5931 00ba FFF7FEFF 		bl	HAL_PWR_DisableBkUpAccess
 5932              	.L345:
1437:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
1438:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1439:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** }
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 245


 5933              		.loc 1 1439 1
 5934 00be 00BF     		nop
 5935 00c0 2037     		adds	r7, r7, #32
 5936              	.LCFI412:
 5937              		.cfi_def_cfa_offset 8
 5938 00c2 BD46     		mov	sp, r7
 5939              	.LCFI413:
 5940              		.cfi_def_cfa_register 13
 5941              		@ sp needed
 5942 00c4 80BD     		pop	{r7, pc}
 5943              	.L347:
 5944 00c6 00BF     		.align	2
 5945              	.L346:
 5946 00c8 001C0048 		.word	1207966720
 5947 00cc 00080048 		.word	1207961600
 5948 00d0 00040058 		.word	1476396032
 5949              		.cfi_endproc
 5950              	.LFE962:
 5952              		.section	.text.HAL_RCCEx_EnableLSCO,"ax",%progbits
 5953              		.align	1
 5954              		.global	HAL_RCCEx_EnableLSCO
 5955              		.syntax unified
 5956              		.thumb
 5957              		.thumb_func
 5959              	HAL_RCCEx_EnableLSCO:
 5960              	.LFB963:
1440:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1441:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
1442:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief  Select the Low Speed clock source to output on LSCO pin (PA2).
1443:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @param  LSCOSource  specifies the Low Speed clock source to output.
1444:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *          This parameter can be one of the following values:
1445:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_LSCOSOURCE_LSI  LSI clock selected as LSCO source
1446:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_LSCOSOURCE_LSE  LSE clock selected as LSCO source
1447:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @retval None
1448:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
1449:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSCO(uint32_t LSCOSource)
1450:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** {
 5961              		.loc 1 1450 1
 5962              		.cfi_startproc
 5963              		@ args = 0, pretend = 0, frame = 8
 5964              		@ frame_needed = 1, uses_anonymous_args = 0
 5965              		@ link register save eliminated.
 5966 0000 80B4     		push	{r7}
 5967              	.LCFI414:
 5968              		.cfi_def_cfa_offset 4
 5969              		.cfi_offset 7, -4
 5970 0002 83B0     		sub	sp, sp, #12
 5971              	.LCFI415:
 5972              		.cfi_def_cfa_offset 16
 5973 0004 00AF     		add	r7, sp, #0
 5974              	.LCFI416:
 5975              		.cfi_def_cfa_register 7
 5976 0006 7860     		str	r0, [r7, #4]
1451:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Check the parameters */
1452:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   assert_param(IS_RCC_LSCOSOURCE(LSCOSource));
1453:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1454:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Update LSCO selection according to parameter and enable LSCO */
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 246


1455:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL, LSCOSource | RCC_BDCR_LSCOEN);
 5977              		.loc 1 1455 3
 5978 0008 4FF0B043 		mov	r3, #1476395008
 5979 000c D3F89030 		ldr	r3, [r3, #144]
 5980 0010 23F00072 		bic	r2, r3, #33554432
 5981 0014 7B68     		ldr	r3, [r7, #4]
 5982 0016 1343     		orrs	r3, r3, r2
 5983 0018 4FF0B042 		mov	r2, #1476395008
 5984 001c 43F08073 		orr	r3, r3, #16777216
 5985 0020 C2F89030 		str	r3, [r2, #144]
1456:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** }
 5986              		.loc 1 1456 1
 5987 0024 00BF     		nop
 5988 0026 0C37     		adds	r7, r7, #12
 5989              	.LCFI417:
 5990              		.cfi_def_cfa_offset 4
 5991 0028 BD46     		mov	sp, r7
 5992              	.LCFI418:
 5993              		.cfi_def_cfa_register 13
 5994              		@ sp needed
 5995 002a 5DF8047B 		ldr	r7, [sp], #4
 5996              	.LCFI419:
 5997              		.cfi_restore 7
 5998              		.cfi_def_cfa_offset 0
 5999 002e 7047     		bx	lr
 6000              		.cfi_endproc
 6001              	.LFE963:
 6003              		.section	.text.HAL_RCCEx_DisableLSCO,"ax",%progbits
 6004              		.align	1
 6005              		.global	HAL_RCCEx_DisableLSCO
 6006              		.syntax unified
 6007              		.thumb
 6008              		.thumb_func
 6010              	HAL_RCCEx_DisableLSCO:
 6011              	.LFB964:
1457:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1458:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
1459:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief  Disable the Low Speed clock output.
1460:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @retval None
1461:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
1462:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** void HAL_RCCEx_DisableLSCO(void)
1463:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** {
 6012              		.loc 1 1463 1
 6013              		.cfi_startproc
 6014              		@ args = 0, pretend = 0, frame = 0
 6015              		@ frame_needed = 1, uses_anonymous_args = 0
 6016 0000 80B5     		push	{r7, lr}
 6017              	.LCFI420:
 6018              		.cfi_def_cfa_offset 8
 6019              		.cfi_offset 7, -8
 6020              		.cfi_offset 14, -4
 6021 0002 00AF     		add	r7, sp, #0
 6022              	.LCFI421:
 6023              		.cfi_def_cfa_register 7
1464:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   LL_RCC_LSCO_Disable();
 6024              		.loc 1 1464 3
 6025 0004 FFF7FEFF 		bl	LL_RCC_LSCO_Disable
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 247


1465:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** }
 6026              		.loc 1 1465 1
 6027 0008 00BF     		nop
 6028 000a 80BD     		pop	{r7, pc}
 6029              		.cfi_endproc
 6030              	.LFE964:
 6032              		.section	.text.HAL_RCCEx_EnableMSIPLLMode,"ax",%progbits
 6033              		.align	1
 6034              		.global	HAL_RCCEx_EnableMSIPLLMode
 6035              		.syntax unified
 6036              		.thumb
 6037              		.thumb_func
 6039              	HAL_RCCEx_EnableMSIPLLMode:
 6040              	.LFB965:
1466:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1467:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
1468:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief  Enable the PLL-mode of the MSI.
1469:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
1470:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *         calibration LSE oscillator is to be enabled with @ref HAL_RCC_OscConfig().
1471:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @retval None
1472:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
1473:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** void HAL_RCCEx_EnableMSIPLLMode(void)
1474:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** {
 6041              		.loc 1 1474 1
 6042              		.cfi_startproc
 6043              		@ args = 0, pretend = 0, frame = 0
 6044              		@ frame_needed = 1, uses_anonymous_args = 0
 6045 0000 80B5     		push	{r7, lr}
 6046              	.LCFI422:
 6047              		.cfi_def_cfa_offset 8
 6048              		.cfi_offset 7, -8
 6049              		.cfi_offset 14, -4
 6050 0002 00AF     		add	r7, sp, #0
 6051              	.LCFI423:
 6052              		.cfi_def_cfa_register 7
1475:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   LL_RCC_MSI_EnablePLLMode() ;
 6053              		.loc 1 1475 3
 6054 0004 FFF7FEFF 		bl	LL_RCC_MSI_EnablePLLMode
1476:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** }
 6055              		.loc 1 1476 1
 6056 0008 00BF     		nop
 6057 000a 80BD     		pop	{r7, pc}
 6058              		.cfi_endproc
 6059              	.LFE965:
 6061              		.section	.text.HAL_RCCEx_DisableMSIPLLMode,"ax",%progbits
 6062              		.align	1
 6063              		.global	HAL_RCCEx_DisableMSIPLLMode
 6064              		.syntax unified
 6065              		.thumb
 6066              		.thumb_func
 6068              	HAL_RCCEx_DisableMSIPLLMode:
 6069              	.LFB966:
1477:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1478:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
1479:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief  Disable the PLL-mode of the MSI.
1480:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @note   PLL-mode of the MSI is automatically reset when LSE oscillator is disabled.
1481:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @retval None
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 248


1482:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
1483:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** void HAL_RCCEx_DisableMSIPLLMode(void)
1484:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** {
 6070              		.loc 1 1484 1
 6071              		.cfi_startproc
 6072              		@ args = 0, pretend = 0, frame = 0
 6073              		@ frame_needed = 1, uses_anonymous_args = 0
 6074 0000 80B5     		push	{r7, lr}
 6075              	.LCFI424:
 6076              		.cfi_def_cfa_offset 8
 6077              		.cfi_offset 7, -8
 6078              		.cfi_offset 14, -4
 6079 0002 00AF     		add	r7, sp, #0
 6080              	.LCFI425:
 6081              		.cfi_def_cfa_register 7
1485:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   LL_RCC_MSI_DisablePLLMode() ;
 6082              		.loc 1 1485 3
 6083 0004 FFF7FEFF 		bl	LL_RCC_MSI_DisablePLLMode
1486:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** }
 6084              		.loc 1 1486 1
 6085 0008 00BF     		nop
 6086 000a 80BD     		pop	{r7, pc}
 6087              		.cfi_endproc
 6088              	.LFE966:
 6090              		.section	.text.HAL_RCCEx_TrimOsc,"ax",%progbits
 6091              		.align	1
 6092              		.global	HAL_RCCEx_TrimOsc
 6093              		.syntax unified
 6094              		.thumb
 6095              		.thumb_func
 6097              	HAL_RCCEx_TrimOsc:
 6098              	.LFB967:
1487:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1488:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
1489:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief Set trimming value
1490:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @param OscillatorType Specifies the oscillator to be trimmed
1491:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *   This parameter can be one of the following values:
1492:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *     @arg @ref RCC_OSCILLATORTYPE_LSI2 LSI2 oscillator selected.
1493:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *       When disabling and re-enabling the LSI2 there is no need for re-trimming
1494:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *       Trimming is only needed once after a NRST reset.
1495:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *       Trimming values comes from factory trimmed flash location (0x1FFF7548).
1496:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @note The LSI2 oscillator must be disabled before calling this trimming function through @ref H
1497:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @retval HAL status
1498:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
1499:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_TrimOsc(uint32_t OscillatorType)
1500:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** {
 6099              		.loc 1 1500 1
 6100              		.cfi_startproc
 6101              		@ args = 0, pretend = 0, frame = 16
 6102              		@ frame_needed = 1, uses_anonymous_args = 0
 6103 0000 80B5     		push	{r7, lr}
 6104              	.LCFI426:
 6105              		.cfi_def_cfa_offset 8
 6106              		.cfi_offset 7, -8
 6107              		.cfi_offset 14, -4
 6108 0002 84B0     		sub	sp, sp, #16
 6109              	.LCFI427:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 249


 6110              		.cfi_def_cfa_offset 24
 6111 0004 00AF     		add	r7, sp, #0
 6112              	.LCFI428:
 6113              		.cfi_def_cfa_register 7
 6114 0006 7860     		str	r0, [r7, #4]
1501:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #define FTLSI2TRIM (0xFUL)
1502:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 6115              		.loc 1 1502 21
 6116 0008 0023     		movs	r3, #0
 6117 000a FB73     		strb	r3, [r7, #15]
1503:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1504:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   assert_param(IS_RCC_TRIMOSC(OscillatorType));
1505:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1506:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   if (OscillatorType == RCC_OSCILLATORTYPE_LSI2)
 6118              		.loc 1 1506 6
 6119 000c 7B68     		ldr	r3, [r7, #4]
 6120 000e 102B     		cmp	r3, #16
 6121 0010 10D1     		bne	.L353
1507:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
1508:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     if (LL_RCC_LSI2_IsReady() == 1U)
 6122              		.loc 1 1508 9
 6123 0012 FFF7FEFF 		bl	LL_RCC_LSI2_IsReady
 6124 0016 0346     		mov	r3, r0
 6125              		.loc 1 1508 8 discriminator 1
 6126 0018 012B     		cmp	r3, #1
 6127 001a 02D1     		bne	.L354
1509:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
1510:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       status = HAL_ERROR;
 6128              		.loc 1 1510 14
 6129 001c 0123     		movs	r3, #1
 6130 001e FB73     		strb	r3, [r7, #15]
 6131 0020 0AE0     		b	.L355
 6132              	.L354:
 6133              	.LBB15:
1511:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
1512:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     else
1513:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
1514:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       /* Copy the LSI2 trimming information from the factory trimmed Flash location */
1515:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       uint32_t factoryTrimming = ((*(uint32_t *)(0x1FFF7548)) & FTLSI2TRIM);
 6134              		.loc 1 1515 36
 6135 0022 084B     		ldr	r3, .L357
 6136 0024 1B68     		ldr	r3, [r3]
 6137              		.loc 1 1515 16
 6138 0026 03F00F03 		and	r3, r3, #15
 6139 002a BB60     		str	r3, [r7, #8]
1516:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       LL_RCC_LSI2_SetTrimming(factoryTrimming);
 6140              		.loc 1 1516 7
 6141 002c B868     		ldr	r0, [r7, #8]
 6142 002e FFF7FEFF 		bl	LL_RCC_LSI2_SetTrimming
 6143 0032 01E0     		b	.L355
 6144              	.L353:
 6145              	.LBE15:
1517:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
1518:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
1519:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   else
1520:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
1521:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     status = HAL_ERROR;
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 250


 6146              		.loc 1 1521 12
 6147 0034 0123     		movs	r3, #1
 6148 0036 FB73     		strb	r3, [r7, #15]
 6149              	.L355:
1522:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
1523:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   return status;
 6150              		.loc 1 1523 10
 6151 0038 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1524:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** }
 6152              		.loc 1 1524 1
 6153 003a 1846     		mov	r0, r3
 6154 003c 1037     		adds	r7, r7, #16
 6155              	.LCFI429:
 6156              		.cfi_def_cfa_offset 8
 6157 003e BD46     		mov	sp, r7
 6158              	.LCFI430:
 6159              		.cfi_def_cfa_register 13
 6160              		@ sp needed
 6161 0040 80BD     		pop	{r7, pc}
 6162              	.L358:
 6163 0042 00BF     		.align	2
 6164              	.L357:
 6165 0044 4875FF1F 		.word	536835400
 6166              		.cfi_endproc
 6167              	.LFE967:
 6169              		.section	.text.HAL_RCCEx_CRSConfig,"ax",%progbits
 6170              		.align	1
 6171              		.global	HAL_RCCEx_CRSConfig
 6172              		.syntax unified
 6173              		.thumb
 6174              		.thumb_func
 6176              	HAL_RCCEx_CRSConfig:
 6177              	.LFB968:
1525:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1526:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
1527:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @}
1528:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
1529:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1530:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #if defined(CRS)
1531:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group3 Extended Clock Recovery System Control functions
1532:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *  @brief  Extended Clock Recovery System Control functions
1533:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *
1534:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** @verbatim
1535:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****  ===============================================================================
1536:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****                 ##### Extended Clock Recovery System Control functions  #####
1537:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****  ===============================================================================
1538:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     [..]
1539:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       For devices with Clock Recovery System feature (CRS), RCC Extended HAL driver can be used as 
1540:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1541:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       (#) In System clock config, HSI48 needs to be enabled
1542:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1543:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       (#) Enable CRS clock in IP MSP init which will use CRS functions
1544:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1545:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       (#) Call CRS functions as follows:
1546:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           (##) Prepare synchronization configuration necessary for HSI48 calibration
1547:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****               (+++) Default values can be set for frequency Error Measurement (reload and error lim
1548:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****                         and also HSI48 oscillator smooth trimming.
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 251


1549:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****               (+++) Macro __HAL_RCC_CRS_RELOADVALUE_CALCULATE can be also used to calculate
1550:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****                         directly reload value with target and synchronization frequencies values
1551:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           (##) Call function HAL_RCCEx_CRSConfig which
1552:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****               (+++) Resets CRS registers to their default values.
1553:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****               (+++) Configures CRS registers with synchronization configuration
1554:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****               (+++) Enables automatic calibration and frequency error counter feature
1555:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****            Note: When using USB LPM (Link Power Management) and the device is in Sleep mode, the
1556:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****            periodic USB SOF will not be generated by the host. No SYNC signal will therefore be
1557:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****            provided to the CRS to calibrate the HSI48 on the run. To guarantee the required clock
1558:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****            precision after waking up from Sleep mode, the LSE or reference clock on the GPIOs
1559:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****            should be used as SYNC signal.
1560:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1561:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           (##) A polling function is provided to wait for complete synchronization
1562:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****               (+++) Call function HAL_RCCEx_CRSWaitSynchronization()
1563:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****               (+++) According to CRS status, user can decide to adjust again the calibration or con
1564:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****                         application if synchronization is OK
1565:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1566:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       (#) User can retrieve information related to synchronization in calling function
1567:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****             HAL_RCCEx_CRSGetSynchronizationInfo()
1568:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1569:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       (#) Regarding synchronization status and synchronization information, user can try a new cali
1570:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****            in changing synchronization configuration and call again HAL_RCCEx_CRSConfig.
1571:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****            Note: When the SYNC event is detected during the downcounting phase (before reaching the
1572:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****            it means that the actual frequency is lower than the target (and so, that the TRIM value
1573:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****            incremented), while when it is detected during the upcounting phase it means that the ac
1574:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****            is higher (and that the TRIM value should be decremented).
1575:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1576:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       (#) In interrupt mode, user can resort to the available macros (__HAL_RCC_CRS_XXX_IT). Interr
1577:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           through CRS Handler (CRS_IRQn/CRS_IRQHandler)
1578:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****               (++) Call function HAL_RCCEx_CRSConfig()
1579:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****               (++) Enable CRS_IRQn (thanks to NVIC functions)
1580:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****               (++) Enable CRS interrupt (__HAL_RCC_CRS_ENABLE_IT)
1581:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****               (++) Implement CRS status management in the following user callbacks called from
1582:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****                    HAL_RCCEx_CRS_IRQHandler():
1583:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_SyncOkCallback()
1584:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_SyncWarnCallback()
1585:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_ExpectedSyncCallback()
1586:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_ErrorCallback()
1587:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1588:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       (#) To force a SYNC EVENT, user can use the function HAL_RCCEx_CRSSoftwareSynchronizationGene
1589:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****           This function can be called before calling HAL_RCCEx_CRSConfig (for instance in Systick h
1590:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1591:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** @endverbatim
1592:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @{
1593:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
1594:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1595:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
1596:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief  Start automatic synchronization for polling mode
1597:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @param  pInit Pointer on RCC_CRSInitTypeDef structure
1598:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @retval None
1599:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
1600:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit)
1601:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** {
 6178              		.loc 1 1601 1
 6179              		.cfi_startproc
 6180              		@ args = 0, pretend = 0, frame = 16
 6181              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 252


 6182 0000 80B5     		push	{r7, lr}
 6183              	.LCFI431:
 6184              		.cfi_def_cfa_offset 8
 6185              		.cfi_offset 7, -8
 6186              		.cfi_offset 14, -4
 6187 0002 84B0     		sub	sp, sp, #16
 6188              	.LCFI432:
 6189              		.cfi_def_cfa_offset 24
 6190 0004 00AF     		add	r7, sp, #0
 6191              	.LCFI433:
 6192              		.cfi_def_cfa_register 7
 6193 0006 7860     		str	r0, [r7, #4]
1602:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   uint32_t value;
1603:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1604:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Check the parameters */
1605:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_DIV(pInit->Prescaler));
1606:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_SOURCE(pInit->Source));
1607:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_POLARITY(pInit->Polarity));
1608:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_RELOADVALUE(pInit->ReloadValue));
1609:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_ERRORLIMIT(pInit->ErrorLimitValue));
1610:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));
1611:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1612:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* CONFIGURATION */
1613:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1614:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Before configuration, reset CRS registers to their default values*/
1615:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   __HAL_RCC_CRS_FORCE_RESET();
 6194              		.loc 1 1615 3
 6195 0008 4FF08070 		mov	r0, #16777216
 6196 000c FFF7FEFF 		bl	LL_APB1_GRP1_ForceReset
1616:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   __HAL_RCC_CRS_RELEASE_RESET();
 6197              		.loc 1 1616 3
 6198 0010 4FF08070 		mov	r0, #16777216
 6199 0014 FFF7FEFF 		bl	LL_APB1_GRP1_ReleaseReset
1617:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1618:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Set the SYNCDIV[2:0] bits according to Prescaler value */
1619:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Set the SYNCSRC[1:0] bits according to Source value */
1620:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Set the SYNCSPOL bit according to Polarity value */
1621:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
 6200              		.loc 1 1621 17
 6201 0018 7B68     		ldr	r3, [r7, #4]
 6202 001a 1A68     		ldr	r2, [r3]
 6203              		.loc 1 1621 36
 6204 001c 7B68     		ldr	r3, [r7, #4]
 6205 001e 5B68     		ldr	r3, [r3, #4]
 6206              		.loc 1 1621 29
 6207 0020 1A43     		orrs	r2, r2, r3
 6208              		.loc 1 1621 52
 6209 0022 7B68     		ldr	r3, [r7, #4]
 6210 0024 9B68     		ldr	r3, [r3, #8]
 6211              		.loc 1 1621 9
 6212 0026 1343     		orrs	r3, r3, r2
 6213 0028 FB60     		str	r3, [r7, #12]
1622:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Set the RELOAD[15:0] bits according to ReloadValue value */
1623:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   value |= pInit->ReloadValue;
 6214              		.loc 1 1623 17
 6215 002a 7B68     		ldr	r3, [r7, #4]
 6216 002c DB68     		ldr	r3, [r3, #12]
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 253


 6217              		.loc 1 1623 9
 6218 002e FA68     		ldr	r2, [r7, #12]
 6219 0030 1343     		orrs	r3, r3, r2
 6220 0032 FB60     		str	r3, [r7, #12]
1624:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
1625:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
 6221              		.loc 1 1625 18
 6222 0034 7B68     		ldr	r3, [r7, #4]
 6223 0036 1B69     		ldr	r3, [r3, #16]
 6224              		.loc 1 1625 36
 6225 0038 1B04     		lsls	r3, r3, #16
 6226              		.loc 1 1625 9
 6227 003a FA68     		ldr	r2, [r7, #12]
 6228 003c 1343     		orrs	r3, r3, r2
 6229 003e FB60     		str	r3, [r7, #12]
1626:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   WRITE_REG(CRS->CFGR, value);
 6230              		.loc 1 1626 3
 6231 0040 0B4A     		ldr	r2, .L360
 6232 0042 FB68     		ldr	r3, [r7, #12]
 6233 0044 5360     		str	r3, [r2, #4]
1627:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1628:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Adjust HSI48 oscillator smooth trimming */
1629:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Set the TRIM[5:0] bits according to RCC_CRS_HSI48CalibrationValue value */
1630:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
 6234              		.loc 1 1630 3
 6235 0046 0A4B     		ldr	r3, .L360
 6236 0048 1B68     		ldr	r3, [r3]
 6237 004a 23F47C52 		bic	r2, r3, #16128
 6238 004e 7B68     		ldr	r3, [r7, #4]
 6239 0050 5B69     		ldr	r3, [r3, #20]
 6240 0052 1B02     		lsls	r3, r3, #8
 6241 0054 0649     		ldr	r1, .L360
 6242 0056 1343     		orrs	r3, r3, r2
 6243 0058 0B60     		str	r3, [r1]
1631:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1632:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* START AUTOMATIC SYNCHRONIZATION*/
1633:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1634:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Enable Automatic trimming & Frequency error counter */
1635:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
 6244              		.loc 1 1635 3
 6245 005a 054B     		ldr	r3, .L360
 6246 005c 1B68     		ldr	r3, [r3]
 6247 005e 044A     		ldr	r2, .L360
 6248 0060 43F06003 		orr	r3, r3, #96
 6249 0064 1360     		str	r3, [r2]
1636:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** }
 6250              		.loc 1 1636 1
 6251 0066 00BF     		nop
 6252 0068 1037     		adds	r7, r7, #16
 6253              	.LCFI434:
 6254              		.cfi_def_cfa_offset 8
 6255 006a BD46     		mov	sp, r7
 6256              	.LCFI435:
 6257              		.cfi_def_cfa_register 13
 6258              		@ sp needed
 6259 006c 80BD     		pop	{r7, pc}
 6260              	.L361:
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 254


 6261 006e 00BF     		.align	2
 6262              	.L360:
 6263 0070 00600040 		.word	1073766400
 6264              		.cfi_endproc
 6265              	.LFE968:
 6267              		.section	.text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate,"ax",%progbits
 6268              		.align	1
 6269              		.global	HAL_RCCEx_CRSSoftwareSynchronizationGenerate
 6270              		.syntax unified
 6271              		.thumb
 6272              		.thumb_func
 6274              	HAL_RCCEx_CRSSoftwareSynchronizationGenerate:
 6275              	.LFB969:
1637:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1638:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
1639:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief  Generate the software synchronization event
1640:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @retval None
1641:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
1642:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** void HAL_RCCEx_CRSSoftwareSynchronizationGenerate(void)
1643:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** {
 6276              		.loc 1 1643 1
 6277              		.cfi_startproc
 6278              		@ args = 0, pretend = 0, frame = 0
 6279              		@ frame_needed = 1, uses_anonymous_args = 0
 6280 0000 80B5     		push	{r7, lr}
 6281              	.LCFI436:
 6282              		.cfi_def_cfa_offset 8
 6283              		.cfi_offset 7, -8
 6284              		.cfi_offset 14, -4
 6285 0002 00AF     		add	r7, sp, #0
 6286              	.LCFI437:
 6287              		.cfi_def_cfa_register 7
1644:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   LL_CRS_GenerateEvent_SWSYNC();
 6288              		.loc 1 1644 3
 6289 0004 FFF7FEFF 		bl	LL_CRS_GenerateEvent_SWSYNC
1645:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** }
 6290              		.loc 1 1645 1
 6291 0008 00BF     		nop
 6292 000a 80BD     		pop	{r7, pc}
 6293              		.cfi_endproc
 6294              	.LFE969:
 6296              		.section	.text.HAL_RCCEx_CRSGetSynchronizationInfo,"ax",%progbits
 6297              		.align	1
 6298              		.global	HAL_RCCEx_CRSGetSynchronizationInfo
 6299              		.syntax unified
 6300              		.thumb
 6301              		.thumb_func
 6303              	HAL_RCCEx_CRSGetSynchronizationInfo:
 6304              	.LFB970:
1646:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1647:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
1648:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief  Return synchronization info
1649:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @param  pSynchroInfo Pointer on @ref RCC_CRSSynchroInfoTypeDef structure
1650:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @retval None
1651:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
1652:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** void HAL_RCCEx_CRSGetSynchronizationInfo(RCC_CRSSynchroInfoTypeDef *pSynchroInfo)
1653:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** {
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 255


 6305              		.loc 1 1653 1
 6306              		.cfi_startproc
 6307              		@ args = 0, pretend = 0, frame = 8
 6308              		@ frame_needed = 1, uses_anonymous_args = 0
 6309 0000 80B5     		push	{r7, lr}
 6310              	.LCFI438:
 6311              		.cfi_def_cfa_offset 8
 6312              		.cfi_offset 7, -8
 6313              		.cfi_offset 14, -4
 6314 0002 82B0     		sub	sp, sp, #8
 6315              	.LCFI439:
 6316              		.cfi_def_cfa_offset 16
 6317 0004 00AF     		add	r7, sp, #0
 6318              	.LCFI440:
 6319              		.cfi_def_cfa_register 7
 6320 0006 7860     		str	r0, [r7, #4]
1654:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Check the parameter */
1655:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   assert_param(pSynchroInfo != (void *)NULL);
1656:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1657:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Get the reload value */
1658:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   pSynchroInfo->ReloadValue = LL_CRS_GetReloadCounter();
 6321              		.loc 1 1658 31
 6322 0008 FFF7FEFF 		bl	LL_CRS_GetReloadCounter
 6323 000c 0246     		mov	r2, r0
 6324              		.loc 1 1658 29 discriminator 1
 6325 000e 7B68     		ldr	r3, [r7, #4]
 6326 0010 1A60     		str	r2, [r3]
1659:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1660:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Get HSI48 oscillator smooth trimming */
1661:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   pSynchroInfo->HSI48CalibrationValue = LL_CRS_GetHSI48SmoothTrimming();
 6327              		.loc 1 1661 41
 6328 0012 FFF7FEFF 		bl	LL_CRS_GetHSI48SmoothTrimming
 6329 0016 0246     		mov	r2, r0
 6330              		.loc 1 1661 39 discriminator 1
 6331 0018 7B68     		ldr	r3, [r7, #4]
 6332 001a 5A60     		str	r2, [r3, #4]
1662:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1663:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Get Frequency error capture */
1664:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   pSynchroInfo->FreqErrorCapture = LL_CRS_GetFreqErrorCapture();
 6333              		.loc 1 1664 36
 6334 001c FFF7FEFF 		bl	LL_CRS_GetFreqErrorCapture
 6335 0020 0246     		mov	r2, r0
 6336              		.loc 1 1664 34 discriminator 1
 6337 0022 7B68     		ldr	r3, [r7, #4]
 6338 0024 9A60     		str	r2, [r3, #8]
1665:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1666:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Get Frequency error direction */
1667:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   pSynchroInfo->FreqErrorDirection = LL_CRS_GetFreqErrorDirection();
 6339              		.loc 1 1667 38
 6340 0026 FFF7FEFF 		bl	LL_CRS_GetFreqErrorDirection
 6341 002a 0246     		mov	r2, r0
 6342              		.loc 1 1667 36 discriminator 1
 6343 002c 7B68     		ldr	r3, [r7, #4]
 6344 002e DA60     		str	r2, [r3, #12]
1668:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** }
 6345              		.loc 1 1668 1
 6346 0030 00BF     		nop
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 256


 6347 0032 0837     		adds	r7, r7, #8
 6348              	.LCFI441:
 6349              		.cfi_def_cfa_offset 8
 6350 0034 BD46     		mov	sp, r7
 6351              	.LCFI442:
 6352              		.cfi_def_cfa_register 13
 6353              		@ sp needed
 6354 0036 80BD     		pop	{r7, pc}
 6355              		.cfi_endproc
 6356              	.LFE970:
 6358              		.section	.text.HAL_RCCEx_CRSWaitSynchronization,"ax",%progbits
 6359              		.align	1
 6360              		.global	HAL_RCCEx_CRSWaitSynchronization
 6361              		.syntax unified
 6362              		.thumb
 6363              		.thumb_func
 6365              	HAL_RCCEx_CRSWaitSynchronization:
 6366              	.LFB971:
1669:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1670:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
1671:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief  Wait for CRS Synchronization status.
1672:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @param  Timeout  Duration of the timeout
1673:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @note   Timeout is based on the maximum time to receive a SYNC event based on synchronization
1674:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *         frequency.
1675:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @note   If Timeout set to HAL_MAX_DELAY, HAL_TIMEOUT will be never returned.
1676:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @retval Combination of Synchronization status
1677:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *          This parameter can be a combination of the following values:
1678:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_CRS_TIMEOUT
1679:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_CRS_SYNCOK
1680:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_CRS_SYNCWARN
1681:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_CRS_SYNCERR
1682:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_CRS_SYNCMISS
1683:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *            @arg @ref RCC_CRS_TRIMOVF
1684:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
1685:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_CRSWaitSynchronization(uint32_t Timeout)
1686:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** {
 6367              		.loc 1 1686 1
 6368              		.cfi_startproc
 6369              		@ args = 0, pretend = 0, frame = 16
 6370              		@ frame_needed = 1, uses_anonymous_args = 0
 6371 0000 80B5     		push	{r7, lr}
 6372              	.LCFI443:
 6373              		.cfi_def_cfa_offset 8
 6374              		.cfi_offset 7, -8
 6375              		.cfi_offset 14, -4
 6376 0002 84B0     		sub	sp, sp, #16
 6377              	.LCFI444:
 6378              		.cfi_def_cfa_offset 24
 6379 0004 00AF     		add	r7, sp, #0
 6380              	.LCFI445:
 6381              		.cfi_def_cfa_register 7
 6382 0006 7860     		str	r0, [r7, #4]
1687:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   uint32_t crsstatus = RCC_CRS_NONE;
 6383              		.loc 1 1687 12
 6384 0008 0023     		movs	r3, #0
 6385 000a FB60     		str	r3, [r7, #12]
1688:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   uint32_t tickstart;
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 257


1689:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1690:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Get timeout */
1691:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 6386              		.loc 1 1691 15
 6387 000c FFF7FEFF 		bl	HAL_GetTick
 6388 0010 B860     		str	r0, [r7, #8]
 6389              	.L373:
1692:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1693:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Wait for CRS flag or timeout detection */
1694:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   do
1695:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
1696:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     if (Timeout != HAL_MAX_DELAY)
 6390              		.loc 1 1696 8
 6391 0012 7B68     		ldr	r3, [r7, #4]
 6392 0014 B3F1FF3F 		cmp	r3, #-1
 6393 0018 0CD0     		beq	.L365
1697:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
1698:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 6394              		.loc 1 1698 13
 6395 001a FFF7FEFF 		bl	HAL_GetTick
 6396 001e 0246     		mov	r2, r0
 6397              		.loc 1 1698 27 discriminator 1
 6398 0020 BB68     		ldr	r3, [r7, #8]
 6399 0022 D31A     		subs	r3, r2, r3
 6400              		.loc 1 1698 10 discriminator 1
 6401 0024 7A68     		ldr	r2, [r7, #4]
 6402 0026 9A42     		cmp	r2, r3
 6403 0028 02D3     		bcc	.L366
 6404              		.loc 1 1698 51 discriminator 1
 6405 002a 7B68     		ldr	r3, [r7, #4]
 6406 002c 002B     		cmp	r3, #0
 6407 002e 01D1     		bne	.L365
 6408              	.L366:
1699:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
1700:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         crsstatus = RCC_CRS_TIMEOUT;
 6409              		.loc 1 1700 19
 6410 0030 0123     		movs	r3, #1
 6411 0032 FB60     		str	r3, [r7, #12]
 6412              	.L365:
1701:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
1702:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
1703:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Check CRS SYNCOK flag  */
1704:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCOK))
 6413              		.loc 1 1704 9
 6414 0034 2A4B     		ldr	r3, .L375
 6415 0036 9B68     		ldr	r3, [r3, #8]
 6416 0038 03F00103 		and	r3, r3, #1
 6417              		.loc 1 1704 8
 6418 003c 012B     		cmp	r3, #1
 6419 003e 06D1     		bne	.L367
1705:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
1706:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       /* CRS SYNC event OK */
1707:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCOK;
 6420              		.loc 1 1707 17
 6421 0040 FB68     		ldr	r3, [r7, #12]
 6422 0042 43F00203 		orr	r3, r3, #2
 6423 0046 FB60     		str	r3, [r7, #12]
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 258


1708:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1709:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       /* Clear CRS SYNC event OK bit */
1710:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCOK);
 6424              		.loc 1 1710 7 discriminator 2
 6425 0048 254B     		ldr	r3, .L375
 6426 004a 0122     		movs	r2, #1
 6427 004c DA60     		str	r2, [r3, #12]
 6428              	.L367:
1711:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
1712:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1713:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Check CRS SYNCWARN flag  */
1714:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCWARN))
 6429              		.loc 1 1714 9
 6430 004e 244B     		ldr	r3, .L375
 6431 0050 9B68     		ldr	r3, [r3, #8]
 6432 0052 03F00203 		and	r3, r3, #2
 6433              		.loc 1 1714 8
 6434 0056 022B     		cmp	r3, #2
 6435 0058 06D1     		bne	.L368
1715:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
1716:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       /* CRS SYNC warning */
1717:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCWARN;
 6436              		.loc 1 1717 17
 6437 005a FB68     		ldr	r3, [r7, #12]
 6438 005c 43F00403 		orr	r3, r3, #4
 6439 0060 FB60     		str	r3, [r7, #12]
1718:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1719:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       /* Clear CRS SYNCWARN bit */
1720:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCWARN);
 6440              		.loc 1 1720 7 discriminator 2
 6441 0062 1F4B     		ldr	r3, .L375
 6442 0064 0222     		movs	r2, #2
 6443 0066 DA60     		str	r2, [r3, #12]
 6444              	.L368:
1721:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
1722:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1723:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Check CRS TRIM overflow flag  */
1724:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_TRIMOVF))
 6445              		.loc 1 1724 9
 6446 0068 1D4B     		ldr	r3, .L375
 6447 006a 9B68     		ldr	r3, [r3, #8]
 6448 006c 03F48063 		and	r3, r3, #1024
 6449              		.loc 1 1724 8
 6450 0070 B3F5806F 		cmp	r3, #1024
 6451 0074 06D1     		bne	.L369
1725:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
1726:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       /* CRS SYNC Error */
1727:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_TRIMOVF;
 6452              		.loc 1 1727 17
 6453 0076 FB68     		ldr	r3, [r7, #12]
 6454 0078 43F02003 		orr	r3, r3, #32
 6455 007c FB60     		str	r3, [r7, #12]
1728:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1729:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       /* Clear CRS Error bit */
1730:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_TRIMOVF);
 6456              		.loc 1 1730 7 discriminator 1
 6457 007e 184B     		ldr	r3, .L375
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 259


 6458 0080 0422     		movs	r2, #4
 6459 0082 DA60     		str	r2, [r3, #12]
 6460              	.L369:
1731:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
1732:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1733:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Check CRS Error flag  */
1734:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCERR))
 6461              		.loc 1 1734 9
 6462 0084 164B     		ldr	r3, .L375
 6463 0086 9B68     		ldr	r3, [r3, #8]
 6464 0088 03F48073 		and	r3, r3, #256
 6465              		.loc 1 1734 8
 6466 008c B3F5807F 		cmp	r3, #256
 6467 0090 06D1     		bne	.L370
1735:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
1736:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       /* CRS SYNC Error */
1737:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCERR;
 6468              		.loc 1 1737 17
 6469 0092 FB68     		ldr	r3, [r7, #12]
 6470 0094 43F00803 		orr	r3, r3, #8
 6471 0098 FB60     		str	r3, [r7, #12]
1738:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1739:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       /* Clear CRS Error bit */
1740:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCERR);
 6472              		.loc 1 1740 7 discriminator 1
 6473 009a 114B     		ldr	r3, .L375
 6474 009c 0422     		movs	r2, #4
 6475 009e DA60     		str	r2, [r3, #12]
 6476              	.L370:
1741:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
1742:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1743:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Check CRS SYNC Missed flag  */
1744:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCMISS))
 6477              		.loc 1 1744 9
 6478 00a0 0F4B     		ldr	r3, .L375
 6479 00a2 9B68     		ldr	r3, [r3, #8]
 6480 00a4 03F40073 		and	r3, r3, #512
 6481              		.loc 1 1744 8
 6482 00a8 B3F5007F 		cmp	r3, #512
 6483 00ac 06D1     		bne	.L371
1745:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
1746:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       /* CRS SYNC Missed */
1747:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCMISS;
 6484              		.loc 1 1747 17
 6485 00ae FB68     		ldr	r3, [r7, #12]
 6486 00b0 43F01003 		orr	r3, r3, #16
 6487 00b4 FB60     		str	r3, [r7, #12]
1748:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1749:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       /* Clear CRS SYNC Missed bit */
1750:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCMISS);
 6488              		.loc 1 1750 7 discriminator 1
 6489 00b6 0A4B     		ldr	r3, .L375
 6490 00b8 0422     		movs	r2, #4
 6491 00ba DA60     		str	r2, [r3, #12]
 6492              	.L371:
1751:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
1752:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 260


1753:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Check CRS Expected SYNC flag  */
1754:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_ESYNC))
 6493              		.loc 1 1754 9
 6494 00bc 084B     		ldr	r3, .L375
 6495 00be 9B68     		ldr	r3, [r3, #8]
 6496 00c0 03F00803 		and	r3, r3, #8
 6497              		.loc 1 1754 8
 6498 00c4 082B     		cmp	r3, #8
 6499 00c6 02D1     		bne	.L372
1755:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
1756:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       /* frequency error counter reached a zero value */
1757:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_ESYNC);
 6500              		.loc 1 1757 7 discriminator 2
 6501 00c8 054B     		ldr	r3, .L375
 6502 00ca 0822     		movs	r2, #8
 6503 00cc DA60     		str	r2, [r3, #12]
 6504              	.L372:
1758:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
1759:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   } while (RCC_CRS_NONE == crsstatus);
 6505              		.loc 1 1759 25
 6506 00ce FB68     		ldr	r3, [r7, #12]
 6507 00d0 002B     		cmp	r3, #0
 6508 00d2 9ED0     		beq	.L373
1760:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1761:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   return crsstatus;
 6509              		.loc 1 1761 10
 6510 00d4 FB68     		ldr	r3, [r7, #12]
1762:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** }
 6511              		.loc 1 1762 1
 6512 00d6 1846     		mov	r0, r3
 6513 00d8 1037     		adds	r7, r7, #16
 6514              	.LCFI446:
 6515              		.cfi_def_cfa_offset 8
 6516 00da BD46     		mov	sp, r7
 6517              	.LCFI447:
 6518              		.cfi_def_cfa_register 13
 6519              		@ sp needed
 6520 00dc 80BD     		pop	{r7, pc}
 6521              	.L376:
 6522 00de 00BF     		.align	2
 6523              	.L375:
 6524 00e0 00600040 		.word	1073766400
 6525              		.cfi_endproc
 6526              	.LFE971:
 6528              		.section	.text.HAL_RCCEx_CRS_IRQHandler,"ax",%progbits
 6529              		.align	1
 6530              		.global	HAL_RCCEx_CRS_IRQHandler
 6531              		.syntax unified
 6532              		.thumb
 6533              		.thumb_func
 6535              	HAL_RCCEx_CRS_IRQHandler:
 6536              	.LFB972:
1763:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1764:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
1765:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief Handle the Clock Recovery System interrupt request.
1766:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @retval None
1767:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 261


1768:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** void HAL_RCCEx_CRS_IRQHandler(void)
1769:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** {
 6537              		.loc 1 1769 1
 6538              		.cfi_startproc
 6539              		@ args = 0, pretend = 0, frame = 16
 6540              		@ frame_needed = 1, uses_anonymous_args = 0
 6541 0000 80B5     		push	{r7, lr}
 6542              	.LCFI448:
 6543              		.cfi_def_cfa_offset 8
 6544              		.cfi_offset 7, -8
 6545              		.cfi_offset 14, -4
 6546 0002 84B0     		sub	sp, sp, #16
 6547              	.LCFI449:
 6548              		.cfi_def_cfa_offset 24
 6549 0004 00AF     		add	r7, sp, #0
 6550              	.LCFI450:
 6551              		.cfi_def_cfa_register 7
1770:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   uint32_t crserror = RCC_CRS_NONE;
 6552              		.loc 1 1770 12
 6553 0006 0023     		movs	r3, #0
 6554 0008 FB60     		str	r3, [r7, #12]
1771:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Get current IT flags and IT sources values */
1772:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   uint32_t itflags = READ_REG(CRS->ISR);
 6555              		.loc 1 1772 22
 6556 000a 314B     		ldr	r3, .L386
 6557              		.loc 1 1772 12
 6558 000c 9B68     		ldr	r3, [r3, #8]
 6559 000e BB60     		str	r3, [r7, #8]
1773:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   uint32_t itsources = READ_REG(CRS->CR);
 6560              		.loc 1 1773 24
 6561 0010 2F4B     		ldr	r3, .L386
 6562              		.loc 1 1773 12
 6563 0012 1B68     		ldr	r3, [r3]
 6564 0014 7B60     		str	r3, [r7, #4]
1774:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1775:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Check CRS SYNCOK flag  */
1776:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   if (((itflags & RCC_CRS_FLAG_SYNCOK) != 0U) && ((itsources & RCC_CRS_IT_SYNCOK) != 0U))
 6565              		.loc 1 1776 17
 6566 0016 BB68     		ldr	r3, [r7, #8]
 6567 0018 03F00103 		and	r3, r3, #1
 6568              		.loc 1 1776 6
 6569 001c 002B     		cmp	r3, #0
 6570 001e 09D0     		beq	.L378
 6571              		.loc 1 1776 62 discriminator 1
 6572 0020 7B68     		ldr	r3, [r7, #4]
 6573 0022 03F00103 		and	r3, r3, #1
 6574              		.loc 1 1776 47 discriminator 1
 6575 0026 002B     		cmp	r3, #0
 6576 0028 04D0     		beq	.L378
1777:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
1778:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Clear CRS SYNC event OK flag */
1779:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     LL_CRS_ClearFlag_SYNCOK();
 6577              		.loc 1 1779 5
 6578 002a FFF7FEFF 		bl	LL_CRS_ClearFlag_SYNCOK
1780:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1781:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* user callback */
1782:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_SyncOkCallback();
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 262


 6579              		.loc 1 1782 5
 6580 002e FFF7FEFF 		bl	HAL_RCCEx_CRS_SyncOkCallback
 6581 0032 48E0     		b	.L379
 6582              	.L378:
1783:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
1784:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Check CRS SYNCWARN flag  */
1785:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   else if (((itflags & RCC_CRS_FLAG_SYNCWARN) != 0U) && ((itsources & RCC_CRS_IT_SYNCWARN) != 0U))
 6583              		.loc 1 1785 22
 6584 0034 BB68     		ldr	r3, [r7, #8]
 6585 0036 03F00203 		and	r3, r3, #2
 6586              		.loc 1 1785 11
 6587 003a 002B     		cmp	r3, #0
 6588 003c 09D0     		beq	.L380
 6589              		.loc 1 1785 69 discriminator 1
 6590 003e 7B68     		ldr	r3, [r7, #4]
 6591 0040 03F00203 		and	r3, r3, #2
 6592              		.loc 1 1785 54 discriminator 1
 6593 0044 002B     		cmp	r3, #0
 6594 0046 04D0     		beq	.L380
1786:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
1787:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Clear CRS SYNCWARN flag */
1788:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     LL_CRS_ClearFlag_SYNCWARN();
 6595              		.loc 1 1788 5
 6596 0048 FFF7FEFF 		bl	LL_CRS_ClearFlag_SYNCWARN
1789:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1790:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* user callback */
1791:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_SyncWarnCallback();
 6597              		.loc 1 1791 5
 6598 004c FFF7FEFF 		bl	HAL_RCCEx_CRS_SyncWarnCallback
 6599 0050 39E0     		b	.L379
 6600              	.L380:
1792:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
1793:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Check CRS Expected SYNC flag  */
1794:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   else if (((itflags & RCC_CRS_FLAG_ESYNC) != 0U) && ((itsources & RCC_CRS_IT_ESYNC) != 0U))
 6601              		.loc 1 1794 22
 6602 0052 BB68     		ldr	r3, [r7, #8]
 6603 0054 03F00803 		and	r3, r3, #8
 6604              		.loc 1 1794 11
 6605 0058 002B     		cmp	r3, #0
 6606 005a 09D0     		beq	.L381
 6607              		.loc 1 1794 66 discriminator 1
 6608 005c 7B68     		ldr	r3, [r7, #4]
 6609 005e 03F00803 		and	r3, r3, #8
 6610              		.loc 1 1794 51 discriminator 1
 6611 0062 002B     		cmp	r3, #0
 6612 0064 04D0     		beq	.L381
1795:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
1796:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* frequency error counter reached a zero value */
1797:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     LL_CRS_ClearFlag_ESYNC();
 6613              		.loc 1 1797 5
 6614 0066 FFF7FEFF 		bl	LL_CRS_ClearFlag_ESYNC
1798:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1799:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* user callback */
1800:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_ExpectedSyncCallback();
 6615              		.loc 1 1800 5
 6616 006a FFF7FEFF 		bl	HAL_RCCEx_CRS_ExpectedSyncCallback
 6617 006e 2AE0     		b	.L379
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 263


 6618              	.L381:
1801:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
1802:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Check CRS Error flags  */
1803:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   else
1804:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
1805:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     if (((itflags & RCC_CRS_FLAG_ERR) != 0U) && ((itsources & RCC_CRS_IT_ERR) != 0U))
 6619              		.loc 1 1805 19
 6620 0070 BB68     		ldr	r3, [r7, #8]
 6621 0072 03F00403 		and	r3, r3, #4
 6622              		.loc 1 1805 8
 6623 0076 002B     		cmp	r3, #0
 6624 0078 25D0     		beq	.L385
 6625              		.loc 1 1805 61 discriminator 1
 6626 007a 7B68     		ldr	r3, [r7, #4]
 6627 007c 03F00403 		and	r3, r3, #4
 6628              		.loc 1 1805 46 discriminator 1
 6629 0080 002B     		cmp	r3, #0
 6630 0082 20D0     		beq	.L385
1806:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
1807:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       if ((itflags & RCC_CRS_FLAG_SYNCERR) != 0U)
 6631              		.loc 1 1807 20
 6632 0084 BB68     		ldr	r3, [r7, #8]
 6633 0086 03F48073 		and	r3, r3, #256
 6634              		.loc 1 1807 10
 6635 008a 002B     		cmp	r3, #0
 6636 008c 03D0     		beq	.L382
1808:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
1809:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         crserror |= RCC_CRS_SYNCERR;
 6637              		.loc 1 1809 18
 6638 008e FB68     		ldr	r3, [r7, #12]
 6639 0090 43F00803 		orr	r3, r3, #8
 6640 0094 FB60     		str	r3, [r7, #12]
 6641              	.L382:
1810:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
1811:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       if ((itflags & RCC_CRS_FLAG_SYNCMISS) != 0U)
 6642              		.loc 1 1811 20
 6643 0096 BB68     		ldr	r3, [r7, #8]
 6644 0098 03F40073 		and	r3, r3, #512
 6645              		.loc 1 1811 10
 6646 009c 002B     		cmp	r3, #0
 6647 009e 03D0     		beq	.L383
1812:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
1813:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         crserror |= RCC_CRS_SYNCMISS;
 6648              		.loc 1 1813 18
 6649 00a0 FB68     		ldr	r3, [r7, #12]
 6650 00a2 43F01003 		orr	r3, r3, #16
 6651 00a6 FB60     		str	r3, [r7, #12]
 6652              	.L383:
1814:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
1815:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       if ((itflags & RCC_CRS_FLAG_TRIMOVF) != 0U)
 6653              		.loc 1 1815 20
 6654 00a8 BB68     		ldr	r3, [r7, #8]
 6655 00aa 03F48063 		and	r3, r3, #1024
 6656              		.loc 1 1815 10
 6657 00ae 002B     		cmp	r3, #0
 6658 00b0 03D0     		beq	.L384
1816:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 264


1817:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         crserror |= RCC_CRS_TRIMOVF;
 6659              		.loc 1 1817 18
 6660 00b2 FB68     		ldr	r3, [r7, #12]
 6661 00b4 43F02003 		orr	r3, r3, #32
 6662 00b8 FB60     		str	r3, [r7, #12]
 6663              	.L384:
1818:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
1819:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1820:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       /* Clear CRS Error flags */
1821:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       LL_CRS_ClearFlag_ERR();
 6664              		.loc 1 1821 7
 6665 00ba FFF7FEFF 		bl	LL_CRS_ClearFlag_ERR
1822:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1823:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       /* user error callback */
1824:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       HAL_RCCEx_CRS_ErrorCallback(crserror);
 6666              		.loc 1 1824 7
 6667 00be F868     		ldr	r0, [r7, #12]
 6668 00c0 FFF7FEFF 		bl	HAL_RCCEx_CRS_ErrorCallback
1825:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
1826:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
1827:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** }
 6669              		.loc 1 1827 1
 6670 00c4 FFE7     		b	.L385
 6671              	.L379:
 6672              	.L385:
 6673 00c6 00BF     		nop
 6674 00c8 1037     		adds	r7, r7, #16
 6675              	.LCFI451:
 6676              		.cfi_def_cfa_offset 8
 6677 00ca BD46     		mov	sp, r7
 6678              	.LCFI452:
 6679              		.cfi_def_cfa_register 13
 6680              		@ sp needed
 6681 00cc 80BD     		pop	{r7, pc}
 6682              	.L387:
 6683 00ce 00BF     		.align	2
 6684              	.L386:
 6685 00d0 00600040 		.word	1073766400
 6686              		.cfi_endproc
 6687              	.LFE972:
 6689              		.section	.text.HAL_RCCEx_CRS_SyncOkCallback,"ax",%progbits
 6690              		.align	1
 6691              		.weak	HAL_RCCEx_CRS_SyncOkCallback
 6692              		.syntax unified
 6693              		.thumb
 6694              		.thumb_func
 6696              	HAL_RCCEx_CRS_SyncOkCallback:
 6697              	.LFB973:
1828:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1829:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
1830:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System SYNCOK interrupt callback.
1831:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @retval none
1832:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
1833:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_SyncOkCallback(void)
1834:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** {
 6698              		.loc 1 1834 1
 6699              		.cfi_startproc
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 265


 6700              		@ args = 0, pretend = 0, frame = 0
 6701              		@ frame_needed = 1, uses_anonymous_args = 0
 6702              		@ link register save eliminated.
 6703 0000 80B4     		push	{r7}
 6704              	.LCFI453:
 6705              		.cfi_def_cfa_offset 4
 6706              		.cfi_offset 7, -4
 6707 0002 00AF     		add	r7, sp, #0
 6708              	.LCFI454:
 6709              		.cfi_def_cfa_register 7
1835:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1836:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_SyncOkCallback should be implemented in the user file
1837:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****    */
1838:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** }
 6710              		.loc 1 1838 1
 6711 0004 00BF     		nop
 6712 0006 BD46     		mov	sp, r7
 6713              	.LCFI455:
 6714              		.cfi_def_cfa_register 13
 6715              		@ sp needed
 6716 0008 5DF8047B 		ldr	r7, [sp], #4
 6717              	.LCFI456:
 6718              		.cfi_restore 7
 6719              		.cfi_def_cfa_offset 0
 6720 000c 7047     		bx	lr
 6721              		.cfi_endproc
 6722              	.LFE973:
 6724              		.section	.text.HAL_RCCEx_CRS_SyncWarnCallback,"ax",%progbits
 6725              		.align	1
 6726              		.weak	HAL_RCCEx_CRS_SyncWarnCallback
 6727              		.syntax unified
 6728              		.thumb
 6729              		.thumb_func
 6731              	HAL_RCCEx_CRS_SyncWarnCallback:
 6732              	.LFB974:
1839:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1840:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
1841:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System SYNCWARN interrupt callback.
1842:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @retval none
1843:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
1844:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_SyncWarnCallback(void)
1845:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** {
 6733              		.loc 1 1845 1
 6734              		.cfi_startproc
 6735              		@ args = 0, pretend = 0, frame = 0
 6736              		@ frame_needed = 1, uses_anonymous_args = 0
 6737              		@ link register save eliminated.
 6738 0000 80B4     		push	{r7}
 6739              	.LCFI457:
 6740              		.cfi_def_cfa_offset 4
 6741              		.cfi_offset 7, -4
 6742 0002 00AF     		add	r7, sp, #0
 6743              	.LCFI458:
 6744              		.cfi_def_cfa_register 7
1846:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1847:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****             the HAL_RCCEx_CRS_SyncWarnCallback should be implemented in the user file
1848:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****    */
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 266


1849:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** }
 6745              		.loc 1 1849 1
 6746 0004 00BF     		nop
 6747 0006 BD46     		mov	sp, r7
 6748              	.LCFI459:
 6749              		.cfi_def_cfa_register 13
 6750              		@ sp needed
 6751 0008 5DF8047B 		ldr	r7, [sp], #4
 6752              	.LCFI460:
 6753              		.cfi_restore 7
 6754              		.cfi_def_cfa_offset 0
 6755 000c 7047     		bx	lr
 6756              		.cfi_endproc
 6757              	.LFE974:
 6759              		.section	.text.HAL_RCCEx_CRS_ExpectedSyncCallback,"ax",%progbits
 6760              		.align	1
 6761              		.weak	HAL_RCCEx_CRS_ExpectedSyncCallback
 6762              		.syntax unified
 6763              		.thumb
 6764              		.thumb_func
 6766              	HAL_RCCEx_CRS_ExpectedSyncCallback:
 6767              	.LFB975:
1850:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1851:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
1852:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System Expected SYNC interrupt callback.
1853:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @retval none
1854:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
1855:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_ExpectedSyncCallback(void)
1856:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** {
 6768              		.loc 1 1856 1
 6769              		.cfi_startproc
 6770              		@ args = 0, pretend = 0, frame = 0
 6771              		@ frame_needed = 1, uses_anonymous_args = 0
 6772              		@ link register save eliminated.
 6773 0000 80B4     		push	{r7}
 6774              	.LCFI461:
 6775              		.cfi_def_cfa_offset 4
 6776              		.cfi_offset 7, -4
 6777 0002 00AF     		add	r7, sp, #0
 6778              	.LCFI462:
 6779              		.cfi_def_cfa_register 7
1857:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1858:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****             the HAL_RCCEx_CRS_ExpectedSyncCallback should be implemented in the user file
1859:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****    */
1860:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** }
 6780              		.loc 1 1860 1
 6781 0004 00BF     		nop
 6782 0006 BD46     		mov	sp, r7
 6783              	.LCFI463:
 6784              		.cfi_def_cfa_register 13
 6785              		@ sp needed
 6786 0008 5DF8047B 		ldr	r7, [sp], #4
 6787              	.LCFI464:
 6788              		.cfi_restore 7
 6789              		.cfi_def_cfa_offset 0
 6790 000c 7047     		bx	lr
 6791              		.cfi_endproc
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 267


 6792              	.LFE975:
 6794              		.section	.text.HAL_RCCEx_CRS_ErrorCallback,"ax",%progbits
 6795              		.align	1
 6796              		.weak	HAL_RCCEx_CRS_ErrorCallback
 6797              		.syntax unified
 6798              		.thumb
 6799              		.thumb_func
 6801              	HAL_RCCEx_CRS_ErrorCallback:
 6802              	.LFB976:
1861:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1862:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
1863:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System Error interrupt callback.
1864:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @param  Error Combination of Error status.
1865:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *         This parameter can be a combination of the following values:
1866:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_SYNCERR
1867:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_SYNCMISS
1868:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_TRIMOVF
1869:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @retval none
1870:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
1871:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_ErrorCallback(uint32_t Error)
1872:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** {
 6803              		.loc 1 1872 1
 6804              		.cfi_startproc
 6805              		@ args = 0, pretend = 0, frame = 8
 6806              		@ frame_needed = 1, uses_anonymous_args = 0
 6807              		@ link register save eliminated.
 6808 0000 80B4     		push	{r7}
 6809              	.LCFI465:
 6810              		.cfi_def_cfa_offset 4
 6811              		.cfi_offset 7, -4
 6812 0002 83B0     		sub	sp, sp, #12
 6813              	.LCFI466:
 6814              		.cfi_def_cfa_offset 16
 6815 0004 00AF     		add	r7, sp, #0
 6816              	.LCFI467:
 6817              		.cfi_def_cfa_register 7
 6818 0006 7860     		str	r0, [r7, #4]
1873:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Prevent unused argument(s) compilation warning */
1874:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   UNUSED(Error);
1875:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1876:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1877:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_ErrorCallback should be implemented in the user file
1878:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****    */
1879:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** }
 6819              		.loc 1 1879 1
 6820 0008 00BF     		nop
 6821 000a 0C37     		adds	r7, r7, #12
 6822              	.LCFI468:
 6823              		.cfi_def_cfa_offset 4
 6824 000c BD46     		mov	sp, r7
 6825              	.LCFI469:
 6826              		.cfi_def_cfa_register 13
 6827              		@ sp needed
 6828 000e 5DF8047B 		ldr	r7, [sp], #4
 6829              	.LCFI470:
 6830              		.cfi_restore 7
 6831              		.cfi_def_cfa_offset 0
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 268


 6832 0012 7047     		bx	lr
 6833              		.cfi_endproc
 6834              	.LFE976:
 6836              		.section	.text.RCCEx_PLLSAI1_ConfigNP,"ax",%progbits
 6837              		.align	1
 6838              		.syntax unified
 6839              		.thumb
 6840              		.thumb_func
 6842              	RCCEx_PLLSAI1_ConfigNP:
 6843              	.LFB977:
1880:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1881:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
1882:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @}
1883:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
1884:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #endif /* CRS */
1885:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1886:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
1887:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @}
1888:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
1889:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1890:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /** @addtogroup RCCEx_Private_Functions
1891:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @{
1892:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
1893:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1894:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #if defined(SAI1)
1895:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
1896:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief  Configure the parameters N & P of PLLSAI1 and enable PLLSAI1 output clock(s).
1897:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @param  PLLSAI1  pointer to an RCC_PLLSAI1InitTypeDef structure that
1898:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *         contains the configuration parameters N & P as well as PLLSAI1 output clock(s)
1899:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *
1900:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @note   PLLSAI1 is temporary disable to apply new parameters
1901:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *
1902:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @retval HAL status
1903:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
1904:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
1905:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** {
 6844              		.loc 1 1905 1
 6845              		.cfi_startproc
 6846              		@ args = 0, pretend = 0, frame = 16
 6847              		@ frame_needed = 1, uses_anonymous_args = 0
 6848 0000 80B5     		push	{r7, lr}
 6849              	.LCFI471:
 6850              		.cfi_def_cfa_offset 8
 6851              		.cfi_offset 7, -8
 6852              		.cfi_offset 14, -4
 6853 0002 84B0     		sub	sp, sp, #16
 6854              	.LCFI472:
 6855              		.cfi_def_cfa_offset 24
 6856 0004 00AF     		add	r7, sp, #0
 6857              	.LCFI473:
 6858              		.cfi_def_cfa_register 7
 6859 0006 7860     		str	r0, [r7, #4]
1906:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   uint32_t tickstart;
1907:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 6860              		.loc 1 1907 21
 6861 0008 0023     		movs	r3, #0
 6862 000a FB73     		strb	r3, [r7, #15]
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 269


1908:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1909:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */
1910:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
1911:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
1912:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));
1913:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1914:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Disable the PLLSAI1 */
1915:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI1_DISABLE();
 6863              		.loc 1 1915 3
 6864 000c FFF7FEFF 		bl	LL_RCC_PLLSAI1_Disable
1916:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1917:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Get Start Tick*/
1918:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 6865              		.loc 1 1918 15
 6866 0010 FFF7FEFF 		bl	HAL_GetTick
 6867 0014 B860     		str	r0, [r7, #8]
1919:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1920:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Wait till PLLSAI1 is ready to be updated */
1921:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   while (LL_RCC_PLLSAI1_IsReady() != 0U)
 6868              		.loc 1 1921 9
 6869 0016 09E0     		b	.L393
 6870              	.L395:
1922:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
1923:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 6871              		.loc 1 1923 10
 6872 0018 FFF7FEFF 		bl	HAL_GetTick
 6873 001c 0246     		mov	r2, r0
 6874              		.loc 1 1923 24 discriminator 1
 6875 001e BB68     		ldr	r3, [r7, #8]
 6876 0020 D31A     		subs	r3, r2, r3
 6877              		.loc 1 1923 8 discriminator 1
 6878 0022 022B     		cmp	r3, #2
 6879 0024 02D9     		bls	.L393
1924:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
1925:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
 6880              		.loc 1 1925 14
 6881 0026 0323     		movs	r3, #3
 6882 0028 FB73     		strb	r3, [r7, #15]
1926:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       break;
 6883              		.loc 1 1926 7
 6884 002a 04E0     		b	.L394
 6885              	.L393:
1921:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
 6886              		.loc 1 1921 10
 6887 002c FFF7FEFF 		bl	LL_RCC_PLLSAI1_IsReady
 6888 0030 0346     		mov	r3, r0
1921:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
 6889              		.loc 1 1921 35 discriminator 1
 6890 0032 002B     		cmp	r3, #0
 6891 0034 F0D1     		bne	.L395
 6892              	.L394:
1927:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
1928:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
1929:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1930:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   if (status == HAL_OK)
 6893              		.loc 1 1930 6
 6894 0036 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 270


 6895 0038 002B     		cmp	r3, #0
 6896 003a 37D1     		bne	.L396
1931:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
1932:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Multiplication factor N */
1933:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 6897              		.loc 1 1933 5
 6898 003c 4FF0B043 		mov	r3, #1476395008
 6899 0040 1B69     		ldr	r3, [r3, #16]
 6900 0042 23F4FE42 		bic	r2, r3, #32512
 6901 0046 7B68     		ldr	r3, [r7, #4]
 6902 0048 1B68     		ldr	r3, [r3]
 6903 004a 1B02     		lsls	r3, r3, #8
 6904 004c 4FF0B041 		mov	r1, #1476395008
 6905 0050 1343     		orrs	r3, r3, r2
 6906 0052 0B61     		str	r3, [r1, #16]
1934:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1935:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Division factor P */
1936:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 6907              		.loc 1 1936 5
 6908 0054 4FF0B043 		mov	r3, #1476395008
 6909 0058 1B69     		ldr	r3, [r3, #16]
 6910 005a 23F47812 		bic	r2, r3, #4063232
 6911 005e 7B68     		ldr	r3, [r7, #4]
 6912 0060 5B68     		ldr	r3, [r3, #4]
 6913 0062 4FF0B041 		mov	r1, #1476395008
 6914 0066 1343     		orrs	r3, r3, r2
 6915 0068 0B61     		str	r3, [r1, #16]
1937:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1938:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
1939:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_ENABLE();
 6916              		.loc 1 1939 5
 6917 006a FFF7FEFF 		bl	LL_RCC_PLLSAI1_Enable
1940:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1941:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Get Start Tick*/
1942:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 6918              		.loc 1 1942 17
 6919 006e FFF7FEFF 		bl	HAL_GetTick
 6920 0072 B860     		str	r0, [r7, #8]
1943:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1944:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Wait till PLLSAI1 is ready */
1945:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     while (LL_RCC_PLLSAI1_IsReady() != 1U)
 6921              		.loc 1 1945 11
 6922 0074 09E0     		b	.L397
 6923              	.L399:
1946:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
1947:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 6924              		.loc 1 1947 12
 6925 0076 FFF7FEFF 		bl	HAL_GetTick
 6926 007a 0246     		mov	r2, r0
 6927              		.loc 1 1947 26 discriminator 1
 6928 007c BB68     		ldr	r3, [r7, #8]
 6929 007e D31A     		subs	r3, r2, r3
 6930              		.loc 1 1947 10 discriminator 1
 6931 0080 022B     		cmp	r3, #2
 6932 0082 02D9     		bls	.L397
1948:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
1949:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         status = HAL_TIMEOUT;
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 271


 6933              		.loc 1 1949 16
 6934 0084 0323     		movs	r3, #3
 6935 0086 FB73     		strb	r3, [r7, #15]
1950:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         break;
 6936              		.loc 1 1950 9
 6937 0088 04E0     		b	.L398
 6938              	.L397:
1945:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 6939              		.loc 1 1945 12
 6940 008a FFF7FEFF 		bl	LL_RCC_PLLSAI1_IsReady
 6941 008e 0346     		mov	r3, r0
1945:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 6942              		.loc 1 1945 37 discriminator 1
 6943 0090 012B     		cmp	r3, #1
 6944 0092 F0D1     		bne	.L399
 6945              	.L398:
1951:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
1952:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
1953:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1954:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     if (status == HAL_OK)
 6946              		.loc 1 1954 8
 6947 0094 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 6948 0096 002B     		cmp	r3, #0
 6949 0098 08D1     		bne	.L396
1955:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
1956:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       /* Configure the PLLSAI1 Clock output(s) */
1957:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 6950              		.loc 1 1957 7
 6951 009a 4FF0B043 		mov	r3, #1476395008
 6952 009e 1A69     		ldr	r2, [r3, #16]
 6953 00a0 7B68     		ldr	r3, [r7, #4]
 6954 00a2 1B69     		ldr	r3, [r3, #16]
 6955 00a4 4FF0B041 		mov	r1, #1476395008
 6956 00a8 1343     		orrs	r3, r3, r2
 6957 00aa 0B61     		str	r3, [r1, #16]
 6958              	.L396:
1958:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
1959:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
1960:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1961:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   return status;
 6959              		.loc 1 1961 10
 6960 00ac FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1962:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** }
 6961              		.loc 1 1962 1
 6962 00ae 1846     		mov	r0, r3
 6963 00b0 1037     		adds	r7, r7, #16
 6964              	.LCFI474:
 6965              		.cfi_def_cfa_offset 8
 6966 00b2 BD46     		mov	sp, r7
 6967              	.LCFI475:
 6968              		.cfi_def_cfa_register 13
 6969              		@ sp needed
 6970 00b4 80BD     		pop	{r7, pc}
 6971              		.cfi_endproc
 6972              	.LFE977:
 6974              		.section	.text.RCCEx_PLLSAI1_ConfigNQ,"ax",%progbits
 6975              		.align	1
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 272


 6976              		.syntax unified
 6977              		.thumb
 6978              		.thumb_func
 6980              	RCCEx_PLLSAI1_ConfigNQ:
 6981              	.LFB978:
1963:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1964:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
1965:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief  Configure the parameters N & Q of PLLSAI1 and enable PLLSAI1 output clock(s).
1966:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @param  PLLSAI1  pointer to an RCC_PLLSAI1InitTypeDef structure that
1967:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *         contains the configuration parameters N & Q as well as PLLSAI1 output clock(s)
1968:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *
1969:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @note   PLLSAI1 is temporary disable to apply new parameters
1970:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *
1971:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @retval HAL status
1972:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
1973:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
1974:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** {
 6982              		.loc 1 1974 1
 6983              		.cfi_startproc
 6984              		@ args = 0, pretend = 0, frame = 16
 6985              		@ frame_needed = 1, uses_anonymous_args = 0
 6986 0000 80B5     		push	{r7, lr}
 6987              	.LCFI476:
 6988              		.cfi_def_cfa_offset 8
 6989              		.cfi_offset 7, -8
 6990              		.cfi_offset 14, -4
 6991 0002 84B0     		sub	sp, sp, #16
 6992              	.LCFI477:
 6993              		.cfi_def_cfa_offset 24
 6994 0004 00AF     		add	r7, sp, #0
 6995              	.LCFI478:
 6996              		.cfi_def_cfa_register 7
 6997 0006 7860     		str	r0, [r7, #4]
1975:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   uint32_t tickstart;
1976:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 6998              		.loc 1 1976 21
 6999 0008 0023     		movs	r3, #0
 7000 000a FB73     		strb	r3, [r7, #15]
1977:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1978:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */
1979:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
1980:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
1981:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));
1982:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1983:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Disable the PLLSAI1 */
1984:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI1_DISABLE();
 7001              		.loc 1 1984 3
 7002 000c FFF7FEFF 		bl	LL_RCC_PLLSAI1_Disable
1985:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1986:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Get Start Tick*/
1987:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 7003              		.loc 1 1987 15
 7004 0010 FFF7FEFF 		bl	HAL_GetTick
 7005 0014 B860     		str	r0, [r7, #8]
1988:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1989:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Wait till PLLSAI1 is ready to be updated */
1990:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   while (LL_RCC_PLLSAI1_IsReady() != 0U)
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 273


 7006              		.loc 1 1990 9
 7007 0016 09E0     		b	.L402
 7008              	.L404:
1991:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
1992:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 7009              		.loc 1 1992 10
 7010 0018 FFF7FEFF 		bl	HAL_GetTick
 7011 001c 0246     		mov	r2, r0
 7012              		.loc 1 1992 24 discriminator 1
 7013 001e BB68     		ldr	r3, [r7, #8]
 7014 0020 D31A     		subs	r3, r2, r3
 7015              		.loc 1 1992 8 discriminator 1
 7016 0022 022B     		cmp	r3, #2
 7017 0024 02D9     		bls	.L402
1993:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
1994:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
 7018              		.loc 1 1994 14
 7019 0026 0323     		movs	r3, #3
 7020 0028 FB73     		strb	r3, [r7, #15]
1995:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       break;
 7021              		.loc 1 1995 7
 7022 002a 04E0     		b	.L403
 7023              	.L402:
1990:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
 7024              		.loc 1 1990 10
 7025 002c FFF7FEFF 		bl	LL_RCC_PLLSAI1_IsReady
 7026 0030 0346     		mov	r3, r0
1990:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
 7027              		.loc 1 1990 35 discriminator 1
 7028 0032 002B     		cmp	r3, #0
 7029 0034 F0D1     		bne	.L404
 7030              	.L403:
1996:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
1997:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
1998:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
1999:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   if (status == HAL_OK)
 7031              		.loc 1 1999 6
 7032 0036 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 7033 0038 002B     		cmp	r3, #0
 7034 003a 37D1     		bne	.L405
2000:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
2001:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Multiplication factor N */
2002:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 7035              		.loc 1 2002 5
 7036 003c 4FF0B043 		mov	r3, #1476395008
 7037 0040 1B69     		ldr	r3, [r3, #16]
 7038 0042 23F4FE42 		bic	r2, r3, #32512
 7039 0046 7B68     		ldr	r3, [r7, #4]
 7040 0048 1B68     		ldr	r3, [r3]
 7041 004a 1B02     		lsls	r3, r3, #8
 7042 004c 4FF0B041 		mov	r1, #1476395008
 7043 0050 1343     		orrs	r3, r3, r2
 7044 0052 0B61     		str	r3, [r1, #16]
2003:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Division factor Q */
2004:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 7045              		.loc 1 2004 5
 7046 0054 4FF0B043 		mov	r3, #1476395008
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 274


 7047 0058 1B69     		ldr	r3, [r3, #16]
 7048 005a 23F06062 		bic	r2, r3, #234881024
 7049 005e 7B68     		ldr	r3, [r7, #4]
 7050 0060 9B68     		ldr	r3, [r3, #8]
 7051 0062 4FF0B041 		mov	r1, #1476395008
 7052 0066 1343     		orrs	r3, r3, r2
 7053 0068 0B61     		str	r3, [r1, #16]
2005:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2006:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
2007:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_ENABLE();
 7054              		.loc 1 2007 5
 7055 006a FFF7FEFF 		bl	LL_RCC_PLLSAI1_Enable
2008:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2009:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Get Start Tick*/
2010:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 7056              		.loc 1 2010 17
 7057 006e FFF7FEFF 		bl	HAL_GetTick
 7058 0072 B860     		str	r0, [r7, #8]
2011:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2012:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Wait till PLLSAI1 is ready */
2013:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     while (LL_RCC_PLLSAI1_IsReady() != 1U)
 7059              		.loc 1 2013 11
 7060 0074 09E0     		b	.L406
 7061              	.L408:
2014:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
2015:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 7062              		.loc 1 2015 12
 7063 0076 FFF7FEFF 		bl	HAL_GetTick
 7064 007a 0246     		mov	r2, r0
 7065              		.loc 1 2015 26 discriminator 1
 7066 007c BB68     		ldr	r3, [r7, #8]
 7067 007e D31A     		subs	r3, r2, r3
 7068              		.loc 1 2015 10 discriminator 1
 7069 0080 022B     		cmp	r3, #2
 7070 0082 02D9     		bls	.L406
2016:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
2017:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         status = HAL_TIMEOUT;
 7071              		.loc 1 2017 16
 7072 0084 0323     		movs	r3, #3
 7073 0086 FB73     		strb	r3, [r7, #15]
2018:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         break;
 7074              		.loc 1 2018 9
 7075 0088 04E0     		b	.L407
 7076              	.L406:
2013:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 7077              		.loc 1 2013 12
 7078 008a FFF7FEFF 		bl	LL_RCC_PLLSAI1_IsReady
 7079 008e 0346     		mov	r3, r0
2013:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 7080              		.loc 1 2013 37 discriminator 1
 7081 0090 012B     		cmp	r3, #1
 7082 0092 F0D1     		bne	.L408
 7083              	.L407:
2019:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
2020:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
2021:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2022:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     if (status == HAL_OK)
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 275


 7084              		.loc 1 2022 8
 7085 0094 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 7086 0096 002B     		cmp	r3, #0
 7087 0098 08D1     		bne	.L405
2023:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
2024:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       /* Configure the PLLSAI1 Clock output(s) */
2025:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 7088              		.loc 1 2025 7
 7089 009a 4FF0B043 		mov	r3, #1476395008
 7090 009e 1A69     		ldr	r2, [r3, #16]
 7091 00a0 7B68     		ldr	r3, [r7, #4]
 7092 00a2 1B69     		ldr	r3, [r3, #16]
 7093 00a4 4FF0B041 		mov	r1, #1476395008
 7094 00a8 1343     		orrs	r3, r3, r2
 7095 00aa 0B61     		str	r3, [r1, #16]
 7096              	.L405:
2026:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
2027:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
2028:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2029:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   return status;
 7097              		.loc 1 2029 10
 7098 00ac FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
2030:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** }
 7099              		.loc 1 2030 1
 7100 00ae 1846     		mov	r0, r3
 7101 00b0 1037     		adds	r7, r7, #16
 7102              	.LCFI479:
 7103              		.cfi_def_cfa_offset 8
 7104 00b2 BD46     		mov	sp, r7
 7105              	.LCFI480:
 7106              		.cfi_def_cfa_register 13
 7107              		@ sp needed
 7108 00b4 80BD     		pop	{r7, pc}
 7109              		.cfi_endproc
 7110              	.LFE978:
 7112              		.section	.text.RCCEx_PLLSAI1_ConfigNR,"ax",%progbits
 7113              		.align	1
 7114              		.syntax unified
 7115              		.thumb
 7116              		.thumb_func
 7118              	RCCEx_PLLSAI1_ConfigNR:
 7119              	.LFB979:
2031:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2032:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
2033:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief  Configure the parameters N & R of PLLSAI1 and enable PLLSAI1 output clock(s).
2034:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @param  PLLSAI1  pointer to an RCC_PLLSAI1InitTypeDef structure that
2035:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *         contains the configuration parameters N & R as well as PLLSAI1 output clock(s)
2036:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *
2037:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @note   PLLSAI1 is temporary disable to apply new parameters
2038:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   *
2039:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @retval HAL status
2040:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
2041:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
2042:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** {
 7120              		.loc 1 2042 1
 7121              		.cfi_startproc
 7122              		@ args = 0, pretend = 0, frame = 16
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 276


 7123              		@ frame_needed = 1, uses_anonymous_args = 0
 7124 0000 80B5     		push	{r7, lr}
 7125              	.LCFI481:
 7126              		.cfi_def_cfa_offset 8
 7127              		.cfi_offset 7, -8
 7128              		.cfi_offset 14, -4
 7129 0002 84B0     		sub	sp, sp, #16
 7130              	.LCFI482:
 7131              		.cfi_def_cfa_offset 24
 7132 0004 00AF     		add	r7, sp, #0
 7133              	.LCFI483:
 7134              		.cfi_def_cfa_register 7
 7135 0006 7860     		str	r0, [r7, #4]
2043:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   uint32_t tickstart;
2044:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 7136              		.loc 1 2044 21
 7137 0008 0023     		movs	r3, #0
 7138 000a FB73     		strb	r3, [r7, #15]
2045:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2046:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */
2047:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
2048:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
2049:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));
2050:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2051:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Disable the PLLSAI1 */
2052:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI1_DISABLE();
 7139              		.loc 1 2052 3
 7140 000c FFF7FEFF 		bl	LL_RCC_PLLSAI1_Disable
2053:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2054:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Get Start Tick*/
2055:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 7141              		.loc 1 2055 15
 7142 0010 FFF7FEFF 		bl	HAL_GetTick
 7143 0014 B860     		str	r0, [r7, #8]
2056:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2057:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* Wait till PLLSAI1 is ready to be updated */
2058:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   while (LL_RCC_PLLSAI1_IsReady() != 0U)
 7144              		.loc 1 2058 9
 7145 0016 09E0     		b	.L411
 7146              	.L413:
2059:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
2060:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 7147              		.loc 1 2060 10
 7148 0018 FFF7FEFF 		bl	HAL_GetTick
 7149 001c 0246     		mov	r2, r0
 7150              		.loc 1 2060 24 discriminator 1
 7151 001e BB68     		ldr	r3, [r7, #8]
 7152 0020 D31A     		subs	r3, r2, r3
 7153              		.loc 1 2060 8 discriminator 1
 7154 0022 022B     		cmp	r3, #2
 7155 0024 02D9     		bls	.L411
2061:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
2062:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
 7156              		.loc 1 2062 14
 7157 0026 0323     		movs	r3, #3
 7158 0028 FB73     		strb	r3, [r7, #15]
2063:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       break;
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 277


 7159              		.loc 1 2063 7
 7160 002a 04E0     		b	.L412
 7161              	.L411:
2058:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
 7162              		.loc 1 2058 10
 7163 002c FFF7FEFF 		bl	LL_RCC_PLLSAI1_IsReady
 7164 0030 0346     		mov	r3, r0
2058:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
 7165              		.loc 1 2058 35 discriminator 1
 7166 0032 002B     		cmp	r3, #0
 7167 0034 F0D1     		bne	.L413
 7168              	.L412:
2064:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
2065:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
2066:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2067:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   if (status == HAL_OK)
 7169              		.loc 1 2067 6
 7170 0036 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 7171 0038 002B     		cmp	r3, #0
 7172 003a 37D1     		bne	.L414
2068:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
2069:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Multiplication factor N */
2070:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 7173              		.loc 1 2070 5
 7174 003c 4FF0B043 		mov	r3, #1476395008
 7175 0040 1B69     		ldr	r3, [r3, #16]
 7176 0042 23F4FE42 		bic	r2, r3, #32512
 7177 0046 7B68     		ldr	r3, [r7, #4]
 7178 0048 1B68     		ldr	r3, [r3]
 7179 004a 1B02     		lsls	r3, r3, #8
 7180 004c 4FF0B041 		mov	r1, #1476395008
 7181 0050 1343     		orrs	r3, r3, r2
 7182 0052 0B61     		str	r3, [r1, #16]
2071:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Division factor R */
2072:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 7183              		.loc 1 2072 5
 7184 0054 4FF0B043 		mov	r3, #1476395008
 7185 0058 1B69     		ldr	r3, [r3, #16]
 7186 005a 23F06042 		bic	r2, r3, #-536870912
 7187 005e 7B68     		ldr	r3, [r7, #4]
 7188 0060 DB68     		ldr	r3, [r3, #12]
 7189 0062 4FF0B041 		mov	r1, #1476395008
 7190 0066 1343     		orrs	r3, r3, r2
 7191 0068 0B61     		str	r3, [r1, #16]
2073:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2074:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
2075:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_ENABLE();
 7192              		.loc 1 2075 5
 7193 006a FFF7FEFF 		bl	LL_RCC_PLLSAI1_Enable
2076:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2077:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Get Start Tick*/
2078:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 7194              		.loc 1 2078 17
 7195 006e FFF7FEFF 		bl	HAL_GetTick
 7196 0072 B860     		str	r0, [r7, #8]
2079:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2080:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     /* Wait till PLLSAI1 is ready */
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 278


2081:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     while (LL_RCC_PLLSAI1_IsReady() != 1U)
 7197              		.loc 1 2081 11
 7198 0074 09E0     		b	.L415
 7199              	.L417:
2082:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
2083:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 7200              		.loc 1 2083 12
 7201 0076 FFF7FEFF 		bl	HAL_GetTick
 7202 007a 0246     		mov	r2, r0
 7203              		.loc 1 2083 26 discriminator 1
 7204 007c BB68     		ldr	r3, [r7, #8]
 7205 007e D31A     		subs	r3, r2, r3
 7206              		.loc 1 2083 10 discriminator 1
 7207 0080 022B     		cmp	r3, #2
 7208 0082 02D9     		bls	.L415
2084:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
2085:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         status = HAL_TIMEOUT;
 7209              		.loc 1 2085 16
 7210 0084 0323     		movs	r3, #3
 7211 0086 FB73     		strb	r3, [r7, #15]
2086:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         break;
 7212              		.loc 1 2086 9
 7213 0088 04E0     		b	.L416
 7214              	.L415:
2081:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 7215              		.loc 1 2081 12
 7216 008a FFF7FEFF 		bl	LL_RCC_PLLSAI1_IsReady
 7217 008e 0346     		mov	r3, r0
2081:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
 7218              		.loc 1 2081 37 discriminator 1
 7219 0090 012B     		cmp	r3, #1
 7220 0092 F0D1     		bne	.L417
 7221              	.L416:
2087:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
2088:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
2089:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2090:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     if (status == HAL_OK)
 7222              		.loc 1 2090 8
 7223 0094 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 7224 0096 002B     		cmp	r3, #0
 7225 0098 08D1     		bne	.L414
2091:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     {
2092:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       /* Configure the PLLSAI1 Clock output(s) */
2093:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 7226              		.loc 1 2093 7
 7227 009a 4FF0B043 		mov	r3, #1476395008
 7228 009e 1A69     		ldr	r2, [r3, #16]
 7229 00a0 7B68     		ldr	r3, [r7, #4]
 7230 00a2 1B69     		ldr	r3, [r3, #16]
 7231 00a4 4FF0B041 		mov	r1, #1476395008
 7232 00a8 1343     		orrs	r3, r3, r2
 7233 00aa 0B61     		str	r3, [r1, #16]
 7234              	.L414:
2094:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     }
2095:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
2096:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2097:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   return status;
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 279


 7235              		.loc 1 2097 10
 7236 00ac FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
2098:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** }
 7237              		.loc 1 2098 1
 7238 00ae 1846     		mov	r0, r3
 7239 00b0 1037     		adds	r7, r7, #16
 7240              	.LCFI484:
 7241              		.cfi_def_cfa_offset 8
 7242 00b2 BD46     		mov	sp, r7
 7243              	.LCFI485:
 7244              		.cfi_def_cfa_register 13
 7245              		@ sp needed
 7246 00b4 80BD     		pop	{r7, pc}
 7247              		.cfi_endproc
 7248              	.LFE979:
 7250              		.section	.text.RCC_PLL_GetFreqDomain_P,"ax",%progbits
 7251              		.align	1
 7252              		.syntax unified
 7253              		.thumb
 7254              		.thumb_func
 7256              	RCC_PLL_GetFreqDomain_P:
 7257              	.LFB980:
2099:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #endif /* SAI1 */
2100:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2101:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
2102:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief  Return PLL clock (PLLPCLK) frequency used for SAI domain
2103:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @retval PLLPCLK clock frequency (in Hz)
2104:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
2105:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** static uint32_t RCC_PLL_GetFreqDomain_P(void)
2106:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** {
 7258              		.loc 1 2106 1
 7259              		.cfi_startproc
 7260              		@ args = 0, pretend = 0, frame = 8
 7261              		@ frame_needed = 1, uses_anonymous_args = 0
 7262 0000 90B5     		push	{r4, r7, lr}
 7263              	.LCFI486:
 7264              		.cfi_def_cfa_offset 12
 7265              		.cfi_offset 4, -12
 7266              		.cfi_offset 7, -8
 7267              		.cfi_offset 14, -4
 7268 0002 83B0     		sub	sp, sp, #12
 7269              	.LCFI487:
 7270              		.cfi_def_cfa_offset 24
 7271 0004 00AF     		add	r7, sp, #0
 7272              	.LCFI488:
 7273              		.cfi_def_cfa_register 7
2107:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   uint32_t pllinputfreq;
2108:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   uint32_t pllsource;
2109:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2110:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI Value / PLLM) * PLLN
2111:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****      SAI Domain clock = PLL_VCO / PLLP
2112:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
2113:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   pllsource = LL_RCC_PLL_GetMainSource();
 7274              		.loc 1 2113 15
 7275 0006 FFF7FEFF 		bl	LL_RCC_PLL_GetMainSource
 7276 000a 3860     		str	r0, [r7]
2114:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 280


2115:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   switch (pllsource)
 7277              		.loc 1 2115 3
 7278 000c 3B68     		ldr	r3, [r7]
 7279 000e 032B     		cmp	r3, #3
 7280 0010 17D0     		beq	.L420
 7281 0012 3B68     		ldr	r3, [r7]
 7282 0014 032B     		cmp	r3, #3
 7283 0016 1FD8     		bhi	.L421
 7284 0018 3B68     		ldr	r3, [r7]
 7285 001a 012B     		cmp	r3, #1
 7286 001c 03D0     		beq	.L422
 7287 001e 3B68     		ldr	r3, [r7]
 7288 0020 022B     		cmp	r3, #2
 7289 0022 0BD0     		beq	.L423
 7290 0024 18E0     		b	.L421
 7291              	.L422:
2116:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
2117:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
2118:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 7292              		.loc 1 2118 22
 7293 0026 FFF7FEFF 		bl	LL_RCC_MSI_GetRange
 7294 002a 0346     		mov	r3, r0
 7295              		.loc 1 2118 22 is_stmt 0 discriminator 1
 7296 002c 1B09     		lsrs	r3, r3, #4
 7297 002e 03F00F03 		and	r3, r3, #15
 7298              		.loc 1 2118 20 is_stmt 1 discriminator 1
 7299 0032 1B4A     		ldr	r2, .L428
 7300 0034 52F82330 		ldr	r3, [r2, r3, lsl #2]
 7301 0038 7B60     		str	r3, [r7, #4]
2119:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       break;
 7302              		.loc 1 2119 7
 7303 003a 18E0     		b	.L424
 7304              	.L423:
2120:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2121:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
2122:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       pllinputfreq = HSI_VALUE;
 7305              		.loc 1 2122 20
 7306 003c 194B     		ldr	r3, .L428+4
 7307 003e 7B60     		str	r3, [r7, #4]
2123:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       break;
 7308              		.loc 1 2123 7
 7309 0040 15E0     		b	.L424
 7310              	.L420:
2124:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2125:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
2126:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 7311              		.loc 1 2126 11
 7312 0042 FFF7FEFF 		bl	LL_RCC_HSE_IsEnabledDiv2
 7313 0046 0346     		mov	r3, r0
 7314              		.loc 1 2126 10 discriminator 1
 7315 0048 012B     		cmp	r3, #1
 7316 004a 02D1     		bne	.L425
2127:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
2128:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         pllinputfreq = HSE_VALUE / 2U;
 7317              		.loc 1 2128 22
 7318 004c 154B     		ldr	r3, .L428+4
 7319 004e 7B60     		str	r3, [r7, #4]
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 281


2129:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
2130:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       else
2131:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
2132:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         pllinputfreq = HSE_VALUE;
2133:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
2134:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       break;
 7320              		.loc 1 2134 7
 7321 0050 0DE0     		b	.L424
 7322              	.L425:
2132:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
 7323              		.loc 1 2132 22
 7324 0052 154B     		ldr	r3, .L428+8
 7325 0054 7B60     		str	r3, [r7, #4]
 7326              		.loc 1 2134 7
 7327 0056 0AE0     		b	.L424
 7328              	.L421:
2135:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2136:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     default:
2137:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 7329              		.loc 1 2137 22
 7330 0058 FFF7FEFF 		bl	LL_RCC_MSI_GetRange
 7331 005c 0346     		mov	r3, r0
 7332              		.loc 1 2137 22 is_stmt 0 discriminator 1
 7333 005e 1B09     		lsrs	r3, r3, #4
 7334 0060 03F00F03 		and	r3, r3, #15
 7335              		.loc 1 2137 20 is_stmt 1 discriminator 1
 7336 0064 0E4A     		ldr	r2, .L428
 7337 0066 52F82330 		ldr	r3, [r2, r3, lsl #2]
 7338 006a 7B60     		str	r3, [r7, #4]
2138:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       break;
 7339              		.loc 1 2138 7
 7340 006c 00BF     		nop
 7341              	.L424:
2139:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
2140:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   return __LL_RCC_CALC_PLLCLK_ADC_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 7342              		.loc 1 2140 10
 7343 006e FFF7FEFF 		bl	LL_RCC_PLL_GetN
 7344 0072 0246     		mov	r2, r0
 7345              		.loc 1 2140 10 is_stmt 0 discriminator 1
 7346 0074 7B68     		ldr	r3, [r7, #4]
 7347 0076 03FB02F4 		mul	r4, r3, r2
 7348 007a FFF7FEFF 		bl	LL_RCC_PLL_GetDivider
 7349 007e 0346     		mov	r3, r0
 7350              		.loc 1 2140 10 discriminator 2
 7351 0080 1B09     		lsrs	r3, r3, #4
 7352 0082 0133     		adds	r3, r3, #1
 7353 0084 B4FBF3F4 		udiv	r4, r4, r3
 7354 0088 FFF7FEFF 		bl	LL_RCC_PLL_GetP
 7355 008c 0346     		mov	r3, r0
 7356              		.loc 1 2140 10 discriminator 3
 7357 008e 5B0C     		lsrs	r3, r3, #17
 7358 0090 0133     		adds	r3, r3, #1
 7359 0092 B4FBF3F3 		udiv	r3, r4, r3
2141:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
2142:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** }
 7360              		.loc 1 2142 1 is_stmt 1
 7361 0096 1846     		mov	r0, r3
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 282


 7362 0098 0C37     		adds	r7, r7, #12
 7363              	.LCFI489:
 7364              		.cfi_def_cfa_offset 12
 7365 009a BD46     		mov	sp, r7
 7366              	.LCFI490:
 7367              		.cfi_def_cfa_register 13
 7368              		@ sp needed
 7369 009c 90BD     		pop	{r4, r7, pc}
 7370              	.L429:
 7371 009e 00BF     		.align	2
 7372              	.L428:
 7373 00a0 00000000 		.word	MSIRangeTable
 7374 00a4 0024F400 		.word	16000000
 7375 00a8 0048E801 		.word	32000000
 7376              		.cfi_endproc
 7377              	.LFE980:
 7379              		.section	.text.RCC_PLL_GetFreqDomain_Q,"ax",%progbits
 7380              		.align	1
 7381              		.syntax unified
 7382              		.thumb
 7383              		.thumb_func
 7385              	RCC_PLL_GetFreqDomain_Q:
 7386              	.LFB981:
2143:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2144:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
2145:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief  Return PLL clock (PLLQCLK) frequency used for 48 MHz domain
2146:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @retval PLLQCLK clock frequency (in Hz)
2147:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
2148:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** static uint32_t RCC_PLL_GetFreqDomain_Q(void)
2149:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** {
 7387              		.loc 1 2149 1
 7388              		.cfi_startproc
 7389              		@ args = 0, pretend = 0, frame = 8
 7390              		@ frame_needed = 1, uses_anonymous_args = 0
 7391 0000 90B5     		push	{r4, r7, lr}
 7392              	.LCFI491:
 7393              		.cfi_def_cfa_offset 12
 7394              		.cfi_offset 4, -12
 7395              		.cfi_offset 7, -8
 7396              		.cfi_offset 14, -4
 7397 0002 83B0     		sub	sp, sp, #12
 7398              	.LCFI492:
 7399              		.cfi_def_cfa_offset 24
 7400 0004 00AF     		add	r7, sp, #0
 7401              	.LCFI493:
 7402              		.cfi_def_cfa_register 7
2150:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   uint32_t pllinputfreq;
2151:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   uint32_t pllsource;
2152:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2153:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI Value/ PLLM) * PLLN
2154:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****      48M Domain clock = PLL_VCO / PLLQ
2155:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
2156:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   pllsource = LL_RCC_PLL_GetMainSource();
 7403              		.loc 1 2156 15
 7404 0006 FFF7FEFF 		bl	LL_RCC_PLL_GetMainSource
 7405 000a 3860     		str	r0, [r7]
2157:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 283


2158:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   switch (pllsource)
 7406              		.loc 1 2158 3
 7407 000c 3B68     		ldr	r3, [r7]
 7408 000e 032B     		cmp	r3, #3
 7409 0010 17D0     		beq	.L431
 7410 0012 3B68     		ldr	r3, [r7]
 7411 0014 032B     		cmp	r3, #3
 7412 0016 1FD8     		bhi	.L432
 7413 0018 3B68     		ldr	r3, [r7]
 7414 001a 012B     		cmp	r3, #1
 7415 001c 03D0     		beq	.L433
 7416 001e 3B68     		ldr	r3, [r7]
 7417 0020 022B     		cmp	r3, #2
 7418 0022 0BD0     		beq	.L434
 7419 0024 18E0     		b	.L432
 7420              	.L433:
2159:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
2160:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
2161:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 7421              		.loc 1 2161 22
 7422 0026 FFF7FEFF 		bl	LL_RCC_MSI_GetRange
 7423 002a 0346     		mov	r3, r0
 7424              		.loc 1 2161 22 is_stmt 0 discriminator 1
 7425 002c 1B09     		lsrs	r3, r3, #4
 7426 002e 03F00F03 		and	r3, r3, #15
 7427              		.loc 1 2161 20 is_stmt 1 discriminator 1
 7428 0032 1B4A     		ldr	r2, .L439
 7429 0034 52F82330 		ldr	r3, [r2, r3, lsl #2]
 7430 0038 7B60     		str	r3, [r7, #4]
2162:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       break;
 7431              		.loc 1 2162 7
 7432 003a 18E0     		b	.L435
 7433              	.L434:
2163:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2164:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
2165:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       pllinputfreq = HSI_VALUE;
 7434              		.loc 1 2165 20
 7435 003c 194B     		ldr	r3, .L439+4
 7436 003e 7B60     		str	r3, [r7, #4]
2166:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       break;
 7437              		.loc 1 2166 7
 7438 0040 15E0     		b	.L435
 7439              	.L431:
2167:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2168:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
2169:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 7440              		.loc 1 2169 11
 7441 0042 FFF7FEFF 		bl	LL_RCC_HSE_IsEnabledDiv2
 7442 0046 0346     		mov	r3, r0
 7443              		.loc 1 2169 10 discriminator 1
 7444 0048 012B     		cmp	r3, #1
 7445 004a 02D1     		bne	.L436
2170:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
2171:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         pllinputfreq = HSE_VALUE / 2U;
 7446              		.loc 1 2171 22
 7447 004c 154B     		ldr	r3, .L439+4
 7448 004e 7B60     		str	r3, [r7, #4]
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 284


2172:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
2173:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       else
2174:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
2175:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         pllinputfreq = HSE_VALUE;
2176:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
2177:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2178:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       break;
 7449              		.loc 1 2178 7
 7450 0050 0DE0     		b	.L435
 7451              	.L436:
2175:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
 7452              		.loc 1 2175 22
 7453 0052 154B     		ldr	r3, .L439+8
 7454 0054 7B60     		str	r3, [r7, #4]
 7455              		.loc 1 2178 7
 7456 0056 0AE0     		b	.L435
 7457              	.L432:
2179:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2180:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     default:
2181:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 7458              		.loc 1 2181 22
 7459 0058 FFF7FEFF 		bl	LL_RCC_MSI_GetRange
 7460 005c 0346     		mov	r3, r0
 7461              		.loc 1 2181 22 is_stmt 0 discriminator 1
 7462 005e 1B09     		lsrs	r3, r3, #4
 7463 0060 03F00F03 		and	r3, r3, #15
 7464              		.loc 1 2181 20 is_stmt 1 discriminator 1
 7465 0064 0E4A     		ldr	r2, .L439
 7466 0066 52F82330 		ldr	r3, [r2, r3, lsl #2]
 7467 006a 7B60     		str	r3, [r7, #4]
2182:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       break;
 7468              		.loc 1 2182 7
 7469 006c 00BF     		nop
 7470              	.L435:
2183:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
2184:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   return __LL_RCC_CALC_PLLCLK_48M_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 7471              		.loc 1 2184 10
 7472 006e FFF7FEFF 		bl	LL_RCC_PLL_GetN
 7473 0072 0246     		mov	r2, r0
 7474              		.loc 1 2184 10 is_stmt 0 discriminator 1
 7475 0074 7B68     		ldr	r3, [r7, #4]
 7476 0076 03FB02F4 		mul	r4, r3, r2
 7477 007a FFF7FEFF 		bl	LL_RCC_PLL_GetDivider
 7478 007e 0346     		mov	r3, r0
 7479              		.loc 1 2184 10 discriminator 2
 7480 0080 1B09     		lsrs	r3, r3, #4
 7481 0082 0133     		adds	r3, r3, #1
 7482 0084 B4FBF3F4 		udiv	r4, r4, r3
 7483 0088 FFF7FEFF 		bl	LL_RCC_PLL_GetQ
 7484 008c 0346     		mov	r3, r0
 7485              		.loc 1 2184 10 discriminator 3
 7486 008e 5B0E     		lsrs	r3, r3, #25
 7487 0090 0133     		adds	r3, r3, #1
 7488 0092 B4FBF3F3 		udiv	r3, r4, r3
2185:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetQ());
2186:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** }
 7489              		.loc 1 2186 1 is_stmt 1
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 285


 7490 0096 1846     		mov	r0, r3
 7491 0098 0C37     		adds	r7, r7, #12
 7492              	.LCFI494:
 7493              		.cfi_def_cfa_offset 12
 7494 009a BD46     		mov	sp, r7
 7495              	.LCFI495:
 7496              		.cfi_def_cfa_register 13
 7497              		@ sp needed
 7498 009c 90BD     		pop	{r4, r7, pc}
 7499              	.L440:
 7500 009e 00BF     		.align	2
 7501              	.L439:
 7502 00a0 00000000 		.word	MSIRangeTable
 7503 00a4 0024F400 		.word	16000000
 7504 00a8 0048E801 		.word	32000000
 7505              		.cfi_endproc
 7506              	.LFE981:
 7508              		.section	.text.RCC_PLLSAI1_GetFreqDomain_R,"ax",%progbits
 7509              		.align	1
 7510              		.syntax unified
 7511              		.thumb
 7512              		.thumb_func
 7514              	RCC_PLLSAI1_GetFreqDomain_R:
 7515              	.LFB982:
2187:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2188:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** #if defined(SAI1)
2189:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
2190:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief  Return PLLSAI1 clock (PLLSAI1RCLK) frequency used for ADC domain
2191:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @retval PLLSAI1RCLK clock frequency (in Hz)
2192:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
2193:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** static uint32_t RCC_PLLSAI1_GetFreqDomain_R(void)
2194:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** {
 7516              		.loc 1 2194 1
 7517              		.cfi_startproc
 7518              		@ args = 0, pretend = 0, frame = 8
 7519              		@ frame_needed = 1, uses_anonymous_args = 0
 7520 0000 90B5     		push	{r4, r7, lr}
 7521              	.LCFI496:
 7522              		.cfi_def_cfa_offset 12
 7523              		.cfi_offset 4, -12
 7524              		.cfi_offset 7, -8
 7525              		.cfi_offset 14, -4
 7526 0002 83B0     		sub	sp, sp, #12
 7527              	.LCFI497:
 7528              		.cfi_def_cfa_offset 24
 7529 0004 00AF     		add	r7, sp, #0
 7530              	.LCFI498:
 7531              		.cfi_def_cfa_register 7
2195:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   uint32_t pllinputfreq;
2196:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   uint32_t pllsource;
2197:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2198:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* PLLSAI1_VCO = (HSE_VALUE or HSI_VALUE or MSI Value/ PLLM) * PLLSAI1N */
2199:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* 48M Domain clock  = PLLSAI1_VCO / PLLSAI1R */
2200:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   pllsource = LL_RCC_PLL_GetMainSource();
 7532              		.loc 1 2200 15
 7533 0006 FFF7FEFF 		bl	LL_RCC_PLL_GetMainSource
 7534 000a 3860     		str	r0, [r7]
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 286


2201:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2202:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   switch (pllsource)
 7535              		.loc 1 2202 3
 7536 000c 3B68     		ldr	r3, [r7]
 7537 000e 032B     		cmp	r3, #3
 7538 0010 17D0     		beq	.L442
 7539 0012 3B68     		ldr	r3, [r7]
 7540 0014 032B     		cmp	r3, #3
 7541 0016 1FD8     		bhi	.L443
 7542 0018 3B68     		ldr	r3, [r7]
 7543 001a 012B     		cmp	r3, #1
 7544 001c 03D0     		beq	.L444
 7545 001e 3B68     		ldr	r3, [r7]
 7546 0020 022B     		cmp	r3, #2
 7547 0022 0BD0     		beq	.L445
 7548 0024 18E0     		b	.L443
 7549              	.L444:
2203:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
2204:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLLSAI1 clock source */
2205:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 7550              		.loc 1 2205 22
 7551 0026 FFF7FEFF 		bl	LL_RCC_MSI_GetRange
 7552 002a 0346     		mov	r3, r0
 7553              		.loc 1 2205 22 is_stmt 0 discriminator 1
 7554 002c 1B09     		lsrs	r3, r3, #4
 7555 002e 03F00F03 		and	r3, r3, #15
 7556              		.loc 1 2205 20 is_stmt 1 discriminator 1
 7557 0032 1B4A     		ldr	r2, .L450
 7558 0034 52F82330 		ldr	r3, [r2, r3, lsl #2]
 7559 0038 7B60     		str	r3, [r7, #4]
2206:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       break;
 7560              		.loc 1 2206 7
 7561 003a 18E0     		b	.L446
 7562              	.L445:
2207:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2208:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLLSAI1 clock source */
2209:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       pllinputfreq = HSI_VALUE;
 7563              		.loc 1 2209 20
 7564 003c 194B     		ldr	r3, .L450+4
 7565 003e 7B60     		str	r3, [r7, #4]
2210:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       break;
 7566              		.loc 1 2210 7
 7567 0040 15E0     		b	.L446
 7568              	.L442:
2211:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2212:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLLSAI1 clock source */
2213:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 7569              		.loc 1 2213 11
 7570 0042 FFF7FEFF 		bl	LL_RCC_HSE_IsEnabledDiv2
 7571 0046 0346     		mov	r3, r0
 7572              		.loc 1 2213 10 discriminator 1
 7573 0048 012B     		cmp	r3, #1
 7574 004a 02D1     		bne	.L447
2214:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
2215:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         pllinputfreq = HSE_VALUE / 2U;
 7575              		.loc 1 2215 22
 7576 004c 154B     		ldr	r3, .L450+4
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 287


 7577 004e 7B60     		str	r3, [r7, #4]
2216:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
2217:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       else
2218:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
2219:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         pllinputfreq = HSE_VALUE;
2220:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
2221:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       break;
 7578              		.loc 1 2221 7
 7579 0050 0DE0     		b	.L446
 7580              	.L447:
2219:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
 7581              		.loc 1 2219 22
 7582 0052 154B     		ldr	r3, .L450+8
 7583 0054 7B60     		str	r3, [r7, #4]
 7584              		.loc 1 2221 7
 7585 0056 0AE0     		b	.L446
 7586              	.L443:
2222:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2223:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     default:
2224:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 7587              		.loc 1 2224 22
 7588 0058 FFF7FEFF 		bl	LL_RCC_MSI_GetRange
 7589 005c 0346     		mov	r3, r0
 7590              		.loc 1 2224 22 is_stmt 0 discriminator 1
 7591 005e 1B09     		lsrs	r3, r3, #4
 7592 0060 03F00F03 		and	r3, r3, #15
 7593              		.loc 1 2224 20 is_stmt 1 discriminator 1
 7594 0064 0E4A     		ldr	r2, .L450
 7595 0066 52F82330 		ldr	r3, [r2, r3, lsl #2]
 7596 006a 7B60     		str	r3, [r7, #4]
2225:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       break;
 7597              		.loc 1 2225 7
 7598 006c 00BF     		nop
 7599              	.L446:
2226:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
2227:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   return __LL_RCC_CALC_PLLSAI1_ADC_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 7600              		.loc 1 2227 10
 7601 006e FFF7FEFF 		bl	LL_RCC_PLLSAI1_GetN
 7602 0072 0246     		mov	r2, r0
 7603              		.loc 1 2227 10 is_stmt 0 discriminator 1
 7604 0074 7B68     		ldr	r3, [r7, #4]
 7605 0076 03FB02F4 		mul	r4, r3, r2
 7606 007a FFF7FEFF 		bl	LL_RCC_PLL_GetDivider
 7607 007e 0346     		mov	r3, r0
 7608              		.loc 1 2227 10 discriminator 2
 7609 0080 1B09     		lsrs	r3, r3, #4
 7610 0082 0133     		adds	r3, r3, #1
 7611 0084 B4FBF3F4 		udiv	r4, r4, r3
 7612 0088 FFF7FEFF 		bl	LL_RCC_PLLSAI1_GetR
 7613 008c 0346     		mov	r3, r0
 7614              		.loc 1 2227 10 discriminator 3
 7615 008e 5B0F     		lsrs	r3, r3, #29
 7616 0090 0133     		adds	r3, r3, #1
 7617 0092 B4FBF3F3 		udiv	r3, r4, r3
2228:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****                                         LL_RCC_PLLSAI1_GetN(), LL_RCC_PLLSAI1_GetR());
2229:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** }
 7618              		.loc 1 2229 1 is_stmt 1
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 288


 7619 0096 1846     		mov	r0, r3
 7620 0098 0C37     		adds	r7, r7, #12
 7621              	.LCFI499:
 7622              		.cfi_def_cfa_offset 12
 7623 009a BD46     		mov	sp, r7
 7624              	.LCFI500:
 7625              		.cfi_def_cfa_register 13
 7626              		@ sp needed
 7627 009c 90BD     		pop	{r4, r7, pc}
 7628              	.L451:
 7629 009e 00BF     		.align	2
 7630              	.L450:
 7631 00a0 00000000 		.word	MSIRangeTable
 7632 00a4 0024F400 		.word	16000000
 7633 00a8 0048E801 		.word	32000000
 7634              		.cfi_endproc
 7635              	.LFE982:
 7637              		.section	.text.RCC_PLLSAI1_GetFreqDomain_P,"ax",%progbits
 7638              		.align	1
 7639              		.syntax unified
 7640              		.thumb
 7641              		.thumb_func
 7643              	RCC_PLLSAI1_GetFreqDomain_P:
 7644              	.LFB983:
2230:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2231:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
2232:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief  Return PLLSAI1 clock (PLLSAI1PCLK) frequency used for SAI domain
2233:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @retval PLLSAI1PCLK clock frequency (in Hz)
2234:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
2235:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** static uint32_t RCC_PLLSAI1_GetFreqDomain_P(void)
2236:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** {
 7645              		.loc 1 2236 1
 7646              		.cfi_startproc
 7647              		@ args = 0, pretend = 0, frame = 8
 7648              		@ frame_needed = 1, uses_anonymous_args = 0
 7649 0000 90B5     		push	{r4, r7, lr}
 7650              	.LCFI501:
 7651              		.cfi_def_cfa_offset 12
 7652              		.cfi_offset 4, -12
 7653              		.cfi_offset 7, -8
 7654              		.cfi_offset 14, -4
 7655 0002 83B0     		sub	sp, sp, #12
 7656              	.LCFI502:
 7657              		.cfi_def_cfa_offset 24
 7658 0004 00AF     		add	r7, sp, #0
 7659              	.LCFI503:
 7660              		.cfi_def_cfa_register 7
2237:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   uint32_t pllinputfreq;
2238:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   uint32_t pllsource;
2239:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2240:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* PLLSAI1_VCO = (HSE_VALUE or HSI_VALUE or MSI Value/ PLLM) * PLLSAI1N */
2241:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* SAI Domain clock  = PLLSAI1_VCO / PLLSAI1P */
2242:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   pllsource = LL_RCC_PLL_GetMainSource();
 7661              		.loc 1 2242 15
 7662 0006 FFF7FEFF 		bl	LL_RCC_PLL_GetMainSource
 7663 000a 3860     		str	r0, [r7]
2243:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 289


2244:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   switch (pllsource)
 7664              		.loc 1 2244 3
 7665 000c 3B68     		ldr	r3, [r7]
 7666 000e 032B     		cmp	r3, #3
 7667 0010 17D0     		beq	.L453
 7668 0012 3B68     		ldr	r3, [r7]
 7669 0014 032B     		cmp	r3, #3
 7670 0016 1FD8     		bhi	.L454
 7671 0018 3B68     		ldr	r3, [r7]
 7672 001a 012B     		cmp	r3, #1
 7673 001c 03D0     		beq	.L455
 7674 001e 3B68     		ldr	r3, [r7]
 7675 0020 022B     		cmp	r3, #2
 7676 0022 0BD0     		beq	.L456
 7677 0024 18E0     		b	.L454
 7678              	.L455:
2245:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
2246:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLLSAI1 clock source */
2247:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 7679              		.loc 1 2247 22
 7680 0026 FFF7FEFF 		bl	LL_RCC_MSI_GetRange
 7681 002a 0346     		mov	r3, r0
 7682              		.loc 1 2247 22 is_stmt 0 discriminator 1
 7683 002c 1B09     		lsrs	r3, r3, #4
 7684 002e 03F00F03 		and	r3, r3, #15
 7685              		.loc 1 2247 20 is_stmt 1 discriminator 1
 7686 0032 1B4A     		ldr	r2, .L461
 7687 0034 52F82330 		ldr	r3, [r2, r3, lsl #2]
 7688 0038 7B60     		str	r3, [r7, #4]
2248:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       break;
 7689              		.loc 1 2248 7
 7690 003a 18E0     		b	.L457
 7691              	.L456:
2249:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2250:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLLSAI1 clock source */
2251:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       pllinputfreq = HSI_VALUE;
 7692              		.loc 1 2251 20
 7693 003c 194B     		ldr	r3, .L461+4
 7694 003e 7B60     		str	r3, [r7, #4]
2252:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       break;
 7695              		.loc 1 2252 7
 7696 0040 15E0     		b	.L457
 7697              	.L453:
2253:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2254:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLLSAI1 clock source */
2255:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 7698              		.loc 1 2255 11
 7699 0042 FFF7FEFF 		bl	LL_RCC_HSE_IsEnabledDiv2
 7700 0046 0346     		mov	r3, r0
 7701              		.loc 1 2255 10 discriminator 1
 7702 0048 012B     		cmp	r3, #1
 7703 004a 02D1     		bne	.L458
2256:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
2257:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         pllinputfreq = HSE_VALUE / 2U;
 7704              		.loc 1 2257 22
 7705 004c 154B     		ldr	r3, .L461+4
 7706 004e 7B60     		str	r3, [r7, #4]
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 290


2258:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
2259:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       else
2260:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
2261:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         pllinputfreq = HSE_VALUE;
2262:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
2263:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       break;
 7707              		.loc 1 2263 7
 7708 0050 0DE0     		b	.L457
 7709              	.L458:
2261:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
 7710              		.loc 1 2261 22
 7711 0052 154B     		ldr	r3, .L461+8
 7712 0054 7B60     		str	r3, [r7, #4]
 7713              		.loc 1 2263 7
 7714 0056 0AE0     		b	.L457
 7715              	.L454:
2264:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2265:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     default:
2266:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 7716              		.loc 1 2266 22
 7717 0058 FFF7FEFF 		bl	LL_RCC_MSI_GetRange
 7718 005c 0346     		mov	r3, r0
 7719              		.loc 1 2266 22 is_stmt 0 discriminator 1
 7720 005e 1B09     		lsrs	r3, r3, #4
 7721 0060 03F00F03 		and	r3, r3, #15
 7722              		.loc 1 2266 20 is_stmt 1 discriminator 1
 7723 0064 0E4A     		ldr	r2, .L461
 7724 0066 52F82330 		ldr	r3, [r2, r3, lsl #2]
 7725 006a 7B60     		str	r3, [r7, #4]
2267:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       break;
 7726              		.loc 1 2267 7
 7727 006c 00BF     		nop
 7728              	.L457:
2268:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
2269:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   return __LL_RCC_CALC_PLLSAI1_SAI_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 7729              		.loc 1 2269 10
 7730 006e FFF7FEFF 		bl	LL_RCC_PLLSAI1_GetN
 7731 0072 0246     		mov	r2, r0
 7732              		.loc 1 2269 10 is_stmt 0 discriminator 1
 7733 0074 7B68     		ldr	r3, [r7, #4]
 7734 0076 03FB02F4 		mul	r4, r3, r2
 7735 007a FFF7FEFF 		bl	LL_RCC_PLL_GetDivider
 7736 007e 0346     		mov	r3, r0
 7737              		.loc 1 2269 10 discriminator 2
 7738 0080 1B09     		lsrs	r3, r3, #4
 7739 0082 0133     		adds	r3, r3, #1
 7740 0084 B4FBF3F4 		udiv	r4, r4, r3
 7741 0088 FFF7FEFF 		bl	LL_RCC_PLLSAI1_GetP
 7742 008c 0346     		mov	r3, r0
 7743              		.loc 1 2269 10 discriminator 3
 7744 008e 5B0C     		lsrs	r3, r3, #17
 7745 0090 0133     		adds	r3, r3, #1
 7746 0092 B4FBF3F3 		udiv	r3, r4, r3
2270:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****                                         LL_RCC_PLLSAI1_GetN(), LL_RCC_PLLSAI1_GetP());
2271:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** }
 7747              		.loc 1 2271 1 is_stmt 1
 7748 0096 1846     		mov	r0, r3
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 291


 7749 0098 0C37     		adds	r7, r7, #12
 7750              	.LCFI504:
 7751              		.cfi_def_cfa_offset 12
 7752 009a BD46     		mov	sp, r7
 7753              	.LCFI505:
 7754              		.cfi_def_cfa_register 13
 7755              		@ sp needed
 7756 009c 90BD     		pop	{r4, r7, pc}
 7757              	.L462:
 7758 009e 00BF     		.align	2
 7759              	.L461:
 7760 00a0 00000000 		.word	MSIRangeTable
 7761 00a4 0024F400 		.word	16000000
 7762 00a8 0048E801 		.word	32000000
 7763              		.cfi_endproc
 7764              	.LFE983:
 7766              		.section	.text.RCC_PLLSAI1_GetFreqDomain_Q,"ax",%progbits
 7767              		.align	1
 7768              		.syntax unified
 7769              		.thumb
 7770              		.thumb_func
 7772              	RCC_PLLSAI1_GetFreqDomain_Q:
 7773              	.LFB984:
2272:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2273:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** /**
2274:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @brief  Return PLLSAI1 clock (PLLSAI1QCLK) frequency used for 48Mhz domain
2275:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   * @retval PLLSAI1QCLK clock frequency (in Hz)
2276:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   */
2277:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** static uint32_t RCC_PLLSAI1_GetFreqDomain_Q(void)
2278:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** {
 7774              		.loc 1 2278 1
 7775              		.cfi_startproc
 7776              		@ args = 0, pretend = 0, frame = 8
 7777              		@ frame_needed = 1, uses_anonymous_args = 0
 7778 0000 90B5     		push	{r4, r7, lr}
 7779              	.LCFI506:
 7780              		.cfi_def_cfa_offset 12
 7781              		.cfi_offset 4, -12
 7782              		.cfi_offset 7, -8
 7783              		.cfi_offset 14, -4
 7784 0002 83B0     		sub	sp, sp, #12
 7785              	.LCFI507:
 7786              		.cfi_def_cfa_offset 24
 7787 0004 00AF     		add	r7, sp, #0
 7788              	.LCFI508:
 7789              		.cfi_def_cfa_register 7
2279:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   uint32_t pllinputfreq;
2280:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   uint32_t pllsource;
2281:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2282:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* PLLSAI1_VCO = (HSE_VALUE or HSI_VALUE or MSI Value/ PLLM) * PLLSAI1N */
2283:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   /* 48M Domain clock  = PLLSAI1_VCO / PLLSAI1Q */
2284:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   pllsource = LL_RCC_PLL_GetMainSource();
 7790              		.loc 1 2284 15
 7791 0006 FFF7FEFF 		bl	LL_RCC_PLL_GetMainSource
 7792 000a 3860     		str	r0, [r7]
2285:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2286:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   switch (pllsource)
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 292


 7793              		.loc 1 2286 3
 7794 000c 3B68     		ldr	r3, [r7]
 7795 000e 032B     		cmp	r3, #3
 7796 0010 17D0     		beq	.L464
 7797 0012 3B68     		ldr	r3, [r7]
 7798 0014 032B     		cmp	r3, #3
 7799 0016 1FD8     		bhi	.L465
 7800 0018 3B68     		ldr	r3, [r7]
 7801 001a 012B     		cmp	r3, #1
 7802 001c 03D0     		beq	.L466
 7803 001e 3B68     		ldr	r3, [r7]
 7804 0020 022B     		cmp	r3, #2
 7805 0022 0BD0     		beq	.L467
 7806 0024 18E0     		b	.L465
 7807              	.L466:
2287:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   {
2288:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLLSAI1 clock source */
2289:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 7808              		.loc 1 2289 22
 7809 0026 FFF7FEFF 		bl	LL_RCC_MSI_GetRange
 7810 002a 0346     		mov	r3, r0
 7811              		.loc 1 2289 22 is_stmt 0 discriminator 1
 7812 002c 1B09     		lsrs	r3, r3, #4
 7813 002e 03F00F03 		and	r3, r3, #15
 7814              		.loc 1 2289 20 is_stmt 1 discriminator 1
 7815 0032 1B4A     		ldr	r2, .L472
 7816 0034 52F82330 		ldr	r3, [r2, r3, lsl #2]
 7817 0038 7B60     		str	r3, [r7, #4]
2290:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       break;
 7818              		.loc 1 2290 7
 7819 003a 18E0     		b	.L468
 7820              	.L467:
2291:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2292:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLLSAI1 clock source */
2293:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       pllinputfreq = HSI_VALUE;
 7821              		.loc 1 2293 20
 7822 003c 194B     		ldr	r3, .L472+4
 7823 003e 7B60     		str	r3, [r7, #4]
2294:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       break;
 7824              		.loc 1 2294 7
 7825 0040 15E0     		b	.L468
 7826              	.L464:
2295:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2296:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLLSAI1 clock source */
2297:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 7827              		.loc 1 2297 11
 7828 0042 FFF7FEFF 		bl	LL_RCC_HSE_IsEnabledDiv2
 7829 0046 0346     		mov	r3, r0
 7830              		.loc 1 2297 10 discriminator 1
 7831 0048 012B     		cmp	r3, #1
 7832 004a 02D1     		bne	.L469
2298:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
2299:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         pllinputfreq = HSE_VALUE / 2U;
 7833              		.loc 1 2299 22
 7834 004c 154B     		ldr	r3, .L472+4
 7835 004e 7B60     		str	r3, [r7, #4]
2300:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 293


2301:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       else
2302:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       {
2303:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****         pllinputfreq = HSE_VALUE;
2304:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
2305:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       break;
 7836              		.loc 1 2305 7
 7837 0050 0DE0     		b	.L468
 7838              	.L469:
2303:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       }
 7839              		.loc 1 2303 22
 7840 0052 154B     		ldr	r3, .L472+8
 7841 0054 7B60     		str	r3, [r7, #4]
 7842              		.loc 1 2305 7
 7843 0056 0AE0     		b	.L468
 7844              	.L465:
2306:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** 
2307:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****     default:
2308:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 7845              		.loc 1 2308 22
 7846 0058 FFF7FEFF 		bl	LL_RCC_MSI_GetRange
 7847 005c 0346     		mov	r3, r0
 7848              		.loc 1 2308 22 is_stmt 0 discriminator 1
 7849 005e 1B09     		lsrs	r3, r3, #4
 7850 0060 03F00F03 		and	r3, r3, #15
 7851              		.loc 1 2308 20 is_stmt 1 discriminator 1
 7852 0064 0E4A     		ldr	r2, .L472
 7853 0066 52F82330 		ldr	r3, [r2, r3, lsl #2]
 7854 006a 7B60     		str	r3, [r7, #4]
2309:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****       break;
 7855              		.loc 1 2309 7
 7856 006c 00BF     		nop
 7857              	.L468:
2310:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   }
2311:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****   return __LL_RCC_CALC_PLLSAI1_48M_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 7858              		.loc 1 2311 10
 7859 006e FFF7FEFF 		bl	LL_RCC_PLLSAI1_GetN
 7860 0072 0246     		mov	r2, r0
 7861              		.loc 1 2311 10 is_stmt 0 discriminator 1
 7862 0074 7B68     		ldr	r3, [r7, #4]
 7863 0076 03FB02F4 		mul	r4, r3, r2
 7864 007a FFF7FEFF 		bl	LL_RCC_PLL_GetDivider
 7865 007e 0346     		mov	r3, r0
 7866              		.loc 1 2311 10 discriminator 2
 7867 0080 1B09     		lsrs	r3, r3, #4
 7868 0082 0133     		adds	r3, r3, #1
 7869 0084 B4FBF3F4 		udiv	r4, r4, r3
 7870 0088 FFF7FEFF 		bl	LL_RCC_PLLSAI1_GetQ
 7871 008c 0346     		mov	r3, r0
 7872              		.loc 1 2311 10 discriminator 3
 7873 008e 5B0E     		lsrs	r3, r3, #25
 7874 0090 0133     		adds	r3, r3, #1
 7875 0092 B4FBF3F3 		udiv	r3, r4, r3
2312:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c ****                                         LL_RCC_PLLSAI1_GetN(), LL_RCC_PLLSAI1_GetQ());
2313:Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c **** }
 7876              		.loc 1 2313 1 is_stmt 1
 7877 0096 1846     		mov	r0, r3
 7878 0098 0C37     		adds	r7, r7, #12
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 294


 7879              	.LCFI509:
 7880              		.cfi_def_cfa_offset 12
 7881 009a BD46     		mov	sp, r7
 7882              	.LCFI510:
 7883              		.cfi_def_cfa_register 13
 7884              		@ sp needed
 7885 009c 90BD     		pop	{r4, r7, pc}
 7886              	.L473:
 7887 009e 00BF     		.align	2
 7888              	.L472:
 7889 00a0 00000000 		.word	MSIRangeTable
 7890 00a4 0024F400 		.word	16000000
 7891 00a8 0048E801 		.word	32000000
 7892              		.cfi_endproc
 7893              	.LFE984:
 7895              		.text
 7896              	.Letext0:
 7897              		.file 6 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/14.3 rel1/arm-none-eabi/include/ma
 7898              		.file 7 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/14.3 rel1/arm-none-eabi/include/sy
 7899              		.file 8 "Drivers/CMSIS/Device/ST/STM32WBxx/Include/system_stm32wbxx.h"
 7900              		.file 9 "Drivers/CMSIS/Device/ST/STM32WBxx/Include/stm32wb55xx.h"
 7901              		.file 10 "Drivers/CMSIS/Device/ST/STM32WBxx/Include/stm32wbxx.h"
 7902              		.file 11 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_def.h"
 7903              		.file 12 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_gpio.h"
 7904              		.file 13 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_rcc_ex.h"
 7905              		.file 14 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_rcc.h"
 7906              		.file 15 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal.h"
 7907              		.file 16 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_pwr.h"
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 295


DEFINED SYMBOLS
                            *ABS*:00000000 stm32wbxx_hal_rcc_ex.c
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:21     .text.LL_EXTI_EnableIT_0_31:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:26     .text.LL_EXTI_EnableIT_0_31:00000000 LL_EXTI_EnableIT_0_31
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:69     .text.LL_EXTI_EnableIT_0_31:00000024 $d
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:74     .text.LL_EXTI_EnableRisingTrig_0_31:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:79     .text.LL_EXTI_EnableRisingTrig_0_31:00000000 LL_EXTI_EnableRisingTrig_0_31
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:121    .text.LL_EXTI_EnableRisingTrig_0_31:00000020 $d
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:126    .text.LL_RCC_HSE_IsEnabledDiv2:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:131    .text.LL_RCC_HSE_IsEnabledDiv2:00000000 LL_RCC_HSE_IsEnabledDiv2
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:176    .text.LL_RCC_HSE_IsReady:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:181    .text.LL_RCC_HSE_IsReady:00000000 LL_RCC_HSE_IsReady
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:225    .text.LL_RCC_HSI_IsReady:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:230    .text.LL_RCC_HSI_IsReady:00000000 LL_RCC_HSI_IsReady
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:274    .text.LL_RCC_HSI48_IsReady:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:279    .text.LL_RCC_HSI48_IsReady:00000000 LL_RCC_HSI48_IsReady
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:323    .text.LL_RCC_LSE_IsEnabled:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:328    .text.LL_RCC_LSE_IsEnabled:00000000 LL_RCC_LSE_IsEnabled
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:372    .text.LL_RCC_LSE_EnableCSS:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:377    .text.LL_RCC_LSE_EnableCSS:00000000 LL_RCC_LSE_EnableCSS
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:412    .text.LL_RCC_LSE_DisableCSS:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:417    .text.LL_RCC_LSE_DisableCSS:00000000 LL_RCC_LSE_DisableCSS
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:452    .text.LL_RCC_LSE_IsReady:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:457    .text.LL_RCC_LSE_IsReady:00000000 LL_RCC_LSE_IsReady
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:501    .text.LL_RCC_LSI1_IsReady:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:506    .text.LL_RCC_LSI1_IsReady:00000000 LL_RCC_LSI1_IsReady
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:550    .text.LL_RCC_LSI2_IsReady:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:555    .text.LL_RCC_LSI2_IsReady:00000000 LL_RCC_LSI2_IsReady
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:599    .text.LL_RCC_LSI2_SetTrimming:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:604    .text.LL_RCC_LSI2_SetTrimming:00000000 LL_RCC_LSI2_SetTrimming
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:649    .text.LL_RCC_MSI_IsReady:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:654    .text.LL_RCC_MSI_IsReady:00000000 LL_RCC_MSI_IsReady
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:698    .text.LL_RCC_MSI_EnablePLLMode:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:703    .text.LL_RCC_MSI_EnablePLLMode:00000000 LL_RCC_MSI_EnablePLLMode
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:738    .text.LL_RCC_MSI_DisablePLLMode:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:743    .text.LL_RCC_MSI_DisablePLLMode:00000000 LL_RCC_MSI_DisablePLLMode
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:778    .text.LL_RCC_MSI_GetRange:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:783    .text.LL_RCC_MSI_GetRange:00000000 LL_RCC_MSI_GetRange
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:834    .text.LL_RCC_LSCO_Disable:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:839    .text.LL_RCC_LSCO_Disable:00000000 LL_RCC_LSCO_Disable
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:874    .text.LL_RCC_SetRFWKPClockSource:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:879    .text.LL_RCC_SetRFWKPClockSource:00000000 LL_RCC_SetRFWKPClockSource
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:923    .text.LL_RCC_GetRFWKPClockSource:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:928    .text.LL_RCC_GetRFWKPClockSource:00000000 LL_RCC_GetRFWKPClockSource
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:962    .text.LL_RCC_GetAHBPrescaler:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:967    .text.LL_RCC_GetAHBPrescaler:00000000 LL_RCC_GetAHBPrescaler
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1001   .text.LL_RCC_GetAPB1Prescaler:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1006   .text.LL_RCC_GetAPB1Prescaler:00000000 LL_RCC_GetAPB1Prescaler
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1040   .text.LL_RCC_GetAPB2Prescaler:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1045   .text.LL_RCC_GetAPB2Prescaler:00000000 LL_RCC_GetAPB2Prescaler
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1079   .text.LL_RCC_SetClkAfterWakeFromStop:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1084   .text.LL_RCC_SetClkAfterWakeFromStop:00000000 LL_RCC_SetClkAfterWakeFromStop
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1128   .text.LL_RCC_SetSMPSClockSource:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1133   .text.LL_RCC_SetSMPSClockSource:00000000 LL_RCC_SetSMPSClockSource
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1177   .text.LL_RCC_GetSMPSClockSelection:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1182   .text.LL_RCC_GetSMPSClockSelection:00000000 LL_RCC_GetSMPSClockSelection
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1216   .text.LL_RCC_GetSMPSClockSource:00000000 $t
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 296


C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1221   .text.LL_RCC_GetSMPSClockSource:00000000 LL_RCC_GetSMPSClockSource
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1255   .text.LL_RCC_SetSMPSPrescaler:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1260   .text.LL_RCC_SetSMPSPrescaler:00000000 LL_RCC_SetSMPSPrescaler
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1304   .text.LL_RCC_GetSMPSPrescaler:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1309   .text.LL_RCC_GetSMPSPrescaler:00000000 LL_RCC_GetSMPSPrescaler
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1343   .text.LL_RCC_SetUSARTClockSource:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1348   .text.LL_RCC_SetUSARTClockSource:00000000 LL_RCC_SetUSARTClockSource
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1392   .text.LL_RCC_SetLPUARTClockSource:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1397   .text.LL_RCC_SetLPUARTClockSource:00000000 LL_RCC_SetLPUARTClockSource
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1441   .text.LL_RCC_SetI2CClockSource:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1446   .text.LL_RCC_SetI2CClockSource:00000000 LL_RCC_SetI2CClockSource
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1496   .text.LL_RCC_SetLPTIMClockSource:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1501   .text.LL_RCC_SetLPTIMClockSource:00000000 LL_RCC_SetLPTIMClockSource
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1550   .text.LL_RCC_SetSAIClockSource:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1555   .text.LL_RCC_SetSAIClockSource:00000000 LL_RCC_SetSAIClockSource
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1599   .text.LL_RCC_SetRNGClockSource:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1604   .text.LL_RCC_SetRNGClockSource:00000000 LL_RCC_SetRNGClockSource
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1648   .text.LL_RCC_SetCLK48ClockSource:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1653   .text.LL_RCC_SetCLK48ClockSource:00000000 LL_RCC_SetCLK48ClockSource
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1697   .text.LL_RCC_SetUSBClockSource:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1702   .text.LL_RCC_SetUSBClockSource:00000000 LL_RCC_SetUSBClockSource
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1737   .text.LL_RCC_SetADCClockSource:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1742   .text.LL_RCC_SetADCClockSource:00000000 LL_RCC_SetADCClockSource
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1786   .text.LL_RCC_GetUSARTClockSource:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1791   .text.LL_RCC_GetUSARTClockSource:00000000 LL_RCC_GetUSARTClockSource
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1833   .text.LL_RCC_GetLPUARTClockSource:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1838   .text.LL_RCC_GetLPUARTClockSource:00000000 LL_RCC_GetLPUARTClockSource
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1880   .text.LL_RCC_GetI2CClockSource:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1885   .text.LL_RCC_GetI2CClockSource:00000000 LL_RCC_GetI2CClockSource
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1933   .text.LL_RCC_GetLPTIMClockSource:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1938   .text.LL_RCC_GetLPTIMClockSource:00000000 LL_RCC_GetLPTIMClockSource
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1984   .text.LL_RCC_GetSAIClockSource:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:1989   .text.LL_RCC_GetSAIClockSource:00000000 LL_RCC_GetSAIClockSource
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2031   .text.LL_RCC_GetRNGClockSource:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2036   .text.LL_RCC_GetRNGClockSource:00000000 LL_RCC_GetRNGClockSource
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2078   .text.LL_RCC_GetCLK48ClockSource:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2083   .text.LL_RCC_GetCLK48ClockSource:00000000 LL_RCC_GetCLK48ClockSource
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2125   .text.LL_RCC_GetUSBClockSource:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2130   .text.LL_RCC_GetUSBClockSource:00000000 LL_RCC_GetUSBClockSource
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2166   .text.LL_RCC_GetADCClockSource:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2171   .text.LL_RCC_GetADCClockSource:00000000 LL_RCC_GetADCClockSource
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2213   .text.LL_RCC_SetRTCClockSource:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2218   .text.LL_RCC_SetRTCClockSource:00000000 LL_RCC_SetRTCClockSource
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2262   .text.LL_RCC_GetRTCClockSource:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2267   .text.LL_RCC_GetRTCClockSource:00000000 LL_RCC_GetRTCClockSource
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2301   .text.LL_RCC_ForceBackupDomainReset:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2306   .text.LL_RCC_ForceBackupDomainReset:00000000 LL_RCC_ForceBackupDomainReset
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2341   .text.LL_RCC_ReleaseBackupDomainReset:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2346   .text.LL_RCC_ReleaseBackupDomainReset:00000000 LL_RCC_ReleaseBackupDomainReset
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2381   .text.LL_RCC_PLL_IsReady:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2386   .text.LL_RCC_PLL_IsReady:00000000 LL_RCC_PLL_IsReady
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2430   .text.LL_RCC_PLL_GetN:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2435   .text.LL_RCC_PLL_GetN:00000000 LL_RCC_PLL_GetN
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2470   .text.LL_RCC_PLL_GetP:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2475   .text.LL_RCC_PLL_GetP:00000000 LL_RCC_PLL_GetP
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2509   .text.LL_RCC_PLL_GetQ:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2514   .text.LL_RCC_PLL_GetQ:00000000 LL_RCC_PLL_GetQ
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 297


C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2548   .text.LL_RCC_PLL_GetDivider:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2553   .text.LL_RCC_PLL_GetDivider:00000000 LL_RCC_PLL_GetDivider
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2587   .text.LL_RCC_PLLSAI1_Enable:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2592   .text.LL_RCC_PLLSAI1_Enable:00000000 LL_RCC_PLLSAI1_Enable
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2627   .text.LL_RCC_PLLSAI1_Disable:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2632   .text.LL_RCC_PLLSAI1_Disable:00000000 LL_RCC_PLLSAI1_Disable
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2667   .text.LL_RCC_PLLSAI1_IsReady:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2672   .text.LL_RCC_PLLSAI1_IsReady:00000000 LL_RCC_PLLSAI1_IsReady
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2716   .text.LL_RCC_PLLSAI1_GetN:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2721   .text.LL_RCC_PLLSAI1_GetN:00000000 LL_RCC_PLLSAI1_GetN
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2756   .text.LL_RCC_PLLSAI1_GetP:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2761   .text.LL_RCC_PLLSAI1_GetP:00000000 LL_RCC_PLLSAI1_GetP
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2795   .text.LL_RCC_PLLSAI1_GetQ:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2800   .text.LL_RCC_PLLSAI1_GetQ:00000000 LL_RCC_PLLSAI1_GetQ
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2834   .text.LL_RCC_PLLSAI1_GetR:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2839   .text.LL_RCC_PLLSAI1_GetR:00000000 LL_RCC_PLLSAI1_GetR
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2873   .text.LL_RCC_PLL_GetMainSource:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2878   .text.LL_RCC_PLL_GetMainSource:00000000 LL_RCC_PLL_GetMainSource
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2912   .text.LL_AHB2_GRP1_EnableClock:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2917   .text.LL_AHB2_GRP1_EnableClock:00000000 LL_AHB2_GRP1_EnableClock
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2970   .text.LL_APB1_GRP1_ForceReset:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:2975   .text.LL_APB1_GRP1_ForceReset:00000000 LL_APB1_GRP1_ForceReset
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:3018   .text.LL_APB1_GRP1_ReleaseReset:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:3023   .text.LL_APB1_GRP1_ReleaseReset:00000000 LL_APB1_GRP1_ReleaseReset
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:3067   .text.LL_CRS_GetHSI48SmoothTrimming:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:3072   .text.LL_CRS_GetHSI48SmoothTrimming:00000000 LL_CRS_GetHSI48SmoothTrimming
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:3107   .text.LL_CRS_GetHSI48SmoothTrimming:00000018 $d
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:3112   .text.LL_CRS_GetReloadCounter:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:3117   .text.LL_CRS_GetReloadCounter:00000000 LL_CRS_GetReloadCounter
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:3150   .text.LL_CRS_GetReloadCounter:00000014 $d
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:3155   .text.LL_CRS_GenerateEvent_SWSYNC:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:3160   .text.LL_CRS_GenerateEvent_SWSYNC:00000000 LL_CRS_GenerateEvent_SWSYNC
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:3194   .text.LL_CRS_GenerateEvent_SWSYNC:0000001c $d
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:3199   .text.LL_CRS_GetFreqErrorDirection:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:3204   .text.LL_CRS_GetFreqErrorDirection:00000000 LL_CRS_GetFreqErrorDirection
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:3237   .text.LL_CRS_GetFreqErrorDirection:00000018 $d
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:3242   .text.LL_CRS_GetFreqErrorCapture:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:3247   .text.LL_CRS_GetFreqErrorCapture:00000000 LL_CRS_GetFreqErrorCapture
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:3281   .text.LL_CRS_GetFreqErrorCapture:00000018 $d
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:3286   .text.LL_CRS_ClearFlag_SYNCOK:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:3291   .text.LL_CRS_ClearFlag_SYNCOK:00000000 LL_CRS_ClearFlag_SYNCOK
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:3323   .text.LL_CRS_ClearFlag_SYNCOK:00000014 $d
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:3328   .text.LL_CRS_ClearFlag_SYNCWARN:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:3333   .text.LL_CRS_ClearFlag_SYNCWARN:00000000 LL_CRS_ClearFlag_SYNCWARN
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:3365   .text.LL_CRS_ClearFlag_SYNCWARN:00000014 $d
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:3370   .text.LL_CRS_ClearFlag_ERR:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:3375   .text.LL_CRS_ClearFlag_ERR:00000000 LL_CRS_ClearFlag_ERR
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:3407   .text.LL_CRS_ClearFlag_ERR:00000014 $d
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:3412   .text.LL_CRS_ClearFlag_ESYNC:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:3417   .text.LL_CRS_ClearFlag_ESYNC:00000000 LL_CRS_ClearFlag_ESYNC
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:3449   .text.LL_CRS_ClearFlag_ESYNC:00000014 $d
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:3454   .text.HAL_RCCEx_PeriphCLKConfig:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:3460   .text.HAL_RCCEx_PeriphCLKConfig:00000000 HAL_RCCEx_PeriphCLKConfig
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:6842   .text.RCCEx_PLLSAI1_ConfigNP:00000000 RCCEx_PLLSAI1_ConfigNP
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:6980   .text.RCCEx_PLLSAI1_ConfigNQ:00000000 RCCEx_PLLSAI1_ConfigNQ
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:7118   .text.RCCEx_PLLSAI1_ConfigNR:00000000 RCCEx_PLLSAI1_ConfigNR
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:3939   .text.HAL_RCCEx_GetPeriphCLKConfig:00000000 $t
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 298


C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:3945   .text.HAL_RCCEx_GetPeriphCLKConfig:00000000 HAL_RCCEx_GetPeriphCLKConfig
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:5316   .text.HAL_RCCEx_GetRngCLKSource:00000000 HAL_RCCEx_GetRngCLKSource
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:4133   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:4139   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000 HAL_RCCEx_GetPeriphCLKFreq
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:7643   .text.RCC_PLLSAI1_GetFreqDomain_P:00000000 RCC_PLLSAI1_GetFreqDomain_P
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:7256   .text.RCC_PLL_GetFreqDomain_P:00000000 RCC_PLL_GetFreqDomain_P
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:7385   .text.RCC_PLL_GetFreqDomain_Q:00000000 RCC_PLL_GetFreqDomain_Q
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:7772   .text.RCC_PLLSAI1_GetFreqDomain_Q:00000000 RCC_PLLSAI1_GetFreqDomain_Q
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:4608   .text.HAL_RCCEx_GetPeriphCLKFreq:00000324 $d
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:4618   .text.HAL_RCCEx_GetPeriphCLKFreq:00000344 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:7514   .text.RCC_PLLSAI1_GetFreqDomain_R:00000000 RCC_PLLSAI1_GetFreqDomain_R
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:5002   .text.HAL_RCCEx_GetPeriphCLKFreq:00000614 $d
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:5016   .text.HAL_RCCEx_GetPeriphCLKFreq:00000640 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:5302   .text.HAL_RCCEx_GetPeriphCLKFreq:000007e8 $d
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:5310   .text.HAL_RCCEx_GetRngCLKSource:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:5366   .text.HAL_RCCEx_EnablePLLSAI1:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:5372   .text.HAL_RCCEx_EnablePLLSAI1:00000000 HAL_RCCEx_EnablePLLSAI1
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:5500   .text.HAL_RCCEx_EnablePLLSAI1:000000ac $d
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:5505   .text.HAL_RCCEx_DisablePLLSAI1:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:5511   .text.HAL_RCCEx_DisablePLLSAI1:00000000 HAL_RCCEx_DisablePLLSAI1
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:5584   .text.HAL_RCCEx_WakeUpStopCLKConfig:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:5590   .text.HAL_RCCEx_WakeUpStopCLKConfig:00000000 HAL_RCCEx_WakeUpStopCLKConfig
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:5625   .text.HAL_RCCEx_EnableLSECSS:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:5631   .text.HAL_RCCEx_EnableLSECSS:00000000 HAL_RCCEx_EnableLSECSS
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:5654   .text.HAL_RCCEx_DisableLSECSS:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:5660   .text.HAL_RCCEx_DisableLSECSS:00000000 HAL_RCCEx_DisableLSECSS
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:5689   .text.HAL_RCCEx_EnableLSECSS_IT:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:5695   .text.HAL_RCCEx_EnableLSECSS_IT:00000000 HAL_RCCEx_EnableLSECSS_IT
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:5730   .text.HAL_RCCEx_LSECSS_IRQHandler:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:5736   .text.HAL_RCCEx_LSECSS_IRQHandler:00000000 HAL_RCCEx_LSECSS_IRQHandler
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:5777   .text.HAL_RCCEx_LSECSS_Callback:00000000 HAL_RCCEx_LSECSS_Callback
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:5771   .text.HAL_RCCEx_LSECSS_Callback:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:5806   .text.HAL_RCCEx_LSCOConfig:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:5812   .text.HAL_RCCEx_LSCOConfig:00000000 HAL_RCCEx_LSCOConfig
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:5946   .text.HAL_RCCEx_LSCOConfig:000000c8 $d
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:5953   .text.HAL_RCCEx_EnableLSCO:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:5959   .text.HAL_RCCEx_EnableLSCO:00000000 HAL_RCCEx_EnableLSCO
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:6004   .text.HAL_RCCEx_DisableLSCO:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:6010   .text.HAL_RCCEx_DisableLSCO:00000000 HAL_RCCEx_DisableLSCO
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:6033   .text.HAL_RCCEx_EnableMSIPLLMode:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:6039   .text.HAL_RCCEx_EnableMSIPLLMode:00000000 HAL_RCCEx_EnableMSIPLLMode
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:6062   .text.HAL_RCCEx_DisableMSIPLLMode:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:6068   .text.HAL_RCCEx_DisableMSIPLLMode:00000000 HAL_RCCEx_DisableMSIPLLMode
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:6091   .text.HAL_RCCEx_TrimOsc:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:6097   .text.HAL_RCCEx_TrimOsc:00000000 HAL_RCCEx_TrimOsc
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:6165   .text.HAL_RCCEx_TrimOsc:00000044 $d
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:6170   .text.HAL_RCCEx_CRSConfig:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:6176   .text.HAL_RCCEx_CRSConfig:00000000 HAL_RCCEx_CRSConfig
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:6263   .text.HAL_RCCEx_CRSConfig:00000070 $d
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:6268   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:6274   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:00000000 HAL_RCCEx_CRSSoftwareSynchronizationGenerate
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:6297   .text.HAL_RCCEx_CRSGetSynchronizationInfo:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:6303   .text.HAL_RCCEx_CRSGetSynchronizationInfo:00000000 HAL_RCCEx_CRSGetSynchronizationInfo
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:6359   .text.HAL_RCCEx_CRSWaitSynchronization:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:6365   .text.HAL_RCCEx_CRSWaitSynchronization:00000000 HAL_RCCEx_CRSWaitSynchronization
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:6524   .text.HAL_RCCEx_CRSWaitSynchronization:000000e0 $d
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:6529   .text.HAL_RCCEx_CRS_IRQHandler:00000000 $t
ARM GAS  C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s 			page 299


C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:6535   .text.HAL_RCCEx_CRS_IRQHandler:00000000 HAL_RCCEx_CRS_IRQHandler
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:6696   .text.HAL_RCCEx_CRS_SyncOkCallback:00000000 HAL_RCCEx_CRS_SyncOkCallback
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:6731   .text.HAL_RCCEx_CRS_SyncWarnCallback:00000000 HAL_RCCEx_CRS_SyncWarnCallback
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:6766   .text.HAL_RCCEx_CRS_ExpectedSyncCallback:00000000 HAL_RCCEx_CRS_ExpectedSyncCallback
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:6801   .text.HAL_RCCEx_CRS_ErrorCallback:00000000 HAL_RCCEx_CRS_ErrorCallback
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:6685   .text.HAL_RCCEx_CRS_IRQHandler:000000d0 $d
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:6690   .text.HAL_RCCEx_CRS_SyncOkCallback:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:6725   .text.HAL_RCCEx_CRS_SyncWarnCallback:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:6760   .text.HAL_RCCEx_CRS_ExpectedSyncCallback:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:6795   .text.HAL_RCCEx_CRS_ErrorCallback:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:6837   .text.RCCEx_PLLSAI1_ConfigNP:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:6975   .text.RCCEx_PLLSAI1_ConfigNQ:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:7113   .text.RCCEx_PLLSAI1_ConfigNR:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:7251   .text.RCC_PLL_GetFreqDomain_P:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:7373   .text.RCC_PLL_GetFreqDomain_P:000000a0 $d
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:7380   .text.RCC_PLL_GetFreqDomain_Q:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:7502   .text.RCC_PLL_GetFreqDomain_Q:000000a0 $d
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:7509   .text.RCC_PLLSAI1_GetFreqDomain_R:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:7631   .text.RCC_PLLSAI1_GetFreqDomain_R:000000a0 $d
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:7638   .text.RCC_PLLSAI1_GetFreqDomain_P:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:7760   .text.RCC_PLLSAI1_GetFreqDomain_P:000000a0 $d
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:7767   .text.RCC_PLLSAI1_GetFreqDomain_Q:00000000 $t
C:\Users\alanl\AppData\Local\Temp\ccUKmQZQ.s:7889   .text.RCC_PLLSAI1_GetFreqDomain_Q:000000a0 $d

UNDEFINED SYMBOLS
HAL_PWR_EnableBkUpAccess
HAL_GetTick
HAL_RCC_GetSysClockFreq
MSIRangeTable
AHBPrescTable
APBPrescTable
SmpsPrescalerTable
HAL_GPIO_Init
HAL_PWR_DisableBkUpAccess
