# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PYNQ_SVM_CLASSIFIER.srcs/sources_1/new/incremental_pipe.vhd" \
"../../../../PYNQ_SVM_CLASSIFIER.srcs/sources_1/new/double_shift_reg.vhd" \
"../../../../PYNQ_SVM_CLASSIFIER.srcs/sim_1/new/TB_incremental_pipe.vhd" \

# Do not sort compile order
nosort
