INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/eddy/Documents/vhdl/vhdl_coursera/sequential/t_flip_flop/t_flip_flop.srcs/sim_1/new/tff_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tff_TB'
