// Seed: 3669998273
module module_0 (
    output wor id_0
);
  logic id_2;
  assign id_2 = 1'b0 - 1;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output wor  id_0,
    output tri1 id_1,
    input  wire id_2,
    input  wor  id_3,
    input  tri0 id_4
);
  assign id_0 = -1 & (id_3) == id_4 > 1 & 1 & id_3;
  wire id_6;
  reg  id_7;
  wire id_8;
  assign id_1 = id_7;
  module_0 modCall_1 (id_1);
  id_9 :
  assert property (@(negedge id_8) -1)
  else $signed(92);
  ;
  initial id_7 = 1;
endmodule
