{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543240178400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543240178422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 26 21:49:38 2018 " "Processing started: Mon Nov 26 21:49:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543240178422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543240178422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off count_num_6 -c count_num_6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off count_num_6 -c count_num_6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543240178422 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543240180205 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543240180206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_num_6.v 1 1 " "Found 1 design units, including 1 entities, in source file count_num_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_num_6 " "Found entity 1: count_num_6" {  } { { "count_num_6.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_6/count_num_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543240208029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543240208029 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "count_num_6 " "Elaborating entity \"count_num_6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543240208110 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 count_num_6.v(25) " "Verilog HDL assignment warning at count_num_6.v(25): truncated value with size 32 to match size of target (7)" {  } { { "count_num_6.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_6/count_num_6.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543240208112 "|count_num_6"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "count_num count_num_6.v(34) " "Verilog HDL Event Control warning at count_num_6.v(34): posedge or negedge of vector \"count_num\" depends solely on its least-significant bit" {  } { { "count_num_6.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_6/count_num_6.v" 34 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1543240208113 "|count_num_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 count_num_6.v(44) " "Verilog HDL assignment warning at count_num_6.v(44): truncated value with size 32 to match size of target (4)" {  } { { "count_num_6.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_6/count_num_6.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543240208113 "|count_num_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 count_num_6.v(42) " "Verilog HDL assignment warning at count_num_6.v(42): truncated value with size 32 to match size of target (4)" {  } { { "count_num_6.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_6/count_num_6.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543240208114 "|count_num_6"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count_num\[6\] count_num_6.v(28) " "Can't resolve multiple constant drivers for net \"count_num\[6\]\" at count_num_6.v(28)" {  } { { "count_num_6.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_6/count_num_6.v" 28 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543240208135 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "count_num_6.v(23) " "Constant driver at count_num_6.v(23)" {  } { { "count_num_6.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_6/count_num_6.v" 23 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543240208135 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count_num\[5\] count_num_6.v(28) " "Can't resolve multiple constant drivers for net \"count_num\[5\]\" at count_num_6.v(28)" {  } { { "count_num_6.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_6/count_num_6.v" 28 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543240208136 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count_num\[4\] count_num_6.v(28) " "Can't resolve multiple constant drivers for net \"count_num\[4\]\" at count_num_6.v(28)" {  } { { "count_num_6.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_6/count_num_6.v" 28 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543240208136 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count_num\[3\] count_num_6.v(28) " "Can't resolve multiple constant drivers for net \"count_num\[3\]\" at count_num_6.v(28)" {  } { { "count_num_6.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_6/count_num_6.v" 28 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543240208136 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count_num\[2\] count_num_6.v(28) " "Can't resolve multiple constant drivers for net \"count_num\[2\]\" at count_num_6.v(28)" {  } { { "count_num_6.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_6/count_num_6.v" 28 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543240208136 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count_num\[1\] count_num_6.v(28) " "Can't resolve multiple constant drivers for net \"count_num\[1\]\" at count_num_6.v(28)" {  } { { "count_num_6.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_6/count_num_6.v" 28 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543240208136 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count_num\[0\] count_num_6.v(28) " "Can't resolve multiple constant drivers for net \"count_num\[0\]\" at count_num_6.v(28)" {  } { { "count_num_6.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_6/count_num_6.v" 28 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543240208136 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543240208137 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543240208269 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 26 21:50:08 2018 " "Processing ended: Mon Nov 26 21:50:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543240208269 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543240208269 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543240208269 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543240208269 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543240209019 ""}
