Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov 18 23:41:30 2018
| Host         : 24GHZi7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Full_wrapper_timing_summary_routed.rpt -pb Full_wrapper_timing_summary_routed.pb -rpx Full_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Full_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 15 register/latch pins with no clock driven by root clock pin: sys_clock (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: Full_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 121 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -31.828     -425.432                     31                   77        0.267        0.000                      0                   77        0.152        0.000                       0                    46  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                               ------------         ----------      --------------
Full_i/clk_wiz_0/inst/clk_in1                                                       {0.000 5.000}        10.000          100.000         
  clk_12_Full_clk_wiz_0_0                                                           {0.000 41.538}       83.077          12.037          
    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0      {0.000 332.308}      664.615         1.505           
  clk_430_Full_clk_wiz_0_0                                                          {0.000 1.154}        2.308           433.333         
  clkfbout_Full_clk_wiz_0_0                                                         {0.000 5.000}        10.000          100.000         
VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {0.000 332.308}      664.615         1.505           
VIRTUAL_clk_430_Full_clk_wiz_0_0                                                    {0.000 1.154}        2.308           433.276         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Full_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_12_Full_clk_wiz_0_0                                                            79.312        0.000                      0                   23        0.271        0.000                      0                   23       41.038        0.000                       0                    14  
    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0      656.763        0.000                      0                   14        1.799        0.000                      0                   14      331.808        0.000                       0                    14  
  clk_430_Full_clk_wiz_0_0                                                           -0.095       -0.193                      3                   12        0.267        0.000                      0                   12        0.152        0.000                       0                    14  
  clkfbout_Full_clk_wiz_0_0                                                                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                          To Clock                                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                          --------                                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0          VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0      632.698        0.000                      0                    2        2.397        0.000                      0                    2  
clk_430_Full_clk_wiz_0_0                                                            VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0       -4.945       -9.417                      2                    2        1.549        0.000                      0                    2  
Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0          VIRTUAL_clk_430_Full_clk_wiz_0_0                                                        -31.828      -41.395                      2                    2        2.397        0.000                      0                    2  
clk_430_Full_clk_wiz_0_0                                                            VIRTUAL_clk_430_Full_clk_wiz_0_0                                                         -4.944       -9.415                      2                    2        1.549        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                          From Clock                                                                          To Clock                                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                          ----------                                                                          --------                                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                   VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0              647.259        0.000                      0                   14        2.084        0.000                      0                   14  
**async_default**                                                                   VIRTUAL_clk_430_Full_clk_wiz_0_0                                                    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0              -15.314     -193.181                     14                   14        2.084        0.000                      0                   14  
**async_default**                                                                   VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  clk_430_Full_clk_wiz_0_0                                                                -15.950     -190.663                     12                   12        4.142        0.000                      0                   12  
**async_default**                                                                   VIRTUAL_clk_430_Full_clk_wiz_0_0                                                    clk_430_Full_clk_wiz_0_0                                                                -15.950     -190.663                     12                   12        4.142        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Full_i/clk_wiz_0/inst/clk_in1
  To Clock:  Full_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Full_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Full_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12_Full_clk_wiz_0_0
  To Clock:  clk_12_Full_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       79.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.312ns  (required time - arrival time)
  Source:                 Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_12_Full_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_12_Full_clk_wiz_0_0 rise@83.077ns - clk_12_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 2.019ns (54.889%)  route 1.659ns (45.111%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( 79.688 - 83.077 ) 
    Source Clock Delay      (SCD):    -3.847ns
    Clock Pessimism Removal (CPR):    -0.480ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.616    -3.847    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y63          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.456    -3.391 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=1, routed)           0.539    -2.852    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -2.178 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -2.178    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -2.064 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -2.064    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    -1.716 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.816    -0.900    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/s[9]
    SLICE_X5Y64          LUT6 (Prop_lut6_I5_O)        0.303    -0.597 f  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_i_2/O
                         net (fo=1, routed)           0.304    -0.293    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_i_2_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I5_O)        0.124    -0.169 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000    -0.169    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i
    SLICE_X5Y63          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    78.098    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.189 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499    79.688    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism             -0.480    79.208    
                         clock uncertainty           -0.093    79.115    
    SLICE_X5Y63          FDRE (Setup_fdre_C_D)        0.029    79.144    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                         79.144    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                 79.312    

Slack (MET) :             80.417ns  (required time - arrival time)
  Source:                 Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_12_Full_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_12_Full_clk_wiz_0_0 rise@83.077ns - clk_12_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.580ns (27.429%)  route 1.535ns (72.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( 79.688 - 83.077 ) 
    Source Clock Delay      (SCD):    -3.849ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.614    -3.849    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y65          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.456    -3.393 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=2, routed)           0.810    -2.583    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[9]
    SLICE_X5Y64          LUT6 (Prop_lut6_I2_O)        0.124    -2.459 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/count_to_reached/O
                         net (fo=11, routed)          0.725    -1.734    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X4Y63          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    78.098    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.189 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499    79.688    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y63          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism             -0.483    79.205    
                         clock uncertainty           -0.093    79.112    
    SLICE_X4Y63          FDRE (Setup_fdre_C_R)       -0.429    78.683    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                         78.683    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                 80.417    

Slack (MET) :             80.417ns  (required time - arrival time)
  Source:                 Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_12_Full_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_12_Full_clk_wiz_0_0 rise@83.077ns - clk_12_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.580ns (27.429%)  route 1.535ns (72.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( 79.688 - 83.077 ) 
    Source Clock Delay      (SCD):    -3.849ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.614    -3.849    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y65          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.456    -3.393 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=2, routed)           0.810    -2.583    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[9]
    SLICE_X5Y64          LUT6 (Prop_lut6_I2_O)        0.124    -2.459 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/count_to_reached/O
                         net (fo=11, routed)          0.725    -1.734    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X4Y63          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    78.098    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.189 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499    79.688    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y63          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism             -0.483    79.205    
                         clock uncertainty           -0.093    79.112    
    SLICE_X4Y63          FDRE (Setup_fdre_C_R)       -0.429    78.683    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         78.683    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                 80.417    

Slack (MET) :             80.417ns  (required time - arrival time)
  Source:                 Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_12_Full_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_12_Full_clk_wiz_0_0 rise@83.077ns - clk_12_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.580ns (27.429%)  route 1.535ns (72.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( 79.688 - 83.077 ) 
    Source Clock Delay      (SCD):    -3.849ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.614    -3.849    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y65          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.456    -3.393 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=2, routed)           0.810    -2.583    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[9]
    SLICE_X5Y64          LUT6 (Prop_lut6_I2_O)        0.124    -2.459 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/count_to_reached/O
                         net (fo=11, routed)          0.725    -1.734    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X4Y63          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    78.098    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.189 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499    79.688    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y63          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism             -0.483    79.205    
                         clock uncertainty           -0.093    79.112    
    SLICE_X4Y63          FDRE (Setup_fdre_C_R)       -0.429    78.683    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         78.683    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                 80.417    

Slack (MET) :             80.417ns  (required time - arrival time)
  Source:                 Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_12_Full_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_12_Full_clk_wiz_0_0 rise@83.077ns - clk_12_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.580ns (27.429%)  route 1.535ns (72.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( 79.688 - 83.077 ) 
    Source Clock Delay      (SCD):    -3.849ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.614    -3.849    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y65          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.456    -3.393 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=2, routed)           0.810    -2.583    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[9]
    SLICE_X5Y64          LUT6 (Prop_lut6_I2_O)        0.124    -2.459 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/count_to_reached/O
                         net (fo=11, routed)          0.725    -1.734    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X4Y63          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    78.098    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.189 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499    79.688    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y63          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism             -0.483    79.205    
                         clock uncertainty           -0.093    79.112    
    SLICE_X4Y63          FDRE (Setup_fdre_C_R)       -0.429    78.683    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         78.683    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                 80.417    

Slack (MET) :             80.581ns  (required time - arrival time)
  Source:                 Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_12_Full_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_12_Full_clk_wiz_0_0 rise@83.077ns - clk_12_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.580ns (29.389%)  route 1.394ns (70.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.390ns = ( 79.687 - 83.077 ) 
    Source Clock Delay      (SCD):    -3.849ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.614    -3.849    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y65          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.456    -3.393 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=2, routed)           0.810    -2.583    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[9]
    SLICE_X5Y64          LUT6 (Prop_lut6_I2_O)        0.124    -2.459 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/count_to_reached/O
                         net (fo=11, routed)          0.584    -1.875    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X4Y65          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    78.098    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.189 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.498    79.687    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y65          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism             -0.459    79.228    
                         clock uncertainty           -0.093    79.135    
    SLICE_X4Y65          FDRE (Setup_fdre_C_R)       -0.429    78.706    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                         78.706    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                 80.581    

Slack (MET) :             80.581ns  (required time - arrival time)
  Source:                 Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_12_Full_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_12_Full_clk_wiz_0_0 rise@83.077ns - clk_12_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.580ns (29.389%)  route 1.394ns (70.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.390ns = ( 79.687 - 83.077 ) 
    Source Clock Delay      (SCD):    -3.849ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.614    -3.849    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y65          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.456    -3.393 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=2, routed)           0.810    -2.583    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[9]
    SLICE_X5Y64          LUT6 (Prop_lut6_I2_O)        0.124    -2.459 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/count_to_reached/O
                         net (fo=11, routed)          0.584    -1.875    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X4Y65          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    78.098    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.189 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.498    79.687    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y65          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism             -0.459    79.228    
                         clock uncertainty           -0.093    79.135    
    SLICE_X4Y65          FDRE (Setup_fdre_C_R)       -0.429    78.706    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                         78.706    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                 80.581    

Slack (MET) :             80.581ns  (required time - arrival time)
  Source:                 Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_12_Full_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_12_Full_clk_wiz_0_0 rise@83.077ns - clk_12_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.580ns (29.389%)  route 1.394ns (70.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.390ns = ( 79.687 - 83.077 ) 
    Source Clock Delay      (SCD):    -3.849ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.614    -3.849    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y65          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.456    -3.393 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=2, routed)           0.810    -2.583    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[9]
    SLICE_X5Y64          LUT6 (Prop_lut6_I2_O)        0.124    -2.459 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/count_to_reached/O
                         net (fo=11, routed)          0.584    -1.875    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X4Y65          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    78.098    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.189 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.498    79.687    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y65          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                         clock pessimism             -0.459    79.228    
                         clock uncertainty           -0.093    79.135    
    SLICE_X4Y65          FDRE (Setup_fdre_C_R)       -0.429    78.706    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                         78.706    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                 80.581    

Slack (MET) :             80.610ns  (required time - arrival time)
  Source:                 Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_12_Full_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_12_Full_clk_wiz_0_0 rise@83.077ns - clk_12_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.580ns (30.180%)  route 1.342ns (69.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( 79.688 - 83.077 ) 
    Source Clock Delay      (SCD):    -3.849ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.614    -3.849    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y65          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.456    -3.393 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=2, routed)           0.810    -2.583    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[9]
    SLICE_X5Y64          LUT6 (Prop_lut6_I2_O)        0.124    -2.459 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/count_to_reached/O
                         net (fo=11, routed)          0.532    -1.927    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X4Y64          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    78.098    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.189 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499    79.688    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y64          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism             -0.483    79.205    
                         clock uncertainty           -0.093    79.112    
    SLICE_X4Y64          FDRE (Setup_fdre_C_R)       -0.429    78.683    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         78.683    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                 80.610    

Slack (MET) :             80.610ns  (required time - arrival time)
  Source:                 Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_12_Full_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_12_Full_clk_wiz_0_0 rise@83.077ns - clk_12_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.580ns (30.180%)  route 1.342ns (69.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( 79.688 - 83.077 ) 
    Source Clock Delay      (SCD):    -3.849ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.614    -3.849    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y65          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.456    -3.393 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=2, routed)           0.810    -2.583    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[9]
    SLICE_X5Y64          LUT6 (Prop_lut6_I2_O)        0.124    -2.459 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/count_to_reached/O
                         net (fo=11, routed)          0.532    -1.927    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X4Y64          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                   IBUF                         0.000    83.077 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181    84.258    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    76.522 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    78.098    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.189 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499    79.688    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y64          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism             -0.483    79.205    
                         clock uncertainty           -0.093    79.112    
    SLICE_X4Y64          FDRE (Setup_fdre_C_R)       -0.429    78.683    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                         78.683    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                 80.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_12_Full_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_Full_clk_wiz_0_0 rise@0.000ns - clk_12_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.585    -0.767    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y63          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=1, routed)           0.121    -0.504    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[2]
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.393 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=2, routed)           0.000    -0.393    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[2]
    SLICE_X4Y63          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y63          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism             -0.043    -0.767    
    SLICE_X4Y63          FDRE (Hold_fdre_C_D)         0.102    -0.665    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_12_Full_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_Full_clk_wiz_0_0 rise@0.000ns - clk_12_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.585    -0.767    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y64          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=2, routed)           0.133    -0.493    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[6]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.382 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=2, routed)           0.000    -0.382    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[6]
    SLICE_X4Y64          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y64          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism             -0.043    -0.767    
    SLICE_X4Y64          FDRE (Hold_fdre_C_D)         0.102    -0.665    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_12_Full_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_Full_clk_wiz_0_0 rise@0.000ns - clk_12_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.585    -0.767    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y65          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.134    -0.492    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[10]
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.381 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=2, routed)           0.000    -0.381    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[10]
    SLICE_X4Y65          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.854    -0.725    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y65          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism             -0.042    -0.767    
    SLICE_X4Y65          FDRE (Hold_fdre_C_D)         0.102    -0.665    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_12_Full_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_Full_clk_wiz_0_0 rise@0.000ns - clk_12_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.585    -0.767    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y63          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=1, routed)           0.121    -0.504    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[2]
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.360 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=2, routed)           0.000    -0.360    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[3]
    SLICE_X4Y63          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y63          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism             -0.043    -0.767    
    SLICE_X4Y63          FDRE (Hold_fdre_C_D)         0.102    -0.665    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_12_Full_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_Full_clk_wiz_0_0 rise@0.000ns - clk_12_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.254%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.585    -0.767    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y64          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=2, routed)           0.133    -0.493    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[6]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.349 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.000    -0.349    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[7]
    SLICE_X4Y64          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y64          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism             -0.043    -0.767    
    SLICE_X4Y64          FDRE (Hold_fdre_C_D)         0.102    -0.665    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_12_Full_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_Full_clk_wiz_0_0 rise@0.000ns - clk_12_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.585    -0.767    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y63          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.626 f  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.173    -0.453    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]
    SLICE_X4Y63          LUT1 (Prop_lut1_I0_O)        0.045    -0.408 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000    -0.408    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.338 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[0]
                         net (fo=2, routed)           0.000    -0.338    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[0]
    SLICE_X4Y63          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y63          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism             -0.043    -0.767    
    SLICE_X4Y63          FDRE (Hold_fdre_C_D)         0.102    -0.665    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_12_Full_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_Full_clk_wiz_0_0 rise@0.000ns - clk_12_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.585    -0.767    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y63          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=1, routed)           0.180    -0.446    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.336 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[1]
                         net (fo=2, routed)           0.000    -0.336    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[1]
    SLICE_X4Y63          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y63          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism             -0.043    -0.767    
    SLICE_X4Y63          FDRE (Hold_fdre_C_D)         0.102    -0.665    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_12_Full_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_Full_clk_wiz_0_0 rise@0.000ns - clk_12_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.585    -0.767    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y64          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q
                         net (fo=1, routed)           0.180    -0.446    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[5]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.336 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.000    -0.336    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[5]
    SLICE_X4Y64          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y64          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism             -0.043    -0.767    
    SLICE_X4Y64          FDRE (Hold_fdre_C_D)         0.102    -0.665    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_12_Full_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_Full_clk_wiz_0_0 rise@0.000ns - clk_12_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.251ns (56.661%)  route 0.192ns (43.339%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.585    -0.767    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y65          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=2, routed)           0.192    -0.434    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[9]
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.324 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.000    -0.324    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[9]
    SLICE_X4Y65          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.854    -0.725    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y65          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism             -0.042    -0.767    
    SLICE_X4Y65          FDRE (Hold_fdre_C_D)         0.102    -0.665    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_Full_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_12_Full_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_Full_clk_wiz_0_0 rise@0.000ns - clk_12_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.575%)  route 0.189ns (42.425%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.585    -0.767    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y65          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/Q
                         net (fo=2, routed)           0.189    -0.437    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[8]
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.322 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=2, routed)           0.000    -0.322    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[8]
    SLICE_X4Y65          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.854    -0.725    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y65          FDRE                                         r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                         clock pessimism             -0.042    -0.767    
    SLICE_X4Y65          FDRE (Hold_fdre_C_D)         0.102    -0.665    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.343    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12_Full_clk_wiz_0_0
Waveform(ns):       { 0.000 41.538 }
Period(ns):         83.077
Sources:            { Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         83.077      80.922     BUFGCTRL_X0Y16  Full_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         83.077      81.828     PLLE2_ADV_X1Y1  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         83.077      82.077     SLICE_X5Y63     Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         83.077      82.077     SLICE_X4Y65     Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         83.077      82.077     SLICE_X4Y65     Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         83.077      82.077     SLICE_X4Y63     Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         83.077      82.077     SLICE_X4Y63     Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         83.077      82.077     SLICE_X4Y63     Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         83.077      82.077     SLICE_X4Y63     Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         83.077      82.077     SLICE_X4Y64     Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       83.077      76.923     PLLE2_ADV_X1Y1  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X5Y63     Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X4Y65     Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X4Y65     Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X4Y65     Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X4Y65     Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X4Y63     Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X4Y63     Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X4Y63     Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X4Y63     Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X4Y64     Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X5Y63     Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X4Y65     Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X4Y65     Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X4Y63     Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X4Y63     Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X4Y63     Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X4Y63     Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X4Y64     Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X4Y64     Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X4Y64     Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  To Clock:  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0

Setup :            0  Failing Endpoints,  Worst Slack      656.763ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.799ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      331.808ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             656.763ns  (required time - arrival time)
  Source:                 Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        7.527ns  (logic 1.055ns (14.017%)  route 6.472ns (85.983%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 663.620 - 664.615 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    -0.044ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.616    -3.847    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -3.391 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          2.351    -1.040    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X64Y68         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.478    -0.562 f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/Q
                         net (fo=7, routed)           2.856     2.294    Full_i/VielEntity_0/U0/U1/SineGen/count_reg__0[0]
    SLICE_X7Y61          LUT3 (Prop_lut3_I2_O)        0.301     2.595 f  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_3/O
                         net (fo=1, routed)           0.154     2.749    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_3_n_0
    SLICE_X7Y61          LUT5 (Prop_lut5_I4_O)        0.124     2.873 r  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_2/O
                         net (fo=5, routed)           0.839     3.712    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_2_n_0
    SLICE_X7Y62          LUT2 (Prop_lut2_I0_O)        0.152     3.864 r  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[0]_i_1/O
                         net (fo=2, routed)           2.623     6.487    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[0]_i_1_n_0
    SLICE_X64Y68         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   659.637    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   659.728 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499   661.226    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.367   661.593 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          2.026   663.620    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X64Y68         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/C
                         clock pessimism             -0.044   663.576    
                         clock uncertainty           -0.093   663.483    
    SLICE_X64Y68         FDCE (Setup_fdce_C_D)       -0.232   663.251    Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]
  -------------------------------------------------------------------
                         required time                        663.250    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                656.763    

Slack (MET) :             656.942ns  (required time - arrival time)
  Source:                 Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        7.076ns  (logic 1.055ns (14.909%)  route 6.021ns (85.091%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.112ns = ( 663.503 - 664.615 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    -0.162ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.616    -3.847    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -3.391 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          2.351    -1.040    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X64Y68         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.478    -0.562 f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/Q
                         net (fo=7, routed)           2.856     2.294    Full_i/VielEntity_0/U0/U1/SineGen/count_reg__0[0]
    SLICE_X7Y61          LUT3 (Prop_lut3_I2_O)        0.301     2.595 f  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_3/O
                         net (fo=1, routed)           0.154     2.749    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_3_n_0
    SLICE_X7Y61          LUT5 (Prop_lut5_I4_O)        0.124     2.873 r  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_2/O
                         net (fo=5, routed)           0.701     3.574    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_2_n_0
    SLICE_X7Y61          LUT3 (Prop_lut3_I0_O)        0.152     3.726 r  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[1]_i_1/O
                         net (fo=2, routed)           2.311     6.037    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[1]_i_1_n_0
    SLICE_X65Y67         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   659.637    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   659.728 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499   661.226    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.367   661.593 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          1.910   663.503    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X65Y67         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[1]/C
                         clock pessimism             -0.162   663.342    
                         clock uncertainty           -0.093   663.248    
    SLICE_X65Y67         FDCE (Setup_fdce_C_D)       -0.270   662.978    Full_i/VielEntity_0/U0/U1/SineGen/count_reg[1]
  -------------------------------------------------------------------
                         required time                        662.978    
                         arrival time                          -6.037    
  -------------------------------------------------------------------
                         slack                                656.942    

Slack (MET) :             657.177ns  (required time - arrival time)
  Source:                 Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[0]/D
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        5.664ns  (logic 1.055ns (18.627%)  route 4.609ns (81.373%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( 662.467 - 664.615 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.616    -3.847    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -3.391 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          2.351    -1.040    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X64Y68         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.478    -0.562 f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/Q
                         net (fo=7, routed)           2.856     2.294    Full_i/VielEntity_0/U0/U1/SineGen/count_reg__0[0]
    SLICE_X7Y61          LUT3 (Prop_lut3_I2_O)        0.301     2.595 f  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_3/O
                         net (fo=1, routed)           0.154     2.749    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_3_n_0
    SLICE_X7Y61          LUT5 (Prop_lut5_I4_O)        0.124     2.873 r  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_2/O
                         net (fo=5, routed)           0.839     3.712    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_2_n_0
    SLICE_X7Y62          LUT2 (Prop_lut2_I0_O)        0.152     3.864 r  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[0]_i_1/O
                         net (fo=2, routed)           0.761     4.624    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[0]_i_1_n_0
    SLICE_X12Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   659.637    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   659.728 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499   661.226    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.367   661.593 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.874   662.467    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X12Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[0]/C
                         clock pessimism             -0.340   662.127    
                         clock uncertainty           -0.093   662.034    
    SLICE_X12Y60         FDCE (Setup_fdce_C_D)       -0.233   661.801    Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[0]
  -------------------------------------------------------------------
                         required time                        661.801    
                         arrival time                          -4.624    
  -------------------------------------------------------------------
                         slack                                657.177    

Slack (MET) :             657.190ns  (required time - arrival time)
  Source:                 Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[1]/D
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        5.664ns  (logic 1.055ns (18.625%)  route 4.609ns (81.375%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -1.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 662.537 - 664.615 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.616    -3.847    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -3.391 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          2.351    -1.040    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X64Y68         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.478    -0.562 f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/Q
                         net (fo=7, routed)           2.856     2.294    Full_i/VielEntity_0/U0/U1/SineGen/count_reg__0[0]
    SLICE_X7Y61          LUT3 (Prop_lut3_I2_O)        0.301     2.595 f  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_3/O
                         net (fo=1, routed)           0.154     2.749    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_3_n_0
    SLICE_X7Y61          LUT5 (Prop_lut5_I4_O)        0.124     2.873 r  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_2/O
                         net (fo=5, routed)           0.701     3.574    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_2_n_0
    SLICE_X7Y61          LUT3 (Prop_lut3_I0_O)        0.152     3.726 r  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[1]_i_1/O
                         net (fo=2, routed)           0.899     4.625    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[1]_i_1_n_0
    SLICE_X15Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   659.637    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   659.728 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499   661.226    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.367   661.593 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.943   662.537    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X15Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[1]/C
                         clock pessimism             -0.340   662.197    
                         clock uncertainty           -0.093   662.104    
    SLICE_X15Y60         FDCE (Setup_fdce_C_D)       -0.289   661.815    Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[1]
  -------------------------------------------------------------------
                         required time                        661.815    
                         arrival time                          -4.625    
  -------------------------------------------------------------------
                         slack                                657.190    

Slack (MET) :             657.293ns  (required time - arrival time)
  Source:                 Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[2]/D
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 1.055ns (19.076%)  route 4.476ns (80.924%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.109ns = ( 662.506 - 664.615 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    -0.369ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.616    -3.847    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -3.391 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          2.351    -1.040    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X64Y68         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.478    -0.562 f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/Q
                         net (fo=7, routed)           2.856     2.294    Full_i/VielEntity_0/U0/U1/SineGen/count_reg__0[0]
    SLICE_X7Y61          LUT3 (Prop_lut3_I2_O)        0.301     2.595 f  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_3/O
                         net (fo=1, routed)           0.154     2.749    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_3_n_0
    SLICE_X7Y61          LUT5 (Prop_lut5_I4_O)        0.124     2.873 r  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_2/O
                         net (fo=5, routed)           0.699     3.572    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_2_n_0
    SLICE_X7Y61          LUT4 (Prop_lut4_I0_O)        0.152     3.724 r  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[2]_i_1/O
                         net (fo=2, routed)           0.767     4.491    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[2]_i_1_n_0
    SLICE_X13Y59         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   659.637    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   659.728 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499   661.226    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.367   661.593 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.913   662.506    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X13Y59         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[2]/C
                         clock pessimism             -0.369   662.137    
                         clock uncertainty           -0.093   662.044    
    SLICE_X13Y59         FDCE (Setup_fdce_C_D)       -0.260   661.784    Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[2]
  -------------------------------------------------------------------
                         required time                        661.784    
                         arrival time                          -4.491    
  -------------------------------------------------------------------
                         slack                                657.293    

Slack (MET) :             657.547ns  (required time - arrival time)
  Source:                 Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[3]/D
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 1.027ns (18.779%)  route 4.442ns (81.221%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -1.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( 662.467 - 664.615 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.616    -3.847    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -3.391 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          2.351    -1.040    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X64Y68         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.478    -0.562 f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/Q
                         net (fo=7, routed)           2.856     2.294    Full_i/VielEntity_0/U0/U1/SineGen/count_reg__0[0]
    SLICE_X7Y61          LUT3 (Prop_lut3_I2_O)        0.301     2.595 f  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_3/O
                         net (fo=1, routed)           0.154     2.749    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_3_n_0
    SLICE_X7Y61          LUT5 (Prop_lut5_I4_O)        0.124     2.873 r  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_2/O
                         net (fo=5, routed)           0.699     3.572    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_2_n_0
    SLICE_X7Y61          LUT5 (Prop_lut5_I0_O)        0.124     3.696 r  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[3]_i_1/O
                         net (fo=2, routed)           0.734     4.429    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[3]_i_1_n_0
    SLICE_X13Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   659.637    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   659.728 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499   661.226    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.367   661.593 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.874   662.467    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X13Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[3]/C
                         clock pessimism             -0.340   662.127    
                         clock uncertainty           -0.093   662.034    
    SLICE_X13Y60         FDCE (Setup_fdce_C_D)       -0.058   661.976    Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[3]
  -------------------------------------------------------------------
                         required time                        661.976    
                         arrival time                          -4.429    
  -------------------------------------------------------------------
                         slack                                657.547    

Slack (MET) :             657.588ns  (required time - arrival time)
  Source:                 Full_i/VielEntity_0/U0/U1/SineGen/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[6]/D
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        5.515ns  (logic 0.839ns (15.213%)  route 4.676ns (84.787%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -1.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( 662.467 - 664.615 ) 
    Source Clock Delay      (SCD):    -1.178ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.616    -3.847    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -3.391 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          2.213    -1.178    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X65Y67         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDCE (Prop_fdce_C_Q)         0.419    -0.759 r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[1]/Q
                         net (fo=6, routed)           2.821     2.062    Full_i/VielEntity_0/U0/U1/SineGen/count_reg__0[1]
    SLICE_X7Y62          LUT2 (Prop_lut2_I1_O)        0.296     2.358 r  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[6]_i_3/O
                         net (fo=2, routed)           0.435     2.793    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[6]_i_3_n_0
    SLICE_X6Y61          LUT6 (Prop_lut6_I0_O)        0.124     2.917 r  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[6]_i_1/O
                         net (fo=2, routed)           1.420     4.337    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[6]_i_1_n_0
    SLICE_X13Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   659.637    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   659.728 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499   661.226    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.367   661.593 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.874   662.467    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X13Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[6]/C
                         clock pessimism             -0.340   662.127    
                         clock uncertainty           -0.093   662.034    
    SLICE_X13Y60         FDCE (Setup_fdce_C_D)       -0.109   661.925    Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[6]
  -------------------------------------------------------------------
                         required time                        661.925    
                         arrival time                          -4.337    
  -------------------------------------------------------------------
                         slack                                657.588    

Slack (MET) :             657.593ns  (required time - arrival time)
  Source:                 Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 1.027ns (14.856%)  route 5.886ns (85.144%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 663.620 - 664.615 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    -0.044ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.616    -3.847    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -3.391 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          2.351    -1.040    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X64Y68         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.478    -0.562 f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/Q
                         net (fo=7, routed)           2.856     2.294    Full_i/VielEntity_0/U0/U1/SineGen/count_reg__0[0]
    SLICE_X7Y61          LUT3 (Prop_lut3_I2_O)        0.301     2.595 f  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_3/O
                         net (fo=1, routed)           0.154     2.749    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_3_n_0
    SLICE_X7Y61          LUT5 (Prop_lut5_I4_O)        0.124     2.873 r  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_2/O
                         net (fo=5, routed)           0.699     3.572    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_2_n_0
    SLICE_X7Y61          LUT5 (Prop_lut5_I0_O)        0.124     3.696 r  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[3]_i_1/O
                         net (fo=2, routed)           2.178     5.873    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[3]_i_1_n_0
    SLICE_X64Y68         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   659.637    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   659.728 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499   661.226    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.367   661.593 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          2.026   663.620    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X64Y68         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[3]/C
                         clock pessimism             -0.044   663.576    
                         clock uncertainty           -0.093   663.483    
    SLICE_X64Y68         FDCE (Setup_fdce_C_D)       -0.016   663.467    Full_i/VielEntity_0/U0/U1/SineGen/count_reg[3]
  -------------------------------------------------------------------
                         required time                        663.466    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                657.593    

Slack (MET) :             657.762ns  (required time - arrival time)
  Source:                 Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        6.515ns  (logic 1.055ns (16.192%)  route 5.460ns (83.808%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 663.620 - 664.615 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    -0.044ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.616    -3.847    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -3.391 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          2.351    -1.040    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X64Y68         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.478    -0.562 f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/Q
                         net (fo=7, routed)           2.856     2.294    Full_i/VielEntity_0/U0/U1/SineGen/count_reg__0[0]
    SLICE_X7Y61          LUT3 (Prop_lut3_I2_O)        0.301     2.595 f  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_3/O
                         net (fo=1, routed)           0.154     2.749    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_3_n_0
    SLICE_X7Y61          LUT5 (Prop_lut5_I4_O)        0.124     2.873 r  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_2/O
                         net (fo=5, routed)           0.699     3.572    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_2_n_0
    SLICE_X7Y61          LUT4 (Prop_lut4_I0_O)        0.152     3.724 r  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[2]_i_1/O
                         net (fo=2, routed)           1.752     5.476    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[2]_i_1_n_0
    SLICE_X64Y68         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   659.637    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   659.728 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499   661.226    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.367   661.593 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          2.026   663.620    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X64Y68         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[2]/C
                         clock pessimism             -0.044   663.576    
                         clock uncertainty           -0.093   663.483    
    SLICE_X64Y68         FDCE (Setup_fdce_C_D)       -0.245   663.238    Full_i/VielEntity_0/U0/U1/SineGen/count_reg[2]
  -------------------------------------------------------------------
                         required time                        663.237    
                         arrival time                          -5.476    
  -------------------------------------------------------------------
                         slack                                657.762    

Slack (MET) :             657.977ns  (required time - arrival time)
  Source:                 Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[4]/D
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        5.109ns  (logic 1.027ns (20.103%)  route 4.082ns (79.897%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 662.537 - 664.615 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.616    -3.847    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -3.391 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          2.351    -1.040    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X64Y68         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.478    -0.562 f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/Q
                         net (fo=7, routed)           2.856     2.294    Full_i/VielEntity_0/U0/U1/SineGen/count_reg__0[0]
    SLICE_X7Y61          LUT3 (Prop_lut3_I2_O)        0.301     2.595 f  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_3/O
                         net (fo=1, routed)           0.154     2.749    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_3_n_0
    SLICE_X7Y61          LUT5 (Prop_lut5_I4_O)        0.124     2.873 r  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_2/O
                         net (fo=5, routed)           0.297     3.170    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_2_n_0
    SLICE_X7Y61          LUT6 (Prop_lut6_I0_O)        0.124     3.294 r  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_1/O
                         net (fo=2, routed)           0.775     4.069    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_1_n_0
    SLICE_X15Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   659.637    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   659.728 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499   661.226    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.367   661.593 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.943   662.537    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X15Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[4]/C
                         clock pessimism             -0.340   662.197    
                         clock uncertainty           -0.093   662.104    
    SLICE_X15Y60         FDCE (Setup_fdce_C_D)       -0.058   662.046    Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[4]
  -------------------------------------------------------------------
                         required time                        662.046    
                         arrival time                          -4.069    
  -------------------------------------------------------------------
                         slack                                657.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.799ns  (arrival time - required time)
  Source:                 Full_i/VielEntity_0/U0/U1/SineGen/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.226ns (12.054%)  route 1.649ns (87.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.571ns
    Source Clock Delay      (SCD):    0.365ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.585    -0.767    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.991     0.365    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X65Y67         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDCE (Prop_fdce_C_Q)         0.128     0.493 r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[4]/Q
                         net (fo=4, routed)           0.876     1.370    Full_i/VielEntity_0/U0/U1/SineGen/count_reg__0[4]
    SLICE_X7Y61          LUT6 (Prop_lut6_I5_O)        0.098     1.468 r  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_1/O
                         net (fo=2, routed)           0.772     2.240    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_1_n_0
    SLICE_X65Y67         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.175    -0.549 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          1.120     0.571    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X65Y67         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[4]/C
                         clock pessimism             -0.206     0.365    
    SLICE_X65Y67         FDCE (Hold_fdce_C_D)         0.076     0.441    Full_i/VielEntity_0/U0/U1/SineGen/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.441    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  1.799    

Slack (MET) :             1.817ns  (arrival time - required time)
  Source:                 Full_i/VielEntity_0/U0/U1/SineGen/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[4]/D
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.226ns (15.631%)  route 1.220ns (84.369%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.013ns
    Source Clock Delay      (SCD):    0.365ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.585    -0.767    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.991     0.365    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X65Y67         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDCE (Prop_fdce_C_Q)         0.128     0.493 r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[4]/Q
                         net (fo=4, routed)           0.876     1.370    Full_i/VielEntity_0/U0/U1/SineGen/count_reg__0[4]
    SLICE_X7Y61          LUT6 (Prop_lut6_I5_O)        0.098     1.468 r  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_1/O
                         net (fo=2, routed)           0.343     1.811    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[4]_i_1_n_0
    SLICE_X15Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.175    -0.549 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.561     0.013    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X15Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[4]/C
                         clock pessimism             -0.090    -0.077    
    SLICE_X15Y60         FDCE (Hold_fdce_C_D)         0.072    -0.005    Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  1.817    

Slack (MET) :             1.977ns  (arrival time - required time)
  Source:                 Full_i/VielEntity_0/U0/U1/SineGen/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[5]/D
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.226ns (14.461%)  route 1.337ns (85.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.022ns
    Source Clock Delay      (SCD):    0.365ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.585    -0.767    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.991     0.365    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X65Y67         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDCE (Prop_fdce_C_Q)         0.128     0.493 r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[4]/Q
                         net (fo=4, routed)           1.050     1.544    Full_i/VielEntity_0/U0/U1/SineGen/count_reg__0[4]
    SLICE_X6Y61          LUT6 (Prop_lut6_I1_O)        0.098     1.642 r  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[5]_i_1/O
                         net (fo=2, routed)           0.286     1.928    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[5]_i_1_n_0
    SLICE_X12Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.175    -0.549 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.527    -0.022    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X12Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[5]/C
                         clock pessimism             -0.090    -0.112    
    SLICE_X12Y60         FDCE (Hold_fdce_C_D)         0.063    -0.049    Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             2.080ns  (arrival time - required time)
  Source:                 Full_i/VielEntity_0/U0/U1/SineGen/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.227ns (10.314%)  route 1.974ns (89.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.636ns
    Source Clock Delay      (SCD):    0.365ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.585    -0.767    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.991     0.365    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X65Y67         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDCE (Prop_fdce_C_Q)         0.128     0.493 r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[1]/Q
                         net (fo=6, routed)           1.199     1.692    Full_i/VielEntity_0/U0/U1/SineGen/count_reg__0[1]
    SLICE_X7Y61          LUT4 (Prop_lut4_I2_O)        0.099     1.791 r  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[2]_i_1/O
                         net (fo=2, routed)           0.775     2.566    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[2]_i_1_n_0
    SLICE_X64Y68         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.175    -0.549 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          1.185     0.636    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X64Y68         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[2]/C
                         clock pessimism             -0.164     0.472    
    SLICE_X64Y68         FDCE (Hold_fdce_C_D)         0.014     0.486    Full_i/VielEntity_0/U0/U1/SineGen/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.486    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  2.080    

Slack (MET) :             2.161ns  (arrival time - required time)
  Source:                 Full_i/VielEntity_0/U0/U1/SineGen/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[3]/D
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.209ns (12.290%)  route 1.492ns (87.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.022ns
    Source Clock Delay      (SCD):    0.420ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.585    -0.767    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          1.046     0.420    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X64Y68         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.164     0.584 r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[2]/Q
                         net (fo=6, routed)           1.148     1.732    Full_i/VielEntity_0/U0/U1/SineGen/count_reg__0[2]
    SLICE_X7Y61          LUT5 (Prop_lut5_I1_O)        0.045     1.777 r  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[3]_i_1/O
                         net (fo=2, routed)           0.344     2.121    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[3]_i_1_n_0
    SLICE_X13Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.175    -0.549 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.527    -0.022    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X13Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[3]/C
                         clock pessimism             -0.090    -0.112    
    SLICE_X13Y60         FDCE (Hold_fdce_C_D)         0.072    -0.040    Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  2.161    

Slack (MET) :             2.171ns  (arrival time - required time)
  Source:                 Full_i/VielEntity_0/U0/U1/SineGen/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 0.226ns (9.606%)  route 2.127ns (90.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.636ns
    Source Clock Delay      (SCD):    0.365ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.585    -0.767    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.991     0.365    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X65Y67         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDCE (Prop_fdce_C_Q)         0.128     0.493 r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[4]/Q
                         net (fo=4, routed)           1.048     1.542    Full_i/VielEntity_0/U0/U1/SineGen/count_reg__0[4]
    SLICE_X6Y61          LUT6 (Prop_lut6_I3_O)        0.098     1.640 r  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[6]_i_1/O
                         net (fo=2, routed)           1.078     2.718    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[6]_i_1_n_0
    SLICE_X64Y68         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.175    -0.549 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          1.185     0.636    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X64Y68         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[6]/C
                         clock pessimism             -0.164     0.472    
    SLICE_X64Y68         FDCE (Hold_fdce_C_D)         0.075     0.547    Full_i/VielEntity_0/U0/U1/SineGen/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             2.181ns  (arrival time - required time)
  Source:                 Full_i/VielEntity_0/U0/U1/SineGen/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.226ns (10.017%)  route 2.030ns (89.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.571ns
    Source Clock Delay      (SCD):    0.365ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.585    -0.767    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.991     0.365    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X65Y67         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDCE (Prop_fdce_C_Q)         0.128     0.493 r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[4]/Q
                         net (fo=4, routed)           1.050     1.544    Full_i/VielEntity_0/U0/U1/SineGen/count_reg__0[4]
    SLICE_X6Y61          LUT6 (Prop_lut6_I1_O)        0.098     1.642 r  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[5]_i_1/O
                         net (fo=2, routed)           0.980     2.621    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[5]_i_1_n_0
    SLICE_X65Y67         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.175    -0.549 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          1.120     0.571    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X65Y67         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[5]/C
                         clock pessimism             -0.206     0.365    
    SLICE_X65Y67         FDCE (Hold_fdce_C_D)         0.075     0.440    Full_i/VielEntity_0/U0/U1/SineGen/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.440    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.201ns  (arrival time - required time)
  Source:                 Full_i/VielEntity_0/U0/U1/SineGen/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[2]/D
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.212ns (12.345%)  route 1.505ns (87.655%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.004ns
    Source Clock Delay      (SCD):    0.420ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.585    -0.767    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          1.046     0.420    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X64Y68         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.164     0.584 r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[2]/Q
                         net (fo=6, routed)           1.148     1.732    Full_i/VielEntity_0/U0/U1/SineGen/count_reg__0[2]
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.048     1.780 r  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[2]_i_1/O
                         net (fo=2, routed)           0.357     2.138    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[2]_i_1_n_0
    SLICE_X13Y59         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.175    -0.549 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.553     0.004    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X13Y59         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[2]/C
                         clock pessimism             -0.077    -0.073    
    SLICE_X13Y59         FDCE (Hold_fdce_C_D)         0.010    -0.063    Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.235ns  (arrival time - required time)
  Source:                 Full_i/VielEntity_0/U0/U1/SineGen/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 0.226ns (9.407%)  route 2.176ns (90.593%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.636ns
    Source Clock Delay      (SCD):    0.365ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.585    -0.767    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.991     0.365    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X65Y67         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDCE (Prop_fdce_C_Q)         0.128     0.493 r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[1]/Q
                         net (fo=6, routed)           1.199     1.692    Full_i/VielEntity_0/U0/U1/SineGen/count_reg__0[1]
    SLICE_X7Y61          LUT5 (Prop_lut5_I2_O)        0.098     1.790 r  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[3]_i_1/O
                         net (fo=2, routed)           0.978     2.768    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[3]_i_1_n_0
    SLICE_X64Y68         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.175    -0.549 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          1.185     0.636    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X64Y68         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[3]/C
                         clock pessimism             -0.164     0.472    
    SLICE_X64Y68         FDCE (Hold_fdce_C_D)         0.060     0.532    Full_i/VielEntity_0/U0/U1/SineGen/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                  2.235    

Slack (MET) :             2.256ns  (arrival time - required time)
  Source:                 Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[0]/D
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.250ns (14.529%)  route 1.471ns (85.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.022ns
    Source Clock Delay      (SCD):    0.420ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.585    -0.767    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          1.046     0.420    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X64Y68         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.148     0.568 f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/Q
                         net (fo=7, routed)           1.123     1.692    Full_i/VielEntity_0/U0/U1/SineGen/count_reg__0[0]
    SLICE_X7Y62          LUT2 (Prop_lut2_I1_O)        0.102     1.794 r  Full_i/VielEntity_0/U0/U1/SineGen/count_rep[0]_i_1/O
                         net (fo=2, routed)           0.348     2.141    Full_i/VielEntity_0/U0/U1/SineGen/count_rep[0]_i_1_n_0
    SLICE_X12Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.175    -0.549 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.527    -0.022    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X12Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[0]/C
                         clock pessimism             -0.090    -0.112    
    SLICE_X12Y60         FDCE (Hold_fdce_C_D)        -0.003    -0.115    Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  2.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
Waveform(ns):       { 0.000 332.308 }
Period(ns):         664.615
Sources:            { Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         664.615     663.615    SLICE_X64Y68  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         664.615     663.615    SLICE_X65Y67  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         664.615     663.615    SLICE_X64Y68  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         664.615     663.615    SLICE_X64Y68  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         664.615     663.615    SLICE_X65Y67  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         664.615     663.615    SLICE_X65Y67  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         664.615     663.615    SLICE_X64Y68  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         664.615     663.615    SLICE_X12Y60  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         664.615     663.615    SLICE_X15Y60  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         664.615     663.615    SLICE_X13Y59  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         332.308     331.808    SLICE_X65Y67  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         332.308     331.808    SLICE_X65Y67  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         332.308     331.808    SLICE_X65Y67  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         332.308     331.808    SLICE_X13Y59  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         332.308     331.808    SLICE_X64Y68  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         332.308     331.808    SLICE_X64Y68  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         332.308     331.808    SLICE_X64Y68  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         332.308     331.808    SLICE_X64Y68  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         332.308     331.808    SLICE_X64Y68  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         332.308     331.808    SLICE_X64Y68  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         332.308     331.808    SLICE_X64Y68  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         332.308     331.808    SLICE_X64Y68  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         332.308     331.808    SLICE_X64Y68  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         332.308     331.808    SLICE_X64Y68  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         332.308     331.808    SLICE_X64Y68  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         332.308     331.808    SLICE_X64Y68  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         332.308     331.808    SLICE_X64Y68  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         332.308     331.808    SLICE_X64Y68  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         332.308     331.808    SLICE_X12Y60  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         332.308     331.808    SLICE_X12Y60  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_430_Full_clk_wiz_0_0
  To Clock:  clk_430_Full_clk_wiz_0_0

Setup :            3  Failing Endpoints,  Worst Slack       -0.095ns,  Total Violation       -0.193ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.095ns  (required time - arrival time)
  Source:                 Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_430_Full_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_430_Full_clk_wiz_0_0 rise@2.308ns - clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 1.341ns (55.147%)  route 1.091ns (44.853%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( -1.081 - 2.308 ) 
    Source Clock Delay      (SCD):    -3.847ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -7.214 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -5.559    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.616    -3.847    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDCE (Prop_fdce_C_Q)         0.518    -3.329 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/Q
                         net (fo=5, routed)           1.091    -2.238    Full_i/VielEntity_0/U0/Dac1/DAC_o/out[7]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500    -1.738 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.738    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]_i_1_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -1.415 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -1.415    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]_i_1_n_6
    SLICE_X6Y64          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.671    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.580 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.499    -1.081    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y64          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[9]/C
                         clock pessimism             -0.483    -1.564    
                         clock uncertainty           -0.055    -1.619    
    SLICE_X6Y64          FDCE (Setup_fdce_C_D)        0.109    -1.510    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.087ns  (required time - arrival time)
  Source:                 Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_430_Full_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_430_Full_clk_wiz_0_0 rise@2.308ns - clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 1.333ns (54.999%)  route 1.091ns (45.001%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( -1.081 - 2.308 ) 
    Source Clock Delay      (SCD):    -3.847ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -7.214 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -5.559    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.616    -3.847    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDCE (Prop_fdce_C_Q)         0.518    -3.329 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/Q
                         net (fo=5, routed)           1.091    -2.238    Full_i/VielEntity_0/U0/Dac1/DAC_o/out[7]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500    -1.738 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.738    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]_i_1_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    -1.423 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -1.423    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]_i_1_n_4
    SLICE_X6Y64          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.671    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.580 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.499    -1.081    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y64          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[11]/C
                         clock pessimism             -0.483    -1.564    
                         clock uncertainty           -0.055    -1.619    
    SLICE_X6Y64          FDCE (Setup_fdce_C_D)        0.109    -1.510    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                 -0.087    

Slack (VIOLATED) :        -0.011ns  (required time - arrival time)
  Source:                 Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_430_Full_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_430_Full_clk_wiz_0_0 rise@2.308ns - clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 1.257ns (53.542%)  route 1.091ns (46.458%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( -1.081 - 2.308 ) 
    Source Clock Delay      (SCD):    -3.847ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -7.214 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -5.559    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.616    -3.847    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDCE (Prop_fdce_C_Q)         0.518    -3.329 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/Q
                         net (fo=5, routed)           1.091    -2.238    Full_i/VielEntity_0/U0/Dac1/DAC_o/out[7]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500    -1.738 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.738    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]_i_1_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -1.499 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -1.499    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]_i_1_n_5
    SLICE_X6Y64          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.671    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.580 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.499    -1.081    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y64          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]/C
                         clock pessimism             -0.483    -1.564    
                         clock uncertainty           -0.055    -1.619    
    SLICE_X6Y64          FDCE (Setup_fdce_C_D)        0.109    -1.510    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_430_Full_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_430_Full_clk_wiz_0_0 rise@2.308ns - clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 1.237ns (53.143%)  route 1.091ns (46.857%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( -1.081 - 2.308 ) 
    Source Clock Delay      (SCD):    -3.847ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -7.214 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -5.559    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.616    -3.847    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDCE (Prop_fdce_C_Q)         0.518    -3.329 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/Q
                         net (fo=5, routed)           1.091    -2.238    Full_i/VielEntity_0/U0/Dac1/DAC_o/out[7]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500    -1.738 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.738    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]_i_1_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -1.519 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -1.519    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]_i_1_n_7
    SLICE_X6Y64          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.671    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.580 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.499    -1.081    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y64          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]/C
                         clock pessimism             -0.483    -1.564    
                         clock uncertainty           -0.055    -1.619    
    SLICE_X6Y64          FDCE (Setup_fdce_C_D)        0.109    -1.510    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_430_Full_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_430_Full_clk_wiz_0_0 rise@2.308ns - clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 1.498ns (72.537%)  route 0.567ns (27.463%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( -1.081 - 2.308 ) 
    Source Clock Delay      (SCD):    -3.846ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -7.214 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -5.559    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.617    -3.846    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y62          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDCE (Prop_fdce_C_Q)         0.518    -3.328 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[1]/Q
                         net (fo=5, routed)           0.567    -2.761    Full_i/VielEntity_0/U0/Dac1/DAC_o/out[1]
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -2.104 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -2.104    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]_i_1_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -1.781 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -1.781    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]_i_1_n_6
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.671    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.580 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.499    -1.081    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[5]/C
                         clock pessimism             -0.483    -1.564    
                         clock uncertainty           -0.055    -1.619    
    SLICE_X6Y63          FDCE (Setup_fdce_C_D)        0.109    -1.510    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_430_Full_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_430_Full_clk_wiz_0_0 rise@2.308ns - clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 1.490ns (72.430%)  route 0.567ns (27.570%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( -1.081 - 2.308 ) 
    Source Clock Delay      (SCD):    -3.846ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -7.214 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -5.559    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.617    -3.846    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y62          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDCE (Prop_fdce_C_Q)         0.518    -3.328 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[1]/Q
                         net (fo=5, routed)           0.567    -2.761    Full_i/VielEntity_0/U0/Dac1/DAC_o/out[1]
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -2.104 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -2.104    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]_i_1_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    -1.789 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -1.789    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]_i_1_n_4
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.671    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.580 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.499    -1.081    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/C
                         clock pessimism             -0.483    -1.564    
                         clock uncertainty           -0.055    -1.619    
    SLICE_X6Y63          FDCE (Setup_fdce_C_D)        0.109    -1.510    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_430_Full_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_430_Full_clk_wiz_0_0 rise@2.308ns - clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 1.414ns (71.373%)  route 0.567ns (28.627%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( -1.081 - 2.308 ) 
    Source Clock Delay      (SCD):    -3.846ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -7.214 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -5.559    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.617    -3.846    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y62          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDCE (Prop_fdce_C_Q)         0.518    -3.328 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[1]/Q
                         net (fo=5, routed)           0.567    -2.761    Full_i/VielEntity_0/U0/Dac1/DAC_o/out[1]
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -2.104 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -2.104    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]_i_1_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -1.865 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -1.865    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]_i_1_n_5
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.671    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.580 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.499    -1.081    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[6]/C
                         clock pessimism             -0.483    -1.564    
                         clock uncertainty           -0.055    -1.619    
    SLICE_X6Y63          FDCE (Setup_fdce_C_D)        0.109    -1.510    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_430_Full_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_430_Full_clk_wiz_0_0 rise@2.308ns - clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 1.394ns (71.081%)  route 0.567ns (28.919%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( -1.081 - 2.308 ) 
    Source Clock Delay      (SCD):    -3.846ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -7.214 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -5.559    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.617    -3.846    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y62          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDCE (Prop_fdce_C_Q)         0.518    -3.328 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[1]/Q
                         net (fo=5, routed)           0.567    -2.761    Full_i/VielEntity_0/U0/Dac1/DAC_o/out[1]
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -2.104 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -2.104    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]_i_1_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -1.885 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -1.885    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]_i_1_n_7
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.671    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.580 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.499    -1.081    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]/C
                         clock pessimism             -0.483    -1.564    
                         clock uncertainty           -0.055    -1.619    
    SLICE_X6Y63          FDCE (Setup_fdce_C_D)        0.109    -1.510    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_430_Full_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_430_Full_clk_wiz_0_0 rise@2.308ns - clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 1.285ns (69.379%)  route 0.567ns (30.621%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.388ns = ( -1.080 - 2.308 ) 
    Source Clock Delay      (SCD):    -3.846ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -7.214 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -5.559    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.617    -3.846    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y62          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDCE (Prop_fdce_C_Q)         0.518    -3.328 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[1]/Q
                         net (fo=5, routed)           0.567    -2.761    Full_i/VielEntity_0/U0/Dac1/DAC_o/out[1]
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767    -1.994 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -1.994    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]_i_1_n_4
    SLICE_X6Y62          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.671    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.580 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.500    -1.080    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y62          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[3]/C
                         clock pessimism             -0.458    -1.538    
                         clock uncertainty           -0.055    -1.593    
    SLICE_X6Y62          FDCE (Setup_fdce_C_D)        0.109    -1.484    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_430_Full_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_430_Full_clk_wiz_0_0 rise@2.308ns - clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.787ns  (logic 1.220ns (68.265%)  route 0.567ns (31.735%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.388ns = ( -1.080 - 2.308 ) 
    Source Clock Delay      (SCD):    -3.846ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -7.214 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -5.559    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.617    -3.846    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y62          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDCE (Prop_fdce_C_Q)         0.518    -3.328 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[1]/Q
                         net (fo=5, routed)           0.567    -2.761    Full_i/VielEntity_0/U0/Dac1/DAC_o/out[1]
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702    -2.059 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -2.059    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]_i_1_n_5
    SLICE_X6Y62          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.671    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.580 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.500    -1.080    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y62          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[2]/C
                         clock pessimism             -0.458    -1.538    
                         clock uncertainty           -0.055    -1.593    
    SLICE_X6Y62          FDCE (Setup_fdce_C_D)        0.109    -1.484    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_430_Full_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_430_Full_clk_wiz_0_0 rise@0.000ns - clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.585    -0.767    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y64          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.603 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]/Q
                         net (fo=5, routed)           0.127    -0.476    Full_i/VielEntity_0/U0/Dac1/DAC_o/out[10]
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.366 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.366    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]_i_1_n_5
    SLICE_X6Y64          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y64          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]/C
                         clock pessimism             -0.043    -0.767    
    SLICE_X6Y64          FDCE (Hold_fdce_C_D)         0.134    -0.633    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_430_Full_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_430_Full_clk_wiz_0_0 rise@0.000ns - clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.380%)  route 0.139ns (33.620%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.585    -0.767    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDCE (Prop_fdce_C_Q)         0.164    -0.603 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[6]/Q
                         net (fo=5, routed)           0.139    -0.464    Full_i/VielEntity_0/U0/Dac1/DAC_o/out[6]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.354 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.354    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]_i_1_n_5
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[6]/C
                         clock pessimism             -0.043    -0.767    
    SLICE_X6Y63          FDCE (Hold_fdce_C_D)         0.134    -0.633    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_430_Full_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_430_Full_clk_wiz_0_0 rise@0.000ns - clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.274ns (66.043%)  route 0.141ns (33.957%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.586    -0.766    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y62          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDCE (Prop_fdce_C_Q)         0.164    -0.602 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[2]/Q
                         net (fo=5, routed)           0.141    -0.461    Full_i/VielEntity_0/U0/Dac1/DAC_o/out[2]
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.351 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.351    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]_i_1_n_5
    SLICE_X6Y62          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.856    -0.723    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y62          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[2]/C
                         clock pessimism             -0.043    -0.766    
    SLICE_X6Y62          FDCE (Hold_fdce_C_D)         0.134    -0.632    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_430_Full_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_430_Full_clk_wiz_0_0 rise@0.000ns - clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.585    -0.767    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y64          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.603 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]/Q
                         net (fo=5, routed)           0.127    -0.476    Full_i/VielEntity_0/U0/Dac1/DAC_o/out[10]
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.330 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.330    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]_i_1_n_4
    SLICE_X6Y64          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y64          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[11]/C
                         clock pessimism             -0.043    -0.767    
    SLICE_X6Y64          FDCE (Hold_fdce_C_D)         0.134    -0.633    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_430_Full_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_430_Full_clk_wiz_0_0 rise@0.000ns - clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.310ns (69.077%)  route 0.139ns (30.923%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.585    -0.767    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDCE (Prop_fdce_C_Q)         0.164    -0.603 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[6]/Q
                         net (fo=5, routed)           0.139    -0.464    Full_i/VielEntity_0/U0/Dac1/DAC_o/out[6]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.318 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.318    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]_i_1_n_4
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/C
                         clock pessimism             -0.043    -0.767    
    SLICE_X6Y63          FDCE (Hold_fdce_C_D)         0.134    -0.633    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_430_Full_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_430_Full_clk_wiz_0_0 rise@0.000ns - clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.310ns (68.754%)  route 0.141ns (31.246%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.586    -0.766    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y62          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDCE (Prop_fdce_C_Q)         0.164    -0.602 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[2]/Q
                         net (fo=5, routed)           0.141    -0.461    Full_i/VielEntity_0/U0/Dac1/DAC_o/out[2]
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.315 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.315    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]_i_1_n_4
    SLICE_X6Y62          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.856    -0.723    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y62          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[3]/C
                         clock pessimism             -0.043    -0.766    
    SLICE_X6Y62          FDCE (Hold_fdce_C_D)         0.134    -0.632    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_430_Full_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_430_Full_clk_wiz_0_0 rise@0.000ns - clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.275ns (59.544%)  route 0.187ns (40.456%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.585    -0.767    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDCE (Prop_fdce_C_Q)         0.164    -0.603 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[5]/Q
                         net (fo=5, routed)           0.187    -0.416    Full_i/VielEntity_0/U0/Dac1/DAC_o/out[5]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.305 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.305    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]_i_1_n_6
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[5]/C
                         clock pessimism             -0.043    -0.767    
    SLICE_X6Y63          FDCE (Hold_fdce_C_D)         0.134    -0.633    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_430_Full_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_430_Full_clk_wiz_0_0 rise@0.000ns - clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.279ns (59.807%)  route 0.188ns (40.193%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.586    -0.766    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y62          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDCE (Prop_fdce_C_Q)         0.164    -0.602 f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]/Q
                         net (fo=5, routed)           0.188    -0.414    Full_i/VielEntity_0/U0/Dac1/DAC_o/out[0]
    SLICE_X6Y62          LUT1 (Prop_lut1_I0_O)        0.045    -0.369 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.369    Full_i/VielEntity_0/U0/Dac1/DAC_o/count[0]_i_2_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.299 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.299    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]_i_1_n_7
    SLICE_X6Y62          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.856    -0.723    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y62          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]/C
                         clock pessimism             -0.043    -0.766    
    SLICE_X6Y62          FDCE (Hold_fdce_C_D)         0.134    -0.632    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_430_Full_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_430_Full_clk_wiz_0_0 rise@0.000ns - clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.279ns (58.615%)  route 0.197ns (41.385%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.585    -0.767    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDCE (Prop_fdce_C_Q)         0.164    -0.603 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]/Q
                         net (fo=5, routed)           0.197    -0.406    Full_i/VielEntity_0/U0/Dac1/DAC_o/out[4]
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.291 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.291    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]_i_1_n_7
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]/C
                         clock pessimism             -0.043    -0.767    
    SLICE_X6Y63          FDCE (Hold_fdce_C_D)         0.134    -0.633    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_430_Full_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_430_Full_clk_wiz_0_0 rise@0.000ns - clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.279ns (58.607%)  route 0.197ns (41.393%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.585    -0.767    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y64          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.603 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]/Q
                         net (fo=5, routed)           0.197    -0.406    Full_i/VielEntity_0/U0/Dac1/DAC_o/out[8]
    SLICE_X6Y64          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.291 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.291    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]_i_1_n_7
    SLICE_X6Y64          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y64          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]/C
                         clock pessimism             -0.043    -0.767    
    SLICE_X6Y64          FDCE (Hold_fdce_C_D)         0.134    -0.633    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.342    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_430_Full_clk_wiz_0_0
Waveform(ns):       { 0.000 1.154 }
Period(ns):         2.308
Sources:            { Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         2.308       0.152      BUFGCTRL_X0Y17  Full_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         2.308       1.059      PLLE2_ADV_X1Y1  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         2.308       1.308      SLICE_X6Y62     Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         2.308       1.308      SLICE_X6Y64     Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         2.308       1.308      SLICE_X6Y64     Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         2.308       1.308      SLICE_X6Y62     Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         2.308       1.308      SLICE_X6Y62     Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         2.308       1.308      SLICE_X6Y62     Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         2.308       1.308      SLICE_X6Y63     Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         2.308       1.308      SLICE_X6Y63     Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.308       157.692    PLLE2_ADV_X1Y1  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C             n/a            0.500         1.154       0.654      SLICE_X6Y62     Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         1.154       0.654      SLICE_X6Y64     Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         1.154       0.654      SLICE_X6Y64     Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         1.154       0.654      SLICE_X6Y62     Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         1.154       0.654      SLICE_X6Y62     Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         1.154       0.654      SLICE_X6Y62     Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         1.154       0.654      SLICE_X6Y63     Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         1.154       0.654      SLICE_X6Y63     Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         1.154       0.654      SLICE_X6Y63     Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[6]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         1.154       0.654      SLICE_X6Y63     Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.154       0.654      SLICE_X6Y64     Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.154       0.654      SLICE_X6Y64     Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.154       0.654      SLICE_X6Y63     Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.154       0.654      SLICE_X6Y63     Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[5]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.154       0.654      SLICE_X6Y63     Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[6]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.154       0.654      SLICE_X6Y63     Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.154       0.654      SLICE_X6Y64     Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.154       0.654      SLICE_X6Y64     Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[9]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.154       0.654      SLICE_X6Y62     Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         1.154       0.654      SLICE_X6Y62     Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Full_clk_wiz_0_0
  To Clock:  clkfbout_Full_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Full_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  Full_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  To Clock:  VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0

Setup :            0  Failing Endpoints,  Worst Slack      632.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.397ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             632.698ns  (required time - arrival time)
  Source:                 Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            PWM_Voltage
                            (output port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Max at Slow Process Corner
  Requirement:            664.615ns  (VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        32.046ns  (logic 23.164ns (72.281%)  route 8.883ns (27.719%))
  Logic Levels:           33  (CARRY4=16 DSP48E1=5 LUT2=1 LUT4=3 LUT5=2 LUT6=4 MUXF7=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        2.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 664.615 - 664.615 ) 
    Source Clock Delay      (SCD):    -2.302ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.616    -3.847    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -3.391 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          1.088    -2.302    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X15Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         FDCE (Prop_fdce_C_Q)         0.456    -1.846 r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[1]/Q
                         net (fo=21, routed)          0.896    -0.950    Full_i/VielEntity_0/U0/U1/SineGen/count[1]
    SLICE_X13Y60         LUT6 (Prop_lut6_I1_O)        0.124    -0.826 r  Full_i/VielEntity_0/U0/U1/SineGen/g0_b11/O
                         net (fo=3, routed)           0.000    -0.826    Full_i/VielEntity_0/U0/U1/SineGen/g0_b11_n_0
    SLICE_X13Y60         MUXF7 (Prop_muxf7_I0_O)      0.238    -0.588 r  Full_i/VielEntity_0/U0/U1/SineGen/Gain_out1_i_1/O
                         net (fo=20, routed)          0.898     0.309    Full_i/VielEntity_0/U0/U1/Load/A[10]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.210     4.519 r  Full_i/VielEntity_0/U0/U1/Load/Gain_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.521    Full_i/VielEntity_0/U0/U1/Load/Gain_out1_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     6.234 r  Full_i/VielEntity_0/U0/U1/Load/s_denom_acc_out2/PCOUT[47]
                         net (fo=1, routed)           0.002     6.236    Full_i/VielEntity_0/U0/U1/Load/s_denom_acc_out2_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518     7.754 r  Full_i/VielEntity_0/U0/U1/Load/s_denom_acc_out2__0/P[5]
                         net (fo=1, routed)           1.286     9.040    Full_i/VielEntity_0/U0/U1/Load/p_3_in28_in
    SLICE_X8Y67          LUT6 (Prop_lut6_I0_O)        0.124     9.164 r  Full_i/VielEntity_0/U0/U1/Load/s_state_cast_carry_i_3/O
                         net (fo=1, routed)           0.162     9.326    Full_i/VielEntity_0/U0/U1/Load/s_state_cast_carry_i_3_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I2_O)        0.124     9.450 r  Full_i/VielEntity_0/U0/U1/Load/s_state_cast_carry_i_2/O
                         net (fo=1, routed)           0.301     9.751    Full_i/VielEntity_0/U0/U1/Load/p_0_in7_out
    SLICE_X11Y67         LUT2 (Prop_lut2_I1_O)        0.124     9.875 r  Full_i/VielEntity_0/U0/U1/Load/s_state_cast_carry_i_1/O
                         net (fo=1, routed)           0.000     9.875    Full_i/VielEntity_0/U0/U1/Load/s_state_cast_carry_i_1_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.407 r  Full_i/VielEntity_0/U0/U1/Load/s_state_cast_carry/CO[3]
                         net (fo=1, routed)           0.000    10.407    Full_i/VielEntity_0/U0/U1/Load/s_state_cast_carry_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.521 r  Full_i/VielEntity_0/U0/U1/Load/s_state_cast_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.521    Full_i/VielEntity_0/U0/U1/Load/s_state_cast_carry__0_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.635 r  Full_i/VielEntity_0/U0/U1/Load/s_state_cast_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.635    Full_i/VielEntity_0/U0/U1/Load/s_state_cast_carry__1_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.983 r  Full_i/VielEntity_0/U0/U1/Load/s_state_cast_carry__2/O[1]
                         net (fo=2, routed)           0.665    11.649    Full_i/VielEntity_0/U0/U1/Load/s_state_cast[13]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.030    15.679 r  Full_i/VielEntity_0/U0/U1/Load/nume_gain_b0_mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    15.681    Full_i/VielEntity_0/U0/U1/Load/nume_gain_b0_mul_temp_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[39])
                                                      1.518    17.199 f  Full_i/VielEntity_0/U0/U1/Load/nume_gain_b0_mul_temp__0/P[39]
                         net (fo=1, routed)           0.792    17.990    Full_i/VielEntity_0/U0/U1/Load/nume_gain_b0_mul_temp__1[56]
    SLICE_X9Y71          LUT6 (Prop_lut6_I3_O)        0.124    18.114 f  Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry_i_17/O
                         net (fo=1, routed)           0.149    18.263    Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry_i_17_n_0
    SLICE_X9Y71          LUT5 (Prop_lut5_I4_O)        0.124    18.387 r  Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry_i_9/O
                         net (fo=3, routed)           0.585    18.972    Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry_i_9_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I1_O)        0.124    19.096 r  Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry_i_6/O
                         net (fo=1, routed)           0.000    19.096    Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry_i_6_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.629 r  Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.629    Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.746 r  Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.746    Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry__0_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.863 r  Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.009    19.872    Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry__1_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.989 r  Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.989    Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry__2_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.106 r  Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.106    Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry__3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.223 r  Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.223    Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry__4_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.340 r  Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.340    Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry__5_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.655 r  Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry__6/O[3]
                         net (fo=1, routed)           0.592    21.247    Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry__6_n_4
    SLICE_X4Y75          LUT4 (Prop_lut4_I2_O)        0.307    21.554 r  Full_i/VielEntity_0/U0/U1/Load/PWM1_carry_i_12/O
                         net (fo=1, routed)           0.302    21.856    Full_i/VielEntity_0/U0/U1/Load/PWM1_carry_i_12_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.124    21.980 r  Full_i/VielEntity_0/U0/U1/Load/PWM1_carry_i_11/O
                         net (fo=1, routed)           0.000    21.980    Full_i/VielEntity_0/U0/U1/Load/PWM1_carry_i_11_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.512 r  Full_i/VielEntity_0/U0/U1/Load/PWM1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.512    Full_i/VielEntity_0/U0/U1/Load/PWM1_carry_i_10_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.626 r  Full_i/VielEntity_0/U0/U1/Load/PWM1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.626    Full_i/VielEntity_0/U0/U1/Load/PWM1_carry_i_9_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.939 r  Full_i/VielEntity_0/U0/U1/Load/PWM1_carry__0_i_5/O[3]
                         net (fo=2, routed)           0.569    23.508    Full_i/VielEntity_0/U0/U1/Load/PWM_Voltage_2[3]
    SLICE_X0Y77          LUT4 (Prop_lut4_I0_O)        0.306    23.814 r  Full_i/VielEntity_0/U0/U1/Load/PWM1_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    23.814    Full_i/VielEntity_0/U0/Dac2/DAC_o/count_reg[11]_0[1]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    24.305 r  Full_i/VielEntity_0/U0/Dac2/DAC_o/PWM1_carry__0/CO[1]
                         net (fo=1, routed)           1.671    25.976    PWM_Voltage_OBUF
    E15                  OBUF (Prop_obuf_I_O)         3.768    29.744 r  PWM_Voltage_OBUF_inst/O
                         net (fo=0)                   0.000    29.744    PWM_Voltage
    E15                                                               r  PWM_Voltage (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
                         ideal clock network latency
                                                      0.000   664.615    
                         clock pessimism              0.000   664.615    
                         clock uncertainty           -0.173   664.442    
                         output delay                -2.000   662.442    
  -------------------------------------------------------------------
                         required time                        662.442    
                         arrival time                         -29.744    
  -------------------------------------------------------------------
                         slack                                632.698    

Slack (MET) :             654.960ns  (required time - arrival time)
  Source:                 Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            PWM_current
                            (output port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Max at Slow Process Corner
  Requirement:            664.615ns  (VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        9.785ns  (logic 5.553ns (56.748%)  route 4.232ns (43.252%))
  Logic Levels:           6  (CARRY4=2 LUT6=2 MUXF7=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        2.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 664.615 - 664.615 ) 
    Source Clock Delay      (SCD):    -2.302ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -7.214 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.559    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.616    -3.847    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -3.391 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          1.088    -2.302    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X15Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         FDCE (Prop_fdce_C_Q)         0.456    -1.846 r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[1]/Q
                         net (fo=21, routed)          1.104    -0.743    Full_i/VielEntity_0/U0/U1/SineGen/count[1]
    SLICE_X14Y60         LUT6 (Prop_lut6_I1_O)        0.124    -0.619 r  Full_i/VielEntity_0/U0/U1/SineGen/g0_b3/O
                         net (fo=2, routed)           0.000    -0.619    Full_i/VielEntity_0/U0/U1/SineGen/g0_b3_n_0
    SLICE_X14Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    -0.378 r  Full_i/VielEntity_0/U0/U1/SineGen/Gain_out1_i_8/O
                         net (fo=2, routed)           0.478     0.100    Full_i/VielEntity_0/U0/U1/SineGen/A[3]
    SLICE_X11Y61         LUT6 (Prop_lut6_I0_O)        0.298     0.398 r  Full_i/VielEntity_0/U0/U1/SineGen/PWM1_carry_i_3/O
                         net (fo=1, routed)           0.339     0.737    Full_i/VielEntity_0/U0/Dac1/DAC_o/DI[1]
    SLICE_X9Y61          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.244 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/PWM1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.244    Full_i/VielEntity_0/U0/Dac1/DAC_o/PWM1_carry_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.401 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/PWM1_carry__0/CO[1]
                         net (fo=1, routed)           2.311     3.713    PWM_current_OBUF
    E16                  OBUF (Prop_obuf_I_O)         3.770     7.482 r  PWM_current_OBUF_inst/O
                         net (fo=0)                   0.000     7.482    PWM_current
    E16                                                               r  PWM_current (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
                         ideal clock network latency
                                                      0.000   664.615    
                         clock pessimism              0.000   664.615    
                         clock uncertainty           -0.173   664.442    
                         output delay                -2.000   662.442    
  -------------------------------------------------------------------
                         required time                        662.442    
                         arrival time                          -7.482    
  -------------------------------------------------------------------
                         slack                                654.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.397ns  (arrival time - required time)
  Source:                 Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[5]/C
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            PWM_current
                            (output port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 1.688ns (61.945%)  route 1.037ns (38.055%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.155ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.585    -0.767    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.471    -0.155    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X12Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.164     0.009 f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[5]/Q
                         net (fo=22, routed)          0.154     0.163    Full_i/VielEntity_0/U0/U1/SineGen/count[5]
    SLICE_X13Y60         LUT6 (Prop_lut6_I5_O)        0.045     0.208 f  Full_i/VielEntity_0/U0/U1/SineGen/g0_b11/O
                         net (fo=3, routed)           0.257     0.465    Full_i/VielEntity_0/U0/U1/SineGen/g0_b11_n_0
    SLICE_X9Y62          LUT5 (Prop_lut5_I3_O)        0.049     0.514 r  Full_i/VielEntity_0/U0/U1/SineGen/PWM1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.514    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]_0[1]
    SLICE_X9Y62          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     0.610 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/PWM1_carry__0/CO[1]
                         net (fo=1, routed)           0.626     1.236    PWM_current_OBUF
    E16                  OBUF (Prop_obuf_I_O)         1.334     2.570 r  PWM_current_OBUF_inst/O
                         net (fo=0)                   0.000     2.570    PWM_current
    E16                                                               r  PWM_current (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.173     0.173    
                         output delay                -0.000     0.173    
  -------------------------------------------------------------------
                         required time                         -0.173    
                         arrival time                           2.570    
  -------------------------------------------------------------------
                         slack                                  2.397    

Slack (MET) :             5.717ns  (arrival time - required time)
  Source:                 Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[6]/C
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            PWM_Voltage
                            (output port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        6.045ns  (logic 4.085ns (67.585%)  route 1.959ns (32.415%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=4 LUT4=2 MUXF7=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.155ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.585    -0.767    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.471    -0.155    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X13Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.014 r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[6]/Q
                         net (fo=23, routed)          0.194     0.180    Full_i/VielEntity_0/U0/U1/SineGen/count[6]
    SLICE_X13Y61         MUXF7 (Prop_muxf7_S_O)       0.093     0.273 r  Full_i/VielEntity_0/U0/U1/SineGen/Gain_out1_i_11/O
                         net (fo=2, routed)           0.233     0.506    Full_i/VielEntity_0/U0/U1/Load/A[0]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      0.694     1.200 r  Full_i/VielEntity_0/U0/U1/Load/Gain_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     1.202    Full_i/VielEntity_0/U0/U1/Load/Gain_out1_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      0.267     1.469 r  Full_i/VielEntity_0/U0/U1/Load/s_denom_acc_out2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.471    Full_i/VielEntity_0/U0/U1/Load/s_denom_acc_out2_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[26])
                                                      0.246     1.717 r  Full_i/VielEntity_0/U0/U1/Load/s_denom_acc_out2__0/P[26]
                         net (fo=1, routed)           0.255     1.972    Full_i/VielEntity_0/U0/U1/Load/RESIZE[16]
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     2.123 r  Full_i/VielEntity_0/U0/U1/Load/s_state_cast_carry__3/O[1]
                         net (fo=2, routed)           0.192     2.315    Full_i/VielEntity_0/U0/U1/Load/s_state_cast[17]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_B[0]_P[17])
                                                      0.633     2.948 r  Full_i/VielEntity_0/U0/U1/Load/nume_gain_b0_mul_temp__0/P[17]
                         net (fo=3, routed)           0.292     3.240    Full_i/VielEntity_0/U0/U1/Load/p_1_in1_in[16]
    SLICE_X10Y76         LUT4 (Prop_lut4_I0_O)        0.045     3.285 r  Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry__3_i_7/O
                         net (fo=1, routed)           0.000     3.285    Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry__3_i_7_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     3.351 r  Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry__3/O[1]
                         net (fo=1, routed)           0.267     3.618    Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry__3_n_6
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.171     3.789 r  Full_i/VielEntity_0/U0/U1/Load/PWM1_carry_i_9/O[3]
                         net (fo=2, routed)           0.186     3.974    Full_i/VielEntity_0/U0/Dac1/DAC_o/nume_gain1_mul_temp__0[3]
    SLICE_X0Y76          LUT4 (Prop_lut4_I1_O)        0.109     4.083 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/PWM1_carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.083    Full_i/VielEntity_0/U0/Dac2/DAC_o/count_reg[7][3]
    SLICE_X0Y76          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     4.175 r  Full_i/VielEntity_0/U0/Dac2/DAC_o/PWM1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.175    Full_i/VielEntity_0/U0/Dac2/DAC_o/PWM1_carry_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     4.220 r  Full_i/VielEntity_0/U0/Dac2/DAC_o/PWM1_carry__0/CO[1]
                         net (fo=1, routed)           0.337     4.557    PWM_Voltage_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.332     5.890 r  PWM_Voltage_OBUF_inst/O
                         net (fo=0)                   0.000     5.890    PWM_Voltage
    E15                                                               r  PWM_Voltage (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.173     0.173    
                         output delay                -0.000     0.173    
  -------------------------------------------------------------------
                         required time                         -0.173    
                         arrival time                           5.890    
  -------------------------------------------------------------------
                         slack                                  5.717    





---------------------------------------------------------------------------------------------------
From Clock:  clk_430_Full_clk_wiz_0_0
  To Clock:  VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0

Setup :            2  Failing Endpoints,  Worst Slack       -4.945ns,  Total Violation       -9.417ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.549ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.945ns  (required time - arrival time)
  Source:                 Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            PWM_current
                            (output port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Max at Slow Process Corner
  Requirement:            2.307ns  (VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - clk_430_Full_clk_wiz_0_0 rise@662.308ns)
  Data Path Delay:        8.967ns  (logic 4.954ns (55.240%)  route 4.014ns (44.760%))
  Logic Levels:           4  (CARRY4=2 LUT6=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        3.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 664.615 - 664.615 ) 
    Source Clock Delay      (SCD):    -3.847ns = ( 658.461 - 662.308 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                    662.308   662.308 r  
    E3                   IBUF                         0.000   662.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253   663.561    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467   655.094 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655   656.749    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   656.845 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.616   658.461    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDCE (Prop_fdce_C_Q)         0.518   658.979 f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/Q
                         net (fo=5, routed)           1.363   660.342    Full_i/VielEntity_0/U0/U1/SineGen/out[7]
    SLICE_X11Y61         LUT6 (Prop_lut6_I1_O)        0.124   660.466 r  Full_i/VielEntity_0/U0/U1/SineGen/PWM1_carry_i_1/O
                         net (fo=1, routed)           0.339   660.805    Full_i/VielEntity_0/U0/Dac1/DAC_o/DI[3]
    SLICE_X9Y61          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   661.190 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/PWM1_carry/CO[3]
                         net (fo=1, routed)           0.000   661.190    Full_i/VielEntity_0/U0/Dac1/DAC_o/PWM1_carry_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   661.347 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/PWM1_carry__0/CO[1]
                         net (fo=1, routed)           2.311   663.659    PWM_current_OBUF
    E16                  OBUF (Prop_obuf_I_O)         3.770   667.428 r  PWM_current_OBUF_inst/O
                         net (fo=0)                   0.000   667.428    PWM_current
    E16                                                               r  PWM_current (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
                         ideal clock network latency
                                                      0.000   664.615    
                         clock pessimism              0.000   664.615    
                         clock uncertainty           -0.132   664.483    
                         output delay                -2.000   662.483    
  -------------------------------------------------------------------
                         required time                        662.483    
                         arrival time                        -667.428    
  -------------------------------------------------------------------
                         slack                                 -4.945    

Slack (VIOLATED) :        -4.472ns  (required time - arrival time)
  Source:                 Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            PWM_Voltage
                            (output port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Max at Slow Process Corner
  Requirement:            2.307ns  (VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - clk_430_Full_clk_wiz_0_0 rise@662.308ns)
  Data Path Delay:        8.494ns  (logic 4.901ns (57.695%)  route 3.593ns (42.305%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        3.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 664.615 - 664.615 ) 
    Source Clock Delay      (SCD):    -3.847ns = ( 658.461 - 662.308 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                    662.308   662.308 r  
    E3                   IBUF                         0.000   662.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253   663.561    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467   655.094 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655   656.749    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   656.845 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.616   658.461    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y64          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.518   658.979 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]/Q
                         net (fo=5, routed)           1.922   660.901    Full_i/VielEntity_0/U0/U1/Load/out[10]
    SLICE_X0Y77          LUT4 (Prop_lut4_I3_O)        0.124   661.025 r  Full_i/VielEntity_0/U0/U1/Load/PWM1_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000   661.025    Full_i/VielEntity_0/U0/Dac2/DAC_o/count_reg[11]_0[1]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491   661.516 r  Full_i/VielEntity_0/U0/Dac2/DAC_o/PWM1_carry__0/CO[1]
                         net (fo=1, routed)           1.671   663.187    PWM_Voltage_OBUF
    E15                  OBUF (Prop_obuf_I_O)         3.768   666.955 r  PWM_Voltage_OBUF_inst/O
                         net (fo=0)                   0.000   666.955    PWM_Voltage
    E15                                                               r  PWM_Voltage (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
                         ideal clock network latency
                                                      0.000   664.615    
                         clock pessimism              0.000   664.615    
                         clock uncertainty           -0.132   664.483    
                         output delay                -2.000   662.483    
  -------------------------------------------------------------------
                         required time                        662.483    
                         arrival time                        -666.955    
  -------------------------------------------------------------------
                         slack                                 -4.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.549ns  (arrival time - required time)
  Source:                 Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            PWM_Voltage
                            (output port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 1.635ns (66.814%)  route 0.812ns (33.186%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.585    -0.767    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y64          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.603 f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[11]/Q
                         net (fo=5, routed)           0.475    -0.128    Full_i/VielEntity_0/U0/Dac1/DAC_o/out[11]
    SLICE_X0Y77          LUT4 (Prop_lut4_I0_O)        0.043    -0.085 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/PWM1_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.085    Full_i/VielEntity_0/U0/Dac2/DAC_o/count_reg[11][1]
    SLICE_X0Y77          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     0.011 r  Full_i/VielEntity_0/U0/Dac2/DAC_o/PWM1_carry__0/CO[1]
                         net (fo=1, routed)           0.337     0.348    PWM_Voltage_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.332     1.681 r  PWM_Voltage_OBUF_inst/O
                         net (fo=0)                   0.000     1.681    PWM_Voltage
    E15                                                               r  PWM_Voltage (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.132     0.132    
                         output delay                -0.000     0.132    
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  1.549    

Slack (MET) :             1.773ns  (arrival time - required time)
  Source:                 Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            PWM_current
                            (output port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 1.671ns (62.542%)  route 1.001ns (37.458%))
  Logic Levels:           3  (CARRY4=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.585    -0.767    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y64          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.603 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]/Q
                         net (fo=5, routed)           0.374    -0.228    Full_i/VielEntity_0/U0/U1/SineGen/out[8]
    SLICE_X9Y62          LUT6 (Prop_lut6_I4_O)        0.045    -0.183 r  Full_i/VielEntity_0/U0/U1/SineGen/PWM1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    -0.183    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[11]_0[0]
    SLICE_X9Y62          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.055 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/PWM1_carry__0/CO[1]
                         net (fo=1, routed)           0.626     0.571    PWM_current_OBUF
    E16                  OBUF (Prop_obuf_I_O)         1.334     1.905 r  PWM_current_OBUF_inst/O
                         net (fo=0)                   0.000     1.905    PWM_current
    E16                                                               r  PWM_current (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.132     0.132    
                         output delay                -0.000     0.132    
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  1.773    





---------------------------------------------------------------------------------------------------
From Clock:  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  To Clock:  VIRTUAL_clk_430_Full_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack      -31.828ns,  Total Violation      -41.395ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.397ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -31.828ns  (required time - arrival time)
  Source:                 Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            PWM_Voltage
                            (output port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             VIRTUAL_clk_430_Full_clk_wiz_0_0
  Path Type:              Max at Slow Process Corner
  Requirement:            0.089ns  (VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@664.704ns - Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns)
  Data Path Delay:        32.046ns  (logic 23.164ns (72.281%)  route 8.883ns (27.719%))
  Logic Levels:           33  (CARRY4=16 DSP48E1=5 LUT2=1 LUT4=3 LUT5=2 LUT6=4 MUXF7=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        2.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 664.704 - 664.704 ) 
    Source Clock Delay      (SCD):    -2.302ns = ( 662.313 - 664.615 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253   665.868    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467   657.401 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655   659.056    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   659.152 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.616   660.768    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456   661.224 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          1.088   662.313    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X15Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         FDCE (Prop_fdce_C_Q)         0.456   662.769 r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[1]/Q
                         net (fo=21, routed)          0.896   663.665    Full_i/VielEntity_0/U0/U1/SineGen/count[1]
    SLICE_X13Y60         LUT6 (Prop_lut6_I1_O)        0.124   663.789 r  Full_i/VielEntity_0/U0/U1/SineGen/g0_b11/O
                         net (fo=3, routed)           0.000   663.789    Full_i/VielEntity_0/U0/U1/SineGen/g0_b11_n_0
    SLICE_X13Y60         MUXF7 (Prop_muxf7_I0_O)      0.238   664.027 r  Full_i/VielEntity_0/U0/U1/SineGen/Gain_out1_i_1/O
                         net (fo=20, routed)          0.898   664.925    Full_i/VielEntity_0/U0/U1/Load/A[10]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.210   669.135 r  Full_i/VielEntity_0/U0/U1/Load/Gain_out1/PCOUT[47]
                         net (fo=1, routed)           0.002   669.137    Full_i/VielEntity_0/U0/U1/Load/Gain_out1_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713   670.850 r  Full_i/VielEntity_0/U0/U1/Load/s_denom_acc_out2/PCOUT[47]
                         net (fo=1, routed)           0.002   670.852    Full_i/VielEntity_0/U0/U1/Load/s_denom_acc_out2_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518   672.370 r  Full_i/VielEntity_0/U0/U1/Load/s_denom_acc_out2__0/P[5]
                         net (fo=1, routed)           1.286   673.656    Full_i/VielEntity_0/U0/U1/Load/p_3_in28_in
    SLICE_X8Y67          LUT6 (Prop_lut6_I0_O)        0.124   673.780 r  Full_i/VielEntity_0/U0/U1/Load/s_state_cast_carry_i_3/O
                         net (fo=1, routed)           0.162   673.942    Full_i/VielEntity_0/U0/U1/Load/s_state_cast_carry_i_3_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I2_O)        0.124   674.066 r  Full_i/VielEntity_0/U0/U1/Load/s_state_cast_carry_i_2/O
                         net (fo=1, routed)           0.301   674.367    Full_i/VielEntity_0/U0/U1/Load/p_0_in7_out
    SLICE_X11Y67         LUT2 (Prop_lut2_I1_O)        0.124   674.491 r  Full_i/VielEntity_0/U0/U1/Load/s_state_cast_carry_i_1/O
                         net (fo=1, routed)           0.000   674.491    Full_i/VielEntity_0/U0/U1/Load/s_state_cast_carry_i_1_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   675.023 r  Full_i/VielEntity_0/U0/U1/Load/s_state_cast_carry/CO[3]
                         net (fo=1, routed)           0.000   675.023    Full_i/VielEntity_0/U0/U1/Load/s_state_cast_carry_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   675.137 r  Full_i/VielEntity_0/U0/U1/Load/s_state_cast_carry__0/CO[3]
                         net (fo=1, routed)           0.000   675.137    Full_i/VielEntity_0/U0/U1/Load/s_state_cast_carry__0_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   675.251 r  Full_i/VielEntity_0/U0/U1/Load/s_state_cast_carry__1/CO[3]
                         net (fo=1, routed)           0.000   675.251    Full_i/VielEntity_0/U0/U1/Load/s_state_cast_carry__1_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348   675.599 r  Full_i/VielEntity_0/U0/U1/Load/s_state_cast_carry__2/O[1]
                         net (fo=2, routed)           0.665   676.264    Full_i/VielEntity_0/U0/U1/Load/s_state_cast[13]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.030   680.294 r  Full_i/VielEntity_0/U0/U1/Load/nume_gain_b0_mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002   680.296    Full_i/VielEntity_0/U0/U1/Load/nume_gain_b0_mul_temp_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[39])
                                                      1.518   681.814 f  Full_i/VielEntity_0/U0/U1/Load/nume_gain_b0_mul_temp__0/P[39]
                         net (fo=1, routed)           0.792   682.606    Full_i/VielEntity_0/U0/U1/Load/nume_gain_b0_mul_temp__1[56]
    SLICE_X9Y71          LUT6 (Prop_lut6_I3_O)        0.124   682.730 f  Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry_i_17/O
                         net (fo=1, routed)           0.149   682.879    Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry_i_17_n_0
    SLICE_X9Y71          LUT5 (Prop_lut5_I4_O)        0.124   683.003 r  Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry_i_9/O
                         net (fo=3, routed)           0.585   683.588    Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry_i_9_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I1_O)        0.124   683.712 r  Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry_i_6/O
                         net (fo=1, routed)           0.000   683.712    Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry_i_6_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   684.245 r  Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry/CO[3]
                         net (fo=1, routed)           0.000   684.245    Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   684.362 r  Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000   684.362    Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry__0_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   684.479 r  Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.009   684.488    Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry__1_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   684.605 r  Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000   684.605    Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry__2_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   684.722 r  Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000   684.722    Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry__3_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   684.839 r  Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000   684.839    Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry__4_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   684.956 r  Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000   684.956    Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry__5_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   685.271 r  Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry__6/O[3]
                         net (fo=1, routed)           0.592   685.862    Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry__6_n_4
    SLICE_X4Y75          LUT4 (Prop_lut4_I2_O)        0.307   686.169 r  Full_i/VielEntity_0/U0/U1/Load/PWM1_carry_i_12/O
                         net (fo=1, routed)           0.302   686.472    Full_i/VielEntity_0/U0/U1/Load/PWM1_carry_i_12_n_0
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.124   686.596 r  Full_i/VielEntity_0/U0/U1/Load/PWM1_carry_i_11/O
                         net (fo=1, routed)           0.000   686.596    Full_i/VielEntity_0/U0/U1/Load/PWM1_carry_i_11_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   687.128 r  Full_i/VielEntity_0/U0/U1/Load/PWM1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   687.128    Full_i/VielEntity_0/U0/U1/Load/PWM1_carry_i_10_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   687.242 r  Full_i/VielEntity_0/U0/U1/Load/PWM1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000   687.242    Full_i/VielEntity_0/U0/U1/Load/PWM1_carry_i_9_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   687.555 r  Full_i/VielEntity_0/U0/U1/Load/PWM1_carry__0_i_5/O[3]
                         net (fo=2, routed)           0.569   688.124    Full_i/VielEntity_0/U0/U1/Load/PWM_Voltage_2[3]
    SLICE_X0Y77          LUT4 (Prop_lut4_I0_O)        0.306   688.430 r  Full_i/VielEntity_0/U0/U1/Load/PWM1_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000   688.430    Full_i/VielEntity_0/U0/Dac2/DAC_o/count_reg[11]_0[1]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491   688.921 r  Full_i/VielEntity_0/U0/Dac2/DAC_o/PWM1_carry__0/CO[1]
                         net (fo=1, routed)           1.671   690.592    PWM_Voltage_OBUF
    E15                  OBUF (Prop_obuf_I_O)         3.768   694.360 r  PWM_Voltage_OBUF_inst/O
                         net (fo=0)                   0.000   694.360    PWM_Voltage
    E15                                                               r  PWM_Voltage (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                    664.704   664.704 r  
                         ideal clock network latency
                                                      0.000   664.704    
                         clock pessimism              0.000   664.704    
                         clock uncertainty           -0.173   664.531    
                         output delay                -2.000   662.531    
  -------------------------------------------------------------------
                         required time                        662.531    
                         arrival time                        -694.359    
  -------------------------------------------------------------------
                         slack                                -31.828    

Slack (VIOLATED) :        -9.566ns  (required time - arrival time)
  Source:                 Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            PWM_current
                            (output port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             VIRTUAL_clk_430_Full_clk_wiz_0_0
  Path Type:              Max at Slow Process Corner
  Requirement:            0.089ns  (VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@664.704ns - Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns)
  Data Path Delay:        9.785ns  (logic 5.553ns (56.748%)  route 4.232ns (43.252%))
  Logic Levels:           6  (CARRY4=2 LUT6=2 MUXF7=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        2.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 664.704 - 664.704 ) 
    Source Clock Delay      (SCD):    -2.302ns = ( 662.313 - 664.615 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253   665.868    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467   657.401 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655   659.056    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   659.152 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.616   660.768    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456   661.224 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          1.088   662.313    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X15Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         FDCE (Prop_fdce_C_Q)         0.456   662.769 r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[1]/Q
                         net (fo=21, routed)          1.104   663.872    Full_i/VielEntity_0/U0/U1/SineGen/count[1]
    SLICE_X14Y60         LUT6 (Prop_lut6_I1_O)        0.124   663.997 r  Full_i/VielEntity_0/U0/U1/SineGen/g0_b3/O
                         net (fo=2, routed)           0.000   663.997    Full_i/VielEntity_0/U0/U1/SineGen/g0_b3_n_0
    SLICE_X14Y60         MUXF7 (Prop_muxf7_I0_O)      0.241   664.238 r  Full_i/VielEntity_0/U0/U1/SineGen/Gain_out1_i_8/O
                         net (fo=2, routed)           0.478   664.716    Full_i/VielEntity_0/U0/U1/SineGen/A[3]
    SLICE_X11Y61         LUT6 (Prop_lut6_I0_O)        0.298   665.014 r  Full_i/VielEntity_0/U0/U1/SineGen/PWM1_carry_i_3/O
                         net (fo=1, routed)           0.339   665.353    Full_i/VielEntity_0/U0/Dac1/DAC_o/DI[1]
    SLICE_X9Y61          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   665.860 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/PWM1_carry/CO[3]
                         net (fo=1, routed)           0.000   665.860    Full_i/VielEntity_0/U0/Dac1/DAC_o/PWM1_carry_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   666.017 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/PWM1_carry__0/CO[1]
                         net (fo=1, routed)           2.311   668.328    PWM_current_OBUF
    E16                  OBUF (Prop_obuf_I_O)         3.770   672.098 r  PWM_current_OBUF_inst/O
                         net (fo=0)                   0.000   672.098    PWM_current
    E16                                                               r  PWM_current (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                    664.704   664.704 r  
                         ideal clock network latency
                                                      0.000   664.704    
                         clock pessimism              0.000   664.704    
                         clock uncertainty           -0.173   664.531    
                         output delay                -2.000   662.531    
  -------------------------------------------------------------------
                         required time                        662.531    
                         arrival time                        -672.098    
  -------------------------------------------------------------------
                         slack                                 -9.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.397ns  (arrival time - required time)
  Source:                 Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[5]/C
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            PWM_current
                            (output port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             VIRTUAL_clk_430_Full_clk_wiz_0_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@0.000ns - Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 1.688ns (61.945%)  route 1.037ns (38.055%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.155ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.585    -0.767    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.471    -0.155    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X12Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.164     0.009 f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[5]/Q
                         net (fo=22, routed)          0.154     0.163    Full_i/VielEntity_0/U0/U1/SineGen/count[5]
    SLICE_X13Y60         LUT6 (Prop_lut6_I5_O)        0.045     0.208 f  Full_i/VielEntity_0/U0/U1/SineGen/g0_b11/O
                         net (fo=3, routed)           0.257     0.465    Full_i/VielEntity_0/U0/U1/SineGen/g0_b11_n_0
    SLICE_X9Y62          LUT5 (Prop_lut5_I3_O)        0.049     0.514 r  Full_i/VielEntity_0/U0/U1/SineGen/PWM1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.514    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]_0[1]
    SLICE_X9Y62          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     0.610 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/PWM1_carry__0/CO[1]
                         net (fo=1, routed)           0.626     1.236    PWM_current_OBUF
    E16                  OBUF (Prop_obuf_I_O)         1.334     2.570 r  PWM_current_OBUF_inst/O
                         net (fo=0)                   0.000     2.570    PWM_current
    E16                                                               r  PWM_current (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.173     0.173    
                         output delay                -0.000     0.173    
  -------------------------------------------------------------------
                         required time                         -0.173    
                         arrival time                           2.570    
  -------------------------------------------------------------------
                         slack                                  2.397    

Slack (MET) :             5.717ns  (arrival time - required time)
  Source:                 Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[6]/C
                            (rising edge-triggered cell FDCE clocked by Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            PWM_Voltage
                            (output port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             VIRTUAL_clk_430_Full_clk_wiz_0_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@0.000ns - Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        6.045ns  (logic 4.085ns (67.585%)  route 1.959ns (32.415%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=4 LUT4=2 MUXF7=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.155ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.585    -0.767    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.471    -0.155    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X13Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.014 r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[6]/Q
                         net (fo=23, routed)          0.194     0.180    Full_i/VielEntity_0/U0/U1/SineGen/count[6]
    SLICE_X13Y61         MUXF7 (Prop_muxf7_S_O)       0.093     0.273 r  Full_i/VielEntity_0/U0/U1/SineGen/Gain_out1_i_11/O
                         net (fo=2, routed)           0.233     0.506    Full_i/VielEntity_0/U0/U1/Load/A[0]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      0.694     1.200 r  Full_i/VielEntity_0/U0/U1/Load/Gain_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     1.202    Full_i/VielEntity_0/U0/U1/Load/Gain_out1_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      0.267     1.469 r  Full_i/VielEntity_0/U0/U1/Load/s_denom_acc_out2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.471    Full_i/VielEntity_0/U0/U1/Load/s_denom_acc_out2_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[26])
                                                      0.246     1.717 r  Full_i/VielEntity_0/U0/U1/Load/s_denom_acc_out2__0/P[26]
                         net (fo=1, routed)           0.255     1.972    Full_i/VielEntity_0/U0/U1/Load/RESIZE[16]
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     2.123 r  Full_i/VielEntity_0/U0/U1/Load/s_state_cast_carry__3/O[1]
                         net (fo=2, routed)           0.192     2.315    Full_i/VielEntity_0/U0/U1/Load/s_state_cast[17]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_B[0]_P[17])
                                                      0.633     2.948 r  Full_i/VielEntity_0/U0/U1/Load/nume_gain_b0_mul_temp__0/P[17]
                         net (fo=3, routed)           0.292     3.240    Full_i/VielEntity_0/U0/U1/Load/p_1_in1_in[16]
    SLICE_X10Y76         LUT4 (Prop_lut4_I0_O)        0.045     3.285 r  Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry__3_i_7/O
                         net (fo=1, routed)           0.000     3.285    Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry__3_i_7_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     3.351 r  Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry__3/O[1]
                         net (fo=1, routed)           0.267     3.618    Full_i/VielEntity_0/U0/U1/Load/s_nume_acc_out1__0_carry__3_n_6
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.171     3.789 r  Full_i/VielEntity_0/U0/U1/Load/PWM1_carry_i_9/O[3]
                         net (fo=2, routed)           0.186     3.974    Full_i/VielEntity_0/U0/Dac1/DAC_o/nume_gain1_mul_temp__0[3]
    SLICE_X0Y76          LUT4 (Prop_lut4_I1_O)        0.109     4.083 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/PWM1_carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.083    Full_i/VielEntity_0/U0/Dac2/DAC_o/count_reg[7][3]
    SLICE_X0Y76          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     4.175 r  Full_i/VielEntity_0/U0/Dac2/DAC_o/PWM1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.175    Full_i/VielEntity_0/U0/Dac2/DAC_o/PWM1_carry_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     4.220 r  Full_i/VielEntity_0/U0/Dac2/DAC_o/PWM1_carry__0/CO[1]
                         net (fo=1, routed)           0.337     4.557    PWM_Voltage_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.332     5.890 r  PWM_Voltage_OBUF_inst/O
                         net (fo=0)                   0.000     5.890    PWM_Voltage
    E15                                                               r  PWM_Voltage (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.173     0.173    
                         output delay                -0.000     0.173    
  -------------------------------------------------------------------
                         required time                         -0.173    
                         arrival time                           5.890    
  -------------------------------------------------------------------
                         slack                                  5.717    





---------------------------------------------------------------------------------------------------
From Clock:  clk_430_Full_clk_wiz_0_0
  To Clock:  VIRTUAL_clk_430_Full_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -4.944ns,  Total Violation       -9.415ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.549ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.944ns  (required time - arrival time)
  Source:                 Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            PWM_current
                            (output port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             VIRTUAL_clk_430_Full_clk_wiz_0_0
  Path Type:              Max at Slow Process Corner
  Requirement:            2.308ns  (VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@2.308ns - clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.967ns  (logic 4.954ns (55.240%)  route 4.014ns (44.760%))
  Logic Levels:           4  (CARRY4=2 LUT6=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        3.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.308 - 2.308 ) 
    Source Clock Delay      (SCD):    -3.847ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -7.214 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -5.559    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.616    -3.847    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDCE (Prop_fdce_C_Q)         0.518    -3.329 f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/Q
                         net (fo=5, routed)           1.363    -1.966    Full_i/VielEntity_0/U0/U1/SineGen/out[7]
    SLICE_X11Y61         LUT6 (Prop_lut6_I1_O)        0.124    -1.842 r  Full_i/VielEntity_0/U0/U1/SineGen/PWM1_carry_i_1/O
                         net (fo=1, routed)           0.339    -1.503    Full_i/VielEntity_0/U0/Dac1/DAC_o/DI[3]
    SLICE_X9Y61          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    -1.118 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/PWM1_carry/CO[3]
                         net (fo=1, routed)           0.000    -1.118    Full_i/VielEntity_0/U0/Dac1/DAC_o/PWM1_carry_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.961 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/PWM1_carry__0/CO[1]
                         net (fo=1, routed)           2.311     1.351    PWM_current_OBUF
    E16                  OBUF (Prop_obuf_I_O)         3.770     5.120 r  PWM_current_OBUF_inst/O
                         net (fo=0)                   0.000     5.120    PWM_current
    E16                                                               r  PWM_current (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
                         ideal clock network latency
                                                      0.000     2.308    
                         clock pessimism              0.000     2.308    
                         clock uncertainty           -0.132     2.176    
                         output delay                -2.000     0.176    
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -5.120    
  -------------------------------------------------------------------
                         slack                                 -4.944    

Slack (VIOLATED) :        -4.471ns  (required time - arrival time)
  Source:                 Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            PWM_Voltage
                            (output port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             VIRTUAL_clk_430_Full_clk_wiz_0_0
  Path Type:              Max at Slow Process Corner
  Requirement:            2.308ns  (VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@2.308ns - clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 4.901ns (57.695%)  route 3.593ns (42.305%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        3.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.308 - 2.308 ) 
    Source Clock Delay      (SCD):    -3.847ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.253     1.253    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -7.214 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -5.559    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.463 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.616    -3.847    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y64          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.518    -3.329 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]/Q
                         net (fo=5, routed)           1.922    -1.407    Full_i/VielEntity_0/U0/U1/Load/out[10]
    SLICE_X0Y77          LUT4 (Prop_lut4_I3_O)        0.124    -1.283 r  Full_i/VielEntity_0/U0/U1/Load/PWM1_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    -1.283    Full_i/VielEntity_0/U0/Dac2/DAC_o/count_reg[11]_0[1]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    -0.792 r  Full_i/VielEntity_0/U0/Dac2/DAC_o/PWM1_carry__0/CO[1]
                         net (fo=1, routed)           1.671     0.879    PWM_Voltage_OBUF
    E15                  OBUF (Prop_obuf_I_O)         3.768     4.647 r  PWM_Voltage_OBUF_inst/O
                         net (fo=0)                   0.000     4.647    PWM_Voltage
    E15                                                               r  PWM_Voltage (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
                         ideal clock network latency
                                                      0.000     2.308    
                         clock pessimism              0.000     2.308    
                         clock uncertainty           -0.132     2.176    
                         output delay                -2.000     0.176    
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -4.647    
  -------------------------------------------------------------------
                         slack                                 -4.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.549ns  (arrival time - required time)
  Source:                 Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            PWM_Voltage
                            (output port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             VIRTUAL_clk_430_Full_clk_wiz_0_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@0.000ns - clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 1.635ns (66.814%)  route 0.812ns (33.186%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.585    -0.767    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y64          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.603 f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[11]/Q
                         net (fo=5, routed)           0.475    -0.128    Full_i/VielEntity_0/U0/Dac1/DAC_o/out[11]
    SLICE_X0Y77          LUT4 (Prop_lut4_I0_O)        0.043    -0.085 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/PWM1_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.085    Full_i/VielEntity_0/U0/Dac2/DAC_o/count_reg[11][1]
    SLICE_X0Y77          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     0.011 r  Full_i/VielEntity_0/U0/Dac2/DAC_o/PWM1_carry__0/CO[1]
                         net (fo=1, routed)           0.337     0.348    PWM_Voltage_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.332     1.681 r  PWM_Voltage_OBUF_inst/O
                         net (fo=0)                   0.000     1.681    PWM_Voltage
    E15                                                               r  PWM_Voltage (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.132     0.132    
                         output delay                -0.000     0.132    
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  1.549    

Slack (MET) :             1.773ns  (arrival time - required time)
  Source:                 Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            PWM_current
                            (output port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             VIRTUAL_clk_430_Full_clk_wiz_0_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@0.000ns - clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 1.671ns (62.542%)  route 1.001ns (37.458%))
  Logic Levels:           3  (CARRY4=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.440     0.440    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.878 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.378    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.352 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.585    -0.767    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y64          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.603 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]/Q
                         net (fo=5, routed)           0.374    -0.228    Full_i/VielEntity_0/U0/U1/SineGen/out[8]
    SLICE_X9Y62          LUT6 (Prop_lut6_I4_O)        0.045    -0.183 r  Full_i/VielEntity_0/U0/U1/SineGen/PWM1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    -0.183    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[11]_0[0]
    SLICE_X9Y62          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.055 r  Full_i/VielEntity_0/U0/Dac1/DAC_o/PWM1_carry__0/CO[1]
                         net (fo=1, routed)           0.626     0.571    PWM_current_OBUF
    E16                  OBUF (Prop_obuf_I_O)         1.334     1.905 r  PWM_current_OBUF_inst/O
                         net (fo=0)                   0.000     1.905    PWM_current
    E16                                                               r  PWM_current (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.132     0.132    
                         output delay                -0.000     0.132    
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  1.773    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  To Clock:  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0

Setup :            0  Failing Endpoints,  Worst Slack      647.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             647.259ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[3]/CLR
                            (recovery check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            664.615ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 1.638ns (35.366%)  route 2.993ns (64.634%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -2.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( 662.467 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514    11.514 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874    12.388    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          2.118    14.630    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X13Y60         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   659.637    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   659.728 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499   661.226    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.367   661.593 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.874   662.467    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X13Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[3]/C
                         clock pessimism              0.000   662.467    
                         clock uncertainty           -0.173   662.294    
    SLICE_X13Y60         FDCE (Recov_fdce_C_CLR)     -0.405   661.889    Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[3]
  -------------------------------------------------------------------
                         required time                        661.889    
                         arrival time                         -14.630    
  -------------------------------------------------------------------
                         slack                                647.259    

Slack (MET) :             647.259ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[6]/CLR
                            (recovery check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            664.615ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 1.638ns (35.366%)  route 2.993ns (64.634%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -2.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( 662.467 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514    11.514 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874    12.388    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          2.118    14.630    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X13Y60         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   659.637    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   659.728 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499   661.226    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.367   661.593 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.874   662.467    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X13Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[6]/C
                         clock pessimism              0.000   662.467    
                         clock uncertainty           -0.173   662.294    
    SLICE_X13Y60         FDCE (Recov_fdce_C_CLR)     -0.405   661.889    Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[6]
  -------------------------------------------------------------------
                         required time                        661.889    
                         arrival time                         -14.630    
  -------------------------------------------------------------------
                         slack                                647.259    

Slack (MET) :             647.345ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[0]/CLR
                            (recovery check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            664.615ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 1.638ns (35.366%)  route 2.993ns (64.634%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -2.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( 662.467 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514    11.514 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874    12.388    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          2.118    14.630    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X12Y60         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   659.637    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   659.728 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499   661.226    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.367   661.593 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.874   662.467    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X12Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[0]/C
                         clock pessimism              0.000   662.467    
                         clock uncertainty           -0.173   662.294    
    SLICE_X12Y60         FDCE (Recov_fdce_C_CLR)     -0.319   661.975    Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[0]
  -------------------------------------------------------------------
                         required time                        661.975    
                         arrival time                         -14.630    
  -------------------------------------------------------------------
                         slack                                647.345    

Slack (MET) :             647.345ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[5]/CLR
                            (recovery check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            664.615ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 1.638ns (35.366%)  route 2.993ns (64.634%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -2.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( 662.467 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514    11.514 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874    12.388    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          2.118    14.630    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X12Y60         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   659.637    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   659.728 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499   661.226    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.367   661.593 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.874   662.467    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X12Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[5]/C
                         clock pessimism              0.000   662.467    
                         clock uncertainty           -0.173   662.294    
    SLICE_X12Y60         FDCE (Recov_fdce_C_CLR)     -0.319   661.975    Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[5]
  -------------------------------------------------------------------
                         required time                        661.975    
                         arrival time                         -14.630    
  -------------------------------------------------------------------
                         slack                                647.345    

Slack (MET) :             647.673ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[2]/CLR
                            (recovery check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            664.615ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 1.638ns (38.481%)  route 2.618ns (61.519%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -2.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.109ns = ( 662.506 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514    11.514 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874    12.388    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          1.744    14.255    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X13Y59         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   659.637    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   659.728 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499   661.226    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.367   661.593 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.913   662.506    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X13Y59         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[2]/C
                         clock pessimism              0.000   662.506    
                         clock uncertainty           -0.173   662.333    
    SLICE_X13Y59         FDCE (Recov_fdce_C_CLR)     -0.405   661.928    Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[2]
  -------------------------------------------------------------------
                         required time                        661.928    
                         arrival time                         -14.255    
  -------------------------------------------------------------------
                         slack                                647.673    

Slack (MET) :             647.870ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[1]/CLR
                            (recovery check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            664.615ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 1.638ns (40.048%)  route 2.451ns (59.952%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 662.537 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514    11.514 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874    12.388    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          1.577    14.089    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X15Y60         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   659.637    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   659.728 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499   661.226    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.367   661.593 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.943   662.537    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X15Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[1]/C
                         clock pessimism              0.000   662.537    
                         clock uncertainty           -0.173   662.364    
    SLICE_X15Y60         FDCE (Recov_fdce_C_CLR)     -0.405   661.959    Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[1]
  -------------------------------------------------------------------
                         required time                        661.959    
                         arrival time                         -14.089    
  -------------------------------------------------------------------
                         slack                                647.870    

Slack (MET) :             647.870ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[4]/CLR
                            (recovery check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            664.615ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 1.638ns (40.048%)  route 2.451ns (59.952%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 662.537 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514    11.514 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874    12.388    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          1.577    14.089    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X15Y60         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   659.637    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   659.728 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499   661.226    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.367   661.593 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.943   662.537    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X15Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[4]/C
                         clock pessimism              0.000   662.537    
                         clock uncertainty           -0.173   662.364    
    SLICE_X15Y60         FDCE (Recov_fdce_C_CLR)     -0.405   661.959    Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[4]
  -------------------------------------------------------------------
                         required time                        661.959    
                         arrival time                         -14.089    
  -------------------------------------------------------------------
                         slack                                647.870    

Slack (MET) :             649.767ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg[1]/CLR
                            (recovery check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            664.615ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 1.638ns (51.850%)  route 1.521ns (48.150%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -1.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.112ns = ( 663.503 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514    11.514 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874    12.388    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.646    13.158    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X65Y67         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   659.637    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   659.728 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499   661.226    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.367   661.593 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          1.910   663.503    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X65Y67         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[1]/C
                         clock pessimism              0.000   663.503    
                         clock uncertainty           -0.173   663.331    
    SLICE_X65Y67         FDCE (Recov_fdce_C_CLR)     -0.405   662.926    Full_i/VielEntity_0/U0/U1/SineGen/count_reg[1]
  -------------------------------------------------------------------
                         required time                        662.926    
                         arrival time                         -13.158    
  -------------------------------------------------------------------
                         slack                                649.767    

Slack (MET) :             649.767ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg[4]/CLR
                            (recovery check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            664.615ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 1.638ns (51.850%)  route 1.521ns (48.150%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -1.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.112ns = ( 663.503 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514    11.514 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874    12.388    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.646    13.158    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X65Y67         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   659.637    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   659.728 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499   661.226    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.367   661.593 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          1.910   663.503    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X65Y67         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[4]/C
                         clock pessimism              0.000   663.503    
                         clock uncertainty           -0.173   663.331    
    SLICE_X65Y67         FDCE (Recov_fdce_C_CLR)     -0.405   662.926    Full_i/VielEntity_0/U0/U1/SineGen/count_reg[4]
  -------------------------------------------------------------------
                         required time                        662.926    
                         arrival time                         -13.158    
  -------------------------------------------------------------------
                         slack                                649.767    

Slack (MET) :             649.767ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg[5]/CLR
                            (recovery check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            664.615ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 1.638ns (51.850%)  route 1.521ns (48.150%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -1.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.112ns = ( 663.503 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514    11.514 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874    12.388    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.646    13.158    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X65Y67         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                   IBUF                         0.000   664.615 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181   665.796    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   658.060 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   659.637    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   659.728 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499   661.226    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.367   661.593 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          1.910   663.503    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X65Y67         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[5]/C
                         clock pessimism              0.000   663.503    
                         clock uncertainty           -0.173   663.331    
    SLICE_X65Y67         FDCE (Recov_fdce_C_CLR)     -0.405   662.926    Full_i/VielEntity_0/U0/U1/SineGen/count_reg[5]
  -------------------------------------------------------------------
                         required time                        662.926    
                         arrival time                         -13.158    
  -------------------------------------------------------------------
                         slack                                649.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.084ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/CLR
                            (removal check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.326ns (39.483%)  route 0.500ns (60.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.141     2.826    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X64Y68         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.175    -0.549 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          1.185     0.636    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X64Y68         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/C
                         clock pessimism              0.000     0.636    
                         clock uncertainty            0.173     0.809    
    SLICE_X64Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.742    Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.084ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg[2]/CLR
                            (removal check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.326ns (39.483%)  route 0.500ns (60.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.141     2.826    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X64Y68         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.175    -0.549 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          1.185     0.636    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X64Y68         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[2]/C
                         clock pessimism              0.000     0.636    
                         clock uncertainty            0.173     0.809    
    SLICE_X64Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.742    Full_i/VielEntity_0/U0/U1/SineGen/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.084ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg[3]/CLR
                            (removal check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.326ns (39.483%)  route 0.500ns (60.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.141     2.826    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X64Y68         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.175    -0.549 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          1.185     0.636    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X64Y68         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[3]/C
                         clock pessimism              0.000     0.636    
                         clock uncertainty            0.173     0.809    
    SLICE_X64Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.742    Full_i/VielEntity_0/U0/U1/SineGen/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.084ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg[6]/CLR
                            (removal check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.326ns (39.483%)  route 0.500ns (60.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.141     2.826    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X64Y68         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.175    -0.549 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          1.185     0.636    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X64Y68         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[6]/C
                         clock pessimism              0.000     0.636    
                         clock uncertainty            0.173     0.809    
    SLICE_X64Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.742    Full_i/VielEntity_0/U0/U1/SineGen/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.289ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg[1]/CLR
                            (removal check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.326ns (34.659%)  route 0.615ns (65.341%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.255     2.941    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X65Y67         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.175    -0.549 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          1.120     0.571    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X65Y67         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[1]/C
                         clock pessimism              0.000     0.571    
                         clock uncertainty            0.173     0.744    
    SLICE_X65Y67         FDCE (Remov_fdce_C_CLR)     -0.092     0.652    Full_i/VielEntity_0/U0/U1/SineGen/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           2.941    
  -------------------------------------------------------------------
                         slack                                  2.289    

Slack (MET) :             2.289ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg[4]/CLR
                            (removal check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.326ns (34.659%)  route 0.615ns (65.341%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.255     2.941    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X65Y67         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.175    -0.549 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          1.120     0.571    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X65Y67         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[4]/C
                         clock pessimism              0.000     0.571    
                         clock uncertainty            0.173     0.744    
    SLICE_X65Y67         FDCE (Remov_fdce_C_CLR)     -0.092     0.652    Full_i/VielEntity_0/U0/U1/SineGen/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           2.941    
  -------------------------------------------------------------------
                         slack                                  2.289    

Slack (MET) :             2.289ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg[5]/CLR
                            (removal check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.326ns (34.659%)  route 0.615ns (65.341%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.255     2.941    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X65Y67         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.175    -0.549 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          1.120     0.571    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X65Y67         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[5]/C
                         clock pessimism              0.000     0.571    
                         clock uncertainty            0.173     0.744    
    SLICE_X65Y67         FDCE (Remov_fdce_C_CLR)     -0.092     0.652    Full_i/VielEntity_0/U0/U1/SineGen/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           2.941    
  -------------------------------------------------------------------
                         slack                                  2.289    

Slack (MET) :             3.240ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[1]/CLR
                            (removal check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.326ns (24.451%)  route 1.007ns (75.549%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.648     3.334    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X15Y60         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.175    -0.549 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.561     0.013    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X15Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[1]/C
                         clock pessimism              0.000     0.013    
                         clock uncertainty            0.173     0.185    
    SLICE_X15Y60         FDCE (Remov_fdce_C_CLR)     -0.092     0.093    Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           3.334    
  -------------------------------------------------------------------
                         slack                                  3.240    

Slack (MET) :             3.240ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[4]/CLR
                            (removal check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.326ns (24.451%)  route 1.007ns (75.549%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.648     3.334    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X15Y60         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.175    -0.549 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.561     0.013    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X15Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[4]/C
                         clock pessimism              0.000     0.013    
                         clock uncertainty            0.173     0.185    
    SLICE_X15Y60         FDCE (Remov_fdce_C_CLR)     -0.092     0.093    Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           3.334    
  -------------------------------------------------------------------
                         slack                                  3.240    

Slack (MET) :             3.357ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[2]/CLR
                            (removal check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.326ns (22.612%)  route 1.116ns (77.388%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.757     3.442    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X13Y59         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.175    -0.549 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.553     0.004    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X13Y59         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[2]/C
                         clock pessimism              0.000     0.004    
                         clock uncertainty            0.173     0.177    
    SLICE_X13Y59         FDCE (Remov_fdce_C_CLR)     -0.092     0.085    Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           3.442    
  -------------------------------------------------------------------
                         slack                                  3.357    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  VIRTUAL_clk_430_Full_clk_wiz_0_0
  To Clock:  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0

Setup :           14  Failing Endpoints,  Worst Slack      -15.314ns,  Total Violation     -193.181ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.314ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[3]/CLR
                            (recovery check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.042ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        4.630ns  (logic 1.638ns (35.366%)  route 2.993ns (64.634%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -2.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( 1991.698 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                 10.000  2001.804    
    C2                                                0.000  2001.804 r  resetn (IN)
                         net (fo=0)                   0.000  2001.804    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2003.318 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874  2004.192    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124  2004.316 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          2.118  2006.434    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X13Y60         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                   IBUF                         0.000  1993.846 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181  1995.027    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1987.291 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576  1988.867    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1988.958 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499  1990.457    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.367  1990.824 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.874  1991.698    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X13Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[3]/C
                         clock pessimism              0.000  1991.698    
                         clock uncertainty           -0.173  1991.525    
    SLICE_X13Y60         FDCE (Recov_fdce_C_CLR)     -0.405  1991.120    Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[3]
  -------------------------------------------------------------------
                         required time                       1991.120    
                         arrival time                       -2006.434    
  -------------------------------------------------------------------
                         slack                                -15.314    

Slack (VIOLATED) :        -15.314ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[6]/CLR
                            (recovery check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.042ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        4.630ns  (logic 1.638ns (35.366%)  route 2.993ns (64.634%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -2.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( 1991.698 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                 10.000  2001.804    
    C2                                                0.000  2001.804 r  resetn (IN)
                         net (fo=0)                   0.000  2001.804    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2003.318 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874  2004.192    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124  2004.316 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          2.118  2006.434    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X13Y60         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                   IBUF                         0.000  1993.846 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181  1995.027    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1987.291 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576  1988.867    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1988.958 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499  1990.457    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.367  1990.824 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.874  1991.698    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X13Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[6]/C
                         clock pessimism              0.000  1991.698    
                         clock uncertainty           -0.173  1991.525    
    SLICE_X13Y60         FDCE (Recov_fdce_C_CLR)     -0.405  1991.120    Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[6]
  -------------------------------------------------------------------
                         required time                       1991.120    
                         arrival time                       -2006.434    
  -------------------------------------------------------------------
                         slack                                -15.314    

Slack (VIOLATED) :        -15.228ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[0]/CLR
                            (recovery check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.042ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        4.630ns  (logic 1.638ns (35.366%)  route 2.993ns (64.634%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -2.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( 1991.698 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                 10.000  2001.804    
    C2                                                0.000  2001.804 r  resetn (IN)
                         net (fo=0)                   0.000  2001.804    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2003.318 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874  2004.192    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124  2004.316 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          2.118  2006.434    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X12Y60         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                   IBUF                         0.000  1993.846 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181  1995.027    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1987.291 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576  1988.867    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1988.958 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499  1990.457    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.367  1990.824 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.874  1991.698    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X12Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[0]/C
                         clock pessimism              0.000  1991.698    
                         clock uncertainty           -0.173  1991.525    
    SLICE_X12Y60         FDCE (Recov_fdce_C_CLR)     -0.319  1991.206    Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[0]
  -------------------------------------------------------------------
                         required time                       1991.206    
                         arrival time                       -2006.434    
  -------------------------------------------------------------------
                         slack                                -15.228    

Slack (VIOLATED) :        -15.228ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[5]/CLR
                            (recovery check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.042ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        4.630ns  (logic 1.638ns (35.366%)  route 2.993ns (64.634%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -2.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.148ns = ( 1991.698 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                 10.000  2001.804    
    C2                                                0.000  2001.804 r  resetn (IN)
                         net (fo=0)                   0.000  2001.804    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2003.318 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874  2004.192    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124  2004.316 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          2.118  2006.434    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X12Y60         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                   IBUF                         0.000  1993.846 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181  1995.027    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1987.291 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576  1988.867    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1988.958 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499  1990.457    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.367  1990.824 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.874  1991.698    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X12Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[5]/C
                         clock pessimism              0.000  1991.698    
                         clock uncertainty           -0.173  1991.525    
    SLICE_X12Y60         FDCE (Recov_fdce_C_CLR)     -0.319  1991.206    Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[5]
  -------------------------------------------------------------------
                         required time                       1991.206    
                         arrival time                       -2006.434    
  -------------------------------------------------------------------
                         slack                                -15.228    

Slack (VIOLATED) :        -14.900ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[2]/CLR
                            (recovery check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.042ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        4.255ns  (logic 1.638ns (38.481%)  route 2.618ns (61.519%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -2.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.109ns = ( 1991.737 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                 10.000  2001.804    
    C2                                                0.000  2001.804 r  resetn (IN)
                         net (fo=0)                   0.000  2001.804    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2003.318 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874  2004.192    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124  2004.316 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          1.744  2006.060    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X13Y59         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                   IBUF                         0.000  1993.846 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181  1995.027    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1987.291 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576  1988.867    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1988.958 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499  1990.457    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.367  1990.824 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.913  1991.737    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X13Y59         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[2]/C
                         clock pessimism              0.000  1991.737    
                         clock uncertainty           -0.173  1991.564    
    SLICE_X13Y59         FDCE (Recov_fdce_C_CLR)     -0.405  1991.159    Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[2]
  -------------------------------------------------------------------
                         required time                       1991.159    
                         arrival time                       -2006.059    
  -------------------------------------------------------------------
                         slack                                -14.900    

Slack (VIOLATED) :        -14.703ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[1]/CLR
                            (recovery check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.042ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        4.089ns  (logic 1.638ns (40.048%)  route 2.451ns (59.952%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 1991.767 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                 10.000  2001.804    
    C2                                                0.000  2001.804 r  resetn (IN)
                         net (fo=0)                   0.000  2001.804    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2003.318 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874  2004.192    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124  2004.316 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          1.577  2005.893    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X15Y60         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                   IBUF                         0.000  1993.846 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181  1995.027    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1987.291 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576  1988.867    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1988.958 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499  1990.457    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.367  1990.824 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.943  1991.767    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X15Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[1]/C
                         clock pessimism              0.000  1991.767    
                         clock uncertainty           -0.173  1991.594    
    SLICE_X15Y60         FDCE (Recov_fdce_C_CLR)     -0.405  1991.189    Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[1]
  -------------------------------------------------------------------
                         required time                       1991.190    
                         arrival time                       -2005.893    
  -------------------------------------------------------------------
                         slack                                -14.703    

Slack (VIOLATED) :        -14.703ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[4]/CLR
                            (recovery check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.042ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        4.089ns  (logic 1.638ns (40.048%)  route 2.451ns (59.952%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 1991.767 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                 10.000  2001.804    
    C2                                                0.000  2001.804 r  resetn (IN)
                         net (fo=0)                   0.000  2001.804    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2003.318 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874  2004.192    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124  2004.316 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          1.577  2005.893    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X15Y60         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                   IBUF                         0.000  1993.846 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181  1995.027    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1987.291 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576  1988.867    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1988.958 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499  1990.457    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.367  1990.824 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.943  1991.767    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X15Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[4]/C
                         clock pessimism              0.000  1991.767    
                         clock uncertainty           -0.173  1991.594    
    SLICE_X15Y60         FDCE (Recov_fdce_C_CLR)     -0.405  1991.189    Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[4]
  -------------------------------------------------------------------
                         required time                       1991.190    
                         arrival time                       -2005.893    
  -------------------------------------------------------------------
                         slack                                -14.703    

Slack (VIOLATED) :        -12.806ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg[1]/CLR
                            (recovery check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.042ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        3.158ns  (logic 1.638ns (51.850%)  route 1.521ns (48.150%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -1.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.112ns = ( 1992.734 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                 10.000  2001.804    
    C2                                                0.000  2001.804 r  resetn (IN)
                         net (fo=0)                   0.000  2001.804    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2003.318 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874  2004.192    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124  2004.316 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.646  2004.962    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X65Y67         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                   IBUF                         0.000  1993.846 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181  1995.027    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1987.291 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576  1988.867    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1988.958 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499  1990.457    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.367  1990.824 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          1.910  1992.734    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X65Y67         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[1]/C
                         clock pessimism              0.000  1992.734    
                         clock uncertainty           -0.173  1992.561    
    SLICE_X65Y67         FDCE (Recov_fdce_C_CLR)     -0.405  1992.156    Full_i/VielEntity_0/U0/U1/SineGen/count_reg[1]
  -------------------------------------------------------------------
                         required time                       1992.156    
                         arrival time                       -2004.962    
  -------------------------------------------------------------------
                         slack                                -12.806    

Slack (VIOLATED) :        -12.806ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg[4]/CLR
                            (recovery check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.042ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        3.158ns  (logic 1.638ns (51.850%)  route 1.521ns (48.150%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -1.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.112ns = ( 1992.734 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                 10.000  2001.804    
    C2                                                0.000  2001.804 r  resetn (IN)
                         net (fo=0)                   0.000  2001.804    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2003.318 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874  2004.192    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124  2004.316 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.646  2004.962    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X65Y67         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                   IBUF                         0.000  1993.846 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181  1995.027    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1987.291 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576  1988.867    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1988.958 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499  1990.457    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.367  1990.824 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          1.910  1992.734    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X65Y67         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[4]/C
                         clock pessimism              0.000  1992.734    
                         clock uncertainty           -0.173  1992.561    
    SLICE_X65Y67         FDCE (Recov_fdce_C_CLR)     -0.405  1992.156    Full_i/VielEntity_0/U0/U1/SineGen/count_reg[4]
  -------------------------------------------------------------------
                         required time                       1992.156    
                         arrival time                       -2004.962    
  -------------------------------------------------------------------
                         slack                                -12.806    

Slack (VIOLATED) :        -12.806ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg[5]/CLR
                            (recovery check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.042ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        3.158ns  (logic 1.638ns (51.850%)  route 1.521ns (48.150%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -1.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.112ns = ( 1992.734 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                 10.000  2001.804    
    C2                                                0.000  2001.804 r  resetn (IN)
                         net (fo=0)                   0.000  2001.804    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2003.318 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874  2004.192    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124  2004.316 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.646  2004.962    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X65Y67         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                   IBUF                         0.000  1993.846 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181  1995.027    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1987.291 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576  1988.867    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1988.958 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.499  1990.457    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.367  1990.824 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          1.910  1992.734    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X65Y67         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[5]/C
                         clock pessimism              0.000  1992.734    
                         clock uncertainty           -0.173  1992.561    
    SLICE_X65Y67         FDCE (Recov_fdce_C_CLR)     -0.405  1992.156    Full_i/VielEntity_0/U0/U1/SineGen/count_reg[5]
  -------------------------------------------------------------------
                         required time                       1992.156    
                         arrival time                       -2004.962    
  -------------------------------------------------------------------
                         slack                                -12.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.084ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/CLR
                            (removal check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.326ns (39.483%)  route 0.500ns (60.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.141     2.826    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X64Y68         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.175    -0.549 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          1.185     0.636    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X64Y68         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]/C
                         clock pessimism              0.000     0.636    
                         clock uncertainty            0.173     0.809    
    SLICE_X64Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.742    Full_i/VielEntity_0/U0/U1/SineGen/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.084ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg[2]/CLR
                            (removal check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.326ns (39.483%)  route 0.500ns (60.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.141     2.826    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X64Y68         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.175    -0.549 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          1.185     0.636    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X64Y68         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[2]/C
                         clock pessimism              0.000     0.636    
                         clock uncertainty            0.173     0.809    
    SLICE_X64Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.742    Full_i/VielEntity_0/U0/U1/SineGen/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.084ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg[3]/CLR
                            (removal check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.326ns (39.483%)  route 0.500ns (60.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.141     2.826    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X64Y68         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.175    -0.549 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          1.185     0.636    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X64Y68         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[3]/C
                         clock pessimism              0.000     0.636    
                         clock uncertainty            0.173     0.809    
    SLICE_X64Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.742    Full_i/VielEntity_0/U0/U1/SineGen/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.084ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg[6]/CLR
                            (removal check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.326ns (39.483%)  route 0.500ns (60.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.141     2.826    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X64Y68         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.175    -0.549 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          1.185     0.636    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X64Y68         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[6]/C
                         clock pessimism              0.000     0.636    
                         clock uncertainty            0.173     0.809    
    SLICE_X64Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.742    Full_i/VielEntity_0/U0/U1/SineGen/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.289ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg[1]/CLR
                            (removal check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.326ns (34.659%)  route 0.615ns (65.341%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.255     2.941    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X65Y67         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.175    -0.549 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          1.120     0.571    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X65Y67         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[1]/C
                         clock pessimism              0.000     0.571    
                         clock uncertainty            0.173     0.744    
    SLICE_X65Y67         FDCE (Remov_fdce_C_CLR)     -0.092     0.652    Full_i/VielEntity_0/U0/U1/SineGen/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           2.941    
  -------------------------------------------------------------------
                         slack                                  2.289    

Slack (MET) :             2.289ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg[4]/CLR
                            (removal check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.326ns (34.659%)  route 0.615ns (65.341%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.255     2.941    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X65Y67         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.175    -0.549 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          1.120     0.571    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X65Y67         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[4]/C
                         clock pessimism              0.000     0.571    
                         clock uncertainty            0.173     0.744    
    SLICE_X65Y67         FDCE (Remov_fdce_C_CLR)     -0.092     0.652    Full_i/VielEntity_0/U0/U1/SineGen/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           2.941    
  -------------------------------------------------------------------
                         slack                                  2.289    

Slack (MET) :             2.289ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg[5]/CLR
                            (removal check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.326ns (34.659%)  route 0.615ns (65.341%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.255     2.941    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X65Y67         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.175    -0.549 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          1.120     0.571    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X65Y67         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg[5]/C
                         clock pessimism              0.000     0.571    
                         clock uncertainty            0.173     0.744    
    SLICE_X65Y67         FDCE (Remov_fdce_C_CLR)     -0.092     0.652    Full_i/VielEntity_0/U0/U1/SineGen/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           2.941    
  -------------------------------------------------------------------
                         slack                                  2.289    

Slack (MET) :             3.240ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[1]/CLR
                            (removal check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.326ns (24.451%)  route 1.007ns (75.549%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.648     3.334    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X15Y60         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.175    -0.549 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.561     0.013    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X15Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[1]/C
                         clock pessimism              0.000     0.013    
                         clock uncertainty            0.173     0.185    
    SLICE_X15Y60         FDCE (Remov_fdce_C_CLR)     -0.092     0.093    Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           3.334    
  -------------------------------------------------------------------
                         slack                                  3.240    

Slack (MET) :             3.240ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[4]/CLR
                            (removal check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.326ns (24.451%)  route 1.007ns (75.549%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.648     3.334    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X15Y60         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.175    -0.549 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.561     0.013    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X15Y60         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[4]/C
                         clock pessimism              0.000     0.013    
                         clock uncertainty            0.173     0.185    
    SLICE_X15Y60         FDCE (Remov_fdce_C_CLR)     -0.092     0.093    Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           3.334    
  -------------------------------------------------------------------
                         slack                                  3.240    

Slack (MET) :             3.357ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[2]/CLR
                            (removal check against rising-edge clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.326ns (22.612%)  route 1.116ns (77.388%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.757     3.442    Full_i/VielEntity_0/U0/U1/SineGen/resetn
    SLICE_X13Y59         FDCE                                         f  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.175    -0.549 r  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=14, routed)          0.553     0.004    Full_i/VielEntity_0/U0/U1/SineGen/clk_sine
    SLICE_X13Y59         FDCE                                         r  Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[2]/C
                         clock pessimism              0.000     0.004    
                         clock uncertainty            0.173     0.177    
    SLICE_X13Y59         FDCE (Remov_fdce_C_CLR)     -0.092     0.085    Full_i/VielEntity_0/U0/U1/SineGen/count_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           3.442    
  -------------------------------------------------------------------
                         slack                                  3.357    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  To Clock:  clk_430_Full_clk_wiz_0_0

Setup :           12  Failing Endpoints,  Worst Slack      -15.950ns,  Total Violation     -190.663ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.950ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_430_Full_clk_wiz_0_0 rise@2.308ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 1.638ns (37.055%)  route 2.782ns (62.945%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.388ns = ( -1.080 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514    11.514 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874    12.388    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          1.908    14.419    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y62          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.671    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.580 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.500    -1.080    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y62          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]/C
                         clock pessimism              0.000    -1.080    
                         clock uncertainty           -0.132    -1.212    
    SLICE_X6Y62          FDCE (Recov_fdce_C_CLR)     -0.319    -1.531    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                         -14.419    
  -------------------------------------------------------------------
                         slack                                -15.950    

Slack (VIOLATED) :        -15.950ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_430_Full_clk_wiz_0_0 rise@2.308ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 1.638ns (37.055%)  route 2.782ns (62.945%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.388ns = ( -1.080 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514    11.514 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874    12.388    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          1.908    14.419    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y62          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.671    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.580 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.500    -1.080    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y62          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[1]/C
                         clock pessimism              0.000    -1.080    
                         clock uncertainty           -0.132    -1.212    
    SLICE_X6Y62          FDCE (Recov_fdce_C_CLR)     -0.319    -1.531    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                         -14.419    
  -------------------------------------------------------------------
                         slack                                -15.950    

Slack (VIOLATED) :        -15.950ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_430_Full_clk_wiz_0_0 rise@2.308ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 1.638ns (37.055%)  route 2.782ns (62.945%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.388ns = ( -1.080 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514    11.514 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874    12.388    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          1.908    14.419    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y62          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.671    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.580 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.500    -1.080    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y62          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[2]/C
                         clock pessimism              0.000    -1.080    
                         clock uncertainty           -0.132    -1.212    
    SLICE_X6Y62          FDCE (Recov_fdce_C_CLR)     -0.319    -1.531    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                         -14.419    
  -------------------------------------------------------------------
                         slack                                -15.950    

Slack (VIOLATED) :        -15.950ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_430_Full_clk_wiz_0_0 rise@2.308ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 1.638ns (37.055%)  route 2.782ns (62.945%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.388ns = ( -1.080 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514    11.514 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874    12.388    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          1.908    14.419    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y62          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.671    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.580 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.500    -1.080    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y62          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[3]/C
                         clock pessimism              0.000    -1.080    
                         clock uncertainty           -0.132    -1.212    
    SLICE_X6Y62          FDCE (Recov_fdce_C_CLR)     -0.319    -1.531    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                         -14.419    
  -------------------------------------------------------------------
                         slack                                -15.950    

Slack (VIOLATED) :        -15.874ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_430_Full_clk_wiz_0_0 rise@2.308ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 1.638ns (37.713%)  route 2.705ns (62.287%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( -1.081 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514    11.514 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874    12.388    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          1.830    14.342    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y63          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.671    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.580 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.499    -1.081    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]/C
                         clock pessimism              0.000    -1.081    
                         clock uncertainty           -0.132    -1.213    
    SLICE_X6Y63          FDCE (Recov_fdce_C_CLR)     -0.319    -1.532    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                         -14.342    
  -------------------------------------------------------------------
                         slack                                -15.874    

Slack (VIOLATED) :        -15.874ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_430_Full_clk_wiz_0_0 rise@2.308ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 1.638ns (37.713%)  route 2.705ns (62.287%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( -1.081 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514    11.514 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874    12.388    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          1.830    14.342    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y63          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.671    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.580 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.499    -1.081    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[5]/C
                         clock pessimism              0.000    -1.081    
                         clock uncertainty           -0.132    -1.213    
    SLICE_X6Y63          FDCE (Recov_fdce_C_CLR)     -0.319    -1.532    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                         -14.342    
  -------------------------------------------------------------------
                         slack                                -15.874    

Slack (VIOLATED) :        -15.874ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_430_Full_clk_wiz_0_0 rise@2.308ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 1.638ns (37.713%)  route 2.705ns (62.287%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( -1.081 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514    11.514 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874    12.388    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          1.830    14.342    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y63          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.671    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.580 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.499    -1.081    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[6]/C
                         clock pessimism              0.000    -1.081    
                         clock uncertainty           -0.132    -1.213    
    SLICE_X6Y63          FDCE (Recov_fdce_C_CLR)     -0.319    -1.532    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                         -14.342    
  -------------------------------------------------------------------
                         slack                                -15.874    

Slack (VIOLATED) :        -15.874ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_430_Full_clk_wiz_0_0 rise@2.308ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 1.638ns (37.713%)  route 2.705ns (62.287%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( -1.081 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514    11.514 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874    12.388    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          1.830    14.342    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y63          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.671    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.580 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.499    -1.081    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/C
                         clock pessimism              0.000    -1.081    
                         clock uncertainty           -0.132    -1.213    
    SLICE_X6Y63          FDCE (Recov_fdce_C_CLR)     -0.319    -1.532    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                         -14.342    
  -------------------------------------------------------------------
                         slack                                -15.874    

Slack (VIOLATED) :        -15.841ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_430_Full_clk_wiz_0_0 rise@2.308ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 1.638ns (38.005%)  route 2.671ns (61.995%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( -1.081 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514    11.514 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874    12.388    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          1.797    14.309    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y64          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.671    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.580 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.499    -1.081    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y64          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]/C
                         clock pessimism              0.000    -1.081    
                         clock uncertainty           -0.132    -1.213    
    SLICE_X6Y64          FDCE (Recov_fdce_C_CLR)     -0.319    -1.532    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                         -14.309    
  -------------------------------------------------------------------
                         slack                                -15.841    

Slack (VIOLATED) :        -15.841ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[11]/CLR
                            (recovery check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_430_Full_clk_wiz_0_0 rise@2.308ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 1.638ns (38.005%)  route 2.671ns (61.995%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( -1.081 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514    11.514 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874    12.388    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          1.797    14.309    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y64          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.671    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.580 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.499    -1.081    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y64          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[11]/C
                         clock pessimism              0.000    -1.081    
                         clock uncertainty           -0.132    -1.213    
    SLICE_X6Y64          FDCE (Recov_fdce_C_CLR)     -0.319    -1.532    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                         -14.309    
  -------------------------------------------------------------------
                         slack                                -15.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.142ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]/CLR
                            (removal check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_430_Full_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.326ns (21.983%)  route 1.157ns (78.017%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.798     3.483    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y64          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y64          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.132    -0.592    
    SLICE_X6Y64          FDCE (Remov_fdce_C_CLR)     -0.067    -0.659    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  4.142    

Slack (MET) :             4.142ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[11]/CLR
                            (removal check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_430_Full_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.326ns (21.983%)  route 1.157ns (78.017%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.798     3.483    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y64          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y64          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[11]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.132    -0.592    
    SLICE_X6Y64          FDCE (Remov_fdce_C_CLR)     -0.067    -0.659    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  4.142    

Slack (MET) :             4.142ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]/CLR
                            (removal check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_430_Full_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.326ns (21.983%)  route 1.157ns (78.017%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.798     3.483    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y64          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y64          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.132    -0.592    
    SLICE_X6Y64          FDCE (Remov_fdce_C_CLR)     -0.067    -0.659    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  4.142    

Slack (MET) :             4.142ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[9]/CLR
                            (removal check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_430_Full_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.326ns (21.983%)  route 1.157ns (78.017%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.798     3.483    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y64          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y64          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[9]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.132    -0.592    
    SLICE_X6Y64          FDCE (Remov_fdce_C_CLR)     -0.067    -0.659    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  4.142    

Slack (MET) :             4.161ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_430_Full_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.502ns  (logic 0.326ns (21.713%)  route 1.176ns (78.287%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.816     3.502    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y63          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.132    -0.592    
    SLICE_X6Y63          FDCE (Remov_fdce_C_CLR)     -0.067    -0.659    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           3.502    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.161ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_430_Full_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.502ns  (logic 0.326ns (21.713%)  route 1.176ns (78.287%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.816     3.502    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y63          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[5]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.132    -0.592    
    SLICE_X6Y63          FDCE (Remov_fdce_C_CLR)     -0.067    -0.659    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           3.502    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.161ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[6]/CLR
                            (removal check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_430_Full_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.502ns  (logic 0.326ns (21.713%)  route 1.176ns (78.287%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.816     3.502    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y63          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[6]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.132    -0.592    
    SLICE_X6Y63          FDCE (Remov_fdce_C_CLR)     -0.067    -0.659    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           3.502    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.161ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/CLR
                            (removal check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_430_Full_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.502ns  (logic 0.326ns (21.713%)  route 1.176ns (78.287%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.816     3.502    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y63          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.132    -0.592    
    SLICE_X6Y63          FDCE (Remov_fdce_C_CLR)     -0.067    -0.659    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           3.502    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.193ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_430_Full_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 0.326ns (21.244%)  route 1.209ns (78.756%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.850     3.535    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y62          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.856    -0.723    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y62          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]/C
                         clock pessimism              0.000    -0.723    
                         clock uncertainty            0.132    -0.591    
    SLICE_X6Y62          FDCE (Remov_fdce_C_CLR)     -0.067    -0.658    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                           3.535    
  -------------------------------------------------------------------
                         slack                                  4.193    

Slack (MET) :             4.193ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_430_Full_clk_wiz_0_0 rise@0.000ns - VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 0.326ns (21.244%)  route 1.209ns (78.756%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.850     3.535    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y62          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.856    -0.723    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y62          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[1]/C
                         clock pessimism              0.000    -0.723    
                         clock uncertainty            0.132    -0.591    
    SLICE_X6Y62          FDCE (Remov_fdce_C_CLR)     -0.067    -0.658    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                           3.535    
  -------------------------------------------------------------------
                         slack                                  4.193    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  VIRTUAL_clk_430_Full_clk_wiz_0_0
  To Clock:  clk_430_Full_clk_wiz_0_0

Setup :           12  Failing Endpoints,  Worst Slack      -15.950ns,  Total Violation     -190.663ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.950ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_430_Full_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 1.638ns (37.055%)  route 2.782ns (62.945%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.388ns = ( -1.080 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514    11.514 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874    12.388    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          1.908    14.419    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y62          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.671    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.580 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.500    -1.080    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y62          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]/C
                         clock pessimism              0.000    -1.080    
                         clock uncertainty           -0.132    -1.212    
    SLICE_X6Y62          FDCE (Recov_fdce_C_CLR)     -0.319    -1.531    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                         -14.419    
  -------------------------------------------------------------------
                         slack                                -15.950    

Slack (VIOLATED) :        -15.950ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_430_Full_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 1.638ns (37.055%)  route 2.782ns (62.945%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.388ns = ( -1.080 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514    11.514 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874    12.388    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          1.908    14.419    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y62          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.671    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.580 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.500    -1.080    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y62          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[1]/C
                         clock pessimism              0.000    -1.080    
                         clock uncertainty           -0.132    -1.212    
    SLICE_X6Y62          FDCE (Recov_fdce_C_CLR)     -0.319    -1.531    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                         -14.419    
  -------------------------------------------------------------------
                         slack                                -15.950    

Slack (VIOLATED) :        -15.950ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_430_Full_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 1.638ns (37.055%)  route 2.782ns (62.945%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.388ns = ( -1.080 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514    11.514 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874    12.388    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          1.908    14.419    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y62          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.671    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.580 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.500    -1.080    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y62          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[2]/C
                         clock pessimism              0.000    -1.080    
                         clock uncertainty           -0.132    -1.212    
    SLICE_X6Y62          FDCE (Recov_fdce_C_CLR)     -0.319    -1.531    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                         -14.419    
  -------------------------------------------------------------------
                         slack                                -15.950    

Slack (VIOLATED) :        -15.950ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_430_Full_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 1.638ns (37.055%)  route 2.782ns (62.945%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.388ns = ( -1.080 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514    11.514 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874    12.388    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          1.908    14.419    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y62          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.671    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.580 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.500    -1.080    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y62          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[3]/C
                         clock pessimism              0.000    -1.080    
                         clock uncertainty           -0.132    -1.212    
    SLICE_X6Y62          FDCE (Recov_fdce_C_CLR)     -0.319    -1.531    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                         -14.419    
  -------------------------------------------------------------------
                         slack                                -15.950    

Slack (VIOLATED) :        -15.874ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_430_Full_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 1.638ns (37.713%)  route 2.705ns (62.287%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( -1.081 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514    11.514 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874    12.388    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          1.830    14.342    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y63          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.671    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.580 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.499    -1.081    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]/C
                         clock pessimism              0.000    -1.081    
                         clock uncertainty           -0.132    -1.213    
    SLICE_X6Y63          FDCE (Recov_fdce_C_CLR)     -0.319    -1.532    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                         -14.342    
  -------------------------------------------------------------------
                         slack                                -15.874    

Slack (VIOLATED) :        -15.874ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_430_Full_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 1.638ns (37.713%)  route 2.705ns (62.287%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( -1.081 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514    11.514 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874    12.388    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          1.830    14.342    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y63          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.671    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.580 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.499    -1.081    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[5]/C
                         clock pessimism              0.000    -1.081    
                         clock uncertainty           -0.132    -1.213    
    SLICE_X6Y63          FDCE (Recov_fdce_C_CLR)     -0.319    -1.532    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                         -14.342    
  -------------------------------------------------------------------
                         slack                                -15.874    

Slack (VIOLATED) :        -15.874ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_430_Full_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 1.638ns (37.713%)  route 2.705ns (62.287%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( -1.081 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514    11.514 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874    12.388    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          1.830    14.342    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y63          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.671    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.580 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.499    -1.081    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[6]/C
                         clock pessimism              0.000    -1.081    
                         clock uncertainty           -0.132    -1.213    
    SLICE_X6Y63          FDCE (Recov_fdce_C_CLR)     -0.319    -1.532    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                         -14.342    
  -------------------------------------------------------------------
                         slack                                -15.874    

Slack (VIOLATED) :        -15.874ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_430_Full_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 1.638ns (37.713%)  route 2.705ns (62.287%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( -1.081 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514    11.514 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874    12.388    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          1.830    14.342    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y63          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.671    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.580 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.499    -1.081    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/C
                         clock pessimism              0.000    -1.081    
                         clock uncertainty           -0.132    -1.213    
    SLICE_X6Y63          FDCE (Recov_fdce_C_CLR)     -0.319    -1.532    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                         -14.342    
  -------------------------------------------------------------------
                         slack                                -15.874    

Slack (VIOLATED) :        -15.841ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_430_Full_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 1.638ns (38.005%)  route 2.671ns (61.995%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( -1.081 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514    11.514 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874    12.388    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          1.797    14.309    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y64          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.671    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.580 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.499    -1.081    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y64          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]/C
                         clock pessimism              0.000    -1.081    
                         clock uncertainty           -0.132    -1.213    
    SLICE_X6Y64          FDCE (Recov_fdce_C_CLR)     -0.319    -1.532    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                         -14.309    
  -------------------------------------------------------------------
                         slack                                -15.841    

Slack (VIOLATED) :        -15.841ns  (required time - arrival time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[11]/CLR
                            (recovery check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_430_Full_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 1.638ns (38.005%)  route 2.671ns (61.995%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        -3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.389ns = ( -1.081 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    C2                                                0.000    10.000 r  resetn (IN)
                         net (fo=0)                   0.000    10.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         1.514    11.514 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.874    12.388    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.512 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          1.797    14.309    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y64          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                   IBUF                         0.000     2.308 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          1.181     3.489    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -4.247 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.671    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.580 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.499    -1.081    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y64          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[11]/C
                         clock pessimism              0.000    -1.081    
                         clock uncertainty           -0.132    -1.213    
    SLICE_X6Y64          FDCE (Recov_fdce_C_CLR)     -0.319    -1.532    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                         -14.309    
  -------------------------------------------------------------------
                         slack                                -15.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.142ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]/CLR
                            (removal check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_430_Full_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.326ns (21.983%)  route 1.157ns (78.017%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.798     3.483    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y64          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y64          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.132    -0.592    
    SLICE_X6Y64          FDCE (Remov_fdce_C_CLR)     -0.067    -0.659    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  4.142    

Slack (MET) :             4.142ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[11]/CLR
                            (removal check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_430_Full_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.326ns (21.983%)  route 1.157ns (78.017%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.798     3.483    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y64          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y64          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[11]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.132    -0.592    
    SLICE_X6Y64          FDCE (Remov_fdce_C_CLR)     -0.067    -0.659    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  4.142    

Slack (MET) :             4.142ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]/CLR
                            (removal check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_430_Full_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.326ns (21.983%)  route 1.157ns (78.017%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.798     3.483    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y64          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y64          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.132    -0.592    
    SLICE_X6Y64          FDCE (Remov_fdce_C_CLR)     -0.067    -0.659    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  4.142    

Slack (MET) :             4.142ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[9]/CLR
                            (removal check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_430_Full_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.326ns (21.983%)  route 1.157ns (78.017%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.798     3.483    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y64          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y64          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[9]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.132    -0.592    
    SLICE_X6Y64          FDCE (Remov_fdce_C_CLR)     -0.067    -0.659    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  4.142    

Slack (MET) :             4.161ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_430_Full_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.502ns  (logic 0.326ns (21.713%)  route 1.176ns (78.287%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.816     3.502    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y63          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.132    -0.592    
    SLICE_X6Y63          FDCE (Remov_fdce_C_CLR)     -0.067    -0.659    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           3.502    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.161ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_430_Full_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.502ns  (logic 0.326ns (21.713%)  route 1.176ns (78.287%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.816     3.502    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y63          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[5]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.132    -0.592    
    SLICE_X6Y63          FDCE (Remov_fdce_C_CLR)     -0.067    -0.659    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           3.502    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.161ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[6]/CLR
                            (removal check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_430_Full_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.502ns  (logic 0.326ns (21.713%)  route 1.176ns (78.287%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.816     3.502    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y63          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[6]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.132    -0.592    
    SLICE_X6Y63          FDCE (Remov_fdce_C_CLR)     -0.067    -0.659    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           3.502    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.161ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/CLR
                            (removal check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_430_Full_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.502ns  (logic 0.326ns (21.713%)  route 1.176ns (78.287%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.816     3.502    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y63          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.855    -0.724    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y63          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.132    -0.592    
    SLICE_X6Y63          FDCE (Remov_fdce_C_CLR)     -0.067    -0.659    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           3.502    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.193ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_430_Full_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 0.326ns (21.244%)  route 1.209ns (78.756%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.850     3.535    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y62          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.856    -0.723    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y62          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]/C
                         clock pessimism              0.000    -0.723    
                         clock uncertainty            0.132    -0.591    
    SLICE_X6Y62          FDCE (Remov_fdce_C_CLR)     -0.067    -0.658    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                           3.535    
  -------------------------------------------------------------------
                         slack                                  4.193    

Slack (MET) :             4.193ns  (arrival time - required time)
  Source:                 resetn
                            (input port clocked by VIRTUAL_clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_430_Full_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_430_Full_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_430_Full_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 0.326ns (21.244%)  route 1.209ns (78.756%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn (IN)
                         net (fo=0)                   0.000     2.000    resetn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.359     2.640    Full_i/VielEntity_0/U0/U1/Load/resetn
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.685 f  Full_i/VielEntity_0/U0/U1/Load/count_rep[6]_i_2/O
                         net (fo=72, routed)          0.850     3.535    Full_i/VielEntity_0/U0/Dac1/DAC_o/resetn
    SLICE_X6Y62          FDCE                                         f  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_430_Full_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  sys_clock_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.481    Full_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -2.153 r  Full_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.607    Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.578 r  Full_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.856    -0.723    Full_i/VielEntity_0/U0/Dac1/DAC_o/clk_pwm
    SLICE_X6Y62          FDCE                                         r  Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[1]/C
                         clock pessimism              0.000    -0.723    
                         clock uncertainty            0.132    -0.591    
    SLICE_X6Y62          FDCE (Remov_fdce_C_CLR)     -0.067    -0.658    Full_i/VielEntity_0/U0/Dac1/DAC_o/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                           3.535    
  -------------------------------------------------------------------
                         slack                                  4.193    





