#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Sat May 28 07:14:53 2022
# Process ID: 10551
# Log file: /home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/ise_prj/qspi_flash_simulator/planAhead_run_2/planAhead.log
# Journal file: /home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/ise_prj/qspi_flash_simulator/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1854 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/ise_prj/qspi_flash_simulator/pa.fromNetlist.tcl
# create_project -name qspi_flash_simulator -dir "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/ise_prj/qspi_flash_simulator/planAhead_run_2" -part xc6slx16ftg256-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/ise_prj/qspi_flash_simulator/fpga_qspi_simulator_top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/ise_prj/qspi_flash_simulator} {ipcore_dir} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "qspi_simulator.ucf" [current_fileset -constrset]
Adding file '/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/ise_prj/qspi_flash_simulator/qspi_simulator.ucf' to fileset 'constrs_1'
# add_files [list {qspi_simulator.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16ftg256-3
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fpga_qspi_simulator_top.ngc ...
WARNING:NetListWriters:298 - No output is written to
   fpga_qspi_simulator_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   qspi_simulator_inst/qspi2sdram_inst/qspi_rd_ram_inst/cur_rd_preaddr<7 : 0> on
   block fpga_qspi_simulator_top is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   qspi_simulator_inst/qspi2sdram_inst/qspi_rd_ram_inst/last_rd_preaddr<7 : 0>
   on block fpga_qspi_simulator_top is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   qspi_simulator_inst/sdram_ctrl_inst/sdram_t_inst/Mcompar_GND_24_o_ref_cnt[31]
   _LessThan_6_o_lut<5 : 0> on block fpga_qspi_simulator_top is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file fpga_qspi_simulator_top.edif ...
ngc2edif: Total memory usage is 107764 kilobytes

Parsing EDIF File [./planAhead_run_2/qspi_flash_simulator.data/cache/fpga_qspi_simulator_top_ngc_58baa9a0.edif]
Finished Parsing EDIF File [./planAhead_run_2/qspi_flash_simulator.data/cache/fpga_qspi_simulator_top_ngc_58baa9a0.edif]
INFO: [Netlist 29-17] Analyzing 147 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'fpga_qspi_simulator_top' is not ideal for floorplanning, since the cellview 'fpga_qspi_simulator_top' defined in file 'fpga_qspi_simulator_top.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/PinFunctions.xml...
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx16/ftg256/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/drc.xml
Parsing UCF File [/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/ise_prj/qspi_flash_simulator/qspi_simulator.ucf]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'fpga_clk' at site T8, Site T8 already occupied [/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/ise_prj/qspi_flash_simulator/qspi_simulator.ucf:4]
CRITICAL WARNING: [Constraints 18-11] Could not find pin 'clk_gen_inst/clkout1_buf.O' [/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/ise_prj/qspi_flash_simulator/qspi_simulator.ucf:216]
CRITICAL WARNING: [Constraints 18-10] Could not create constraint 'CLOCK_DEDICATED_ROUTE' [/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/ise_prj/qspi_flash_simulator/qspi_simulator.ucf:216]
CRITICAL WARNING: [Constraints 18-11] Could not find pin 'clk_gen_inst/clkout2_buf.O' [/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/ise_prj/qspi_flash_simulator/qspi_simulator.ucf:217]
CRITICAL WARNING: [Constraints 18-10] Could not create constraint 'CLOCK_DEDICATED_ROUTE' [/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/ise_prj/qspi_flash_simulator/qspi_simulator.ucf:217]
Finished Parsing UCF File [/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/ise_prj/qspi_flash_simulator/qspi_simulator.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 147 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances
  IOBUF => IOBUF (OBUFT, IBUF): 32 instances
  RAM16X1D => RAM16X1D (RAMD32, RAMD32, GND): 12 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 80 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 16 instances

Phase 0 | Netlist Checksum: 55f37923
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2807.961 ; gain = 167.590
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See /home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/ise_prj/qspi_flash_simulator/planAhead_pid10551.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sat May 28 07:17:02 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
