<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>boards/frdm-k64f/include/periph_conf.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_6c8313236d9db5b969ca7d150fe527de.html">boards</a></li><li class="navelem"><a class="el" href="dir_fd44b6def834018002b00c6fe8a1f888.html">frdm-k64f</a></li><li class="navelem"><a class="el" href="dir_8afa7f998739da3f05ce1f14782c8d3e.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">periph_conf.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="boards_2frdm-k64f_2include_2periph__conf_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (C) 2014 Freie Universit√§t Berlin</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (C) 2015 PHYTEC Messtechnik GmbH</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * This file is subject to the terms and conditions of the GNU Lesser General</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Public License v2.1. See the file LICENSE in the top level directory for more</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * details.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#ifndef PERIPH_CONF_H</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#define PERIPH_CONF_H</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;periph_cpu.h&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;{</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a7df8822bbe0de1ad2ff88bf803a51bf3">   34</a></span>&#160;<span class="preprocessor">#define KINETIS_CPU_USE_MCG          1</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#aa8070487bb7fd5848921d7567d7602ba">   36</a></span>&#160;<span class="preprocessor">#define KINETIS_MCG_USE_ERC          1</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a020774aa92fa872d5e8f5cd43c26e5a2">   37</a></span>&#160;<span class="preprocessor">#define KINETIS_MCG_USE_PLL          1</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a9ef534d45c65c7b90ce32348d065aa56">   38</a></span>&#160;<span class="preprocessor">#define KINETIS_MCG_DCO_RANGE        (24000000U)</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a31578e941d37d0db61f53d629d760844">   39</a></span>&#160;<span class="preprocessor">#define KINETIS_MCG_ERC_OSCILLATOR   0</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#afe5f7db81088d967ef120a9230fc6b33">   40</a></span>&#160;<span class="preprocessor">#define KINETIS_MCG_ERC_FRDIV        6           </span><span class="comment">/* ERC devider = 1280 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a1bb584f317f3a4cb38b6cae879230531">   41</a></span>&#160;<span class="preprocessor">#define KINETIS_MCG_ERC_RANGE        2</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#ae403c5b526ef33de19f7a6428cfdc72c">   42</a></span>&#160;<span class="preprocessor">#define KINETIS_MCG_ERC_FREQ         50000000</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a13e6510b9e5c0b19af05b5b50a2c316a">   43</a></span>&#160;<span class="preprocessor">#define KINETIS_MCG_PLL_PRDIV        19          </span><span class="comment">/* divide factor = 20 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a433318ff3cb278c521ac8e69e87246d8">   44</a></span>&#160;<span class="preprocessor">#define KINETIS_MCG_PLL_VDIV0        0           </span><span class="comment">/* multiply factor = 24 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a82227de882924bf94e4858c3cd87ef67">   45</a></span>&#160;<span class="preprocessor">#define KINETIS_MCG_PLL_FREQ         60000000</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#afc465f12242e68f6c3695caa3ba0a169">   47</a></span>&#160;<span class="preprocessor">#define CLOCK_CORECLOCK              KINETIS_MCG_PLL_FREQ</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a47b8fb0bde3602f542629a3a73f3cb96">   48</a></span>&#160;<span class="preprocessor">#define CLOCK_BUSCLOCK               (CLOCK_CORECLOCK / 2)</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a5f68f194b32c0deea003fa8a56a848e5">   55</a></span>&#160;<span class="preprocessor">#define PIT_NUMOF               (2U)</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a4d3c916098ef9d754a85e9d65d6fb34e">   56</a></span>&#160;<span class="preprocessor">#define PIT_CONFIG {                 \</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">        {                            \</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">            .prescaler_ch = 0,       \</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">            .count_ch = 1,           \</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">        },                           \</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">        {                            \</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">            .prescaler_ch = 2,       \</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">            .count_ch = 3,           \</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">        },                           \</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">    }</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#af404dfea11a245ccd77baec388c2da5a">   66</a></span>&#160;<span class="preprocessor">#define LPTMR_NUMOF             (0U)</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a403e041dff680770a6206018e406f72c">   67</a></span>&#160;<span class="preprocessor">#define LPTMR_CONFIG {}</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a6e2f66f5b6f5c835dd11f9766c4ed897">   68</a></span>&#160;<span class="preprocessor">#define TIMER_NUMOF             ((PIT_NUMOF) + (LPTMR_NUMOF))</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a422423244be42d00a0fbc27cdc1798f5">   70</a></span>&#160;<span class="preprocessor">#define PIT_BASECLOCK           (CLOCK_BUSCLOCK)</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#aaeb29abf2831ba91f87ee10a7450de9f">   71</a></span>&#160;<span class="preprocessor">#define PIT_CLOCKGATE           (BITBAND_REG32(SIM-&gt;SCGC6, SIM_SCGC6_PIT_SHIFT))</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#aa1c7a21c9d38b2e3cfaf660b70e59272">   72</a></span>&#160;<span class="preprocessor">#define PIT_ISR_0               isr_pit1</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#ab1fb8843db54b7373933bfe8b817a930">   73</a></span>&#160;<span class="preprocessor">#define PIT_ISR_1               isr_pit3</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#aa92b3018f33615954594e9ea395991d1">   74</a></span>&#160;<span class="preprocessor">#define LPTMR_ISR_0             isr_lptmr0</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a850405f2aaa352ad264346531f0e6230">   82</a></span>&#160;<span class="preprocessor">#define UART_NUMOF                   (1U)</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a1daeefb24c97883fb801bee8a72fda3c">   83</a></span>&#160;<span class="preprocessor">#define UART_0_EN                    1</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a167b9436613206825d105fee53d246ee">   84</a></span>&#160;<span class="preprocessor">#define UART_IRQ_PRIO                1</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a2eb61ed6ca735864973fca77a9d4dc3f">   85</a></span>&#160;<span class="preprocessor">#define UART_CLK                     CLOCK_CORECLOCK</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/* UART 0 device configuration */</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a0384d1df32f29154daf64cc80e4dcb4c">   88</a></span>&#160;<span class="preprocessor">#define KINETIS_UART                 UART_Type</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#ad9e13315eb3c430e36d19cbec5be6c2b">   89</a></span>&#160;<span class="preprocessor">#define UART_0_DEV                   UART0</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a09c179955e61cfb5805ae943b5841efb">   90</a></span>&#160;<span class="preprocessor">#define UART_0_CLKEN()               (SIM-&gt;SCGC4 |= (SIM_SCGC4_UART0_MASK))</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a41b9be466bbaf9f15f027d6b777c23fb">   91</a></span>&#160;<span class="preprocessor">#define UART_0_CLK                   UART_CLK</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#ade2b8b85ef8d840b829d13c8fae3fca0">   92</a></span>&#160;<span class="preprocessor">#define UART_0_IRQ_CHAN              UART0_RX_TX_IRQn</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a713e03d19734d793baee3d1cc25c2dbb">   93</a></span>&#160;<span class="preprocessor">#define UART_0_ISR                   isr_uart0_rx_tx</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">/* UART 0 pin configuration */</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a1b917f8775e3cd17307b7592981e4ba2">   95</a></span>&#160;<span class="preprocessor">#define UART_0_PORT_CLKEN()          (SIM-&gt;SCGC5 |= (SIM_SCGC5_PORTB_MASK))</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a3dd37b7a15850d066c9c75f62459c40e">   96</a></span>&#160;<span class="preprocessor">#define UART_0_PORT                  PORTB</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#aabfea5d9974b4daff3707010ecf6e682">   97</a></span>&#160;<span class="preprocessor">#define UART_0_RX_PIN                16</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a9b103d30343c6b2a7a14a6d2e10a451d">   98</a></span>&#160;<span class="preprocessor">#define UART_0_TX_PIN                17</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#ae70d81a133238d85d82f9a0b59bd3af1">   99</a></span>&#160;<span class="preprocessor">#define UART_0_AF                    3</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="structadc__conf__t.html">adc_conf_t</a> adc_config[] = {</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="comment">/* dev, pin, channel */</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    { <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>, <a class="code" href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#a61dadd085c1777f559549e05962b2c9ea16ada472d473fbd0207b99e9e4d68f4a">PORT_B</a>, 10), 14 },</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    { <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>, <a class="code" href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#a61dadd085c1777f559549e05962b2c9ea16ada472d473fbd0207b99e9e4d68f4a">PORT_B</a>, 11), 15 },</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    { <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>, <a class="code" href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#a61dadd085c1777f559549e05962b2c9ea627cc690c37f97527dd2f07aa22092d9">PORT_C</a>, 11), 7 },</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    { <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>, <a class="code" href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#a61dadd085c1777f559549e05962b2c9ea627cc690c37f97527dd2f07aa22092d9">PORT_C</a>, 10), 6 },</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    { <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>, <a class="code" href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#a61dadd085c1777f559549e05962b2c9ea627cc690c37f97527dd2f07aa22092d9">PORT_C</a>, 8), 4 },</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    { <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>, <a class="code" href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#a61dadd085c1777f559549e05962b2c9ea627cc690c37f97527dd2f07aa22092d9">PORT_C</a>, 9), 5 },</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;};</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a2f0c741db24aa2ccded869ba53f6a302">  116</a></span>&#160;<span class="preprocessor">#define ADC_NUMOF           (sizeof(adc_config) / sizeof(adc_config[0]))</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#afb9f8f5bae2daf0aa1f36005f9e51302">  123</a></span>&#160;<span class="preprocessor">#define DAC_CONFIG {}</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a2d6ae6694d0a51952fb26d994de93d12">  124</a></span>&#160;<span class="preprocessor">#define DAC_NUMOF  0</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="structpwm__conf__t.html">pwm_conf_t</a> pwm_config[] = {</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    {</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        .<a class="code" href="structpwm__conf__t.html#a2cdd1b64ca605b7d8a57b4dfd8d44807">ftm</a>        = <a class="code" href="group___f_t_m___peripheral___access___layer.html#gac20d96b96f80ded87aa187f7519699ee">FTM0</a>,</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        .chan       = {</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;            { .pin = <a class="code" href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#a61dadd085c1777f559549e05962b2c9eaeb6782d9dfedf3c6a78ffdb1624fa454">PORT_A</a>, 4), .af = 3, .ftm_chan = 6 },</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;            { .pin = <a class="code" href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#a61dadd085c1777f559549e05962b2c9eaeb6782d9dfedf3c6a78ffdb1624fa454">PORT_A</a>, 2), .af = 3, .ftm_chan = 7 },</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;            { .pin = <a class="code" href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#a61dadd085c1777f559549e05962b2c9ea627cc690c37f97527dd2f07aa22092d9">PORT_C</a>, 2), .af = 4, .ftm_chan = 1 },</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;            { .pin = <a class="code" href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#a61dadd085c1777f559549e05962b2c9ea627cc690c37f97527dd2f07aa22092d9">PORT_C</a>, 3), .af = 4, .ftm_chan = 2 }</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        },</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        .chan_numof = 4,</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        .ftm_num    = 0</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    }</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;};</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a44adbd579bb180f3cfe8ec78932eb7a1">  145</a></span>&#160;<span class="preprocessor">#define PWM_NUMOF           (sizeof(pwm_config) / sizeof(pwm_config[0]))</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint32_t spi_clk_config[] = {</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    (</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        <a class="code" href="group___s_p_i___register___masks.html#ga32e4047abbaf3dcf3d1cb2ab30142442">SPI_CTAR_PBR</a>(2) | <a class="code" href="group___s_p_i___register___masks.html#ga8ef1d047cb27c76c57b494ffeada5259">SPI_CTAR_BR</a>(6) |          <span class="comment">/* -&gt; 93750Hz */</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        <a class="code" href="group___s_p_i___register___masks.html#ga1d67f4830c56355cfbee79721e4d30d3">SPI_CTAR_PCSSCK</a>(2) | <a class="code" href="group___s_p_i___register___masks.html#ga3c988f51f8a9ffc42af2b1c780796666">SPI_CTAR_CSSCK</a>(5) |</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        <a class="code" href="group___s_p_i___register___masks.html#gae16156d09743ff57feb66a1e4c96d8c8">SPI_CTAR_PASC</a>(2) | <a class="code" href="group___s_p_i___register___masks.html#ga2cd43b6b9241829083a88d903cc1ca2a">SPI_CTAR_ASC</a>(5) |</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        <a class="code" href="group___s_p_i___register___masks.html#ga9b8b72764c75d047a2b4deb5a6a15619">SPI_CTAR_PDT</a>(2) | <a class="code" href="group___s_p_i___register___masks.html#ga48f6e8c7555056687cfcc2c56fc63c46">SPI_CTAR_DT</a>(5)</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    ),</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    (</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        <a class="code" href="group___s_p_i___register___masks.html#ga32e4047abbaf3dcf3d1cb2ab30142442">SPI_CTAR_PBR</a>(2) | <a class="code" href="group___s_p_i___register___masks.html#ga8ef1d047cb27c76c57b494ffeada5259">SPI_CTAR_BR</a>(4) |          <span class="comment">/* -&gt; 375000Hz */</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        <a class="code" href="group___s_p_i___register___masks.html#ga1d67f4830c56355cfbee79721e4d30d3">SPI_CTAR_PCSSCK</a>(2) | <a class="code" href="group___s_p_i___register___masks.html#ga3c988f51f8a9ffc42af2b1c780796666">SPI_CTAR_CSSCK</a>(3) |</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        <a class="code" href="group___s_p_i___register___masks.html#gae16156d09743ff57feb66a1e4c96d8c8">SPI_CTAR_PASC</a>(2) | <a class="code" href="group___s_p_i___register___masks.html#ga2cd43b6b9241829083a88d903cc1ca2a">SPI_CTAR_ASC</a>(3) |</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        <a class="code" href="group___s_p_i___register___masks.html#ga9b8b72764c75d047a2b4deb5a6a15619">SPI_CTAR_PDT</a>(2) | <a class="code" href="group___s_p_i___register___masks.html#ga48f6e8c7555056687cfcc2c56fc63c46">SPI_CTAR_DT</a>(3)</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    ),</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    (</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        <a class="code" href="group___s_p_i___register___masks.html#ga32e4047abbaf3dcf3d1cb2ab30142442">SPI_CTAR_PBR</a>(2) | <a class="code" href="group___s_p_i___register___masks.html#ga8ef1d047cb27c76c57b494ffeada5259">SPI_CTAR_BR</a>(2) |          <span class="comment">/* -&gt; 1000000Hz */</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        <a class="code" href="group___s_p_i___register___masks.html#ga1d67f4830c56355cfbee79721e4d30d3">SPI_CTAR_PCSSCK</a>(0) | <a class="code" href="group___s_p_i___register___masks.html#ga3c988f51f8a9ffc42af2b1c780796666">SPI_CTAR_CSSCK</a>(4) |</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        <a class="code" href="group___s_p_i___register___masks.html#gae16156d09743ff57feb66a1e4c96d8c8">SPI_CTAR_PASC</a>(0) | <a class="code" href="group___s_p_i___register___masks.html#ga2cd43b6b9241829083a88d903cc1ca2a">SPI_CTAR_ASC</a>(4) |</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        <a class="code" href="group___s_p_i___register___masks.html#ga9b8b72764c75d047a2b4deb5a6a15619">SPI_CTAR_PDT</a>(0) | <a class="code" href="group___s_p_i___register___masks.html#ga48f6e8c7555056687cfcc2c56fc63c46">SPI_CTAR_DT</a>(4)</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    ),</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    (</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        <a class="code" href="group___s_p_i___register___masks.html#ga32e4047abbaf3dcf3d1cb2ab30142442">SPI_CTAR_PBR</a>(1) | <a class="code" href="group___s_p_i___register___masks.html#ga8ef1d047cb27c76c57b494ffeada5259">SPI_CTAR_BR</a>(0) |          <span class="comment">/* -&gt; 5000000Hz */</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        <a class="code" href="group___s_p_i___register___masks.html#ga1d67f4830c56355cfbee79721e4d30d3">SPI_CTAR_PCSSCK</a>(1) | <a class="code" href="group___s_p_i___register___masks.html#ga3c988f51f8a9ffc42af2b1c780796666">SPI_CTAR_CSSCK</a>(0) |</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        <a class="code" href="group___s_p_i___register___masks.html#gae16156d09743ff57feb66a1e4c96d8c8">SPI_CTAR_PASC</a>(1) | <a class="code" href="group___s_p_i___register___masks.html#ga2cd43b6b9241829083a88d903cc1ca2a">SPI_CTAR_ASC</a>(0) |</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        <a class="code" href="group___s_p_i___register___masks.html#ga9b8b72764c75d047a2b4deb5a6a15619">SPI_CTAR_PDT</a>(1) | <a class="code" href="group___s_p_i___register___masks.html#ga48f6e8c7555056687cfcc2c56fc63c46">SPI_CTAR_DT</a>(0)</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    ),</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    (</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        <a class="code" href="group___s_p_i___register___masks.html#ga32e4047abbaf3dcf3d1cb2ab30142442">SPI_CTAR_PBR</a>(0) | <a class="code" href="group___s_p_i___register___masks.html#ga8ef1d047cb27c76c57b494ffeada5259">SPI_CTAR_BR</a>(0) |          <span class="comment">/* -&gt; 7500000Hz */</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        <a class="code" href="group___s_p_i___register___masks.html#ga1d67f4830c56355cfbee79721e4d30d3">SPI_CTAR_PCSSCK</a>(0) | <a class="code" href="group___s_p_i___register___masks.html#ga3c988f51f8a9ffc42af2b1c780796666">SPI_CTAR_CSSCK</a>(1) |</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        <a class="code" href="group___s_p_i___register___masks.html#gae16156d09743ff57feb66a1e4c96d8c8">SPI_CTAR_PASC</a>(0) | <a class="code" href="group___s_p_i___register___masks.html#ga2cd43b6b9241829083a88d903cc1ca2a">SPI_CTAR_ASC</a>(1) |</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        <a class="code" href="group___s_p_i___register___masks.html#ga9b8b72764c75d047a2b4deb5a6a15619">SPI_CTAR_PDT</a>(0) | <a class="code" href="group___s_p_i___register___masks.html#ga48f6e8c7555056687cfcc2c56fc63c46">SPI_CTAR_DT</a>(1)</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    )</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;};</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="structspi__conf__t.html">spi_conf_t</a> spi_config[] = {</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    {</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        .<a class="code" href="structspi__conf__t.html#a77cbab30efba0c712888f7eaa9a8f29a">dev</a>      = <a class="code" href="group___s_p_i___peripheral___access___layer.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>,</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        .pin_miso = <a class="code" href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#a61dadd085c1777f559549e05962b2c9eaf7242fe75227a46a190645663f91ce69">PORT_D</a>, 3),</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        .pin_mosi = <a class="code" href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#a61dadd085c1777f559549e05962b2c9eaf7242fe75227a46a190645663f91ce69">PORT_D</a>, 2),</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        .pin_clk  = <a class="code" href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#a61dadd085c1777f559549e05962b2c9eaf7242fe75227a46a190645663f91ce69">PORT_D</a>, 1),</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        .pin_cs   = {</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;            <a class="code" href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#a61dadd085c1777f559549e05962b2c9eaf7242fe75227a46a190645663f91ce69">PORT_D</a>, 0),</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;            <a class="code" href="cc2538_2include_2periph__cpu_8h.html#a3969ce1e494a72d3c2925b10ddeb4604">GPIO_UNDEF</a>,</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;            <a class="code" href="cc2538_2include_2periph__cpu_8h.html#a3969ce1e494a72d3c2925b10ddeb4604">GPIO_UNDEF</a>,</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;            <a class="code" href="cc2538_2include_2periph__cpu_8h.html#a3969ce1e494a72d3c2925b10ddeb4604">GPIO_UNDEF</a>,</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;            GPIO_UNDEF</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        },</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        .pcr      = <a class="code" href="kinetis__common_2include_2periph__cpu_8h.html#a057aacee5fa9968edd2f920496495416a2f0c81fc78a4f730e29e5373f0c5335e">GPIO_AF_2</a>,</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        .simmask  = <a class="code" href="group___s_i_m___register___masks.html#ga6cfd673689486764c72caf5eeba1513c">SIM_SCGC6_SPI0_MASK</a></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    }</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;};</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#ab35a2b79568128efef74adf1ba1910a8">  210</a></span>&#160;<span class="preprocessor">#define SPI_NUMOF           (sizeof(spi_config) / sizeof(spi_config[0]))</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#abce62e16a6e3b3205801fed93c51692d">  218</a></span>&#160;<span class="preprocessor">#define I2C_NUMOF                    (1U)</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#ab5f0572ec4591ff6f7763fe13cdbe364">  219</a></span>&#160;<span class="preprocessor">#define I2C_CLK                      CLOCK_CORECLOCK</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#adacc0bb8ba1485b3fead40ad1e344b9d">  220</a></span>&#160;<span class="preprocessor">#define I2C_0_EN                     1</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a7a0bc389843ed85946f608482ee17929">  221</a></span>&#160;<span class="preprocessor">#define I2C_IRQ_PRIO                 1</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">/* Low (10 kHz): MUL = 4, SCL divider = 2560, total: 10240 */</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a8a6a08e199cfe280b8aa424ac6c49ece">  223</a></span>&#160;<span class="preprocessor">#define KINETIS_I2C_F_ICR_LOW        (0x3D)</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a9fc93e7131f2643e92cbf7198e2f9cfe">  224</a></span>&#160;<span class="preprocessor">#define KINETIS_I2C_F_MULT_LOW       (2)</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">/* Normal (100 kHz): MUL = 2, SCL divider = 240, total: 480 */</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a555351242af46843196fd4cc0136d47f">  226</a></span>&#160;<span class="preprocessor">#define KINETIS_I2C_F_ICR_NORMAL     (0x1F)</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#aa05fc8c24ea2ee291c49d595e87accb3">  227</a></span>&#160;<span class="preprocessor">#define KINETIS_I2C_F_MULT_NORMAL    (1)</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">/* Fast (400 kHz): MUL = 1, SCL divider = 128, total: 128 */</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#aa970a73bc3e2e861bf2f6ff8a403b3f8">  229</a></span>&#160;<span class="preprocessor">#define KINETIS_I2C_F_ICR_FAST       (0x17)</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#af2f8400d44a138f36f9220ee9e952558">  230</a></span>&#160;<span class="preprocessor">#define KINETIS_I2C_F_MULT_FAST      (0)</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">/* Fast plus (1000 kHz): MUL = 1, SCL divider = 48, total: 48 */</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a5c8e0d403aa69df343080424aea649fd">  232</a></span>&#160;<span class="preprocessor">#define KINETIS_I2C_F_ICR_FAST_PLUS  (0x10)</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#ade5b05d95c0d38fc9d14d13cc54d26c5">  233</a></span>&#160;<span class="preprocessor">#define KINETIS_I2C_F_MULT_FAST_PLUS (0)</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">/* I2C 0 device configuration */</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a001c05e38f0631311ff7ac4796e02219">  236</a></span>&#160;<span class="preprocessor">#define I2C_0_DEV                    I2C0</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#ac71881c6ff84303fea209fdbaaf4fd80">  237</a></span>&#160;<span class="preprocessor">#define I2C_0_CLKEN()                (SIM-&gt;SCGC4 |= (SIM_SCGC4_I2C0_MASK))</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a245425f4e8f3eb5ec1f8b62b89fa4425">  238</a></span>&#160;<span class="preprocessor">#define I2C_0_CLKDIS()               (SIM-&gt;SCGC4 &amp;= ~(SIM_SCGC4_I2C0_MASK))</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a17a4a85e156a63bcc55231b914a69cf7">  239</a></span>&#160;<span class="preprocessor">#define I2C_0_IRQ                    I2C0_IRQn</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a98bd1928af8b38b14c74ea793877553e">  240</a></span>&#160;<span class="preprocessor">#define I2C_0_IRQ_HANDLER            isr_i2c0</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">/* I2C 0 pin configuration */</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a74dec59eacbdd43b01f99dd1b39e3f5e">  242</a></span>&#160;<span class="preprocessor">#define I2C_0_PORT                   PORTE</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a2acf5b012390421994b1a526f6fd0006">  243</a></span>&#160;<span class="preprocessor">#define I2C_0_PORT_CLKEN()           (SIM-&gt;SCGC5 |= (SIM_SCGC5_PORTE_MASK))</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#af3a561bf98b080f6503e1e4e5295b33d">  244</a></span>&#160;<span class="preprocessor">#define I2C_0_PIN_AF                 5</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#aeac4d22fb35e04b2787333699dcb83f2">  245</a></span>&#160;<span class="preprocessor">#define I2C_0_SDA_PIN                25</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a543d2d212fffb7a5502451345f451773">  246</a></span>&#160;<span class="preprocessor">#define I2C_0_SCL_PIN                24</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a8d35149ecb4057c967ee210c509a76e8">  247</a></span>&#160;<span class="preprocessor">#define I2C_0_PORT_CFG               (PORT_PCR_MUX(I2C_0_PIN_AF) | PORT_PCR_ODE_MASK)</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#af018c12dde7fb6340f1296c853413c00">  254</a></span>&#160;<span class="preprocessor">#define GPIO_IRQ_PRIO                CPU_DEFAULT_IRQ_PRIO</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#ac5c886cfa6263655176d9883cb30f3ab">  261</a></span>&#160;<span class="preprocessor">#define RTT_NUMOF                    (1U)</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a4201ed1203952946a7b53934fcc5dad6">  262</a></span>&#160;<span class="preprocessor">#define RTC_NUMOF                    (1U)</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a7f1b3908490d3eb5fa9be2688b8b5c4d">  263</a></span>&#160;<span class="preprocessor">#define RTT_DEV                      RTC</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#af260dd94dbc8753c0514345c83e7398d">  264</a></span>&#160;<span class="preprocessor">#define RTT_IRQ                      RTC_IRQn</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a79096369a15694b9330f70630e61c8c1">  265</a></span>&#160;<span class="preprocessor">#define RTT_IRQ_PRIO                 10</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a37089b496d31c113982f8f890d5905d0">  266</a></span>&#160;<span class="preprocessor">#define RTT_UNLOCK()                 (SIM-&gt;SCGC6 |= (SIM_SCGC6_RTC_MASK))</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a4cf1b90e7fa30c5aa12e04408214a74d">  267</a></span>&#160;<span class="preprocessor">#define RTT_ISR                      isr_rtc</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#afec7c948b8c70db3c9394fc3dc145a99">  268</a></span>&#160;<span class="preprocessor">#define RTT_FREQUENCY                (1)</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a57f384110fe2e8f4b3c4b9ba246517c6">  269</a></span>&#160;<span class="preprocessor">#define RTT_MAX_VALUE                (0xffffffff)</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#aa141bc3797cddf2d5effdb458c9045a1">  276</a></span>&#160;<span class="preprocessor">#define KINETIS_RNGA                RNG</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a8e44453a21ee5e3ed09beb5f3ce25ec5">  277</a></span>&#160;<span class="preprocessor">#define HWRNG_CLKEN()               (SIM-&gt;SCGC6 |= (1 &lt;&lt; 9))</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="boards_2frdm-k64f_2include_2periph__conf_8h.html#a321d9ef9b391ceea31e6abdb8bc0bec5">  278</a></span>&#160;<span class="preprocessor">#define HWRNG_CLKDIS()              (SIM-&gt;SCGC6 &amp;= ~(1 &lt;&lt; 9))</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;}</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* PERIPH_CONF_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="ttc" id="atmega1281_2include_2periph__cpu_8h_html_a61dadd085c1777f559549e05962b2c9ea627cc690c37f97527dd2f07aa22092d9"><div class="ttname"><a href="atmega1281_2include_2periph__cpu_8h.html#a61dadd085c1777f559549e05962b2c9ea627cc690c37f97527dd2f07aa22092d9">PORT_C</a></div><div class="ttdef"><b>Definition:</b> <a href="atmega1281_2include_2periph__cpu_8h_source.html#l00038">periph_cpu.h:38</a></div></div>
<div class="ttc" id="structpwm__conf__t_html_a2cdd1b64ca605b7d8a57b4dfd8d44807"><div class="ttname"><a href="structpwm__conf__t.html#a2cdd1b64ca605b7d8a57b4dfd8d44807">pwm_conf_t::ftm</a></div><div class="ttdeci">FTM_Type * ftm</div><div class="ttdef"><b>Definition:</b> <a href="kinetis__common_2include_2periph__cpu_8h_source.html#l00247">periph_cpu.h:247</a></div></div>
<div class="ttc" id="group___s_p_i___register___masks_html_ga32e4047abbaf3dcf3d1cb2ab30142442"><div class="ttname"><a href="group___s_p_i___register___masks.html#ga32e4047abbaf3dcf3d1cb2ab30142442">SPI_CTAR_PBR</a></div><div class="ttdeci">#define SPI_CTAR_PBR(x)</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l12346">MK60D10.h:12346</a></div></div>
<div class="ttc" id="group___s_p_i___register___masks_html_ga48f6e8c7555056687cfcc2c56fc63c46"><div class="ttname"><a href="group___s_p_i___register___masks.html#ga48f6e8c7555056687cfcc2c56fc63c46">SPI_CTAR_DT</a></div><div class="ttdeci">#define SPI_CTAR_DT(x)</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l12337">MK60D10.h:12337</a></div></div>
<div class="ttc" id="atmega328p_2include_2periph__cpu_8h_html_ae29846b3ecd19a0b7c44ff80a37ae7c1"><div class="ttname"><a href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a></div><div class="ttdeci">#define GPIO_PIN(x, y)</div><div class="ttdoc">Define a CPU specific GPIO pin generator macro. </div><div class="ttdef"><b>Definition:</b> <a href="atmega328p_2include_2periph__cpu_8h_source.html#l00033">periph_cpu.h:33</a></div></div>
<div class="ttc" id="atmega1281_2include_2periph__cpu_8h_html_a61dadd085c1777f559549e05962b2c9ea16ada472d473fbd0207b99e9e4d68f4a"><div class="ttname"><a href="atmega1281_2include_2periph__cpu_8h.html#a61dadd085c1777f559549e05962b2c9ea16ada472d473fbd0207b99e9e4d68f4a">PORT_B</a></div><div class="ttdef"><b>Definition:</b> <a href="atmega1281_2include_2periph__cpu_8h_source.html#l00037">periph_cpu.h:37</a></div></div>
<div class="ttc" id="structpwm__conf__t_html"><div class="ttname"><a href="structpwm__conf__t.html">pwm_conf_t</a></div><div class="ttdoc">PWM configuration structure. </div><div class="ttdef"><b>Definition:</b> <a href="kinetis__common_2include_2periph__cpu_8h_source.html#l00246">periph_cpu.h:246</a></div></div>
<div class="ttc" id="atmega1281_2include_2periph__cpu_8h_html_a61dadd085c1777f559549e05962b2c9eaf7242fe75227a46a190645663f91ce69"><div class="ttname"><a href="atmega1281_2include_2periph__cpu_8h.html#a61dadd085c1777f559549e05962b2c9eaf7242fe75227a46a190645663f91ce69">PORT_D</a></div><div class="ttdef"><b>Definition:</b> <a href="atmega1281_2include_2periph__cpu_8h_source.html#l00039">periph_cpu.h:39</a></div></div>
<div class="ttc" id="group___e_z_r32_w_g330_f256_r60___peripheral___declaration_html_ga0d2ea0f4a8dd17bf08e69d05deacbcb5"><div class="ttname"><a href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a></div><div class="ttdeci">#define ADC0</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg330f256r60_8h_source.html#l00425">ezr32wg330f256r60.h:425</a></div></div>
<div class="ttc" id="group___s_p_i___register___masks_html_ga1d67f4830c56355cfbee79721e4d30d3"><div class="ttname"><a href="group___s_p_i___register___masks.html#ga1d67f4830c56355cfbee79721e4d30d3">SPI_CTAR_PCSSCK</a></div><div class="ttdeci">#define SPI_CTAR_PCSSCK(x)</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l12355">MK60D10.h:12355</a></div></div>
<div class="ttc" id="atmega1281_2include_2periph__cpu_8h_html_a61dadd085c1777f559549e05962b2c9eaeb6782d9dfedf3c6a78ffdb1624fa454"><div class="ttname"><a href="atmega1281_2include_2periph__cpu_8h.html#a61dadd085c1777f559549e05962b2c9eaeb6782d9dfedf3c6a78ffdb1624fa454">PORT_A</a></div><div class="ttdef"><b>Definition:</b> <a href="atmega1281_2include_2periph__cpu_8h_source.html#l00036">periph_cpu.h:36</a></div></div>
<div class="ttc" id="group___s_p_i___register___masks_html_gae16156d09743ff57feb66a1e4c96d8c8"><div class="ttname"><a href="group___s_p_i___register___masks.html#gae16156d09743ff57feb66a1e4c96d8c8">SPI_CTAR_PASC</a></div><div class="ttdeci">#define SPI_CTAR_PASC(x)</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l12352">MK60D10.h:12352</a></div></div>
<div class="ttc" id="kinetis__common_2include_2periph__cpu_8h_html_a057aacee5fa9968edd2f920496495416a2f0c81fc78a4f730e29e5373f0c5335e"><div class="ttname"><a href="kinetis__common_2include_2periph__cpu_8h.html#a057aacee5fa9968edd2f920496495416a2f0c81fc78a4f730e29e5373f0c5335e">GPIO_AF_2</a></div><div class="ttdef"><b>Definition:</b> <a href="kinetis__common_2include_2periph__cpu_8h_source.html#l00116">periph_cpu.h:116</a></div></div>
<div class="ttc" id="group___s_p_i___peripheral___access___layer_html_gaf26e39c91b262cc480085abcc450d3d5"><div class="ttname"><a href="group___s_p_i___peripheral___access___layer.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a></div><div class="ttdeci">#define SPI0</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l12497">MK60D10.h:12497</a></div></div>
<div class="ttc" id="group___s_p_i___register___masks_html_ga9b8b72764c75d047a2b4deb5a6a15619"><div class="ttname"><a href="group___s_p_i___register___masks.html#ga9b8b72764c75d047a2b4deb5a6a15619">SPI_CTAR_PDT</a></div><div class="ttdeci">#define SPI_CTAR_PDT(x)</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l12349">MK60D10.h:12349</a></div></div>
<div class="ttc" id="group___s_p_i___register___masks_html_ga3c988f51f8a9ffc42af2b1c780796666"><div class="ttname"><a href="group___s_p_i___register___masks.html#ga3c988f51f8a9ffc42af2b1c780796666">SPI_CTAR_CSSCK</a></div><div class="ttdeci">#define SPI_CTAR_CSSCK(x)</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l12343">MK60D10.h:12343</a></div></div>
<div class="ttc" id="structspi__conf__t_html_a77cbab30efba0c712888f7eaa9a8f29a"><div class="ttname"><a href="structspi__conf__t.html#a77cbab30efba0c712888f7eaa9a8f29a">spi_conf_t::dev</a></div><div class="ttdeci">cc2538_ssi_t * dev</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2include_2periph__cpu_8h_source.html#l00129">periph_cpu.h:129</a></div></div>
<div class="ttc" id="cc2538_2include_2periph__cpu_8h_html_a3969ce1e494a72d3c2925b10ddeb4604"><div class="ttname"><a href="cc2538_2include_2periph__cpu_8h.html#a3969ce1e494a72d3c2925b10ddeb4604">GPIO_UNDEF</a></div><div class="ttdeci">#define GPIO_UNDEF</div><div class="ttdoc">Define a custom GPIO_UNDEF value. </div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2include_2periph__cpu_8h_source.html#l00054">periph_cpu.h:54</a></div></div>
<div class="ttc" id="structspi__conf__t_html"><div class="ttname"><a href="structspi__conf__t.html">spi_conf_t</a></div><div class="ttdoc">SPI configuration data structure. </div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2include_2periph__cpu_8h_source.html#l00128">periph_cpu.h:128</a></div></div>
<div class="ttc" id="group___s_p_i___register___masks_html_ga2cd43b6b9241829083a88d903cc1ca2a"><div class="ttname"><a href="group___s_p_i___register___masks.html#ga2cd43b6b9241829083a88d903cc1ca2a">SPI_CTAR_ASC</a></div><div class="ttdeci">#define SPI_CTAR_ASC(x)</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l12340">MK60D10.h:12340</a></div></div>
<div class="ttc" id="group___s_i_m___register___masks_html_ga6cfd673689486764c72caf5eeba1513c"><div class="ttname"><a href="group___s_i_m___register___masks.html#ga6cfd673689486764c72caf5eeba1513c">SIM_SCGC6_SPI0_MASK</a></div><div class="ttdeci">#define SIM_SCGC6_SPI0_MASK</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l11938">MK60D10.h:11938</a></div></div>
<div class="ttc" id="group___f_t_m___peripheral___access___layer_html_gac20d96b96f80ded87aa187f7519699ee"><div class="ttname"><a href="group___f_t_m___peripheral___access___layer.html#gac20d96b96f80ded87aa187f7519699ee">FTM0</a></div><div class="ttdeci">#define FTM0</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l07298">MK60D10.h:7298</a></div></div>
<div class="ttc" id="structadc__conf__t_html"><div class="ttname"><a href="structadc__conf__t.html">adc_conf_t</a></div><div class="ttdoc">CPU specific ADC configuration. </div><div class="ttdef"><b>Definition:</b> <a href="kinetis__common_2include_2periph__cpu_8h_source.html#l00204">periph_cpu.h:204</a></div></div>
<div class="ttc" id="group___s_p_i___register___masks_html_ga8ef1d047cb27c76c57b494ffeada5259"><div class="ttname"><a href="group___s_p_i___register___masks.html#ga8ef1d047cb27c76c57b494ffeada5259">SPI_CTAR_BR</a></div><div class="ttdeci">#define SPI_CTAR_BR(x)</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l12334">MK60D10.h:12334</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:56:58 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
