# [cite_start]NIKOLAY (NIKO) NIKOLOV [cite: 1]

**Beaverton, OR** | **nikolay@gmx.com** | [cite_start]**503-999-5946** [cite: 2]
[cite_start][github.com/nnikolov3](https://www.google.com/search?q=https://github.com/nnikolov3) [cite: 2]

-----

## PROFESSIONAL SUMMARY

[cite_start]Systems Engineer and Researcher bridging low-level firmware debugging with experimental AI architectures[cite: 4]. [cite_start]Over 3 years of experience at Intel Server Enabling, specializing in UEFI, hardware-software validation, and virtualization[cite: 5]. [cite_start]Rated "Far Exceeds Expectations" (Top Tier) for technical leadership[cite: 6]. [cite_start]Currently conducting novel research on Test-Time Training (TTT) and developing next-generation AI systems using Go and hardware-accelerated learning[cite: 6].

-----

## TECHNICAL SKILLS

  * [cite_start]**Languages:** Go (Golang), C, C++, Python, Assembly (RISC-V), Bash, SystemVerilog [cite: 8]
  * [cite_start]**Systems & Firmware:** Linux Kernel, Device Drivers, UEFI (EDK2), OpenBMC, FreeRTOS [cite: 8]
  * [cite_start]**Virtualization & DevOps:** Docker, Systemd Containers (LXC), KVM/QEMU, Libvirt, Jenkins [cite: 8]
  * [cite_start]**Hardware Interfaces:** PCIe, CXL, I2C, SPI, JTAG, Logic Analyzers [cite: 8]
  * [cite_start]**AI Research:** Test-Time Training (TTT), RAG Systems, Vector DBs (Qdrant), Local Inference (llama.cpp) [cite: 9]

-----

## PROFESSIONAL EXPERIENCE

**Book Expert LLC / Independent Research** | [cite_start]*Remote* [cite: 11, 13]
**Founder & AI Researcher** | [cite_start]*2024–Present* [cite: 12, 14]

  * [cite_start]Conducting experimental research on Test-Time Training (TTT), a novel AI paradigm where the hidden state updates via gradient descent per token to achieve continuous learning (distinct from static Transformers)[cite: 15].
  * [cite_start]Developing the "Autonomous Scholar Agent," a research architecture designed for iterative domain mastery and dynamic knowledge acquisition[cite: 16].
  * [cite_start]Implementing prototypes in Go (Golang) integrating local GGUF models and Qdrant vector databases to validate non-standard learning architectures[cite: 17].

**The Linux Foundation** | [cite_start]*Remote* [cite: 18, 20]
**Linux Kernel Mentee (Bug Fixing Program)** | [cite_start]*2025* [cite: 19, 20]

  * [cite_start]Selected for the competitive Kernel Bug Fixing Program, contributing to the open-source Linux Kernel[cite: 21].
  * [cite_start]Focus areas include RISC-V architecture support and device driver maintenance, adhering to strict kernel coding standards[cite: 22].

**Intel Corporation** | [cite_start]*Oregon, USA* [cite: 23, 25]
**Server Software Enabling & Optimization Engineer** | [cite_start]*June 2021–July 2024* [cite: 24, 26]

  * [cite_start]Evaluated as "Far Exceeds Expectations" (2023) for leadership in resolving critical customer blockers[cite: 27].
  * [cite_start]Served as technical liaison for major cloud providers, translating engineering requests into firmware specifications for UEFI/BIOS and BMC[cite: 28].
  * [cite_start]Led deep-dive debugging of server boot flows (SEC/PI phases) using hardware probes (ITP) and Cscripts[cite: 29].
  * [cite_start]Engineered lab infrastructure solutions using KVM virtualization and remote access tools to scale debug capabilities for distributed teams[cite: 30].
  * [cite_start]Developed Python and Bash automation for BIOS build configurations, significantly reducing manual setup time[cite: 31].

**Portland State University** | [cite_start]*Oregon, USA* [cite: 32, 34]
**HPC Linux Automation Intern** | [cite_start]*Aug 2019–June 2021* [cite: 33, 35]

  * [cite_start]Orchestrated resource provisioning for research clusters using Docker and Systemd containers to optimize computing environments[cite: 36].
  * [cite_start]Managed CI/CD pipelines using Jenkins for automated testing and deployment[cite: 37].
  * [cite_start]Developed full-stack user permission management tools (Python/Flask) for high-performance computing environments[cite: 38].

-----

## RESEARCH & KEY PROJECTS

**Autonomous Scholar Agent (Research Paper)** | [cite_start]*Test-Time Training (TTT), FPGA/GPU* [cite: 40]

  * [cite_start]Authored a technical analysis on "Iterative Domain Mastery through Test-Time Training" (Nov 2025)[cite: 41, 42].
  * [cite_start]Evaluated computational trade-offs between GPU and FPGA implementations for continuous online learning, analyzing kernel launch overheads and memory bandwidth constraints[cite: 43].

**RISC-V ALU Design** | [cite_start]*SystemVerilog, UVM* [cite: 44]

  * [cite_start]Designed and verified a complete Arithmetic Logic Unit (ALU) for RISC-V architecture[cite: 45].
  * [cite_start]Implemented comprehensive test benches using UVM (Universal Verification Methodology)[cite: 46].

**Embedded Control System** | [cite_start]*FreeRTOS, C, FPGA* [cite: 47]

  * [cite_start]Built a real-time PID LED control system on an FPGA platform using Hardware-Software Co-design principles[cite: 48].

-----

## EDUCATION

**Portland State University** | [cite_start]*Oregon, USA* [cite: 50, 56]

  * **M.S. Computer Engineering (Focus: Architecture & Design)** | [cite_start]*Expected 2026* [cite: 51]
      * [cite_start]Relevant Coursework: Advanced Computer Architecture, Formal Verification (Hardware/Software)[cite: 52].
  * **B.S. Computer Engineering** | [cite_start]*June 2021* [cite: 54, 57]
