{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651861971196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651861971201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 07 00:02:50 2022 " "Processing started: Sat May 07 00:02:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651861971201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651861971201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus " "Command: quartus_sta Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651861971201 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651861971357 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1651861972408 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1651861972408 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651861972477 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651861972477 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "165 " "The Timing Analyzer is analyzing 165 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1651861973270 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Risc_Multicycle_Quartus.sdc " "Synopsys Design Constraints File file not found: 'Risc_Multicycle_Quartus.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1651861973351 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1651861973351 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name input_vector\[0\] input_vector\[0\] " "create_clock -period 1.000 -name input_vector\[0\] input_vector\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651861973357 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\] risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\] " "create_clock -period 1.000 -name risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\] risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651861973357 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name risc_processor:add_instance\|state_transition:control_logic\|CS.S1 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " "create_clock -period 1.000 -name risc_processor:add_instance\|state_transition:control_logic\|CS.S1 risc_processor:add_instance\|state_transition:control_logic\|CS.S1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651861973357 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name risc_processor:add_instance\|state_transition:control_logic\|CS.S22 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " "create_clock -period 1.000 -name risc_processor:add_instance\|state_transition:control_logic\|CS.S22 risc_processor:add_instance\|state_transition:control_logic\|CS.S22" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651861973357 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651861973357 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2\|combout " "Node \"add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651861973357 ""} { "Warning" "WSTA_SCC_NODE" "add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2\|datac " "Node \"add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651861973357 ""}  } { { "lsm.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1651861973357 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: datae  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861973357 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861973357 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861973357 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: datae  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861973357 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861973357 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861973357 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861973357 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861973357 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861973357 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~7  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861973357 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861973357 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861973357 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~2  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861973357 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~4  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861973357 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~5  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861973357 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861973357 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861973357 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_wr~0  from: datae  to: combout " "Cell: add_instance\|prim_datapath\|rf_wr~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861973357 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651861973357 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1651861973374 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651861973374 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651861973374 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651861973406 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651861973820 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651861973820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.159 " "Worst-case setup slack is -12.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861973835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861973835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.159            -361.573 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "  -12.159            -361.573 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861973835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.068           -1057.744 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\]  " "  -11.068           -1057.744 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861973835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.871           -1037.424 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "  -10.871           -1037.424 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861973835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.771           -5021.086 input_vector\[0\]  " "   -9.771           -5021.086 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861973835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651861973835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.373 " "Worst-case hold slack is -6.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861973890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861973890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.373            -289.790 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -6.373            -289.790 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861973890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.121            -161.631 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\]  " "   -5.121            -161.631 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861973890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.329             -70.681 input_vector\[0\]  " "   -2.329             -70.681 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861973890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.142              -0.142 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -0.142              -0.142 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861973890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651861973890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.197 " "Worst-case recovery slack is -5.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861973901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861973901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.197             -10.066 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -5.197             -10.066 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861973901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651861973901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.696 " "Worst-case removal slack is 3.696" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861973910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861973910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.696               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "    3.696               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861973910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651861973910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.620 " "Worst-case minimum pulse width slack is -3.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861973920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861973920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.620           -2073.497 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -3.620           -2073.497 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861973920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.601            -529.807 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\]  " "   -2.601            -529.807 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861973920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.005              -5.547 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -1.005              -5.547 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861973920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -684.594 input_vector\[0\]  " "   -0.724            -684.594 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861973920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651861973920 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651861974000 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651861974062 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651861976883 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: datae  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861977173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861977173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861977173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: datae  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861977173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861977173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861977173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861977173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861977173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861977173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~7  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861977173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861977173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861977173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~2  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861977173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~4  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861977173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~5  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861977173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861977173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861977173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_wr~0  from: datae  to: combout " "Cell: add_instance\|prim_datapath\|rf_wr~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861977173 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651861977173 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651861977173 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651861977215 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651861977215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.181 " "Worst-case setup slack is -12.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861977215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861977215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.181            -359.669 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "  -12.181            -359.669 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861977215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.299           -1081.130 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\]  " "  -11.299           -1081.130 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861977215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.961           -1069.108 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "  -10.961           -1069.108 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861977215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.436           -4762.877 input_vector\[0\]  " "   -9.436           -4762.877 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861977215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651861977215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.342 " "Worst-case hold slack is -6.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861977231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861977231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.342            -299.952 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -6.342            -299.952 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861977231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.073            -163.644 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\]  " "   -5.073            -163.644 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861977231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.478            -102.874 input_vector\[0\]  " "   -2.478            -102.874 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861977231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.400              -0.512 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -0.400              -0.512 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861977231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651861977231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.260 " "Worst-case recovery slack is -5.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861977250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861977250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.260             -10.258 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -5.260             -10.258 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861977250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651861977250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.794 " "Worst-case removal slack is 3.794" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861977262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861977262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.794               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "    3.794               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861977262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651861977262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.589 " "Worst-case minimum pulse width slack is -3.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861977269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861977269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.589           -2066.512 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -3.589           -2066.512 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861977269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.580            -535.767 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\]  " "   -2.580            -535.767 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861977269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.091              -5.922 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -1.091              -5.922 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861977269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -683.715 input_vector\[0\]  " "   -0.724            -683.715 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861977269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651861977269 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651861977316 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651861977731 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651861981116 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: datae  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861981349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861981349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861981349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: datae  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861981349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861981349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861981349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861981349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861981349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861981349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~7  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861981349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861981349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861981349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~2  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861981349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~4  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861981349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~5  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861981349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861981349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861981349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_wr~0  from: datae  to: combout " "Cell: add_instance\|prim_datapath\|rf_wr~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861981349 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651861981349 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651861981357 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651861981409 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651861981409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.219 " "Worst-case setup slack is -5.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861981415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861981415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.219            -152.369 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -5.219            -152.369 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861981415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.038            -426.391 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\]  " "   -5.038            -426.391 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861981415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.006            -431.852 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -5.006            -431.852 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861981415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.454           -2185.826 input_vector\[0\]  " "   -4.454           -2185.826 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861981415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651861981415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.965 " "Worst-case hold slack is -2.965" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861981461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861981461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.965            -112.902 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -2.965            -112.902 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861981461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.490             -71.438 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\]  " "   -2.490             -71.438 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861981461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.020             -39.209 input_vector\[0\]  " "   -1.020             -39.209 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861981461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.087              -0.087 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -0.087              -0.087 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861981461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651861981461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.786 " "Worst-case recovery slack is -1.786" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861981471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861981471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.786              -3.384 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -1.786              -3.384 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861981471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651861981471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.660 " "Worst-case removal slack is 1.660" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861981477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861981477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.660               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "    1.660               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861981477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651861981477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.681 " "Worst-case minimum pulse width slack is -1.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861981483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861981483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.681            -516.141 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -1.681            -516.141 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861981483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.112            -147.903 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\]  " "   -1.112            -147.903 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861981483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.291              -0.852 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -0.291              -0.852 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861981483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.094             -53.882 input_vector\[0\]  " "   -0.094             -53.882 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861981483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651861981483 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651861981582 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: datae  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861981987 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861981987 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861981987 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: datae  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|Mux0~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861981987 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|lsm_hw\|num\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861981987 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861981987 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861981987 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861981987 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|reg_file\|Decoder0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861981987 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~7  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861981987 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: dataa  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861981987 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[0\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861981987 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~2  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861981987 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~4  from: dataf  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[1\]~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861981987 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~5  from: datad  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861981987 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datab  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861981987 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datac  to: combout " "Cell: add_instance\|prim_datapath\|rf_addin\[2\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861981987 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: add_instance\|prim_datapath\|rf_wr~0  from: datae  to: combout " "Cell: add_instance\|prim_datapath\|rf_wr~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651861981987 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651861981987 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651861981987 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651861982034 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651861982034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.750 " "Worst-case setup slack is -4.750" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861982046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861982046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.750            -138.892 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -4.750            -138.892 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861982046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.535            -388.940 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\]  " "   -4.535            -388.940 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861982046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.516            -396.326 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -4.516            -396.326 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861982046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.829           -1846.552 input_vector\[0\]  " "   -3.829           -1846.552 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861982046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651861982046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.666 " "Worst-case hold slack is -2.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861982090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861982090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.666            -101.951 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -2.666            -101.951 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861982090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.222             -62.891 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\]  " "   -2.222             -62.891 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861982090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.029             -82.586 input_vector\[0\]  " "   -1.029             -82.586 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861982090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.103              -0.112 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -0.103              -0.112 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861982090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651861982090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.688 " "Worst-case recovery slack is -1.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861982108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861982108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.688              -3.233 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -1.688              -3.233 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861982108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651861982108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.675 " "Worst-case removal slack is 1.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861982116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861982116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.675               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "    1.675               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861982116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651861982116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.385 " "Worst-case minimum pulse width slack is -1.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861982126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861982126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.385            -420.252 risc_processor:add_instance\|state_transition:control_logic\|CS.S22  " "   -1.385            -420.252 risc_processor:add_instance\|state_transition:control_logic\|CS.S22 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861982126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.887            -108.113 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\]  " "   -0.887            -108.113 risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\|num\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861982126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.205              -0.596 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -0.205              -0.596 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861982126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091             -53.097 input_vector\[0\]  " "   -0.091             -53.097 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651861982126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651861982126 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651861986424 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651861986431 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5219 " "Peak virtual memory: 5219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651861986630 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 07 00:03:06 2022 " "Processing ended: Sat May 07 00:03:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651861986630 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651861986630 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651861986630 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651861986630 ""}
