<profile>

<section name = "Vitis HLS Report for 'sparse'" level="0">
<item name = "Date">Sun Jun  9 10:52:47 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">Sparse_HLS.prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="entry_proc_U0">entry_proc, 0, 0, 0 ns, 0 ns, 0, 0, no</column>
<column name="Block_entry4_proc_U0">Block_entry4_proc, 0, 0, 0 ns, 0 ns, 0, 0, no</column>
<column name="load_ap_uint_256_ap_int_8_ap_int_8_32u_U0">load_ap_uint_256_ap_int_8_ap_int_8_32u_s, ?, ?, ?, ?, ?, ?, no</column>
<column name="mul_ap_uint_256_ap_int_32_ap_int_8_ap_int_8_32u_U0">mul_ap_uint_256_ap_int_32_ap_int_8_ap_int_8_32u_s, ?, ?, ?, ?, ?, ?, no</column>
<column name="quant_ap_uint_256_ap_int_32_ap_int_8_32u_U0">quant_ap_uint_256_ap_int_32_ap_int_8_32u_s, ?, ?, ?, ?, ?, ?, no</column>
<column name="store_ap_uint_256_ap_int_8_ap_int_8_32u_U0">store_ap_uint_256_ap_int_8_ap_int_8_32u_s, 1, ?, 10.000 ns, ?, 1, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 30, -</column>
<column name="FIFO">72, -, 1797, 1268, -</column>
<column name="Instance">17, 236, 8272, 27639, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 6, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">14, 13, 2, 12, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="Block_entry4_proc_U0">Block_entry4_proc, 0, 0, 83, 38, 0</column>
<column name="entry_proc_U0">entry_proc, 0, 0, 3, 47, 0</column>
<column name="load_ap_uint_256_ap_int_8_ap_int_8_32u_U0">load_ap_uint_256_ap_int_8_ap_int_8_32u_s, 17, 6, 1716, 1613, 0</column>
<column name="mul_ap_uint_256_ap_int_32_ap_int_8_ap_int_8_32u_U0">mul_ap_uint_256_ap_int_32_ap_int_8_ap_int_8_32u_s, 0, 0, 966, 2283, 0</column>
<column name="quant_ap_uint_256_ap_int_32_ap_int_8_32u_U0">quant_ap_uint_256_ap_int_32_ap_int_8_32u_s, 0, 227, 3427, 20377, 0</column>
<column name="sparse_addr_s_axi_U">sparse_addr_s_axi, 0, 0, 525, 874, 0</column>
<column name="sparse_data_m_axi_U">sparse_data_m_axi, 0, 0, 1079, 1746, 0</column>
<column name="store_ap_uint_256_ap_int_8_ap_int_8_32u_U0">store_ap_uint_256_ap_int_8_ap_int_8_32u_s, 0, 3, 473, 661, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="am_ROWS_c_U">0, 99, 0, -, 2, 32, 64</column>
<column name="count_stream_U">0, 99, 0, -, 64, 8, 512</column>
<column name="data_out_U">57, 155, 0, -, 64, 1024, 65536</column>
<column name="fm_COLS_c15_U">0, 99, 0, -, 2, 32, 64</column>
<column name="fm_COLS_c16_U">0, 99, 0, -, 2, 32, 64</column>
<column name="fm_COLS_c_U">0, 99, 0, -, 2, 32, 64</column>
<column name="fm_ROWS_c14_U">0, 99, 0, -, 3, 32, 96</column>
<column name="fm_ROWS_c_U">0, 99, 0, -, 2, 32, 64</column>
<column name="fm_stream_U">15, 157, 0, -, 128, 256, 32768</column>
<column name="idx_stream_U">0, 99, 0, -, 128, 8, 1024</column>
<column name="input_data_addr1_assign_cast_loc_channel_U">0, 99, 0, -, 2, 27, 54</column>
<column name="input_data_addr2_assign_cast_loc_channel_U">0, 99, 0, -, 2, 27, 54</column>
<column name="output_data_addr3_assign_cast_loc_channel_U">0, 99, 0, -, 5, 27, 135</column>
<column name="outputs_c_U">0, 99, 0, -, 6, 64, 384</column>
<column name="quant_mul_c_U">0, 99, 0, -, 5, 32, 160</column>
<column name="quant_out_U">0, 99, 0, -, 2, 256, 512</column>
<column name="quant_shift_c_U">0, 99, 0, -, 5, 32, 160</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Block_entry4_proc_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="Block_entry4_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_input_data_addr1_assign_cast_loc_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_input_data_addr2_assign_cast_loc_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_output_data_addr3_assign_cast_loc_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="entry_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="load_ap_uint_256_ap_int_8_ap_int_8_32u_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Block_entry4_proc_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_input_data_addr1_assign_cast_loc_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_input_data_addr2_assign_cast_loc_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_output_data_addr3_assign_cast_loc_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_entry_proc_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_load_ap_uint_256_ap_int_8_ap_int_8_32u_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_Block_entry4_proc_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_input_data_addr1_assign_cast_loc_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_input_data_addr2_assign_cast_loc_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_output_data_addr3_assign_cast_loc_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_entry_proc_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_load_ap_uint_256_ap_int_8_ap_int_8_32u_U0_ap_ready">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_Block_entry4_proc_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_input_data_addr1_assign_cast_loc_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_input_data_addr2_assign_cast_loc_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_output_data_addr3_assign_cast_loc_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_entry_proc_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_load_ap_uint_256_ap_int_8_ap_int_8_32u_U0_ap_ready">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_sparse_addr_AWVALID">in, 1, s_axi, sparse_addr, pointer</column>
<column name="s_axi_sparse_addr_AWREADY">out, 1, s_axi, sparse_addr, pointer</column>
<column name="s_axi_sparse_addr_AWADDR">in, 7, s_axi, sparse_addr, pointer</column>
<column name="s_axi_sparse_addr_WVALID">in, 1, s_axi, sparse_addr, pointer</column>
<column name="s_axi_sparse_addr_WREADY">out, 1, s_axi, sparse_addr, pointer</column>
<column name="s_axi_sparse_addr_WDATA">in, 32, s_axi, sparse_addr, pointer</column>
<column name="s_axi_sparse_addr_WSTRB">in, 4, s_axi, sparse_addr, pointer</column>
<column name="s_axi_sparse_addr_ARVALID">in, 1, s_axi, sparse_addr, pointer</column>
<column name="s_axi_sparse_addr_ARREADY">out, 1, s_axi, sparse_addr, pointer</column>
<column name="s_axi_sparse_addr_ARADDR">in, 7, s_axi, sparse_addr, pointer</column>
<column name="s_axi_sparse_addr_RVALID">out, 1, s_axi, sparse_addr, pointer</column>
<column name="s_axi_sparse_addr_RREADY">in, 1, s_axi, sparse_addr, pointer</column>
<column name="s_axi_sparse_addr_RDATA">out, 32, s_axi, sparse_addr, pointer</column>
<column name="s_axi_sparse_addr_RRESP">out, 2, s_axi, sparse_addr, pointer</column>
<column name="s_axi_sparse_addr_BVALID">out, 1, s_axi, sparse_addr, pointer</column>
<column name="s_axi_sparse_addr_BREADY">in, 1, s_axi, sparse_addr, pointer</column>
<column name="s_axi_sparse_addr_BRESP">out, 2, s_axi, sparse_addr, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, sparse, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, sparse, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, sparse, return value</column>
<column name="m_axi_sparse_data_AWVALID">out, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_AWREADY">in, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_AWADDR">out, 64, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_AWID">out, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_AWLEN">out, 8, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_AWSIZE">out, 3, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_AWBURST">out, 2, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_AWLOCK">out, 2, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_AWCACHE">out, 4, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_AWPROT">out, 3, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_AWQOS">out, 4, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_AWREGION">out, 4, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_AWUSER">out, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_WVALID">out, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_WREADY">in, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_WDATA">out, 256, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_WSTRB">out, 32, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_WLAST">out, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_WID">out, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_WUSER">out, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARVALID">out, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARREADY">in, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARADDR">out, 64, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARID">out, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARLEN">out, 8, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARSIZE">out, 3, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARBURST">out, 2, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARLOCK">out, 2, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARCACHE">out, 4, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARPROT">out, 3, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARQOS">out, 4, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARREGION">out, 4, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_ARUSER">out, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_RVALID">in, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_RREADY">out, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_RDATA">in, 256, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_RLAST">in, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_RID">in, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_RUSER">in, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_RRESP">in, 2, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_BVALID">in, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_BREADY">out, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_BRESP">in, 2, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_BID">in, 1, m_axi, sparse_data, pointer</column>
<column name="m_axi_sparse_data_BUSER">in, 1, m_axi, sparse_data, pointer</column>
</table>
</item>
</section>
</profile>
