/*
 * Copyright (c) 2023, Texas Instruments Incorporated - http://www.ti.com
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * *  Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 * *  Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * *  Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

/*
 *  ============ ti_msp_dl_config.h =============
 *  Configured MSPM0 DriverLib module declarations
 *
 *  DO NOT EDIT - This file is generated for the MSPM0G350X
 *  by the SysConfig tool.
 */
#ifndef ti_msp_dl_config_h
#define ti_msp_dl_config_h

#define CONFIG_MSPM0G350X

#if defined(__ti_version__) || defined(__TI_COMPILER_VERSION__)
#define SYSCONFIG_WEAK __attribute__((weak))
#elif defined(__IAR_SYSTEMS_ICC__)
#define SYSCONFIG_WEAK __weak
#elif defined(__GNUC__)
#define SYSCONFIG_WEAK __attribute__((weak))
#endif

#include <ti/devices/msp/msp.h>
#include <ti/driverlib/driverlib.h>
#include <ti/driverlib/m0p/dl_core.h>

#ifdef __cplusplus
extern "C" {
#endif

/*
 *  ======== SYSCFG_DL_init ========
 *  Perform all required MSP DL initialization
 *
 *  This function should be called once at a point before any use of
 *  MSP DL.
 */


/* clang-format off */

#define POWER_STARTUP_DELAY                                                (16)


#define GPIO_HFCLKIN_PORT                                                  GPIOA
#define GPIO_HFCLKIN_PIN                                           DL_GPIO_PIN_6
#define GPIO_HFCLKIN_IOMUX                                       (IOMUX_PINCM11)
#define GPIO_HFCLKIN_IOMUX_FUNC                  IOMUX_PINCM11_PF_SYSCTL_HFCLKIN
#define CPUCLK_FREQ                                                     80000000



/* Defines for PWM_0 */
#define PWM_0_INST                                                         TIMG7
#define PWM_0_INST_IRQHandler                                   TIMG7_IRQHandler
#define PWM_0_INST_INT_IRQN                                     (TIMG7_INT_IRQn)
#define PWM_0_INST_CLK_FREQ                                               312500
/* GPIO defines for channel 0 */
#define GPIO_PWM_0_C0_PORT                                                 GPIOA
#define GPIO_PWM_0_C0_PIN                                          DL_GPIO_PIN_3
#define GPIO_PWM_0_C0_IOMUX                                       (IOMUX_PINCM8)
#define GPIO_PWM_0_C0_IOMUX_FUNC                      IOMUX_PINCM8_PF_TIMG7_CCP0
#define GPIO_PWM_0_C0_IDX                                    DL_TIMER_CC_0_INDEX



/* Defines for UART_0 */
#define UART_0_INST                                                        UART0
#define UART_0_INST_IRQHandler                                  UART0_IRQHandler
#define UART_0_INST_INT_IRQN                                      UART0_INT_IRQn
#define GPIO_UART_0_RX_PORT                                                GPIOA
#define GPIO_UART_0_TX_PORT                                                GPIOA
#define GPIO_UART_0_RX_PIN                                        DL_GPIO_PIN_11
#define GPIO_UART_0_TX_PIN                                        DL_GPIO_PIN_10
#define GPIO_UART_0_IOMUX_RX                                     (IOMUX_PINCM22)
#define GPIO_UART_0_IOMUX_TX                                     (IOMUX_PINCM21)
#define GPIO_UART_0_IOMUX_RX_FUNC                      IOMUX_PINCM22_PF_UART0_RX
#define GPIO_UART_0_IOMUX_TX_FUNC                      IOMUX_PINCM21_PF_UART0_TX
#define UART_0_BAUD_RATE                                                (115200)
#define UART_0_IBRD_40_MHZ_115200_BAUD                                      (21)
#define UART_0_FBRD_40_MHZ_115200_BAUD                                      (45)
/* Defines for UART_2 */
#define UART_2_INST                                                        UART2
#define UART_2_INST_IRQHandler                                  UART2_IRQHandler
#define UART_2_INST_INT_IRQN                                      UART2_INT_IRQn
#define GPIO_UART_2_RX_PORT                                                GPIOB
#define GPIO_UART_2_TX_PORT                                                GPIOB
#define GPIO_UART_2_RX_PIN                                        DL_GPIO_PIN_18
#define GPIO_UART_2_TX_PIN                                        DL_GPIO_PIN_17
#define GPIO_UART_2_IOMUX_RX                                     (IOMUX_PINCM44)
#define GPIO_UART_2_IOMUX_TX                                     (IOMUX_PINCM43)
#define GPIO_UART_2_IOMUX_RX_FUNC                      IOMUX_PINCM44_PF_UART2_RX
#define GPIO_UART_2_IOMUX_TX_FUNC                      IOMUX_PINCM43_PF_UART2_TX
#define UART_2_BAUD_RATE                                                (115200)
#define UART_2_IBRD_40_MHZ_115200_BAUD                                      (21)
#define UART_2_FBRD_40_MHZ_115200_BAUD                                      (45)





/* Defines for ADC12_0 */
#define ADC12_0_INST                                                        ADC0
#define ADC12_0_INST_IRQHandler                                  ADC0_IRQHandler
#define ADC12_0_INST_INT_IRQN                                    (ADC0_INT_IRQn)
#define ADC12_0_ADCMEM_6                                      DL_ADC12_MEM_IDX_6
#define ADC12_0_ADCMEM_6_REF                     DL_ADC12_REFERENCE_VOLTAGE_VDDA
#define ADC12_0_ADCMEM_6_REF_VOLTAGE_V                                       3.3
#define ADC12_0_ADCMEM_7                                      DL_ADC12_MEM_IDX_7
#define ADC12_0_ADCMEM_7_REF                     DL_ADC12_REFERENCE_VOLTAGE_VDDA
#define ADC12_0_ADCMEM_7_REF_VOLTAGE_V                                       3.3
#define ADC12_0_ADCMEM_8                                      DL_ADC12_MEM_IDX_8
#define ADC12_0_ADCMEM_8_REF                     DL_ADC12_REFERENCE_VOLTAGE_VDDA
#define ADC12_0_ADCMEM_8_REF_VOLTAGE_V                                       3.3
#define ADC12_0_ADCMEM_9                                      DL_ADC12_MEM_IDX_9
#define ADC12_0_ADCMEM_9_REF                     DL_ADC12_REFERENCE_VOLTAGE_VDDA
#define ADC12_0_ADCMEM_9_REF_VOLTAGE_V                                       3.3
#define GPIO_ADC12_0_C0_PORT                                               GPIOA
#define GPIO_ADC12_0_C0_PIN                                       DL_GPIO_PIN_27
#define GPIO_ADC12_0_C1_PORT                                               GPIOA
#define GPIO_ADC12_0_C1_PIN                                       DL_GPIO_PIN_26
#define GPIO_ADC12_0_C2_PORT                                               GPIOA
#define GPIO_ADC12_0_C2_PIN                                       DL_GPIO_PIN_25
#define GPIO_ADC12_0_IOMUX_C2                                    (IOMUX_PINCM55)
#define GPIO_ADC12_0_IOMUX_C2_FUNC                (IOMUX_PINCM55_PF_UNCONNECTED)
#define GPIO_ADC12_0_C3_PORT                                               GPIOA
#define GPIO_ADC12_0_C3_PIN                                       DL_GPIO_PIN_24

/* Defines for ADC12_1 */
#define ADC12_1_INST                                                        ADC1
#define ADC12_1_INST_IRQHandler                                  ADC1_IRQHandler
#define ADC12_1_INST_INT_IRQN                                    (ADC1_INT_IRQn)
#define ADC12_1_ADCMEM_0                                      DL_ADC12_MEM_IDX_0
#define ADC12_1_ADCMEM_0_REF                     DL_ADC12_REFERENCE_VOLTAGE_VDDA
#define ADC12_1_ADCMEM_0_REF_VOLTAGE_V                                       3.3
#define ADC12_1_ADCMEM_1                                      DL_ADC12_MEM_IDX_1
#define ADC12_1_ADCMEM_1_REF                     DL_ADC12_REFERENCE_VOLTAGE_VDDA
#define ADC12_1_ADCMEM_1_REF_VOLTAGE_V                                       3.3
#define ADC12_1_ADCMEM_2                                      DL_ADC12_MEM_IDX_2
#define ADC12_1_ADCMEM_2_REF                     DL_ADC12_REFERENCE_VOLTAGE_VDDA
#define ADC12_1_ADCMEM_2_REF_VOLTAGE_V                                       3.3
#define ADC12_1_ADCMEM_3                                      DL_ADC12_MEM_IDX_3
#define ADC12_1_ADCMEM_3_REF                     DL_ADC12_REFERENCE_VOLTAGE_VDDA
#define ADC12_1_ADCMEM_3_REF_VOLTAGE_V                                       3.3
#define ADC12_1_ADCMEM_4                                      DL_ADC12_MEM_IDX_4
#define ADC12_1_ADCMEM_4_REF                     DL_ADC12_REFERENCE_VOLTAGE_VDDA
#define ADC12_1_ADCMEM_4_REF_VOLTAGE_V                                       3.3
#define ADC12_1_ADCMEM_5                                      DL_ADC12_MEM_IDX_5
#define ADC12_1_ADCMEM_5_REF                     DL_ADC12_REFERENCE_VOLTAGE_VDDA
#define ADC12_1_ADCMEM_5_REF_VOLTAGE_V                                       3.3
#define GPIO_ADC12_1_C0_PORT                                               GPIOA
#define GPIO_ADC12_1_C0_PIN                                       DL_GPIO_PIN_15
#define GPIO_ADC12_1_C1_PORT                                               GPIOA
#define GPIO_ADC12_1_C1_PIN                                       DL_GPIO_PIN_16
#define GPIO_ADC12_1_C2_PORT                                               GPIOA
#define GPIO_ADC12_1_C2_PIN                                       DL_GPIO_PIN_17
#define GPIO_ADC12_1_C3_PORT                                               GPIOA
#define GPIO_ADC12_1_C3_PIN                                       DL_GPIO_PIN_18
#define GPIO_ADC12_1_IOMUX_C3                                    (IOMUX_PINCM40)
#define GPIO_ADC12_1_IOMUX_C3_FUNC                (IOMUX_PINCM40_PF_UNCONNECTED)
#define GPIO_ADC12_1_C6_PORT                                               GPIOB
#define GPIO_ADC12_1_C6_PIN                                       DL_GPIO_PIN_19
#define GPIO_ADC12_1_IOMUX_C6                                    (IOMUX_PINCM45)
#define GPIO_ADC12_1_IOMUX_C6_FUNC                (IOMUX_PINCM45_PF_UNCONNECTED)
#define GPIO_ADC12_1_C7_PORT                                               GPIOA
#define GPIO_ADC12_1_C7_PIN                                       DL_GPIO_PIN_21
#define GPIO_ADC12_1_IOMUX_C7                                    (IOMUX_PINCM46)
#define GPIO_ADC12_1_IOMUX_C7_FUNC                (IOMUX_PINCM46_PF_UNCONNECTED)



/* Port definition for Pin Group GPIO_LED */
#define GPIO_LED_PORT                                                    (GPIOA)

/* Defines for G: GPIOA.4 with pinCMx 9 on package pin 10 */
#define GPIO_LED_G_PIN                                           (DL_GPIO_PIN_4)
#define GPIO_LED_G_IOMUX                                          (IOMUX_PINCM9)
/* Defines for F: GPIOA.5 with pinCMx 10 on package pin 11 */
#define GPIO_LED_F_PIN                                           (DL_GPIO_PIN_5)
#define GPIO_LED_F_IOMUX                                         (IOMUX_PINCM10)
/* Defines for H: GPIOA.13 with pinCMx 35 on package pin 28 */
#define GPIO_LED_H_PIN                                          (DL_GPIO_PIN_13)
#define GPIO_LED_H_IOMUX                                         (IOMUX_PINCM35)
/* Defines for CF: GPIOA.22 with pinCMx 47 on package pin 40 */
#define GPIO_LED_CF_PIN                                         (DL_GPIO_PIN_22)
#define GPIO_LED_CF_IOMUX                                        (IOMUX_PINCM47)
/* Defines for K: GPIOA.23 with pinCMx 53 on package pin 43 */
#define GPIO_LED_K_PIN                                          (DL_GPIO_PIN_23)
#define GPIO_LED_K_IOMUX                                         (IOMUX_PINCM53)
/* Defines for L: GPIOA.14 with pinCMx 36 on package pin 29 */
#define GPIO_LED_L_PIN                                          (DL_GPIO_PIN_14)
#define GPIO_LED_L_IOMUX                                         (IOMUX_PINCM36)
/* Defines for A12: GPIOA.12 with pinCMx 34 on package pin 27 */
#define GPIO_LED_A12_PIN                                        (DL_GPIO_PIN_12)
#define GPIO_LED_A12_IOMUX                                       (IOMUX_PINCM34)
/* Port definition for Pin Group GPIO_BTN */
#define GPIO_BTN_PORT                                                    (GPIOB)

/* Defines for MID: GPIOB.14 with pinCMx 31 on package pin 24 */
#define GPIO_BTN_MID_PIN                                        (DL_GPIO_PIN_14)
#define GPIO_BTN_MID_IOMUX                                       (IOMUX_PINCM31)
/* Defines for UP: GPIOB.9 with pinCMx 26 on package pin 23 */
#define GPIO_BTN_UP_PIN                                          (DL_GPIO_PIN_9)
#define GPIO_BTN_UP_IOMUX                                        (IOMUX_PINCM26)
/* Defines for DOWN: GPIOB.7 with pinCMx 24 on package pin 21 */
#define GPIO_BTN_DOWN_PIN                                        (DL_GPIO_PIN_7)
#define GPIO_BTN_DOWN_IOMUX                                      (IOMUX_PINCM24)
/* Port definition for Pin Group GPIO_ENC */
#define GPIO_ENC_PORT                                                    (GPIOB)

/* Defines for A: GPIOB.15 with pinCMx 32 on package pin 25 */
// pins affected by this interrupt request:["A"]
#define GPIO_ENC_INT_IRQN                                       (GPIOB_INT_IRQn)
#define GPIO_ENC_INT_IIDX                       (DL_INTERRUPT_GROUP1_IIDX_GPIOB)
#define GPIO_ENC_A_IIDX                                     (DL_GPIO_IIDX_DIO15)
#define GPIO_ENC_A_PIN                                          (DL_GPIO_PIN_15)
#define GPIO_ENC_A_IOMUX                                         (IOMUX_PINCM32)
/* Defines for B: GPIOB.16 with pinCMx 33 on package pin 26 */
#define GPIO_ENC_B_PIN                                          (DL_GPIO_PIN_16)
#define GPIO_ENC_B_IOMUX                                         (IOMUX_PINCM33)
/* Defines for DDS_SCLK: GPIOA.8 with pinCMx 19 on package pin 16 */
#define GPIO_DDS_DDS_SCLK_PORT                                           (GPIOA)
#define GPIO_DDS_DDS_SCLK_PIN                                    (DL_GPIO_PIN_8)
#define GPIO_DDS_DDS_SCLK_IOMUX                                  (IOMUX_PINCM19)
/* Defines for DDS_SDIO0: GPIOA.9 with pinCMx 20 on package pin 17 */
#define GPIO_DDS_DDS_SDIO0_PORT                                          (GPIOA)
#define GPIO_DDS_DDS_SDIO0_PIN                                   (DL_GPIO_PIN_9)
#define GPIO_DDS_DDS_SDIO0_IOMUX                                 (IOMUX_PINCM20)
/* Defines for DDS_CS: GPIOB.3 with pinCMx 16 on package pin 15 */
#define GPIO_DDS_DDS_CS_PORT                                             (GPIOB)
#define GPIO_DDS_DDS_CS_PIN                                      (DL_GPIO_PIN_3)
#define GPIO_DDS_DDS_CS_IOMUX                                    (IOMUX_PINCM16)
/* Defines for DDS_UPDATE: GPIOB.2 with pinCMx 15 on package pin 14 */
#define GPIO_DDS_DDS_UPDATE_PORT                                         (GPIOB)
#define GPIO_DDS_DDS_UPDATE_PIN                                  (DL_GPIO_PIN_2)
#define GPIO_DDS_DDS_UPDATE_IOMUX                                (IOMUX_PINCM15)
/* Defines for DDS_RST: GPIOA.7 with pinCMx 14 on package pin 13 */
#define GPIO_DDS_DDS_RST_PORT                                            (GPIOA)
#define GPIO_DDS_DDS_RST_PIN                                     (DL_GPIO_PIN_7)
#define GPIO_DDS_DDS_RST_IOMUX                                   (IOMUX_PINCM14)
/* Port definition for Pin Group GPIO_GRP */
#define GPIO_GRP_PORT                                                    (GPIOB)

/* Defines for M: GPIOB.24 with pinCMx 52 on package pin 42 */
#define GPIO_GRP_M_PIN                                          (DL_GPIO_PIN_24)
#define GPIO_GRP_M_IOMUX                                         (IOMUX_PINCM52)
/* Defines for N: GPIOB.20 with pinCMx 48 on package pin 41 */
#define GPIO_GRP_N_PIN                                          (DL_GPIO_PIN_20)
#define GPIO_GRP_N_IOMUX                                         (IOMUX_PINCM48)



/* clang-format on */

void SYSCFG_DL_init(void);
void SYSCFG_DL_initPower(void);
void SYSCFG_DL_GPIO_init(void);
void SYSCFG_DL_SYSCTL_init(void);
void SYSCFG_DL_PWM_0_init(void);
void SYSCFG_DL_UART_0_init(void);
void SYSCFG_DL_UART_2_init(void);
void SYSCFG_DL_ADC12_0_init(void);
void SYSCFG_DL_ADC12_1_init(void);

void SYSCFG_DL_SYSTICK_init(void);

bool SYSCFG_DL_saveConfiguration(void);
bool SYSCFG_DL_restoreConfiguration(void);

#ifdef __cplusplus
}
#endif

#endif /* ti_msp_dl_config_h */
