{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 17 15:47:27 2009 " "Info: Processing started: Tue Mar 17 15:47:27 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vga_dis -c vga_dis " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga_dis -c vga_dis" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "vga_dis.v" "" { Text "C:/franchiese/GR/BJ-EPM/实验例程以及说明文档0316/7、VGA接口实验/verilogvga/vga_dis.v" 27 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register x_cnt\[10\] register y_cnt\[9\] 108.66 MHz 9.203 ns Internal " "Info: Clock \"clk\" has Internal fmax of 108.66 MHz between source register \"x_cnt\[10\]\" and destination register \"y_cnt\[9\]\" (period= 9.203 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.494 ns + Longest register register " "Info: + Longest register to register delay is 8.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns x_cnt\[10\] 1 REG LC_X5_Y1_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y1_N7; Fanout = 4; REG Node = 'x_cnt\[10\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_cnt[10] } "NODE_NAME" } } { "vga_dis.v" "" { Text "C:/franchiese/GR/BJ-EPM/实验例程以及说明文档0316/7、VGA接口实验/verilogvga/vga_dis.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.914 ns) 2.296 ns Equal0~66 2 COMB LC_X5_Y1_N9 1 " "Info: 2: + IC(1.382 ns) + CELL(0.914 ns) = 2.296 ns; Loc. = LC_X5_Y1_N9; Fanout = 1; COMB Node = 'Equal0~66'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.296 ns" { x_cnt[10] Equal0~66 } "NODE_NAME" } } { "vga_dis.v" "" { Text "C:/franchiese/GR/BJ-EPM/实验例程以及说明文档0316/7、VGA接口实验/verilogvga/vga_dis.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.740 ns) 3.782 ns Equal0~67 3 COMB LC_X5_Y1_N6 5 " "Info: 3: + IC(0.746 ns) + CELL(0.740 ns) = 3.782 ns; Loc. = LC_X5_Y1_N6; Fanout = 5; COMB Node = 'Equal0~67'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { Equal0~66 Equal0~67 } "NODE_NAME" } } { "vga_dis.v" "" { Text "C:/franchiese/GR/BJ-EPM/实验例程以及说明文档0316/7、VGA接口实验/verilogvga/vga_dis.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.968 ns) + CELL(0.747 ns) 6.497 ns y_cnt\[0\]~103 4 COMB LC_X4_Y3_N0 2 " "Info: 4: + IC(1.968 ns) + CELL(0.747 ns) = 6.497 ns; Loc. = LC_X4_Y3_N0; Fanout = 2; COMB Node = 'y_cnt\[0\]~103'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.715 ns" { Equal0~67 y_cnt[0]~103 } "NODE_NAME" } } { "vga_dis.v" "" { Text "C:/franchiese/GR/BJ-EPM/实验例程以及说明文档0316/7、VGA接口实验/verilogvga/vga_dis.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.620 ns y_cnt\[1\]~105 5 COMB LC_X4_Y3_N1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 6.620 ns; Loc. = LC_X4_Y3_N1; Fanout = 2; COMB Node = 'y_cnt\[1\]~105'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { y_cnt[0]~103 y_cnt[1]~105 } "NODE_NAME" } } { "vga_dis.v" "" { Text "C:/franchiese/GR/BJ-EPM/实验例程以及说明文档0316/7、VGA接口实验/verilogvga/vga_dis.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.743 ns y_cnt\[2\]~107 6 COMB LC_X4_Y3_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 6.743 ns; Loc. = LC_X4_Y3_N2; Fanout = 2; COMB Node = 'y_cnt\[2\]~107'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { y_cnt[1]~105 y_cnt[2]~107 } "NODE_NAME" } } { "vga_dis.v" "" { Text "C:/franchiese/GR/BJ-EPM/实验例程以及说明文档0316/7、VGA接口实验/verilogvga/vga_dis.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.866 ns y_cnt\[3\]~109 7 COMB LC_X4_Y3_N3 2 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 6.866 ns; Loc. = LC_X4_Y3_N3; Fanout = 2; COMB Node = 'y_cnt\[3\]~109'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { y_cnt[2]~107 y_cnt[3]~109 } "NODE_NAME" } } { "vga_dis.v" "" { Text "C:/franchiese/GR/BJ-EPM/实验例程以及说明文档0316/7、VGA接口实验/verilogvga/vga_dis.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 7.127 ns y_cnt\[4\]~111 8 COMB LC_X4_Y3_N4 5 " "Info: 8: + IC(0.000 ns) + CELL(0.261 ns) = 7.127 ns; Loc. = LC_X4_Y3_N4; Fanout = 5; COMB Node = 'y_cnt\[4\]~111'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { y_cnt[3]~109 y_cnt[4]~111 } "NODE_NAME" } } { "vga_dis.v" "" { Text "C:/franchiese/GR/BJ-EPM/实验例程以及说明文档0316/7、VGA接口实验/verilogvga/vga_dis.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.367 ns) 8.494 ns y_cnt\[9\] 9 REG LC_X4_Y3_N9 5 " "Info: 9: + IC(0.000 ns) + CELL(1.367 ns) = 8.494 ns; Loc. = LC_X4_Y3_N9; Fanout = 5; REG Node = 'y_cnt\[9\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { y_cnt[4]~111 y_cnt[9] } "NODE_NAME" } } { "vga_dis.v" "" { Text "C:/franchiese/GR/BJ-EPM/实验例程以及说明文档0316/7、VGA接口实验/verilogvga/vga_dis.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.398 ns ( 51.78 % ) " "Info: Total cell delay = 4.398 ns ( 51.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.096 ns ( 48.22 % ) " "Info: Total interconnect delay = 4.096 ns ( 48.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.494 ns" { x_cnt[10] Equal0~66 Equal0~67 y_cnt[0]~103 y_cnt[1]~105 y_cnt[2]~107 y_cnt[3]~109 y_cnt[4]~111 y_cnt[9] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.494 ns" { x_cnt[10] {} Equal0~66 {} Equal0~67 {} y_cnt[0]~103 {} y_cnt[1]~105 {} y_cnt[2]~107 {} y_cnt[3]~109 {} y_cnt[4]~111 {} y_cnt[9] {} } { 0.000ns 1.382ns 0.746ns 1.968ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.914ns 0.740ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 1.367ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 23 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 23; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vga_dis.v" "" { Text "C:/franchiese/GR/BJ-EPM/实验例程以及说明文档0316/7、VGA接口实验/verilogvga/vga_dis.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns y_cnt\[9\] 2 REG LC_X4_Y3_N9 5 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X4_Y3_N9; Fanout = 5; REG Node = 'y_cnt\[9\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk y_cnt[9] } "NODE_NAME" } } { "vga_dis.v" "" { Text "C:/franchiese/GR/BJ-EPM/实验例程以及说明文档0316/7、VGA接口实验/verilogvga/vga_dis.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk y_cnt[9] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} y_cnt[9] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.348 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 23 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 23; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vga_dis.v" "" { Text "C:/franchiese/GR/BJ-EPM/实验例程以及说明文档0316/7、VGA接口实验/verilogvga/vga_dis.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns x_cnt\[10\] 2 REG LC_X5_Y1_N7 4 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X5_Y1_N7; Fanout = 4; REG Node = 'x_cnt\[10\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk x_cnt[10] } "NODE_NAME" } } { "vga_dis.v" "" { Text "C:/franchiese/GR/BJ-EPM/实验例程以及说明文档0316/7、VGA接口实验/verilogvga/vga_dis.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk x_cnt[10] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} x_cnt[10] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk y_cnt[9] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} y_cnt[9] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk x_cnt[10] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} x_cnt[10] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "vga_dis.v" "" { Text "C:/franchiese/GR/BJ-EPM/实验例程以及说明文档0316/7、VGA接口实验/verilogvga/vga_dis.v" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "vga_dis.v" "" { Text "C:/franchiese/GR/BJ-EPM/实验例程以及说明文档0316/7、VGA接口实验/verilogvga/vga_dis.v" 46 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.494 ns" { x_cnt[10] Equal0~66 Equal0~67 y_cnt[0]~103 y_cnt[1]~105 y_cnt[2]~107 y_cnt[3]~109 y_cnt[4]~111 y_cnt[9] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.494 ns" { x_cnt[10] {} Equal0~66 {} Equal0~67 {} y_cnt[0]~103 {} y_cnt[1]~105 {} y_cnt[2]~107 {} y_cnt[3]~109 {} y_cnt[4]~111 {} y_cnt[9] {} } { 0.000ns 1.382ns 0.746ns 1.968ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.914ns 0.740ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 1.367ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk y_cnt[9] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} y_cnt[9] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk x_cnt[10] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} x_cnt[10] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk vga_b y_cnt\[0\] 21.730 ns register " "Info: tco from clock \"clk\" to destination pin \"vga_b\" through register \"y_cnt\[0\]\" is 21.730 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.348 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 23 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 23; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vga_dis.v" "" { Text "C:/franchiese/GR/BJ-EPM/实验例程以及说明文档0316/7、VGA接口实验/verilogvga/vga_dis.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns y_cnt\[0\] 2 REG LC_X4_Y3_N0 9 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X4_Y3_N0; Fanout = 9; REG Node = 'y_cnt\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk y_cnt[0] } "NODE_NAME" } } { "vga_dis.v" "" { Text "C:/franchiese/GR/BJ-EPM/实验例程以及说明文档0316/7、VGA接口实验/verilogvga/vga_dis.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk y_cnt[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} y_cnt[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "vga_dis.v" "" { Text "C:/franchiese/GR/BJ-EPM/实验例程以及说明文档0316/7、VGA接口实验/verilogvga/vga_dis.v" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.006 ns + Longest register pin " "Info: + Longest register to pin delay is 18.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y_cnt\[0\] 1 REG LC_X4_Y3_N0 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y3_N0; Fanout = 9; REG Node = 'y_cnt\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { y_cnt[0] } "NODE_NAME" } } { "vga_dis.v" "" { Text "C:/franchiese/GR/BJ-EPM/实验例程以及说明文档0316/7、VGA接口实验/verilogvga/vga_dis.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.596 ns) + CELL(0.747 ns) 3.343 ns Add3~173 2 COMB LC_X7_Y2_N0 2 " "Info: 2: + IC(2.596 ns) + CELL(0.747 ns) = 3.343 ns; Loc. = LC_X7_Y2_N0; Fanout = 2; COMB Node = 'Add3~173'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.343 ns" { y_cnt[0] Add3~173 } "NODE_NAME" } } { "vga_dis.v" "" { Text "C:/franchiese/GR/BJ-EPM/实验例程以及说明文档0316/7、VGA接口实验/verilogvga/vga_dis.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.466 ns Add3~175 3 COMB LC_X7_Y2_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.466 ns; Loc. = LC_X7_Y2_N1; Fanout = 2; COMB Node = 'Add3~175'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Add3~173 Add3~175 } "NODE_NAME" } } { "vga_dis.v" "" { Text "C:/franchiese/GR/BJ-EPM/实验例程以及说明文档0316/7、VGA接口实验/verilogvga/vga_dis.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.589 ns Add3~163 4 COMB LC_X7_Y2_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 3.589 ns; Loc. = LC_X7_Y2_N2; Fanout = 2; COMB Node = 'Add3~163'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Add3~175 Add3~163 } "NODE_NAME" } } { "vga_dis.v" "" { Text "C:/franchiese/GR/BJ-EPM/实验例程以及说明文档0316/7、VGA接口实验/verilogvga/vga_dis.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.712 ns Add3~165 5 COMB LC_X7_Y2_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 3.712 ns; Loc. = LC_X7_Y2_N3; Fanout = 2; COMB Node = 'Add3~165'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Add3~163 Add3~165 } "NODE_NAME" } } { "vga_dis.v" "" { Text "C:/franchiese/GR/BJ-EPM/实验例程以及说明文档0316/7、VGA接口实验/verilogvga/vga_dis.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 3.973 ns Add3~167 6 COMB LC_X7_Y2_N4 5 " "Info: 6: + IC(0.000 ns) + CELL(0.261 ns) = 3.973 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Add3~167'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Add3~165 Add3~167 } "NODE_NAME" } } { "vga_dis.v" "" { Text "C:/franchiese/GR/BJ-EPM/实验例程以及说明文档0316/7、VGA接口实验/verilogvga/vga_dis.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 4.948 ns Add3~160 7 COMB LC_X7_Y2_N5 6 " "Info: 7: + IC(0.000 ns) + CELL(0.975 ns) = 4.948 ns; Loc. = LC_X7_Y2_N5; Fanout = 6; COMB Node = 'Add3~160'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { Add3~167 Add3~160 } "NODE_NAME" } } { "vga_dis.v" "" { Text "C:/franchiese/GR/BJ-EPM/实验例程以及说明文档0316/7、VGA接口实验/verilogvga/vga_dis.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.034 ns) + CELL(0.511 ns) 7.493 ns LessThan14~153 8 COMB LC_X7_Y3_N3 2 " "Info: 8: + IC(2.034 ns) + CELL(0.511 ns) = 7.493 ns; Loc. = LC_X7_Y3_N3; Fanout = 2; COMB Node = 'LessThan14~153'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.545 ns" { Add3~160 LessThan14~153 } "NODE_NAME" } } { "vga_dis.v" "" { Text "C:/franchiese/GR/BJ-EPM/实验例程以及说明文档0316/7、VGA接口实验/verilogvga/vga_dis.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 7.998 ns vga_g~615 9 COMB LC_X7_Y3_N4 2 " "Info: 9: + IC(0.305 ns) + CELL(0.200 ns) = 7.998 ns; Loc. = LC_X7_Y3_N4; Fanout = 2; COMB Node = 'vga_g~615'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { LessThan14~153 vga_g~615 } "NODE_NAME" } } { "vga_dis.v" "" { Text "C:/franchiese/GR/BJ-EPM/实验例程以及说明文档0316/7、VGA接口实验/verilogvga/vga_dis.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.511 ns) 9.266 ns vga_g~620 10 COMB LC_X7_Y3_N8 1 " "Info: 10: + IC(0.757 ns) + CELL(0.511 ns) = 9.266 ns; Loc. = LC_X7_Y3_N8; Fanout = 1; COMB Node = 'vga_g~620'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { vga_g~615 vga_g~620 } "NODE_NAME" } } { "vga_dis.v" "" { Text "C:/franchiese/GR/BJ-EPM/实验例程以及说明文档0316/7、VGA接口实验/verilogvga/vga_dis.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.311 ns) + CELL(0.511 ns) 12.088 ns vga_b~26 11 COMB LC_X5_Y4_N3 2 " "Info: 11: + IC(2.311 ns) + CELL(0.511 ns) = 12.088 ns; Loc. = LC_X5_Y4_N3; Fanout = 2; COMB Node = 'vga_b~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { vga_g~620 vga_b~26 } "NODE_NAME" } } { "vga_dis.v" "" { Text "C:/franchiese/GR/BJ-EPM/实验例程以及说明文档0316/7、VGA接口实验/verilogvga/vga_dis.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.200 ns) 13.008 ns vga_b~27 12 COMB LC_X5_Y4_N0 1 " "Info: 12: + IC(0.720 ns) + CELL(0.200 ns) = 13.008 ns; Loc. = LC_X5_Y4_N0; Fanout = 1; COMB Node = 'vga_b~27'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { vga_b~26 vga_b~27 } "NODE_NAME" } } { "vga_dis.v" "" { Text "C:/franchiese/GR/BJ-EPM/实验例程以及说明文档0316/7、VGA接口实验/verilogvga/vga_dis.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.676 ns) + CELL(2.322 ns) 18.006 ns vga_b 13 PIN PIN_34 0 " "Info: 13: + IC(2.676 ns) + CELL(2.322 ns) = 18.006 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'vga_b'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.998 ns" { vga_b~27 vga_b } "NODE_NAME" } } { "vga_dis.v" "" { Text "C:/franchiese/GR/BJ-EPM/实验例程以及说明文档0316/7、VGA接口实验/verilogvga/vga_dis.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.607 ns ( 36.69 % ) " "Info: Total cell delay = 6.607 ns ( 36.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.399 ns ( 63.31 % ) " "Info: Total interconnect delay = 11.399 ns ( 63.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.006 ns" { y_cnt[0] Add3~173 Add3~175 Add3~163 Add3~165 Add3~167 Add3~160 LessThan14~153 vga_g~615 vga_g~620 vga_b~26 vga_b~27 vga_b } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.006 ns" { y_cnt[0] {} Add3~173 {} Add3~175 {} Add3~163 {} Add3~165 {} Add3~167 {} Add3~160 {} LessThan14~153 {} vga_g~615 {} vga_g~620 {} vga_b~26 {} vga_b~27 {} vga_b {} } { 0.000ns 2.596ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.034ns 0.305ns 0.757ns 2.311ns 0.720ns 2.676ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 0.975ns 0.511ns 0.200ns 0.511ns 0.511ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk y_cnt[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} y_cnt[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.006 ns" { y_cnt[0] Add3~173 Add3~175 Add3~163 Add3~165 Add3~167 Add3~160 LessThan14~153 vga_g~615 vga_g~620 vga_b~26 vga_b~27 vga_b } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.006 ns" { y_cnt[0] {} Add3~173 {} Add3~175 {} Add3~163 {} Add3~165 {} Add3~167 {} Add3~160 {} LessThan14~153 {} vga_g~615 {} vga_g~620 {} vga_b~26 {} vga_b~27 {} vga_b {} } { 0.000ns 2.596ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.034ns 0.305ns 0.757ns 2.311ns 0.720ns 2.676ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 0.975ns 0.511ns 0.200ns 0.511ns 0.511ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 17 15:47:29 2009 " "Info: Processing ended: Tue Mar 17 15:47:29 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
