{
 "author" : "Premysl Houdek",
 "pdf" : "TMS570LS31x/21x 16/32-Bit RISC Flash Microcontroller Technical Reference Manual",
 "name" : "tms570",
 "peripherals" : [
   {
     "name" : "ADC",
     "full name" : "Analog To Digital Converter",
     "offset" : ["0xFFF7C000", "0xFFF7C200"],
     "sulfixes" : ["1", "2"],
     "registers" : [
       {
       "name" : "RSTCR",
       "info" : "ADC Reset Control Register",
       "lenght" : "32",
       "adress" : "0x0",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "RESET",
         "info" : "This bit is used to reset the ADC internal state machines and control/status registers."
         }
        ]
       },
       {
       "name" : "OPMODECR",
       "info" : "ADC Operating Mode Control Register",
       "lenght" : "32",
       "adress" : "0x4",
       "fields" : [
         {
         "start_bit" : "31",
         "bit_lenght" : "1",
         "bit_Field_Name" : "10_12_BIT",
         "info" : "This bit controls the resolution of the ADC core."
         }
        ]
       },
       {
       "name" : "CLOCKCR",
       "info" : "ADC Clock Control Register",
       "lenght" : "32",
       "adress" : "0x8",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "5",
         "bit_Field_Name" : "PS",
         "info" : "ADC Clock Prescaler. These bits define the prescaler value for the ADC core clock (ADCLK)."
         }
        ]
       },
       {
       "name" : "CALCR",
       "info" : "ADC Calibration Mode Control Register",
       "lenght" : "32",
       "adress" : "0xc",
       "fields" : [
         {
         "start_bit" : "24",
         "bit_lenght" : "1",
         "bit_Field_Name" : "SELF_TEST",
         "info" : "ADC Self Test Enable."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CAL_ST",
         "info" : "ADC Calibration Conversion Start."
         },
         {
         "start_bit" : "9",
         "bit_lenght" : "1",
         "bit_Field_Name" : "BRIDGE_EN",
         "info" : "Bridge Enable."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "1",
         "bit_Field_Name" : "HILO",
         "info" : "ADC Self Test mode and Calibration Mode Reference Source Selection."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CAL_EN",
         "info" : "ADC Calibration Enable."
         }
        ]
       },
       {
       "name" : "GxMODECR",
       "info" : "ADC Event Group Operating Mode Control Register",
       "lenght" : "32",
       "adress" : "0x10",
       "array" : "3",
       "fields" : [
         {
         "start_bit" : "16",
         "bit_lenght" : "1",
         "bit_Field_Name" : "No_Reset_on_ChnSel",
         "info" : "No Event Group Results Memory Reset on New Channel Select."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "2",
         "bit_Field_Name" : "EV_DATA_FMT",
         "info" : "Event Group Read Data Format."
         }
        ]
       },
       {
       "name" : "EVSRC",
       "info" : "ADC Trigger Source Select Register",
       "lenght" : "32",
       "adress" : "0x1c",
       "fields" : [
         {
         "start_bit" : "4",
         "bit_lenght" : "1",
         "bit_Field_Name" : "EV_EDG_BOTH",
         "info" : "rising and falling edge detected on the selected trigger source."
         },
         {
         "start_bit" : "3",
         "bit_lenght" : "1",
         "bit_Field_Name" : "EV_EDG_SEL",
         "info" : "Event Group Trigger Edge Polarity Select."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "3",
         "bit_Field_Name" : "EV_SRC",
         "info" : "Event Group Trigger Source."
         }
        ]
       },
       {
       "name" : "G1SRC",
       "info" : "ADC Group1 Trigger Source Select Register",
       "lenght" : "32",
       "adress" : "0x20",
       "fields" : [
         {
         "start_bit" : "4",
         "bit_lenght" : "1",
         "bit_Field_Name" : "GI_EDG_BOTH",
         "info" : "Group1 Trigger Edge Polarity Select."
         },
         {
         "start_bit" : "3",
         "bit_lenght" : "1",
         "bit_Field_Name" : "G1_EDG_SEL",
         "info" : "Group1 Trigger Edge Polarity Select."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "3",
         "bit_Field_Name" : "G1_SRC",
         "info" : "Group1 Trigger Source."
         }
        ]
       },
       {
       "name" : "G2SRC",
       "info" : "ADC Group2 Trigger Source Select Register",
       "lenght" : "32",
       "adress" : "0x24",
       "fields" : [
         {
         "start_bit" : "4",
         "bit_lenght" : "1",
         "bit_Field_Name" : "G2_EDG_BOTH",
         "info" : "Group2 Trigger Edge Polarity Select."
         },
         {
         "start_bit" : "3",
         "bit_lenght" : "1",
         "bit_Field_Name" : "G2_EDG_SEL",
         "info" : "Group2 Trigger Edge Polarity Select."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "3",
         "bit_Field_Name" : "G2_SRC",
         "info" : "Group2 Trigger Source."
         }
        ]
       },
       {
       "name" : "GxINTENA",
       "info" : "ADC Event Interrupt Enable Control Register",
       "lenght" : "32",
       "adress" : "0x28",
       "array" : "3",
       "fields" : [
         {
         "start_bit" : "3",
         "bit_lenght" : "1",
         "bit_Field_Name" : "EV_END_INT_EN",
         "info" : "Event Group Conversion End Interrupt Enable. Please refer to Section 19.5."
         },
         {
         "start_bit" : "1",
         "bit_lenght" : "1",
         "bit_Field_Name" : "EV_OVR_INT_EN",
         "info" : "write a new conversion result to the Event Group results memory which is already full."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "EV_THR_INT_EN",
         "info" : "Event Group Threshold Interrupt Enable."
         }
        ]
       },
       {
       "name" : "GxINTFLG",
       "info" : "ADC Event Group Interrupt Flag Register",
       "lenght" : "32",
       "adress" : "0x34",
       "array" : "3",
       "fields" : [
         {
         "start_bit" : "3",
         "bit_lenght" : "1",
         "bit_Field_Name" : "EV_END",
         "info" : "Event Group Conversion End."
         },
         {
         "start_bit" : "2",
         "bit_lenght" : "1",
         "bit_Field_Name" : "EV_MEM_EMPTY",
         "info" : "Event Group Results Memory Empty. This is a read-only bit; writes have no effect. It is not asource of an interrupt from the ADC module."
         },
         {
         "start_bit" : "1",
         "bit_lenght" : "1",
         "bit_Field_Name" : "EV_MEM_OVERRUN",
         "info" : "Event Group Memory Overrun. This is a read-only bit; writes have no effect."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "EV_THR_INT_FLG",
         "info" : "Event Group Threshold Interrupt Flag."
         }
        ]
       },
       {
       "name" : "GxINTCR",
       "info" : "ADC Event Group Threshold Interrupt Control Register",
       "lenght" : "32",
       "adress" : "0x40",
       "array" : "3",
       "fields" : [
         {
         "start_bit" : "9",
         "bit_lenght" : "7",
         "bit_Field_Name" : "Sign_Extension",
         "info" : "These bits always read the same as the bit 8 of this register."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "9",
         "bit_Field_Name" : "EV_THR",
         "info" : "Event Group Threshold Counter."
         }
        ]
       },
       {
       "name" : "EVDMACR",
       "info" : "ADC Event Group DMA Control Register",
       "lenght" : "32",
       "adress" : "0x4c",
       "fields" : [
         {
         "start_bit" : "16",
         "bit_lenght" : "9",
         "bit_Field_Name" : "EV_BLOCKS",
         "info" : "Number of Event Group Result buffers to be transferred using DMA if the ADC module is"
         },
         {
         "start_bit" : "3",
         "bit_lenght" : "1",
         "bit_Field_Name" : "DMA_EV_END",
         "info" : "Event Group Conversion End DMA Transfer Enable."
         },
         {
         "start_bit" : "2",
         "bit_lenght" : "1",
         "bit_Field_Name" : "EV_BLK_XFER",
         "info" : "Event Group Block DMA Transfer Enable."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "EV_DMA_EN",
         "info" : "Event Group DMA Transfer Enable."
         }
        ]
       },
       {
       "name" : "G1DMACR",
       "info" : "ADC Group1 DMA Control Register",
       "lenght" : "32",
       "adress" : "0x50",
       "fields" : [
         {
         "start_bit" : "16",
         "bit_lenght" : "9",
         "bit_Field_Name" : "G1_BLOCKS",
         "info" : "Number of Group1 Result buffers to be transferred using DMA if the ADC module is configured"
         },
         {
         "start_bit" : "3",
         "bit_lenght" : "1",
         "bit_Field_Name" : "DMA_G1_END",
         "info" : "Group1 Conversion End DMA Transfer Enable."
         },
         {
         "start_bit" : "2",
         "bit_lenght" : "1",
         "bit_Field_Name" : "G1_BLK_XFER",
         "info" : "Group1 Block DMA Transfer Enable."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "G1_DMA_EN",
         "info" : "Group1 DMA Transfer Enable."
         }
        ]
       },
       {
       "name" : "G2DMACR",
       "info" : "ADC Group2 DMA Control Register",
       "lenght" : "32",
       "adress" : "0x54",
       "fields" : [
         {
         "start_bit" : "16",
         "bit_lenght" : "9",
         "bit_Field_Name" : "G2_BLOCKS",
         "info" : "Number of Group2 Result buffers to be transferred using DMA if the ADC module is configured"
         },
         {
         "start_bit" : "3",
         "bit_lenght" : "1",
         "bit_Field_Name" : "DMA_G2_END",
         "info" : "Group2 Conversion End DMA Transfer Enable."
         },
         {
         "start_bit" : "2",
         "bit_lenght" : "1",
         "bit_Field_Name" : "G2_BLK_XFER",
         "info" : "Group2 Block DMA Transfer Enable."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "G2_DMA_EN",
         "info" : "Group2 DMA Transfer Enable."
         }
        ]
       },
       {
       "name" : "BNDCR",
       "info" : "ADC Results Memory Configuration Register",
       "lenght" : "32",
       "adress" : "0x58",
       "fields" : [
         {
         "start_bit" : "16",
         "bit_lenght" : "9",
         "bit_Field_Name" : "BNDA",
         "info" : "Buffer Boundary A."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "9",
         "bit_Field_Name" : "BNDB",
         "info" : "Buffer Boundary B."
         }
        ]
       },
       {
       "name" : "BNDEND",
       "info" : "ADC Results Memory Size Configuration Register",
       "lenght" : "32",
       "adress" : "0x5c",
       "fields" : [
         {
         "start_bit" : "16",
         "bit_lenght" : "1",
         "bit_Field_Name" : "BUF_INIT_ACTIVE",
         "info" : "ADC Results Memory Auto-initialization Status."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "3",
         "bit_Field_Name" : "BNDEND",
         "info" : "Buffer Boundary End."
         }
        ]
       },
       {
       "name" : "EVSAMP",
       "info" : "ADC Event Group Sampling Time Configuration Register",
       "lenght" : "32",
       "adress" : "0x60",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "12",
         "bit_Field_Name" : "EV_ACQ",
         "info" : "Event Group Acquisition Time."
         }
        ]
       },
       {
       "name" : "G1SAMP",
       "info" : "ADC Group1 Sampling Time Configuration Register()",
       "lenght" : "32",
       "adress" : "0x64",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "12",
         "bit_Field_Name" : "G1_ACQ",
         "info" : "Group1 Acquisition Time. These bits define the sampling window (SW) for the Group1 conversions."
         }
        ]
       },
       {
       "name" : "G2SAMP",
       "info" : "ADC Group2 Sampling Time Configuration Register",
       "lenght" : "32",
       "adress" : "0x68",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "12",
         "bit_Field_Name" : "G2_ACQ",
         "info" : "Group2 Acquisition Time. These bits define the sampling window (SW) for the Group2 conversions."
         }
        ]
       },
       {
       "name" : "EVSR",
       "info" : "ADC Event Group Status Register",
       "lenght" : "32",
       "adress" : "0x6c",
       "fields" : [
         {
         "start_bit" : "3",
         "bit_lenght" : "1",
         "bit_Field_Name" : "EV_MEM_EMPTY",
         "info" : "Event Group Results Memory Empty."
         },
         {
         "start_bit" : "2",
         "bit_lenght" : "1",
         "bit_Field_Name" : "EV_BUSY",
         "info" : "Event Group Conversion Busy."
         },
         {
         "start_bit" : "1",
         "bit_lenght" : "1",
         "bit_Field_Name" : "EV_STOP",
         "info" : "Event Group Conversion Stopped."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "EV_END",
         "info" : "Event Group Conversions Ended."
         }
        ]
       },
       {
       "name" : "G1SR",
       "info" : "ADC Group1 Status Register",
       "lenght" : "32",
       "adress" : "0x70",
       "fields" : [
         {
         "start_bit" : "3",
         "bit_lenght" : "1",
         "bit_Field_Name" : "G1_MEM_EMPTY",
         "info" : "Group1 Results Memory Empty."
         },
         {
         "start_bit" : "2",
         "bit_lenght" : "1",
         "bit_Field_Name" : "G1_BUSY",
         "info" : "Group1 Conversion Busy."
         },
         {
         "start_bit" : "1",
         "bit_lenght" : "1",
         "bit_Field_Name" : "G1_STOP",
         "info" : "Group1 Conversion Stopped."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "G1_END",
         "info" : "Group1 Conversions Ended."
         }
        ]
       },
       {
       "name" : "G2SR",
       "info" : "ADC Group2 Status Register",
       "lenght" : "32",
       "adress" : "0x74",
       "fields" : [
         {
         "start_bit" : "3",
         "bit_lenght" : "1",
         "bit_Field_Name" : "G2_MEM_EMPTY",
         "info" : "Group2 Results Memory Empty."
         },
         {
         "start_bit" : "2",
         "bit_lenght" : "1",
         "bit_Field_Name" : "G2_BUSY",
         "info" : "Group2 Conversion Busy."
         },
         {
         "start_bit" : "1",
         "bit_lenght" : "1",
         "bit_Field_Name" : "G2_STOP",
         "info" : "Group2 Conversion Stopped."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "G2_END",
         "info" : "Group2 Conversions Ended."
         }
        ]
       },
       {
       "name" : "GxSEL",
       "info" : "ADC Event Group Channel Select Register",
       "lenght" : "32",
       "adress" : "0x78",
       "array" : "3",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "EV_SEL",
         "info" : "Event Group channels selected."
         }
        ]
       },
       {
       "name" : "CALR",
       "info" : "ADC Calibration and Error Offset Correction Register",
       "lenght" : "32",
       "adress" : "0x84",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "12",
         "bit_Field_Name" : "ADCALR",
         "info" : "ADC Calibration Result and Offset Error Correction Value."
         }
        ]
       },
       {
       "name" : "SMSTATE",
       "info" : "ADC State Machine Status Register",
       "lenght" : "32",
       "adress" : "0x88",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "24",
         "bit_Field_Name" : "LAST_CONV",
         "info" : "ADC Input Channel's Last Converted Value."
         }
        ]
       },
       {
       "name" : "LASTCONV",
       "info" : "ADC Channel Last Conversion Value Register",
       "lenght" : "32",
       "adress" : "0x8c",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "24",
         "bit_Field_Name" : "LAST_CONV",
         "info" : "ADC Input Channel's Last Converted Value."
         }
        ]
       },
       {
       "name" : "GxBUF",
       "info" : "ADC Event Group Results Emulation FIFO Register",
       "lenght" : "32",
       "adress" : "0x90",
       "array" : "3",
       "type" : "tms570_gxbuf_t",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "ADEVT_DIR",
         "info" : "ADEVT Pin Direction."
         }
        ]
       },
       {
       "name" : "EVEMUBUFFER",
       "info" : "ADC Event Group Results Emulation FIFO Register",
       "lenght" : "32",
       "adress" : "0xf0",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "ADEVT_DIR",
         "info" : "ADEVT Pin Direction."
         }
        ]
       },
       {
       "name" : "G1EMUBUFFER",
       "info" : "ADC Group1 Results Emulation FIFO Register",
       "lenght" : "32",
       "adress" : "0xf4",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "ADEVT_DIR",
         "info" : "ADEVT Pin Direction."
         }
        ]
       },
       {
       "name" : "G2EMUBUFFER",
       "info" : "ADC Group2 Results Emulation FIFO Register",
       "lenght" : "32",
       "adress" : "0xf8",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "ADEVT_DIR",
         "info" : "ADEVT Pin Direction."
         }
        ]
       },
       {
       "name" : "EVTDIR",
       "info" : "ADC ADEVT Pin Direction Control Register",
       "lenght" : "32",
       "adress" : "0xfc",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "ADEVT_DIR",
         "info" : "ADEVT Pin Direction."
         }
        ]
       },
       {
       "name" : "EVTOUT",
       "info" : "ADC ADEVT Pin Output Value Control Register",
       "lenght" : "32",
       "adress" : "0x100",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "ADEVT_OUT",
         "info" : "ADEVT Pin Output Value."
         }
        ]
       },
       {
       "name" : "EVTIN",
       "info" : "ADC ADEVT Pin Input Value Register",
       "lenght" : "32",
       "adress" : "0x104",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "ADEVT_IN",
         "info" : "ADEVT Pin Input Value. This is a read-only bit which reflects the logic level on the ADEVT pin."
         }
        ]
       },
       {
       "name" : "EVTSET",
       "info" : "ADC ADEVT Pin Set Register",
       "lenght" : "32",
       "adress" : "0x108",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "ADEVT_SET",
         "info" : "ADEVT Pin Set. This bit drives the output of the ADEVT pin high."
         }
        ]
       },
       {
       "name" : "EVTCLR",
       "info" : "ADC ADEVT Pin Clear Register",
       "lenght" : "32",
       "adress" : "0x10c",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "ADEVT_CLR",
         "info" : "ADEVT Pin Clear. A read from this bit always returns the current state of the ADEVT pin."
         }
        ]
       },
       {
       "name" : "EVTPDR",
       "info" : "ADC ADEVT Pin Open Drain Enable Register",
       "lenght" : "32",
       "adress" : "0x110",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "ADEVT_PDR",
         "info" : "ADEVT Pin Open Drain Enable."
         }
        ]
       },
       {
       "name" : "EVTPDIS",
       "info" : "ADC ADEVT Pin Pull Control Disable Register",
       "lenght" : "32",
       "adress" : "0x114",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "ADEVT_PDIS",
         "info" : "ADEVT Pin Pull Control Disable."
         }
        ]
       },
       {
       "name" : "EVTPSEL",
       "info" : "ADC ADEVT Pin Pull Control Select Register",
       "lenght" : "32",
       "adress" : "0x118",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "ADEVT_PSEL",
         "info" : "ADEVT Pin Pull Control Select."
         }
        ]
       },
       {
       "name" : "EVSAMPDISEN",
       "info" : "ADC Event Group Sample Cap Discharge Control Register",
       "lenght" : "32",
       "adress" : "0x11c",
       "fields" : [
         {
         "start_bit" : "8",
         "bit_lenght" : "8",
         "bit_Field_Name" : "EV_SAMP_DIS_CYC",
         "info" : "Event Group sample cap discharge cycles."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "EV_SAMP_DIS_EN",
         "info" : "Event Group sample cap discharge enable."
         }
        ]
       },
       {
       "name" : "G1SAMPDISEN",
       "info" : "ADC Group1 Sample Cap Discharge Control Register",
       "lenght" : "32",
       "adress" : "0x120",
       "fields" : [
         {
         "start_bit" : "8",
         "bit_lenght" : "8",
         "bit_Field_Name" : "G1_SAMP_DIS_CYC",
         "info" : "Group1 sample cap discharge cycles."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "G1_SAMP_DIS_EN",
         "info" : "Group1 sample cap discharge enable."
         }
        ]
       },
       {
       "name" : "G2SAMPDISEN",
       "info" : "ADC Group2 Sample Cap Discharge Control Register",
       "lenght" : "32",
       "adress" : "0x124",
       "fields" : [
         {
         "start_bit" : "8",
         "bit_lenght" : "8",
         "bit_Field_Name" : "G2_SAMP_DIS_CYC",
         "info" : "for which the ADC internal sampling capacitor is allowed to discharge before sampling the input"
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "G2_SAMP_DIS_EN",
         "info" : "Group2 sample cap discharge enable."
         }
        ]
       },
       {
       "name" : "MAGTHRINTENASET",
       "info" : "ADC Magnitude Compare Interrupt Enable Set Register",
       "lenght" : "32",
       "adress" : "0x158",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "3",
         "bit_Field_Name" : "MAG_INT_ENA_SET",
         "info" : "Each of these three bits, when set, enable the corresponding magnitude compare interrupt."
         }
        ]
       },
       {
       "name" : "MAGTHRINTENACLR",
       "info" : "ADC Magnitude Compare Interrupt Enable Clear Register",
       "lenght" : "32",
       "adress" : "0x15c",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "3",
         "bit_Field_Name" : "MAG_INT_ENA_CLR",
         "info" : "Each of these three bits, when set, enable the corresponding magnitude compare interrupt."
         }
        ]
       },
       {
       "name" : "MAGTHRINTFLG",
       "info" : "ADC Magnitude Compare Interrupt Flag Register",
       "lenght" : "32",
       "adress" : "0x160",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "3",
         "bit_Field_Name" : "MAG_INT_FLG",
         "info" : "Magnitude Compare Interrupt Flags."
         }
        ]
       },
       {
       "name" : "MAGTHRINTOFFSET",
       "info" : "ADC Magnitude Compare Interrupt Offset Register",
       "lenght" : "32",
       "adress" : "0x164",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "4",
         "bit_Field_Name" : "MAG_INT_OFF",
         "info" : "Magnitude Compare Interrupt Offset."
         }
        ]
       },
       {
       "name" : "GxFIFORESETCR",
       "info" : "ADC Event Group FIFO Reset Control Register",
       "lenght" : "32",
       "adress" : "0x168",
       "array" : "3",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "EV_FIFO_RESET",
         "info" : "allows the ADC module to overwrite the contents of the Event Group results memory starting from"
         }
        ]
       },
       {
       "name" : "EVRAMWRADDR",
       "info" : "ADC Event Group RAM Write Address Register",
       "lenght" : "32",
       "adress" : "0x174",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "9",
         "bit_Field_Name" : "G1_RAM_ADDR",
         "info" : "Group1 results memory write pointer."
         }
        ]
       },
       {
       "name" : "G1RAMWRADDR",
       "info" : "ADC Group1 RAM Write Address Register",
       "lenght" : "32",
       "adress" : "0x178",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "9",
         "bit_Field_Name" : "G1_RAM_ADDR",
         "info" : "Group1 results memory write pointer."
         }
        ]
       },
       {
       "name" : "G2RAMWRADDR",
       "info" : "ADC Group2 RAM Write Address Register",
       "lenght" : "32",
       "adress" : "0x17c",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "9",
         "bit_Field_Name" : "G2_RAM_ADDR",
         "info" : "Group2 results memory write pointer."
         }
        ]
       },
       {
       "name" : "PARCR",
       "info" : "ADC Parity Control Register",
       "lenght" : "32",
       "adress" : "0x180",
       "fields" : [
         {
         "start_bit" : "8",
         "bit_lenght" : "1",
         "bit_Field_Name" : "TEST",
         "info" : "This bit maps the parity bits into the ADC results' RAM frame so that the application can access"
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "4",
         "bit_Field_Name" : "PARITY_ENA",
         "info" : "PARITY ENA"
         }
        ]
       },
       {
       "name" : "PARADDR",
       "info" : "ADC Parity Error Address Register",
       "lenght" : "32",
       "adress" : "0x184",
       "fields" : [
         {
         "start_bit" : "2",
         "bit_lenght" : "10",
         "bit_Field_Name" : "ERROR_ADDRESS",
         "info" : "These bits hold the address of the first parity error generated in the ADC results' RAM."
         }
        ]
       },
       {
       "name" : "PWRUPDLYCTRL",
       "info" : "ADC Power-Up Delay Control Register",
       "lenght" : "32",
       "adress" : "0x188",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "10",
         "bit_Field_Name" : "PWRUP_DLY",
         "info" : "This register defines the number of VCLK cycles that the ADC state machine has to wait after"
         }
        ]
       },
       {
       "name" : "MAGINTCR{}",
       "info" : "ADC Magnitude Compare Interrupt Control Register 2",
       "lenght" : "32",
       "adress" : "0x128",
       "group_position" : ["0x128", "0x130", "0x138"],
       "group_names" : ["1", "2", "3"],
       "fields" : [
         {
         "start_bit" : "26",
         "bit_lenght" : "5",
         "bit_Field_Name" : "MAG_CHID2",
         "info" : "These bits specify the channel number from 0 to 31 for which the conversion result needs to be"
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "10",
         "bit_Field_Name" : "MAG_THR2",
         "info" : "These bits specify the 10-bit compare value which the ADC will use for the comparison with the"
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "5",
         "bit_Field_Name" : "COMP_CHID2",
         "info" : "These bits specify the channel number from 0 to 31 whose last conversion result is compared"
         },
         {
         "start_bit" : "1",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CHN_THR_COMP2",
         "info" : "Channel OR Threshold comparison."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CMP_GE_LT2",
         "info" : "Greater than or equal to OR Less than comparison operator."
         }
        ]
       },
       {
       "name" : "MAGINT{}MASK",
       "info" : "ADC Magnitude Compare Mask Register 0",
       "lenght" : "32",
       "adress" : "0x12c",
       "group_position" : ["0x12C", "0x134", "0x13C"],
       "group_names" : ["1", "2", "3"],
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "10",
         "bit_Field_Name" : "MAG_INT0_MASK",
         "info" : "These bits specify the mask for the comparison in order to generate the magnitude compare"
         }
        ]
       }
     ]
   },
   {
     "name" : "GxBUF",
     "full name" : "GxBuffer",
     "offset" : ["NONE"],
     "registers" : [
       {
       "name" : "BUF{}",
       "info" : "Group 0-2 result buffer {} register",
       "lenght" : "32",
       "adress" : "0x0",
       "group_position" : ["0x0", "0x4", "0x8", "0xC", "0x10", "0x14", "0x18", "0x1C"],
       "group_names" : ["0", "1", "2", "3", "4", "5", "6", "7"],
       "fields" : [
         {
         "start_bit" : "15",
         "bit_lenght" : "1",
         "bit_Field_Name" : "G2_EMPTY_10bit_mode",
         "info" : "Group2 FIFO Empty."
         },
         {
         "start_bit" : "10",
         "bit_lenght" : "5",
         "bit_Field_Name" : "G2_CHID_10bit_mode",
         "info" : "Group2 Channel Id."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "10",
         "bit_Field_Name" : "G2_DR_10bit_mode",
         "info" : "Group2 Digital Conversion Result."
         },
         {
         "start_bit" : "31",
         "bit_lenght" : "1",
         "bit_Field_Name" : "G2_EMPTY_12bit_mode",
         "info" : "Group2 FIFO Empty."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "5",
         "bit_Field_Name" : "G2_CHID_12bit_mode",
         "info" : "Group2 Channel Id."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "12",
         "bit_Field_Name" : "G2_DR_12bit_mode",
         "info" : "Group2 Digital Conversion Result."
         }
        ]
       }
     ]
   }
 ]
}
