Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 20:00:26 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_22/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.420       -3.371                      9                  719       -0.018       -0.053                      5                  719        1.725        0.000                       0                   720  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.420       -3.371                      9                  719       -0.018       -0.053                      5                  719        1.725        0.000                       0                   720  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :            9  Failing Endpoints,  Worst Slack       -0.420ns,  Total Violation       -3.371ns
Hold  :            5  Failing Endpoints,  Worst Slack       -0.018ns,  Total Violation       -0.053ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.420ns  (required time - arrival time)
  Source:                 demux/sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            demux/sel_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 1.803ns (41.439%)  route 2.548ns (58.561%))
  Logic Levels:           17  (CARRY8=9 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 5.697 - 4.000 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.209ns (routing 0.210ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.190ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=719, estimated)      1.209     2.170    demux/CLK
    SLICE_X115Y484       FDRE                                         r  demux/sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y484       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.249 r  demux/sel_reg[2]/Q
                         net (fo=30, estimated)       0.317     2.566    demux/sel[2]
    SLICE_X115Y482       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[6])
                                                      0.220     2.786 f  demux/sel_reg[8]_i_6/O[6]
                         net (fo=41, estimated)       0.262     3.048    demux/sel_reg[0]_0[6]
    SLICE_X116Y482       LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     3.138 f  demux/sel[8]_i_220/O
                         net (fo=1, estimated)        0.188     3.326    demux/sel[8]_i_220_n_0
    SLICE_X115Y478       CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     3.417 f  demux/sel_reg[8]_i_191/CO[7]
                         net (fo=1, estimated)        0.026     3.443    demux/sel_reg[8]_i_191_n_0
    SLICE_X115Y479       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077     3.520 f  demux/sel_reg[8]_i_167/CO[5]
                         net (fo=37, estimated)       0.194     3.714    demux_n_10
    SLICE_X115Y479       LUT2 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.106     3.820 r  sel[8]_i_101/O
                         net (fo=17, estimated)       0.244     4.064    sel[8]_i_101_n_0
    SLICE_X114Y480       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     4.099 r  sel[8]_i_147/O
                         net (fo=1, routed)           0.010     4.109    demux/sel[8]_i_73_0[1]
    SLICE_X114Y480       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.264 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, estimated)        0.026     4.290    demux/sel_reg[8]_i_81_n_0
    SLICE_X114Y481       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     4.372 r  demux/sel_reg[8]_i_77/O[3]
                         net (fo=2, estimated)        0.136     4.508    demux_n_87
    SLICE_X113Y481       LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.166     4.674 r  sel[8]_i_30/O
                         net (fo=2, estimated)        0.145     4.819    sel[8]_i_30_n_0
    SLICE_X113Y481       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     4.858 r  sel[8]_i_38/O
                         net (fo=1, routed)           0.015     4.873    demux/sel[8]_i_25_0[7]
    SLICE_X113Y481       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.990 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, estimated)        0.026     5.016    demux/sel_reg[8]_i_19_n_0
    SLICE_X113Y482       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.072 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=4, estimated)        0.332     5.404    demux_n_104
    SLICE_X113Y484       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.065     5.469 r  sel_reg[8]_i_18/O[0]
                         net (fo=1, estimated)        0.217     5.686    sel_reg[8]_i_18_n_15
    SLICE_X114Y483       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036     5.722 r  sel[8]_i_12/O
                         net (fo=1, routed)           0.009     5.731    demux/sel_reg[0]_10[2]
    SLICE_X114Y483       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     5.875 r  demux/sel_reg[8]_i_3/O[4]
                         net (fo=3, estimated)        0.240     6.115    demux/sel_reg[8]_i_3_n_11
    SLICE_X115Y484       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     6.262 r  demux/sel[8]_i_5/O
                         net (fo=7, estimated)        0.112     6.374    demux/sel[8]_i_5_n_0
    SLICE_X115Y485       LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     6.472 r  demux/sel[7]_i_1/O
                         net (fo=1, routed)           0.049     6.521    demux/sel20_in[7]
    SLICE_X115Y485       FDSE                                         r  demux/sel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=719, estimated)      1.027     5.697    demux/CLK
    SLICE_X115Y485       FDSE                                         r  demux/sel_reg[7]/C
                         clock pessimism              0.414     6.111    
                         clock uncertainty           -0.035     6.076    
    SLICE_X115Y485       FDSE (Setup_BFF_SLICEL_C_D)
                                                      0.025     6.101    demux/sel_reg[7]
  -------------------------------------------------------------------
                         required time                          6.101    
                         arrival time                          -6.521    
  -------------------------------------------------------------------
                         slack                                 -0.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.018ns  (arrival time - required time)
  Source:                 demux/genblk1[145].z_reg[145][3]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[145].reg_in/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.058ns (43.284%)  route 0.076ns (56.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Net Delay (Source):      1.039ns (routing 0.190ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.215ns (routing 0.210ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=719, estimated)      1.039     1.709    demux/CLK
    SLICE_X116Y464       FDRE                                         r  demux/genblk1[145].z_reg[145][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y464       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.767 r  demux/genblk1[145].z_reg[145][3]/Q
                         net (fo=1, estimated)        0.076     1.843    genblk1[145].reg_in/D[3]
    SLICE_X115Y463       FDRE                                         r  genblk1[145].reg_in/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=719, estimated)      1.215     2.176    genblk1[145].reg_in/CLK
    SLICE_X115Y463       FDRE                                         r  genblk1[145].reg_in/reg_out_reg[3]/C
                         clock pessimism             -0.377     1.799    
    SLICE_X115Y463       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.861    genblk1[145].reg_in/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                 -0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X120Y470  genblk1[16].reg_in/reg_out_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X117Y468  demux/genblk1[230].z_reg[230][1]/C



