0.7
2020.2
Feb 21 2023
20:21:35
C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche.sim/sim_1/synth/timing/xsim/project_tb_time_synth.v,1678739920,verilog,,,,glbl;project_reti_logiche;serial_to_parallel__parameterized1;signal_generator,,,,,,,,
C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche.srcs/sim_1/imports/Desktop/tb_example23.vhd,1678396270,vhdl,,,,project_tb,,,,,,,,
