

================================================================
== Vivado HLS Report for 'xfChannelExtractKern'
================================================================
* Date:           Wed Mar 18 11:33:37 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 50.00 ns | 14.141 ns |   6.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    58141|    58141| 2.907 ms | 2.907 ms |  58141|  58141|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RowLoop   |    58140|    58140|       323|          -|          -|   180|    no    |
        | + ColLoop  |      320|      320|         2|          1|          1|   320|    yes   |
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.81>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_src_mat_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_mat_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_channel_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_channel)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:51]   --->   Operation 8 'read' 'p_channel_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i4 %p_channel_read to i3" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:65]   --->   Operation 9 'trunc' 'trunc_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.13ns)   --->   "%icmp_ln65 = icmp eq i3 %trunc_ln65, -4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:65]   --->   Operation 10 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%or_ln65_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %icmp_ln65)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:65]   --->   Operation 11 'bitconcatenate' 'or_ln65_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.47ns)   --->   "%icmp_ln65_1 = icmp eq i32 %or_ln65_1, 0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:65]   --->   Operation 12 'icmp' 'icmp_ln65_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.13ns)   --->   "%icmp_ln69 = icmp eq i3 %trunc_ln65, -3" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:69]   --->   Operation 13 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%or_ln69_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %icmp_ln69)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:69]   --->   Operation 14 'bitconcatenate' 'or_ln69_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.13ns)   --->   "%icmp_ln73 = icmp eq i3 %trunc_ln65, -2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:73]   --->   Operation 15 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln73_1)   --->   "%or_ln73_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %icmp_ln73)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:73]   --->   Operation 16 'bitconcatenate' 'or_ln73_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln73_1)   --->   "%or_ln73 = or i32 %or_ln69_1, %or_ln73_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:73]   --->   Operation 17 'or' 'or_ln73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln73_1)   --->   "%or_ln73_2 = or i32 %or_ln73, %or_ln65_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:73]   --->   Operation 18 'or' 'or_ln73_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln73_1 = icmp eq i32 %or_ln73_2, 0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:73]   --->   Operation 19 'icmp' 'icmp_ln73_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node select_ln69)   --->   "%select_ln73 = select i1 %icmp_ln73_1, i5 0, i5 -16" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:73]   --->   Operation 20 'select' 'select_ln73' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node select_ln69)   --->   "%select_ln65 = select i1 %icmp_ln65_1, i5 %select_ln73, i5 0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:65]   --->   Operation 21 'select' 'select_ln65' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.47ns)   --->   "%icmp_ln69_1 = icmp ne i32 %or_ln69_1, 0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:69]   --->   Operation 22 'icmp' 'icmp_ln69_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln69)   --->   "%and_ln69 = and i1 %icmp_ln65_1, %icmp_ln69_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:69]   --->   Operation 23 'and' 'and_ln69' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln69 = select i1 %and_ln69, i5 8, i5 %select_ln65" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:69]   --->   Operation 24 'select' 'select_ln69' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%or_ln100 = or i5 %select_ln69, 7" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:100]   --->   Operation 25 'or' 'or_ln100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br label %0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:83]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.52>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%t_V_3 = phi i8 [ 0, %_ifconv ], [ %i_V, %RowLoop_end ]"   --->   Operation 27 'phi' 't_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.55ns)   --->   "%icmp_ln887 = icmp ult i8 %t_V_3, -76" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:83]   --->   Operation 28 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.91ns)   --->   "%i_V = add i8 %t_V_3, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:83]   --->   Operation 29 'add' 'i_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %RowLoop_begin, label %2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:83]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str86) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:84]   --->   Operation 31 'specloopname' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str86)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:84]   --->   Operation 32 'specregionbegin' 'tmp' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 180, i32 180, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:85]   --->   Operation 33 'speclooptripcount' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.76ns)   --->   "br label %1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:88]   --->   Operation 34 'br' <Predicate = (icmp_ln887)> <Delay = 1.76>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:107]   --->   Operation 35 'ret' <Predicate = (!icmp_ln887)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%t_V = phi i9 [ 0, %RowLoop_begin ], [ %add_ln1597, %ColLoop ]" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:88]   --->   Operation 36 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.66ns)   --->   "%icmp_ln88 = icmp eq i9 %t_V, -192" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:88]   --->   Operation 37 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.82ns)   --->   "%add_ln1597 = add i9 %t_V, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:88]   --->   Operation 38 'add' 'add_ln1597' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln88, label %RowLoop_end, label %ColLoop" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:88]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 14.1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str87) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:89]   --->   Operation 40 'specloopname' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str87)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:89]   --->   Operation 41 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 320, i32 320, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:90]   --->   Operation 42 'speclooptripcount' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:91]   --->   Operation 43 'specpipeline' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (3.63ns)   --->   "%in_pix_V = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %p_src_mat_data_V)" [D:/Xilinx/xfopencv-master/include\common/xf_structs.h:622->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:93]   --->   Operation 44 'read' 'in_pix_V' <Predicate = (!icmp_ln88)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_4 : Operation 45 [1/1] (1.36ns)   --->   "%icmp_ln647 = icmp ugt i5 %select_ln69, %or_ln100" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:100]   --->   Operation 45 'icmp' 'icmp_ln647' <Predicate = (!icmp_ln88)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln647)   --->   "%tmp_6 = call i24 @llvm.part.select.i24(i24 %in_pix_V, i32 23, i32 0)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:100]   --->   Operation 46 'partselect' 'tmp_6' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.78ns)   --->   "%sub_ln647 = sub i5 %select_ln69, %or_ln100" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:100]   --->   Operation 47 'sub' 'sub_ln647' <Predicate = (!icmp_ln88)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (1.78ns)   --->   "%sub_ln647_1 = sub i5 -9, %select_ln69" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:100]   --->   Operation 48 'sub' 'sub_ln647_1' <Predicate = (!icmp_ln88)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (1.78ns)   --->   "%sub_ln647_2 = sub i5 %or_ln100, %select_ln69" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:100]   --->   Operation 49 'sub' 'sub_ln647_2' <Predicate = (!icmp_ln88)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node sub_ln647_3)   --->   "%select_ln647 = select i1 %icmp_ln647, i5 %sub_ln647, i5 %sub_ln647_2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:100]   --->   Operation 50 'select' 'select_ln647' <Predicate = (!icmp_ln88)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln647)   --->   "%select_ln647_1 = select i1 %icmp_ln647, i24 %tmp_6, i24 %in_pix_V" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:100]   --->   Operation 51 'select' 'select_ln647_1' <Predicate = (!icmp_ln88)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln647)   --->   "%select_ln647_2 = select i1 %icmp_ln647, i5 %sub_ln647_1, i5 %select_ln69" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:100]   --->   Operation 52 'select' 'select_ln647_2' <Predicate = (!icmp_ln88)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (1.78ns) (out node of the LUT)   --->   "%sub_ln647_3 = sub i5 -9, %select_ln647" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:100]   --->   Operation 53 'sub' 'sub_ln647_3' <Predicate = (!icmp_ln88)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln647)   --->   "%zext_ln647 = zext i5 %select_ln647_2 to i24" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:100]   --->   Operation 54 'zext' 'zext_ln647' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln647)   --->   "%zext_ln647_1 = zext i5 %sub_ln647_3 to i24" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:100]   --->   Operation 55 'zext' 'zext_ln647_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (4.20ns) (out node of the LUT)   --->   "%lshr_ln647 = lshr i24 %select_ln647_1, %zext_ln647" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:100]   --->   Operation 56 'lshr' 'lshr_ln647' <Predicate = (!icmp_ln88)> <Delay = 4.20> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln647)   --->   "%lshr_ln647_1 = lshr i24 -1, %zext_ln647_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:100]   --->   Operation 57 'lshr' 'lshr_ln647_1' <Predicate = (!icmp_ln88)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (2.66ns) (out node of the LUT)   --->   "%and_ln647 = and i24 %lshr_ln647, %lshr_ln647_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:100]   --->   Operation 58 'and' 'and_ln647' <Predicate = (!icmp_ln88)> <Delay = 2.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln364 = trunc i24 %and_ln647 to i8" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:100]   --->   Operation 59 'trunc' 'trunc_ln364' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_mat_data_V, i8 %trunc_ln364)" [D:/Xilinx/xfopencv-master/include\common/xf_structs.h:651->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:104]   --->   Operation 60 'write' <Predicate = (!icmp_ln88)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str87, i32 %tmp_s)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:105]   --->   Operation 61 'specregionend' 'empty' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "br label %1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:88]   --->   Operation 62 'br' <Predicate = (!icmp_ln88)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str86, i32 %tmp)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:106]   --->   Operation 63 'specregionend' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "br label %0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:83]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 4.82ns
The critical path consists of the following:
	wire read on port 'p_channel' (D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:51) [6]  (0 ns)
	'icmp' operation ('icmp_ln69', D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:69) [11]  (1.13 ns)
	'icmp' operation ('icmp_ln69_1', D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:69) [20]  (2.47 ns)
	'and' operation ('and_ln69', D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:69) [21]  (0 ns)
	'select' operation ('select_ln69', D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:69) [22]  (1.22 ns)

 <State 2>: 2.53ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln887', D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:83) [27]  (1.55 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 1.82ns
The critical path consists of the following:
	'phi' operation ('t_V', D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:88) with incoming values : ('add_ln1597', D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:88) [36]  (0 ns)
	'add' operation ('add_ln1597', D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:88) [38]  (1.82 ns)

 <State 4>: 14.1ns
The critical path consists of the following:
	fifo read on port 'p_src_mat_data_V' (D:/Xilinx/xfopencv-master/include\common/xf_structs.h:622->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:93) [45]  (3.63 ns)
	'select' operation ('select_ln647_1', D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:100) [52]  (0 ns)
	'lshr' operation ('lshr_ln647', D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:100) [57]  (4.2 ns)
	'and' operation ('and_ln647', D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:100) [59]  (2.67 ns)
	fifo write on port 'p_dst_mat_data_V' (D:/Xilinx/xfopencv-master/include\common/xf_structs.h:651->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_extract.hpp:104) [61]  (3.63 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
