
---------- Begin Simulation Statistics ----------
final_tick                                16372336000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 139238                       # Simulator instruction rate (inst/s)
host_mem_usage                                 797772                       # Number of bytes of host memory used
host_op_rate                                   220506                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    43.12                       # Real time elapsed on the host
host_tick_rate                              379659521                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6004451                       # Number of instructions simulated
sim_ops                                       9509018                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016372                       # Number of seconds simulated
sim_ticks                                 16372336000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               502272                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               488                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            502052                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             500295                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          502272                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1977                       # Number of indirect misses.
system.cpu.branchPred.lookups                  502706                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     228                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          425                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   5006448                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9004119                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               498                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     500950                       # Number of branches committed
system.cpu.commit.bw_lim_events               1004918                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               8                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           10876                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              6004451                       # Number of instructions committed
system.cpu.commit.committedOps                9509018                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     16356076                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.581375                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.944798                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     14449174     88.34%     88.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       452457      2.77%     91.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       409377      2.50%     93.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1111      0.01%     93.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          378      0.00%     93.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        38417      0.23%     93.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          175      0.00%     93.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           69      0.00%     93.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1004918      6.14%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     16356076                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        314                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   88                       # Number of function calls committed.
system.cpu.commit.int_insts                   9508863                       # Number of committed integer instructions.
system.cpu.commit.loads                        500769                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           45      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          9007035     94.72%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               5      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              42      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              34      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             48      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          500741      5.27%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            865      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           28      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          152      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9509018                       # Class of committed instruction
system.cpu.commit.refs                         501786                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     6004451                       # Number of Instructions Simulated
system.cpu.committedOps                       9509018                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.726700                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.726700                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              14845353                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                9524221                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   319030                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    438349                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    505                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                754631                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      501469                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        438710                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        1575                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             8                       # TLB misses on write requests
system.cpu.fetch.Branches                      502706                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1001889                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      15345846                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   297                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        6013008                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           15                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles            66                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1010                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.030705                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1011422                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             500523                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.367266                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           16357868                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.582367                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.792154                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 14499065     88.64%     88.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   161565      0.99%     89.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   140409      0.86%     90.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   136255      0.83%     91.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   161958      0.99%     92.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   529643      3.24%     95.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   220314      1.35%     96.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    12075      0.07%     96.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   496584      3.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             16357868                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       550                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      192                       # number of floating regfile writes
system.cpu.idleCycles                           14469                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  635                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   501379                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.768005                       # Inst execution rate
system.cpu.iew.exec_refs                      3561735                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       1574                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1507                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                502055                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 35                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                15                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 2046                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             9519891                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3560161                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               858                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12574032                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1070                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    505                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1080                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked        491864                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               52                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1286                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1029                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              6                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          619                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             16                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12787119                       # num instructions consuming a value
system.cpu.iew.wb_count                       9514932                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.615275                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7867601                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.581159                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9515103                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 20137171                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9011731                       # number of integer regfile writes
system.cpu.ipc                               0.366744                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.366744                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               271      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9012418     71.67%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    22      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   73      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   55      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  66      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3560234     28.31%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1513      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              74      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            157      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12574890                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     448                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                 888                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          399                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                744                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      474917                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.037767                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2143      0.45%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      3      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.45% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 472743     99.54%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    22      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 1      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                5      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               13049088                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           41981730                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      9514533                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           9530025                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    9519814                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  12574890                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  77                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           10872                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                53                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             69                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        15501                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      16357868                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.768736                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.416796                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10772536     65.86%     65.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2888997     17.66%     83.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              752715      4.60%     88.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              495325      3.03%     91.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              887948      5.43%     96.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              297450      1.82%     98.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              195731      1.20%     99.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               56268      0.34%     99.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               10898      0.07%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        16357868                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.768057                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1001903                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            43                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                44                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               39                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               502055                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2046                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 4565580                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.numCycles                         16372337                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                13547406                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              18010031                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     38                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   600064                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents               1145508                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              20555389                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                9522769                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            18024733                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    687605                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   3845                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    505                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1521147                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    14702                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups               816                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         14032710                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1141                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   5179721                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             16                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     24871052                       # The number of ROB reads
system.cpu.rob.rob_writes                    19041609                       # The number of ROB writes
system.cpu.timesIdled                             189                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       463836                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        931967                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       491164                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          209                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       983573                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            209                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  16372336000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             468036                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          114                       # Transaction distribution
system.membus.trans_dist::CleanEvict           463722                       # Transaction distribution
system.membus.trans_dist::ReadExReq                94                       # Transaction distribution
system.membus.trans_dist::ReadExResp               94                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        468037                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1400097                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1400097                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1400097                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29967616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     29967616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29967616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            468131                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  468131    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              468131                       # Request fanout histogram
system.membus.reqLayer2.occupancy           932423000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2340818500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  16372336000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            492313                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          228                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          117                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          954864                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               94                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              94                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           337                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       491978                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          790                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1475190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1475980                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        28992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     31499840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31528832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          464045                       # Total snoops (count)
system.tol2bus.snoopTraffic                      7296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           956454                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000220                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014816                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 956244     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    210      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             956454                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          984035000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1476213000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             9.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1008000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  16372336000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   22                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                24255                       # number of demand (read+write) hits
system.l2.demand_hits::total                    24277                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  22                       # number of overall hits
system.l2.overall_hits::.cpu.data               24255                       # number of overall hits
system.l2.overall_hits::total                   24277                       # number of overall hits
system.l2.demand_misses::.cpu.inst                315                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             467817                       # number of demand (read+write) misses
system.l2.demand_misses::total                 468132                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               315                       # number of overall misses
system.l2.overall_misses::.cpu.data            467817                       # number of overall misses
system.l2.overall_misses::total                468132                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34865000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  62412060000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      62446925000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34865000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  62412060000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     62446925000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              337                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           492072                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               492409                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             337                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          492072                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              492409                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.934718                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.950708                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.950697                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.934718                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.950708                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.950697                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 110682.539683                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 133411.269791                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 133395.975921                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 110682.539683                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 133411.269791                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 133395.975921                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 114                       # number of writebacks
system.l2.writebacks::total                       114                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           315                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        467817                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            468132                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       467817                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           468132                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28585000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  53055740000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  53084325000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28585000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  53055740000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  53084325000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.934718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.950708                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.950697                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.934718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.950708                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.950697                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 90746.031746                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 113411.312543                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 113396.061367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 90746.031746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 113411.312543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 113396.061367                       # average overall mshr miss latency
system.l2.replacements                         464045                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          114                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              114                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          114                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          114                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          117                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              117                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          117                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          117                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data              94                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  94                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     10403000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      10403000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            94                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                94                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 110670.212766                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110670.212766                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           94                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             94                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      8523000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      8523000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 90670.212766                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90670.212766                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34865000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34865000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          337                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            337                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.934718                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.934718                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 110682.539683                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 110682.539683                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          315                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          315                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28585000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28585000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.934718                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.934718                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 90746.031746                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90746.031746                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         24255                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             24255                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       467723                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          467723                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  62401657000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  62401657000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       491978                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        491978                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.950699                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.950699                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 133415.840145                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 133415.840145                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       467723                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       467723                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  53047217000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  53047217000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.950699                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.950699                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 113415.882905                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 113415.882905                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  16372336000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4072.137900                       # Cycle average of tags in use
system.l2.tags.total_refs                      983570                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    468141                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.101012                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     91000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.001113                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.595281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4069.541506                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.993540                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994174                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          282                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2458                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1356                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8336717                       # Number of tag accesses
system.l2.tags.data_accesses                  8336717                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  16372336000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          20096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       29940288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29960384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        20096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         20096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         7296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            7296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          467817                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              468131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          114                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                114                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1227436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1828712042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1829939478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1227436                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1227436                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         445630                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               445630                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         445630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1227436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1828712042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1830385108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       228.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       628.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    935631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000019000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000131875000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1376141                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                198                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      468131                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        114                       # Number of write requests accepted
system.mem_ctrls.readBursts                    936262                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      228                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             58172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             58760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             58588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             58318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             58344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             58768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             58636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             58740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             58486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             58432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            58730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            58432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            58422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            58686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            58263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            58482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      32.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  38562401000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3745036000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             56351322000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41187.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60187.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   470257                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     153                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                936262                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                  228                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   79429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   91256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  238226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  236711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  131489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  124044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   18982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       466055                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     64.297579                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.130268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev     6.180561                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63          1291      0.28%      0.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127       462232     99.18%     99.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191         2403      0.52%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           67      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           25      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           15      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            6      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575           13      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       466055                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1195.076923                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    806.218686                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1521.892378                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255             1      7.69%      7.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2     15.38%     23.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            4     30.77%     53.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            2     15.38%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            2     15.38%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      7.69%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            13                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.230769                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.212912                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.832050                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               12     92.31%     92.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      7.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            13                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29960288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      96                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    6752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29960384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 7296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1829.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1829.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       8000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16372283000                       # Total gap between requests
system.mem_ctrls.avgGap                      34965.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        20096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     29940192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         6752                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1227436.329183569178                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1828706178.519668579102                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 412402.970474097237                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          628                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       935634                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          228                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     23882000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  56327440000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   4308817000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38028.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     60202.43                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18898320.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    50.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE        23000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1095640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  15276673000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     16372336000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  16372336000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1001444                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1001444                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1001444                       # number of overall hits
system.cpu.icache.overall_hits::total         1001444                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          445                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            445                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          445                       # number of overall misses
system.cpu.icache.overall_misses::total           445                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     45364000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45364000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     45364000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45364000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1001889                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1001889                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1001889                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1001889                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000444                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000444                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000444                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000444                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 101941.573034                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 101941.573034                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 101941.573034                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 101941.573034                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          133                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    66.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          117                       # number of writebacks
system.cpu.icache.writebacks::total               117                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          108                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          108                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          108                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          108                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          337                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          337                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          337                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          337                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     36342000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36342000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     36342000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36342000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000336                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000336                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000336                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000336                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 107839.762611                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 107839.762611                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 107839.762611                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 107839.762611                       # average overall mshr miss latency
system.cpu.icache.replacements                    117                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1001444                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1001444                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          445                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           445                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     45364000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45364000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1001889                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1001889                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000444                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000444                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 101941.573034                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 101941.573034                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          108                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          108                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          337                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          337                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     36342000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36342000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000336                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000336                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 107839.762611                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 107839.762611                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  16372336000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           208.818485                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1001780                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               336                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2981.488095                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            112000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   208.818485                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.815697                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.815697                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          219                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          198                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2004114                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2004114                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16372336000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  16372336000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  16372336000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  16372336000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  16372336000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  16372336000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  16372336000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        10191                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            10191                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        10191                       # number of overall hits
system.cpu.dcache.overall_hits::total           10191                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       492201                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         492201                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       492201                       # number of overall misses
system.cpu.dcache.overall_misses::total        492201                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  65396599000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  65396599000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  65396599000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  65396599000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       502392                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       502392                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       502392                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       502392                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.979715                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.979715                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.979715                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.979715                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 132865.636193                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 132865.636193                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 132865.636193                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 132865.636193                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     15369404                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            491896                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.245231                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          114                       # number of writebacks
system.cpu.dcache.writebacks::total               114                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          129                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          129                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          129                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          129                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       492072                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       492072                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       492072                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       492072                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  64401125000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  64401125000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  64401125000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  64401125000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.979458                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.979458                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.979458                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.979458                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 130877.442732                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 130877.442732                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 130877.442732                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 130877.442732                       # average overall mshr miss latency
system.cpu.dcache.replacements                 491047                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         9268                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            9268                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       492106                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        492106                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  65385643000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  65385643000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       501374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       501374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.981515                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.981515                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 132869.022121                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 132869.022121                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          128                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          128                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       491978                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       491978                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  64390440000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  64390440000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.981259                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.981259                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 130880.730439                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 130880.730439                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          923                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            923                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           95                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     10956000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     10956000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1018                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1018                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.093320                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.093320                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 115326.315789                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 115326.315789                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           94                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           94                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10685000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10685000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.092338                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.092338                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 113670.212766                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 113670.212766                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  16372336000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.753432                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              502262                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            492071                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.020710                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            331000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.753432                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996830                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996830                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          255                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          759                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1496855                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1496855                       # Number of data accesses

---------- End Simulation Statistics   ----------
