# Reading C:/temp/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do Timer_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\temp\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\temp\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Timer
# -- Compiling architecture rtl of Timer
# 
# vcom -93 -work work {C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TimerTb
# -- Compiling architecture sim of TimerTb
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  Timer_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ps Timer_tb 
# ** Error: (vsim-3170) Could not find 'C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/simulation/modelsim/rtl_work.Timer_tb'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./Timer_run_msim_rtl_vhdl.do PAUSED at line 12
