/* verilator lint_off UNUSED */
/* verilator lint_off WIDTH */
/* verilator lint_off DECLFILENAME */
/* verilator lint_off STMTDLY */
/* verilator lint_off UNDRIVEN */
// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module gsm_add (
        a,
        b,
        ap_return
);

parameter    ap_const_lv17_18000 = 17'b11000000000000000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv16_8000 = 16'b1000000000000000;
parameter    ap_const_lv16_7FFF = 16'b111111111111111;

input  [15:0] a;
input  [12:0] b;
output  [15:0] ap_return;

wire  signed [16:0] tmp_cast_fu_38_p1;
wire  signed [16:0] tmp_cast_15_fu_42_p1;
wire   [16:0] sum_fu_46_p2;
wire   [1:0] tmp_1_fu_58_p4;
wire  signed [15:0] b_cast_fu_34_p1;
wire   [0:0] tmp_s_fu_52_p2;
wire   [0:0] icmp_fu_68_p2;
wire   [0:0] tmp_fu_88_p2;
wire   [15:0] phitmp_fu_80_p3;
wire   [15:0] tmp_3_fu_74_p2;

assign ap_return = ((tmp_fu_88_p2[0:0] === 1'b1) ? phitmp_fu_80_p3 : tmp_3_fu_74_p2);

assign b_cast_fu_34_p1 = $signed(b);

assign icmp_fu_68_p2 = ((tmp_1_fu_58_p4 == ap_const_lv2_1) ? 1'b1 : 1'b0);

assign phitmp_fu_80_p3 = ((tmp_s_fu_52_p2[0:0] === 1'b1) ? ap_const_lv16_8000 : ap_const_lv16_7FFF);

assign sum_fu_46_p2 = ($signed(tmp_cast_fu_38_p1) + $signed(tmp_cast_15_fu_42_p1));

assign tmp_1_fu_58_p4 = {{sum_fu_46_p2[ap_const_lv32_10 : ap_const_lv32_F]}};

assign tmp_3_fu_74_p2 = ($signed(b_cast_fu_34_p1) + $signed(a));

assign tmp_cast_15_fu_42_p1 = $signed(b);

assign tmp_cast_fu_38_p1 = $signed(a);

assign tmp_fu_88_p2 = (tmp_s_fu_52_p2 | icmp_fu_68_p2);

assign tmp_s_fu_52_p2 = (($signed(sum_fu_46_p2) < $signed(17'b11000000000000000)) ? 1'b1 : 1'b0);

endmodule //gsm_add
