<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Strategy1">
        <Milestone name="Export" build_result="0" build_time="0">
            <Task name="IBIS" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVlg" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVHD" build_result="2" update_result="0" update_time="1463741007"/>
            <Task name="Jedecgen" build_result="0" update_result="3" update_time="0"/>
            <Task name="Bitgen" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Map" build_result="2" build_time="1463740994">
            <Task name="Map" build_result="2" update_result="0" update_time="1463740994"/>
            <Task name="MapTrace" build_result="0" update_result="3" update_time="0"/>
            <Task name="MapVerilogSimFile" build_result="0" update_result="3" update_time="0"/>
            <Task name="MapVHDLSimFile" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="PAR" build_result="2" build_time="1463741006">
            <Task name="PAR" build_result="2" update_result="0" update_time="1463741006"/>
            <Task name="PARTrace" build_result="0" update_result="3" update_time="0"/>
            <Task name="IOTiming" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="2" build_time="1463740992">
            <Task name="Lattice_Synthesis" build_result="2" update_result="0" update_time="1463740992"/>
            <Task name="LSE_Compile" build_result="2" update_result="0" update_time="1463741007"/>
        </Milestone>
        <Milestone name="TOOL_Report" build_result="0" build_time="0">
            <Task name="HDLE" build_result="2" update_result="0" update_time="1463740986"/>
            <Task name="BKM" build_result="0" update_result="2" update_time="0"/>
            <Task name="SSO" build_result="0" update_result="2" update_time="0"/>
            <Task name="PIODRC" build_result="0" update_result="2" update_time="0"/>
            <Task name="DEC" build_result="0" update_result="2" update_time="0"/>
        </Milestone>
        <Report name=".vdbs/VHDL_lcd_sender_impl1_map.vdb" last_build_time="1463740993" last_build_size="38126"/>
        <Report name="VHDL_lcd_sender_impl1.lsedata" last_build_time="1463740990" last_build_size="32803"/>
        <Report name="VHDL_lcd_sender_impl1.ncd" last_build_time="1463741005" last_build_size="49259"/>
        <Report name="VHDL_lcd_sender_impl1.ngd" last_build_time="1463740992" last_build_size="36780"/>
        <Report name="VHDL_lcd_sender_impl1_map.ncd" last_build_time="1463740993" last_build_size="40002"/>
        <Report name="VHDL_lcd_sender_impl1_vho.sdf" last_build_time="1463741007" last_build_size="26532"/>
        <Report name="VHDL_lcd_sender_impl1_vho.vho" last_build_time="1463741007" last_build_size="222492"/>
    </Strategy>
</BuildStatus>
