<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.4 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="17" Path="/home/kosyak/USBCore/Vivado/USBCore.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="c7a71d46a87a4312ac186977d012a89d"/>
    <Option Name="Part" Val="xc7a35ticsg324-1L"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val="digilentinc.com:arty:part0:1.1"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="TRUE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/USBCore.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/USBCore.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSABoardId" Val="arty"/>
    <Option Name="DSANumComputeUnits" Val="16"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="9"/>
    <Option Name="WTModelSimExportSim" Val="9"/>
    <Option Name="WTQuestaExportSim" Val="9"/>
    <Option Name="WTIesExportSim" Val="9"/>
    <Option Name="WTVcsExportSim" Val="9"/>
    <Option Name="WTRivieraExportSim" Val="9"/>
    <Option Name="WTActivehdlExportSim" Val="9"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="64"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PPRDIR/../Include/usb_core.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../ULPI/ulpi_io_xilinx.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../ULPI/ulpi_axis.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../BlockDesign/MicroblazeSystem/MicroblazeSystem.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="MicroblazeSystem.bd" FileRelPathName="ip/MicroblazeSystem_axi_mem_intercon_0/MicroblazeSystem_axi_mem_intercon_0.xci"/>
        <CompFileExtendedInfo CompFileName="MicroblazeSystem.bd" FileRelPathName="ip/MicroblazeSystem_microblaze_0_axi_intc_0/MicroblazeSystem_microblaze_0_axi_intc_0.xci">
          <Proxy FileSetName="MicroblazeSystem_microblaze_0_axi_intc_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="MicroblazeSystem.bd" FileRelPathName="ip/MicroblazeSystem_axi_uartlite_0_0/MicroblazeSystem_axi_uartlite_0_0.xci">
          <Proxy FileSetName="MicroblazeSystem_axi_uartlite_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="MicroblazeSystem.bd" FileRelPathName="ip/MicroblazeSystem_clk_wiz_0_0/MicroblazeSystem_clk_wiz_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="MicroblazeSystem.bd" FileRelPathName="hdl/MicroblazeSystem.v"/>
        <CompFileExtendedInfo CompFileName="MicroblazeSystem.bd" FileRelPathName="ip/MicroblazeSystem_mig_7series_0_0/MicroblazeSystem_mig_7series_0_0.xci">
          <Proxy FileSetName="MicroblazeSystem_mig_7series_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="MicroblazeSystem.bd" FileRelPathName="ip/MicroblazeSystem_xbar_1/MicroblazeSystem_xbar_1.xci">
          <Proxy FileSetName="MicroblazeSystem_xbar_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="MicroblazeSystem.bd" FileRelPathName="ip/MicroblazeSystem_xbar_0/MicroblazeSystem_xbar_0.xci">
          <Proxy FileSetName="MicroblazeSystem_xbar_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="MicroblazeSystem.bd" FileRelPathName="ip/MicroblazeSystem_blk_mem_gen_0_0/MicroblazeSystem_blk_mem_gen_0_0.xci">
          <Proxy FileSetName="MicroblazeSystem_blk_mem_gen_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="MicroblazeSystem.bd" FileRelPathName="ip/MicroblazeSystem_rst_mig_7series_0_151M_0/MicroblazeSystem_rst_mig_7series_0_151M_0.xci"/>
        <CompFileExtendedInfo CompFileName="MicroblazeSystem.bd" FileRelPathName="ip/MicroblazeSystem_lmb_bram_if_cntlr_0_0/MicroblazeSystem_lmb_bram_if_cntlr_0_0.xci">
          <Proxy FileSetName="MicroblazeSystem_lmb_bram_if_cntlr_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="MicroblazeSystem.bd" FileRelPathName="ip/MicroblazeSystem_mdm_1_0/MicroblazeSystem_mdm_1_0.xci">
          <Proxy FileSetName="MicroblazeSystem_mdm_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="MicroblazeSystem.bd" FileRelPathName="ip/MicroblazeSystem_microblaze_0_axi_periph_0/MicroblazeSystem_microblaze_0_axi_periph_0.xci"/>
        <CompFileExtendedInfo CompFileName="MicroblazeSystem.bd" FileRelPathName="ip/MicroblazeSystem_lmb_bram_if_cntlr_1_0/MicroblazeSystem_lmb_bram_if_cntlr_1_0.xci">
          <Proxy FileSetName="MicroblazeSystem_lmb_bram_if_cntlr_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="MicroblazeSystem.bd" FileRelPathName="ip/MicroblazeSystem_microblaze_0_0/MicroblazeSystem_microblaze_0_0.xci">
          <Proxy FileSetName="MicroblazeSystem_microblaze_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="MicroblazeSystem.bd" FileRelPathName="ip/MicroblazeSystem_xlconcat_0_0/MicroblazeSystem_xlconcat_0_0.xci">
          <Proxy FileSetName="MicroblazeSystem_xlconcat_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="MicroblazeSystem.bd" FileRelPathName="MicroblazeSystem_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="MicroblazeSystem.bd" FileRelPathName="MicroblazeSystem.bmm"/>
        <CompFileExtendedInfo CompFileName="MicroblazeSystem.bd" FileRelPathName="hw_handoff/MicroblazeSystem.hwh"/>
        <CompFileExtendedInfo CompFileName="MicroblazeSystem.bd" FileRelPathName="ip/MicroblazeSystem_axi_quad_spi_0_4/MicroblazeSystem_axi_quad_spi_0_4.xci">
          <Proxy FileSetName="MicroblazeSystem_axi_quad_spi_0_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="MicroblazeSystem.bd" FileRelPathName="ip/MicroblazeSystem_auto_us_df_0/MicroblazeSystem_auto_us_df_0.xci"/>
        <CompFileExtendedInfo CompFileName="MicroblazeSystem.bd" FileRelPathName="hw_handoff/MicroblazeSystem_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="MicroblazeSystem.bd" FileRelPathName="hdl/MicroblazeSystem.hwdef"/>
      </File>
      <File Path="$PPRDIR/../ULPI/ulpi_controller.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Examples/ArtyDebug/arty_debug.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../BlockDesign/MicroblazeSystem/ip/MicroblazeSystem_mig_7series_0_0/board.prj">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../BlockDesign/MicroblazeSystem/ip/MicroblazeSystem_mig_7series_0_0/mig_a.prj">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../BlockDesign/MicroblazeSystem/ip/MicroblazeSystem_mig_7series_0_0/mig_b.prj">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="arty_debug"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PPRDIR/../Constraints/Arty/system.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Constraints/Arty/ulpi_pmod.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Examples/ArtyDebug/debug.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PPRDIR/../Examples/ArtyDebug/debug.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="arty_debug"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="MicroblazeSystem_mdm_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/MicroblazeSystem_mdm_1_0">
      <Config>
        <Option Name="TopModule" Val="MicroblazeSystem_mdm_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="MicroblazeSystem_microblaze_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/MicroblazeSystem_microblaze_0_0">
      <Config>
        <Option Name="TopModule" Val="MicroblazeSystem_microblaze_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="MicroblazeSystem_mig_7series_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/MicroblazeSystem_mig_7series_0_0">
      <Config>
        <Option Name="TopModule" Val="MicroblazeSystem_mig_7series_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="MicroblazeSystem_microblaze_0_axi_intc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/MicroblazeSystem_microblaze_0_axi_intc_0">
      <Config>
        <Option Name="TopModule" Val="MicroblazeSystem_microblaze_0_axi_intc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="MicroblazeSystem_blk_mem_gen_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/MicroblazeSystem_blk_mem_gen_0_0">
      <Config>
        <Option Name="TopModule" Val="MicroblazeSystem_blk_mem_gen_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="MicroblazeSystem_axi_uartlite_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/MicroblazeSystem_axi_uartlite_0_0">
      <Config>
        <Option Name="TopModule" Val="MicroblazeSystem_axi_uartlite_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="MicroblazeSystem_xbar_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/MicroblazeSystem_xbar_0">
      <Config>
        <Option Name="TopModule" Val="MicroblazeSystem_xbar_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="MicroblazeSystem_xbar_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/MicroblazeSystem_xbar_1">
      <Config>
        <Option Name="TopModule" Val="MicroblazeSystem_xbar_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="MicroblazeSystem_lmb_bram_if_cntlr_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/MicroblazeSystem_lmb_bram_if_cntlr_0_0">
      <Config>
        <Option Name="TopModule" Val="MicroblazeSystem_lmb_bram_if_cntlr_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="MicroblazeSystem_lmb_bram_if_cntlr_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/MicroblazeSystem_lmb_bram_if_cntlr_1_0">
      <Config>
        <Option Name="TopModule" Val="MicroblazeSystem_lmb_bram_if_cntlr_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="MicroblazeSystem_xlconcat_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/MicroblazeSystem_xlconcat_0_0">
      <Config>
        <Option Name="TopModule" Val="MicroblazeSystem_xlconcat_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="MicroblazeSystem_axi_quad_spi_0_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/MicroblazeSystem_axi_quad_spi_0_4">
      <Config>
        <Option Name="TopModule" Val="MicroblazeSystem_axi_quad_spi_0_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a35ticsg324-1L" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="MicroblazeSystem_mdm_1_0_synth_1" Type="Ft3:Synth" SrcSet="MicroblazeSystem_mdm_1_0" Part="xc7a35ticsg324-1L" ConstrsSet="MicroblazeSystem_mdm_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/MicroblazeSystem_mdm_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="MicroblazeSystem_microblaze_0_0_synth_1" Type="Ft3:Synth" SrcSet="MicroblazeSystem_microblaze_0_0" Part="xc7a35ticsg324-1L" ConstrsSet="MicroblazeSystem_microblaze_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/MicroblazeSystem_microblaze_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="MicroblazeSystem_mig_7series_0_0_synth_1" Type="Ft3:Synth" SrcSet="MicroblazeSystem_mig_7series_0_0" Part="xc7a35ticsg324-1L" ConstrsSet="MicroblazeSystem_mig_7series_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/MicroblazeSystem_mig_7series_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="MicroblazeSystem_microblaze_0_axi_intc_0_synth_1" Type="Ft3:Synth" SrcSet="MicroblazeSystem_microblaze_0_axi_intc_0" Part="xc7a35ticsg324-1L" ConstrsSet="MicroblazeSystem_microblaze_0_axi_intc_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/MicroblazeSystem_microblaze_0_axi_intc_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="MicroblazeSystem_blk_mem_gen_0_0_synth_1" Type="Ft3:Synth" SrcSet="MicroblazeSystem_blk_mem_gen_0_0" Part="xc7a35ticsg324-1L" ConstrsSet="MicroblazeSystem_blk_mem_gen_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/MicroblazeSystem_blk_mem_gen_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="MicroblazeSystem_axi_uartlite_0_0_synth_1" Type="Ft3:Synth" SrcSet="MicroblazeSystem_axi_uartlite_0_0" Part="xc7a35ticsg324-1L" ConstrsSet="MicroblazeSystem_axi_uartlite_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/MicroblazeSystem_axi_uartlite_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="MicroblazeSystem_xbar_0_synth_1" Type="Ft3:Synth" SrcSet="MicroblazeSystem_xbar_0" Part="xc7a35ticsg324-1L" ConstrsSet="MicroblazeSystem_xbar_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/MicroblazeSystem_xbar_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="MicroblazeSystem_xbar_1_synth_1" Type="Ft3:Synth" SrcSet="MicroblazeSystem_xbar_1" Part="xc7a35ticsg324-1L" ConstrsSet="MicroblazeSystem_xbar_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/MicroblazeSystem_xbar_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="MicroblazeSystem_lmb_bram_if_cntlr_0_0_synth_1" Type="Ft3:Synth" SrcSet="MicroblazeSystem_lmb_bram_if_cntlr_0_0" Part="xc7a35ticsg324-1L" ConstrsSet="MicroblazeSystem_lmb_bram_if_cntlr_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/MicroblazeSystem_lmb_bram_if_cntlr_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="MicroblazeSystem_lmb_bram_if_cntlr_1_0_synth_1" Type="Ft3:Synth" SrcSet="MicroblazeSystem_lmb_bram_if_cntlr_1_0" Part="xc7a35ticsg324-1L" ConstrsSet="MicroblazeSystem_lmb_bram_if_cntlr_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/MicroblazeSystem_lmb_bram_if_cntlr_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="MicroblazeSystem_xlconcat_0_0_synth_1" Type="Ft3:Synth" SrcSet="MicroblazeSystem_xlconcat_0_0" Part="xc7a35ticsg324-1L" ConstrsSet="MicroblazeSystem_xlconcat_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/MicroblazeSystem_xlconcat_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="MicroblazeSystem_axi_quad_spi_0_4_synth_1" Type="Ft3:Synth" SrcSet="MicroblazeSystem_axi_quad_spi_0_4" Part="xc7a35ticsg324-1L" ConstrsSet="MicroblazeSystem_axi_quad_spi_0_4" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/MicroblazeSystem_axi_quad_spi_0_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7a35ticsg324-1L" ConstrsSet="constrs_1" Description="Uses multiple algorithms for optimization, placement, and routing to get potentially better results." State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Performance_Explore" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="power_opt_design"/>
        <Step Id="place_design">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design" EnableStepBool="1">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="route_design">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream">
          <Option Id="BinFile">1</Option>
        </Step>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="MicroblazeSystem_mdm_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35ticsg324-1L" ConstrsSet="MicroblazeSystem_mdm_1_0" Description="Default settings for Implementation." SynthRun="MicroblazeSystem_mdm_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="MicroblazeSystem_microblaze_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35ticsg324-1L" ConstrsSet="MicroblazeSystem_microblaze_0_0" Description="Default settings for Implementation." SynthRun="MicroblazeSystem_microblaze_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="MicroblazeSystem_mig_7series_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35ticsg324-1L" ConstrsSet="MicroblazeSystem_mig_7series_0_0" Description="Default settings for Implementation." SynthRun="MicroblazeSystem_mig_7series_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="MicroblazeSystem_microblaze_0_axi_intc_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35ticsg324-1L" ConstrsSet="MicroblazeSystem_microblaze_0_axi_intc_0" Description="Default settings for Implementation." SynthRun="MicroblazeSystem_microblaze_0_axi_intc_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="MicroblazeSystem_blk_mem_gen_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35ticsg324-1L" ConstrsSet="MicroblazeSystem_blk_mem_gen_0_0" Description="Default settings for Implementation." SynthRun="MicroblazeSystem_blk_mem_gen_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="MicroblazeSystem_axi_uartlite_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35ticsg324-1L" ConstrsSet="MicroblazeSystem_axi_uartlite_0_0" Description="Default settings for Implementation." SynthRun="MicroblazeSystem_axi_uartlite_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="MicroblazeSystem_xbar_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35ticsg324-1L" ConstrsSet="MicroblazeSystem_xbar_0" Description="Default settings for Implementation." SynthRun="MicroblazeSystem_xbar_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="MicroblazeSystem_xbar_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35ticsg324-1L" ConstrsSet="MicroblazeSystem_xbar_1" Description="Default settings for Implementation." SynthRun="MicroblazeSystem_xbar_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="MicroblazeSystem_lmb_bram_if_cntlr_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35ticsg324-1L" ConstrsSet="MicroblazeSystem_lmb_bram_if_cntlr_0_0" Description="Default settings for Implementation." SynthRun="MicroblazeSystem_lmb_bram_if_cntlr_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="MicroblazeSystem_lmb_bram_if_cntlr_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35ticsg324-1L" ConstrsSet="MicroblazeSystem_lmb_bram_if_cntlr_1_0" Description="Default settings for Implementation." SynthRun="MicroblazeSystem_lmb_bram_if_cntlr_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="MicroblazeSystem_xlconcat_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35ticsg324-1L" ConstrsSet="MicroblazeSystem_xlconcat_0_0" Description="Default settings for Implementation." SynthRun="MicroblazeSystem_xlconcat_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="MicroblazeSystem_axi_quad_spi_0_4_impl_1" Type="Ft2:EntireDesign" Part="xc7a35ticsg324-1L" ConstrsSet="MicroblazeSystem_axi_quad_spi_0_4" Description="Default settings for Implementation." SynthRun="MicroblazeSystem_axi_quad_spi_0_4_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1306]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="7"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1271]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="8"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
</Project>
