#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Dec 13 01:54:38 2023
# Process ID: 912
# Current directory: /home/fpga
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/vivado.log
# Journal file: /home/fpga/vivado.jou
# Running On: worker, OS: Linux, CPU Frequency: 2100.000 MHz, CPU Physical cores: 1, Host memory: 6218 MB
#-----------------------------------------------------------
source build.tcl
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# read_verilog -sv [ glob ./hdl/*.sv ]
# read_verilog  [ glob ./hdl/*.v ]
# read_xdc ./xdc/top_level.xdc
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 921
WARNING: [Synth 8-6901] identifier 'PTR_SIZE' is used before its declaration [/home/fpga/hdl/reorder_buffer.sv:18]
WARNING: [Synth 8-6901] identifier 'PTR_SIZE' is used before its declaration [/home/fpga/hdl/reorder_buffer.sv:39]
WARNING: [Synth 8-6901] identifier 'iq_ready' is used before its declaration [/home/fpga/hdl/top_level.sv:46]
WARNING: [Synth 8-6901] identifier 'instruction_fetched' is used before its declaration [/home/fpga/hdl/top_level.sv:46]
WARNING: [Synth 8-6901] identifier 'iq_valid' is used before its declaration [/home/fpga/hdl/top_level.sv:63]
WARNING: [Synth 8-6901] identifier 'inst_fetch_is_branch' is used before its declaration [/home/fpga/hdl/top_level.sv:63]
WARNING: [Synth 8-6901] identifier 'branch_taken' is used before its declaration [/home/fpga/hdl/top_level.sv:63]
WARNING: [Synth 8-6901] identifier 'inst_fetch_imm' is used before its declaration [/home/fpga/hdl/top_level.sv:63]
WARNING: [Synth 8-6901] identifier 'iq_valid' is used before its declaration [/home/fpga/hdl/top_level.sv:64]
WARNING: [Synth 8-6901] identifier 'inst_fetch_is_branch' is used before its declaration [/home/fpga/hdl/top_level.sv:65]
WARNING: [Synth 8-6901] identifier 'branch_taken' is used before its declaration [/home/fpga/hdl/top_level.sv:65]
WARNING: [Synth 8-6901] identifier 'iq_valid' is used before its declaration [/home/fpga/hdl/top_level.sv:71]
WARNING: [Synth 8-6901] identifier 'instruction_fetched' is used before its declaration [/home/fpga/hdl/top_level.sv:71]
WARNING: [Synth 8-6901] identifier 'lb_dest_addr_in' is used before its declaration [/home/fpga/hdl/top_level.sv:465]
WARNING: [Synth 8-6901] identifier 'memory_output' is used before its declaration [/home/fpga/hdl/memory_unit.sv:69]
WARNING: [Synth 8-6901] identifier 'open_row' is used before its declaration [/home/fpga/hdl/load_buffer.sv:45]
WARNING: [Synth 8-6901] identifier 'open_row' is used before its declaration [/home/fpga/hdl/load_buffer.sv:46]
WARNING: [Synth 8-6901] identifier 'open_row' is used before its declaration [/home/fpga/hdl/load_buffer.sv:47]
WARNING: [Synth 8-6901] identifier 'open_row' is used before its declaration [/home/fpga/hdl/load_buffer.sv:48]
WARNING: [Synth 8-6901] identifier 'issued_row' is used before its declaration [/home/fpga/hdl/load_buffer.sv:56]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1987.109 ; gain = 378.770 ; free physical = 3367 ; free virtual = 8846
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/hdl/top_level.sv:11]
INFO: [Synth 8-6157] synthesizing module 'bp_decode' [/home/fpga/hdl/bp_decode.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'bp_decode' (0#1) [/home/fpga/hdl/bp_decode.sv:4]
INFO: [Synth 8-6157] synthesizing module 'branch_predict' [/home/fpga/hdl/branch_predict.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'branch_predict' (0#1) [/home/fpga/hdl/branch_predict.sv:4]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_write_first' [/home/fpga/hdl/xilinx_single_port_ram_write_first.v:9]
	Parameter RAM_WIDTH bound to: 32 - type: integer 
	Parameter RAM_DEPTH bound to: 64 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: inst.mem - type: string 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'inst.mem'; please make sure the file is added to project and has read permission, ignoring [/home/fpga/hdl/xilinx_single_port_ram_write_first.v:32]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_write_first' (0#1) [/home/fpga/hdl/xilinx_single_port_ram_write_first.v:9]
INFO: [Synth 8-6157] synthesizing module 'instruction_queue' [/home/fpga/hdl/instruction_queue.sv:1]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'instruction_queue' (0#1) [/home/fpga/hdl/instruction_queue.sv:1]
INFO: [Synth 8-6157] synthesizing module 'decode' [/home/fpga/hdl/decode.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'decode' (0#1) [/home/fpga/hdl/decode.sv:4]
INFO: [Synth 8-6157] synthesizing module 'register_file' [/home/fpga/hdl/register_file.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [/home/fpga/hdl/register_file.sv:4]
INFO: [Synth 8-6157] synthesizing module 'rob' [/home/fpga/hdl/reorder_buffer.sv:6]
	Parameter SIZE bound to: 8 - type: integer 
ERROR: [Synth 8-3380] loop condition does not converge after 2000 iterations [/home/fpga/hdl/reorder_buffer.sv:143]
ERROR: [Synth 8-6156] failed synthesizing module 'rob' [/home/fpga/hdl/reorder_buffer.sv:6]
ERROR: [Synth 8-6156] failed synthesizing module 'top_level' [/home/fpga/hdl/top_level.sv:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 3778.047 ; gain = 2169.707 ; free physical = 1515 ; free virtual = 6996
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 20 Warnings, 1 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Dec 13 01:55:02 2023...
