vendor_name = ModelSim
source_file = 1, //icnas3.cc.ic.ac.uk/zf816/Desktop/newlab/VERI/part_3/ex14_op/mult.qip
source_file = 1, //icnas3.cc.ic.ac.uk/zf816/Desktop/newlab/VERI/part_3/ex14_op/mult.v
source_file = 1, //icnas3.cc.ic.ac.uk/zf816/Desktop/newlab/VERI/part_3/ex14_op/spi2dac_v3.v
source_file = 1, //icnas3.cc.ic.ac.uk/zf816/Desktop/newlab/VERI/part_3/ex14_op/ROM.v
source_file = 1, //icnas3.cc.ic.ac.uk/zf816/Desktop/newlab/VERI/part_3/ex14_op/pwm.v
source_file = 1, //icnas3.cc.ic.ac.uk/zf816/Desktop/newlab/VERI/part_3/ex14_op/phase_acc.v
source_file = 1, //icnas3.cc.ic.ac.uk/zf816/Desktop/newlab/VERI/part_3/ex14_op/hex_to_7seg.v
source_file = 1, //icnas3.cc.ic.ac.uk/zf816/Desktop/newlab/VERI/part_3/ex14_op/ex14_top.v
source_file = 1, //icnas3.cc.ic.ac.uk/zf816/Desktop/newlab/VERI/part_3/ex14_op/divider.v
source_file = 1, //icnas3.cc.ic.ac.uk/zf816/Desktop/newlab/VERI/part_3/ex14_op/bin2bcd_16.v
source_file = 1, //icnas3.cc.ic.ac.uk/zf816/Desktop/newlab/VERI/part_3/ex14_op/add3_ge5.v
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, //icnas3.cc.ic.ac.uk/zf816/Desktop/newlab/VERI/part_3/ex14_op/db/altsyncram_q8f1.tdf
source_file = 1, //icnas3.cc.ic.ac.uk/zf816/Desktop/newlab/VERI/part_3/ex14_op/rom.mif
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/multcore.tdf
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/csa_add.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/muleabz.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/mul_lfrg.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/mul_boothc.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/alt_ded_mult.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.tdf
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, //icnas3.cc.ic.ac.uk/zf816/Desktop/newlab/VERI/part_3/ex14_op/db/add_sub_d9h.tdf
source_file = 1, //icnas3.cc.ic.ac.uk/zf816/Desktop/newlab/VERI/part_3/ex14_op/db/add_sub_89h.tdf
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/altshift.tdf
design_name = ex14_top
instance = comp, \HEX0[0]~output\, HEX0[0]~output, ex14_top, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, ex14_top, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, ex14_top, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, ex14_top, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, ex14_top, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, ex14_top, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, ex14_top, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, ex14_top, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, ex14_top, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, ex14_top, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, ex14_top, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, ex14_top, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, ex14_top, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, ex14_top, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, ex14_top, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, ex14_top, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, ex14_top, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, ex14_top, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, ex14_top, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, ex14_top, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, ex14_top, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, ex14_top, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, ex14_top, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, ex14_top, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, ex14_top, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, ex14_top, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, ex14_top, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, ex14_top, 1
instance = comp, \DAC_SDI~output\, DAC_SDI~output, ex14_top, 1
instance = comp, \DAC_CS~output\, DAC_CS~output, ex14_top, 1
instance = comp, \DAC_SCK~output\, DAC_SCK~output, ex14_top, 1
instance = comp, \DAC_LD~output\, DAC_LD~output, ex14_top, 1
instance = comp, \PWM_OUT~output\, PWM_OUT~output, ex14_top, 1
instance = comp, \SW[9]~input\, SW[9]~input, ex14_top, 1
instance = comp, \SW[8]~input\, SW[8]~input, ex14_top, 1
instance = comp, \SW[5]~input\, SW[5]~input, ex14_top, 1
instance = comp, \SW[7]~input\, SW[7]~input, ex14_top, 1
instance = comp, \SW[6]~input\, SW[6]~input, ex14_top, 1
instance = comp, \comb_3|lpm_mult_component|mult_core|romout[1][17]~5\, comb_3|lpm_mult_component|mult_core|romout[1][17]~5, ex14_top, 1
instance = comp, \SW[4]~input\, SW[4]~input, ex14_top, 1
instance = comp, \SW[2]~input\, SW[2]~input, ex14_top, 1
instance = comp, \SW[3]~input\, SW[3]~input, ex14_top, 1
instance = comp, \SW[1]~input\, SW[1]~input, ex14_top, 1
instance = comp, \comb_3|lpm_mult_component|mult_core|romout[0][17]~4\, comb_3|lpm_mult_component|mult_core|romout[0][17]~4, ex14_top, 1
instance = comp, \SW[0]~input\, SW[0]~input, ex14_top, 1
instance = comp, \comb_3|lpm_mult_component|mult_core|romout[0][16]~3\, comb_3|lpm_mult_component|mult_core|romout[0][16]~3, ex14_top, 1
instance = comp, \comb_3|lpm_mult_component|mult_core|romout[0][15]~2\, comb_3|lpm_mult_component|mult_core|romout[0][15]~2, ex14_top, 1
instance = comp, \comb_3|lpm_mult_component|mult_core|romout[0][14]~1\, comb_3|lpm_mult_component|mult_core|romout[0][14]~1, ex14_top, 1
instance = comp, \comb_3|lpm_mult_component|mult_core|romout[1][9]~0\, comb_3|lpm_mult_component|mult_core|romout[1][9]~0, ex14_top, 1
instance = comp, \comb_3|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|op_1~70\, comb_3|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|op_1~70, ex14_top, 1
instance = comp, \comb_3|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|op_1~66\, comb_3|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|op_1~66, ex14_top, 1
instance = comp, \comb_3|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|op_1~62\, comb_3|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|op_1~62, ex14_top, 1
instance = comp, \comb_3|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|op_1~58\, comb_3|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|op_1~58, ex14_top, 1
instance = comp, \comb_3|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|op_1~54\, comb_3|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|op_1~54, ex14_top, 1
instance = comp, \comb_3|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|op_1~10\, comb_3|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|op_1~10, ex14_top, 1
instance = comp, \comb_3|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|op_1~1\, comb_3|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|op_1~1, ex14_top, 1
instance = comp, \comb_3|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|op_1~5\, comb_3|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|op_1~5, ex14_top, 1
instance = comp, \comb_3|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|op_1~13\, comb_3|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|op_1~13, ex14_top, 1
instance = comp, \comb_3|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|op_1~17\, comb_3|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|op_1~17, ex14_top, 1
instance = comp, \comb_3|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|op_1~21\, comb_3|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|op_1~21, ex14_top, 1
instance = comp, \comb_3|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|op_1~25\, comb_3|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|op_1~25, ex14_top, 1
instance = comp, \comb_3|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|op_1~29\, comb_3|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|op_1~29, ex14_top, 1
instance = comp, \comb_3|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|op_1~33\, comb_3|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|op_1~33, ex14_top, 1
instance = comp, \comb_3|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|op_1~37\, comb_3|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|op_1~37, ex14_top, 1
instance = comp, \comb_3|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|op_1~41\, comb_3|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|op_1~41, ex14_top, 1
instance = comp, \comb_3|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|op_1~45\, comb_3|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|op_1~45, ex14_top, 1
instance = comp, \comb_3|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|op_1~49\, comb_3|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|op_1~49, ex14_top, 1
instance = comp, \comb_3|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\, comb_3|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1, ex14_top, 1
instance = comp, \comb_3|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\, comb_3|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5, ex14_top, 1
instance = comp, \comb_3|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\, comb_3|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9, ex14_top, 1
instance = comp, \comb_3|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\, comb_3|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13, ex14_top, 1
instance = comp, \comb_3|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\, comb_3|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17, ex14_top, 1
instance = comp, \comb_3|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\, comb_3|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21, ex14_top, 1
instance = comp, \comb_3|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25\, comb_3|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25, ex14_top, 1
instance = comp, \comb_3|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29\, comb_3|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29, ex14_top, 1
instance = comp, \comb_3|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33\, comb_3|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33, ex14_top, 1
instance = comp, \comb_3|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37\, comb_3|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37, ex14_top, 1
instance = comp, \comb_3|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41\, comb_3|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41, ex14_top, 1
instance = comp, \comb_3|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45\, comb_3|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45, ex14_top, 1
instance = comp, \comb_4|A5|WideOr2~0\, comb_4|A5|WideOr2~0, ex14_top, 1
instance = comp, \comb_4|A5|WideOr1~0\, comb_4|A5|WideOr1~0, ex14_top, 1
instance = comp, \comb_4|A5|WideOr3~0\, comb_4|A5|WideOr3~0, ex14_top, 1
instance = comp, \comb_4|A7|WideOr2~0\, comb_4|A7|WideOr2~0, ex14_top, 1
instance = comp, \comb_4|A7|WideOr1~0\, comb_4|A7|WideOr1~0, ex14_top, 1
instance = comp, \comb_4|A7|WideOr3~0\, comb_4|A7|WideOr3~0, ex14_top, 1
instance = comp, \comb_4|A9|WideOr3~0\, comb_4|A9|WideOr3~0, ex14_top, 1
instance = comp, \comb_4|A9|WideOr2~0\, comb_4|A9|WideOr2~0, ex14_top, 1
instance = comp, \comb_4|A9|WideOr1~0\, comb_4|A9|WideOr1~0, ex14_top, 1
instance = comp, \comb_4|A12|WideOr2~0\, comb_4|A12|WideOr2~0, ex14_top, 1
instance = comp, \comb_4|A12|WideOr1~0\, comb_4|A12|WideOr1~0, ex14_top, 1
instance = comp, \comb_4|A12|WideOr3~0\, comb_4|A12|WideOr3~0, ex14_top, 1
instance = comp, \comb_4|A15|WideOr2~0\, comb_4|A15|WideOr2~0, ex14_top, 1
instance = comp, \comb_4|A15|WideOr1~0\, comb_4|A15|WideOr1~0, ex14_top, 1
instance = comp, \comb_4|A15|WideOr3~0\, comb_4|A15|WideOr3~0, ex14_top, 1
instance = comp, \comb_4|A18|WideOr3~0\, comb_4|A18|WideOr3~0, ex14_top, 1
instance = comp, \comb_4|A18|WideOr1~0\, comb_4|A18|WideOr1~0, ex14_top, 1
instance = comp, \comb_4|A18|WideOr2~0\, comb_4|A18|WideOr2~0, ex14_top, 1
instance = comp, \comb_4|A22|WideOr3~0\, comb_4|A22|WideOr3~0, ex14_top, 1
instance = comp, \comb_4|A22|WideOr1~0\, comb_4|A22|WideOr1~0, ex14_top, 1
instance = comp, \comb_4|A22|WideOr2~0\, comb_4|A22|WideOr2~0, ex14_top, 1
instance = comp, \comb_4|A26|WideOr3~0\, comb_4|A26|WideOr3~0, ex14_top, 1
instance = comp, \comb_4|A26|WideOr2~0\, comb_4|A26|WideOr2~0, ex14_top, 1
instance = comp, \comb_4|A26|WideOr1~0\, comb_4|A26|WideOr1~0, ex14_top, 1
instance = comp, \comb_4|A30|WideOr3~0\, comb_4|A30|WideOr3~0, ex14_top, 1
instance = comp, \comb_4|A30|WideOr2~0\, comb_4|A30|WideOr2~0, ex14_top, 1
instance = comp, \comb_4|A30|WideOr1~0\, comb_4|A30|WideOr1~0, ex14_top, 1
instance = comp, \comb_4|A35|WideOr3~0\, comb_4|A35|WideOr3~0, ex14_top, 1
instance = comp, \comb_4|A35|WideOr2~0\, comb_4|A35|WideOr2~0, ex14_top, 1
instance = comp, \comb_4|A35|WideOr1~0\, comb_4|A35|WideOr1~0, ex14_top, 1
instance = comp, \comb_5|WideOr6~0\, comb_5|WideOr6~0, ex14_top, 1
instance = comp, \comb_5|WideOr5~0\, comb_5|WideOr5~0, ex14_top, 1
instance = comp, \comb_5|WideOr4~0\, comb_5|WideOr4~0, ex14_top, 1
instance = comp, \comb_5|WideOr3~0\, comb_5|WideOr3~0, ex14_top, 1
instance = comp, \comb_5|WideOr2~0\, comb_5|WideOr2~0, ex14_top, 1
instance = comp, \comb_5|WideOr1~0\, comb_5|WideOr1~0, ex14_top, 1
instance = comp, \comb_5|WideOr0~0\, comb_5|WideOr0~0, ex14_top, 1
instance = comp, \comb_4|A26|WideOr0~0\, comb_4|A26|WideOr0~0, ex14_top, 1
instance = comp, \comb_4|A11|WideOr2~0\, comb_4|A11|WideOr2~0, ex14_top, 1
instance = comp, \comb_4|A11|WideOr3~0\, comb_4|A11|WideOr3~0, ex14_top, 1
instance = comp, \comb_4|A11|WideOr1~0\, comb_4|A11|WideOr1~0, ex14_top, 1
instance = comp, \comb_4|A12|WideOr0~0\, comb_4|A12|WideOr0~0, ex14_top, 1
instance = comp, \comb_4|A14|WideOr3~0\, comb_4|A14|WideOr3~0, ex14_top, 1
instance = comp, \comb_4|A15|WideOr0~0\, comb_4|A15|WideOr0~0, ex14_top, 1
instance = comp, \comb_4|A14|WideOr2~0\, comb_4|A14|WideOr2~0, ex14_top, 1
instance = comp, \comb_4|A14|WideOr1~0\, comb_4|A14|WideOr1~0, ex14_top, 1
instance = comp, \comb_4|A17|WideOr2~0\, comb_4|A17|WideOr2~0, ex14_top, 1
instance = comp, \comb_4|A17|WideOr1~0\, comb_4|A17|WideOr1~0, ex14_top, 1
instance = comp, \comb_4|A18|WideOr0~0\, comb_4|A18|WideOr0~0, ex14_top, 1
instance = comp, \comb_4|A17|WideOr3~0\, comb_4|A17|WideOr3~0, ex14_top, 1
instance = comp, \comb_4|A21|WideOr2~0\, comb_4|A21|WideOr2~0, ex14_top, 1
instance = comp, \comb_4|A22|WideOr0~0\, comb_4|A22|WideOr0~0, ex14_top, 1
instance = comp, \comb_4|A21|WideOr3~0\, comb_4|A21|WideOr3~0, ex14_top, 1
instance = comp, \comb_4|A21|WideOr1~0\, comb_4|A21|WideOr1~0, ex14_top, 1
instance = comp, \comb_4|A25|WideOr3~0\, comb_4|A25|WideOr3~0, ex14_top, 1
instance = comp, \comb_4|A25|WideOr2~0\, comb_4|A25|WideOr2~0, ex14_top, 1
instance = comp, \comb_4|A25|WideOr1~0\, comb_4|A25|WideOr1~0, ex14_top, 1
instance = comp, \comb_4|A29|WideOr1~0\, comb_4|A29|WideOr1~0, ex14_top, 1
instance = comp, \comb_4|A29|WideOr3~0\, comb_4|A29|WideOr3~0, ex14_top, 1
instance = comp, \comb_4|A29|WideOr2~0\, comb_4|A29|WideOr2~0, ex14_top, 1
instance = comp, \comb_4|A30|WideOr0~0\, comb_4|A30|WideOr0~0, ex14_top, 1
instance = comp, \comb_4|A34|WideOr2~0\, comb_4|A34|WideOr2~0, ex14_top, 1
instance = comp, \comb_4|A34|WideOr3~0\, comb_4|A34|WideOr3~0, ex14_top, 1
instance = comp, \comb_4|A34|WideOr1~0\, comb_4|A34|WideOr1~0, ex14_top, 1
instance = comp, \comb_4|A35|WideOr0~0\, comb_4|A35|WideOr0~0, ex14_top, 1
instance = comp, \comb_6|WideOr6~0\, comb_6|WideOr6~0, ex14_top, 1
instance = comp, \comb_6|WideOr5~0\, comb_6|WideOr5~0, ex14_top, 1
instance = comp, \comb_6|WideOr4~0\, comb_6|WideOr4~0, ex14_top, 1
instance = comp, \comb_6|WideOr3~0\, comb_6|WideOr3~0, ex14_top, 1
instance = comp, \comb_6|WideOr2~0\, comb_6|WideOr2~0, ex14_top, 1
instance = comp, \comb_6|WideOr1~0\, comb_6|WideOr1~0, ex14_top, 1
instance = comp, \comb_6|WideOr0~0\, comb_6|WideOr0~0, ex14_top, 1
instance = comp, \comb_4|A3|WideOr0~0\, comb_4|A3|WideOr0~0, ex14_top, 1
instance = comp, \comb_4|A7|WideOr0~0\, comb_4|A7|WideOr0~0, ex14_top, 1
instance = comp, \comb_4|A9|WideOr0~0\, comb_4|A9|WideOr0~0, ex14_top, 1
instance = comp, \comb_4|A5|WideOr0~0\, comb_4|A5|WideOr0~0, ex14_top, 1
instance = comp, \comb_4|A20|WideOr1~0\, comb_4|A20|WideOr1~0, ex14_top, 1
instance = comp, \comb_4|A20|WideOr3~0\, comb_4|A20|WideOr3~0, ex14_top, 1
instance = comp, \comb_4|A20|WideOr2~0\, comb_4|A20|WideOr2~0, ex14_top, 1
instance = comp, \comb_4|A21|WideOr0~0\, comb_4|A21|WideOr0~0, ex14_top, 1
instance = comp, \comb_4|A24|WideOr3~0\, comb_4|A24|WideOr3~0, ex14_top, 1
instance = comp, \comb_4|A24|WideOr2~0\, comb_4|A24|WideOr2~0, ex14_top, 1
instance = comp, \comb_4|A24|WideOr1~0\, comb_4|A24|WideOr1~0, ex14_top, 1
instance = comp, \comb_4|A25|WideOr0~0\, comb_4|A25|WideOr0~0, ex14_top, 1
instance = comp, \comb_4|A28|WideOr2~0\, comb_4|A28|WideOr2~0, ex14_top, 1
instance = comp, \comb_4|A29|WideOr0~0\, comb_4|A29|WideOr0~0, ex14_top, 1
instance = comp, \comb_4|A28|WideOr1~0\, comb_4|A28|WideOr1~0, ex14_top, 1
instance = comp, \comb_4|A28|WideOr3~0\, comb_4|A28|WideOr3~0, ex14_top, 1
instance = comp, \comb_4|A33|WideOr3~0\, comb_4|A33|WideOr3~0, ex14_top, 1
instance = comp, \comb_4|A33|WideOr2~0\, comb_4|A33|WideOr2~0, ex14_top, 1
instance = comp, \comb_4|A33|WideOr1~0\, comb_4|A33|WideOr1~0, ex14_top, 1
instance = comp, \comb_4|A34|WideOr0~0\, comb_4|A34|WideOr0~0, ex14_top, 1
instance = comp, \comb_7|WideOr6~0\, comb_7|WideOr6~0, ex14_top, 1
instance = comp, \comb_7|WideOr5~0\, comb_7|WideOr5~0, ex14_top, 1
instance = comp, \comb_7|WideOr4~0\, comb_7|WideOr4~0, ex14_top, 1
instance = comp, \comb_7|WideOr3~0\, comb_7|WideOr3~0, ex14_top, 1
instance = comp, \comb_7|WideOr2~0\, comb_7|WideOr2~0, ex14_top, 1
instance = comp, \comb_7|WideOr1~0\, comb_7|WideOr1~0, ex14_top, 1
instance = comp, \comb_7|WideOr0~0\, comb_7|WideOr0~0, ex14_top, 1
instance = comp, \comb_4|A33|WideOr0~0\, comb_4|A33|WideOr0~0, ex14_top, 1
instance = comp, \comb_4|A14|WideOr0~0\, comb_4|A14|WideOr0~0, ex14_top, 1
instance = comp, \comb_4|A17|WideOr0~0\, comb_4|A17|WideOr0~0, ex14_top, 1
instance = comp, \comb_4|A8|WideOr0~0\, comb_4|A8|WideOr0~0, ex14_top, 1
instance = comp, \comb_4|A11|WideOr0~0\, comb_4|A11|WideOr0~0, ex14_top, 1
instance = comp, \comb_4|A32|WideOr2~0\, comb_4|A32|WideOr2~0, ex14_top, 1
instance = comp, \comb_4|A32|WideOr1~0\, comb_4|A32|WideOr1~0, ex14_top, 1
instance = comp, \comb_4|A32|WideOr3~0\, comb_4|A32|WideOr3~0, ex14_top, 1
instance = comp, \comb_8|WideOr6~0\, comb_8|WideOr6~0, ex14_top, 1
instance = comp, \comb_8|WideOr5~0\, comb_8|WideOr5~0, ex14_top, 1
instance = comp, \comb_8|WideOr4~0\, comb_8|WideOr4~0, ex14_top, 1
instance = comp, \comb_8|WideOr3~0\, comb_8|WideOr3~0, ex14_top, 1
instance = comp, \comb_8|WideOr2~0\, comb_8|WideOr2~0, ex14_top, 1
instance = comp, \comb_8|WideOr1~0\, comb_8|WideOr1~0, ex14_top, 1
instance = comp, \comb_8|WideOr0~0\, comb_8|WideOr0~0, ex14_top, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, ex14_top, 1
instance = comp, \CLOCK_50~inputCLKENA0\, CLOCK_50~inputCLKENA0, ex14_top, 1
instance = comp, \INS4|ctr[1]\, INS4|ctr[1], ex14_top, 1
instance = comp, \INS4|ctr[0]\, INS4|ctr[0], ex14_top, 1
instance = comp, \INS4|Add0~1\, INS4|Add0~1, ex14_top, 1
instance = comp, \INS4|ctr[3]\, INS4|ctr[3], ex14_top, 1
instance = comp, \INS4|Add0~0\, INS4|Add0~0, ex14_top, 1
instance = comp, \INS4|ctr[4]\, INS4|ctr[4], ex14_top, 1
instance = comp, \INS4|ctr~1\, INS4|ctr~1, ex14_top, 1
instance = comp, \INS4|ctr~2\, INS4|ctr~2, ex14_top, 1
instance = comp, \INS4|ctr[1]~DUPLICATE\, INS4|ctr[1]~DUPLICATE, ex14_top, 1
instance = comp, \INS4|ctr~0\, INS4|ctr~0, ex14_top, 1
instance = comp, \INS4|ctr[2]\, INS4|ctr[2], ex14_top, 1
instance = comp, \INS4|ctr[4]~DUPLICATE\, INS4|ctr[4]~DUPLICATE, ex14_top, 1
instance = comp, \INS4|Equal0~0\, INS4|Equal0~0, ex14_top, 1
instance = comp, \INS4|clk_1MHz~0\, INS4|clk_1MHz~0, ex14_top, 1
instance = comp, \INS4|clk_1MHz\, INS4|clk_1MHz, ex14_top, 1
instance = comp, \INS4|tick~0\, INS4|tick~0, ex14_top, 1
instance = comp, \INS4|tick\, INS4|tick, ex14_top, 1
instance = comp, \INS4|state[1]\, INS4|state[1], ex14_top, 1
instance = comp, \INS4|state~1\, INS4|state~1, ex14_top, 1
instance = comp, \INS4|state[1]~DUPLICATE\, INS4|state[1]~DUPLICATE, ex14_top, 1
instance = comp, \INS4|state[2]\, INS4|state[2], ex14_top, 1
instance = comp, \INS4|state~2\, INS4|state~2, ex14_top, 1
instance = comp, \INS4|state[2]~DUPLICATE\, INS4|state[2]~DUPLICATE, ex14_top, 1
instance = comp, \INS4|state~3\, INS4|state~3, ex14_top, 1
instance = comp, \INS4|state[3]\, INS4|state[3], ex14_top, 1
instance = comp, \INS4|state~0\, INS4|state~0, ex14_top, 1
instance = comp, \INS4|state[4]\, INS4|state[4], ex14_top, 1
instance = comp, \INS4|Selector3~0\, INS4|Selector3~0, ex14_top, 1
instance = comp, \INS4|state[0]\, INS4|state[0], ex14_top, 1
instance = comp, \INS4|WideNor0\, INS4|WideNor0, ex14_top, 1
instance = comp, \INS1|Add0~57\, INS1|Add0~57, ex14_top, 1
instance = comp, \INS1|counter[0]\, INS1|counter[0], ex14_top, 1
instance = comp, \INS1|Add0~61\, INS1|Add0~61, ex14_top, 1
instance = comp, \INS1|counter[1]\, INS1|counter[1], ex14_top, 1
instance = comp, \INS1|Add0~53\, INS1|Add0~53, ex14_top, 1
instance = comp, \INS1|counter[2]\, INS1|counter[2], ex14_top, 1
instance = comp, \INS1|Add0~49\, INS1|Add0~49, ex14_top, 1
instance = comp, \INS1|counter[3]\, INS1|counter[3], ex14_top, 1
instance = comp, \INS1|Add0~45\, INS1|Add0~45, ex14_top, 1
instance = comp, \INS1|counter[4]\, INS1|counter[4], ex14_top, 1
instance = comp, \INS1|Add0~17\, INS1|Add0~17, ex14_top, 1
instance = comp, \INS1|counter[5]\, INS1|counter[5], ex14_top, 1
instance = comp, \INS1|Add0~5\, INS1|Add0~5, ex14_top, 1
instance = comp, \INS1|counter[6]~feeder\, INS1|counter[6]~feeder, ex14_top, 1
instance = comp, \INS1|counter[6]\, INS1|counter[6], ex14_top, 1
instance = comp, \INS1|Add0~13\, INS1|Add0~13, ex14_top, 1
instance = comp, \INS1|counter[7]\, INS1|counter[7], ex14_top, 1
instance = comp, \INS1|Add0~9\, INS1|Add0~9, ex14_top, 1
instance = comp, \INS1|counter[8]~feeder\, INS1|counter[8]~feeder, ex14_top, 1
instance = comp, \INS1|counter[8]\, INS1|counter[8], ex14_top, 1
instance = comp, \INS1|Add0~41\, INS1|Add0~41, ex14_top, 1
instance = comp, \INS1|counter[9]\, INS1|counter[9], ex14_top, 1
instance = comp, \INS1|Equal0~2\, INS1|Equal0~2, ex14_top, 1
instance = comp, \INS1|Add0~21\, INS1|Add0~21, ex14_top, 1
instance = comp, \INS1|counter[10]\, INS1|counter[10], ex14_top, 1
instance = comp, \INS1|Add0~25\, INS1|Add0~25, ex14_top, 1
instance = comp, \INS1|counter[11]\, INS1|counter[11], ex14_top, 1
instance = comp, \INS1|Add0~29\, INS1|Add0~29, ex14_top, 1
instance = comp, \INS1|counter[12]\, INS1|counter[12], ex14_top, 1
instance = comp, \INS1|Add0~37\, INS1|Add0~37, ex14_top, 1
instance = comp, \INS1|counter[13]\, INS1|counter[13], ex14_top, 1
instance = comp, \INS1|Add0~33\, INS1|Add0~33, ex14_top, 1
instance = comp, \INS1|counter[14]\, INS1|counter[14], ex14_top, 1
instance = comp, \INS1|Add0~1\, INS1|Add0~1, ex14_top, 1
instance = comp, \INS1|counter[15]~feeder\, INS1|counter[15]~feeder, ex14_top, 1
instance = comp, \INS1|counter[15]\, INS1|counter[15], ex14_top, 1
instance = comp, \INS1|Equal0~0\, INS1|Equal0~0, ex14_top, 1
instance = comp, \INS1|Equal0~1\, INS1|Equal0~1, ex14_top, 1
instance = comp, \INS1|Equal0\, INS1|Equal0, ex14_top, 1
instance = comp, \INS4|sr_state.IDLE~0\, INS4|sr_state.IDLE~0, ex14_top, 1
instance = comp, \INS4|sr_state.IDLE\, INS4|sr_state.IDLE, ex14_top, 1
instance = comp, \INS4|Selector2~0\, INS4|Selector2~0, ex14_top, 1
instance = comp, \INS4|sr_state.WAIT_CSB_HIGH\, INS4|sr_state.WAIT_CSB_HIGH, ex14_top, 1
instance = comp, \INS4|sr_state.WAIT_CSB_FALL~0\, INS4|sr_state.WAIT_CSB_FALL~0, ex14_top, 1
instance = comp, \INS4|sr_state.WAIT_CSB_FALL\, INS4|sr_state.WAIT_CSB_FALL, ex14_top, 1
instance = comp, \INS2|Add0~1\, INS2|Add0~1, ex14_top, 1
instance = comp, \INS2|phase_out[0]\, INS2|phase_out[0], ex14_top, 1
instance = comp, \INS2|Add0~5\, INS2|Add0~5, ex14_top, 1
instance = comp, \INS2|phase_out[1]\, INS2|phase_out[1], ex14_top, 1
instance = comp, \INS2|Add0~9\, INS2|Add0~9, ex14_top, 1
instance = comp, \INS2|phase_out[2]\, INS2|phase_out[2], ex14_top, 1
instance = comp, \INS2|Add0~13\, INS2|Add0~13, ex14_top, 1
instance = comp, \INS2|phase_out[3]\, INS2|phase_out[3], ex14_top, 1
instance = comp, \INS2|Add0~17\, INS2|Add0~17, ex14_top, 1
instance = comp, \INS2|phase_out[4]~feeder\, INS2|phase_out[4]~feeder, ex14_top, 1
instance = comp, \INS2|phase_out[4]\, INS2|phase_out[4], ex14_top, 1
instance = comp, \INS2|Add0~21\, INS2|Add0~21, ex14_top, 1
instance = comp, \INS2|phase_out[5]~feeder\, INS2|phase_out[5]~feeder, ex14_top, 1
instance = comp, \INS2|phase_out[5]\, INS2|phase_out[5], ex14_top, 1
instance = comp, \INS2|Add0~25\, INS2|Add0~25, ex14_top, 1
instance = comp, \INS2|phase_out[6]\, INS2|phase_out[6], ex14_top, 1
instance = comp, \INS2|Add0~29\, INS2|Add0~29, ex14_top, 1
instance = comp, \INS2|phase_out[7]\, INS2|phase_out[7], ex14_top, 1
instance = comp, \INS2|Add0~33\, INS2|Add0~33, ex14_top, 1
instance = comp, \INS2|phase_out[8]~feeder\, INS2|phase_out[8]~feeder, ex14_top, 1
instance = comp, \INS2|phase_out[8]\, INS2|phase_out[8], ex14_top, 1
instance = comp, \INS2|Add0~37\, INS2|Add0~37, ex14_top, 1
instance = comp, \INS2|phase_out[9]~feeder\, INS2|phase_out[9]~feeder, ex14_top, 1
instance = comp, \INS2|phase_out[9]\, INS2|phase_out[9], ex14_top, 1
instance = comp, \INS0|altsyncram_component|auto_generated|ram_block1a0\, INS0|altsyncram_component|auto_generated|ram_block1a0, ex14_top, 1
instance = comp, \INS4|shift_reg[11]~feeder\, INS4|shift_reg[11]~feeder, ex14_top, 1
instance = comp, \INS4|shift_reg[10]~feeder\, INS4|shift_reg[10]~feeder, ex14_top, 1
instance = comp, \INS4|shift_reg[9]~feeder\, INS4|shift_reg[9]~feeder, ex14_top, 1
instance = comp, \INS4|shift_reg[8]~feeder\, INS4|shift_reg[8]~feeder, ex14_top, 1
instance = comp, \INS4|shift_reg[7]~feeder\, INS4|shift_reg[7]~feeder, ex14_top, 1
instance = comp, \INS4|shift_reg[6]~feeder\, INS4|shift_reg[6]~feeder, ex14_top, 1
instance = comp, \INS4|shift_reg[5]~feeder\, INS4|shift_reg[5]~feeder, ex14_top, 1
instance = comp, \INS4|shift_reg[4]~feeder\, INS4|shift_reg[4]~feeder, ex14_top, 1
instance = comp, \INS4|shift_reg[3]~feeder\, INS4|shift_reg[3]~feeder, ex14_top, 1
instance = comp, \INS4|shift_reg~4\, INS4|shift_reg~4, ex14_top, 1
instance = comp, \INS4|shift_reg[2]\, INS4|shift_reg[2], ex14_top, 1
instance = comp, \INS4|always5~0\, INS4|always5~0, ex14_top, 1
instance = comp, \INS4|shift_reg[3]\, INS4|shift_reg[3], ex14_top, 1
instance = comp, \INS4|shift_reg[4]\, INS4|shift_reg[4], ex14_top, 1
instance = comp, \INS4|shift_reg[5]\, INS4|shift_reg[5], ex14_top, 1
instance = comp, \INS4|shift_reg[6]\, INS4|shift_reg[6], ex14_top, 1
instance = comp, \INS4|shift_reg[7]\, INS4|shift_reg[7], ex14_top, 1
instance = comp, \INS4|shift_reg[8]\, INS4|shift_reg[8], ex14_top, 1
instance = comp, \INS4|shift_reg[9]\, INS4|shift_reg[9], ex14_top, 1
instance = comp, \INS4|shift_reg[10]\, INS4|shift_reg[10], ex14_top, 1
instance = comp, \INS4|shift_reg[11]\, INS4|shift_reg[11], ex14_top, 1
instance = comp, \INS4|shift_reg~3\, INS4|shift_reg~3, ex14_top, 1
instance = comp, \INS4|shift_reg[12]\, INS4|shift_reg[12], ex14_top, 1
instance = comp, \INS4|shift_reg~2\, INS4|shift_reg~2, ex14_top, 1
instance = comp, \INS4|shift_reg[13]\, INS4|shift_reg[13], ex14_top, 1
instance = comp, \INS4|shift_reg~1\, INS4|shift_reg~1, ex14_top, 1
instance = comp, \INS4|shift_reg[14]\, INS4|shift_reg[14], ex14_top, 1
instance = comp, \INS4|shift_reg~0\, INS4|shift_reg~0, ex14_top, 1
instance = comp, \INS4|shift_reg[15]\, INS4|shift_reg[15], ex14_top, 1
instance = comp, \INS4|clk_1MHz~DUPLICATE\, INS4|clk_1MHz~DUPLICATE, ex14_top, 1
instance = comp, \INS4|dac_sck\, INS4|dac_sck, ex14_top, 1
instance = comp, \INS4|Equal2~0\, INS4|Equal2~0, ex14_top, 1
instance = comp, \INS3|d[8]~feeder\, INS3|d[8]~feeder, ex14_top, 1
instance = comp, \INS3|d[8]\, INS3|d[8], ex14_top, 1
instance = comp, \INS3|d[9]~feeder\, INS3|d[9]~feeder, ex14_top, 1
instance = comp, \INS3|d[9]\, INS3|d[9], ex14_top, 1
instance = comp, \INS3|d[7]~feeder\, INS3|d[7]~feeder, ex14_top, 1
instance = comp, \INS3|d[7]\, INS3|d[7], ex14_top, 1
instance = comp, \INS3|count[0]~0\, INS3|count[0]~0, ex14_top, 1
instance = comp, \INS3|count[0]\, INS3|count[0], ex14_top, 1
instance = comp, \INS3|Add0~33\, INS3|Add0~33, ex14_top, 1
instance = comp, \INS3|count[1]\, INS3|count[1], ex14_top, 1
instance = comp, \INS3|Add0~29\, INS3|Add0~29, ex14_top, 1
instance = comp, \INS3|count[2]\, INS3|count[2], ex14_top, 1
instance = comp, \INS3|Add0~25\, INS3|Add0~25, ex14_top, 1
instance = comp, \INS3|count[3]\, INS3|count[3], ex14_top, 1
instance = comp, \INS3|Add0~21\, INS3|Add0~21, ex14_top, 1
instance = comp, \INS3|count[4]\, INS3|count[4], ex14_top, 1
instance = comp, \INS3|Add0~17\, INS3|Add0~17, ex14_top, 1
instance = comp, \INS3|count[5]\, INS3|count[5], ex14_top, 1
instance = comp, \INS3|Add0~13\, INS3|Add0~13, ex14_top, 1
instance = comp, \INS3|count[6]\, INS3|count[6], ex14_top, 1
instance = comp, \INS3|Add0~9\, INS3|Add0~9, ex14_top, 1
instance = comp, \INS3|count[7]\, INS3|count[7], ex14_top, 1
instance = comp, \INS3|LessThan0~0\, INS3|LessThan0~0, ex14_top, 1
instance = comp, \INS3|Add0~5\, INS3|Add0~5, ex14_top, 1
instance = comp, \INS3|count[8]\, INS3|count[8], ex14_top, 1
instance = comp, \INS3|d[5]\, INS3|d[5], ex14_top, 1
instance = comp, \INS3|d[6]\, INS3|d[6], ex14_top, 1
instance = comp, \INS3|d[3]~feeder\, INS3|d[3]~feeder, ex14_top, 1
instance = comp, \INS3|d[3]\, INS3|d[3], ex14_top, 1
instance = comp, \INS3|d[4]\, INS3|d[4], ex14_top, 1
instance = comp, \INS3|d[2]\, INS3|d[2], ex14_top, 1
instance = comp, \INS3|d[0]\, INS3|d[0], ex14_top, 1
instance = comp, \INS3|d[1]\, INS3|d[1], ex14_top, 1
instance = comp, \INS3|LessThan0~2\, INS3|LessThan0~2, ex14_top, 1
instance = comp, \INS3|LessThan0~3\, INS3|LessThan0~3, ex14_top, 1
instance = comp, \INS3|LessThan0~1\, INS3|LessThan0~1, ex14_top, 1
instance = comp, \INS3|LessThan0~4\, INS3|LessThan0~4, ex14_top, 1
instance = comp, \INS3|Add0~1\, INS3|Add0~1, ex14_top, 1
instance = comp, \INS3|count[9]\, INS3|count[9], ex14_top, 1
instance = comp, \INS3|LessThan0~5\, INS3|LessThan0~5, ex14_top, 1
instance = comp, \INS3|pwm_out\, INS3|pwm_out, ex14_top, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, ex14_top, 1
