$date
	Sun Oct 23 02:37:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#954169
b1101 !
1"
#954170
b1101 &
b1101 %
1$
#954171
0"
#954174
b101000 &
b101000 %
#954178
b10100 &
b10100 %
#954182
b1010 &
b1010 %
#954186
b101 &
b101 %
#954190
b10000 &
b10000 %
#954194
b1000 &
b1000 %
#954198
b100 &
b100 %
#954202
b10 &
b10 %
#954206
b1 &
1#
b1 %
#954210
b0 &
b0 %
0#
0$
#1989116
b1000 !
1"
#1989118
b1000 &
b1000 %
1$
#1989119
0"
#1989122
b100 &
b100 %
#1989126
b10 &
b10 %
#1989130
b1 &
b1 %
1#
#1989134
b0 &
0#
b0 %
0$
#3009885
b11110 !
1"
#3009886
b11110 &
b11110 %
1$
#3009887
0"
#3009890
b1111 &
b1111 %
#3009894
b101110 &
b101110 %
#3009898
b10111 &
b10111 %
#3009902
b1000110 &
b1000110 %
#3009906
b100011 &
b100011 %
#3009910
b1101010 &
b1101010 %
#3009914
b110101 &
b110101 %
#3009918
b10100000 &
b10100000 %
#3009922
b1010000 &
b1010000 %
#3009926
b101000 &
b101000 %
#3009930
b10100 &
b10100 %
#3009934
b1010 &
b1010 %
#3009938
b101 &
b101 %
#3009942
b10000 &
b10000 %
#3009946
b1000 &
b1000 %
#3009950
b100 &
b100 %
#3009954
b10 &
b10 %
#3009958
b1 &
1#
b1 %
#3009962
b0 &
b0 %
0#
0$
#4500012
