Info: Starting: Create testbench Platform Designer system
Info: C:/Users/juanp/Desktop/Arqui2/Proyecto3/Nios2_accelerator/Nios2_accelerator/testbench/Nios2_accelerator.ipx
Info: qsys-generate C:\Users\juanp\Desktop\Arqui2\Proyecto3\Nios2_accelerator\Nios2_accelerator.qsys --testbench=STANDARD --output-directory=C:\Users\juanp\Desktop\Arqui2\Proyecto3\Nios2_accelerator --family="Cyclone V" --part=5CEBA2F17A7
Progress: Loading Nios2_accelerator/Nios2_accelerator.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 18.0]
Progress: Parameterizing module CLK
Progress: Adding FPU [altera_nios_custom_instr_floating_point_2 18.0]
Progress: Parameterizing module FPU
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module JTAG_UART
Progress: Adding NIOS_II [altera_nios2_gen2 18.0]
Progress: Parameterizing module NIOS_II
Progress: Adding PERFORMANCE_COUNTER [altera_avalon_performance_counter 18.0]
Progress: Parameterizing module PERFORMANCE_COUNTER
Progress: Adding RAM [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module RAM
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios2_accelerator.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:\intelfpga_lite\18.0\quartus\sopc_builder\bin\root_components.ipx
Info: C:\intelfpga_lite\18.0\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index C:\intelfpga_lite\18.0\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: C:\intelfpga_lite\18.0\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0.00 seconds
Info: C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.00 seconds
Info: C:/Users/juanp/Desktop/Arqui2/Proyecto3/Nios2_accelerator/Nios2_accelerator/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\Users\juanp\Desktop\Arqui2\Proyecto3\Nios2_accelerator\Nios2_accelerator\testbench\Nios2_accelerator.ipx
Progress: Loading Nios2_accelerator/Nios2_accelerator.qsys
Info: C:/Users/juanp/Desktop/Arqui2/Proyecto3/Nios2_accelerator/* matched 4 files in 0.00 seconds
Info: C:/Users/juanp/Desktop/Arqui2/Proyecto3/Nios2_accelerator/ip/**/* matched 0 files in 0.00 seconds
Info: C:/Users/juanp/Desktop/Arqui2/Proyecto3/Nios2_accelerator/*/* matched 9 files in 0.00 seconds
Info: C:\Users\juanp\Desktop\Arqui2\Proyecto3\Nios2_accelerator\Nios2_accelerator\testbench\Nios2_accelerator.ipx described 0 plugins, 3 paths, in 0.01 seconds
Info: C:/Users/juanp/Desktop/Arqui2/Proyecto3/Nios2_accelerator/Nios2_accelerator/testbench/* matched 4 files in 0.01 seconds
Info: C:/Users/juanp/Desktop/Arqui2/Proyecto3/Nios2_accelerator/Nios2_accelerator/testbench/*/* matched 0 files in 0.00 seconds
Info: C:/Users/juanp/.altera.quartus/ip/18.0/**/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0.00 seconds
Info: Reading index C:\intelfpga_lite\18.0\ip\altera\altera_components.ipx
Info: C:\intelfpga_lite\18.0\ip\altera\altera_components.ipx described 2031 plugins, 0 paths, in 0.10 seconds
Info: C:/intelfpga_lite/18.0/ip/**/* matched 138 files in 0.10 seconds
Info: C:/intelfpga_lite/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\intelfpga_lite\18.0\quartus\sopc_builder\builtin.ipx
Info: C:\intelfpga_lite\18.0\quartus\sopc_builder\builtin.ipx described 83 plugins, 0 paths, in 0.01 seconds
Info: C:/intelfpga_lite/18.0/quartus/sopc_builder/**/* matched 8 files in 0.01 seconds
Info: Reading index C:\intelfpga_lite\18.0\quartus\common\librarian\factories\index.ipx
Info: C:\intelfpga_lite\18.0\quartus\common\librarian\factories\index.ipx described 151 plugins, 0 paths, in 0.01 seconds
Info: C:/intelfpga_lite/18.0/quartus/common/librarian/factories/**/* matched 4 files in 0.01 seconds
Info: C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: C:\intelfpga_lite\18.0\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 13 paths, in 0.15 seconds
Info: C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.15 seconds
Progress: 
Progress: 
Progress: 
Info: Running script C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: Nios2_accelerator
Info: TB_Gen: System design is: Nios2_accelerator
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property CLK CLASS_NAME
Info: get_instance_assignment CLK testbench.partner.map.clk_in
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property CLK CLASS_NAME
Info: get_instance_assignment CLK testbench.partner.map.clk_in_reset
Info: send_message Info TB_Gen: Creating testbench system : Nios2_accelerator_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : Nios2_accelerator_tb with all standard BFMs
Info: create_system Nios2_accelerator_tb
Info: add_instance Nios2_accelerator_inst Nios2_accelerator 
Info: set_use_testbench_naming_pattern true Nios2_accelerator
Info: get_instance_interfaces Nios2_accelerator_inst
Info: get_instance_interface_property Nios2_accelerator_inst clk CLASS_NAME
Info: get_instance_interface_property Nios2_accelerator_inst reset CLASS_NAME
Info: get_instance_interface_property Nios2_accelerator_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property Nios2_accelerator_inst clk CLASS_NAME
Info: add_instance Nios2_accelerator_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property Nios2_accelerator_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value Nios2_accelerator_inst clk clockRate
Info: set_instance_parameter_value Nios2_accelerator_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value Nios2_accelerator_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property Nios2_accelerator_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property Nios2_accelerator_inst clk CLASS_NAME
Info: get_instance_interfaces Nios2_accelerator_inst_clk_bfm
Info: get_instance_interface_property Nios2_accelerator_inst_clk_bfm clk CLASS_NAME
Info: add_connection Nios2_accelerator_inst_clk_bfm.clk Nios2_accelerator_inst.clk
Info: get_instance_interface_property Nios2_accelerator_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property Nios2_accelerator_inst reset CLASS_NAME
Info: add_instance Nios2_accelerator_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property Nios2_accelerator_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports Nios2_accelerator_inst reset
Info: get_instance_interface_port_property Nios2_accelerator_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property Nios2_accelerator_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value Nios2_accelerator_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value Nios2_accelerator_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property Nios2_accelerator_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces Nios2_accelerator_inst_reset_bfm
Info: get_instance_interface_property Nios2_accelerator_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property Nios2_accelerator_inst_reset_bfm reset CLASS_NAME
Info: get_instance_property Nios2_accelerator_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value Nios2_accelerator_inst reset associatedClock
Info: get_instance_interfaces Nios2_accelerator_inst_clk_bfm
Info: get_instance_interface_property Nios2_accelerator_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: Nios2_accelerator_inst_reset_bfm is not associated to any clock; connecting Nios2_accelerator_inst_reset_bfm to 'Nios2_accelerator_inst_clk_bfm.clk'
Warning: TB_Gen: Nios2_accelerator_inst_reset_bfm is not associated to any clock; connecting Nios2_accelerator_inst_reset_bfm to 'Nios2_accelerator_inst_clk_bfm.clk'
Info: add_connection Nios2_accelerator_inst_clk_bfm.clk Nios2_accelerator_inst_reset_bfm.clk
Info: get_instance_interface_property Nios2_accelerator_inst reset CLASS_NAME
Info: get_instance_interfaces Nios2_accelerator_inst_reset_bfm
Info: get_instance_interface_property Nios2_accelerator_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property Nios2_accelerator_inst_reset_bfm reset CLASS_NAME
Info: add_connection Nios2_accelerator_inst_reset_bfm.reset Nios2_accelerator_inst.reset
Info: send_message Info TB_Gen: Saving testbench system: Nios2_accelerator_tb.qsys
Info: TB_Gen: Saving testbench system: Nios2_accelerator_tb.qsys
Info: save_system Nios2_accelerator_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: C:/Users/juanp/Desktop/Arqui2/Proyecto3/Nios2_accelerator/Nios2_accelerator/testbench/Nios2_accelerator_tb.qsys
Info: Done
Info: qsys-generate C:\Users\juanp\Desktop\Arqui2\Proyecto3\Nios2_accelerator\Nios2_accelerator.qsys --simulation=VERILOG --allow-mixed-language-simulation --testbench=STANDARD --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory=C:\Users\juanp\Desktop\Arqui2\Proyecto3\Nios2_accelerator\Nios2_accelerator\testbench\Nios2_accelerator_tb\simulation --family="Cyclone V" --part=5CEBA2F17A7
Progress: Loading testbench/Nios2_accelerator_tb.qsys
Progress: Reading input file
Progress: Adding Nios2_accelerator_inst [Nios2_accelerator 1.0]
Progress: Parameterizing module Nios2_accelerator_inst
Progress: Adding Nios2_accelerator_inst_clk_bfm [altera_avalon_clock_source 18.0]
Progress: Parameterizing module Nios2_accelerator_inst_clk_bfm
Progress: Adding Nios2_accelerator_inst_reset_bfm [altera_avalon_reset_source 18.0]
Progress: Parameterizing module Nios2_accelerator_inst_reset_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios2_accelerator_tb.Nios2_accelerator_inst.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Nios2_accelerator_tb.Nios2_accelerator_inst_clk_bfm: Elaborate: altera_clock_source
Info: Nios2_accelerator_tb.Nios2_accelerator_inst_clk_bfm:            $Revision: #2 $
Info: Nios2_accelerator_tb.Nios2_accelerator_inst_clk_bfm:            $Date: 2018/03/09 $
Info: Nios2_accelerator_tb.Nios2_accelerator_inst_reset_bfm: Elaborate: altera_reset_source
Info: Nios2_accelerator_tb.Nios2_accelerator_inst_reset_bfm:            $Revision: #2 $
Info: Nios2_accelerator_tb.Nios2_accelerator_inst_reset_bfm:            $Date: 2018/03/09 $
Info: Nios2_accelerator_tb.Nios2_accelerator_inst_reset_bfm: Reset is negatively asserted.
Info: Nios2_accelerator_tb: Generating Nios2_accelerator_tb "Nios2_accelerator_tb" for SIM_VERILOG
Warning: Nios2_accelerator_inst: "No matching role found for NIOS_II_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: Nios2_accelerator_inst: "No matching role found for NIOS_II_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info: Nios2_accelerator_inst: "Nios2_accelerator_tb" instantiated Nios2_accelerator "Nios2_accelerator_inst"
Info: Nios2_accelerator_inst_clk_bfm: "Nios2_accelerator_tb" instantiated altera_avalon_clock_source "Nios2_accelerator_inst_clk_bfm"
Info: Nios2_accelerator_inst_reset_bfm: "Nios2_accelerator_tb" instantiated altera_avalon_reset_source "Nios2_accelerator_inst_reset_bfm"
Info: Reusing file C:/Users/juanp/Desktop/Arqui2/Proyecto3/Nios2_accelerator/Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/verbosity_pkg.sv
Info: FPU: "Nios2_accelerator_inst" instantiated altera_nios_custom_instr_floating_point_2 "FPU"
Info: JTAG_UART: Starting RTL generation for module 'Nios2_accelerator_JTAG_UART'
Info: JTAG_UART:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Nios2_accelerator_JTAG_UART --dir=C:/Users/juanp/AppData/Local/Temp/alt8483_2195416334908639408.dir/0030_JTAG_UART_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/juanp/AppData/Local/Temp/alt8483_2195416334908639408.dir/0030_JTAG_UART_gen//Nios2_accelerator_JTAG_UART_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/juanp/AppData/Local/Temp/alt8483_2195416334908639408.dir/0030_JTAG_UART_gen/  ]
Info: JTAG_UART: Done RTL generation for module 'Nios2_accelerator_JTAG_UART'
Info: JTAG_UART: "Nios2_accelerator_inst" instantiated altera_avalon_jtag_uart "JTAG_UART"
Info: NIOS_II: "Nios2_accelerator_inst" instantiated altera_nios2_gen2 "NIOS_II"
Info: PERFORMANCE_COUNTER: Starting RTL generation for module 'Nios2_accelerator_PERFORMANCE_COUNTER'
Info: PERFORMANCE_COUNTER:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=Nios2_accelerator_PERFORMANCE_COUNTER --dir=C:/Users/juanp/AppData/Local/Temp/alt8483_2195416334908639408.dir/0031_PERFORMANCE_COUNTER_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/juanp/AppData/Local/Temp/alt8483_2195416334908639408.dir/0031_PERFORMANCE_COUNTER_gen//Nios2_accelerator_PERFORMANCE_COUNTER_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/juanp/AppData/Local/Temp/alt8483_2195416334908639408.dir/0031_PERFORMANCE_COUNTER_gen/  ]
Info: PERFORMANCE_COUNTER: Done RTL generation for module 'Nios2_accelerator_PERFORMANCE_COUNTER'
Info: PERFORMANCE_COUNTER: "Nios2_accelerator_inst" instantiated altera_avalon_performance_counter "PERFORMANCE_COUNTER"
Info: RAM: Starting RTL generation for module 'Nios2_accelerator_RAM'
Info: RAM:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios2_accelerator_RAM --dir=C:/Users/juanp/AppData/Local/Temp/alt8483_2195416334908639408.dir/0032_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/juanp/AppData/Local/Temp/alt8483_2195416334908639408.dir/0032_RAM_gen//Nios2_accelerator_RAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/juanp/AppData/Local/Temp/alt8483_2195416334908639408.dir/0032_RAM_gen/  ]
Info: RAM: Done RTL generation for module 'Nios2_accelerator_RAM'
Info: RAM: "Nios2_accelerator_inst" instantiated altera_avalon_onchip_memory2 "RAM"
Info: NIOS_II_custom_instruction_master_translator: "Nios2_accelerator_inst" instantiated altera_customins_master_translator "NIOS_II_custom_instruction_master_translator"
Info: NIOS_II_custom_instruction_master_comb_xconnect: "Nios2_accelerator_inst" instantiated altera_customins_xconnect "NIOS_II_custom_instruction_master_comb_xconnect"
Info: NIOS_II_custom_instruction_master_comb_slave_translator0: "Nios2_accelerator_inst" instantiated altera_customins_slave_translator "NIOS_II_custom_instruction_master_comb_slave_translator0"
Info: NIOS_II_custom_instruction_master_multi_xconnect: "Nios2_accelerator_inst" instantiated altera_customins_xconnect "NIOS_II_custom_instruction_master_multi_xconnect"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Nios2_accelerator_inst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Nios2_accelerator_inst" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Nios2_accelerator_inst" instantiated altera_reset_controller "rst_controller"
Info: fpci_combi: "FPU" instantiated altera_nios_custom_instr_floating_point_2_combi "fpci_combi"
Info: fpci_multi: "FPU" instantiated altera_nios_custom_instr_floating_point_2_multi "fpci_multi"
Info: cpu: Starting RTL generation for module 'Nios2_accelerator_NIOS_II_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Nios2_accelerator_NIOS_II_cpu --dir=C:/Users/juanp/AppData/Local/Temp/alt8483_2195416334908639408.dir/0041_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/juanp/AppData/Local/Temp/alt8483_2195416334908639408.dir/0041_cpu_gen//Nios2_accelerator_NIOS_II_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/juanp/AppData/Local/Temp/alt8483_2195416334908639408.dir/0041_cpu_gen/  ]
Info: cpu: # 2020.08.09 01:58:32 (*) Starting Nios II generation
Info: cpu: # 2020.08.09 01:58:32 (*)   Checking for plaintext license.
Info: cpu: # 2020.08.09 01:58:32 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/
Info: cpu: # 2020.08.09 01:58:32 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.08.09 01:58:32 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2020.08.09 01:58:32 (*)   Plaintext license not found.
Info: cpu: # 2020.08.09 01:58:32 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2020.08.09 01:58:32 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.08.09 01:58:32 (*)   Creating all objects for CPU
Info: cpu: # 2020.08.09 01:58:33 (*)   Creating 'C:/Users/juanp/AppData/Local/Temp/alt8483_2195416334908639408.dir/0041_cpu_gen//Nios2_accelerator_NIOS_II_cpu_nios2_waves.do'
Info: cpu: # 2020.08.09 01:58:33 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.08.09 01:58:33 (*)   Creating plain-text RTL
Info: cpu: # 2020.08.09 01:58:34 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Nios2_accelerator_NIOS_II_cpu'
Info: cpu: "NIOS_II" instantiated altera_nios2_gen2_unit "cpu"
Info: NIOS_II_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "NIOS_II_data_master_translator"
Info: JTAG_UART_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JTAG_UART_avalon_jtag_slave_translator"
Info: NIOS_II_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "NIOS_II_data_master_agent"
Info: JTAG_UART_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JTAG_UART_avalon_jtag_slave_agent"
Info: JTAG_UART_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "JTAG_UART_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/juanp/Desktop/Arqui2/Proyecto3/Nios2_accelerator/Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Nios2_accelerator_tb: Done "Nios2_accelerator_tb" with 32 modules, 70 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=C:\Users\juanp\Desktop\Arqui2\Proyecto3\Nios2_accelerator\Nios2_accelerator_tb.spd --output-directory=C:/Users/juanp/Desktop/Arqui2/Proyecto3/Nios2_accelerator/Nios2_accelerator/testbench/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\juanp\Desktop\Arqui2\Proyecto3\Nios2_accelerator\Nios2_accelerator_tb.spd --output-directory=C:/Users/juanp/Desktop/Arqui2/Proyecto3/Nios2_accelerator/Nios2_accelerator/testbench/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/juanp/Desktop/Arqui2/Proyecto3/Nios2_accelerator/Nios2_accelerator/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/juanp/Desktop/Arqui2/Proyecto3/Nios2_accelerator/Nios2_accelerator/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/juanp/Desktop/Arqui2/Proyecto3/Nios2_accelerator/Nios2_accelerator/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	32 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/juanp/Desktop/Arqui2/Proyecto3/Nios2_accelerator/Nios2_accelerator/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/juanp/Desktop/Arqui2/Proyecto3/Nios2_accelerator/Nios2_accelerator/testbench/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create testbench Platform Designer system
