12:12:45 INFO  : Registering command handlers for SDK TCF services
12:12:46 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\temp_xsdb_launch_script.tcl
12:12:50 INFO  : XSCT server has started successfully.
12:12:50 INFO  : Successfully done setting XSCT server connection channel  
12:12:54 INFO  : Processing command line option -hwspec C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
12:12:54 INFO  : Successfully done setting SDK workspace  
12:16:23 INFO  : No changes in MSS file content so not generating sources.
12:21:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
12:21:21 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:21:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
12:21:50 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:22:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
12:22:21 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:22:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
12:22:31 INFO  : 'fpga -state' command is executed.
12:22:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:31 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
12:22:31 INFO  : 'jtag frequency' command is executed.
12:22:31 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:22:31 INFO  : Context for 'APU' is selected.
12:22:31 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:22:31 INFO  : 'configparams force-mem-access 1' command is executed.
12:22:31 INFO  : Context for 'APU' is selected.
12:22:31 INFO  : 'stop' command is executed.
12:22:32 INFO  : 'ps7_init' command is executed.
12:22:32 INFO  : 'ps7_post_config' command is executed.
12:22:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:22:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:32 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:22:32 INFO  : 'configparams force-mem-access 0' command is executed.
12:22:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

12:22:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:32 INFO  : 'con' command is executed.
12:22:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

12:22:32 INFO  : Disconnected from the channel tcfchan#1.
12:23:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
12:23:22 INFO  : 'fpga -state' command is executed.
12:23:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:23:23 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
12:23:23 INFO  : 'jtag frequency' command is executed.
12:23:23 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:23:23 INFO  : Context for 'APU' is selected.
12:23:25 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:23:25 INFO  : 'configparams force-mem-access 1' command is executed.
12:23:25 INFO  : Context for 'APU' is selected.
12:23:25 INFO  : 'stop' command is executed.
12:23:26 INFO  : 'ps7_init' command is executed.
12:23:26 INFO  : 'ps7_post_config' command is executed.
12:23:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:23:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:26 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:23:26 INFO  : 'configparams force-mem-access 0' command is executed.
12:23:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

12:23:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:27 INFO  : 'con' command is executed.
12:23:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

12:23:27 INFO  : Disconnected from the channel tcfchan#2.
12:23:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
12:23:34 INFO  : 'fpga -state' command is executed.
12:23:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:23:35 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
12:23:35 INFO  : 'jtag frequency' command is executed.
12:23:35 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:23:35 INFO  : Context for 'APU' is selected.
12:23:37 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:23:37 INFO  : 'configparams force-mem-access 1' command is executed.
12:23:37 INFO  : Context for 'APU' is selected.
12:23:37 INFO  : 'stop' command is executed.
12:23:37 INFO  : 'ps7_init' command is executed.
12:23:37 INFO  : 'ps7_post_config' command is executed.
12:23:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:23:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:38 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:23:38 INFO  : 'configparams force-mem-access 0' command is executed.
12:23:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

12:23:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:38 INFO  : 'con' command is executed.
12:23:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

12:23:38 INFO  : Disconnected from the channel tcfchan#3.
12:24:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:24:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
12:24:49 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:25:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:25:04 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
12:25:04 INFO  : 'jtag frequency' command is executed.
12:25:04 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:25:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
12:25:05 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:25:05 INFO  : Context for 'APU' is selected.
12:25:06 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:25:06 INFO  : 'configparams force-mem-access 1' command is executed.
12:25:06 INFO  : Context for 'APU' is selected.
12:25:06 INFO  : 'stop' command is executed.
12:25:06 INFO  : 'ps7_init' command is executed.
12:25:06 INFO  : 'ps7_post_config' command is executed.
12:25:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:25:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:06 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:25:06 INFO  : 'configparams force-mem-access 0' command is executed.
12:25:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

12:25:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:06 INFO  : 'con' command is executed.
12:25:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

12:25:06 INFO  : Disconnected from the channel tcfchan#4.
12:25:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:25:41 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
12:25:41 INFO  : 'jtag frequency' command is executed.
12:25:41 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:25:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
12:25:42 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:25:43 INFO  : Context for 'APU' is selected.
12:25:45 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:25:45 INFO  : 'configparams force-mem-access 1' command is executed.
12:25:46 INFO  : Context for 'APU' is selected.
12:25:46 INFO  : 'stop' command is executed.
12:25:46 INFO  : 'ps7_init' command is executed.
12:25:46 INFO  : 'ps7_post_config' command is executed.
12:25:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:25:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:47 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:25:47 INFO  : 'configparams force-mem-access 0' command is executed.
12:25:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

12:25:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:47 INFO  : 'con' command is executed.
12:25:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

12:25:47 INFO  : Disconnected from the channel tcfchan#5.
12:27:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:27:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
12:27:44 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:28:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:28:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
12:28:30 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:28:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:28:38 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
12:28:38 INFO  : 'jtag frequency' command is executed.
12:28:38 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:28:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
12:28:39 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:28:39 INFO  : Context for 'APU' is selected.
12:28:39 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:28:39 INFO  : 'configparams force-mem-access 1' command is executed.
12:28:39 INFO  : Context for 'APU' is selected.
12:28:39 INFO  : 'stop' command is executed.
12:28:40 INFO  : 'ps7_init' command is executed.
12:28:40 INFO  : 'ps7_post_config' command is executed.
12:28:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:28:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:40 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:28:40 INFO  : 'configparams force-mem-access 0' command is executed.
12:28:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

12:28:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:40 INFO  : 'con' command is executed.
12:28:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

12:28:40 INFO  : Disconnected from the channel tcfchan#6.
13:33:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
13:33:48 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:34:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:34:36 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
13:34:36 INFO  : 'jtag frequency' command is executed.
13:34:36 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:34:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
13:34:37 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:34:37 INFO  : Context for 'APU' is selected.
13:34:38 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:34:38 INFO  : 'configparams force-mem-access 1' command is executed.
13:34:38 INFO  : Context for 'APU' is selected.
13:34:38 INFO  : 'stop' command is executed.
13:34:38 INFO  : 'ps7_init' command is executed.
13:34:38 INFO  : 'ps7_post_config' command is executed.
13:34:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:34:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:39 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:34:39 INFO  : 'configparams force-mem-access 0' command is executed.
13:34:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

13:34:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:39 INFO  : 'con' command is executed.
13:34:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

13:34:39 INFO  : Disconnected from the channel tcfchan#7.
13:37:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
13:37:10 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:38:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:10 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
13:38:10 INFO  : 'jtag frequency' command is executed.
13:38:10 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:38:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
13:38:11 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:38:12 INFO  : Context for 'APU' is selected.
13:38:12 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:38:12 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:12 INFO  : Context for 'APU' is selected.
13:38:12 INFO  : 'stop' command is executed.
13:38:12 INFO  : 'ps7_init' command is executed.
13:38:12 INFO  : 'ps7_post_config' command is executed.
13:38:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:38:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:13 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:38:13 INFO  : 'configparams force-mem-access 0' command is executed.
13:38:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

13:38:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:13 INFO  : 'con' command is executed.
13:38:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

13:38:13 INFO  : Disconnected from the channel tcfchan#8.
13:38:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:41 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
13:38:41 INFO  : 'jtag frequency' command is executed.
13:38:41 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:38:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
13:38:44 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:38:44 INFO  : Context for 'APU' is selected.
13:38:50 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:38:50 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:50 INFO  : Context for 'APU' is selected.
13:38:50 INFO  : 'stop' command is executed.
13:38:50 INFO  : 'ps7_init' command is executed.
13:38:50 INFO  : 'ps7_post_config' command is executed.
13:38:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:38:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:51 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:38:51 INFO  : 'configparams force-mem-access 0' command is executed.
13:38:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

13:38:54 INFO  : Disconnected from the channel tcfchan#9.
14:39:48 INFO  : Registering command handlers for SDK TCF services
14:39:49 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\temp_xsdb_launch_script.tcl
14:39:52 INFO  : XSCT server has started successfully.
14:39:52 INFO  : Successfully done setting XSCT server connection channel  
14:39:55 INFO  : Processing command line option -hwspec C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
14:39:55 INFO  : Successfully done setting SDK workspace  
14:39:55 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:40:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1572961135757,  Project:1572952259130
14:40:01 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
14:40:01 INFO  : Copied contents of C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:40:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:40:12 INFO  : 
14:40:12 INFO  : Updating hardware inferred compiler options for firstTest.
14:40:12 INFO  : Clearing existing target manager status.
14:40:41 INFO  : No changes in MSS file content so not generating sources.
14:44:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:44:27 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:43:33 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\temp_xsdb_launch_script.tcl
18:43:36 INFO  : XSCT server has started successfully.
18:43:36 INFO  : Successfully done setting XSCT server connection channel  
18:43:41 INFO  : Successfully done setting SDK workspace  
18:43:43 INFO  : Registering command handlers for SDK TCF services
18:43:43 INFO  : Processing command line option -hwspec C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
18:43:43 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:43:43 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1572975750277,  Project:1572961135757
18:43:43 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
18:43:45 INFO  : Copied contents of C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:43:48 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:43:51 INFO  : 
18:43:53 INFO  : 
18:43:54 INFO  : Updating hardware inferred compiler options for Digiled.
18:43:54 INFO  : Updating hardware inferred compiler options for firstTest.
18:43:54 INFO  : Clearing existing target manager status.
18:43:54 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:43:57 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:47:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
18:47:40 INFO  : 'fpga -state' command is executed.
18:47:45 INFO  : Memory regions updated for context APU
18:48:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:03 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
18:48:03 INFO  : 'jtag frequency' command is executed.
18:48:03 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:48:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
18:48:04 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:48:04 INFO  : Context for 'APU' is selected.
18:48:04 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:48:04 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:04 INFO  : Context for 'APU' is selected.
18:48:04 INFO  : 'stop' command is executed.
18:48:04 INFO  : 'ps7_init' command is executed.
18:48:04 INFO  : 'ps7_post_config' command is executed.
18:48:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:48:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:05 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:48:05 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:05 INFO  : Memory regions updated for context APU
18:48:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:05 INFO  : 'con' command is executed.
18:48:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

18:48:05 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
18:48:59 INFO  : Disconnected from the channel tcfchan#1.
18:49:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:00 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
18:49:00 INFO  : 'jtag frequency' command is executed.
18:49:00 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:49:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
18:49:02 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:49:02 INFO  : Context for 'APU' is selected.
18:49:02 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:49:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:02 INFO  : Context for 'APU' is selected.
18:49:02 INFO  : 'stop' command is executed.
18:49:03 INFO  : 'ps7_init' command is executed.
18:49:03 INFO  : 'ps7_post_config' command is executed.
18:49:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:49:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:03 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:03 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:03 INFO  : Memory regions updated for context APU
18:49:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:03 INFO  : 'con' command is executed.
18:49:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

18:49:03 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
18:49:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
18:49:28 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:49:38 INFO  : Disconnected from the channel tcfchan#2.
18:49:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:39 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
18:49:40 INFO  : 'jtag frequency' command is executed.
18:49:40 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:49:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
18:49:41 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:49:41 INFO  : Context for 'APU' is selected.
18:49:41 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:49:41 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:41 INFO  : Context for 'APU' is selected.
18:49:41 INFO  : 'stop' command is executed.
18:49:41 INFO  : 'ps7_init' command is executed.
18:49:41 INFO  : 'ps7_post_config' command is executed.
18:49:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:49:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:41 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:41 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:41 INFO  : Memory regions updated for context APU
18:49:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:41 INFO  : 'con' command is executed.
18:49:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

18:49:41 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
18:50:02 INFO  : Disconnected from the channel tcfchan#3.
18:50:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
18:50:36 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:50:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:39 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
18:50:39 INFO  : 'jtag frequency' command is executed.
18:50:39 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:50:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
18:50:41 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:50:41 INFO  : Context for 'APU' is selected.
18:50:41 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:50:41 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:41 INFO  : Context for 'APU' is selected.
18:50:41 INFO  : 'stop' command is executed.
18:50:41 INFO  : 'ps7_init' command is executed.
18:50:41 INFO  : 'ps7_post_config' command is executed.
18:50:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:50:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:42 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:42 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:42 INFO  : Memory regions updated for context APU
18:50:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:42 INFO  : 'con' command is executed.
18:50:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

18:50:42 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
18:50:58 INFO  : Disconnected from the channel tcfchan#4.
18:50:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:00 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
18:51:00 INFO  : 'jtag frequency' command is executed.
18:51:00 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:51:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
18:51:01 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:51:01 INFO  : Context for 'APU' is selected.
18:51:01 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:51:01 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:01 INFO  : Context for 'APU' is selected.
18:51:01 INFO  : 'stop' command is executed.
18:51:01 INFO  : 'ps7_init' command is executed.
18:51:01 INFO  : 'ps7_post_config' command is executed.
18:51:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:51:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:02 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:51:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:02 INFO  : Memory regions updated for context APU
18:51:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:02 INFO  : 'con' command is executed.
18:51:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

18:51:02 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
19:11:46 INFO  : Disconnected from the channel tcfchan#5.
19:27:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1572978409146,  Project:1572975750277
19:27:26 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:27:35 INFO  : Copied contents of C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
19:27:38 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:27:41 INFO  : 
19:27:42 INFO  : 
19:27:43 INFO  : Updating hardware inferred compiler options for Digiled.
19:27:44 INFO  : Updating hardware inferred compiler options for firstTest.
19:27:44 INFO  : Clearing existing target manager status.
19:27:44 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:27:46 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:29:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:00 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
19:29:00 INFO  : 'jtag frequency' command is executed.
19:29:00 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:29:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
19:29:01 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:29:01 INFO  : Context for 'APU' is selected.
19:29:01 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:29:01 INFO  : 'configparams force-mem-access 1' command is executed.
19:29:01 INFO  : Context for 'APU' is selected.
19:29:01 INFO  : 'stop' command is executed.
19:29:02 INFO  : 'ps7_init' command is executed.
19:29:02 INFO  : 'ps7_post_config' command is executed.
19:29:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:29:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:02 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:29:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:29:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

19:29:02 INFO  : Memory regions updated for context APU
19:29:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:02 INFO  : 'con' command is executed.
19:29:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

19:29:02 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
19:29:12 INFO  : Disconnected from the channel tcfchan#6.
19:29:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
19:29:28 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:29:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:39 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
19:29:39 INFO  : 'jtag frequency' command is executed.
19:29:39 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:29:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
19:29:40 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:29:40 INFO  : Context for 'APU' is selected.
19:29:40 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:29:40 INFO  : 'configparams force-mem-access 1' command is executed.
19:29:41 INFO  : Context for 'APU' is selected.
19:29:41 INFO  : 'stop' command is executed.
19:29:41 INFO  : 'ps7_init' command is executed.
19:29:41 INFO  : 'ps7_post_config' command is executed.
19:29:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:29:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:41 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:29:41 INFO  : 'configparams force-mem-access 0' command is executed.
19:29:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

19:29:41 INFO  : Memory regions updated for context APU
19:29:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:41 INFO  : 'con' command is executed.
19:29:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

19:29:41 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
20:42:21 INFO  : Disconnected from the channel tcfchan#7.
20:42:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:23 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
20:42:23 INFO  : 'jtag frequency' command is executed.
20:42:23 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:42:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
20:42:24 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:42:24 INFO  : Context for 'APU' is selected.
20:42:24 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:42:24 INFO  : 'configparams force-mem-access 1' command is executed.
20:42:24 INFO  : Context for 'APU' is selected.
20:42:24 INFO  : 'stop' command is executed.
20:42:24 INFO  : 'ps7_init' command is executed.
20:42:24 INFO  : 'ps7_post_config' command is executed.
20:42:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:42:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:24 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:42:24 INFO  : 'configparams force-mem-access 0' command is executed.
20:42:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:42:25 INFO  : Memory regions updated for context APU
20:42:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:25 INFO  : 'con' command is executed.
20:42:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

20:42:25 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
20:42:43 INFO  : Disconnected from the channel tcfchan#8.
20:42:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:44 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
20:42:44 INFO  : 'jtag frequency' command is executed.
20:42:44 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:42:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
20:42:45 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:42:45 INFO  : Context for 'APU' is selected.
20:42:45 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:42:45 INFO  : 'configparams force-mem-access 1' command is executed.
20:42:45 INFO  : Context for 'APU' is selected.
20:42:45 INFO  : 'stop' command is executed.
20:42:45 INFO  : 'ps7_init' command is executed.
20:42:45 INFO  : 'ps7_post_config' command is executed.
20:42:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:42:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:46 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:42:46 INFO  : 'configparams force-mem-access 0' command is executed.
20:42:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:42:46 INFO  : Memory regions updated for context APU
20:42:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:46 INFO  : 'con' command is executed.
20:42:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

20:42:46 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
20:42:55 INFO  : Disconnected from the channel tcfchan#9.
20:42:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
20:43:00 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:43:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:02 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
20:43:03 INFO  : 'jtag frequency' command is executed.
20:43:03 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:43:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
20:43:04 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:43:04 INFO  : Context for 'APU' is selected.
20:43:04 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:43:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:04 INFO  : Context for 'APU' is selected.
20:43:05 INFO  : 'stop' command is executed.
20:43:06 ERROR : Memory write error at 0xE000D000. AP transaction timeout
20:43:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
----------------End of Script----------------

20:43:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:15 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
20:43:15 INFO  : 'jtag frequency' command is executed.
20:43:15 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:43:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
20:43:16 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:43:17 INFO  : Context for 'APU' is selected.
20:43:17 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:43:17 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:17 INFO  : Context for 'APU' is selected.
20:43:17 INFO  : 'stop' command is executed.
20:43:17 INFO  : 'ps7_init' command is executed.
20:43:17 INFO  : 'ps7_post_config' command is executed.
20:43:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:43:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:18 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:43:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:43:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:43:18 INFO  : Memory regions updated for context APU
20:43:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:18 INFO  : 'con' command is executed.
20:43:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

20:43:18 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
20:43:59 INFO  : Disconnected from the channel tcfchan#10.
20:44:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:00 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
20:44:00 INFO  : 'jtag frequency' command is executed.
20:44:00 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:44:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
20:44:01 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:44:01 INFO  : Context for 'APU' is selected.
20:44:01 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:44:01 INFO  : 'configparams force-mem-access 1' command is executed.
20:44:01 INFO  : Context for 'APU' is selected.
20:44:01 INFO  : 'stop' command is executed.
20:44:02 INFO  : 'ps7_init' command is executed.
20:44:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:02 INFO  : 'ps7_post_config' command is executed.
20:44:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:44:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:02 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:44:02 INFO  : 'configparams force-mem-access 0' command is executed.
20:44:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:44:02 INFO  : Memory regions updated for context APU
20:44:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:02 INFO  : 'con' command is executed.
20:44:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

20:44:02 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
20:44:02 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
20:44:02 INFO  : 'jtag frequency' command is executed.
20:44:02 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:44:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
20:44:04 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:44:04 INFO  : Context for 'APU' is selected.
20:44:04 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:44:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:44:04 INFO  : Context for 'APU' is selected.
20:44:04 INFO  : 'stop' command is executed.
20:44:04 INFO  : 'ps7_init' command is executed.
20:44:04 INFO  : 'ps7_post_config' command is executed.
20:44:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:44:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:04 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:44:04 INFO  : 'configparams force-mem-access 0' command is executed.
20:44:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:44:04 INFO  : Memory regions updated for context APU
20:44:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:04 INFO  : 'con' command is executed.
20:44:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

20:44:04 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
20:44:12 INFO  : Disconnected from the channel tcfchan#11.
20:44:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:47 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
20:44:47 INFO  : 'jtag frequency' command is executed.
20:44:47 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:44:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
20:44:48 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:44:48 INFO  : Context for 'APU' is selected.
20:44:48 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:44:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:44:49 INFO  : Context for 'APU' is selected.
20:44:49 INFO  : 'stop' command is executed.
20:44:49 INFO  : 'ps7_init' command is executed.
20:44:49 INFO  : 'ps7_post_config' command is executed.
20:44:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:44:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:49 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:44:49 INFO  : 'configparams force-mem-access 0' command is executed.
20:44:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:44:49 INFO  : Memory regions updated for context APU
20:44:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:49 INFO  : 'con' command is executed.
20:44:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

20:44:49 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
20:45:06 INFO  : Disconnected from the channel tcfchan#12.
20:45:45 INFO  : Registering command handlers for SDK TCF services
20:45:45 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\temp_xsdb_launch_script.tcl
20:45:48 INFO  : XSCT server has started successfully.
20:45:49 INFO  : Successfully done setting XSCT server connection channel  
20:45:49 INFO  : Processing command line option -hwspec C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
20:45:49 INFO  : Successfully done setting SDK workspace  
20:45:49 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:45:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:59 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
20:45:59 INFO  : 'jtag frequency' command is executed.
20:45:59 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:45:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
20:46:00 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:46:00 INFO  : Context for 'APU' is selected.
20:46:00 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:46:00 INFO  : 'configparams force-mem-access 1' command is executed.
20:46:00 INFO  : Context for 'APU' is selected.
20:46:00 INFO  : 'stop' command is executed.
20:46:00 INFO  : 'ps7_init' command is executed.
20:46:00 INFO  : 'ps7_post_config' command is executed.
20:46:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:46:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:01 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:46:01 INFO  : 'configparams force-mem-access 0' command is executed.
20:46:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:46:01 INFO  : Memory regions updated for context APU
20:46:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:01 INFO  : 'con' command is executed.
20:46:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

20:46:01 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
20:53:41 INFO  : No changes in MSS file content so not generating sources.
20:58:49 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1572983915893,  Project:1572978409146
20:58:49 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:58:49 INFO  : Copied contents of C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:58:51 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:58:53 INFO  : 
20:58:54 INFO  : Updating hardware inferred compiler options for firstTest.
20:58:54 INFO  : Clearing existing target manager status.
20:58:54 INFO  : Closing and re-opening the MSS file of ther project firstTest_bsp
20:58:54 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:58:55 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:59:10 INFO  : Refreshed build settings on project firstTest
21:00:01 INFO  : Disconnected from the channel tcfchan#1.
21:00:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:00:02 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
21:00:02 INFO  : 'jtag frequency' command is executed.
21:00:02 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:00:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
21:00:04 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:00:04 INFO  : Context for 'APU' is selected.
21:00:04 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:00:04 INFO  : 'configparams force-mem-access 1' command is executed.
21:00:04 INFO  : Context for 'APU' is selected.
21:00:04 INFO  : 'stop' command is executed.
21:00:04 INFO  : 'ps7_init' command is executed.
21:00:04 INFO  : 'ps7_post_config' command is executed.
21:00:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:00:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:04 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:00:04 INFO  : 'configparams force-mem-access 0' command is executed.
21:00:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:00:04 INFO  : Memory regions updated for context APU
21:00:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:04 INFO  : 'con' command is executed.
21:00:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

21:00:04 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
21:00:12 INFO  : Disconnected from the channel tcfchan#2.
21:00:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:00:13 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
21:00:13 INFO  : 'jtag frequency' command is executed.
21:00:13 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:00:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
21:00:14 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:00:14 INFO  : Context for 'APU' is selected.
21:00:15 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:00:15 INFO  : 'configparams force-mem-access 1' command is executed.
21:00:15 INFO  : Context for 'APU' is selected.
21:00:15 INFO  : 'stop' command is executed.
21:00:15 INFO  : 'ps7_init' command is executed.
21:00:15 INFO  : 'ps7_post_config' command is executed.
21:00:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:00:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:16 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:00:16 INFO  : 'configparams force-mem-access 0' command is executed.
21:00:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:00:16 INFO  : Memory regions updated for context APU
21:00:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:16 INFO  : 'con' command is executed.
21:00:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

21:00:16 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
21:00:56 INFO  : Disconnected from the channel tcfchan#3.
21:16:43 INFO  : Registering command handlers for SDK TCF services
21:16:43 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\temp_xsdb_launch_script.tcl
21:16:46 INFO  : XSCT server has started successfully.
21:16:46 INFO  : Successfully done setting XSCT server connection channel  
21:16:46 INFO  : Successfully done setting SDK workspace  
21:16:46 INFO  : Processing command line option -hwspec C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
21:16:46 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:16:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1572984954989,  Project:1572983915893
21:16:48 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
21:16:49 INFO  : Copied contents of C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:16:51 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:16:54 INFO  : 
21:16:54 INFO  : Updating hardware inferred compiler options for firstTest.
21:16:54 INFO  : Clearing existing target manager status.
21:17:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:17:14 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
21:17:14 INFO  : 'jtag frequency' command is executed.
21:17:14 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:17:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
21:17:15 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:17:16 INFO  : Context for 'APU' is selected.
21:17:16 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:17:16 INFO  : 'configparams force-mem-access 1' command is executed.
21:17:16 INFO  : Context for 'APU' is selected.
21:17:16 INFO  : 'stop' command is executed.
21:17:16 INFO  : 'ps7_init' command is executed.
21:17:16 INFO  : 'ps7_post_config' command is executed.
21:17:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:17:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:17 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:17:17 INFO  : 'configparams force-mem-access 0' command is executed.
21:17:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:17:17 INFO  : Memory regions updated for context APU
21:17:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:17 INFO  : 'con' command is executed.
21:17:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

21:17:17 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
21:20:22 INFO  : Disconnected from the channel tcfchan#1.
21:20:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:24 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
21:20:24 INFO  : 'jtag frequency' command is executed.
21:20:24 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:20:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
21:20:25 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:20:25 INFO  : Context for 'APU' is selected.
21:20:27 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:20:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:20:27 INFO  : Context for 'APU' is selected.
21:20:27 INFO  : 'stop' command is executed.
21:20:27 INFO  : 'ps7_init' command is executed.
21:20:27 INFO  : 'ps7_post_config' command is executed.
21:20:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:20:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:27 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:20:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:20:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:20:27 INFO  : Memory regions updated for context APU
21:20:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:28 INFO  : 'con' command is executed.
21:20:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

21:20:28 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
21:21:41 INFO  : Disconnected from the channel tcfchan#2.
21:21:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:42 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
21:21:42 INFO  : 'jtag frequency' command is executed.
21:21:42 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:21:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
21:21:43 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:21:44 INFO  : Context for 'APU' is selected.
21:21:44 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:21:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:21:44 INFO  : Context for 'APU' is selected.
21:21:44 INFO  : 'stop' command is executed.
21:21:44 INFO  : 'ps7_init' command is executed.
21:21:44 INFO  : 'ps7_post_config' command is executed.
21:21:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:21:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:44 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:21:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:21:44 INFO  : Memory regions updated for context APU
21:21:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:44 INFO  : 'con' command is executed.
21:21:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

21:21:44 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
21:22:44 INFO  : Disconnected from the channel tcfchan#3.
21:22:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:22:45 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
21:22:45 INFO  : 'jtag frequency' command is executed.
21:22:45 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:22:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
21:22:46 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:22:47 INFO  : Context for 'APU' is selected.
21:22:47 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:22:47 INFO  : 'configparams force-mem-access 1' command is executed.
21:22:47 INFO  : Context for 'APU' is selected.
21:22:47 INFO  : 'stop' command is executed.
21:22:47 INFO  : 'ps7_init' command is executed.
21:22:47 INFO  : 'ps7_post_config' command is executed.
21:22:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:22:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:47 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:22:47 INFO  : 'configparams force-mem-access 0' command is executed.
21:22:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:22:47 INFO  : Memory regions updated for context APU
21:22:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:47 INFO  : 'con' command is executed.
21:22:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

21:22:47 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
21:29:12 INFO  : Disconnected from the channel tcfchan#4.
22:04:12 INFO  : Registering command handlers for SDK TCF services
22:04:13 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\temp_xsdb_launch_script.tcl
22:04:15 INFO  : XSCT server has started successfully.
22:04:15 INFO  : Successfully done setting XSCT server connection channel  
22:04:15 INFO  : Processing command line option -hwspec C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
22:04:15 INFO  : Successfully done setting SDK workspace  
22:04:15 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:04:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1572987723585,  Project:1572984954989
22:04:18 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
22:04:18 INFO  : Copied contents of C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:04:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:04:23 INFO  : 
22:04:24 INFO  : Updating hardware inferred compiler options for firstTest.
22:04:29 INFO  : Clearing existing target manager status.
22:04:29 INFO  : Closing and re-opening the MSS file of ther project firstTest_bsp
22:04:29 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:04:30 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:04:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:56 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:04:56 INFO  : 'jtag frequency' command is executed.
22:04:56 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:04:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:04:58 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:04:58 INFO  : Context for 'APU' is selected.
22:04:58 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:04:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:04:58 INFO  : Context for 'APU' is selected.
22:04:58 INFO  : 'stop' command is executed.
22:04:58 INFO  : 'ps7_init' command is executed.
22:04:58 INFO  : 'ps7_post_config' command is executed.
22:04:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:04:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:58 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:04:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:04:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:04:59 INFO  : Memory regions updated for context APU
22:04:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:59 INFO  : 'con' command is executed.
22:04:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:04:59 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:05:53 INFO  : Disconnected from the channel tcfchan#1.
22:05:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:54 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:05:54 INFO  : 'jtag frequency' command is executed.
22:05:54 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:05:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:05:55 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:05:55 INFO  : Context for 'APU' is selected.
22:05:57 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:05:57 INFO  : 'configparams force-mem-access 1' command is executed.
22:05:57 INFO  : Context for 'APU' is selected.
22:05:57 INFO  : 'stop' command is executed.
22:05:58 INFO  : 'ps7_init' command is executed.
22:05:58 INFO  : 'ps7_post_config' command is executed.
22:05:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:05:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:58 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:05:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:05:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:05:58 INFO  : Memory regions updated for context APU
22:05:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:58 INFO  : 'con' command is executed.
22:05:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:05:58 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:06:21 INFO  : Disconnected from the channel tcfchan#2.
22:06:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:22 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:06:22 INFO  : 'jtag frequency' command is executed.
22:06:22 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:06:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:06:24 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:06:24 INFO  : Context for 'APU' is selected.
22:06:24 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:06:24 INFO  : 'configparams force-mem-access 1' command is executed.
22:06:24 INFO  : Context for 'APU' is selected.
22:06:24 INFO  : 'stop' command is executed.
22:06:24 INFO  : 'ps7_init' command is executed.
22:06:24 INFO  : 'ps7_post_config' command is executed.
22:06:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:06:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:24 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:06:24 INFO  : 'configparams force-mem-access 0' command is executed.
22:06:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:06:24 INFO  : Memory regions updated for context APU
22:06:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:24 INFO  : 'con' command is executed.
22:06:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:06:24 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:07:30 INFO  : Disconnected from the channel tcfchan#3.
22:07:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:32 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:07:32 INFO  : 'jtag frequency' command is executed.
22:07:32 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:07:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:07:33 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:07:33 INFO  : Context for 'APU' is selected.
22:07:33 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:07:33 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:33 INFO  : Context for 'APU' is selected.
22:07:33 INFO  : 'stop' command is executed.
22:07:33 INFO  : 'ps7_init' command is executed.
22:07:33 INFO  : 'ps7_post_config' command is executed.
22:07:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:07:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:34 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:34 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:34 INFO  : Memory regions updated for context APU
22:07:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:34 INFO  : 'con' command is executed.
22:07:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:07:34 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:09:14 INFO  : Disconnected from the channel tcfchan#4.
22:09:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:15 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:09:15 INFO  : 'jtag frequency' command is executed.
22:09:15 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:09:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:09:17 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:09:17 INFO  : Context for 'APU' is selected.
22:09:17 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:09:17 INFO  : 'configparams force-mem-access 1' command is executed.
22:09:17 INFO  : Context for 'APU' is selected.
22:09:17 INFO  : 'stop' command is executed.
22:09:17 INFO  : 'ps7_init' command is executed.
22:09:17 INFO  : 'ps7_post_config' command is executed.
22:09:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:09:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:17 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:09:17 INFO  : 'configparams force-mem-access 0' command is executed.
22:09:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:09:17 INFO  : Memory regions updated for context APU
22:09:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:17 INFO  : 'con' command is executed.
22:09:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:09:17 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:10:37 INFO  : Disconnected from the channel tcfchan#5.
22:10:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:38 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:10:38 INFO  : 'jtag frequency' command is executed.
22:10:38 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:10:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:10:39 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:10:39 INFO  : Context for 'APU' is selected.
22:10:39 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:10:39 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:39 INFO  : Context for 'APU' is selected.
22:10:39 INFO  : 'stop' command is executed.
22:10:39 INFO  : 'ps7_init' command is executed.
22:10:40 INFO  : 'ps7_post_config' command is executed.
22:10:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:10:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:40 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:40 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:40 INFO  : Memory regions updated for context APU
22:10:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:40 INFO  : 'con' command is executed.
22:10:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:10:40 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:12:19 INFO  : Disconnected from the channel tcfchan#6.
22:12:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:21 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:12:21 INFO  : 'jtag frequency' command is executed.
22:12:21 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:12:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:12:22 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:12:22 INFO  : Context for 'APU' is selected.
22:12:22 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:12:22 INFO  : 'configparams force-mem-access 1' command is executed.
22:12:22 INFO  : Context for 'APU' is selected.
22:12:22 INFO  : 'stop' command is executed.
22:12:22 INFO  : 'ps7_init' command is executed.
22:12:22 INFO  : 'ps7_post_config' command is executed.
22:12:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:12:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:23 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:12:23 INFO  : 'configparams force-mem-access 0' command is executed.
22:12:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:12:23 INFO  : Memory regions updated for context APU
22:12:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:23 INFO  : 'con' command is executed.
22:12:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:12:23 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:47:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1572990424724,  Project:1572987723585
22:47:26 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:47:26 INFO  : Copied contents of C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:47:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:47:31 INFO  : 
22:47:32 INFO  : Updating hardware inferred compiler options for firstTest.
22:47:32 INFO  : Clearing existing target manager status.
22:47:32 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:47:33 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:47:43 INFO  : Disconnected from the channel tcfchan#7.
22:48:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:48:25 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:48:25 INFO  : 'jtag frequency' command is executed.
22:48:25 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:48:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:48:26 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:48:26 INFO  : Context for 'APU' is selected.
22:48:26 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:48:26 INFO  : 'configparams force-mem-access 1' command is executed.
22:48:26 INFO  : Context for 'APU' is selected.
22:48:26 INFO  : 'stop' command is executed.
22:48:26 INFO  : 'ps7_init' command is executed.
22:48:26 INFO  : 'ps7_post_config' command is executed.
22:48:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:48:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:27 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:48:27 INFO  : 'configparams force-mem-access 0' command is executed.
22:48:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:48:27 INFO  : Memory regions updated for context APU
22:48:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:27 INFO  : 'con' command is executed.
22:48:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:48:27 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:48:30 INFO  : Disconnected from the channel tcfchan#8.
22:49:10 INFO  : Registering command handlers for SDK TCF services
22:49:11 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\temp_xsdb_launch_script.tcl
22:49:13 INFO  : XSCT server has started successfully.
22:49:13 INFO  : Successfully done setting XSCT server connection channel  
22:49:13 INFO  : Processing command line option -hwspec C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
22:49:13 INFO  : Successfully done setting SDK workspace  
22:49:13 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:49:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:49:30 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:49:30 INFO  : 'jtag frequency' command is executed.
22:49:30 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:49:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:49:31 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:49:32 INFO  : Context for 'APU' is selected.
22:49:32 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:49:32 INFO  : 'configparams force-mem-access 1' command is executed.
22:49:32 INFO  : Context for 'APU' is selected.
22:49:32 INFO  : 'stop' command is executed.
22:49:32 INFO  : 'ps7_init' command is executed.
22:49:32 INFO  : 'ps7_post_config' command is executed.
22:49:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:49:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:32 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:49:32 INFO  : 'configparams force-mem-access 0' command is executed.
22:49:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:49:32 INFO  : Memory regions updated for context APU
22:49:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:32 INFO  : 'con' command is executed.
22:49:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:49:32 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:51:14 INFO  : Disconnected from the channel tcfchan#1.
22:51:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:51:16 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:51:16 INFO  : 'jtag frequency' command is executed.
22:51:16 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:51:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:51:17 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:51:17 INFO  : Context for 'APU' is selected.
22:51:18 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:51:18 INFO  : 'configparams force-mem-access 1' command is executed.
22:51:18 INFO  : Context for 'APU' is selected.
22:51:18 INFO  : 'stop' command is executed.
22:51:19 INFO  : 'ps7_init' command is executed.
22:51:19 INFO  : 'ps7_post_config' command is executed.
22:51:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:51:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:19 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:51:19 INFO  : 'configparams force-mem-access 0' command is executed.
22:51:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:51:19 INFO  : Memory regions updated for context APU
22:51:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:19 INFO  : 'con' command is executed.
22:51:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:51:19 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:51:43 INFO  : Disconnected from the channel tcfchan#2.
22:51:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:51:44 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:51:44 INFO  : 'jtag frequency' command is executed.
22:51:44 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:51:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:51:46 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:51:46 INFO  : Context for 'APU' is selected.
22:51:47 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:51:47 INFO  : 'configparams force-mem-access 1' command is executed.
22:51:47 INFO  : Context for 'APU' is selected.
22:51:47 INFO  : 'stop' command is executed.
22:51:47 INFO  : 'ps7_init' command is executed.
22:51:47 INFO  : 'ps7_post_config' command is executed.
22:51:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:51:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:48 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:51:48 INFO  : 'configparams force-mem-access 0' command is executed.
22:51:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:51:48 INFO  : Memory regions updated for context APU
22:51:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:48 INFO  : 'con' command is executed.
22:51:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:51:48 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:52:33 INFO  : Disconnected from the channel tcfchan#3.
22:52:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:52:34 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:52:34 INFO  : 'jtag frequency' command is executed.
22:52:34 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:52:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:52:36 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:52:36 INFO  : Context for 'APU' is selected.
22:52:37 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:52:37 INFO  : 'configparams force-mem-access 1' command is executed.
22:52:37 INFO  : Context for 'APU' is selected.
22:52:37 INFO  : 'stop' command is executed.
22:52:37 INFO  : 'ps7_init' command is executed.
22:52:37 INFO  : 'ps7_post_config' command is executed.
22:52:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:52:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:52:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:52:38 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:52:38 INFO  : 'configparams force-mem-access 0' command is executed.
22:52:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:52:38 INFO  : Memory regions updated for context APU
22:52:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:52:38 INFO  : 'con' command is executed.
22:52:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:52:38 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:52:55 INFO  : Disconnected from the channel tcfchan#4.
22:52:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:52:56 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:52:57 INFO  : 'jtag frequency' command is executed.
22:52:57 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:52:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:52:58 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:52:58 INFO  : Context for 'APU' is selected.
22:52:59 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:52:59 INFO  : 'configparams force-mem-access 1' command is executed.
22:52:59 INFO  : Context for 'APU' is selected.
22:53:00 INFO  : 'stop' command is executed.
22:53:00 INFO  : 'ps7_init' command is executed.
22:53:00 INFO  : 'ps7_post_config' command is executed.
22:53:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:53:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:00 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:53:00 INFO  : 'configparams force-mem-access 0' command is executed.
22:53:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:53:00 INFO  : Memory regions updated for context APU
22:53:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:00 INFO  : 'con' command is executed.
22:53:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:53:00 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:54:50 INFO  : Disconnected from the channel tcfchan#5.
22:54:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:54:51 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:54:51 INFO  : 'jtag frequency' command is executed.
22:54:51 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:54:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:54:52 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:54:52 INFO  : Context for 'APU' is selected.
22:54:54 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:54:54 INFO  : 'configparams force-mem-access 1' command is executed.
22:54:54 INFO  : Context for 'APU' is selected.
22:54:54 INFO  : 'stop' command is executed.
22:54:54 INFO  : 'ps7_init' command is executed.
22:54:54 INFO  : 'ps7_post_config' command is executed.
22:54:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:54:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:54 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:54:54 INFO  : 'configparams force-mem-access 0' command is executed.
22:54:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:54:54 INFO  : Memory regions updated for context APU
22:54:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:54 INFO  : 'con' command is executed.
22:54:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:54:54 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:55:09 INFO  : Disconnected from the channel tcfchan#6.
22:55:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:55:10 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:55:10 INFO  : 'jtag frequency' command is executed.
22:55:10 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:55:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:55:11 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:55:12 INFO  : Context for 'APU' is selected.
22:55:13 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:55:13 INFO  : 'configparams force-mem-access 1' command is executed.
22:55:13 INFO  : Context for 'APU' is selected.
22:55:13 INFO  : 'stop' command is executed.
22:55:13 INFO  : 'ps7_init' command is executed.
22:55:13 INFO  : 'ps7_post_config' command is executed.
22:55:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:55:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:13 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:55:13 INFO  : 'configparams force-mem-access 0' command is executed.
22:55:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:55:13 INFO  : Memory regions updated for context APU
22:55:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:13 INFO  : 'con' command is executed.
22:55:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:55:13 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:56:05 INFO  : Disconnected from the channel tcfchan#7.
22:56:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:56:06 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:56:06 INFO  : 'jtag frequency' command is executed.
22:56:06 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:56:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:56:07 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:56:07 INFO  : Context for 'APU' is selected.
22:56:09 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:56:09 INFO  : 'configparams force-mem-access 1' command is executed.
22:56:09 INFO  : Context for 'APU' is selected.
22:56:09 INFO  : 'stop' command is executed.
22:56:09 INFO  : 'ps7_init' command is executed.
22:56:09 INFO  : 'ps7_post_config' command is executed.
22:56:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:56:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:09 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:56:09 INFO  : 'configparams force-mem-access 0' command is executed.
22:56:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:56:10 INFO  : Memory regions updated for context APU
22:56:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:10 INFO  : 'con' command is executed.
22:56:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:56:10 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:59:44 INFO  : Disconnected from the channel tcfchan#8.
22:59:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:46 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:59:46 INFO  : 'jtag frequency' command is executed.
22:59:46 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:59:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:59:47 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:59:47 INFO  : Context for 'APU' is selected.
22:59:48 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:59:48 INFO  : 'configparams force-mem-access 1' command is executed.
22:59:48 INFO  : Context for 'APU' is selected.
22:59:48 INFO  : 'stop' command is executed.
22:59:49 INFO  : 'ps7_init' command is executed.
22:59:49 INFO  : 'ps7_post_config' command is executed.
22:59:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:59:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:49 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:59:49 INFO  : 'configparams force-mem-access 0' command is executed.
22:59:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:59:49 INFO  : Memory regions updated for context APU
22:59:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:49 INFO  : 'con' command is executed.
22:59:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:59:49 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:00:43 INFO  : Disconnected from the channel tcfchan#9.
23:00:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:00:44 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:00:44 INFO  : 'jtag frequency' command is executed.
23:00:44 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:00:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:00:46 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:00:46 INFO  : Context for 'APU' is selected.
23:00:47 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:00:47 INFO  : 'configparams force-mem-access 1' command is executed.
23:00:47 INFO  : Context for 'APU' is selected.
23:00:47 INFO  : 'stop' command is executed.
23:00:47 INFO  : 'ps7_init' command is executed.
23:00:47 INFO  : 'ps7_post_config' command is executed.
23:00:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:00:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:48 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:00:48 INFO  : 'configparams force-mem-access 0' command is executed.
23:00:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:00:48 INFO  : Memory regions updated for context APU
23:00:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:48 INFO  : 'con' command is executed.
23:00:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:00:48 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:01:56 INFO  : Disconnected from the channel tcfchan#10.
23:01:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:01:57 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:01:57 INFO  : 'jtag frequency' command is executed.
23:01:57 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:01:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:01:58 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:01:58 INFO  : Context for 'APU' is selected.
23:02:00 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:02:00 INFO  : 'configparams force-mem-access 1' command is executed.
23:02:00 INFO  : Context for 'APU' is selected.
23:02:00 INFO  : 'stop' command is executed.
23:02:00 INFO  : 'ps7_init' command is executed.
23:02:00 INFO  : 'ps7_post_config' command is executed.
23:02:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:02:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:00 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:02:00 INFO  : 'configparams force-mem-access 0' command is executed.
23:02:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:02:01 INFO  : Memory regions updated for context APU
23:02:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:01 INFO  : 'con' command is executed.
23:02:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:02:01 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:03:19 INFO  : Disconnected from the channel tcfchan#11.
23:03:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:20 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:03:20 INFO  : 'jtag frequency' command is executed.
23:03:20 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:03:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:03:22 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:03:22 INFO  : Context for 'APU' is selected.
23:03:23 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:03:23 INFO  : 'configparams force-mem-access 1' command is executed.
23:03:23 INFO  : Context for 'APU' is selected.
23:03:23 INFO  : 'stop' command is executed.
23:03:23 INFO  : 'ps7_init' command is executed.
23:03:23 INFO  : 'ps7_post_config' command is executed.
23:03:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:03:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:24 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:03:24 INFO  : 'configparams force-mem-access 0' command is executed.
23:03:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:03:24 INFO  : Memory regions updated for context APU
23:03:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:24 INFO  : 'con' command is executed.
23:03:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:03:24 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:04:14 INFO  : Disconnected from the channel tcfchan#12.
23:04:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:04:15 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:04:15 INFO  : 'jtag frequency' command is executed.
23:04:15 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:04:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:04:17 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:04:17 INFO  : Context for 'APU' is selected.
23:04:18 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:04:18 INFO  : 'configparams force-mem-access 1' command is executed.
23:04:18 INFO  : Context for 'APU' is selected.
23:04:18 INFO  : 'stop' command is executed.
23:04:18 INFO  : 'ps7_init' command is executed.
23:04:18 INFO  : 'ps7_post_config' command is executed.
23:04:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:04:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:18 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:04:18 INFO  : 'configparams force-mem-access 0' command is executed.
23:04:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:04:18 INFO  : Memory regions updated for context APU
23:04:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:19 INFO  : 'con' command is executed.
23:04:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:04:19 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:04:54 INFO  : Disconnected from the channel tcfchan#13.
23:04:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:04:55 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:04:55 INFO  : 'jtag frequency' command is executed.
23:04:55 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:04:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:04:57 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:04:57 INFO  : Context for 'APU' is selected.
23:04:58 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:04:58 INFO  : 'configparams force-mem-access 1' command is executed.
23:04:58 INFO  : Context for 'APU' is selected.
23:04:58 INFO  : 'stop' command is executed.
23:04:58 INFO  : 'ps7_init' command is executed.
23:04:58 INFO  : 'ps7_post_config' command is executed.
23:04:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:04:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:59 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:04:59 INFO  : 'configparams force-mem-access 0' command is executed.
23:04:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:04:59 INFO  : Memory regions updated for context APU
23:04:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:59 INFO  : 'con' command is executed.
23:04:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:04:59 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:06:01 INFO  : Disconnected from the channel tcfchan#14.
23:06:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:03 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:06:03 INFO  : 'jtag frequency' command is executed.
23:06:03 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:06:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:06:04 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:06:04 INFO  : Context for 'APU' is selected.
23:06:05 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:06:05 INFO  : 'configparams force-mem-access 1' command is executed.
23:06:05 INFO  : Context for 'APU' is selected.
23:06:05 INFO  : 'stop' command is executed.
23:06:06 INFO  : 'ps7_init' command is executed.
23:06:06 INFO  : 'ps7_post_config' command is executed.
23:06:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:06:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:06 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:06:06 INFO  : 'configparams force-mem-access 0' command is executed.
23:06:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:06:06 INFO  : Memory regions updated for context APU
23:06:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:06 INFO  : 'con' command is executed.
23:06:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:06:06 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:06:24 INFO  : Disconnected from the channel tcfchan#15.
23:06:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:25 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:06:25 INFO  : 'jtag frequency' command is executed.
23:06:25 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:06:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:06:26 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:06:26 INFO  : Context for 'APU' is selected.
23:06:28 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:06:28 INFO  : 'configparams force-mem-access 1' command is executed.
23:06:28 INFO  : Context for 'APU' is selected.
23:06:28 INFO  : 'stop' command is executed.
23:06:28 INFO  : 'ps7_init' command is executed.
23:06:28 INFO  : 'ps7_post_config' command is executed.
23:06:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:06:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:28 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:06:28 INFO  : 'configparams force-mem-access 0' command is executed.
23:06:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:06:28 INFO  : Memory regions updated for context APU
23:06:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:28 INFO  : 'con' command is executed.
23:06:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:06:28 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:09:59 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1572991799058,  Project:1572990424724
23:09:59 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:09:59 INFO  : Copied contents of C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:10:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:10:03 INFO  : 
23:10:04 INFO  : Updating hardware inferred compiler options for firstTest.
23:10:04 INFO  : Clearing existing target manager status.
23:10:04 INFO  : Closing and re-opening the MSS file of ther project firstTest_bsp
23:10:04 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:10:05 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:10:31 INFO  : Disconnected from the channel tcfchan#16.
23:10:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:10:32 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:10:32 INFO  : 'jtag frequency' command is executed.
23:10:32 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:10:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:10:32 ERROR : couldn't open "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit": no such file or directory
23:10:32 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: couldn't open "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit": no such file or directory
23:10:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

23:10:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:10:46 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:10:46 INFO  : 'jtag frequency' command is executed.
23:10:46 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:10:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:10:46 ERROR : couldn't open "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit": no such file or directory
23:10:46 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: couldn't open "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit": no such file or directory
23:10:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

23:11:15 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1572990424724,  Project:1572991799058
23:11:15 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:11:15 INFO  : Copied contents of C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:11:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:11:20 INFO  : 
23:11:21 INFO  : Updating hardware inferred compiler options for firstTest.
23:11:21 INFO  : Clearing existing target manager status.
23:11:21 INFO  : Closing and re-opening the MSS file of ther project firstTest_bsp
23:11:21 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:11:22 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:11:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:11:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:11:46 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:12:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:12:07 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:12:07 INFO  : 'jtag frequency' command is executed.
23:12:07 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:12:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:12:08 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:12:08 INFO  : Context for 'APU' is selected.
23:12:08 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:12:08 INFO  : 'configparams force-mem-access 1' command is executed.
23:12:08 INFO  : Context for 'APU' is selected.
23:12:08 INFO  : 'stop' command is executed.
23:12:08 INFO  : 'ps7_init' command is executed.
23:12:08 INFO  : 'ps7_post_config' command is executed.
23:12:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:12:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:09 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:12:09 INFO  : 'configparams force-mem-access 0' command is executed.
23:12:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:12:09 INFO  : Memory regions updated for context APU
23:12:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:09 INFO  : 'con' command is executed.
23:12:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:12:09 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:12:20 INFO  : Disconnected from the channel tcfchan#17.
23:12:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:12:21 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:12:21 INFO  : 'jtag frequency' command is executed.
23:12:21 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:12:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:12:22 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:12:22 INFO  : Context for 'APU' is selected.
23:12:22 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:12:22 INFO  : 'configparams force-mem-access 1' command is executed.
23:12:22 INFO  : Context for 'APU' is selected.
23:12:22 INFO  : 'stop' command is executed.
23:12:22 INFO  : 'ps7_init' command is executed.
23:12:22 INFO  : 'ps7_post_config' command is executed.
23:12:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:12:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:23 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:12:23 INFO  : 'configparams force-mem-access 0' command is executed.
23:12:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:12:23 INFO  : Memory regions updated for context APU
23:12:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:23 INFO  : 'con' command is executed.
23:12:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:12:23 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:12:23 INFO  : Disconnected from the channel tcfchan#18.
23:14:49 INFO  : Registering command handlers for SDK TCF services
23:14:49 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\temp_xsdb_launch_script.tcl
23:14:51 INFO  : XSCT server has started successfully.
23:14:51 INFO  : Successfully done setting XSCT server connection channel  
23:14:51 INFO  : Successfully done setting SDK workspace  
23:14:51 INFO  : Processing command line option -hwspec C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
23:14:51 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:14:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1572992054771,  Project:1572990424724
23:14:54 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
23:14:54 INFO  : Copied contents of C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:14:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:14:59 INFO  : 
23:15:00 INFO  : Updating hardware inferred compiler options for firstTest.
23:15:00 INFO  : Clearing existing target manager status.
23:15:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:15:25 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:15:25 INFO  : 'jtag frequency' command is executed.
23:15:25 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:15:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:15:27 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:15:27 INFO  : Context for 'APU' is selected.
23:15:27 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:15:27 INFO  : 'configparams force-mem-access 1' command is executed.
23:15:27 INFO  : Context for 'APU' is selected.
23:15:27 INFO  : 'stop' command is executed.
23:15:28 INFO  : 'ps7_init' command is executed.
23:15:28 INFO  : 'ps7_post_config' command is executed.
23:15:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:15:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:28 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:15:28 INFO  : 'configparams force-mem-access 0' command is executed.
23:15:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:15:28 INFO  : Memory regions updated for context APU
23:15:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:28 INFO  : 'con' command is executed.
23:15:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:15:28 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:16:35 INFO  : Disconnected from the channel tcfchan#1.
23:16:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:16:36 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:16:36 INFO  : 'jtag frequency' command is executed.
23:16:36 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:16:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:16:38 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:16:38 INFO  : Context for 'APU' is selected.
23:16:39 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:16:39 INFO  : 'configparams force-mem-access 1' command is executed.
23:16:39 INFO  : Context for 'APU' is selected.
23:16:39 INFO  : 'stop' command is executed.
23:16:40 INFO  : 'ps7_init' command is executed.
23:16:40 INFO  : 'ps7_post_config' command is executed.
23:16:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:16:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:40 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:16:40 INFO  : 'configparams force-mem-access 0' command is executed.
23:16:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:16:40 INFO  : Memory regions updated for context APU
23:16:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:40 INFO  : 'con' command is executed.
23:16:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:16:40 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:17:07 INFO  : Disconnected from the channel tcfchan#2.
23:17:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:17:08 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:17:08 INFO  : 'jtag frequency' command is executed.
23:17:08 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:17:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:17:09 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:17:09 INFO  : Context for 'APU' is selected.
23:17:09 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:17:09 INFO  : 'configparams force-mem-access 1' command is executed.
23:17:09 INFO  : Context for 'APU' is selected.
23:17:09 INFO  : 'stop' command is executed.
23:17:10 INFO  : 'ps7_init' command is executed.
23:17:10 INFO  : 'ps7_post_config' command is executed.
23:17:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:17:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:10 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:17:10 INFO  : 'configparams force-mem-access 0' command is executed.
23:17:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:17:10 INFO  : Memory regions updated for context APU
23:17:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:10 INFO  : 'con' command is executed.
23:17:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:17:10 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:18:01 INFO  : Disconnected from the channel tcfchan#3.
23:18:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:18:02 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:18:02 INFO  : 'jtag frequency' command is executed.
23:18:02 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:18:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:18:04 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:18:04 INFO  : Context for 'APU' is selected.
23:18:04 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:18:04 INFO  : 'configparams force-mem-access 1' command is executed.
23:18:04 INFO  : Context for 'APU' is selected.
23:18:04 INFO  : 'stop' command is executed.
23:18:04 INFO  : 'ps7_init' command is executed.
23:18:04 INFO  : 'ps7_post_config' command is executed.
23:18:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:18:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:04 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:18:04 INFO  : 'configparams force-mem-access 0' command is executed.
23:18:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:18:04 INFO  : Memory regions updated for context APU
23:18:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:04 INFO  : 'con' command is executed.
23:18:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:18:04 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:18:57 INFO  : Disconnected from the channel tcfchan#4.
23:18:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:18:58 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:18:58 INFO  : 'jtag frequency' command is executed.
23:18:58 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:18:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:18:59 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:18:59 INFO  : Context for 'APU' is selected.
23:18:59 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:18:59 INFO  : 'configparams force-mem-access 1' command is executed.
23:18:59 INFO  : Context for 'APU' is selected.
23:18:59 INFO  : 'stop' command is executed.
23:18:59 INFO  : 'ps7_init' command is executed.
23:18:59 INFO  : 'ps7_post_config' command is executed.
23:18:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:19:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:00 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:19:00 INFO  : 'configparams force-mem-access 0' command is executed.
23:19:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:19:00 INFO  : Memory regions updated for context APU
23:19:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:00 INFO  : 'con' command is executed.
23:19:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:19:00 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:19:22 INFO  : Disconnected from the channel tcfchan#5.
23:20:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:20:12 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:20:12 INFO  : 'jtag frequency' command is executed.
23:20:12 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:20:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:20:13 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:20:13 INFO  : Context for 'APU' is selected.
23:20:13 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:20:13 INFO  : 'configparams force-mem-access 1' command is executed.
23:20:13 INFO  : Context for 'APU' is selected.
23:20:13 INFO  : 'stop' command is executed.
23:20:14 INFO  : 'ps7_init' command is executed.
23:20:14 INFO  : 'ps7_post_config' command is executed.
23:20:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:20:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:14 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:20:14 INFO  : 'configparams force-mem-access 0' command is executed.
23:20:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:20:14 INFO  : Memory regions updated for context APU
23:20:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:14 INFO  : 'con' command is executed.
23:20:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:20:14 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:20:43 INFO  : Disconnected from the channel tcfchan#6.
23:20:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:20:44 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:20:44 INFO  : 'jtag frequency' command is executed.
23:20:44 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:20:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:20:45 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:20:45 INFO  : Context for 'APU' is selected.
23:20:45 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:20:45 INFO  : 'configparams force-mem-access 1' command is executed.
23:20:45 INFO  : Context for 'APU' is selected.
23:20:45 INFO  : 'stop' command is executed.
23:20:46 INFO  : 'ps7_init' command is executed.
23:20:46 INFO  : 'ps7_post_config' command is executed.
23:20:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:20:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:46 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:20:46 INFO  : 'configparams force-mem-access 0' command is executed.
23:20:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:20:46 INFO  : Memory regions updated for context APU
23:20:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:46 INFO  : 'con' command is executed.
23:20:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:20:46 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:21:28 INFO  : Disconnected from the channel tcfchan#7.
23:44:53 INFO  : Registering command handlers for SDK TCF services
23:44:53 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\temp_xsdb_launch_script.tcl
23:44:55 INFO  : XSCT server has started successfully.
23:44:55 INFO  : Successfully done setting XSCT server connection channel  
23:44:57 INFO  : Successfully done setting SDK workspace  
23:44:57 INFO  : Processing command line option -hwspec C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
23:44:57 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:45:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1572993852346,  Project:1572992054771
23:45:01 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
23:45:01 INFO  : Copied contents of C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:45:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:45:07 INFO  : 
23:45:08 INFO  : Updating hardware inferred compiler options for firstTest.
23:45:08 INFO  : Clearing existing target manager status.
23:45:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:45:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:45:19 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:45:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:45:30 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:45:30 INFO  : 'jtag frequency' command is executed.
23:45:30 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:45:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:45:31 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:45:31 INFO  : Context for 'APU' is selected.
23:45:31 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:45:31 INFO  : 'configparams force-mem-access 1' command is executed.
23:45:31 INFO  : Context for 'APU' is selected.
23:45:32 INFO  : 'stop' command is executed.
23:45:33 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
23:45:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
----------------End of Script----------------

23:46:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:46:06 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:46:06 INFO  : 'jtag frequency' command is executed.
23:46:06 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:46:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:46:08 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:46:08 INFO  : Context for 'APU' is selected.
23:46:08 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:46:08 INFO  : 'configparams force-mem-access 1' command is executed.
23:46:08 INFO  : Context for 'APU' is selected.
23:46:08 INFO  : 'stop' command is executed.
23:46:09 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
23:46:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
----------------End of Script----------------

23:46:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:46:59 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:46:59 INFO  : 'jtag frequency' command is executed.
23:46:59 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:46:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:47:00 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:47:00 INFO  : Context for 'APU' is selected.
23:47:00 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:47:00 INFO  : 'configparams force-mem-access 1' command is executed.
23:47:00 INFO  : Context for 'APU' is selected.
23:47:01 INFO  : 'stop' command is executed.
23:47:02 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
23:47:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
----------------End of Script----------------

23:47:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:13 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:47:13 INFO  : 'jtag frequency' command is executed.
23:47:13 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:47:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:47:14 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:47:15 INFO  : Context for 'APU' is selected.
23:47:15 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:47:15 INFO  : 'configparams force-mem-access 1' command is executed.
23:47:15 INFO  : Context for 'APU' is selected.
23:47:15 INFO  : 'stop' command is executed.
23:47:15 INFO  : 'ps7_init' command is executed.
23:47:15 INFO  : 'ps7_post_config' command is executed.
23:47:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:47:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:16 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:47:16 INFO  : 'configparams force-mem-access 0' command is executed.
23:47:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:47:16 INFO  : Memory regions updated for context APU
23:47:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:16 INFO  : 'con' command is executed.
23:47:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:47:16 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:51:53 INFO  : Disconnected from the channel tcfchan#1.
11:43:48 INFO  : Registering command handlers for SDK TCF services
11:43:49 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\temp_xsdb_launch_script.tcl
11:43:51 INFO  : XSCT server has started successfully.
11:43:53 INFO  : Successfully done setting XSCT server connection channel  
11:43:53 INFO  : Processing command line option -hwspec C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
11:43:53 INFO  : Successfully done setting SDK workspace  
11:43:53 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:43:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573036904919,  Project:1572993852346
11:43:57 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
11:43:57 INFO  : Copied contents of C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:44:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:44:04 INFO  : 
11:44:05 INFO  : Updating hardware inferred compiler options for firstTest.
11:44:05 INFO  : Clearing existing target manager status.
11:44:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:34 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
11:44:34 INFO  : 'jtag frequency' command is executed.
11:44:34 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:44:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
11:44:36 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:44:36 INFO  : Context for 'APU' is selected.
11:44:36 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:44:36 INFO  : 'configparams force-mem-access 1' command is executed.
11:44:36 INFO  : Context for 'APU' is selected.
11:44:36 INFO  : 'stop' command is executed.
11:44:36 INFO  : 'ps7_init' command is executed.
11:44:36 INFO  : 'ps7_post_config' command is executed.
11:44:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:44:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:36 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:44:36 INFO  : 'configparams force-mem-access 0' command is executed.
11:44:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

11:44:36 INFO  : Memory regions updated for context APU
11:44:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:36 INFO  : 'con' command is executed.
11:44:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

11:44:36 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
11:48:19 INFO  : Disconnected from the channel tcfchan#1.
11:48:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:20 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
11:48:20 INFO  : 'jtag frequency' command is executed.
11:48:20 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:48:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
11:48:21 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:48:21 INFO  : Context for 'APU' is selected.
11:48:22 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:48:22 INFO  : 'configparams force-mem-access 1' command is executed.
11:48:23 INFO  : Context for 'APU' is selected.
11:48:23 INFO  : 'stop' command is executed.
11:48:23 INFO  : 'ps7_init' command is executed.
11:48:23 INFO  : 'ps7_post_config' command is executed.
11:48:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:48:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:23 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:48:23 INFO  : 'configparams force-mem-access 0' command is executed.
11:48:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

11:48:23 INFO  : Memory regions updated for context APU
11:48:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:23 INFO  : 'con' command is executed.
11:48:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

11:48:23 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
11:49:06 INFO  : Disconnected from the channel tcfchan#2.
11:49:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:07 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
11:49:07 INFO  : 'jtag frequency' command is executed.
11:49:07 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:49:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
11:49:08 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:49:08 INFO  : Context for 'APU' is selected.
11:49:08 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:49:08 INFO  : 'configparams force-mem-access 1' command is executed.
11:49:08 INFO  : Context for 'APU' is selected.
11:49:08 INFO  : 'stop' command is executed.
11:49:08 INFO  : 'ps7_init' command is executed.
11:49:08 INFO  : 'ps7_post_config' command is executed.
11:49:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:49:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:09 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:49:09 INFO  : 'configparams force-mem-access 0' command is executed.
11:49:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

11:49:09 INFO  : Memory regions updated for context APU
11:49:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:09 INFO  : 'con' command is executed.
11:49:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

11:49:09 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
12:11:34 INFO  : Disconnected from the channel tcfchan#3.
12:13:35 INFO  : Registering command handlers for SDK TCF services
12:13:35 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\temp_xsdb_launch_script.tcl
12:13:37 INFO  : XSCT server has started successfully.
12:13:38 INFO  : Successfully done setting XSCT server connection channel  
12:13:38 INFO  : Processing command line option -hwspec C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
12:13:38 INFO  : Successfully done setting SDK workspace  
12:13:38 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:13:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573038796199,  Project:1573036904919
12:13:40 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
12:13:40 INFO  : Copied contents of C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
12:13:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:13:45 INFO  : 
12:13:46 INFO  : Updating hardware inferred compiler options for firstTest.
12:13:46 INFO  : Clearing existing target manager status.
12:14:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:14:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
12:14:45 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:14:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:14:58 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
12:14:58 INFO  : 'jtag frequency' command is executed.
12:14:58 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:14:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
12:14:59 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:14:59 INFO  : Context for 'APU' is selected.
12:15:00 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:15:00 INFO  : 'configparams force-mem-access 1' command is executed.
12:15:00 INFO  : Context for 'APU' is selected.
12:15:00 INFO  : 'stop' command is executed.
12:15:00 INFO  : 'ps7_init' command is executed.
12:15:00 INFO  : 'ps7_post_config' command is executed.
12:15:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:15:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:15:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:15:00 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:15:00 INFO  : 'configparams force-mem-access 0' command is executed.
12:15:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

12:15:00 INFO  : Memory regions updated for context APU
12:15:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:15:00 INFO  : 'con' command is executed.
12:15:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

12:15:00 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
12:25:37 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573039510005,  Project:1573038796199
12:25:37 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:25:37 INFO  : Copied contents of C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
12:25:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:25:42 INFO  : 
12:25:43 INFO  : Updating hardware inferred compiler options for firstTest.
12:25:43 INFO  : Clearing existing target manager status.
12:25:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:25:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
12:25:56 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:26:00 INFO  : Disconnected from the channel tcfchan#1.
12:26:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:26:01 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
12:26:01 INFO  : 'jtag frequency' command is executed.
12:26:01 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:26:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
12:26:03 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:26:03 INFO  : Context for 'APU' is selected.
12:26:03 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:26:03 INFO  : 'configparams force-mem-access 1' command is executed.
12:26:03 INFO  : Context for 'APU' is selected.
12:26:03 INFO  : 'stop' command is executed.
12:26:03 INFO  : 'ps7_init' command is executed.
12:26:03 INFO  : 'ps7_post_config' command is executed.
12:26:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:26:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:03 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:26:03 INFO  : 'configparams force-mem-access 0' command is executed.
12:26:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

12:26:03 INFO  : Memory regions updated for context APU
12:26:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:03 INFO  : 'con' command is executed.
12:26:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

12:26:03 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
12:26:35 INFO  : Disconnected from the channel tcfchan#2.
15:45:07 INFO  : Registering command handlers for SDK TCF services
15:45:08 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\temp_xsdb_launch_script.tcl
15:45:10 INFO  : XSCT server has started successfully.
15:45:10 INFO  : Successfully done setting XSCT server connection channel  
15:45:10 INFO  : Successfully done setting SDK workspace  
15:45:10 INFO  : Processing command line option -hwspec C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
15:45:10 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:45:13 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573051486427,  Project:1573039510005
15:45:13 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
15:45:13 INFO  : Copied contents of C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
15:45:16 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:45:18 INFO  : 
15:45:19 INFO  : Updating hardware inferred compiler options for firstTest.
15:45:19 INFO  : Clearing existing target manager status.
15:45:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:53 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
15:45:53 INFO  : 'jtag frequency' command is executed.
15:45:53 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:45:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:45:54 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:45:55 INFO  : Context for 'APU' is selected.
15:45:55 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:45:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:55 INFO  : Context for 'APU' is selected.
15:45:55 INFO  : 'stop' command is executed.
15:45:55 INFO  : 'ps7_init' command is executed.
15:45:55 INFO  : 'ps7_post_config' command is executed.
15:45:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:45:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:56 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:45:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:56 INFO  : Memory regions updated for context APU
15:45:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:56 INFO  : 'con' command is executed.
15:45:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

15:45:56 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
15:51:06 INFO  : Disconnected from the channel tcfchan#1.
15:51:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:07 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
15:51:08 INFO  : 'jtag frequency' command is executed.
15:51:08 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:51:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:51:09 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:51:09 INFO  : Context for 'APU' is selected.
15:51:10 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:51:10 INFO  : 'configparams force-mem-access 1' command is executed.
15:51:10 INFO  : Context for 'APU' is selected.
15:51:10 INFO  : 'stop' command is executed.
15:51:11 INFO  : 'ps7_init' command is executed.
15:51:11 INFO  : 'ps7_post_config' command is executed.
15:51:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:51:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:11 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:51:11 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:11 INFO  : Memory regions updated for context APU
15:51:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:11 INFO  : 'con' command is executed.
15:51:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

15:51:11 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
15:51:43 INFO  : Disconnected from the channel tcfchan#2.
15:51:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:45 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
15:51:45 INFO  : 'jtag frequency' command is executed.
15:51:45 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:51:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:51:46 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:51:46 INFO  : Context for 'APU' is selected.
15:51:46 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:51:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:51:46 INFO  : Context for 'APU' is selected.
15:51:46 INFO  : 'stop' command is executed.
15:51:46 INFO  : 'ps7_init' command is executed.
15:51:46 INFO  : 'ps7_post_config' command is executed.
15:51:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:51:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:47 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:51:47 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:47 INFO  : Memory regions updated for context APU
15:51:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:47 INFO  : 'con' command is executed.
15:51:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

15:51:47 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
15:53:36 INFO  : Disconnected from the channel tcfchan#3.
15:53:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:37 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
15:53:37 INFO  : 'jtag frequency' command is executed.
15:53:37 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:53:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:53:38 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:53:38 INFO  : Context for 'APU' is selected.
15:53:38 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:53:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:38 INFO  : Context for 'APU' is selected.
15:53:38 INFO  : 'stop' command is executed.
15:53:39 INFO  : 'ps7_init' command is executed.
15:53:39 INFO  : 'ps7_post_config' command is executed.
15:53:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:53:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:39 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:39 INFO  : Memory regions updated for context APU
15:53:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:39 INFO  : 'con' command is executed.
15:53:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

15:53:39 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:14:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573074824748,  Project:1573051486427
22:14:26 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:14:26 INFO  : Copied contents of C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:14:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:14:33 INFO  : 
22:14:33 INFO  : Updating hardware inferred compiler options for firstTest.
22:14:33 INFO  : Clearing existing target manager status.
22:16:31 INFO  : Disconnected from the channel tcfchan#4.
22:16:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:32 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:16:32 INFO  : 'jtag frequency' command is executed.
22:16:32 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:16:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:16:34 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:16:34 INFO  : Context for 'APU' is selected.
22:16:34 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:16:34 INFO  : 'configparams force-mem-access 1' command is executed.
22:16:34 INFO  : Context for 'APU' is selected.
22:16:34 INFO  : 'stop' command is executed.
22:16:34 INFO  : 'ps7_init' command is executed.
22:16:34 INFO  : 'ps7_post_config' command is executed.
22:16:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:16:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:34 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:16:34 INFO  : 'configparams force-mem-access 0' command is executed.
22:16:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:16:34 INFO  : Memory regions updated for context APU
22:16:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:34 INFO  : 'con' command is executed.
22:16:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:16:34 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:16:57 INFO  : Disconnected from the channel tcfchan#5.
22:16:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:58 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:16:58 INFO  : 'jtag frequency' command is executed.
22:16:58 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:16:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:16:59 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:16:59 INFO  : Context for 'APU' is selected.
22:16:59 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:16:59 INFO  : 'configparams force-mem-access 1' command is executed.
22:16:59 INFO  : Context for 'APU' is selected.
22:16:59 INFO  : 'stop' command is executed.
22:17:00 INFO  : 'ps7_init' command is executed.
22:17:00 INFO  : 'ps7_post_config' command is executed.
22:17:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:17:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:00 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:17:00 INFO  : 'configparams force-mem-access 0' command is executed.
22:17:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:17:00 INFO  : Memory regions updated for context APU
22:17:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:00 INFO  : 'con' command is executed.
22:17:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:17:00 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:17:15 INFO  : Disconnected from the channel tcfchan#6.
22:17:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:17:16 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:17:16 INFO  : 'jtag frequency' command is executed.
22:17:16 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:17:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:17:17 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:17:17 INFO  : Context for 'APU' is selected.
22:17:17 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:17:17 INFO  : 'configparams force-mem-access 1' command is executed.
22:17:17 INFO  : Context for 'APU' is selected.
22:17:17 INFO  : 'stop' command is executed.
22:17:18 INFO  : 'ps7_init' command is executed.
22:17:18 INFO  : 'ps7_post_config' command is executed.
22:17:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:17:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:18 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:17:18 INFO  : 'configparams force-mem-access 0' command is executed.
22:17:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:17:18 INFO  : Memory regions updated for context APU
22:17:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:18 INFO  : 'con' command is executed.
22:17:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:17:18 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:18:31 INFO  : Disconnected from the channel tcfchan#7.
22:18:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:18:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:53 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:18:53 INFO  : 'jtag frequency' command is executed.
22:18:53 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:18:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:18:55 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:18:55 INFO  : Context for 'APU' is selected.
22:18:55 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:18:55 INFO  : 'configparams force-mem-access 1' command is executed.
22:18:55 INFO  : Context for 'APU' is selected.
22:18:55 INFO  : 'stop' command is executed.
22:18:55 INFO  : 'ps7_init' command is executed.
22:18:55 INFO  : 'ps7_post_config' command is executed.
22:18:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:18:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:55 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:18:55 INFO  : 'configparams force-mem-access 0' command is executed.
22:18:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:18:55 INFO  : Memory regions updated for context APU
22:18:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:55 INFO  : 'con' command is executed.
22:18:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:18:55 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:19:09 INFO  : Disconnected from the channel tcfchan#8.
22:20:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:22 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:20:22 INFO  : 'jtag frequency' command is executed.
22:20:22 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:20:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:20:23 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:20:23 INFO  : Context for 'APU' is selected.
22:20:23 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:20:23 INFO  : 'configparams force-mem-access 1' command is executed.
22:20:23 INFO  : Context for 'APU' is selected.
22:20:24 INFO  : 'stop' command is executed.
22:20:24 INFO  : 'ps7_init' command is executed.
22:20:24 INFO  : 'ps7_post_config' command is executed.
22:20:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:20:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:24 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:20:24 INFO  : 'configparams force-mem-access 0' command is executed.
22:20:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:20:24 INFO  : Memory regions updated for context APU
22:20:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:24 INFO  : 'con' command is executed.
22:20:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:20:24 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:20:52 INFO  : Disconnected from the channel tcfchan#9.
22:20:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:53 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:20:53 INFO  : 'jtag frequency' command is executed.
22:20:53 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:20:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:20:55 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:20:55 INFO  : Context for 'APU' is selected.
22:20:55 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:20:55 INFO  : 'configparams force-mem-access 1' command is executed.
22:20:55 INFO  : Context for 'APU' is selected.
22:20:55 INFO  : 'stop' command is executed.
22:20:55 INFO  : 'ps7_init' command is executed.
22:20:55 INFO  : 'ps7_post_config' command is executed.
22:20:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:20:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:55 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:20:55 INFO  : 'configparams force-mem-access 0' command is executed.
22:20:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:20:55 INFO  : Memory regions updated for context APU
22:20:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:56 INFO  : 'con' command is executed.
22:20:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:20:56 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:47:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573076824819,  Project:1573074824748
22:47:19 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:47:19 INFO  : Copied contents of C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:47:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:47:24 INFO  : 
22:47:24 INFO  : Updating hardware inferred compiler options for firstTest.
22:47:24 INFO  : Clearing existing target manager status.
22:47:24 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:47:25 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:47:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:47:35 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:47:58 INFO  : Disconnected from the channel tcfchan#10.
22:47:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:59 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:47:59 INFO  : 'jtag frequency' command is executed.
22:47:59 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:47:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:48:00 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:48:00 INFO  : Context for 'APU' is selected.
22:48:00 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:48:00 INFO  : 'configparams force-mem-access 1' command is executed.
22:48:00 INFO  : Context for 'APU' is selected.
22:48:00 INFO  : 'stop' command is executed.
22:48:01 INFO  : 'ps7_init' command is executed.
22:48:01 INFO  : 'ps7_post_config' command is executed.
22:48:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:48:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:01 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:48:01 INFO  : 'configparams force-mem-access 0' command is executed.
22:48:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:48:01 INFO  : Memory regions updated for context APU
22:48:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:01 INFO  : 'con' command is executed.
22:48:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:48:01 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:50:52 INFO  : Disconnected from the channel tcfchan#11.
22:50:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:50:53 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:50:53 INFO  : 'jtag frequency' command is executed.
22:50:53 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:50:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:50:55 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:50:55 INFO  : Context for 'APU' is selected.
22:50:55 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:50:55 INFO  : 'configparams force-mem-access 1' command is executed.
22:50:55 INFO  : Context for 'APU' is selected.
22:50:55 INFO  : 'stop' command is executed.
22:50:55 INFO  : 'ps7_init' command is executed.
22:50:55 INFO  : 'ps7_post_config' command is executed.
22:50:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:50:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:55 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:50:55 INFO  : 'configparams force-mem-access 0' command is executed.
22:50:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:50:55 INFO  : Memory regions updated for context APU
22:50:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:55 INFO  : 'con' command is executed.
22:50:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:50:55 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:51:23 INFO  : Disconnected from the channel tcfchan#12.
22:51:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:51:25 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:51:25 INFO  : 'jtag frequency' command is executed.
22:51:25 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:51:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:51:26 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:51:26 INFO  : Context for 'APU' is selected.
22:51:26 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:51:26 INFO  : 'configparams force-mem-access 1' command is executed.
22:51:26 INFO  : Context for 'APU' is selected.
22:51:26 INFO  : 'stop' command is executed.
22:51:26 INFO  : 'ps7_init' command is executed.
22:51:26 INFO  : 'ps7_post_config' command is executed.
22:51:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:51:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:26 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:51:26 INFO  : 'configparams force-mem-access 0' command is executed.
22:51:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:51:27 INFO  : Memory regions updated for context APU
22:51:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:27 INFO  : 'con' command is executed.
22:51:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:51:27 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:53:09 INFO  : Disconnected from the channel tcfchan#13.
22:53:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:10 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:53:10 INFO  : 'jtag frequency' command is executed.
22:53:10 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:53:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:53:11 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:53:11 INFO  : Context for 'APU' is selected.
22:53:11 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:53:11 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:11 INFO  : Context for 'APU' is selected.
22:53:12 INFO  : 'stop' command is executed.
22:53:12 INFO  : 'ps7_init' command is executed.
22:53:12 INFO  : 'ps7_post_config' command is executed.
22:53:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:53:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:12 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:53:12 INFO  : 'configparams force-mem-access 0' command is executed.
22:53:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:53:12 INFO  : Memory regions updated for context APU
22:53:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:12 INFO  : 'con' command is executed.
22:53:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:53:12 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:28:59 INFO  : Disconnected from the channel tcfchan#14.
14:12:54 INFO  : Registering command handlers for SDK TCF services
14:12:55 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\temp_xsdb_launch_script.tcl
14:12:58 INFO  : XSCT server has started successfully.
14:12:58 INFO  : Successfully done setting XSCT server connection channel  
14:12:59 INFO  : Successfully done setting SDK workspace  
14:12:59 INFO  : Processing command line option -hwspec C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
14:12:59 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:13:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573218722296,  Project:1573076824819
14:13:03 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
14:13:05 INFO  : Copied contents of C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:13:09 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:13:14 INFO  : 
14:13:15 INFO  : Updating hardware inferred compiler options for firstTest.
14:13:15 INFO  : Clearing existing target manager status.
14:13:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:13:44 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:14:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:25 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:14:26 INFO  : 'jtag frequency' command is executed.
14:14:26 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:14:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:14:28 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:14:28 INFO  : Context for 'APU' is selected.
14:14:28 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:14:28 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:28 INFO  : Context for 'APU' is selected.
14:14:28 INFO  : 'stop' command is executed.
14:14:29 INFO  : 'ps7_init' command is executed.
14:14:29 INFO  : 'ps7_post_config' command is executed.
14:14:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:14:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:29 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:14:29 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:29 INFO  : Memory regions updated for context APU
14:14:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:29 INFO  : 'con' command is executed.
14:14:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

14:14:29 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
14:14:53 INFO  : Disconnected from the channel tcfchan#1.
14:14:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:54 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:14:54 INFO  : 'jtag frequency' command is executed.
14:14:54 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:14:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:14:56 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:14:56 INFO  : Context for 'APU' is selected.
14:14:58 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:14:58 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:58 INFO  : Context for 'APU' is selected.
14:14:58 INFO  : 'stop' command is executed.
14:14:58 INFO  : 'ps7_init' command is executed.
14:14:58 INFO  : 'ps7_post_config' command is executed.
14:14:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:14:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:59 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:14:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:59 INFO  : Memory regions updated for context APU
14:14:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:59 INFO  : 'con' command is executed.
14:14:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

14:14:59 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
14:17:49 INFO  : Disconnected from the channel tcfchan#2.
14:17:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:50 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:17:50 INFO  : 'jtag frequency' command is executed.
14:17:50 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:17:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:17:52 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:17:52 INFO  : Context for 'APU' is selected.
14:17:52 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:17:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:52 INFO  : Context for 'APU' is selected.
14:17:52 INFO  : 'stop' command is executed.
14:17:52 INFO  : 'ps7_init' command is executed.
14:17:52 INFO  : 'ps7_post_config' command is executed.
14:17:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:17:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:53 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:53 INFO  : Memory regions updated for context APU
14:17:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:53 INFO  : 'con' command is executed.
14:17:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

14:17:53 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
14:35:03 INFO  : Disconnected from the channel tcfchan#3.
14:35:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:04 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:35:04 INFO  : 'jtag frequency' command is executed.
14:35:04 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:35:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:35:05 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:35:05 INFO  : Context for 'APU' is selected.
14:35:05 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:35:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:05 INFO  : Context for 'APU' is selected.
14:35:06 INFO  : 'stop' command is executed.
14:35:06 INFO  : 'ps7_init' command is executed.
14:35:06 INFO  : 'ps7_post_config' command is executed.
14:35:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:35:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:06 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:06 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:06 INFO  : Memory regions updated for context APU
14:35:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:06 INFO  : 'con' command is executed.
14:35:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

14:35:06 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
14:36:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:36:14 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:36:19 INFO  : Disconnected from the channel tcfchan#4.
14:36:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:20 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:36:20 INFO  : 'jtag frequency' command is executed.
14:36:20 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:36:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:36:22 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:36:22 INFO  : Context for 'APU' is selected.
14:36:22 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:36:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:22 INFO  : Context for 'APU' is selected.
14:36:22 INFO  : 'stop' command is executed.
14:36:22 INFO  : 'ps7_init' command is executed.
14:36:22 INFO  : 'ps7_post_config' command is executed.
14:36:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:36:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:22 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:23 INFO  : Memory regions updated for context APU
14:36:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:23 INFO  : 'con' command is executed.
14:36:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

14:36:23 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
14:36:57 INFO  : Disconnected from the channel tcfchan#5.
14:36:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:59 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:36:59 INFO  : 'jtag frequency' command is executed.
14:36:59 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:36:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:37:00 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:37:00 INFO  : Context for 'APU' is selected.
14:37:00 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:37:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:00 INFO  : Context for 'APU' is selected.
14:37:00 INFO  : 'stop' command is executed.
14:37:01 INFO  : 'ps7_init' command is executed.
14:37:01 INFO  : 'ps7_post_config' command is executed.
14:37:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:37:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:01 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:01 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:01 INFO  : Memory regions updated for context APU
14:37:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:01 INFO  : 'con' command is executed.
14:37:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

14:37:01 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
14:37:11 INFO  : Disconnected from the channel tcfchan#6.
14:37:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:13 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:37:13 INFO  : 'jtag frequency' command is executed.
14:37:13 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:37:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:37:14 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:37:14 INFO  : Context for 'APU' is selected.
14:37:14 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:37:14 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:14 INFO  : Context for 'APU' is selected.
14:37:14 INFO  : 'stop' command is executed.
14:37:15 INFO  : 'ps7_init' command is executed.
14:37:15 INFO  : 'ps7_post_config' command is executed.
14:37:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:37:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:15 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:15 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:15 INFO  : Memory regions updated for context APU
14:37:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:15 INFO  : 'con' command is executed.
14:37:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

14:37:15 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
14:37:50 INFO  : Disconnected from the channel tcfchan#7.
14:37:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:51 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:37:51 INFO  : 'jtag frequency' command is executed.
14:37:51 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:37:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:37:52 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:37:52 INFO  : Context for 'APU' is selected.
14:37:52 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:37:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:53 INFO  : Context for 'APU' is selected.
14:37:53 INFO  : 'stop' command is executed.
14:37:53 INFO  : 'ps7_init' command is executed.
14:37:53 INFO  : 'ps7_post_config' command is executed.
14:37:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:37:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:53 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:53 INFO  : Memory regions updated for context APU
14:37:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:53 INFO  : 'con' command is executed.
14:37:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

14:37:53 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
14:38:17 INFO  : Disconnected from the channel tcfchan#8.
14:38:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:18 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:38:18 INFO  : 'jtag frequency' command is executed.
14:38:18 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:38:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:38:20 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:38:20 INFO  : Context for 'APU' is selected.
14:38:20 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:38:20 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:20 INFO  : Context for 'APU' is selected.
14:38:20 INFO  : 'stop' command is executed.
14:38:20 INFO  : 'ps7_init' command is executed.
14:38:20 INFO  : 'ps7_post_config' command is executed.
14:38:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:38:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:20 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:38:20 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:20 INFO  : Memory regions updated for context APU
14:38:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:21 INFO  : 'con' command is executed.
14:38:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

14:38:21 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
14:38:36 INFO  : Disconnected from the channel tcfchan#9.
14:38:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:37 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:38:37 INFO  : 'jtag frequency' command is executed.
14:38:37 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:38:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:38:38 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:38:38 INFO  : Context for 'APU' is selected.
14:38:38 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:38:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:39 INFO  : Context for 'APU' is selected.
14:38:39 INFO  : 'stop' command is executed.
14:38:39 INFO  : 'ps7_init' command is executed.
14:38:39 INFO  : 'ps7_post_config' command is executed.
14:38:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:38:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:39 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:38:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:39 INFO  : Memory regions updated for context APU
14:38:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:39 INFO  : 'con' command is executed.
14:38:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

14:38:39 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
14:38:59 INFO  : Disconnected from the channel tcfchan#10.
14:39:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:01 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:39:01 INFO  : 'jtag frequency' command is executed.
14:39:01 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:39:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:39:02 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:39:02 INFO  : Context for 'APU' is selected.
14:39:02 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:39:02 INFO  : 'configparams force-mem-access 1' command is executed.
14:39:02 INFO  : Context for 'APU' is selected.
14:39:02 INFO  : 'stop' command is executed.
14:39:02 INFO  : 'ps7_init' command is executed.
14:39:02 INFO  : 'ps7_post_config' command is executed.
14:39:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:39:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:03 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:39:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:39:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

14:39:03 INFO  : Memory regions updated for context APU
14:39:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:03 INFO  : 'con' command is executed.
14:39:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

14:39:03 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
14:39:45 INFO  : Disconnected from the channel tcfchan#11.
14:39:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:46 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:39:46 INFO  : 'jtag frequency' command is executed.
14:39:46 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:39:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:39:47 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:39:47 INFO  : Context for 'APU' is selected.
14:39:47 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:39:47 INFO  : 'configparams force-mem-access 1' command is executed.
14:39:47 INFO  : Context for 'APU' is selected.
14:39:47 INFO  : 'stop' command is executed.
14:39:48 INFO  : 'ps7_init' command is executed.
14:39:48 INFO  : 'ps7_post_config' command is executed.
14:39:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:39:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:48 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:39:48 INFO  : 'configparams force-mem-access 0' command is executed.
14:39:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

14:39:48 INFO  : Memory regions updated for context APU
14:39:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:48 INFO  : 'con' command is executed.
14:39:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

14:39:48 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
14:40:08 INFO  : Disconnected from the channel tcfchan#12.
14:40:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:40:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:41:48 INFO  : Registering command handlers for SDK TCF services
14:41:49 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\temp_xsdb_launch_script.tcl
14:41:53 INFO  : XSCT server has started successfully.
14:41:53 INFO  : Successfully done setting XSCT server connection channel  
14:41:53 INFO  : Processing command line option -hwspec C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
14:41:53 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:41:53 INFO  : Successfully done setting SDK workspace  
14:42:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:15 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:42:15 INFO  : 'jtag frequency' command is executed.
14:42:15 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:42:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:42:17 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:42:17 INFO  : Context for 'APU' is selected.
14:42:17 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:42:17 INFO  : 'configparams force-mem-access 1' command is executed.
14:42:17 INFO  : Context for 'APU' is selected.
14:42:17 INFO  : 'stop' command is executed.
14:42:17 INFO  : 'ps7_init' command is executed.
14:42:17 INFO  : 'ps7_post_config' command is executed.
14:42:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:42:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:18 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:42:18 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:18 INFO  : Memory regions updated for context APU
14:42:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:18 INFO  : 'con' command is executed.
14:42:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

14:42:18 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
14:42:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:42:27 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:42:31 INFO  : Disconnected from the channel tcfchan#1.
14:42:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:32 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:42:32 INFO  : 'jtag frequency' command is executed.
14:42:32 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:42:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:42:33 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:42:33 INFO  : Context for 'APU' is selected.
14:42:36 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:42:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:42:36 INFO  : Context for 'APU' is selected.
14:42:36 INFO  : 'stop' command is executed.
14:42:36 INFO  : 'ps7_init' command is executed.
14:42:36 INFO  : 'ps7_post_config' command is executed.
14:42:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:42:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:36 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:42:36 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:36 INFO  : Memory regions updated for context APU
14:42:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:36 INFO  : 'con' command is executed.
14:42:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

14:42:36 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
14:43:00 INFO  : Disconnected from the channel tcfchan#2.
14:43:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:02 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:43:02 INFO  : 'jtag frequency' command is executed.
14:43:02 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:43:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:43:03 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:43:03 INFO  : Context for 'APU' is selected.
14:43:06 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:43:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:06 INFO  : Context for 'APU' is selected.
14:43:06 INFO  : 'stop' command is executed.
14:43:06 INFO  : 'ps7_init' command is executed.
14:43:06 INFO  : 'ps7_post_config' command is executed.
14:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:06 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:06 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:06 INFO  : Memory regions updated for context APU
14:43:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:07 INFO  : 'con' command is executed.
14:43:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

14:43:07 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
14:43:15 INFO  : Disconnected from the channel tcfchan#3.
14:43:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:16 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:43:16 INFO  : 'jtag frequency' command is executed.
14:43:16 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:43:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:43:18 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:43:18 INFO  : Context for 'APU' is selected.
14:43:20 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:43:20 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:20 INFO  : Context for 'APU' is selected.
14:43:20 INFO  : 'stop' command is executed.
14:43:20 INFO  : 'ps7_init' command is executed.
14:43:20 INFO  : 'ps7_post_config' command is executed.
14:43:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:43:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:21 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:21 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:21 INFO  : Memory regions updated for context APU
14:43:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:21 INFO  : 'con' command is executed.
14:43:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

14:43:21 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
14:43:54 INFO  : Disconnected from the channel tcfchan#4.
14:43:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:55 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:43:55 INFO  : 'jtag frequency' command is executed.
14:43:55 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:43:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:43:57 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:43:57 INFO  : Context for 'APU' is selected.
14:43:59 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:43:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:59 INFO  : Context for 'APU' is selected.
14:43:59 INFO  : 'stop' command is executed.
14:44:00 INFO  : 'ps7_init' command is executed.
14:44:00 INFO  : 'ps7_post_config' command is executed.
14:44:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:44:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:00 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:00 INFO  : Memory regions updated for context APU
14:44:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:00 INFO  : 'con' command is executed.
14:44:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

14:44:00 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
14:44:26 INFO  : Disconnected from the channel tcfchan#5.
14:47:32 INFO  : Registering command handlers for SDK TCF services
14:47:33 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\temp_xsdb_launch_script.tcl
14:47:37 INFO  : XSCT server has started successfully.
14:47:38 INFO  : Successfully done setting XSCT server connection channel  
14:47:38 INFO  : Processing command line option -hwspec C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
14:47:38 INFO  : Successfully done setting SDK workspace  
14:47:38 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:47:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:47:53 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:47:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:58 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:47:58 INFO  : 'jtag frequency' command is executed.
14:47:58 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:47:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:48:00 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:48:00 INFO  : Context for 'APU' is selected.
14:48:00 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:48:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:48:00 INFO  : Context for 'APU' is selected.
14:48:00 INFO  : 'stop' command is executed.
14:48:01 INFO  : 'ps7_init' command is executed.
14:48:01 INFO  : 'ps7_post_config' command is executed.
14:48:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:48:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:01 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:48:01 INFO  : 'configparams force-mem-access 0' command is executed.
14:48:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

14:48:01 INFO  : Memory regions updated for context APU
14:48:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:01 INFO  : 'con' command is executed.
14:48:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

14:48:01 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
14:48:10 INFO  : Disconnected from the channel tcfchan#1.
19:04:42 INFO  : Registering command handlers for SDK TCF services
19:04:42 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\temp_xsdb_launch_script.tcl
19:04:44 INFO  : XSCT server has started successfully.
19:04:44 INFO  : Successfully done setting XSCT server connection channel  
19:04:46 INFO  : Successfully done setting SDK workspace  
19:04:46 INFO  : Processing command line option -hwspec C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
19:04:46 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:04:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573235970902,  Project:1573218722296
19:04:51 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
19:04:52 INFO  : Copied contents of C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
19:04:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:04:58 INFO  : 
19:04:59 INFO  : Updating hardware inferred compiler options for firstTest.
19:04:59 INFO  : Clearing existing target manager status.
19:08:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:56 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
19:08:56 INFO  : 'jtag frequency' command is executed.
19:08:56 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:08:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
19:08:57 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:08:57 INFO  : Context for 'APU' is selected.
19:08:57 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:08:57 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:57 INFO  : Context for 'APU' is selected.
19:08:57 INFO  : 'stop' command is executed.
19:08:58 INFO  : 'ps7_init' command is executed.
19:08:58 INFO  : 'ps7_post_config' command is executed.
19:08:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:08:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:58 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:08:58 INFO  : 'configparams force-mem-access 0' command is executed.
19:08:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

19:08:58 INFO  : Memory regions updated for context APU
19:08:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:58 INFO  : 'con' command is executed.
19:08:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

19:08:58 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
19:10:50 INFO  : Disconnected from the channel tcfchan#1.
19:10:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:10:51 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
19:10:51 INFO  : 'jtag frequency' command is executed.
19:10:51 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:10:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
19:10:52 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:10:52 INFO  : Context for 'APU' is selected.
19:10:54 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:10:54 INFO  : 'configparams force-mem-access 1' command is executed.
19:10:54 INFO  : Context for 'APU' is selected.
19:10:54 INFO  : 'stop' command is executed.
19:10:54 INFO  : 'ps7_init' command is executed.
19:10:54 INFO  : 'ps7_post_config' command is executed.
19:10:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:10:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:54 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:10:54 INFO  : 'configparams force-mem-access 0' command is executed.
19:10:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

19:10:54 INFO  : Memory regions updated for context APU
19:10:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:54 INFO  : 'con' command is executed.
19:10:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

19:10:54 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
19:11:14 INFO  : Disconnected from the channel tcfchan#2.
19:11:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:15 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
19:11:15 INFO  : 'jtag frequency' command is executed.
19:11:15 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:11:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
19:11:16 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:11:16 INFO  : Context for 'APU' is selected.
19:11:16 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:11:16 INFO  : 'configparams force-mem-access 1' command is executed.
19:11:16 INFO  : Context for 'APU' is selected.
19:11:16 INFO  : 'stop' command is executed.
19:11:17 INFO  : 'ps7_init' command is executed.
19:11:17 INFO  : 'ps7_post_config' command is executed.
19:11:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:11:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:17 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:11:17 INFO  : 'configparams force-mem-access 0' command is executed.
19:11:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

19:11:17 INFO  : Memory regions updated for context APU
19:11:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:17 INFO  : 'con' command is executed.
19:11:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

19:11:17 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
19:11:26 INFO  : Disconnected from the channel tcfchan#3.
19:11:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:27 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
19:11:27 INFO  : 'jtag frequency' command is executed.
19:11:27 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:11:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
19:11:28 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:11:28 INFO  : Context for 'APU' is selected.
19:11:28 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:11:28 INFO  : 'configparams force-mem-access 1' command is executed.
19:11:28 INFO  : Context for 'APU' is selected.
19:11:28 INFO  : 'stop' command is executed.
19:11:29 INFO  : 'ps7_init' command is executed.
19:11:29 INFO  : 'ps7_post_config' command is executed.
19:11:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:11:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:29 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:11:29 INFO  : 'configparams force-mem-access 0' command is executed.
19:11:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

19:11:29 INFO  : Memory regions updated for context APU
19:11:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:29 INFO  : 'con' command is executed.
19:11:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

19:11:29 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
19:12:13 INFO  : Disconnected from the channel tcfchan#4.
19:20:02 INFO  : Registering command handlers for SDK TCF services
19:20:02 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\temp_xsdb_launch_script.tcl
19:20:04 INFO  : XSCT server has started successfully.
19:20:04 INFO  : Successfully done setting XSCT server connection channel  
19:20:04 INFO  : Successfully done setting SDK workspace  
19:20:04 INFO  : Processing command line option -hwspec C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
19:20:04 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:20:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:15 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
19:20:15 INFO  : 'jtag frequency' command is executed.
19:20:15 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:20:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
19:20:17 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:20:17 INFO  : Context for 'APU' is selected.
19:20:17 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:20:17 INFO  : 'configparams force-mem-access 1' command is executed.
19:20:17 INFO  : Context for 'APU' is selected.
19:20:17 INFO  : 'stop' command is executed.
19:20:17 INFO  : 'ps7_init' command is executed.
19:20:17 INFO  : 'ps7_post_config' command is executed.
19:20:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:20:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:18 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:20:18 INFO  : 'configparams force-mem-access 0' command is executed.
19:20:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

19:20:18 INFO  : Memory regions updated for context APU
19:20:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:18 INFO  : 'con' command is executed.
19:20:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

19:20:18 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
19:21:14 INFO  : Disconnected from the channel tcfchan#1.
19:21:29 INFO  : Registering command handlers for SDK TCF services
19:21:29 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\temp_xsdb_launch_script.tcl
19:21:31 INFO  : XSCT server has started successfully.
19:21:31 INFO  : Successfully done setting XSCT server connection channel  
19:21:32 INFO  : Successfully done setting SDK workspace  
19:21:32 INFO  : Processing command line option -hwspec C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
19:21:32 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:22:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:39 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
19:22:39 INFO  : 'jtag frequency' command is executed.
19:22:39 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:22:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
19:22:41 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:22:41 INFO  : Context for 'APU' is selected.
19:22:41 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:22:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:22:41 INFO  : Context for 'APU' is selected.
19:22:41 INFO  : 'stop' command is executed.
19:22:42 INFO  : 'ps7_init' command is executed.
19:22:42 INFO  : 'ps7_post_config' command is executed.
19:22:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:22:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:42 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:22:42 INFO  : 'configparams force-mem-access 0' command is executed.
19:22:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

19:22:42 INFO  : Memory regions updated for context APU
19:22:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:43 INFO  : 'con' command is executed.
19:22:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

19:22:43 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
19:22:50 INFO  : Disconnected from the channel tcfchan#1.
19:22:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:51 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
19:22:51 INFO  : 'jtag frequency' command is executed.
19:22:51 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:22:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
19:22:53 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:22:53 INFO  : Context for 'APU' is selected.
19:22:54 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:22:54 INFO  : 'configparams force-mem-access 1' command is executed.
19:22:54 INFO  : Context for 'APU' is selected.
19:22:54 INFO  : 'stop' command is executed.
19:22:54 INFO  : 'ps7_init' command is executed.
19:22:54 INFO  : 'ps7_post_config' command is executed.
19:22:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:22:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:55 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:22:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:22:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

19:22:55 INFO  : Memory regions updated for context APU
19:22:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:55 INFO  : 'con' command is executed.
19:22:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

19:22:55 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
19:23:09 INFO  : Disconnected from the channel tcfchan#2.
19:28:05 INFO  : Registering command handlers for SDK TCF services
19:28:05 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\temp_xsdb_launch_script.tcl
19:28:08 INFO  : XSCT server has started successfully.
19:28:08 INFO  : Successfully done setting XSCT server connection channel  
19:28:08 INFO  : Successfully done setting SDK workspace  
19:28:08 INFO  : Processing command line option -hwspec C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
19:28:08 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:28:11 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573237661456,  Project:1573235970902
19:28:11 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
19:28:11 INFO  : Copied contents of C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
19:28:14 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:28:16 INFO  : 
19:28:16 INFO  : Updating hardware inferred compiler options for firstTest.
19:28:16 INFO  : Clearing existing target manager status.
19:28:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:26 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
19:28:26 INFO  : 'jtag frequency' command is executed.
19:28:26 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:28:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
19:28:28 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:28:28 INFO  : Context for 'APU' is selected.
19:28:28 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:28:28 INFO  : 'configparams force-mem-access 1' command is executed.
19:28:28 INFO  : Context for 'APU' is selected.
19:28:28 INFO  : 'stop' command is executed.
19:28:28 INFO  : 'ps7_init' command is executed.
19:28:28 INFO  : 'ps7_post_config' command is executed.
19:28:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:28:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:29 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:28:29 INFO  : 'configparams force-mem-access 0' command is executed.
19:28:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

19:28:29 INFO  : Memory regions updated for context APU
19:28:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:29 INFO  : 'con' command is executed.
19:28:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

19:28:29 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
19:29:20 INFO  : Disconnected from the channel tcfchan#1.
19:29:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:21 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
19:29:21 INFO  : 'jtag frequency' command is executed.
19:29:21 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:29:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
19:29:22 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:29:22 INFO  : Context for 'APU' is selected.
19:29:24 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:29:24 INFO  : 'configparams force-mem-access 1' command is executed.
19:29:24 INFO  : Context for 'APU' is selected.
19:29:24 INFO  : 'stop' command is executed.
19:29:24 INFO  : 'ps7_init' command is executed.
19:29:24 INFO  : 'ps7_post_config' command is executed.
19:29:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:29:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:24 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:29:24 INFO  : 'configparams force-mem-access 0' command is executed.
19:29:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

19:29:24 INFO  : Memory regions updated for context APU
19:29:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:24 INFO  : 'con' command is executed.
19:29:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

19:29:24 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
19:29:37 INFO  : Disconnected from the channel tcfchan#2.
19:29:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:38 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
19:29:38 INFO  : 'jtag frequency' command is executed.
19:29:38 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:29:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
19:29:40 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:29:40 INFO  : Context for 'APU' is selected.
19:29:40 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:29:40 INFO  : 'configparams force-mem-access 1' command is executed.
19:29:40 INFO  : Context for 'APU' is selected.
19:29:40 INFO  : 'stop' command is executed.
19:29:40 INFO  : 'ps7_init' command is executed.
19:29:40 INFO  : 'ps7_post_config' command is executed.
19:29:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:29:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:41 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:29:41 INFO  : 'configparams force-mem-access 0' command is executed.
19:29:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

19:29:41 INFO  : Memory regions updated for context APU
19:29:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:41 INFO  : 'con' command is executed.
19:29:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

19:29:41 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
19:29:49 INFO  : Disconnected from the channel tcfchan#3.
19:29:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:50 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
19:29:50 INFO  : 'jtag frequency' command is executed.
19:29:50 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:29:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
19:29:51 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:29:51 INFO  : Context for 'APU' is selected.
19:29:51 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:29:51 INFO  : 'configparams force-mem-access 1' command is executed.
19:29:51 INFO  : Context for 'APU' is selected.
19:29:51 INFO  : 'stop' command is executed.
19:29:52 INFO  : 'ps7_init' command is executed.
19:29:52 INFO  : 'ps7_post_config' command is executed.
19:29:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:29:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:52 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:29:52 INFO  : 'configparams force-mem-access 0' command is executed.
19:29:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

19:29:52 INFO  : Memory regions updated for context APU
19:29:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:52 INFO  : 'con' command is executed.
19:29:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

19:29:52 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
19:30:05 INFO  : Disconnected from the channel tcfchan#4.
19:30:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:06 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
19:30:06 INFO  : 'jtag frequency' command is executed.
19:30:06 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:30:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
19:30:07 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:30:07 INFO  : Context for 'APU' is selected.
19:30:07 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:30:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:07 INFO  : Context for 'APU' is selected.
19:30:07 INFO  : 'stop' command is executed.
19:30:07 INFO  : 'ps7_init' command is executed.
19:30:07 INFO  : 'ps7_post_config' command is executed.
19:30:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:30:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:08 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:30:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

19:30:08 INFO  : Memory regions updated for context APU
19:30:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:08 INFO  : 'con' command is executed.
19:30:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

19:30:08 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
19:30:47 INFO  : Disconnected from the channel tcfchan#5.
19:31:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:31:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:00:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:55 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:00:55 INFO  : 'jtag frequency' command is executed.
22:00:55 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:00:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:00:56 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:00:57 INFO  : Context for 'APU' is selected.
22:00:57 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:00:57 INFO  : 'configparams force-mem-access 1' command is executed.
22:00:57 INFO  : Context for 'APU' is selected.
22:00:57 INFO  : 'stop' command is executed.
22:00:57 INFO  : 'ps7_init' command is executed.
22:00:57 INFO  : 'ps7_post_config' command is executed.
22:00:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:00:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:58 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:00:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:00:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:00:58 INFO  : Memory regions updated for context APU
22:00:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:58 INFO  : 'con' command is executed.
22:00:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:00:58 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:01:44 INFO  : Disconnected from the channel tcfchan#6.
22:01:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:45 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:01:45 INFO  : 'jtag frequency' command is executed.
22:01:45 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:01:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:01:46 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:01:46 INFO  : Context for 'APU' is selected.
22:01:46 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:01:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:46 INFO  : Context for 'APU' is selected.
22:01:46 INFO  : 'stop' command is executed.
22:01:47 INFO  : 'ps7_init' command is executed.
22:01:47 INFO  : 'ps7_post_config' command is executed.
22:01:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:01:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:47 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:47 INFO  : Memory regions updated for context APU
22:01:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:47 INFO  : 'con' command is executed.
22:01:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:01:47 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:02:46 INFO  : Disconnected from the channel tcfchan#7.
22:02:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:47 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:02:47 INFO  : 'jtag frequency' command is executed.
22:02:47 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:02:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:02:48 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:02:48 INFO  : Context for 'APU' is selected.
22:02:48 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:02:48 INFO  : 'configparams force-mem-access 1' command is executed.
22:02:48 INFO  : Context for 'APU' is selected.
22:02:48 INFO  : 'stop' command is executed.
22:02:49 INFO  : 'ps7_init' command is executed.
22:02:49 INFO  : 'ps7_post_config' command is executed.
22:02:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:02:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:49 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:02:49 INFO  : 'configparams force-mem-access 0' command is executed.
22:02:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:02:49 INFO  : Memory regions updated for context APU
22:02:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:49 INFO  : 'con' command is executed.
22:02:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:02:49 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:03:02 INFO  : Disconnected from the channel tcfchan#8.
22:08:38 INFO  : Registering command handlers for SDK TCF services
22:08:39 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\temp_xsdb_launch_script.tcl
22:08:41 INFO  : XSCT server has started successfully.
22:08:41 INFO  : Successfully done setting XSCT server connection channel  
22:08:43 INFO  : Successfully done setting SDK workspace  
22:08:43 INFO  : Processing command line option -hwspec C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
22:08:43 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:08:47 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573247242825,  Project:1573237661456
22:08:47 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
22:08:47 INFO  : Copied contents of C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:08:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:08:53 INFO  : 
22:08:54 INFO  : Updating hardware inferred compiler options for firstTest.
22:08:54 INFO  : Clearing existing target manager status.
22:09:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:05 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:09:05 INFO  : 'jtag frequency' command is executed.
22:09:05 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:09:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:09:07 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:09:07 INFO  : Context for 'APU' is selected.
22:09:07 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:09:07 INFO  : 'configparams force-mem-access 1' command is executed.
22:09:07 INFO  : Context for 'APU' is selected.
22:09:07 INFO  : 'stop' command is executed.
22:09:08 INFO  : 'ps7_init' command is executed.
22:09:08 INFO  : 'ps7_post_config' command is executed.
22:09:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:09:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:08 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:09:08 INFO  : 'configparams force-mem-access 0' command is executed.
22:09:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:09:08 INFO  : Memory regions updated for context APU
22:09:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:08 INFO  : 'con' command is executed.
22:09:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:09:08 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:15:10 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573247697870,  Project:1573247242825
22:15:10 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:15:10 INFO  : Copied contents of C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:15:13 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:15:15 INFO  : 
22:15:16 INFO  : Updating hardware inferred compiler options for firstTest.
22:15:16 INFO  : Clearing existing target manager status.
22:16:04 INFO  : Disconnected from the channel tcfchan#1.
22:16:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:05 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:16:05 INFO  : 'jtag frequency' command is executed.
22:16:05 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:16:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:16:07 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:16:07 INFO  : Context for 'APU' is selected.
22:16:07 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:16:07 INFO  : 'configparams force-mem-access 1' command is executed.
22:16:07 INFO  : Context for 'APU' is selected.
22:16:07 INFO  : 'stop' command is executed.
22:16:07 INFO  : 'ps7_init' command is executed.
22:16:07 INFO  : 'ps7_post_config' command is executed.
22:16:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:16:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:07 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:16:07 INFO  : 'configparams force-mem-access 0' command is executed.
22:16:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:16:07 INFO  : Memory regions updated for context APU
22:16:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:07 INFO  : 'con' command is executed.
22:16:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:16:07 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:16:13 INFO  : Disconnected from the channel tcfchan#2.
22:16:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:14 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:16:14 INFO  : 'jtag frequency' command is executed.
22:16:14 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:16:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:16:15 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:16:15 INFO  : Context for 'APU' is selected.
22:16:15 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:16:15 INFO  : 'configparams force-mem-access 1' command is executed.
22:16:15 INFO  : Context for 'APU' is selected.
22:16:16 INFO  : 'stop' command is executed.
22:16:16 INFO  : 'ps7_init' command is executed.
22:16:16 INFO  : 'ps7_post_config' command is executed.
22:16:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:16:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:16 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:16:16 INFO  : 'configparams force-mem-access 0' command is executed.
22:16:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:16:16 INFO  : Memory regions updated for context APU
22:16:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:16 INFO  : 'con' command is executed.
22:16:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:16:16 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:16:47 INFO  : Disconnected from the channel tcfchan#3.
22:16:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:48 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:16:48 INFO  : 'jtag frequency' command is executed.
22:16:48 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:16:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:16:50 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:16:50 INFO  : Context for 'APU' is selected.
22:16:50 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:16:50 INFO  : 'configparams force-mem-access 1' command is executed.
22:16:50 INFO  : Context for 'APU' is selected.
22:16:50 INFO  : 'stop' command is executed.
22:16:50 INFO  : 'ps7_init' command is executed.
22:16:50 INFO  : 'ps7_post_config' command is executed.
22:16:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:16:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:50 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:16:50 INFO  : 'configparams force-mem-access 0' command is executed.
22:16:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:16:50 INFO  : Memory regions updated for context APU
22:16:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:51 INFO  : 'con' command is executed.
22:16:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:16:51 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:17:28 INFO  : Disconnected from the channel tcfchan#4.
22:17:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:17:29 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:17:29 INFO  : 'jtag frequency' command is executed.
22:17:29 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:17:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:17:31 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:17:31 INFO  : Context for 'APU' is selected.
22:17:31 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:17:31 INFO  : 'configparams force-mem-access 1' command is executed.
22:17:31 INFO  : Context for 'APU' is selected.
22:17:31 INFO  : 'stop' command is executed.
22:17:31 INFO  : 'ps7_init' command is executed.
22:17:31 INFO  : 'ps7_post_config' command is executed.
22:17:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:17:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:31 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:17:31 INFO  : 'configparams force-mem-access 0' command is executed.
22:17:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:17:31 INFO  : Memory regions updated for context APU
22:17:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:31 INFO  : 'con' command is executed.
22:17:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:17:31 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:18:59 INFO  : Disconnected from the channel tcfchan#5.
22:19:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:19:00 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:19:00 INFO  : 'jtag frequency' command is executed.
22:19:00 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:19:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:19:02 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:19:02 INFO  : Context for 'APU' is selected.
22:19:02 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:19:02 INFO  : 'configparams force-mem-access 1' command is executed.
22:19:02 INFO  : Context for 'APU' is selected.
22:19:02 INFO  : 'stop' command is executed.
22:19:02 INFO  : 'ps7_init' command is executed.
22:19:02 INFO  : 'ps7_post_config' command is executed.
22:19:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:19:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:02 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:19:02 INFO  : 'configparams force-mem-access 0' command is executed.
22:19:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:19:02 INFO  : Memory regions updated for context APU
22:19:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:02 INFO  : 'con' command is executed.
22:19:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:19:02 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:26:06 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573248348525,  Project:1573247697870
22:26:06 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:26:06 INFO  : Copied contents of C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:26:09 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:26:11 INFO  : 
22:26:12 INFO  : Updating hardware inferred compiler options for firstTest.
22:26:12 INFO  : Clearing existing target manager status.
22:26:19 INFO  : Disconnected from the channel tcfchan#6.
22:26:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:20 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:26:20 INFO  : 'jtag frequency' command is executed.
22:26:20 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:26:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:26:22 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:26:22 INFO  : Context for 'APU' is selected.
22:26:22 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:26:22 INFO  : 'configparams force-mem-access 1' command is executed.
22:26:22 INFO  : Context for 'APU' is selected.
22:26:22 INFO  : 'stop' command is executed.
22:26:22 INFO  : 'ps7_init' command is executed.
22:26:22 INFO  : 'ps7_post_config' command is executed.
22:26:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:26:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:22 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:26:22 INFO  : 'configparams force-mem-access 0' command is executed.
22:26:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:26:22 INFO  : Memory regions updated for context APU
22:26:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:23 INFO  : 'con' command is executed.
22:26:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:26:23 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:27:09 INFO  : Disconnected from the channel tcfchan#7.
22:27:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:10 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:27:10 INFO  : 'jtag frequency' command is executed.
22:27:10 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:27:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:27:11 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:27:11 INFO  : Context for 'APU' is selected.
22:27:11 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:27:11 INFO  : 'configparams force-mem-access 1' command is executed.
22:27:11 INFO  : Context for 'APU' is selected.
22:27:11 INFO  : 'stop' command is executed.
22:27:12 INFO  : 'ps7_init' command is executed.
22:27:12 INFO  : 'ps7_post_config' command is executed.
22:27:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:27:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:12 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:27:12 INFO  : 'configparams force-mem-access 0' command is executed.
22:27:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:27:12 INFO  : Memory regions updated for context APU
22:27:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:12 INFO  : 'con' command is executed.
22:27:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:27:12 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:27:24 INFO  : Disconnected from the channel tcfchan#8.
22:27:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:25 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:27:25 INFO  : 'jtag frequency' command is executed.
22:27:25 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:27:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:27:26 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:27:26 INFO  : Context for 'APU' is selected.
22:27:26 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:27:26 INFO  : 'configparams force-mem-access 1' command is executed.
22:27:26 INFO  : Context for 'APU' is selected.
22:27:26 INFO  : 'stop' command is executed.
22:27:27 INFO  : 'ps7_init' command is executed.
22:27:27 INFO  : 'ps7_post_config' command is executed.
22:27:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:27:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:27 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:27:27 INFO  : 'configparams force-mem-access 0' command is executed.
22:27:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:27:27 INFO  : Memory regions updated for context APU
22:27:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:27 INFO  : 'con' command is executed.
22:27:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:27:27 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:38:48 INFO  : Disconnected from the channel tcfchan#9.
22:38:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:38:49 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:38:49 INFO  : 'jtag frequency' command is executed.
22:38:49 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:38:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:38:51 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:38:51 INFO  : Context for 'APU' is selected.
22:38:51 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:38:51 INFO  : 'configparams force-mem-access 1' command is executed.
22:38:51 INFO  : Context for 'APU' is selected.
22:38:51 INFO  : 'stop' command is executed.
22:38:51 INFO  : 'ps7_init' command is executed.
22:38:51 INFO  : 'ps7_post_config' command is executed.
22:38:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:38:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:51 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:38:51 INFO  : 'configparams force-mem-access 0' command is executed.
22:38:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:38:51 INFO  : Memory regions updated for context APU
22:38:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:51 INFO  : 'con' command is executed.
22:38:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:38:51 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:39:34 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573249144817,  Project:1573248348525
22:39:34 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:39:34 INFO  : Copied contents of C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:39:38 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:39:40 INFO  : 
22:39:40 INFO  : Updating hardware inferred compiler options for firstTest.
22:39:40 INFO  : Clearing existing target manager status.
22:39:46 INFO  : Disconnected from the channel tcfchan#10.
22:39:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:39:47 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:39:47 INFO  : 'jtag frequency' command is executed.
22:39:47 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:39:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:39:49 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:39:49 INFO  : Context for 'APU' is selected.
22:39:49 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:39:49 INFO  : 'configparams force-mem-access 1' command is executed.
22:39:49 INFO  : Context for 'APU' is selected.
22:39:49 INFO  : 'stop' command is executed.
22:39:49 INFO  : 'ps7_init' command is executed.
22:39:49 INFO  : 'ps7_post_config' command is executed.
22:39:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:39:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:49 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:39:49 INFO  : 'configparams force-mem-access 0' command is executed.
22:39:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:39:49 INFO  : Memory regions updated for context APU
22:39:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:49 INFO  : 'con' command is executed.
22:39:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:39:49 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:39:53 INFO  : Disconnected from the channel tcfchan#11.
22:40:06 INFO  : Registering command handlers for SDK TCF services
22:40:07 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\temp_xsdb_launch_script.tcl
22:40:09 INFO  : XSCT server has started successfully.
22:40:09 INFO  : Successfully done setting XSCT server connection channel  
22:40:09 INFO  : Successfully done setting SDK workspace  
22:40:09 INFO  : Processing command line option -hwspec C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
22:40:09 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:41:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:24 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:41:24 INFO  : 'jtag frequency' command is executed.
22:41:24 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:41:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:41:26 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:41:26 INFO  : Context for 'APU' is selected.
22:41:26 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:41:26 INFO  : 'configparams force-mem-access 1' command is executed.
22:41:26 INFO  : Context for 'APU' is selected.
22:41:26 INFO  : 'stop' command is executed.
22:41:27 INFO  : 'ps7_init' command is executed.
22:41:27 INFO  : 'ps7_post_config' command is executed.
22:41:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:41:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:27 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:41:27 INFO  : 'configparams force-mem-access 0' command is executed.
22:41:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:41:27 INFO  : Memory regions updated for context APU
22:41:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:28 INFO  : 'con' command is executed.
22:41:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:41:28 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:42:18 INFO  : Disconnected from the channel tcfchan#1.
22:42:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:19 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:42:19 INFO  : 'jtag frequency' command is executed.
22:42:19 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:42:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:42:20 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:42:20 INFO  : Context for 'APU' is selected.
22:42:22 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:42:22 INFO  : 'configparams force-mem-access 1' command is executed.
22:42:22 INFO  : Context for 'APU' is selected.
22:42:22 INFO  : 'stop' command is executed.
22:42:22 INFO  : 'ps7_init' command is executed.
22:42:22 INFO  : 'ps7_post_config' command is executed.
22:42:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:42:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:23 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:42:23 INFO  : 'configparams force-mem-access 0' command is executed.
22:42:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:42:23 INFO  : Memory regions updated for context APU
22:42:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:23 INFO  : 'con' command is executed.
22:42:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:42:23 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:42:45 INFO  : Disconnected from the channel tcfchan#2.
22:42:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:46 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:42:46 INFO  : 'jtag frequency' command is executed.
22:42:46 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:42:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:42:47 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:42:47 INFO  : Context for 'APU' is selected.
22:42:49 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:42:49 INFO  : 'configparams force-mem-access 1' command is executed.
22:42:49 INFO  : Context for 'APU' is selected.
22:42:49 INFO  : 'stop' command is executed.
22:42:49 INFO  : 'ps7_init' command is executed.
22:42:49 INFO  : 'ps7_post_config' command is executed.
22:42:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:42:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:49 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:42:49 INFO  : 'configparams force-mem-access 0' command is executed.
22:42:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:42:49 INFO  : Memory regions updated for context APU
22:42:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:49 INFO  : 'con' command is executed.
22:42:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:42:49 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:43:04 INFO  : Disconnected from the channel tcfchan#3.
22:43:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:05 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:43:05 INFO  : 'jtag frequency' command is executed.
22:43:05 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:43:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:43:06 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:43:06 INFO  : Context for 'APU' is selected.
22:43:08 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:43:08 INFO  : 'configparams force-mem-access 1' command is executed.
22:43:08 INFO  : Context for 'APU' is selected.
22:43:08 INFO  : 'stop' command is executed.
22:43:08 INFO  : 'ps7_init' command is executed.
22:43:08 INFO  : 'ps7_post_config' command is executed.
22:43:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:43:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:08 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:43:08 INFO  : 'configparams force-mem-access 0' command is executed.
22:43:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:43:08 INFO  : Memory regions updated for context APU
22:43:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:09 INFO  : 'con' command is executed.
22:43:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:43:09 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:43:16 INFO  : Disconnected from the channel tcfchan#4.
22:43:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:17 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:43:17 INFO  : 'jtag frequency' command is executed.
22:43:17 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:43:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:43:18 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:43:18 INFO  : Context for 'APU' is selected.
22:43:20 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:43:20 INFO  : 'configparams force-mem-access 1' command is executed.
22:43:20 INFO  : Context for 'APU' is selected.
22:43:20 INFO  : 'stop' command is executed.
22:43:20 INFO  : 'ps7_init' command is executed.
22:43:20 INFO  : 'ps7_post_config' command is executed.
22:43:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:43:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:20 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:43:20 INFO  : 'configparams force-mem-access 0' command is executed.
22:43:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:43:21 INFO  : Memory regions updated for context APU
22:43:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:21 INFO  : 'con' command is executed.
22:43:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:43:21 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
22:43:46 INFO  : Disconnected from the channel tcfchan#5.
22:43:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:48 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
22:43:48 INFO  : 'jtag frequency' command is executed.
22:43:48 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:43:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
22:43:49 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:43:49 INFO  : Context for 'APU' is selected.
22:43:51 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:43:51 INFO  : 'configparams force-mem-access 1' command is executed.
22:43:51 INFO  : Context for 'APU' is selected.
22:43:51 INFO  : 'stop' command is executed.
22:43:51 INFO  : 'ps7_init' command is executed.
22:43:51 INFO  : 'ps7_post_config' command is executed.
22:43:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:43:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:51 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:43:51 INFO  : 'configparams force-mem-access 0' command is executed.
22:43:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:43:51 INFO  : Memory regions updated for context APU
22:43:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:51 INFO  : 'con' command is executed.
22:43:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

22:43:51 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:13:50 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573251083561,  Project:1573249144817
23:13:50 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:13:50 INFO  : Copied contents of C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:13:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:13:56 INFO  : 
23:13:56 INFO  : Updating hardware inferred compiler options for firstTest.
23:13:56 INFO  : Clearing existing target manager status.
23:14:05 INFO  : Disconnected from the channel tcfchan#6.
23:14:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:14:07 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:14:07 INFO  : 'jtag frequency' command is executed.
23:14:07 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:14:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:14:08 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:14:08 INFO  : Context for 'APU' is selected.
23:14:08 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:14:08 INFO  : 'configparams force-mem-access 1' command is executed.
23:14:08 INFO  : Context for 'APU' is selected.
23:14:08 INFO  : 'stop' command is executed.
23:14:08 INFO  : 'ps7_init' command is executed.
23:14:08 INFO  : 'ps7_post_config' command is executed.
23:14:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:14:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:09 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:14:09 INFO  : 'configparams force-mem-access 0' command is executed.
23:14:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:14:09 INFO  : Memory regions updated for context APU
23:14:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:09 INFO  : 'con' command is executed.
23:14:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:14:09 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:14:47 INFO  : Disconnected from the channel tcfchan#7.
23:14:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:14:48 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:14:48 INFO  : 'jtag frequency' command is executed.
23:14:48 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:14:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:14:49 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:14:49 INFO  : Context for 'APU' is selected.
23:14:51 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:14:51 INFO  : 'configparams force-mem-access 1' command is executed.
23:14:51 INFO  : Context for 'APU' is selected.
23:14:51 INFO  : 'stop' command is executed.
23:14:51 INFO  : 'ps7_init' command is executed.
23:14:51 INFO  : 'ps7_post_config' command is executed.
23:14:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:14:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:51 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:14:51 INFO  : 'configparams force-mem-access 0' command is executed.
23:14:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:14:51 INFO  : Memory regions updated for context APU
23:14:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:51 INFO  : 'con' command is executed.
23:14:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:14:51 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:15:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:15:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:15:45 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:15:48 INFO  : Disconnected from the channel tcfchan#8.
23:15:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:15:49 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:15:49 INFO  : 'jtag frequency' command is executed.
23:15:49 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:15:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:15:51 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:15:51 INFO  : Context for 'APU' is selected.
23:15:51 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:15:51 INFO  : 'configparams force-mem-access 1' command is executed.
23:15:51 INFO  : Context for 'APU' is selected.
23:15:51 INFO  : 'stop' command is executed.
23:15:51 INFO  : 'ps7_init' command is executed.
23:15:51 INFO  : 'ps7_post_config' command is executed.
23:15:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:15:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:51 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:15:51 INFO  : 'configparams force-mem-access 0' command is executed.
23:15:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:15:51 INFO  : Memory regions updated for context APU
23:15:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:51 INFO  : 'con' command is executed.
23:15:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:15:51 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:15:57 INFO  : Disconnected from the channel tcfchan#9.
23:16:14 INFO  : Registering command handlers for SDK TCF services
23:16:14 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\temp_xsdb_launch_script.tcl
23:16:16 INFO  : XSCT server has started successfully.
23:16:16 INFO  : Successfully done setting XSCT server connection channel  
23:16:17 INFO  : Successfully done setting SDK workspace  
23:16:17 INFO  : Processing command line option -hwspec C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
23:16:17 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:16:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:16:22 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:16:22 INFO  : 'jtag frequency' command is executed.
23:16:22 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:16:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:16:23 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:16:23 INFO  : Context for 'APU' is selected.
23:16:23 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:16:23 INFO  : 'configparams force-mem-access 1' command is executed.
23:16:23 INFO  : Context for 'APU' is selected.
23:16:23 INFO  : 'stop' command is executed.
23:16:23 INFO  : 'ps7_init' command is executed.
23:16:23 INFO  : 'ps7_post_config' command is executed.
23:16:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:16:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:24 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:16:24 INFO  : 'configparams force-mem-access 0' command is executed.
23:16:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:16:24 INFO  : Memory regions updated for context APU
23:16:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:24 INFO  : 'con' command is executed.
23:16:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:16:24 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:16:41 INFO  : Disconnected from the channel tcfchan#1.
23:16:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:16:42 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:16:42 INFO  : 'jtag frequency' command is executed.
23:16:42 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:16:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:16:44 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:16:44 INFO  : Context for 'APU' is selected.
23:16:45 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:16:45 INFO  : 'configparams force-mem-access 1' command is executed.
23:16:45 INFO  : Context for 'APU' is selected.
23:16:45 INFO  : 'stop' command is executed.
23:16:45 INFO  : 'ps7_init' command is executed.
23:16:45 INFO  : 'ps7_post_config' command is executed.
23:16:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:16:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:46 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:16:46 INFO  : 'configparams force-mem-access 0' command is executed.
23:16:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:16:46 INFO  : Memory regions updated for context APU
23:16:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:46 INFO  : 'con' command is executed.
23:16:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:16:46 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:16:57 INFO  : Disconnected from the channel tcfchan#2.
23:16:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:16:59 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:16:59 INFO  : 'jtag frequency' command is executed.
23:16:59 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:16:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:17:00 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:17:00 INFO  : Context for 'APU' is selected.
23:17:01 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:17:01 INFO  : 'configparams force-mem-access 1' command is executed.
23:17:02 INFO  : Context for 'APU' is selected.
23:17:02 INFO  : 'stop' command is executed.
23:17:02 INFO  : 'ps7_init' command is executed.
23:17:02 INFO  : 'ps7_post_config' command is executed.
23:17:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:17:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:02 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:17:02 INFO  : 'configparams force-mem-access 0' command is executed.
23:17:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:17:02 INFO  : Memory regions updated for context APU
23:17:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:02 INFO  : 'con' command is executed.
23:17:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:17:02 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:17:22 INFO  : Disconnected from the channel tcfchan#3.
23:17:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:17:23 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:17:23 INFO  : 'jtag frequency' command is executed.
23:17:23 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:17:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:17:24 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:17:24 INFO  : Context for 'APU' is selected.
23:17:26 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:17:26 INFO  : 'configparams force-mem-access 1' command is executed.
23:17:26 INFO  : Context for 'APU' is selected.
23:17:26 INFO  : 'stop' command is executed.
23:17:26 INFO  : 'ps7_init' command is executed.
23:17:26 INFO  : 'ps7_post_config' command is executed.
23:17:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:17:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:27 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:17:27 INFO  : 'configparams force-mem-access 0' command is executed.
23:17:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:17:27 INFO  : Memory regions updated for context APU
23:17:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:27 INFO  : 'con' command is executed.
23:17:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:17:27 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:18:16 INFO  : Disconnected from the channel tcfchan#4.
23:18:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:18:17 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:18:17 INFO  : 'jtag frequency' command is executed.
23:18:17 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:18:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:18:19 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:18:19 INFO  : Context for 'APU' is selected.
23:18:20 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:18:20 INFO  : 'configparams force-mem-access 1' command is executed.
23:18:20 INFO  : Context for 'APU' is selected.
23:18:21 INFO  : 'stop' command is executed.
23:18:21 INFO  : 'ps7_init' command is executed.
23:18:21 INFO  : 'ps7_post_config' command is executed.
23:18:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:18:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:21 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:18:21 INFO  : 'configparams force-mem-access 0' command is executed.
23:18:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:18:21 INFO  : Memory regions updated for context APU
23:18:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:21 INFO  : 'con' command is executed.
23:18:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:18:21 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:18:43 INFO  : Disconnected from the channel tcfchan#5.
23:18:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:18:44 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:18:44 INFO  : 'jtag frequency' command is executed.
23:18:44 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:18:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:18:46 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:18:46 INFO  : Context for 'APU' is selected.
23:18:47 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:18:47 INFO  : 'configparams force-mem-access 1' command is executed.
23:18:47 INFO  : Context for 'APU' is selected.
23:18:47 INFO  : 'stop' command is executed.
23:18:47 INFO  : 'ps7_init' command is executed.
23:18:47 INFO  : 'ps7_post_config' command is executed.
23:18:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:18:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:48 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:18:48 INFO  : 'configparams force-mem-access 0' command is executed.
23:18:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:18:48 INFO  : Memory regions updated for context APU
23:18:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:48 INFO  : 'con' command is executed.
23:18:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:18:48 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:19:46 INFO  : Disconnected from the channel tcfchan#6.
23:19:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:19:47 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:19:47 INFO  : 'jtag frequency' command is executed.
23:19:47 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:19:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:19:48 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:19:48 INFO  : Context for 'APU' is selected.
23:19:50 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:19:50 INFO  : 'configparams force-mem-access 1' command is executed.
23:19:50 INFO  : Context for 'APU' is selected.
23:19:50 INFO  : 'stop' command is executed.
23:19:50 INFO  : 'ps7_init' command is executed.
23:19:50 INFO  : 'ps7_post_config' command is executed.
23:19:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:19:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:50 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:19:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:19:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:19:50 INFO  : Memory regions updated for context APU
23:19:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:50 INFO  : 'con' command is executed.
23:19:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:19:50 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:20:00 INFO  : Disconnected from the channel tcfchan#7.
23:20:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:20:01 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:20:01 INFO  : 'jtag frequency' command is executed.
23:20:01 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:20:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:20:03 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:20:03 INFO  : Context for 'APU' is selected.
23:20:05 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:20:05 INFO  : 'configparams force-mem-access 1' command is executed.
23:20:05 INFO  : Context for 'APU' is selected.
23:20:05 INFO  : 'stop' command is executed.
23:20:05 INFO  : 'ps7_init' command is executed.
23:20:05 INFO  : 'ps7_post_config' command is executed.
23:20:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:20:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:05 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:20:05 INFO  : 'configparams force-mem-access 0' command is executed.
23:20:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:20:05 INFO  : Memory regions updated for context APU
23:20:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:05 INFO  : 'con' command is executed.
23:20:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:20:05 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:21:24 INFO  : Disconnected from the channel tcfchan#8.
23:21:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:21:25 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:21:25 INFO  : 'jtag frequency' command is executed.
23:21:25 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:21:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:21:26 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:21:26 INFO  : Context for 'APU' is selected.
23:21:28 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:21:28 INFO  : 'configparams force-mem-access 1' command is executed.
23:21:28 INFO  : Context for 'APU' is selected.
23:21:28 INFO  : 'stop' command is executed.
23:21:28 INFO  : 'ps7_init' command is executed.
23:21:28 INFO  : 'ps7_post_config' command is executed.
23:21:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:21:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:28 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:21:28 INFO  : 'configparams force-mem-access 0' command is executed.
23:21:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:21:28 INFO  : Memory regions updated for context APU
23:21:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:29 INFO  : 'con' command is executed.
23:21:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:21:29 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:21:33 INFO  : Disconnected from the channel tcfchan#9.
23:21:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:21:34 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:21:34 INFO  : 'jtag frequency' command is executed.
23:21:34 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:21:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:21:35 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:21:35 INFO  : Context for 'APU' is selected.
23:21:37 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:21:37 INFO  : 'configparams force-mem-access 1' command is executed.
23:21:37 INFO  : Context for 'APU' is selected.
23:21:37 INFO  : 'stop' command is executed.
23:21:37 INFO  : 'ps7_init' command is executed.
23:21:37 INFO  : 'ps7_post_config' command is executed.
23:21:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:21:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:37 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:21:37 INFO  : 'configparams force-mem-access 0' command is executed.
23:21:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:21:37 INFO  : Memory regions updated for context APU
23:21:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:37 INFO  : 'con' command is executed.
23:21:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:21:37 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:24:54 INFO  : Disconnected from the channel tcfchan#10.
23:24:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:55 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:24:55 INFO  : 'jtag frequency' command is executed.
23:24:55 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:24:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:24:57 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:24:57 INFO  : Context for 'APU' is selected.
23:24:59 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:24:59 INFO  : 'configparams force-mem-access 1' command is executed.
23:24:59 INFO  : Context for 'APU' is selected.
23:24:59 INFO  : 'stop' command is executed.
23:24:59 INFO  : 'ps7_init' command is executed.
23:24:59 INFO  : 'ps7_post_config' command is executed.
23:24:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:24:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:59 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:24:59 INFO  : 'configparams force-mem-access 0' command is executed.
23:24:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:24:59 INFO  : Memory regions updated for context APU
23:24:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:59 INFO  : 'con' command is executed.
23:24:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:24:59 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:26:10 INFO  : Disconnected from the channel tcfchan#11.
23:26:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:11 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:26:11 INFO  : 'jtag frequency' command is executed.
23:26:11 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:26:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:26:13 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:26:13 INFO  : Context for 'APU' is selected.
23:26:14 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:26:14 INFO  : 'configparams force-mem-access 1' command is executed.
23:26:14 INFO  : Context for 'APU' is selected.
23:26:14 INFO  : 'stop' command is executed.
23:26:14 INFO  : 'ps7_init' command is executed.
23:26:14 INFO  : 'ps7_post_config' command is executed.
23:26:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:26:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:15 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:26:15 INFO  : 'configparams force-mem-access 0' command is executed.
23:26:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:26:15 INFO  : Memory regions updated for context APU
23:26:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:15 INFO  : 'con' command is executed.
23:26:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:26:15 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:28:07 INFO  : Disconnected from the channel tcfchan#12.
23:33:39 INFO  : Registering command handlers for SDK TCF services
23:33:40 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\temp_xsdb_launch_script.tcl
23:33:42 INFO  : XSCT server has started successfully.
23:33:42 INFO  : Successfully done setting XSCT server connection channel  
23:33:42 INFO  : Processing command line option -hwspec C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
23:33:42 INFO  : Successfully done setting SDK workspace  
23:33:42 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:33:45 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573252367917,  Project:1573251083561
23:33:45 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
23:33:45 INFO  : Copied contents of C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:33:48 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:33:51 INFO  : 
23:33:51 INFO  : Updating hardware inferred compiler options for firstTest.
23:33:51 INFO  : Clearing existing target manager status.
23:33:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:33:55 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:33:55 INFO  : 'jtag frequency' command is executed.
23:33:55 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:33:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:33:56 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:33:56 INFO  : Context for 'APU' is selected.
23:33:56 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:33:56 INFO  : 'configparams force-mem-access 1' command is executed.
23:33:56 INFO  : Context for 'APU' is selected.
23:33:56 INFO  : 'stop' command is executed.
23:33:57 INFO  : 'ps7_init' command is executed.
23:33:57 INFO  : 'ps7_post_config' command is executed.
23:33:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:33:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:57 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:33:57 INFO  : 'configparams force-mem-access 0' command is executed.
23:33:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:33:57 INFO  : Memory regions updated for context APU
23:33:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:57 INFO  : 'con' command is executed.
23:33:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:33:57 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:34:53 INFO  : Disconnected from the channel tcfchan#1.
23:34:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:34:54 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:34:54 INFO  : 'jtag frequency' command is executed.
23:34:54 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:34:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:34:56 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:34:56 INFO  : Context for 'APU' is selected.
23:34:57 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:34:57 INFO  : 'configparams force-mem-access 1' command is executed.
23:34:57 INFO  : Context for 'APU' is selected.
23:34:57 INFO  : 'stop' command is executed.
23:34:58 INFO  : 'ps7_init' command is executed.
23:34:58 INFO  : 'ps7_post_config' command is executed.
23:34:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:34:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:58 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:34:58 INFO  : 'configparams force-mem-access 0' command is executed.
23:34:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:34:58 INFO  : Memory regions updated for context APU
23:34:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:58 INFO  : 'con' command is executed.
23:34:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:34:58 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:35:31 INFO  : Disconnected from the channel tcfchan#2.
23:35:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:35:32 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:35:32 INFO  : 'jtag frequency' command is executed.
23:35:32 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:35:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:35:34 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:35:34 INFO  : Context for 'APU' is selected.
23:35:34 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:35:34 INFO  : 'configparams force-mem-access 1' command is executed.
23:35:34 INFO  : Context for 'APU' is selected.
23:35:34 INFO  : 'stop' command is executed.
23:35:34 INFO  : 'ps7_init' command is executed.
23:35:34 INFO  : 'ps7_post_config' command is executed.
23:35:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:35:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:34 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:35:34 INFO  : 'configparams force-mem-access 0' command is executed.
23:35:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:35:34 INFO  : Memory regions updated for context APU
23:35:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:34 INFO  : 'con' command is executed.
23:35:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:35:34 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:35:59 INFO  : Disconnected from the channel tcfchan#3.
23:36:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:36:01 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:36:01 INFO  : 'jtag frequency' command is executed.
23:36:01 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:36:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:36:02 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:36:02 INFO  : Context for 'APU' is selected.
23:36:02 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:36:02 INFO  : 'configparams force-mem-access 1' command is executed.
23:36:02 INFO  : Context for 'APU' is selected.
23:36:02 INFO  : 'stop' command is executed.
23:36:02 INFO  : 'ps7_init' command is executed.
23:36:02 INFO  : 'ps7_post_config' command is executed.
23:36:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:36:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:02 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:36:02 INFO  : 'configparams force-mem-access 0' command is executed.
23:36:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:36:02 INFO  : Memory regions updated for context APU
23:36:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:03 INFO  : 'con' command is executed.
23:36:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:36:03 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:54:24 INFO  : Disconnected from the channel tcfchan#4.
23:41:30 INFO  : Registering command handlers for SDK TCF services
23:41:31 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\temp_xsdb_launch_script.tcl
23:41:33 INFO  : XSCT server has started successfully.
23:41:33 INFO  : Successfully done setting XSCT server connection channel  
23:41:35 INFO  : Successfully done setting SDK workspace  
23:41:35 INFO  : Processing command line option -hwspec C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
23:41:35 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:41:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573339259388,  Project:1573252367917
23:41:40 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf.
23:41:40 INFO  : Copied contents of C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:41:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:41:47 INFO  : 
23:41:50 INFO  : Updating hardware inferred compiler options for firstTest.
23:41:50 INFO  : Clearing existing target manager status.
23:41:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:41:53 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:41:53 INFO  : 'jtag frequency' command is executed.
23:41:53 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:41:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:41:54 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:41:55 INFO  : Context for 'APU' is selected.
23:41:55 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:41:55 INFO  : 'configparams force-mem-access 1' command is executed.
23:41:55 INFO  : Context for 'APU' is selected.
23:41:55 INFO  : 'stop' command is executed.
23:41:55 INFO  : 'ps7_init' command is executed.
23:41:55 INFO  : 'ps7_post_config' command is executed.
23:41:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:41:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:56 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:41:56 INFO  : 'configparams force-mem-access 0' command is executed.
23:41:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:41:56 INFO  : Memory regions updated for context APU
23:41:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:56 INFO  : 'con' command is executed.
23:41:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:41:56 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:49:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573339742142,  Project:1573339259388
23:49:16 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:49:16 INFO  : Copied contents of C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:49:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:49:21 INFO  : 
23:49:22 INFO  : Updating hardware inferred compiler options for firstTest.
23:49:22 INFO  : Clearing existing target manager status.
23:49:27 INFO  : Disconnected from the channel tcfchan#1.
23:49:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:49:28 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:49:28 INFO  : 'jtag frequency' command is executed.
23:49:28 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:49:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:49:29 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:49:29 INFO  : Context for 'APU' is selected.
23:49:30 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:49:30 INFO  : 'configparams force-mem-access 1' command is executed.
23:49:30 INFO  : Context for 'APU' is selected.
23:49:30 INFO  : 'stop' command is executed.
23:49:30 INFO  : 'ps7_init' command is executed.
23:49:30 INFO  : 'ps7_post_config' command is executed.
23:49:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:49:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:30 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:49:30 INFO  : 'configparams force-mem-access 0' command is executed.
23:49:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:49:30 INFO  : Memory regions updated for context APU
23:49:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:30 INFO  : 'con' command is executed.
23:49:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:49:30 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:50:04 INFO  : Disconnected from the channel tcfchan#2.
23:50:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:50:05 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:50:05 INFO  : 'jtag frequency' command is executed.
23:50:05 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:50:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:50:06 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:50:06 INFO  : Context for 'APU' is selected.
23:50:06 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:50:06 INFO  : 'configparams force-mem-access 1' command is executed.
23:50:06 INFO  : Context for 'APU' is selected.
23:50:06 INFO  : 'stop' command is executed.
23:50:07 INFO  : 'ps7_init' command is executed.
23:50:07 INFO  : 'ps7_post_config' command is executed.
23:50:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:50:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:07 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:50:07 INFO  : 'configparams force-mem-access 0' command is executed.
23:50:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:50:07 INFO  : Memory regions updated for context APU
23:50:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:07 INFO  : 'con' command is executed.
23:50:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:50:07 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:50:45 INFO  : Disconnected from the channel tcfchan#3.
23:50:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:50:46 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:50:46 INFO  : 'jtag frequency' command is executed.
23:50:46 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:50:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:50:47 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:50:47 INFO  : Context for 'APU' is selected.
23:50:47 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:50:47 INFO  : 'configparams force-mem-access 1' command is executed.
23:50:47 INFO  : Context for 'APU' is selected.
23:50:47 INFO  : 'stop' command is executed.
23:50:48 INFO  : 'ps7_init' command is executed.
23:50:48 INFO  : 'ps7_post_config' command is executed.
23:50:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:50:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:48 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:50:48 INFO  : 'configparams force-mem-access 0' command is executed.
23:50:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:50:48 INFO  : Memory regions updated for context APU
23:50:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:48 INFO  : 'con' command is executed.
23:50:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:50:48 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:52:22 INFO  : Disconnected from the channel tcfchan#4.
23:52:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:52:23 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:52:23 INFO  : 'jtag frequency' command is executed.
23:52:23 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:52:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:52:24 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:52:24 INFO  : Context for 'APU' is selected.
23:52:24 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:52:24 INFO  : 'configparams force-mem-access 1' command is executed.
23:52:25 INFO  : Context for 'APU' is selected.
23:52:25 INFO  : 'stop' command is executed.
23:52:25 INFO  : 'ps7_init' command is executed.
23:52:25 INFO  : 'ps7_post_config' command is executed.
23:52:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:52:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:25 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:52:25 INFO  : 'configparams force-mem-access 0' command is executed.
23:52:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:52:25 INFO  : Memory regions updated for context APU
23:52:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:25 INFO  : 'con' command is executed.
23:52:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:52:25 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:53:21 INFO  : Disconnected from the channel tcfchan#5.
23:53:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:53:22 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:53:22 INFO  : 'jtag frequency' command is executed.
23:53:22 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:53:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:53:24 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:53:24 INFO  : Context for 'APU' is selected.
23:53:24 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:53:24 INFO  : 'configparams force-mem-access 1' command is executed.
23:53:24 INFO  : Context for 'APU' is selected.
23:53:24 INFO  : 'stop' command is executed.
23:53:24 INFO  : 'ps7_init' command is executed.
23:53:24 INFO  : 'ps7_post_config' command is executed.
23:53:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:53:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:24 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:53:24 INFO  : 'configparams force-mem-access 0' command is executed.
23:53:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:53:24 INFO  : Memory regions updated for context APU
23:53:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:24 INFO  : 'con' command is executed.
23:53:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:53:24 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
23:54:46 INFO  : Disconnected from the channel tcfchan#6.
23:54:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:54:48 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
23:54:48 INFO  : 'jtag frequency' command is executed.
23:54:48 INFO  : Sourcing of 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:54:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
23:54:49 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:54:49 INFO  : Context for 'APU' is selected.
23:54:49 INFO  : Hardware design information is loaded from 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:54:49 INFO  : 'configparams force-mem-access 1' command is executed.
23:54:49 INFO  : Context for 'APU' is selected.
23:54:49 INFO  : 'stop' command is executed.
23:54:49 INFO  : 'ps7_init' command is executed.
23:54:49 INFO  : 'ps7_post_config' command is executed.
23:54:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:54:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:49 INFO  : The application 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:54:49 INFO  : 'configparams force-mem-access 0' command is executed.
23:54:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.sdk/firstTest/Debug/firstTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:54:49 INFO  : Memory regions updated for context APU
23:54:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:50 INFO  : 'con' command is executed.
23:54:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

23:54:50 INFO  : Launch script is exported to file 'C:\FPGA\Assignment_1\FPGA\PongDesign\PongDesign.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_firsttest.elf_on_local.tcl'
00:07:43 INFO  : Disconnected from the channel tcfchan#7.
