$date
	Sat Apr  1 17:41:38 2023
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module test $end
$var reg 1 ! a1 $end
$var reg 1 " a2 $end
$var reg 1 # a3 $end
$var reg 1 $ a4 $end
$var reg 1 % b $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
x$
x#
x"
x!
$end
#1200
0#
0$
0"
0!
#1300
1%
#2500
1#
1$
1!
1"
#2600
0%
#3800
0#
0$
0"
0!
#3900
1%
#5100
1#
1$
1!
1"
#5200
0%
#6400
0#
0$
0"
0!
#6500
1%
#7700
1#
1$
1!
1"
#7800
0%
#9000
0#
0$
0"
0!
#17800
1%
