library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Outputs_Ports1 is
	port (clock :in std_logic;
			address : in std_logic_vector(7 downto 0);
			data_in : in std_logic_vector(7 downto 0);
			writen : in std_logic;
			data_out : out std_logic_vector(7 downto 0));
end entity;