
module signextend(clk, extend, extended);
input[11:0]extend;
input clk;
output[63:0] extended;

reg[63:0] extended;
wire[11:0] extend;

always @(posedge clk) begin
  
  assign extended={{52{extend[11]}},extend[11:0]};
end

endmodule


module signextendtestbench();
reg [11:0] extend;
reg clk;
wire [63:0] extended;
signextend uut(clk,extend,extended);



initial begin
extend=0;
extend=-10;
clk=1;
#10;
clk=0;
if(extended == -10)
$display("okay1");
else
  $display("fail1");

  
extend=30;
clk=1;
#10;
clk=0;
if(extended == 30)
$display("okay 2");
else
  $display("fail2");
end
endmodule