{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1483317629503 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "C5G_LPDDR2_Nios_Test 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"C5G_LPDDR2_Nios_Test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1483317629909 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1483317630042 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1483317630042 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll1 " "RST port on the PLL is not properly connected on instance C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1483317630347 ""}  } { { "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_pll0.sv" 180 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1483317630347 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1483317632510 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_INIT_DONE~ U19 " "Pin ~ALTERA_INIT_DONE~ is reserved at location U19" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_INIT_DONE~ } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_INIT_DONE~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 47110 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1483317634507 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1483317634507 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1483317634520 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1483317635161 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "1 " "1 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "CLOCK_125_p CLOCK_125_p(n) " "differential I/O pin \"CLOCK_125_p\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"CLOCK_125_p(n)\"." {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { CLOCK_125_p } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_125_p" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 57 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_125_p } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 993 9662 10382 0} { 0 { 0 ""} 0 49074 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { CLOCK_125_p(n) } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_125_p(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1483317671273 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1483317671273 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[6\] " "The following pin HEX1\[6\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1483317697713 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[1\] " "The following pin HEX1\[1\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1483317697720 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[5\] " "The following pin HEX1\[5\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1483317697720 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX0\[3\] " "The following pin HEX0\[3\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1483317697720 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX0\[0\] " "The following pin HEX0\[0\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1483317697720 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1483317697881 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 dual-regional) " "Promoted 2 clocks (2 dual-regional)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll_avl_clk~CLKENA0 1913 dual-regional CLKCTRL_R38 and CLKCTRL_R20 " "C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll_avl_clk~CLKENA0 with 1913 fanout uses dual-regional clock CLKCTRL_R38 and CLKCTRL_R20" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 2 and 3 0 0 68 8 " "Node drives Regional Clock Regions 2 and 3 from (0, 0) to (68, 8)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Quartus II" 0 -1 1483317787623 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1483317787623 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll_config_clk~CLKENA0 277 dual-regional CLKCTRL_R33 and CLKCTRL_R25 " "C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll_config_clk~CLKENA0 with 277 fanout uses dual-regional clock CLKCTRL_R33 and CLKCTRL_R25" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 2 and 3 0 0 68 8 " "Node drives Regional Clock Regions 2 and 3 from (0, 0) to (68, 8)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Quartus II" 0 -1 1483317787623 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1483317787623 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1483317787623 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "8 s (8 global) " "Automatically promoted 8 clocks (8 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll_afi_clk~CLKENA0 24 global CLKCTRL_G10 " "C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll_afi_clk~CLKENA0 with 24 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1483317787624 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll_afi_half_clk~CLKENA0 248 global CLKCTRL_G4 " "C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_pll0:pll0\|pll_afi_half_clk~CLKENA0 with 248 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1483317787624 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_125_p~inputCLKENA0 4180 global CLKCTRL_G5 " "CLOCK_125_p~inputCLKENA0 with 4180 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1483317787624 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "C5G_QSYS:u0\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 1823 global CLKCTRL_G2 " "C5G_QSYS:u0\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 with 1823 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1483317787624 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1483317787624 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\|r_sync_rst~CLKENA0 1590 global CLKCTRL_G3 " "C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\|r_sync_rst~CLKENA0 with 1590 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1483317787624 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1483317787624 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "C5G_QSYS:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst~CLKENA0 1266 global CLKCTRL_G0 " "C5G_QSYS:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst~CLKENA0 with 1266 fanout uses global clock CLKCTRL_G0" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1483317787624 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1483317787624 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 183 global CLKCTRL_G1 " "altera_internal_jtag~TCKUTAPCLKENA0 with 183 fanout uses global clock CLKCTRL_G1" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1483317787624 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1483317787624 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "C5G_QSYS:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 143 global CLKCTRL_G6 " "C5G_QSYS:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 with 143 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1483317787624 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1483317787624 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1483317787624 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[6\] " "The following pin HEX1\[6\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1483317787651 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[1\] " "The following pin HEX1\[1\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1483317787651 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[5\] " "The following pin HEX1\[5\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1483317787651 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX0\[3\] " "The following pin HEX0\[3\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1483317787651 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX0\[0\] " "The following pin HEX0\[0\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1483317787651 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[6\] " "The following pin HEX1\[6\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1483317793343 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[1\] " "The following pin HEX1\[1\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1483317793343 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[5\] " "The following pin HEX1\[5\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1483317793343 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX0\[3\] " "The following pin HEX0\[3\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1483317793343 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX0\[0\] " "The following pin HEX0\[0\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1483317793344 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:01:35 " "Fitter periphery placement operations ending: elapsed time is 00:01:35" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483317793360 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814312 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1483317814312 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814312 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1483317814312 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814312 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1483317814312 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1483317814312 ""}
{ "Info" "ISTA_SDC_FOUND" "C5G_LPDDR2_Nios_Test.sdc " "Reading SDC File: 'C5G_LPDDR2_Nios_Test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1483317814735 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|mem_if_lpddr2_emif\|pll0\|pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 25 -multiply_by 132 -duty_cycle 50.00 -name \{u0\|mem_if_lpddr2_emif\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|mem_if_lpddr2_emif\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|mem_if_lpddr2_emif\|pll0\|pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 25 -multiply_by 132 -duty_cycle 50.00 -name \{u0\|mem_if_lpddr2_emif\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|mem_if_lpddr2_emif\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814782 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|mem_if_lpddr2_emif\|pll0\|pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|mem_if_lpddr2_emif\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|mem_if_lpddr2_emif\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|mem_if_lpddr2_emif\|pll0\|pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|mem_if_lpddr2_emif\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|mem_if_lpddr2_emif\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814782 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|mem_if_lpddr2_emif\|pll0\|pll5~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|mem_if_lpddr2_emif\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|mem_if_lpddr2_emif\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|mem_if_lpddr2_emif\|pll0\|pll5~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|mem_if_lpddr2_emif\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|mem_if_lpddr2_emif\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814782 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|mem_if_lpddr2_emif\|pll0\|pll6~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -phase 355.51 -duty_cycle 50.00 -name \{u0\|mem_if_lpddr2_emif\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|mem_if_lpddr2_emif\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|mem_if_lpddr2_emif\|pll0\|pll6~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -phase 355.51 -duty_cycle 50.00 -name \{u0\|mem_if_lpddr2_emif\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|mem_if_lpddr2_emif\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814782 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|mem_if_lpddr2_emif\|pll0\|pll7~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 30 -duty_cycle 50.00 -name \{u0\|mem_if_lpddr2_emif\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|mem_if_lpddr2_emif\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|mem_if_lpddr2_emif\|pll0\|pll7~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 30 -duty_cycle 50.00 -name \{u0\|mem_if_lpddr2_emif\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|mem_if_lpddr2_emif\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814782 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -phase 269.94 -duty_cycle 50.00 -name \{u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -phase 269.94 -duty_cycle 50.00 -name \{u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814782 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|mem_if_lpddr2_emif\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -phase 355.51 -duty_cycle 50.00 -name \{u0\|mem_if_lpddr2_emif\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|mem_if_lpddr2_emif\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|mem_if_lpddr2_emif\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -phase 355.51 -duty_cycle 50.00 -name \{u0\|mem_if_lpddr2_emif\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|mem_if_lpddr2_emif\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814782 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1483317814782 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1483317814784 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "C5G_LPDDR2_Nios_Test.sdc 69 C5G_QSYS:u0\|C5G_QSYS_lpddr2_status:lpddr2_status\|readdata\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at C5G_LPDDR2_Nios_Test.sdc(69): C5G_QSYS:u0\|C5G_QSYS_lpddr2_status:lpddr2_status\|readdata\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.sdc" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1483317814796 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path C5G_LPDDR2_Nios_Test.sdc 69 Argument <to> is not an object ID " "Ignored set_false_path at C5G_LPDDR2_Nios_Test.sdc(69): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\|hmc_inst~FF_*\} -to \{C5G_QSYS:u0\|C5G_QSYS_lpddr2_status:lpddr2_status\|readdata\[*\]\} " "set_false_path -from \{C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\|hmc_inst~FF_*\} -to \{C5G_QSYS:u0\|C5G_QSYS_lpddr2_status:lpddr2_status\|readdata\[*\]\}" {  } { { "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.sdc" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814800 ""}  } { { "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.sdc" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1483317814800 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path C5G_LPDDR2_Nios_Test.sdc 71 Argument <to> is not an object ID " "Ignored set_false_path at C5G_LPDDR2_Nios_Test.sdc(71): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_*\} -to \{C5G_QSYS:u0\|C5G_QSYS_lpddr2_status:lpddr2_status\|readdata\[*\]\} " "set_false_path -from \{C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_*\} -to \{C5G_QSYS:u0\|C5G_QSYS_lpddr2_status:lpddr2_status\|readdata\[*\]\}" {  } { { "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.sdc" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1483317814809 ""}  } { { "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.sdc" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1483317814809 ""}
{ "Info" "ISTA_SDC_FOUND" "C5G_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'C5G_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1483317814813 ""}
{ "Info" "ISTA_SDC_FOUND" "C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0.sdc " "Reading SDC File: 'C5G_QSYS/synthesis/submodules/C5G_QSYS_mem_if_lpddr2_emif_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1483317814882 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1483317814900 ""}
{ "Info" "ISTA_SDC_FOUND" "C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.sdc " "Reading SDC File: 'C5G_QSYS/synthesis/submodules/C5G_QSYS_nios2_qsys.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1483317817481 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483317817733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483317817733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483317817733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483317817733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483317817733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483317817733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483317817733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483317817733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483317817733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483317817733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483317817733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483317817733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483317817733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483317817733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483317817733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483317817733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483317817733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483317817733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483317817733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483317817733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|mem_if_lpddr2_emif\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483317817733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|mem_if_lpddr2_emif\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483317817733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483317817733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|mem_if_lpddr2_emif\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483317817733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: u0\|mem_if_lpddr2_emif\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483317817733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_lpddr2_emif\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483317817733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483317817733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483317817733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif\|pll0\|pll5~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif\|pll0\|pll5~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483317817733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483317817733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483317817733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_lpddr2_emif\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|mem_if_lpddr2_emif\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1483317817733 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1483317817733 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1483317818273 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1483317818274 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.340 " "Setup clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.340" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.340 " "Setup clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.340" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.340 " "Setup clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.340" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.340 " "Setup clock transfer from u0\|mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.340" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.340 " "Setup clock transfer from u0\|mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.340" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.340 " "Setup clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.340" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.340 " "Setup clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.340" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.340 " "Setup clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.340" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.340 " "Setup clock transfer from u0\|mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.340" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.340 " "Setup clock transfer from u0\|mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.340" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.340 " "Setup clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.340" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.340 " "Setup clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.340" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.340 " "Setup clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.340" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.340 " "Setup clock transfer from u0\|mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.340" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.340 " "Setup clock transfer from u0\|mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.340" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.340 " "Setup clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.340" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.340 " "Setup clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.340" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.340 " "Setup clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.340" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.340 " "Setup clock transfer from u0\|mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.340" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.340 " "Setup clock transfer from u0\|mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.340" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.330 " "Setup clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.330" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.330 " "Setup clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.330" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.330 " "Setup clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.330" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.330 " "Setup clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.330" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.330 " "Setup clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.330" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.330 " "Setup clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.330" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.330 " "Setup clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.330" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.330 " "Setup clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.330" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1483317818291 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1483317818291 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1483317818300 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 29 clocks " "Found 29 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317818303 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317818303 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317818303 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B3B " "  20.000 CLOCK_50_B3B" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317818303 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B5B " "  20.000 CLOCK_50_B5B" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317818303 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B6A " "  20.000 CLOCK_50_B6A" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317818303 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B7A " "  20.000 CLOCK_50_B7A" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317818303 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B8A " "  20.000 CLOCK_50_B8A" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317818303 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000  CLOCK_125_p " "   8.000  CLOCK_125_p" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317818303 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030  DDR2LP_CK_n " "   3.030  DDR2LP_CK_n" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317818303 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030  DDR2LP_CK_p " "   3.030  DDR2LP_CK_p" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317818303 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_n\[0\]_OUT " "   3.030 DDR2LP_DQS_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317818303 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_n\[1\]_OUT " "   3.030 DDR2LP_DQS_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317818303 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_n\[2\]_OUT " "   3.030 DDR2LP_DQS_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317818303 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_n\[3\]_OUT " "   3.030 DDR2LP_DQS_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317818303 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[0\]_IN " "   3.030 DDR2LP_DQS_p\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317818303 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[0\]_OUT " "   3.030 DDR2LP_DQS_p\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317818303 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[1\]_IN " "   3.030 DDR2LP_DQS_p\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317818303 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[1\]_OUT " "   3.030 DDR2LP_DQS_p\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317818303 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[2\]_IN " "   3.030 DDR2LP_DQS_p\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317818303 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[2\]_OUT " "   3.030 DDR2LP_DQS_p\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317818303 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[3\]_IN " "   3.030 DDR2LP_DQS_p\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317818303 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[3\]_OUT " "   3.030 DDR2LP_DQS_p\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317818303 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 u0\|mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0_sampling_clock " "   3.030 u0\|mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317818303 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.515 u0\|mem_if_lpddr2_emif\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\] " "   1.515 u0\|mem_if_lpddr2_emif\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317818303 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 u0\|mem_if_lpddr2_emif\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " "   3.030 u0\|mem_if_lpddr2_emif\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317818303 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk " "   3.030 u0\|mem_if_lpddr2_emif\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317818303 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.060 u0\|mem_if_lpddr2_emif\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk " "   6.060 u0\|mem_if_lpddr2_emif\|pll0\|pll5~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317818303 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.151 u0\|mem_if_lpddr2_emif\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER\|divclk " "  15.151 u0\|mem_if_lpddr2_emif\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317818303 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.151 u0\|mem_if_lpddr2_emif\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " "  15.151 u0\|mem_if_lpddr2_emif\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317818303 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  45.454 u0\|mem_if_lpddr2_emif\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " "  45.454 u0\|mem_if_lpddr2_emif\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1483317818303 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1483317818303 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1483317819103 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1483317819106 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1483317819116 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1483317819199 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1483317819311 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1483317819390 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1483317819391 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1483317819467 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1483317825238 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "42 EC " "Packed 42 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1483317825328 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 DSP block " "Packed 64 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1483317825328 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 MLAB cell " "Packed 32 registers into blocks of type MLAB cell" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1483317825328 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1483317825328 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1483317825328 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1483317827680 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1483317837778 ""}
{ "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_INFO" "" "Automatic asynchronous signal pipelining - Evaluation Phase" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|C5G_LPDDR2_Nios_Test\|C5G_QSYS:u0\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 " "Asynchronous signal \|C5G_LPDDR2_Nios_Test\|C5G_QSYS:u0\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1483317838348 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1483317838348 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|C5G_LPDDR2_Nios_Test\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " "Asynchronous signal \|C5G_LPDDR2_Nios_Test\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1483317838348 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1483317838348 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|C5G_LPDDR2_Nios_Test\|C5G_QSYS:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst~CLKENA0 " "Asynchronous signal \|C5G_LPDDR2_Nios_Test\|C5G_QSYS:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst~CLKENA0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1483317838348 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1483317838348 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|C5G_LPDDR2_Nios_Test\|C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\|r_sync_rst~CLKENA0 " "Asynchronous signal \|C5G_LPDDR2_Nios_Test\|C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\|r_sync_rst~CLKENA0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1483317838348 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1483317838348 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|C5G_LPDDR2_Nios_Test\|C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_reset:ureset\|C5G_QSYS_mem_if_lpddr2_emif_p0_reset_sync:ureset_scc_clk\|reset_reg\[14\] " "Asynchronous signal \|C5G_LPDDR2_Nios_Test\|C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_reset:ureset\|C5G_QSYS_mem_if_lpddr2_emif_p0_reset_sync:ureset_scc_clk\|reset_reg\[14\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1483317838348 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1483317838348 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|C5G_LPDDR2_Nios_Test\|C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_reset:ureset\|phy_reset_n " "Asynchronous signal \|C5G_LPDDR2_Nios_Test\|C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_reset:ureset\|phy_reset_n" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1483317838348 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1483317838348 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|C5G_LPDDR2_Nios_Test\|C5G_QSYS:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 " "Asynchronous signal \|C5G_LPDDR2_Nios_Test\|C5G_QSYS:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1483317838348 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1483317838348 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|C5G_LPDDR2_Nios_Test\|C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_reset:ureset\|C5G_QSYS_mem_if_lpddr2_emif_p0_reset_sync:ureset_afi_clk\|reset_reg\[14\] " "Asynchronous signal \|C5G_LPDDR2_Nios_Test\|C5G_QSYS:u0\|C5G_QSYS_mem_if_lpddr2_emif:mem_if_lpddr2_emif\|C5G_QSYS_mem_if_lpddr2_emif_p0:p0\|C5G_QSYS_mem_if_lpddr2_emif_p0_acv_hard_memphy:umemphy\|C5G_QSYS_mem_if_lpddr2_emif_p0_reset:ureset\|C5G_QSYS_mem_if_lpddr2_emif_p0_reset_sync:ureset_afi_clk\|reset_reg\[14\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "Quartus II" 0 -1 1483317838348 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_DONT_TOUCH" "" "Netlist optimizations are not allowed on this signal (either by user assignment or because of partition boundaries). No action will be taken" {  } {  } 0 128023 "Netlist optimizations are not allowed on this signal (either by user assignment or because of partition boundaries). No action will be taken" 0 0 "Quartus II" 0 -1 1483317838348 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1483317838348 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|C5G_LPDDR2_Nios_Test\|C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_oci_debug:the_C5G_QSYS_nios2_qsys_nios2_oci_debug\|resetrequest " "Asynchronous signal \|C5G_LPDDR2_Nios_Test\|C5G_QSYS:u0\|C5G_QSYS_nios2_qsys:nios2_qsys\|C5G_QSYS_nios2_qsys_nios2_oci:the_C5G_QSYS_nios2_qsys_nios2_oci\|C5G_QSYS_nios2_qsys_nios2_oci_debug:the_C5G_QSYS_nios2_qsys_nios2_oci_debug\|resetrequest" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1483317838348 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1483317838348 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|C5G_LPDDR2_Nios_Test\|C5G_QSYS:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst " "Asynchronous signal \|C5G_LPDDR2_Nios_Test\|C5G_QSYS:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1483317838348 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1483317838348 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|C5G_LPDDR2_Nios_Test\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "Asynchronous signal \|C5G_LPDDR2_Nios_Test\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1483317838348 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1483317838348 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|C5G_LPDDR2_Nios_Test\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "Asynchronous signal \|C5G_LPDDR2_Nios_Test\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1483317838348 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1483317838348 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|C5G_LPDDR2_Nios_Test\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|virtual_ir_scan_reg " "Asynchronous signal \|C5G_LPDDR2_Nios_Test\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|virtual_ir_scan_reg" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1483317838348 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1483317838348 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_FOUND_SIGNALS" "13 0 " "Found 13 asynchronous signals of which 0 will be pipelined" {  } {  } 0 128018 "Found %1!d! asynchronous signals of which %2!d! will be pipelined" 0 0 "Quartus II" 0 -1 1483317838348 ""}  } {  } 0 128016 "Automatic asynchronous signal pipelining - Evaluation Phase" 0 0 "Fitter" 0 -1 1483317838348 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "Fitter" 0 -1 1483317838392 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:11 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:11" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1483317838458 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[6\] " "The following pin HEX1\[6\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1483317841109 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[1\] " "The following pin HEX1\[1\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1483317841110 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[5\] " "The following pin HEX1\[5\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1483317841110 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX0\[3\] " "The following pin HEX0\[3\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1483317841110 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX0\[0\] " "The following pin HEX0\[0\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1483317841110 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1483317843729 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1483317843901 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1483317843901 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1483317843991 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1483317851652 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1483317851757 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1483317851757 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[0\] " "Node \"HSMC_GXB_RX_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[1\] " "Node \"HSMC_GXB_RX_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[2\] " "Node \"HSMC_GXB_RX_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[3\] " "Node \"HSMC_GXB_RX_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[0\] " "Node \"HSMC_GXB_TX_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[1\] " "Node \"HSMC_GXB_TX_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[2\] " "Node \"HSMC_GXB_TX_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[3\] " "Node \"HSMC_GXB_TX_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "REFCLK_p0 " "Node \"REFCLK_p0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "REFCLK_p0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "REFCLK_p1 " "Node \"REFCLK_p1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "REFCLK_p1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_GXB_RX_p " "Node \"SMA_GXB_RX_p\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMA_GXB_RX_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_GXB_TX_p " "Node \"SMA_GXB_TX_p\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMA_GXB_TX_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1483317855331 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1483317855331 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:03:41 " "Fitter preparation operations ending: elapsed time is 00:03:41" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483317855343 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1483317887125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:20 " "Fitter placement preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483317910340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1483317910489 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1483317986581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:16 " "Fitter placement operations ending: elapsed time is 00:01:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483317986581 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1483317986601 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1483317994162 ""}
{ "Info" "ICSYN_FSYN_LATE_FSYN_ASYNC_PIPELINING_INFO" "" "Automatic asynchronous signal pipelining - Execution Phase" {  } {  } 0 128027 "Automatic asynchronous signal pipelining - Execution Phase" 0 0 "Fitter" 0 -1 1483317994818 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "Fitter" 0 -1 1483317994819 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Starting physical synthesis algorithm logic and register replication" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1483317994820 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 81 " "Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 81 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1483318035073 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:56 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:56" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1483318042929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1483318082578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "34 X46_Y24 X56_Y36 " "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X46_Y24 to location X56_Y36" {  } { { "loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 1 { 0 "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X46_Y24 to location X56_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X46_Y24 to location X56_Y36"} 46 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1483318165585 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1483318165585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:43 " "Fitter routing operations ending: elapsed time is 00:01:43" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483318200153 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "119.72 " "Total time spent on timing analysis during the Fitter is 119.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1483318232603 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1483318233036 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1483318256828 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1483318257067 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1483318297243 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:02:32 " "Fitter post-fit operations ending: elapsed time is 00:02:32" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483318384553 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1483318388383 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "81 " "Following 81 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently enabled " "Pin SD_CMD has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { SD_CMD } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 148 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 1013 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { SD_DAT[0] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 149 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 935 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently enabled " "Pin SD_DAT\[3\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { SD_DAT[3] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 149 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 938 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 50 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 988 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 51 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 989 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 53 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 991 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[0\] a permanently disabled " "Pin HSMC_D\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_D[0] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 116 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 841 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[1\] a permanently disabled " "Pin HSMC_D\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_D[1] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 116 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 842 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[2\] a permanently disabled " "Pin HSMC_D\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_D[2] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 116 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 843 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[3\] a permanently disabled " "Pin HSMC_D\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_D[3] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 116 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 844 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[0\] a permanently disabled " "Pin HSMC_RX_n\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_RX_n[0] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[0\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 121 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 845 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[1\] a permanently disabled " "Pin HSMC_RX_n\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_RX_n[1] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[1\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 121 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 846 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[2\] a permanently disabled " "Pin HSMC_RX_n\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_RX_n[2] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[2\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 121 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 847 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[3\] a permanently disabled " "Pin HSMC_RX_n\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_RX_n[3] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[3\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 121 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 848 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[4\] a permanently disabled " "Pin HSMC_RX_n\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_RX_n[4] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[4\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 121 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 849 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[5\] a permanently disabled " "Pin HSMC_RX_n\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_RX_n[5] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[5\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 121 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 850 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[6\] a permanently disabled " "Pin HSMC_RX_n\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_RX_n[6] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[6\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 121 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 851 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[7\] a permanently disabled " "Pin HSMC_RX_n\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_RX_n[7] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[7\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 121 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 852 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[8\] a permanently disabled " "Pin HSMC_RX_n\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_RX_n[8] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[8\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 121 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 853 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[9\] a permanently disabled " "Pin HSMC_RX_n\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_RX_n[9] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[9\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 121 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 854 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[10\] a permanently disabled " "Pin HSMC_RX_n\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_RX_n[10] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[10\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 121 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 855 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[11\] a permanently disabled " "Pin HSMC_RX_n\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_RX_n[11] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[11\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 121 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 856 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[12\] a permanently disabled " "Pin HSMC_RX_n\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_RX_n[12] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[12\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 121 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 857 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[13\] a permanently disabled " "Pin HSMC_RX_n\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_RX_n[13] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[13\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 121 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 858 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[14\] a permanently disabled " "Pin HSMC_RX_n\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_RX_n[14] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[14\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 121 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 859 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[15\] a permanently disabled " "Pin HSMC_RX_n\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_RX_n[15] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[15\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 121 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 860 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[16\] a permanently disabled " "Pin HSMC_RX_n\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_RX_n[16] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[16\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 121 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_n[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 861 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[0\] a permanently disabled " "Pin HSMC_RX_p\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_RX_p[0] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[0\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 122 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 862 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[1\] a permanently disabled " "Pin HSMC_RX_p\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_RX_p[1] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[1\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 122 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 863 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[2\] a permanently disabled " "Pin HSMC_RX_p\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_RX_p[2] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[2\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 122 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 864 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[3\] a permanently disabled " "Pin HSMC_RX_p\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_RX_p[3] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[3\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 122 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 865 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[4\] a permanently disabled " "Pin HSMC_RX_p\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_RX_p[4] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[4\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 122 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 866 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[5\] a permanently disabled " "Pin HSMC_RX_p\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_RX_p[5] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[5\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 122 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 867 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[6\] a permanently disabled " "Pin HSMC_RX_p\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_RX_p[6] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[6\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 122 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 868 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[7\] a permanently disabled " "Pin HSMC_RX_p\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_RX_p[7] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[7\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 122 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 869 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[8\] a permanently disabled " "Pin HSMC_RX_p\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_RX_p[8] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[8\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 122 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 870 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[9\] a permanently disabled " "Pin HSMC_RX_p\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_RX_p[9] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[9\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 122 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 871 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[10\] a permanently disabled " "Pin HSMC_RX_p\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_RX_p[10] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[10\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 122 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 872 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[11\] a permanently disabled " "Pin HSMC_RX_p\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_RX_p[11] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[11\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 122 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 873 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[12\] a permanently disabled " "Pin HSMC_RX_p\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_RX_p[12] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[12\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 122 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 874 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[13\] a permanently disabled " "Pin HSMC_RX_p\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_RX_p[13] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[13\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 122 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 875 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[14\] a permanently disabled " "Pin HSMC_RX_p\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_RX_p[14] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[14\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 122 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 876 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[15\] a permanently disabled " "Pin HSMC_RX_p\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_RX_p[15] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[15\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 122 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 877 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[16\] a permanently disabled " "Pin HSMC_RX_p\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_RX_p[16] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[16\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 122 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_p[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 878 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[0\] a permanently disabled " "Pin HSMC_TX_n\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_TX_n[0] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[0\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 123 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 879 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[1\] a permanently disabled " "Pin HSMC_TX_n\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_TX_n[1] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[1\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 123 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 880 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[2\] a permanently disabled " "Pin HSMC_TX_n\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_TX_n[2] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[2\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 123 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 881 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[3\] a permanently disabled " "Pin HSMC_TX_n\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_TX_n[3] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[3\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 123 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 882 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[4\] a permanently disabled " "Pin HSMC_TX_n\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_TX_n[4] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[4\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 123 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 883 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[5\] a permanently disabled " "Pin HSMC_TX_n\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_TX_n[5] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[5\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 123 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 884 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[6\] a permanently disabled " "Pin HSMC_TX_n\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_TX_n[6] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[6\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 123 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 885 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[7\] a permanently disabled " "Pin HSMC_TX_n\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_TX_n[7] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[7\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 123 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 886 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[8\] a permanently disabled " "Pin HSMC_TX_n\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_TX_n[8] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[8\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 123 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 887 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[9\] a permanently disabled " "Pin HSMC_TX_n\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_TX_n[9] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[9\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 123 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 888 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[10\] a permanently disabled " "Pin HSMC_TX_n\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_TX_n[10] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[10\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 123 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 889 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[11\] a permanently disabled " "Pin HSMC_TX_n\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_TX_n[11] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[11\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 123 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 890 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[12\] a permanently disabled " "Pin HSMC_TX_n\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_TX_n[12] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[12\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 123 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 891 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[13\] a permanently disabled " "Pin HSMC_TX_n\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_TX_n[13] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[13\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 123 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 892 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[14\] a permanently disabled " "Pin HSMC_TX_n\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_TX_n[14] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[14\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 123 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 893 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[15\] a permanently disabled " "Pin HSMC_TX_n\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_TX_n[15] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[15\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 123 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 894 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[16\] a permanently disabled " "Pin HSMC_TX_n\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_TX_n[16] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[16\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 123 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_n[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 895 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[0\] a permanently disabled " "Pin HSMC_TX_p\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_TX_p[0] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[0\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 124 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 896 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[1\] a permanently disabled " "Pin HSMC_TX_p\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_TX_p[1] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[1\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 124 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 897 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[2\] a permanently disabled " "Pin HSMC_TX_p\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_TX_p[2] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[2\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 124 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 898 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[3\] a permanently disabled " "Pin HSMC_TX_p\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_TX_p[3] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[3\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 124 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 899 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[4\] a permanently disabled " "Pin HSMC_TX_p\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_TX_p[4] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[4\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 124 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 900 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[5\] a permanently disabled " "Pin HSMC_TX_p\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_TX_p[5] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[5\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 124 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 901 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[6\] a permanently disabled " "Pin HSMC_TX_p\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_TX_p[6] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[6\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 124 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 902 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[7\] a permanently disabled " "Pin HSMC_TX_p\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_TX_p[7] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[7\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 124 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 903 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[8\] a permanently disabled " "Pin HSMC_TX_p\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_TX_p[8] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[8\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 124 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 904 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[9\] a permanently disabled " "Pin HSMC_TX_p\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_TX_p[9] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[9\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 124 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 905 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[10\] a permanently disabled " "Pin HSMC_TX_p\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_TX_p[10] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[10\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 124 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 906 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[11\] a permanently disabled " "Pin HSMC_TX_p\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_TX_p[11] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[11\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 124 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 907 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[12\] a permanently disabled " "Pin HSMC_TX_p\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_TX_p[12] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[12\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 124 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 908 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[13\] a permanently disabled " "Pin HSMC_TX_p\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_TX_p[13] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[13\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 124 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 909 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[14\] a permanently disabled " "Pin HSMC_TX_p\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_TX_p[14] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[14\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 124 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 910 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[15\] a permanently disabled " "Pin HSMC_TX_p\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_TX_p[15] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[15\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 124 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 911 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[16\] a permanently disabled " "Pin HSMC_TX_p\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HSMC_TX_p[16] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[16\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 124 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_p[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 912 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDA a permanently disabled " "Pin I2C_SDA has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { I2C_SDA } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDA" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 129 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 1011 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { SD_DAT[1] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 149 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 936 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { SD_DAT[2] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 149 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 937 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1483318388881 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1483318388881 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "17 " "Following 17 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADC_CONVST GND " "Pin ADC_CONVST has GND driving its datain port" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ADC_CONVST } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 43 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_CONVST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 983 9662 10382 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1483318388901 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADC_SCK GND " "Pin ADC_SCK has GND driving its datain port" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ADC_SCK } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC_SCK" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 44 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_SCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 984 9662 10382 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1483318388901 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR2LP_CKE\[1\] GND " "Pin DDR2LP_CKE\[1\] has GND driving its datain port" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { DDR2LP_CKE[1] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDR2LP_CKE\[1\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 70 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDR2LP_CKE[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 734 9662 10382 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1483318388901 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[0\] GND " "Pin HEX0\[0\] has GND driving its datain port" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HEX0[0] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 103 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 819 9662 10382 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1483318388901 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[1\] GND " "Pin HEX0\[1\] has GND driving its datain port" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HEX0[1] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 103 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 820 9662 10382 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1483318388901 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[2\] GND " "Pin HEX0\[2\] has GND driving its datain port" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HEX0[2] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 103 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 821 9662 10382 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1483318388901 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[3\] GND " "Pin HEX0\[3\] has GND driving its datain port" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HEX0[3] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 103 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 822 9662 10382 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1483318388901 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[4\] GND " "Pin HEX0\[4\] has GND driving its datain port" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HEX0[4] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 103 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 823 9662 10382 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1483318388901 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[5\] GND " "Pin HEX0\[5\] has GND driving its datain port" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HEX0[5] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 103 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 824 9662 10382 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1483318388901 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[6\] GND " "Pin HEX0\[6\] has GND driving its datain port" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HEX0[6] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 103 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 825 9662 10382 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1483318388901 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[0\] GND " "Pin HEX1\[0\] has GND driving its datain port" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HEX1[0] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 106 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 826 9662 10382 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1483318388901 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[1\] GND " "Pin HEX1\[1\] has GND driving its datain port" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HEX1[1] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 106 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 827 9662 10382 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1483318388901 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[2\] GND " "Pin HEX1\[2\] has GND driving its datain port" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HEX1[2] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 106 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 828 9662 10382 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1483318388901 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[3\] GND " "Pin HEX1\[3\] has GND driving its datain port" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HEX1[3] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 106 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 829 9662 10382 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1483318388901 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[4\] GND " "Pin HEX1\[4\] has GND driving its datain port" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HEX1[4] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 106 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 830 9662 10382 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1483318388901 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[5\] GND " "Pin HEX1\[5\] has GND driving its datain port" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HEX1[5] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 106 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 831 9662 10382 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1483318388901 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[6\] GND " "Pin HEX1\[6\] has GND driving its datain port" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { HEX1[6] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } } { "C5G_LPDDR2_Nios_Test.v" "" { Text "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.v" 106 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/" { { 0 { 0 ""} 0 832 9662 10382 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1483318388901 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1483318388901 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.fit.smsg " "Generated suppressed messages file D:/UBC_2017_Courses/GeneralStochastics/Repository/trunk/tsb/ip/rtl/nios_lpddr2_uart_sd_sram/C5G_LPDDR2_Nios_Test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1483318391597 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 77 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2267 " "Peak virtual memory: 2267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1483318404115 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 01 19:53:24 2017 " "Processing ended: Sun Jan 01 19:53:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1483318404115 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:13:01 " "Elapsed time: 00:13:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1483318404115 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:16:51 " "Total CPU time (on all processors): 00:16:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1483318404115 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1483318404115 ""}
