{
  "module_name": "dce_transform.h",
  "hash_id": "b09d9a8ea7c165692d801e76961e524a8d84be8dfbcf1566824676310fcbb32b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dce/dce_transform.h",
  "human_readable_source": " \n\n#ifndef _DCE_DCE_TRANSFORM_H_\n#define _DCE_DCE_TRANSFORM_H_\n\n\n#include \"transform.h\"\n\n#define TO_DCE_TRANSFORM(transform)\\\n\tcontainer_of(transform, struct dce_transform, base)\n\n#define LB_TOTAL_NUMBER_OF_ENTRIES 1712\n#define LB_BITS_PER_ENTRY 144\n\n#define XFM_COMMON_REG_LIST_DCE_BASE(id) \\\n\tSRI(LB_DATA_FORMAT, LB, id), \\\n\tSRI(GAMUT_REMAP_CONTROL, DCP, id), \\\n\tSRI(GAMUT_REMAP_C11_C12, DCP, id), \\\n\tSRI(GAMUT_REMAP_C13_C14, DCP, id), \\\n\tSRI(GAMUT_REMAP_C21_C22, DCP, id), \\\n\tSRI(GAMUT_REMAP_C23_C24, DCP, id), \\\n\tSRI(GAMUT_REMAP_C31_C32, DCP, id), \\\n\tSRI(GAMUT_REMAP_C33_C34, DCP, id), \\\n\tSRI(OUTPUT_CSC_C11_C12, DCP, id), \\\n\tSRI(OUTPUT_CSC_C13_C14, DCP, id), \\\n\tSRI(OUTPUT_CSC_C21_C22, DCP, id), \\\n\tSRI(OUTPUT_CSC_C23_C24, DCP, id), \\\n\tSRI(OUTPUT_CSC_C31_C32, DCP, id), \\\n\tSRI(OUTPUT_CSC_C33_C34, DCP, id), \\\n\tSRI(OUTPUT_CSC_CONTROL, DCP, id), \\\n\tSRI(REGAMMA_CNTLA_START_CNTL, DCP, id), \\\n\tSRI(REGAMMA_CNTLA_SLOPE_CNTL, DCP, id), \\\n\tSRI(REGAMMA_CNTLA_END_CNTL1, DCP, id), \\\n\tSRI(REGAMMA_CNTLA_END_CNTL2, DCP, id), \\\n\tSRI(REGAMMA_CNTLA_REGION_0_1, DCP, id), \\\n\tSRI(REGAMMA_CNTLA_REGION_2_3, DCP, id), \\\n\tSRI(REGAMMA_CNTLA_REGION_4_5, DCP, id), \\\n\tSRI(REGAMMA_CNTLA_REGION_6_7, DCP, id), \\\n\tSRI(REGAMMA_CNTLA_REGION_8_9, DCP, id), \\\n\tSRI(REGAMMA_CNTLA_REGION_10_11, DCP, id), \\\n\tSRI(REGAMMA_CNTLA_REGION_12_13, DCP, id), \\\n\tSRI(REGAMMA_CNTLA_REGION_14_15, DCP, id), \\\n\tSRI(REGAMMA_LUT_WRITE_EN_MASK, DCP, id), \\\n\tSRI(REGAMMA_LUT_INDEX, DCP, id), \\\n\tSRI(REGAMMA_LUT_DATA, DCP, id), \\\n\tSRI(REGAMMA_CONTROL, DCP, id), \\\n\tSRI(DENORM_CONTROL, DCP, id), \\\n\tSRI(DCP_SPATIAL_DITHER_CNTL, DCP, id), \\\n\tSRI(OUT_ROUND_CONTROL, DCP, id), \\\n\tSRI(OUT_CLAMP_CONTROL_R_CR, DCP, id), \\\n\tSRI(OUT_CLAMP_CONTROL_G_Y, DCP, id), \\\n\tSRI(OUT_CLAMP_CONTROL_B_CB, DCP, id), \\\n\tSRI(SCL_MODE, SCL, id), \\\n\tSRI(SCL_TAP_CONTROL, SCL, id), \\\n\tSRI(SCL_CONTROL, SCL, id), \\\n\tSRI(SCL_BYPASS_CONTROL, SCL, id), \\\n\tSRI(EXT_OVERSCAN_LEFT_RIGHT, SCL, id), \\\n\tSRI(EXT_OVERSCAN_TOP_BOTTOM, SCL, id), \\\n\tSRI(SCL_VERT_FILTER_CONTROL, SCL, id), \\\n\tSRI(SCL_HORZ_FILTER_CONTROL, SCL, id), \\\n\tSRI(SCL_COEF_RAM_SELECT, SCL, id), \\\n\tSRI(SCL_COEF_RAM_TAP_DATA, SCL, id), \\\n\tSRI(VIEWPORT_START, SCL, id), \\\n\tSRI(VIEWPORT_SIZE, SCL, id), \\\n\tSRI(SCL_HORZ_FILTER_SCALE_RATIO, SCL, id), \\\n\tSRI(SCL_VERT_FILTER_SCALE_RATIO, SCL, id), \\\n\tSRI(SCL_HORZ_FILTER_INIT, SCL, id), \\\n\tSRI(SCL_VERT_FILTER_INIT, SCL, id), \\\n\tSRI(SCL_AUTOMATIC_MODE_CONTROL, SCL, id), \\\n\tSRI(LB_MEMORY_CTRL, LB, id), \\\n\tSRI(SCL_UPDATE, SCL, id), \\\n\tSRI(SCL_F_SHARP_CONTROL, SCL, id)\n\n#define XFM_COMMON_REG_LIST_DCE80(id) \\\n\tXFM_COMMON_REG_LIST_DCE_BASE(id), \\\n\tSRI(DCFE_MEM_LIGHT_SLEEP_CNTL, CRTC, id)\n\n#define XFM_COMMON_REG_LIST_DCE100(id) \\\n\tXFM_COMMON_REG_LIST_DCE_BASE(id), \\\n\tSRI(DCFE_MEM_PWR_CTRL, CRTC, id), \\\n\tSRI(DCFE_MEM_PWR_STATUS, CRTC, id)\n\n#define XFM_COMMON_REG_LIST_DCE110(id) \\\n\tXFM_COMMON_REG_LIST_DCE_BASE(id), \\\n\tSRI(DCFE_MEM_PWR_CTRL, DCFE, id), \\\n\tSRI(DCFE_MEM_PWR_STATUS, DCFE, id)\n\n#if defined(CONFIG_DRM_AMD_DC_SI)\n#define XFM_COMMON_REG_LIST_DCE60_BASE(id) \\\n\tSRI(DATA_FORMAT, LB, id), \\\n\tSRI(GAMUT_REMAP_CONTROL, DCP, id), \\\n\tSRI(GAMUT_REMAP_C11_C12, DCP, id), \\\n\tSRI(GAMUT_REMAP_C13_C14, DCP, id), \\\n\tSRI(GAMUT_REMAP_C21_C22, DCP, id), \\\n\tSRI(GAMUT_REMAP_C23_C24, DCP, id), \\\n\tSRI(GAMUT_REMAP_C31_C32, DCP, id), \\\n\tSRI(GAMUT_REMAP_C33_C34, DCP, id), \\\n\tSRI(OUTPUT_CSC_C11_C12, DCP, id), \\\n\tSRI(OUTPUT_CSC_C13_C14, DCP, id), \\\n\tSRI(OUTPUT_CSC_C21_C22, DCP, id), \\\n\tSRI(OUTPUT_CSC_C23_C24, DCP, id), \\\n\tSRI(OUTPUT_CSC_C31_C32, DCP, id), \\\n\tSRI(OUTPUT_CSC_C33_C34, DCP, id), \\\n\tSRI(OUTPUT_CSC_CONTROL, DCP, id), \\\n\tSRI(REGAMMA_CNTLA_START_CNTL, DCP, id), \\\n\tSRI(REGAMMA_CNTLA_SLOPE_CNTL, DCP, id), \\\n\tSRI(REGAMMA_CNTLA_END_CNTL1, DCP, id), \\\n\tSRI(REGAMMA_CNTLA_END_CNTL2, DCP, id), \\\n\tSRI(REGAMMA_CNTLA_REGION_0_1, DCP, id), \\\n\tSRI(REGAMMA_CNTLA_REGION_2_3, DCP, id), \\\n\tSRI(REGAMMA_CNTLA_REGION_4_5, DCP, id), \\\n\tSRI(REGAMMA_CNTLA_REGION_6_7, DCP, id), \\\n\tSRI(REGAMMA_CNTLA_REGION_8_9, DCP, id), \\\n\tSRI(REGAMMA_CNTLA_REGION_10_11, DCP, id), \\\n\tSRI(REGAMMA_CNTLA_REGION_12_13, DCP, id), \\\n\tSRI(REGAMMA_CNTLA_REGION_14_15, DCP, id), \\\n\tSRI(REGAMMA_LUT_WRITE_EN_MASK, DCP, id), \\\n\tSRI(REGAMMA_LUT_INDEX, DCP, id), \\\n\tSRI(REGAMMA_LUT_DATA, DCP, id), \\\n\tSRI(REGAMMA_CONTROL, DCP, id), \\\n\tSRI(DENORM_CONTROL, DCP, id), \\\n\tSRI(DCP_SPATIAL_DITHER_CNTL, DCP, id), \\\n\tSRI(OUT_ROUND_CONTROL, DCP, id), \\\n\tSRI(SCL_TAP_CONTROL, SCL, id), \\\n\tSRI(SCL_CONTROL, SCL, id), \\\n\tSRI(SCL_BYPASS_CONTROL, SCL, id), \\\n\tSRI(EXT_OVERSCAN_LEFT_RIGHT, SCL, id), \\\n\tSRI(EXT_OVERSCAN_TOP_BOTTOM, SCL, id), \\\n\tSRI(SCL_VERT_FILTER_CONTROL, SCL, id), \\\n\tSRI(SCL_HORZ_FILTER_CONTROL, SCL, id), \\\n\tSRI(SCL_COEF_RAM_SELECT, SCL, id), \\\n\tSRI(SCL_COEF_RAM_TAP_DATA, SCL, id), \\\n\tSRI(VIEWPORT_START, SCL, id), \\\n\tSRI(VIEWPORT_SIZE, SCL, id), \\\n\tSRI(SCL_HORZ_FILTER_SCALE_RATIO, SCL, id), \\\n\tSRI(SCL_VERT_FILTER_SCALE_RATIO, SCL, id), \\\n\tSRI(SCL_VERT_FILTER_INIT, SCL, id), \\\n\tSRI(SCL_AUTOMATIC_MODE_CONTROL, SCL, id), \\\n\tSRI(DC_LB_MEMORY_SPLIT, LB, id), \\\n\tSRI(DC_LB_MEM_SIZE, LB, id), \\\n\tSRI(DCFE_MEM_LIGHT_SLEEP_CNTL, CRTC, id), \\\n\tSRI(SCL_UPDATE, SCL, id), \\\n\tSRI(SCL_F_SHARP_CONTROL, SCL, id)\n\n#define XFM_COMMON_REG_LIST_DCE60(id) \\\n\tXFM_COMMON_REG_LIST_DCE60_BASE(id), \\\n\tSRI(DCFE_MEM_LIGHT_SLEEP_CNTL, CRTC, id)\n#endif\n\n#define XFM_SF(reg_name, field_name, post_fix)\\\n\t.field_name = reg_name ## __ ## field_name ## post_fix\n\n#define XFM_COMMON_MASK_SH_LIST_DCE_COMMON_BASE(mask_sh) \\\n\tXFM_SF(OUT_CLAMP_CONTROL_B_CB, OUT_CLAMP_MIN_B_CB, mask_sh), \\\n\tXFM_SF(OUT_CLAMP_CONTROL_B_CB, OUT_CLAMP_MAX_B_CB, mask_sh), \\\n\tXFM_SF(OUT_CLAMP_CONTROL_G_Y, OUT_CLAMP_MIN_G_Y, mask_sh), \\\n\tXFM_SF(OUT_CLAMP_CONTROL_G_Y, OUT_CLAMP_MAX_G_Y, mask_sh), \\\n\tXFM_SF(OUT_CLAMP_CONTROL_R_CR, OUT_CLAMP_MIN_R_CR, mask_sh), \\\n\tXFM_SF(OUT_CLAMP_CONTROL_R_CR, OUT_CLAMP_MAX_R_CR, mask_sh), \\\n\tXFM_SF(OUT_ROUND_CONTROL, OUT_ROUND_TRUNC_MODE, mask_sh), \\\n\tXFM_SF(DCP_SPATIAL_DITHER_CNTL, DCP_SPATIAL_DITHER_EN, mask_sh), \\\n\tXFM_SF(DCP_SPATIAL_DITHER_CNTL, DCP_SPATIAL_DITHER_MODE, mask_sh), \\\n\tXFM_SF(DCP_SPATIAL_DITHER_CNTL, DCP_SPATIAL_DITHER_DEPTH, mask_sh), \\\n\tXFM_SF(DCP_SPATIAL_DITHER_CNTL, DCP_FRAME_RANDOM_ENABLE, mask_sh), \\\n\tXFM_SF(DCP_SPATIAL_DITHER_CNTL, DCP_RGB_RANDOM_ENABLE, mask_sh), \\\n\tXFM_SF(DCP_SPATIAL_DITHER_CNTL, DCP_HIGHPASS_RANDOM_ENABLE, mask_sh), \\\n\tXFM_SF(DENORM_CONTROL, DENORM_MODE, mask_sh), \\\n\tXFM_SF(LB_DATA_FORMAT, PIXEL_DEPTH, mask_sh), \\\n\tXFM_SF(LB_DATA_FORMAT, PIXEL_EXPAN_MODE, mask_sh), \\\n\tXFM_SF(GAMUT_REMAP_C11_C12, GAMUT_REMAP_C11, mask_sh), \\\n\tXFM_SF(GAMUT_REMAP_C11_C12, GAMUT_REMAP_C12, mask_sh), \\\n\tXFM_SF(GAMUT_REMAP_C13_C14, GAMUT_REMAP_C13, mask_sh), \\\n\tXFM_SF(GAMUT_REMAP_C13_C14, GAMUT_REMAP_C14, mask_sh), \\\n\tXFM_SF(GAMUT_REMAP_C21_C22, GAMUT_REMAP_C21, mask_sh), \\\n\tXFM_SF(GAMUT_REMAP_C21_C22, GAMUT_REMAP_C22, mask_sh), \\\n\tXFM_SF(GAMUT_REMAP_C23_C24, GAMUT_REMAP_C23, mask_sh), \\\n\tXFM_SF(GAMUT_REMAP_C23_C24, GAMUT_REMAP_C24, mask_sh), \\\n\tXFM_SF(GAMUT_REMAP_C31_C32, GAMUT_REMAP_C31, mask_sh), \\\n\tXFM_SF(GAMUT_REMAP_C31_C32, GAMUT_REMAP_C32, mask_sh), \\\n\tXFM_SF(GAMUT_REMAP_C33_C34, GAMUT_REMAP_C33, mask_sh), \\\n\tXFM_SF(GAMUT_REMAP_C33_C34, GAMUT_REMAP_C34, mask_sh), \\\n\tXFM_SF(GAMUT_REMAP_CONTROL, GRPH_GAMUT_REMAP_MODE, mask_sh), \\\n\tXFM_SF(OUTPUT_CSC_C11_C12, OUTPUT_CSC_C11, mask_sh),\\\n\tXFM_SF(OUTPUT_CSC_C11_C12, OUTPUT_CSC_C12, mask_sh),\\\n\tXFM_SF(OUTPUT_CSC_CONTROL, OUTPUT_CSC_GRPH_MODE, mask_sh),\\\n\tXFM_SF(REGAMMA_CNTLA_START_CNTL, REGAMMA_CNTLA_EXP_REGION_START, mask_sh),\\\n\tXFM_SF(REGAMMA_CNTLA_START_CNTL, REGAMMA_CNTLA_EXP_REGION_START_SEGMENT, mask_sh),\\\n\tXFM_SF(REGAMMA_CNTLA_SLOPE_CNTL, REGAMMA_CNTLA_EXP_REGION_LINEAR_SLOPE, mask_sh),\\\n\tXFM_SF(REGAMMA_CNTLA_END_CNTL1, REGAMMA_CNTLA_EXP_REGION_END, mask_sh),\\\n\tXFM_SF(REGAMMA_CNTLA_END_CNTL2, REGAMMA_CNTLA_EXP_REGION_END_BASE, mask_sh),\\\n\tXFM_SF(REGAMMA_CNTLA_END_CNTL2, REGAMMA_CNTLA_EXP_REGION_END_SLOPE, mask_sh),\\\n\tXFM_SF(REGAMMA_CNTLA_REGION_0_1, REGAMMA_CNTLA_EXP_REGION0_LUT_OFFSET, mask_sh),\\\n\tXFM_SF(REGAMMA_CNTLA_REGION_0_1, REGAMMA_CNTLA_EXP_REGION0_NUM_SEGMENTS, mask_sh),\\\n\tXFM_SF(REGAMMA_CNTLA_REGION_0_1, REGAMMA_CNTLA_EXP_REGION1_LUT_OFFSET, mask_sh),\\\n\tXFM_SF(REGAMMA_CNTLA_REGION_0_1, REGAMMA_CNTLA_EXP_REGION1_NUM_SEGMENTS, mask_sh),\\\n\tXFM_SF(REGAMMA_LUT_WRITE_EN_MASK, REGAMMA_LUT_WRITE_EN_MASK, mask_sh),\\\n\tXFM_SF(REGAMMA_CONTROL, GRPH_REGAMMA_MODE, mask_sh),\\\n\tXFM_SF(SCL_MODE, SCL_MODE, mask_sh), \\\n\tXFM_SF(SCL_TAP_CONTROL, SCL_H_NUM_OF_TAPS, mask_sh), \\\n\tXFM_SF(SCL_TAP_CONTROL, SCL_V_NUM_OF_TAPS, mask_sh), \\\n\tXFM_SF(SCL_CONTROL, SCL_BOUNDARY_MODE, mask_sh), \\\n\tXFM_SF(SCL_BYPASS_CONTROL, SCL_BYPASS_MODE, mask_sh), \\\n\tXFM_SF(EXT_OVERSCAN_LEFT_RIGHT, EXT_OVERSCAN_LEFT, mask_sh), \\\n\tXFM_SF(EXT_OVERSCAN_LEFT_RIGHT, EXT_OVERSCAN_RIGHT, mask_sh), \\\n\tXFM_SF(EXT_OVERSCAN_TOP_BOTTOM, EXT_OVERSCAN_TOP, mask_sh), \\\n\tXFM_SF(EXT_OVERSCAN_TOP_BOTTOM, EXT_OVERSCAN_BOTTOM, mask_sh), \\\n\tXFM_SF(SCL_COEF_RAM_SELECT, SCL_C_RAM_FILTER_TYPE, mask_sh), \\\n\tXFM_SF(SCL_COEF_RAM_SELECT, SCL_C_RAM_PHASE, mask_sh), \\\n\tXFM_SF(SCL_COEF_RAM_SELECT, SCL_C_RAM_TAP_PAIR_IDX, mask_sh), \\\n\tXFM_SF(SCL_COEF_RAM_TAP_DATA, SCL_C_RAM_EVEN_TAP_COEF_EN, mask_sh), \\\n\tXFM_SF(SCL_COEF_RAM_TAP_DATA, SCL_C_RAM_EVEN_TAP_COEF, mask_sh), \\\n\tXFM_SF(SCL_COEF_RAM_TAP_DATA, SCL_C_RAM_ODD_TAP_COEF_EN, mask_sh), \\\n\tXFM_SF(SCL_COEF_RAM_TAP_DATA, SCL_C_RAM_ODD_TAP_COEF, mask_sh), \\\n\tXFM_SF(VIEWPORT_START, VIEWPORT_X_START, mask_sh), \\\n\tXFM_SF(VIEWPORT_START, VIEWPORT_Y_START, mask_sh), \\\n\tXFM_SF(VIEWPORT_SIZE, VIEWPORT_HEIGHT, mask_sh), \\\n\tXFM_SF(VIEWPORT_SIZE, VIEWPORT_WIDTH, mask_sh), \\\n\tXFM_SF(SCL_HORZ_FILTER_SCALE_RATIO, SCL_H_SCALE_RATIO, mask_sh), \\\n\tXFM_SF(SCL_VERT_FILTER_SCALE_RATIO, SCL_V_SCALE_RATIO, mask_sh), \\\n\tXFM_SF(SCL_HORZ_FILTER_INIT, SCL_H_INIT_INT, mask_sh), \\\n\tXFM_SF(SCL_HORZ_FILTER_INIT, SCL_H_INIT_FRAC, mask_sh), \\\n\tXFM_SF(SCL_VERT_FILTER_INIT, SCL_V_INIT_INT, mask_sh), \\\n\tXFM_SF(SCL_VERT_FILTER_INIT, SCL_V_INIT_FRAC, mask_sh), \\\n\tXFM_SF(LB_MEMORY_CTRL, LB_MEMORY_CONFIG, mask_sh), \\\n\tXFM_SF(LB_MEMORY_CTRL, LB_MEMORY_SIZE, mask_sh), \\\n\tXFM_SF(SCL_VERT_FILTER_CONTROL, SCL_V_2TAP_HARDCODE_COEF_EN, mask_sh), \\\n\tXFM_SF(SCL_HORZ_FILTER_CONTROL, SCL_H_2TAP_HARDCODE_COEF_EN, mask_sh), \\\n\tXFM_SF(SCL_UPDATE, SCL_COEF_UPDATE_COMPLETE, mask_sh), \\\n\tXFM_SF(LB_DATA_FORMAT, ALPHA_EN, mask_sh)\n\n#define XFM_COMMON_MASK_SH_LIST_DCE80(mask_sh) \\\n\tXFM_COMMON_MASK_SH_LIST_DCE_COMMON_BASE(mask_sh), \\\n\tOPP_SF(DCFE_MEM_LIGHT_SLEEP_CNTL, REGAMMA_LUT_LIGHT_SLEEP_DIS, mask_sh),\\\n\tOPP_SF(DCFE_MEM_LIGHT_SLEEP_CNTL, DCP_LUT_LIGHT_SLEEP_DIS, mask_sh),\\\n\tOPP_SF(DCFE_MEM_LIGHT_SLEEP_CNTL, REGAMMA_LUT_MEM_PWR_STATE, mask_sh)\n\n#define XFM_COMMON_MASK_SH_LIST_DCE110(mask_sh) \\\n\tXFM_COMMON_MASK_SH_LIST_DCE_COMMON_BASE(mask_sh), \\\n\tXFM_SF(DCFE_MEM_PWR_CTRL, SCL_COEFF_MEM_PWR_DIS, mask_sh), \\\n\tXFM_SF(DCFE_MEM_PWR_STATUS, SCL_COEFF_MEM_PWR_STATE, mask_sh), \\\n\tXFM_SF(DCFE_MEM_PWR_CTRL, DCP_REGAMMA_MEM_PWR_DIS, mask_sh),\\\n\tXFM_SF(DCFE_MEM_PWR_CTRL, DCP_LUT_MEM_PWR_DIS, mask_sh),\\\n\tXFM_SF(DCFE_MEM_PWR_STATUS, DCP_REGAMMA_MEM_PWR_STATE, mask_sh),\\\n\tXFM_SF(SCL_MODE, SCL_PSCL_EN, mask_sh)\n\n#if defined(CONFIG_DRM_AMD_DC_SI)\n#define XFM_COMMON_MASK_SH_LIST_DCE60(mask_sh) \\\n\tXFM_COMMON_MASK_SH_LIST_DCE60_COMMON_BASE(mask_sh), \\\n\tOPP_SF(DCFE_MEM_LIGHT_SLEEP_CNTL, REGAMMA_LUT_LIGHT_SLEEP_DIS, mask_sh),\\\n\tOPP_SF(DCFE_MEM_LIGHT_SLEEP_CNTL, DCP_LUT_LIGHT_SLEEP_DIS, mask_sh),\\\n\tOPP_SF(DCFE_MEM_LIGHT_SLEEP_CNTL, REGAMMA_LUT_MEM_PWR_STATE, mask_sh)\n\n#define XFM_COMMON_MASK_SH_LIST_DCE60_COMMON_BASE(mask_sh) \\\n\tXFM_SF(OUT_ROUND_CONTROL, OUT_ROUND_TRUNC_MODE, mask_sh), \\\n\tXFM_SF(DCP_SPATIAL_DITHER_CNTL, DCP_SPATIAL_DITHER_EN, mask_sh), \\\n\tXFM_SF(DCP_SPATIAL_DITHER_CNTL, DCP_SPATIAL_DITHER_MODE, mask_sh), \\\n\tXFM_SF(DCP_SPATIAL_DITHER_CNTL, DCP_SPATIAL_DITHER_DEPTH, mask_sh), \\\n\tXFM_SF(DCP_SPATIAL_DITHER_CNTL, DCP_FRAME_RANDOM_ENABLE, mask_sh), \\\n\tXFM_SF(DCP_SPATIAL_DITHER_CNTL, DCP_RGB_RANDOM_ENABLE, mask_sh), \\\n\tXFM_SF(DCP_SPATIAL_DITHER_CNTL, DCP_HIGHPASS_RANDOM_ENABLE, mask_sh), \\\n\tXFM_SF(DENORM_CONTROL, DENORM_MODE, mask_sh), \\\n\tXFM_SF(DATA_FORMAT, INTERLEAVE_EN, mask_sh), \\\n\tXFM_SF(GAMUT_REMAP_C11_C12, GAMUT_REMAP_C11, mask_sh), \\\n\tXFM_SF(GAMUT_REMAP_C11_C12, GAMUT_REMAP_C12, mask_sh), \\\n\tXFM_SF(GAMUT_REMAP_C13_C14, GAMUT_REMAP_C13, mask_sh), \\\n\tXFM_SF(GAMUT_REMAP_C13_C14, GAMUT_REMAP_C14, mask_sh), \\\n\tXFM_SF(GAMUT_REMAP_C21_C22, GAMUT_REMAP_C21, mask_sh), \\\n\tXFM_SF(GAMUT_REMAP_C21_C22, GAMUT_REMAP_C22, mask_sh), \\\n\tXFM_SF(GAMUT_REMAP_C23_C24, GAMUT_REMAP_C23, mask_sh), \\\n\tXFM_SF(GAMUT_REMAP_C23_C24, GAMUT_REMAP_C24, mask_sh), \\\n\tXFM_SF(GAMUT_REMAP_C31_C32, GAMUT_REMAP_C31, mask_sh), \\\n\tXFM_SF(GAMUT_REMAP_C31_C32, GAMUT_REMAP_C32, mask_sh), \\\n\tXFM_SF(GAMUT_REMAP_C33_C34, GAMUT_REMAP_C33, mask_sh), \\\n\tXFM_SF(GAMUT_REMAP_C33_C34, GAMUT_REMAP_C34, mask_sh), \\\n\tXFM_SF(GAMUT_REMAP_CONTROL, GRPH_GAMUT_REMAP_MODE, mask_sh), \\\n\tXFM_SF(OUTPUT_CSC_C11_C12, OUTPUT_CSC_C11, mask_sh),\\\n\tXFM_SF(OUTPUT_CSC_C11_C12, OUTPUT_CSC_C12, mask_sh),\\\n\tXFM_SF(OUTPUT_CSC_CONTROL, OUTPUT_CSC_GRPH_MODE, mask_sh),\\\n\tXFM_SF(REGAMMA_CNTLA_START_CNTL, REGAMMA_CNTLA_EXP_REGION_START, mask_sh),\\\n\tXFM_SF(REGAMMA_CNTLA_START_CNTL, REGAMMA_CNTLA_EXP_REGION_START_SEGMENT, mask_sh),\\\n\tXFM_SF(REGAMMA_CNTLA_SLOPE_CNTL, REGAMMA_CNTLA_EXP_REGION_LINEAR_SLOPE, mask_sh),\\\n\tXFM_SF(REGAMMA_CNTLA_END_CNTL1, REGAMMA_CNTLA_EXP_REGION_END, mask_sh),\\\n\tXFM_SF(REGAMMA_CNTLA_END_CNTL2, REGAMMA_CNTLA_EXP_REGION_END_BASE, mask_sh),\\\n\tXFM_SF(REGAMMA_CNTLA_END_CNTL2, REGAMMA_CNTLA_EXP_REGION_END_SLOPE, mask_sh),\\\n\tXFM_SF(REGAMMA_CNTLA_REGION_0_1, REGAMMA_CNTLA_EXP_REGION0_LUT_OFFSET, mask_sh),\\\n\tXFM_SF(REGAMMA_CNTLA_REGION_0_1, REGAMMA_CNTLA_EXP_REGION0_NUM_SEGMENTS, mask_sh),\\\n\tXFM_SF(REGAMMA_CNTLA_REGION_0_1, REGAMMA_CNTLA_EXP_REGION1_LUT_OFFSET, mask_sh),\\\n\tXFM_SF(REGAMMA_CNTLA_REGION_0_1, REGAMMA_CNTLA_EXP_REGION1_NUM_SEGMENTS, mask_sh),\\\n\tXFM_SF(REGAMMA_LUT_WRITE_EN_MASK, REGAMMA_LUT_WRITE_EN_MASK, mask_sh),\\\n\tXFM_SF(REGAMMA_CONTROL, GRPH_REGAMMA_MODE, mask_sh),\\\n\tXFM_SF(SCL_TAP_CONTROL, SCL_H_NUM_OF_TAPS, mask_sh), \\\n\tXFM_SF(SCL_TAP_CONTROL, SCL_V_NUM_OF_TAPS, mask_sh), \\\n\tXFM_SF(SCL_BYPASS_CONTROL, SCL_BYPASS_MODE, mask_sh), \\\n\tXFM_SF(EXT_OVERSCAN_LEFT_RIGHT, EXT_OVERSCAN_LEFT, mask_sh), \\\n\tXFM_SF(EXT_OVERSCAN_LEFT_RIGHT, EXT_OVERSCAN_RIGHT, mask_sh), \\\n\tXFM_SF(EXT_OVERSCAN_TOP_BOTTOM, EXT_OVERSCAN_TOP, mask_sh), \\\n\tXFM_SF(EXT_OVERSCAN_TOP_BOTTOM, EXT_OVERSCAN_BOTTOM, mask_sh), \\\n\tXFM_SF(SCL_COEF_RAM_SELECT, SCL_C_RAM_FILTER_TYPE, mask_sh), \\\n\tXFM_SF(SCL_COEF_RAM_SELECT, SCL_C_RAM_PHASE, mask_sh), \\\n\tXFM_SF(SCL_COEF_RAM_SELECT, SCL_C_RAM_TAP_PAIR_IDX, mask_sh), \\\n\tXFM_SF(SCL_COEF_RAM_TAP_DATA, SCL_C_RAM_EVEN_TAP_COEF_EN, mask_sh), \\\n\tXFM_SF(SCL_COEF_RAM_TAP_DATA, SCL_C_RAM_EVEN_TAP_COEF, mask_sh), \\\n\tXFM_SF(SCL_COEF_RAM_TAP_DATA, SCL_C_RAM_ODD_TAP_COEF_EN, mask_sh), \\\n\tXFM_SF(SCL_COEF_RAM_TAP_DATA, SCL_C_RAM_ODD_TAP_COEF, mask_sh), \\\n\tXFM_SF(VIEWPORT_START, VIEWPORT_X_START, mask_sh), \\\n\tXFM_SF(VIEWPORT_START, VIEWPORT_Y_START, mask_sh), \\\n\tXFM_SF(VIEWPORT_SIZE, VIEWPORT_HEIGHT, mask_sh), \\\n\tXFM_SF(VIEWPORT_SIZE, VIEWPORT_WIDTH, mask_sh), \\\n\tXFM_SF(SCL_HORZ_FILTER_SCALE_RATIO, SCL_H_SCALE_RATIO, mask_sh), \\\n\tXFM_SF(SCL_VERT_FILTER_SCALE_RATIO, SCL_V_SCALE_RATIO, mask_sh), \\\n\tXFM_SF(SCL_HORZ_FILTER_INIT_RGB_LUMA, SCL_H_INIT_INT_RGB_Y, mask_sh), \\\n\tXFM_SF(SCL_HORZ_FILTER_INIT_RGB_LUMA, SCL_H_INIT_FRAC_RGB_Y, mask_sh), \\\n\tXFM_SF(SCL_HORZ_FILTER_INIT_CHROMA, SCL_H_INIT_INT_CBCR, mask_sh), \\\n\tXFM_SF(SCL_HORZ_FILTER_INIT_CHROMA, SCL_H_INIT_FRAC_CBCR, mask_sh), \\\n\tXFM_SF(SCL_VERT_FILTER_INIT, SCL_V_INIT_INT, mask_sh), \\\n\tXFM_SF(SCL_VERT_FILTER_INIT, SCL_V_INIT_FRAC, mask_sh), \\\n\tXFM_SF(SCL_HORZ_FILTER_CONTROL, SCL_H_FILTER_PICK_NEAREST, mask_sh), \\\n\tXFM_SF(SCL_VERT_FILTER_CONTROL, SCL_V_FILTER_PICK_NEAREST, mask_sh), \\\n\tXFM_SF(DC_LB_MEMORY_SPLIT, DC_LB_MEMORY_CONFIG, mask_sh), \\\n\tXFM_SF(DC_LB_MEM_SIZE, DC_LB_MEM_SIZE, mask_sh)\n#endif\n\n#define XFM_COMMON_MASK_SH_LIST_SOC_BASE(mask_sh) \\\n\tXFM_SF(DCP0_OUT_CLAMP_CONTROL_B_CB, OUT_CLAMP_MIN_B_CB, mask_sh), \\\n\tXFM_SF(DCP0_OUT_CLAMP_CONTROL_B_CB, OUT_CLAMP_MAX_B_CB, mask_sh), \\\n\tXFM_SF(DCP0_OUT_CLAMP_CONTROL_G_Y, OUT_CLAMP_MIN_G_Y, mask_sh), \\\n\tXFM_SF(DCP0_OUT_CLAMP_CONTROL_G_Y, OUT_CLAMP_MAX_G_Y, mask_sh), \\\n\tXFM_SF(DCP0_OUT_CLAMP_CONTROL_R_CR, OUT_CLAMP_MIN_R_CR, mask_sh), \\\n\tXFM_SF(DCP0_OUT_CLAMP_CONTROL_R_CR, OUT_CLAMP_MAX_R_CR, mask_sh), \\\n\tXFM_SF(DCP0_OUT_ROUND_CONTROL, OUT_ROUND_TRUNC_MODE, mask_sh), \\\n\tXFM_SF(DCP0_DCP_SPATIAL_DITHER_CNTL, DCP_SPATIAL_DITHER_EN, mask_sh), \\\n\tXFM_SF(DCP0_DCP_SPATIAL_DITHER_CNTL, DCP_SPATIAL_DITHER_MODE, mask_sh), \\\n\tXFM_SF(DCP0_DCP_SPATIAL_DITHER_CNTL, DCP_SPATIAL_DITHER_DEPTH, mask_sh), \\\n\tXFM_SF(DCP0_DCP_SPATIAL_DITHER_CNTL, DCP_FRAME_RANDOM_ENABLE, mask_sh), \\\n\tXFM_SF(DCP0_DCP_SPATIAL_DITHER_CNTL, DCP_RGB_RANDOM_ENABLE, mask_sh), \\\n\tXFM_SF(DCP0_DCP_SPATIAL_DITHER_CNTL, DCP_HIGHPASS_RANDOM_ENABLE, mask_sh), \\\n\tXFM_SF(DCP0_DENORM_CONTROL, DENORM_MODE, mask_sh), \\\n\tXFM_SF(LB0_LB_DATA_FORMAT, PIXEL_DEPTH, mask_sh), \\\n\tXFM_SF(LB0_LB_DATA_FORMAT, PIXEL_EXPAN_MODE, mask_sh), \\\n\tXFM_SF(DCP0_GAMUT_REMAP_C11_C12, GAMUT_REMAP_C11, mask_sh), \\\n\tXFM_SF(DCP0_GAMUT_REMAP_C11_C12, GAMUT_REMAP_C12, mask_sh), \\\n\tXFM_SF(DCP0_GAMUT_REMAP_C13_C14, GAMUT_REMAP_C13, mask_sh), \\\n\tXFM_SF(DCP0_GAMUT_REMAP_C13_C14, GAMUT_REMAP_C14, mask_sh), \\\n\tXFM_SF(DCP0_GAMUT_REMAP_C21_C22, GAMUT_REMAP_C21, mask_sh), \\\n\tXFM_SF(DCP0_GAMUT_REMAP_C21_C22, GAMUT_REMAP_C22, mask_sh), \\\n\tXFM_SF(DCP0_GAMUT_REMAP_C23_C24, GAMUT_REMAP_C23, mask_sh), \\\n\tXFM_SF(DCP0_GAMUT_REMAP_C23_C24, GAMUT_REMAP_C24, mask_sh), \\\n\tXFM_SF(DCP0_GAMUT_REMAP_C31_C32, GAMUT_REMAP_C31, mask_sh), \\\n\tXFM_SF(DCP0_GAMUT_REMAP_C31_C32, GAMUT_REMAP_C32, mask_sh), \\\n\tXFM_SF(DCP0_GAMUT_REMAP_C33_C34, GAMUT_REMAP_C33, mask_sh), \\\n\tXFM_SF(DCP0_GAMUT_REMAP_C33_C34, GAMUT_REMAP_C34, mask_sh), \\\n\tXFM_SF(DCP0_GAMUT_REMAP_CONTROL, GRPH_GAMUT_REMAP_MODE, mask_sh), \\\n\tXFM_SF(DCP0_OUTPUT_CSC_C11_C12, OUTPUT_CSC_C11, mask_sh),\\\n\tXFM_SF(DCP0_OUTPUT_CSC_C11_C12, OUTPUT_CSC_C12, mask_sh),\\\n\tXFM_SF(DCP0_OUTPUT_CSC_CONTROL, OUTPUT_CSC_GRPH_MODE, mask_sh),\\\n\tXFM_SF(DCP0_REGAMMA_CNTLA_START_CNTL, REGAMMA_CNTLA_EXP_REGION_START, mask_sh),\\\n\tXFM_SF(DCP0_REGAMMA_CNTLA_START_CNTL, REGAMMA_CNTLA_EXP_REGION_START_SEGMENT, mask_sh),\\\n\tXFM_SF(DCP0_REGAMMA_CNTLA_SLOPE_CNTL, REGAMMA_CNTLA_EXP_REGION_LINEAR_SLOPE, mask_sh),\\\n\tXFM_SF(DCP0_REGAMMA_CNTLA_END_CNTL1, REGAMMA_CNTLA_EXP_REGION_END, mask_sh),\\\n\tXFM_SF(DCP0_REGAMMA_CNTLA_END_CNTL2, REGAMMA_CNTLA_EXP_REGION_END_BASE, mask_sh),\\\n\tXFM_SF(DCP0_REGAMMA_CNTLA_END_CNTL2, REGAMMA_CNTLA_EXP_REGION_END_SLOPE, mask_sh),\\\n\tXFM_SF(DCP0_REGAMMA_CNTLA_REGION_0_1, REGAMMA_CNTLA_EXP_REGION0_LUT_OFFSET, mask_sh),\\\n\tXFM_SF(DCP0_REGAMMA_CNTLA_REGION_0_1, REGAMMA_CNTLA_EXP_REGION0_NUM_SEGMENTS, mask_sh),\\\n\tXFM_SF(DCP0_REGAMMA_CNTLA_REGION_0_1, REGAMMA_CNTLA_EXP_REGION1_LUT_OFFSET, mask_sh),\\\n\tXFM_SF(DCP0_REGAMMA_CNTLA_REGION_0_1, REGAMMA_CNTLA_EXP_REGION1_NUM_SEGMENTS, mask_sh),\\\n\tXFM_SF(DCP0_REGAMMA_CONTROL, GRPH_REGAMMA_MODE, mask_sh),\\\n\tXFM_SF(DCP0_REGAMMA_LUT_WRITE_EN_MASK, REGAMMA_LUT_WRITE_EN_MASK, mask_sh),\\\n\tXFM_SF(SCL0_SCL_MODE, SCL_MODE, mask_sh), \\\n\tXFM_SF(SCL0_SCL_TAP_CONTROL, SCL_H_NUM_OF_TAPS, mask_sh), \\\n\tXFM_SF(SCL0_SCL_TAP_CONTROL, SCL_V_NUM_OF_TAPS, mask_sh), \\\n\tXFM_SF(SCL0_SCL_CONTROL, SCL_BOUNDARY_MODE, mask_sh), \\\n\tXFM_SF(SCL0_SCL_BYPASS_CONTROL, SCL_BYPASS_MODE, mask_sh), \\\n\tXFM_SF(SCL0_EXT_OVERSCAN_LEFT_RIGHT, EXT_OVERSCAN_LEFT, mask_sh), \\\n\tXFM_SF(SCL0_EXT_OVERSCAN_LEFT_RIGHT, EXT_OVERSCAN_RIGHT, mask_sh), \\\n\tXFM_SF(SCL0_EXT_OVERSCAN_TOP_BOTTOM, EXT_OVERSCAN_TOP, mask_sh), \\\n\tXFM_SF(SCL0_EXT_OVERSCAN_TOP_BOTTOM, EXT_OVERSCAN_BOTTOM, mask_sh), \\\n\tXFM_SF(SCL0_SCL_COEF_RAM_SELECT, SCL_C_RAM_FILTER_TYPE, mask_sh), \\\n\tXFM_SF(SCL0_SCL_COEF_RAM_SELECT, SCL_C_RAM_PHASE, mask_sh), \\\n\tXFM_SF(SCL0_SCL_COEF_RAM_SELECT, SCL_C_RAM_TAP_PAIR_IDX, mask_sh), \\\n\tXFM_SF(SCL0_SCL_COEF_RAM_TAP_DATA, SCL_C_RAM_EVEN_TAP_COEF_EN, mask_sh), \\\n\tXFM_SF(SCL0_SCL_COEF_RAM_TAP_DATA, SCL_C_RAM_EVEN_TAP_COEF, mask_sh), \\\n\tXFM_SF(SCL0_SCL_COEF_RAM_TAP_DATA, SCL_C_RAM_ODD_TAP_COEF_EN, mask_sh), \\\n\tXFM_SF(SCL0_SCL_COEF_RAM_TAP_DATA, SCL_C_RAM_ODD_TAP_COEF, mask_sh), \\\n\tXFM_SF(SCL0_VIEWPORT_START, VIEWPORT_X_START, mask_sh), \\\n\tXFM_SF(SCL0_VIEWPORT_START, VIEWPORT_Y_START, mask_sh), \\\n\tXFM_SF(SCL0_VIEWPORT_SIZE, VIEWPORT_HEIGHT, mask_sh), \\\n\tXFM_SF(SCL0_VIEWPORT_SIZE, VIEWPORT_WIDTH, mask_sh), \\\n\tXFM_SF(SCL0_SCL_HORZ_FILTER_SCALE_RATIO, SCL_H_SCALE_RATIO, mask_sh), \\\n\tXFM_SF(SCL0_SCL_VERT_FILTER_SCALE_RATIO, SCL_V_SCALE_RATIO, mask_sh), \\\n\tXFM_SF(SCL0_SCL_HORZ_FILTER_INIT, SCL_H_INIT_INT, mask_sh), \\\n\tXFM_SF(SCL0_SCL_HORZ_FILTER_INIT, SCL_H_INIT_FRAC, mask_sh), \\\n\tXFM_SF(SCL0_SCL_VERT_FILTER_INIT, SCL_V_INIT_INT, mask_sh), \\\n\tXFM_SF(SCL0_SCL_VERT_FILTER_INIT, SCL_V_INIT_FRAC, mask_sh), \\\n\tXFM_SF(LB0_LB_MEMORY_CTRL, LB_MEMORY_CONFIG, mask_sh), \\\n\tXFM_SF(LB0_LB_MEMORY_CTRL, LB_MEMORY_SIZE, mask_sh), \\\n\tXFM_SF(SCL0_SCL_VERT_FILTER_CONTROL, SCL_V_2TAP_HARDCODE_COEF_EN, mask_sh), \\\n\tXFM_SF(SCL0_SCL_HORZ_FILTER_CONTROL, SCL_H_2TAP_HARDCODE_COEF_EN, mask_sh), \\\n\tXFM_SF(SCL0_SCL_UPDATE, SCL_COEF_UPDATE_COMPLETE, mask_sh), \\\n\tXFM_SF(LB0_LB_DATA_FORMAT, ALPHA_EN, mask_sh), \\\n\tXFM_SF(DCFE0_DCFE_MEM_PWR_CTRL, SCL_COEFF_MEM_PWR_DIS, mask_sh), \\\n\tXFM_SF(DCFE0_DCFE_MEM_PWR_CTRL, DCP_REGAMMA_MEM_PWR_DIS, mask_sh),\\\n\tXFM_SF(DCFE0_DCFE_MEM_PWR_CTRL, DCP_LUT_MEM_PWR_DIS, mask_sh),\\\n\tXFM_SF(DCFE0_DCFE_MEM_PWR_STATUS, SCL_COEFF_MEM_PWR_STATE, mask_sh), \\\n\tXFM_SF(SCL0_SCL_MODE, SCL_PSCL_EN, mask_sh)\n\n#define XFM_REG_FIELD_LIST(type) \\\n\ttype OUT_CLAMP_MIN_B_CB; \\\n\ttype OUT_CLAMP_MAX_B_CB; \\\n\ttype OUT_CLAMP_MIN_G_Y; \\\n\ttype OUT_CLAMP_MAX_G_Y; \\\n\ttype OUT_CLAMP_MIN_R_CR; \\\n\ttype OUT_CLAMP_MAX_R_CR; \\\n\ttype OUT_ROUND_TRUNC_MODE; \\\n\ttype DCP_SPATIAL_DITHER_EN; \\\n\ttype DCP_SPATIAL_DITHER_MODE; \\\n\ttype DCP_SPATIAL_DITHER_DEPTH; \\\n\ttype DCP_FRAME_RANDOM_ENABLE; \\\n\ttype DCP_RGB_RANDOM_ENABLE; \\\n\ttype DCP_HIGHPASS_RANDOM_ENABLE; \\\n\ttype DENORM_MODE; \\\n\ttype INTERLEAVE_EN; \\\n\ttype PIXEL_DEPTH; \\\n\ttype PIXEL_EXPAN_MODE; \\\n\ttype GAMUT_REMAP_C11; \\\n\ttype GAMUT_REMAP_C12; \\\n\ttype GAMUT_REMAP_C13; \\\n\ttype GAMUT_REMAP_C14; \\\n\ttype GAMUT_REMAP_C21; \\\n\ttype GAMUT_REMAP_C22; \\\n\ttype GAMUT_REMAP_C23; \\\n\ttype GAMUT_REMAP_C24; \\\n\ttype GAMUT_REMAP_C31; \\\n\ttype GAMUT_REMAP_C32; \\\n\ttype GAMUT_REMAP_C33; \\\n\ttype GAMUT_REMAP_C34; \\\n\ttype GRPH_GAMUT_REMAP_MODE; \\\n\ttype OUTPUT_CSC_C11; \\\n\ttype OUTPUT_CSC_C12; \\\n\ttype OUTPUT_CSC_GRPH_MODE; \\\n\ttype DCP_REGAMMA_MEM_PWR_DIS; \\\n\ttype DCP_LUT_MEM_PWR_DIS; \\\n\ttype REGAMMA_LUT_LIGHT_SLEEP_DIS; \\\n\ttype DCP_LUT_LIGHT_SLEEP_DIS; \\\n\ttype REGAMMA_CNTLA_EXP_REGION_START; \\\n\ttype REGAMMA_CNTLA_EXP_REGION_START_SEGMENT; \\\n\ttype REGAMMA_CNTLA_EXP_REGION_LINEAR_SLOPE; \\\n\ttype REGAMMA_CNTLA_EXP_REGION_END; \\\n\ttype REGAMMA_CNTLA_EXP_REGION_END_BASE; \\\n\ttype REGAMMA_CNTLA_EXP_REGION_END_SLOPE; \\\n\ttype REGAMMA_CNTLA_EXP_REGION0_LUT_OFFSET; \\\n\ttype REGAMMA_CNTLA_EXP_REGION0_NUM_SEGMENTS; \\\n\ttype REGAMMA_CNTLA_EXP_REGION1_LUT_OFFSET; \\\n\ttype REGAMMA_CNTLA_EXP_REGION1_NUM_SEGMENTS; \\\n\ttype DCP_REGAMMA_MEM_PWR_STATE; \\\n\ttype REGAMMA_LUT_MEM_PWR_STATE; \\\n\ttype REGAMMA_LUT_WRITE_EN_MASK; \\\n\ttype GRPH_REGAMMA_MODE; \\\n\ttype SCL_MODE; \\\n\ttype SCL_BYPASS_MODE; \\\n\ttype SCL_PSCL_EN; \\\n\ttype SCL_H_NUM_OF_TAPS; \\\n\ttype SCL_V_NUM_OF_TAPS; \\\n\ttype SCL_BOUNDARY_MODE; \\\n\ttype EXT_OVERSCAN_LEFT; \\\n\ttype EXT_OVERSCAN_RIGHT; \\\n\ttype EXT_OVERSCAN_TOP; \\\n\ttype EXT_OVERSCAN_BOTTOM; \\\n\ttype SCL_COEFF_MEM_PWR_DIS; \\\n\ttype SCL_COEFF_MEM_PWR_STATE; \\\n\ttype SCL_C_RAM_FILTER_TYPE; \\\n\ttype SCL_C_RAM_PHASE; \\\n\ttype SCL_C_RAM_TAP_PAIR_IDX; \\\n\ttype SCL_C_RAM_EVEN_TAP_COEF_EN; \\\n\ttype SCL_C_RAM_EVEN_TAP_COEF; \\\n\ttype SCL_C_RAM_ODD_TAP_COEF_EN; \\\n\ttype SCL_C_RAM_ODD_TAP_COEF; \\\n\ttype VIEWPORT_X_START; \\\n\ttype VIEWPORT_Y_START; \\\n\ttype VIEWPORT_HEIGHT; \\\n\ttype VIEWPORT_WIDTH; \\\n\ttype SCL_H_SCALE_RATIO; \\\n\ttype SCL_V_SCALE_RATIO; \\\n\ttype SCL_H_INIT_INT; \\\n\ttype SCL_H_INIT_FRAC; \\\n\ttype SCL_H_INIT_INT_RGB_Y; \\\n\ttype SCL_H_INIT_FRAC_RGB_Y; \\\n\ttype SCL_H_INIT_INT_CBCR; \\\n\ttype SCL_H_INIT_FRAC_CBCR; \\\n\ttype SCL_V_INIT_INT; \\\n\ttype SCL_V_INIT_FRAC; \\\n\ttype DC_LB_MEMORY_CONFIG; \\\n\ttype DC_LB_MEM_SIZE; \\\n\ttype LB_MEMORY_CONFIG; \\\n\ttype LB_MEMORY_SIZE; \\\n\ttype SCL_V_2TAP_HARDCODE_COEF_EN; \\\n\ttype SCL_H_2TAP_HARDCODE_COEF_EN; \\\n\ttype SCL_V_FILTER_PICK_NEAREST; \\\n\ttype SCL_H_FILTER_PICK_NEAREST; \\\n\ttype SCL_COEF_UPDATE_COMPLETE; \\\n\ttype ALPHA_EN\n\nstruct dce_transform_shift {\n\tXFM_REG_FIELD_LIST(uint8_t);\n};\n\nstruct dce_transform_mask {\n\tXFM_REG_FIELD_LIST(uint32_t);\n};\n\nstruct dce_transform_registers {\n#if defined(CONFIG_DRM_AMD_DC_SI)\n\tuint32_t DATA_FORMAT;\n#endif\n\tuint32_t LB_DATA_FORMAT;\n\tuint32_t GAMUT_REMAP_CONTROL;\n\tuint32_t GAMUT_REMAP_C11_C12;\n\tuint32_t GAMUT_REMAP_C13_C14;\n\tuint32_t GAMUT_REMAP_C21_C22;\n\tuint32_t GAMUT_REMAP_C23_C24;\n\tuint32_t GAMUT_REMAP_C31_C32;\n\tuint32_t GAMUT_REMAP_C33_C34;\n\tuint32_t OUTPUT_CSC_C11_C12;\n\tuint32_t OUTPUT_CSC_C13_C14;\n\tuint32_t OUTPUT_CSC_C21_C22;\n\tuint32_t OUTPUT_CSC_C23_C24;\n\tuint32_t OUTPUT_CSC_C31_C32;\n\tuint32_t OUTPUT_CSC_C33_C34;\n\tuint32_t OUTPUT_CSC_CONTROL;\n\tuint32_t DCFE_MEM_LIGHT_SLEEP_CNTL;\n\tuint32_t REGAMMA_CNTLA_START_CNTL;\n\tuint32_t REGAMMA_CNTLA_SLOPE_CNTL;\n\tuint32_t REGAMMA_CNTLA_END_CNTL1;\n\tuint32_t REGAMMA_CNTLA_END_CNTL2;\n\tuint32_t REGAMMA_CNTLA_REGION_0_1;\n\tuint32_t REGAMMA_CNTLA_REGION_2_3;\n\tuint32_t REGAMMA_CNTLA_REGION_4_5;\n\tuint32_t REGAMMA_CNTLA_REGION_6_7;\n\tuint32_t REGAMMA_CNTLA_REGION_8_9;\n\tuint32_t REGAMMA_CNTLA_REGION_10_11;\n\tuint32_t REGAMMA_CNTLA_REGION_12_13;\n\tuint32_t REGAMMA_CNTLA_REGION_14_15;\n\tuint32_t REGAMMA_LUT_WRITE_EN_MASK;\n\tuint32_t REGAMMA_LUT_INDEX;\n\tuint32_t REGAMMA_LUT_DATA;\n\tuint32_t REGAMMA_CONTROL;\n\tuint32_t DENORM_CONTROL;\n\tuint32_t DCP_SPATIAL_DITHER_CNTL;\n\tuint32_t OUT_ROUND_CONTROL;\n\tuint32_t OUT_CLAMP_CONTROL_R_CR;\n\tuint32_t OUT_CLAMP_CONTROL_G_Y;\n\tuint32_t OUT_CLAMP_CONTROL_B_CB;\n\tuint32_t SCL_MODE;\n\tuint32_t SCL_TAP_CONTROL;\n\tuint32_t SCL_CONTROL;\n\tuint32_t SCL_BYPASS_CONTROL;\n\tuint32_t EXT_OVERSCAN_LEFT_RIGHT;\n\tuint32_t EXT_OVERSCAN_TOP_BOTTOM;\n\tuint32_t SCL_VERT_FILTER_CONTROL;\n\tuint32_t SCL_HORZ_FILTER_CONTROL;\n\tuint32_t DCFE_MEM_PWR_CTRL;\n\tuint32_t DCFE_MEM_PWR_STATUS;\n\tuint32_t SCL_COEF_RAM_SELECT;\n\tuint32_t SCL_COEF_RAM_TAP_DATA;\n\tuint32_t VIEWPORT_START;\n\tuint32_t VIEWPORT_SIZE;\n\tuint32_t SCL_HORZ_FILTER_SCALE_RATIO;\n\tuint32_t SCL_VERT_FILTER_SCALE_RATIO;\n\tuint32_t SCL_HORZ_FILTER_INIT;\n#if defined(CONFIG_DRM_AMD_DC_SI)\n\tuint32_t SCL_HORZ_FILTER_INIT_RGB_LUMA;\n\tuint32_t SCL_HORZ_FILTER_INIT_CHROMA;\n#endif\n\tuint32_t SCL_VERT_FILTER_INIT;\n\tuint32_t SCL_AUTOMATIC_MODE_CONTROL;\n#if defined(CONFIG_DRM_AMD_DC_SI)\n\tuint32_t DC_LB_MEMORY_SPLIT;\n\tuint32_t DC_LB_MEM_SIZE;\n#endif\n\tuint32_t LB_MEMORY_CTRL;\n\tuint32_t SCL_UPDATE;\n\tuint32_t SCL_F_SHARP_CONTROL;\n};\n\nstruct init_int_and_frac {\n\tuint32_t integer;\n\tuint32_t fraction;\n};\n\nstruct scl_ratios_inits {\n\tuint32_t h_int_scale_ratio;\n\tuint32_t v_int_scale_ratio;\n\tstruct init_int_and_frac h_init;\n\tstruct init_int_and_frac v_init;\n};\n\n#if defined(CONFIG_DRM_AMD_DC_SI)\nstruct sclh_ratios_inits {\n\tuint32_t h_int_scale_ratio;\n\tuint32_t v_int_scale_ratio;\n\tstruct init_int_and_frac h_init_luma;\n\tstruct init_int_and_frac h_init_chroma;\n\tstruct init_int_and_frac v_init;\n};\n#endif\n\nenum ram_filter_type {\n\tFILTER_TYPE_RGB_Y_VERTICAL\t= 0,  \n\tFILTER_TYPE_CBCR_VERTICAL\t= 1,  \n\tFILTER_TYPE_RGB_Y_HORIZONTAL\t= 2,  \n\tFILTER_TYPE_CBCR_HORIZONTAL\t= 3,  \n\tFILTER_TYPE_ALPHA_VERTICAL\t= 4,  \n\tFILTER_TYPE_ALPHA_HORIZONTAL\t= 5,  \n};\n\nstruct dce_transform {\n\tstruct transform base;\n\tconst struct dce_transform_registers *regs;\n\tconst struct dce_transform_shift *xfm_shift;\n\tconst struct dce_transform_mask *xfm_mask;\n\n\tconst uint16_t *filter_v;\n\tconst uint16_t *filter_h;\n\tconst uint16_t *filter_v_c;\n\tconst uint16_t *filter_h_c;\n\tint lb_pixel_depth_supported;\n\tint lb_memory_size;\n\tint lb_bits_per_entry;\n\tbool prescaler_on;\n};\n\nvoid dce_transform_construct(struct dce_transform *xfm_dce,\n\tstruct dc_context *ctx,\n\tuint32_t inst,\n\tconst struct dce_transform_registers *regs,\n\tconst struct dce_transform_shift *xfm_shift,\n\tconst struct dce_transform_mask *xfm_mask);\n\n#if defined(CONFIG_DRM_AMD_DC_SI)\nvoid dce60_transform_construct(struct dce_transform *xfm_dce,\n\tstruct dc_context *ctx,\n\tuint32_t inst,\n\tconst struct dce_transform_registers *regs,\n\tconst struct dce_transform_shift *xfm_shift,\n\tconst struct dce_transform_mask *xfm_mask);\n#endif\n\nbool dce_transform_get_optimal_number_of_taps(\n\tstruct transform *xfm,\n\tstruct scaler_data *scl_data,\n\tconst struct scaling_taps *in_taps);\n\nvoid dce110_opp_set_csc_adjustment(\n\tstruct transform *xfm,\n\tconst struct out_csc_color_matrix *tbl_entry);\n\nvoid dce110_opp_set_csc_default(\n\tstruct transform *xfm,\n\tconst struct default_adjustment *default_adjust);\n\n \nvoid dce110_opp_power_on_regamma_lut(\n\tstruct transform *xfm,\n\tbool power_on);\n\nvoid dce110_opp_program_regamma_pwl(\n\tstruct transform *xfm,\n\tconst struct pwl_params *params);\n\nvoid dce110_opp_set_regamma_mode(struct transform *xfm,\n\t\tenum opp_regamma mode);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}