EESchema Schematic File Version 5
EELAYER 33 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 20
Title "ButterStick"
Date "2019-06-14"
Rev "r0.2"
Comp "GsD"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
Comment5 ""
Comment6 ""
Comment7 ""
Comment8 ""
Comment9 ""
$EndDescr
BusAlias DRAM_CTRL A[15..0] BA[2..0] LDM UDM ODT RAS CAS WE RESET CK_P CK_N CKE CS[0..1]
BusAlias SYZYGY_TXR4 RX0_P RX0_N RX1_P RX1_N REFCLK_P REFCLK_N S2 S4 S6 S8 RX3_P RX3_N RX2_P RX2_N P2C_CLK_P P2C_CLK_N VIO1 R_GA TX0_P TX0_N TX1_P TX1_N S0 S1 S3 S5 S7 S9 TX3_P TX3_N TX2_P TX2_N C2P_CLK_P C2P_CLK_N
BusAlias RGMII RESET MDC MDIO TX[0..3] RX[0..3] TX_CTRL TX_CLK RX_CTRL RX_CLK INT CLK125
BusAlias ULPI DATA[0..7] STP NXT DIR RESET REFCLK
BusAlias DRAM_DAT DQ[15..0] LDQS_P LDQS_N UDQS_P UDQS_N
BusAlias SYZYGY_STD D0_P D0_N D2_P D2_N D4_P D4_N D6_P D6_N S16 S18 S20 S22 S24 S26 P2C_CLK_P P2C_CLK_N VIO1 R_GA D1_P D1_N D3_P D3_N D5_P D5_N D7_P D7_N S17 S19 S21 S23 S25 S27 C2P_CLK_P C2P_CLK_N
BusAlias I2C SDA SCL
Connection ~ 7600 4900
Entry Wire Line
	7300 4050 7200 3950
Entry Wire Line
	7300 4800 7200 4700
Entry Wire Line
	7300 5550 7200 5450
Wire Wire Line
	7300 4050 7700 4050
Wire Wire Line
	7300 4800 7700 4800
Wire Wire Line
	7300 5550 7700 5550
Wire Wire Line
	9000 4350 9150 4350
Wire Wire Line
	9000 5100 9150 5100
Wire Wire Line
	9000 5850 9150 5850
Wire Wire Line
	9450 4350 9500 4350
Wire Wire Line
	9450 5100 9500 5100
Wire Wire Line
	9450 5850 9500 5850
Wire Bus Line
	2700 2950 3450 2950
Wire Bus Line
	2700 3650 3450 3650
Wire Bus Line
	2700 4350 3450 4350
Wire Bus Line
	5000 3650 7200 3650
Wire Bus Line
	6700 2800 7250 2800
Wire Bus Line
	6700 2950 7250 2950
Wire Bus Line
	6750 4350 7700 4350
Wire Bus Line
	6750 5100 7700 5100
Wire Bus Line
	6750 5850 7700 5850
Wire Bus Line
	7200 3650 7200 4700
Wire Bus Line
	7200 4700 7200 5450
Wire Bus Line
	7600 4150 7600 4900
Wire Bus Line
	7600 4900 7600 5650
Wire Bus Line
	7600 4900 7700 4900
Wire Bus Line
	7600 5650 7700 5650
Wire Bus Line
	7700 4150 7600 4150
Wire Notes Line
	3250 1650 4750 1650
Wire Notes Line
	3250 6200 3250 1650
Wire Notes Line
	4750 1650 6900 1650
Wire Notes Line
	4750 6200 3250 6200
Wire Notes Line
	4750 6200 6900 6200
Wire Notes Line
	6900 6200 6900 1650
Text Notes 5650 2200 2    250  ~ 0
ECP5 FPGA
Text Notes 10400 4250 2    50   ~ 0
Geographical Address: 0\nI2C Address: 0x30
Text Notes 10400 5000 2    50   ~ 0
Geographical Address: 1\nI2C Address: 0x31\n
Text Notes 10400 5750 2    50   ~ 0
Geographical Address: 2\nI2C Address: 0x32
Text Label 6800 4350 0    10   ~ 0
SYZYGY0{SYZYGY_STD}
Text Label 6800 5100 0    10   ~ 0
SYZYGY1{SYZYGY_STD}
Text Label 7350 4050 0    50   ~ 0
PDM0
Text Label 7350 4800 0    50   ~ 0
PDM1
Text Label 7350 5550 0    50   ~ 0
PDM2
$Comp
L gkl_power:GND #PWR0126
U 1 1 5E9EFE08
P 9500 4350
F 0 "#PWR0126" H 9500 4100 50  0001 C CNN
F 1 "GND" V 9503 4269 50  0000 R CNN
F 2 "" H 9400 4000 50  0001 C CNN
F 3 "" H 9500 4350 50  0001 C CNN
	1    9500 4350
	0    -1   -1   0   
$EndComp
$Comp
L gkl_power:GND #PWR0127
U 1 1 5E9F0410
P 9500 5100
F 0 "#PWR0127" H 9500 4850 50  0001 C CNN
F 1 "GND" V 9503 5019 50  0000 R CNN
F 2 "" H 9400 4750 50  0001 C CNN
F 3 "" H 9500 5100 50  0001 C CNN
	1    9500 5100
	0    -1   -1   0   
$EndComp
$Comp
L gkl_power:GND #PWR0196
U 1 1 5E9F10F5
P 9500 5850
F 0 "#PWR0196" H 9500 5600 50  0001 C CNN
F 1 "GND" V 9503 5769 50  0000 R CNN
F 2 "" H 9400 5500 50  0001 C CNN
F 3 "" H 9500 5850 50  0001 C CNN
	1    9500 5850
	0    -1   -1   0   
$EndComp
$Comp
L Device:R R?
U 1 1 5C99D18A
P 9300 4350
AR Path="/5C80F1A0/5C99D18A" Ref="R?"  Part="1" 
AR Path="/5C80F19A/5C99D18A" Ref="R25"  Part="1" 
AR Path="/5C99D18A" Ref="R25"  Part="1" 
F 0 "R25" V 9506 4350 50  0000 C CNN
F 1 "210k" V 9415 4350 50  0000 C CNN
F 2 "Resistor_SMD:R_0402_1005Metric" V 9230 4350 50  0001 C CNN
F 3 "~" H 9300 4350 50  0001 C CNN
F 4 "Stackpole Electronics Inc" H 400 500 50  0001 C CNN "Mfg"
F 5 "RMCF0402FT210K" H 400 500 50  0001 C CNN "PN"
F 6 "1%" H 400 500 50  0001 C CNN "Tol"
	1    9300 4350
	0    -1   -1   0   
$EndComp
$Comp
L Device:R R?
U 1 1 5C996E36
P 9300 5100
AR Path="/5C80F1A0/5C996E36" Ref="R?"  Part="1" 
AR Path="/5C80F19D/5C996E36" Ref="R26"  Part="1" 
AR Path="/5C996E36" Ref="R26"  Part="1" 
F 0 "R26" V 9506 5100 50  0000 C CNN
F 1 "84k5" V 9415 5100 50  0000 C CNN
F 2 "Resistor_SMD:R_0402_1005Metric" V 9230 5100 50  0001 C CNN
F 3 "~" H 9300 5100 50  0001 C CNN
F 4 "Stackpole Electronics Inc" H 900 1450 50  0001 C CNN "Mfg"
F 5 "RMCF0402FT84K5" H 900 1450 50  0001 C CNN "PN"
F 6 "1%" H 900 1450 50  0001 C CNN "Tol"
	1    9300 5100
	0    -1   -1   0   
$EndComp
$Comp
L Device:R R28
U 1 1 5C986FFC
P 9300 5850
F 0 "R28" V 9506 5850 50  0000 C CNN
F 1 "49k9" V 9415 5850 50  0000 C CNN
F 2 "Resistor_SMD:R_0402_1005Metric" V 9230 5850 50  0001 C CNN
F 3 "~" H 9300 5850 50  0001 C CNN
F 4 "Stackpole Electronics Inc" H 350 2150 50  0001 C CNN "Mfg"
F 5 "RMCF0402FT49K9" H 350 2150 50  0001 C CNN "PN"
F 6 "1%" H 350 2150 50  0001 C CNN "Tol"
	1    9300 5850
	0    -1   -1   0   
$EndComp
$Sheet
S 5150 5450 1600 500 
U 5E96F9BA
F0 "FPGA-5G" 50
F1 "FPGA-5G.sch" 50
F2 "{SYZYGY_TXR4}" I R 6750 5850 50 
$EndSheet
$Sheet
S 5150 2650 1550 450 
U 5E602F01
F0 "FPGA-DDR3L" 50
F1 "FPGA-DDR3L.sch" 50
F2 "{DRAM_DAT}" U R 6700 2950 50 
F3 "{DRAM_CTRL}" I R 6700 2800 50 
$EndSheet
$Sheet
S 3450 2650 1550 1800
U 5E994FDA
F0 "FPGA-MISC" 50
F1 "FPGA-MISC.sch" 50
F2 "{LED[0..7] LEDC[0..5]}" I L 3450 4350 50 
$EndSheet
$Sheet
S 5150 3950 1600 500 
U 5E975EE3
F0 "FPGA-SYZYGY0" 50
F1 "FPGA-SYZGY0.sch" 50
F2 "{SYZYGY_STD}" I R 6750 4350 50 
$EndSheet
$Sheet
S 5150 4700 1600 500 
U 5E97F31F
F0 "FPGA-SYZYGY1" 50
F1 "FPGA-SYZGY1.sch" 50
F2 "{SYZYGY_STD}" I R 6750 5100 50 
$EndSheet
$Sheet
S 1750 3550 950  500 
U 5BA0BA35
F0 "GIGABIT-0" 50
F1 "fileEthernet.sch" 50
F2 "{RGMII}" I R 2700 3650 50 
$EndSheet
$Sheet
S 7250 2550 1300 600 
U 5ABD38F2
F0 "Memory-DDR3L" 60
F1 "memory-DDR3L.sch" 60
F2 "{DRAM_CTRL}" I L 7250 2800 50 
F3 "{DRAM_DAT}" I L 7250 2950 50 
$EndSheet
$Sheet
S 7700 3950 1300 500 
U 5E9854C5
F0 "SYZYGY-0-STD" 60
F1 "SyzygyStandard.sch" 50
F2 "VCCIO_PDM" I L 7700 4050 50 
F3 "{I2C}" I L 7700 4150 50 
F4 "{SYZYGY_STD}" I L 7700 4350 50 
F5 "R_GA" I R 9000 4350 50 
$EndSheet
$Sheet
S 7700 4700 1300 500 
U 5E9AF49C
F0 "SYZYGY-1-STD" 60
F1 "SyzygyStandard.sch" 50
F2 "VCCIO_PDM" I L 7700 4800 50 
F3 "{I2C}" I L 7700 4900 50 
F4 "{SYZYGY_STD}" I L 7700 5100 50 
F5 "R_GA" I R 9000 5100 50 
$EndSheet
$Sheet
S 7700 5450 1300 500 
U 5E9B345A
F0 "SYZYGY-2-TXR4" 60
F1 "Syzygy-TXR4.sch" 50
F2 "VCCIO_PDM" I L 7700 5550 50 
F3 "{I2C}" I L 7700 5650 50 
F4 "{SYZYGY_TXR4}" I L 7700 5850 50 
F5 "R_GA" I R 9000 5850 50 
$EndSheet
$Sheet
S 12400 6100 1850 950 
U 5D127B63
F0 "TestPoints" 50
F1 "TestPonts.sch" 50
$EndSheet
$Sheet
S 1750 2850 950  500 
U 5EA08A40
F0 "USB-PHY" 50
F1 "usb-phy.sch" 50
F2 "{ULPI}" I R 2700 2950 50 
$EndSheet
$Sheet
S 3450 4700 1550 1250
U 5AB8ACB7
F0 "sheetFPGA" 60
F1 "fileFPGA.sch" 60
F2 "PORT0_VCCIO" I R 5000 4800 50 
F3 "PORT1_VCCIO" I R 5000 4900 50 
F4 "PORT2_VCCIO" I R 5000 5000 50 
$EndSheet
$Sheet
S 1750 4250 950  200 
U 5ABC9A87
F0 "sheetIO" 60
F1 "fileIO.sch" 60
F2 "{LED[0..7] LEDC[0..5]}" I R 2700 4350 50 
$EndSheet
$Sheet
S 14650 6000 1900 1000
U 5BBD18EA
F0 "sheetPower" 50
F1 "filePower.sch" 50
$EndSheet
$EndSCHEMATC
