Application and developer;Latest version/release + date;Schematic?;Simulation?;PCB editing?;Runs on POSIX style systems?;Runs on Windows?;Other platforms?;Open source?;User Interface Language(s);Imports;Exports;Scripting support;
Advanced Design System by Keysight EEsof EDA;2019 {{Start date and age|2018|11|15|p=1|br=1|df=yes}}[1];{{yes}};{{yes}};{{yes}};{{yes}}[2];{{yes}}[2];SuSE, RHEL[2];{{nonfree|No}};en;HSPICE, SPICE, Spectre netlists; Gerber, Excellon, ODB++, artwork; more;HSPICE, SPICE, Spectre netlists; Gerber, Excellon, ODB++, artwork; more;Python, Application Extension Language (proprietary; "AEL");
Active-HDL by Aldec;10.3 {{Start date and age|2016|3|16|p=1|br=1|df=yes}};{{yes}};{{yes}};{{no}};{{no}};{{yes}};{{no}};{{nonfree|No}};en;EDIF, Viewlogic, more;PDF, HTML, Verilog, VHDL, EDIF, Zuken, more;
Altium Designer (former Protel) by Altium;18.1 {{Start date and age|2018|4|26|p=1|br=1|df=yes}};{{yes}};{{yes}};{{yes}};{{no}};{{yes}};Wine;{{nonfree|No}};Multilingual;OrCAD, Allegro, PADS Logic, PADS PCB, Expedition, DxDesigner, EAGLE, Gerber, STEP, Solidworks, IDF, more;3D PDF, Gerber, Gerber X2, Excellon, ODB++, DXF, STEP, OrCAD, EAGLE, more;Delphi, JS, VB;
CADSTAR, Board Designer, and Visula by Zuken;18 {{Start date and age|2017|06|30|p=1|br=1|df=yes}};{{yes}};{{yes}}, Spice;{{yes}};{{no}};{{yes}};{{no}};{{nonfree|No}};en;PADS, OrCAD, P-CAD, Protel, DXF, IDF;PDF, Gerber, Excellon, ODB++, DXF, IDF more;
CircuitLogix by Logic Design Inc.;Release 9.1 {{Start date and age|2013|01||p=1|br=1|df=yes}};{{yes}};{{yes}};{{yes}};{{no}};{{yes}};{{no}};{{nonfree|No}};en;SPICE, Gerber, DXF;SPICE, PDF, Gerber, DXF;;
CircuitMaker by Altium;1.3.0.119 {{Start date and age|2016|08||p=1|br=1|df=yes}};{{yes}};{{no}};{{yes}};{{no}};{{yes}};Wine;{{nonfree|No}};en;AD09, AD10, AD12, PADS, P-CAD, OrCAD, Protel, EAGLE, DXF;Gerber, Excellon, DXF, STEP, more;
CircuitStudio by Altium;1.5.1.13 {{Start date and age|2018|5|25|p=1|br=1|df=yes}};{{yes}};{{yes}};{{yes}};{{no}};{{yes}};Wine;{{nonfree|No}};en;AD09, AD10, AD12, PADS, P-CAD, OrCAD, Protel, EAGLE, DXF;Gerber, Excellon, SPICE, DXF, STEP, more;
CR-5000 by Zuken;13 {{Start date and age|2011|05|17|p=1|br=1|df=yes}};{{yes}};{{yes}}, SI & PI;{{yes}};{{yes}};{{yes}};Unix, Linux;{{nonfree|No}};en, jp;EDIF, DXF, IGES, IDF, BSDL, STEP, ACIS, Gerber, Excellon, more;PDF, Gerber, Excellon, ODB++ (must request[3]), DXF, STEP, IPC D-356, IPC-2581, EPS, ACIS;
DipTrace by Novarm;3.3.1.0 {{Start date and age|2018|11|29|p=1|br=1|df=yes}};{{yes}};{{yes|External}} (Spice netlist export);{{yes}};{{Yes}};{{yes}};Mac, Wine;{{nonfree|No}};21 languages;EAGLE, Altium, P-CAD, PADS, OrCAD, Gerber, N/C Drill, DXF, BSDL Pinlist, Netlists;Gerber, Gerber X2, Excellon, ODB++, DXF, P-CAD, PADS, OrCAD, IPC-D-356, STEP, VRML, Pick and Place, CSV, BOM;
DesignSpark PCB from RS Components;8 {{Start date and age|2016|06|16|p=1|br=1|df=yes}};{{yes}};{{Yes}}, Spice;{{yes}};{{no}};{{yes}};{{no}};{{nonfree|No}};Various;EAGLE, DXF, EDIF;Gerber, Excellon, ODB++, DXF, IDF, PDF, LPKF;
EAGLE by Autodesk/CadSoft Computer;9.1.3 {{Start date and age|2018|08|15|br=1|p=1|df=yes}};{{yes}};{{yes|Ngspice, LTspice, PCBSim}};{{yes}};{{yes}};{{yes}};{{yes|Linux, Mac}};{{nonfree|No}};de, en, zh, hu, ru;EAGLE (XML), ACCEL (P-CAD, Altium, Protel), ULTIBOARD, Netlists, BMP, Custom;EAGLE (XML), Protel, Netlists, Images, Gerber, Gerber X2, Excellon, Sieb & Meyer, HPGL, PostScript/EPS, PDF, Images, HyperLynx, IDF, Custom;Proprietary User Language Programming (ULP);
EasyEDA;5.4.12 {{Start date and age|2018|05|07|br=1|p=1|df=yes}};{{yes}};{{yes|Ngspice}};{{yes}};{{yes}};{{yes}};Linux, Mac;{{nonfree|No}};en, fr, de, pl, jp, ru, es, se, ua, zh ...;Altium, Eagle, Kicad libraries, LTspice .asc/.asy files, JSON, Spice;PDF, PNG, SVG, JSON, Gerber, Excellon, Pick and Place CSV file, CSV-formatted drill chart, Bill of Materials CSV file, Altium netlist, FreePCB netlist, PADS Layout Netlist, Spice netlist.;JSON;
Fritzing;0.9.3b[4] {{Start date and age|2016|06|03|p=1|br=1|df=yes}};{{yes}}, + breadboard;{{no}};{{yes}};{{yes}};{{yes}};Linux, Mac;{{yes}};en, de, nl, es, it, fr, pt, ru, zh, jp, ...;gEDA symbols, KiCad symbols, SVG;Gerber, DIY etching, BOM, SVG, PDF, EPS;
gEDA;1.8.2[5] {{Start date and age|2013|09|25|p=1|br=1|df=yes}};{{yes}};{{yes}};{{yes}};{{yes}};{{yes}};Linux, Mac;{{yes}};en;gschem netlists, image as background;Gerber, Excellon, SVG, PDF, EPS, PNG, GIF, JPEG, Specctra, XYRS;yes;
KiCad;5.0.1[6] {{Start date and age|2018|10|14|p=1|br=1|df=yes}};{{yes}};{{yes|Internal: Ngspice External: SPICE netlist export}};{{yes}};{{yes}};{{yes}};Linux, Mac;{{yes}};zh_CN, de, en, es, fr, it, pt, ru, ja, pl, cz;TinyCAD net lists, OrCAD EDIF, EAGLE (XML);PDF, Gerber, Gerber X2, Excellon, netlist, VRML2, STEP, IDFv3;Python;
OrCAD;17.2 {{Start date and age|1985|p=1|br=1|df=yes}};{{yes}};{{yes}};{{yes}};{{no}};{{yes}};{{no}};{{nonfree|No}};en;Eagle, PADS, Altium, STEP, DXF, IDF, IDX,OrCAD SDT, OrCAD Layout,OrCAD;PDF, Gerber, Gerber X2, Excellon drill/route, netlist, ODB++, DXF, IDF, IDX, STEP,3D PDF, IPC2581;Tcl/TK, SKILL (Lisp);
pcb-rnd;2.0.0[7] {{Start date and age|2018|06|06|p=1|br=1|df=yes}};{{no}};{{no}};{{yes}};{{yes}};{{no}};Linux, Mac;{{yes}};en;gschem netlists, Protel Autotrax, Kicad (legacy & s-expr layouts), Eagle (XML & v3,4,5 binary layouts), eeschema netlists, mentor netlists, TinyCad netlists, LT-Spice, MUCS, Specctra, Mentor Graphics Hyperlynx, BMP, JPG, GIF, HPGL, image as background;Gerber/[Excellon format|drill],SVG, PDF, EPS, PNG, GIF, JPEG, Specctra, Protel Autotrax, Kicad (legacy & s-expr), dxf, FidocadJ, Mentor Graphics Hyperlynx, template configurable XYRS/BOM;Multiple languages;
Upverter;3.0 {{Start date and age|2014|08|29|p=1|br=1|df=yes}};{{yes}};{{no}};{{yes}};{{yes}};{{yes}};Web application;{{nonfree|No}};en;Altium, OrCad, PDF, OpenJSON, Eagle;PDF, Gerber, Excellon, netlist, PADS Layout Netlist, Tempo Automation, Pick and Place CSV, High-Res PNG, STL, CSV-formatted drill chart, CSV-formatted list of all parts;
Micro-Cap by Spectrum Software;11.0.2.0 {{Start date and age|2016|09|3|p=1|br=1|df=yes}};{{yes}};{{yes}};{{no}};{{no}};{{yes}};Wine;{{nonfree|No}};en, jp;HSPICE, PSPICE, SPICE3, netlists, Images, IBIS, Touchstone;SPICE text file, netlist, BOM, Protel, Accel, OrCad, PADS netlists, Schematic and Analysis Plots Images, Numeric Output Text, Excel;
Pulsonix by WestDev Ltd;10.0 {{Start date and age|2018|10|01|p=1|br=1|df=yes}};{{yes}};{{yes}};{{yes}};{{no}};{{yes}};Wine;{{nonfree|No}};en;Allegro, Altium, CadStar, Eagle, OrCAD, PADS, P-CAD, Protel, Gerber, STEP, DXF, IDF, more;Gerber, Gerber X2, Excellon, ODB++, IPC-2581, PDF, DXF, STEP, IDF, BOM, more;Proprietary language, ActiveX;
TARGET 3001!;19.8.0.32 {{Start date and age|2018|09|28|p=1|br=1|df=yes}};{{yes}};{{yes}};{{yes}};{{no}};{{yes}};{{no}};{{nonfree|No}};en, de, fr;Eagle, DXF, Gerber, XGerber, Excellon, BMP, CXF, STEP 3D;XGerber, Excellon, Eagle, HPGL, G-Code (Milling), CXF, STEP 3D, Excel BOMs, Pick&Place, GenCAD, FABmaster, IPC D-356, Test points, Netlists, OBJ, POV-Ray, PDF;
NI Ultiboard and Multisim by National Instruments;14.1 {{Start date and age|2017|03|01|p=1|br=1|df=yes}} [8];{{yes}};{{yes}};{{yes}};{{no}};{{yes}};Web application [9];{{nonfree|No}};en;MS*, MP*, EWB, Spice, OrCAD, UltiCap, Protel, Gerber, DXF, Ultiboard 4&5, Calay;BOM, Gerber, Excellon, IGES (3D), DXF (2D & 3D), SVG;
123D Circuits by Autodesk;N/A;{{yes}}, + breadboard;{{yes}};{{yes}};{{yes}};{{yes}};Web application;{{nonfree|No}};en;Eagle;Gerber;
Application and developer;Latest version/release + date;Schematic?;Simulation?;PCB editing?;Runs on POSIX style systems?;Runs on Windows?;Other platforms?;Open source?;User Interface Language(s);Imports;Exports;Scripting support;
