INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flap9/MyData/Workspaces/vivado_workspace/lib/Stack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flap9/MyData/Workspaces/vivado_workspace/test_bench/test_Stack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_Stack
