###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       213219   # Number of WRITE/WRITEP commands
num_reads_done                 =       882765   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       692012   # Number of read row buffer hits
num_read_cmds                  =       882765   # Number of READ/READP commands
num_writes_done                =       213219   # Number of read requests issued
num_write_row_hits             =       172605   # Number of write row buffer hits
num_act_cmds                   =       232649   # Number of ACT commands
num_pre_cmds                   =       232618   # Number of PRE commands
num_ondemand_pres              =       208318   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9429815   # Cyles of rank active rank.0
rank_active_cycles.1           =      9204285   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       570185   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       795715   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1041351   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14743   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9667   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1510   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          930   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1235   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1329   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1509   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2862   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          903   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19945   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           26   # Write cmd latency (cycles)
write_latency[20-39]           =          292   # Write cmd latency (cycles)
write_latency[40-59]           =          335   # Write cmd latency (cycles)
write_latency[60-79]           =          585   # Write cmd latency (cycles)
write_latency[80-99]           =         1156   # Write cmd latency (cycles)
write_latency[100-119]         =         2121   # Write cmd latency (cycles)
write_latency[120-139]         =         3627   # Write cmd latency (cycles)
write_latency[140-159]         =         5232   # Write cmd latency (cycles)
write_latency[160-179]         =         6541   # Write cmd latency (cycles)
write_latency[180-199]         =         7458   # Write cmd latency (cycles)
write_latency[200-]            =       185846   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       280450   # Read request latency (cycles)
read_latency[40-59]            =        93686   # Read request latency (cycles)
read_latency[60-79]            =       108713   # Read request latency (cycles)
read_latency[80-99]            =        57291   # Read request latency (cycles)
read_latency[100-119]          =        43120   # Read request latency (cycles)
read_latency[120-139]          =        35293   # Read request latency (cycles)
read_latency[140-159]          =        24782   # Read request latency (cycles)
read_latency[160-179]          =        19841   # Read request latency (cycles)
read_latency[180-199]          =        16859   # Read request latency (cycles)
read_latency[200-]             =       202730   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.06439e+09   # Write energy
read_energy                    =  3.55931e+09   # Read energy
act_energy                     =  6.36528e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.73689e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.81943e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8842e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.74347e+09   # Active standby energy rank.1
average_read_latency           =      170.059   # Average read request latency (cycles)
average_interarrival           =      9.12385   # Average request interarrival latency (cycles)
total_energy                   =  1.82482e+10   # Total energy (pJ)
average_power                  =      1824.82   # Average power (mW)
average_bandwidth              =       9.3524   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       191344   # Number of WRITE/WRITEP commands
num_reads_done                 =       872172   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       656515   # Number of read row buffer hits
num_read_cmds                  =       872171   # Number of READ/READP commands
num_writes_done                =       191344   # Number of read requests issued
num_write_row_hits             =       151127   # Number of write row buffer hits
num_act_cmds                   =       257094   # Number of ACT commands
num_pre_cmds                   =       257064   # Number of PRE commands
num_ondemand_pres              =       234239   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9318868   # Cyles of rank active rank.0
rank_active_cycles.1           =      9253675   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       681132   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       746325   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1007591   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        15865   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9929   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1451   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          946   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1255   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1349   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1515   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2871   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          824   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19920   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           24   # Write cmd latency (cycles)
write_latency[20-39]           =          226   # Write cmd latency (cycles)
write_latency[40-59]           =          257   # Write cmd latency (cycles)
write_latency[60-79]           =          391   # Write cmd latency (cycles)
write_latency[80-99]           =          730   # Write cmd latency (cycles)
write_latency[100-119]         =         1437   # Write cmd latency (cycles)
write_latency[120-139]         =         2567   # Write cmd latency (cycles)
write_latency[140-159]         =         3957   # Write cmd latency (cycles)
write_latency[160-179]         =         5238   # Write cmd latency (cycles)
write_latency[180-199]         =         6319   # Write cmd latency (cycles)
write_latency[200-]            =       170198   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       278556   # Read request latency (cycles)
read_latency[40-59]            =        90704   # Read request latency (cycles)
read_latency[60-79]            =       115477   # Read request latency (cycles)
read_latency[80-99]            =        59260   # Read request latency (cycles)
read_latency[100-119]          =        45520   # Read request latency (cycles)
read_latency[120-139]          =        37653   # Read request latency (cycles)
read_latency[140-159]          =        26068   # Read request latency (cycles)
read_latency[160-179]          =        20799   # Read request latency (cycles)
read_latency[180-199]          =        17383   # Read request latency (cycles)
read_latency[200-]             =       180751   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.55189e+08   # Write energy
read_energy                    =  3.51659e+09   # Read energy
act_energy                     =  7.03409e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.26943e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.58236e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.81497e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.77429e+09   # Active standby energy rank.1
average_read_latency           =      151.114   # Average read request latency (cycles)
average_interarrival           =      9.40241   # Average request interarrival latency (cycles)
total_energy                   =  1.81543e+10   # Total energy (pJ)
average_power                  =      1815.43   # Average power (mW)
average_bandwidth              =      9.07534   # Average bandwidth
