#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Jul  6 14:23:31 2024
# Process ID: 10168
# Current directory: C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1
# Command line: vivado.exe -log TOP_asdf1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_asdf1.tcl
# Log file: C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/TOP_asdf1.vds
# Journal file: C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP_asdf1.tcl -notrace
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 351.742 ; gain = 57.219
Command: synth_design -top TOP_asdf1 -part xc7z030fbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3236 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 462.211 ; gain = 103.566
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_asdf1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:190]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:579]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:580]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:581]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:582]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:583]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:584]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:585]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:586]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:587]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:588]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:589]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:590]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:591]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:592]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:593]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:594]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:595]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:596]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:597]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:598]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:599]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:600]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:601]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:602]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:603]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:604]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:605]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:606]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:607]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:608]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:609]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:610]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:688]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:689]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:690]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:693]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:694]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153' bound to instance 'XPM_CLK_VER' of component 'xpm_cdc_single' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1140]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single' (1#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-3491] module 'main_clock' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/main_clock_stub.vhdl:5' bound to instance 'main_clock_gen' of component 'main_clock' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1177]
INFO: [Synth 8-638] synthesizing module 'main_clock' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/main_clock_stub.vhdl:24]
INFO: [Synth 8-3491] module 'ZynqDesign_wrapper' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ZynqDesign_wrapper.vhd:14' bound to instance 'zynq_subsystem' of component 'ZynqDesign_wrapper' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_wrapper' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ZynqDesign_wrapper.vhd:108]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'IIC_0_scl_iobuf' of component 'IOBUF' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ZynqDesign_wrapper.vhd:221]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (2#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'IIC_0_sda_iobuf' of component 'IOBUF' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ZynqDesign_wrapper.vhd:228]
INFO: [Synth 8-3491] module 'ZynqDesign' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:3709' bound to instance 'ZynqDesign_i' of component 'ZynqDesign' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ZynqDesign_wrapper.vhd:235]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:3811]
INFO: [Synth 8-3491] module 'ZynqDesign_ADCSyncModule_0_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_ADCSyncModule_0_0_stub.vhdl:5' bound to instance 'ADCSyncModule_0' of component 'ZynqDesign_ADCSyncModule_0_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5183]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_ADCSyncModule_0_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_ADCSyncModule_0_0_stub.vhdl:49]
INFO: [Synth 8-3491] module 'ZynqDesign_FIRMWAREBUILD_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_FIRMWAREBUILD_0_stub.vhdl:5' bound to instance 'FIRMWAREBUILD' of component 'ZynqDesign_FIRMWAREBUILD_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5224]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_FIRMWAREBUILD_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_FIRMWAREBUILD_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'ZynqDesign_FIRMWAREOPTIONS_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_FIRMWAREOPTIONS_0_stub.vhdl:5' bound to instance 'FIRMWAREOPTIONS' of component 'ZynqDesign_FIRMWAREOPTIONS_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5228]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_FIRMWAREOPTIONS_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_FIRMWAREOPTIONS_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'ZynqDesign_FIRMWAREVERSION_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_FIRMWAREVERSION_0_stub.vhdl:5' bound to instance 'FIRMWAREVERSION' of component 'ZynqDesign_FIRMWAREVERSION_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5232]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_FIRMWAREVERSION_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_FIRMWAREVERSION_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'ZynqDesign_FS_0_AXIFIFO_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_FS_0_AXIFIFO_0_stub.vhdl:5' bound to instance 'FS_0_AXIFIFO' of component 'ZynqDesign_FS_0_AXIFIFO_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5236]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_FS_0_AXIFIFO_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_FS_0_AXIFIFO_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'ZynqDesign_FirmwareStatus_0_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_FirmwareStatus_0_0_stub.vhdl:5' bound to instance 'FirmwareStatus_0' of component 'ZynqDesign_FirmwareStatus_0_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5250]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_FirmwareStatus_0_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_FirmwareStatus_0_0_stub.vhdl:35]
INFO: [Synth 8-3491] module 'ZynqDesign_IICBaseInterconnection_0_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_IICBaseInterconnection_0_0_stub.vhdl:5' bound to instance 'IICBaseInterconnection_0' of component 'ZynqDesign_IICBaseInterconnection_0_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5277]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_IICBaseInterconnection_0_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_IICBaseInterconnection_0_0_stub.vhdl:40]
INFO: [Synth 8-3491] module 'ZynqDesign_NIDNAPort_0_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_NIDNAPort_0_0_stub.vhdl:5' bound to instance 'NIDNAPort_0' of component 'ZynqDesign_NIDNAPort_0_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5309]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_NIDNAPort_0_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_NIDNAPort_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'ZynqDesign_OPTOLINK_0_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_OPTOLINK_0_0_stub.vhdl:5' bound to instance 'OPTOLINK_0' of component 'ZynqDesign_OPTOLINK_0_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5333]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_OPTOLINK_0_0_stub.vhdl:88]
INFO: [Synth 8-3491] module 'ZynqDesign_OPTOLINK_1_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_OPTOLINK_1_0_stub.vhdl:5' bound to instance 'OPTOLINK_1' of component 'ZynqDesign_OPTOLINK_1_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5476]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_1_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_OPTOLINK_1_0_stub.vhdl:85]
INFO: [Synth 8-3491] module 'ZynqDesign_RESET_RX_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_RESET_RX_0_stub.vhdl:5' bound to instance 'RESET_RX' of component 'ZynqDesign_RESET_RX_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5616]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_RESET_RX_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_RESET_RX_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'ZynqDesign_RESET_TX_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_RESET_TX_0_stub.vhdl:5' bound to instance 'RESET_TX' of component 'ZynqDesign_RESET_TX_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5621]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_RESET_TX_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_RESET_TX_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'ZynqDesign_axi_amm_bridge_0_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_axi_amm_bridge_0_0_stub.vhdl:5' bound to instance 'axi_amm_bridge_0' of component 'ZynqDesign_axi_amm_bridge_0_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5626]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_axi_amm_bridge_0_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_axi_amm_bridge_0_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'ZynqDesign_axi_iic_0_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_axi_iic_0_0_stub.vhdl:5' bound to instance 'axi_iic_0' of component 'ZynqDesign_axi_iic_0_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5655]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_axi_iic_0_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_axi_iic_0_0_stub.vhdl:38]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_axi_interconnect_0_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:2056]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1OWBD7R' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:1191]
INFO: [Synth 8-3491] module 'ZynqDesign_auto_pc_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'ZynqDesign_auto_pc_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:1512]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_auto_pc_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_auto_pc_0_stub.vhdl:81]
INFO: [Synth 8-3491] module 'ZynqDesign_auto_us_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_auto_us_0_stub.vhdl:5' bound to instance 'auto_us' of component 'ZynqDesign_auto_us_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:1585]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_auto_us_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_auto_us_0_stub.vhdl:79]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1OWBD7R' (3#1) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:1191]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_axi_interconnect_0_0' (4#1) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:2056]
INFO: [Synth 8-3491] module 'ZynqDesign_axis_data_fifo_0_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_axis_data_fifo_0_0_stub.vhdl:5' bound to instance 'axis_data_fifo_0' of component 'ZynqDesign_axis_data_fifo_0_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5762]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_axis_data_fifo_0_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_axis_data_fifo_0_0_stub.vhdl:24]
INFO: [Synth 8-3491] module 'ZynqDesign_axis_data_fifo_1_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_axis_data_fifo_1_0_stub.vhdl:5' bound to instance 'axis_data_fifo_1' of component 'ZynqDesign_axis_data_fifo_1_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5778]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_axis_data_fifo_1_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_axis_data_fifo_1_0_stub.vhdl:24]
INFO: [Synth 8-3491] module 'ZynqDesign_axis_data_fifo_2_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_axis_data_fifo_2_0_stub.vhdl:5' bound to instance 'axis_data_fifo_2' of component 'ZynqDesign_axis_data_fifo_2_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5857]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_axis_data_fifo_2_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_axis_data_fifo_2_0_stub.vhdl:24]
INFO: [Synth 8-3491] module 'ZynqDesign_axis_data_fifo_3_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_axis_data_fifo_3_0_stub.vhdl:5' bound to instance 'axis_data_fifo_3' of component 'ZynqDesign_axis_data_fifo_3_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5873]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_axis_data_fifo_3_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_axis_data_fifo_3_0_stub.vhdl:24]
INFO: [Synth 8-3491] module 'ZynqDesign_data_mover_0_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_data_mover_0_0_stub.vhdl:5' bound to instance 'data_mover_0' of component 'ZynqDesign_data_mover_0_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5952]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_data_mover_0_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_data_mover_0_0_stub.vhdl:80]
INFO: [Synth 8-3491] module 'ZynqDesign_processing_system7_0_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'ZynqDesign_processing_system7_0_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:6024]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_processing_system7_0_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_processing_system7_0_0_stub.vhdl:135]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_ps7_0_axi_periph_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:2491]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_B79D9S' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:61]
INFO: [Synth 8-3491] module 'ZynqDesign_auto_cc_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_auto_cc_0_stub.vhdl:5' bound to instance 'auto_cc' of component 'ZynqDesign_auto_cc_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:193]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_auto_cc_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_auto_cc_0_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_B79D9S' (5#1) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:61]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_LFBLME' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:288]
INFO: [Synth 8-3491] module 'ZynqDesign_auto_cc_1' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_auto_cc_1_stub.vhdl:5' bound to instance 'auto_cc' of component 'ZynqDesign_auto_cc_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:418]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_auto_cc_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_auto_cc_1_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_LFBLME' (6#1) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:288]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1QV4HKS' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:515]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1QV4HKS' (7#1) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:515]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_11Q36WQ' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:622]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_11Q36WQ' (8#1) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:622]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_SHTYJT' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:727]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_SHTYJT' (9#1) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:727]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_12B3VZ' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:834]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_12B3VZ' (10#1) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:834]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_1BUX291' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:939]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_1BUX291' (11#1) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:939]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1JSTBS3' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:1050]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1JSTBS3' (12#1) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:1050]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_KK6P4H' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:1727]
INFO: [Synth 8-3491] module 'ZynqDesign_auto_pc_1' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'ZynqDesign_auto_pc_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:1910]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_auto_pc_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_auto_pc_1_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_KK6P4H' (13#1) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:1727]
INFO: [Synth 8-3491] module 'ZynqDesign_xbar_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'ZynqDesign_xbar_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:3528]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_xbar_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_ps7_0_axi_periph_0' (14#1) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:2491]
INFO: [Synth 8-3491] module 'ZynqDesign_rst_ps7_0_125M_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_rst_ps7_0_125M_0_stub.vhdl:5' bound to instance 'rst_ps7_0_125M' of component 'ZynqDesign_rst_ps7_0_125M_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:6358]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_rst_ps7_0_125M_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_rst_ps7_0_125M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'ZynqDesign_rst_ps7_0_125M1_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_rst_ps7_0_125M1_0_stub.vhdl:5' bound to instance 'rst_ps7_0_125M1' of component 'ZynqDesign_rst_ps7_0_125M1_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:6371]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_rst_ps7_0_125M1_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_rst_ps7_0_125M1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'ZynqDesign_tft_display_0_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_tft_display_0_0_stub.vhdl:5' bound to instance 'tft_display_0' of component 'ZynqDesign_tft_display_0_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:6384]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_tft_display_0_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_tft_display_0_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'ZynqDesign_util_vector_logic_0_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_util_vector_logic_0_0_stub.vhdl:5' bound to instance 'util_vector_logic_0' of component 'ZynqDesign_util_vector_logic_0_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:6412]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_util_vector_logic_0_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_util_vector_logic_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'ZynqDesign_util_vector_logic_1_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_util_vector_logic_1_0_stub.vhdl:5' bound to instance 'util_vector_logic_1' of component 'ZynqDesign_util_vector_logic_1_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:6417]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_util_vector_logic_1_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/ZynqDesign_util_vector_logic_1_0_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign' (15#1) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:3811]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_wrapper' (16#1) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ZynqDesign_wrapper.vhd:108]
INFO: [Synth 8-3491] module 'adcs_top_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:31' bound to instance 'adcs' of component 'adcs_top_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1341]
INFO: [Synth 8-638] synthesizing module 'adcs_top_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:178]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:261]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:265]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:269]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:273]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'dcm_ref' of component 'clk_wiz_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:567]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/clk_wiz_0_stub.vhdl:19]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst' to cell 'OBUFDS' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:581]
	Parameter ADC_A_INV bound to: 8'b00000000 
	Parameter ADC_B_INV bound to: 8'b00000000 
	Parameter IODELAY_GROUP_NAME bound to: ADC_DESER_group1 - type: string 
INFO: [Synth 8-3491] module 'adc_interface' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:42' bound to instance 'adc_interface1' of component 'adc_interface' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:602]
INFO: [Synth 8-638] synthesizing module 'adc_interface' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:94]
	Parameter ADC_A_INV bound to: 8'b00000000 
	Parameter ADC_B_INV bound to: 8'b00000000 
	Parameter IODELAY_GROUP_NAME bound to: ADC_DESER_group1 - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:212]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:213]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:214]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:215]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:216]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:217]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:218]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:219]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:220]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:221]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:222]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:223]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:224]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:225]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:226]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:227]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:228]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:229]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:233]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:234]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:235]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:236]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:237]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:238]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:239]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:240]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:307]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:308]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:309]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:310]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:324]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'ADC_OUTFIFO1' of component 'fifo_generator_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:345]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/fifo_generator_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'ADC_OUTFIFO2' of component 'fifo_generator_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:358]
	Parameter SYS_W bound to: 9 - type: integer 
	Parameter DEV_W bound to: 72 - type: integer 
INFO: [Synth 8-3491] module 'ADC_REC_1' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ADC1.v:56' bound to instance 'ADC_DESER1' of component 'ADC_REC_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:796]
INFO: [Synth 8-638] synthesizing module 'ADC_REC_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ADC1.v:56]
	Parameter SYS_W bound to: 9 - type: integer 
	Parameter DEV_W bound to: 72 - type: integer 
	Parameter num_serial_bits bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (17#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21517]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (18#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21517]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25007]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2' (19#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25007]
INFO: [Synth 8-638] synthesizing module 'IBUFDS__parameterized0' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS__parameterized0' (19#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized0' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21517]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized0' (19#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21517]
INFO: [Synth 8-638] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:831]
INFO: [Synth 8-256] done synthesizing module 'BUFIO' (20#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:831]
INFO: [Synth 8-638] synthesizing module 'BUFR' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:884]
	Parameter BUFR_DIVIDE bound to: 4 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'BUFR' (21#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:884]
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21504]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (22#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21504]
INFO: [Synth 8-256] done synthesizing module 'ADC_REC_1' (23#1) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ADC1.v:56]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_serdes1_delay_1' of component 'xpm_cdc_array_single' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:836]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_array_single' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single__parameterized0' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single__parameterized0' (23#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_array_single' (24#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_serdes1_program_delay_1' of component 'xpm_cdc_array_single' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:855]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_array_single__parameterized0' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_array_single__parameterized0' (24#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_bitsleep_1' of component 'xpm_cdc_array_single' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:874]
	Parameter SYS_W bound to: 9 - type: integer 
	Parameter DEV_W bound to: 72 - type: integer 
INFO: [Synth 8-3491] module 'ADC_REC_2' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ADC2.v:56' bound to instance 'ADC_DESER2' of component 'ADC_REC_2' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:924]
INFO: [Synth 8-638] synthesizing module 'ADC_REC_2' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ADC2.v:56]
	Parameter SYS_W bound to: 9 - type: integer 
	Parameter DEV_W bound to: 72 - type: integer 
	Parameter num_serial_bits bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net delay_locked in module/entity ADC_REC_2 does not have driver. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ADC2.v:73]
INFO: [Synth 8-256] done synthesizing module 'ADC_REC_2' (25#1) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ADC2.v:56]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_serdes1_delay_2' of component 'xpm_cdc_array_single' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:965]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_serdes1_program_delay_2' of component 'xpm_cdc_array_single' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:984]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_bitsleep_2' of component 'xpm_cdc_array_single' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:1003]
WARNING: [Synth 8-3848] Net SMADC_CSA in module/entity adc_interface does not have driver. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:82]
WARNING: [Synth 8-3848] Net SMADC_CSB in module/entity adc_interface does not have driver. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:83]
WARNING: [Synth 8-3848] Net SMADC_CLK in module/entity adc_interface does not have driver. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:84]
WARNING: [Synth 8-3848] Net SMADC_MOSI in module/entity adc_interface does not have driver. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'adc_interface' (26#1) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:94]
INFO: [Synth 8-113] binding component instance 'BUFG_inst' to cell 'BUFG' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:650]
	Parameter ADC_A_INV bound to: 8'b00000000 
	Parameter ADC_B_INV bound to: 8'b00000000 
	Parameter IODELAY_GROUP_NAME bound to: ADC_DESER_group2 - type: string 
INFO: [Synth 8-3491] module 'adc_interface' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:42' bound to instance 'adc_interface2' of component 'adc_interface' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:656]
INFO: [Synth 8-638] synthesizing module 'adc_interface__parameterized1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:94]
	Parameter ADC_A_INV bound to: 8'b00000000 
	Parameter ADC_B_INV bound to: 8'b00000000 
	Parameter IODELAY_GROUP_NAME bound to: ADC_DESER_group2 - type: string 
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'ADC_OUTFIFO1' of component 'fifo_generator_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:345]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'ADC_OUTFIFO2' of component 'fifo_generator_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:358]
	Parameter SYS_W bound to: 9 - type: integer 
	Parameter DEV_W bound to: 72 - type: integer 
INFO: [Synth 8-3491] module 'ADC_REC_1' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ADC1.v:56' bound to instance 'ADC_DESER1' of component 'ADC_REC_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:796]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_serdes1_delay_1' of component 'xpm_cdc_array_single' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:836]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_serdes1_program_delay_1' of component 'xpm_cdc_array_single' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:855]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_bitsleep_1' of component 'xpm_cdc_array_single' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:874]
	Parameter SYS_W bound to: 9 - type: integer 
	Parameter DEV_W bound to: 72 - type: integer 
INFO: [Synth 8-3491] module 'ADC_REC_2' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ADC2.v:56' bound to instance 'ADC_DESER2' of component 'ADC_REC_2' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:924]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_serdes1_delay_2' of component 'xpm_cdc_array_single' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:965]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_serdes1_program_delay_2' of component 'xpm_cdc_array_single' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:984]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_bitsleep_2' of component 'xpm_cdc_array_single' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:1003]
WARNING: [Synth 8-3848] Net SMADC_CSA in module/entity adc_interface__parameterized1 does not have driver. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:82]
WARNING: [Synth 8-3848] Net SMADC_CSB in module/entity adc_interface__parameterized1 does not have driver. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:83]
WARNING: [Synth 8-3848] Net SMADC_CLK in module/entity adc_interface__parameterized1 does not have driver. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:84]
WARNING: [Synth 8-3848] Net SMADC_MOSI in module/entity adc_interface__parameterized1 does not have driver. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'adc_interface__parameterized1' (26#1) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:94]
	Parameter ADC_A_INV bound to: 8'b00000000 
	Parameter ADC_B_INV bound to: 8'b00000000 
	Parameter IODELAY_GROUP_NAME bound to: ADC_DESER_group3 - type: string 
INFO: [Synth 8-3491] module 'adc_interface' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:42' bound to instance 'adc_interface3' of component 'adc_interface' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:710]
INFO: [Synth 8-638] synthesizing module 'adc_interface__parameterized3' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:94]
	Parameter ADC_A_INV bound to: 8'b00000000 
	Parameter ADC_B_INV bound to: 8'b00000000 
	Parameter IODELAY_GROUP_NAME bound to: ADC_DESER_group3 - type: string 
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'ADC_OUTFIFO1' of component 'fifo_generator_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:345]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'ADC_OUTFIFO2' of component 'fifo_generator_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:358]
	Parameter SYS_W bound to: 9 - type: integer 
	Parameter DEV_W bound to: 72 - type: integer 
INFO: [Synth 8-3491] module 'ADC_REC_1' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ADC1.v:56' bound to instance 'ADC_DESER1' of component 'ADC_REC_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:796]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_serdes1_delay_1' of component 'xpm_cdc_array_single' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:836]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_serdes1_program_delay_1' of component 'xpm_cdc_array_single' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:855]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_bitsleep_1' of component 'xpm_cdc_array_single' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:874]
	Parameter SYS_W bound to: 9 - type: integer 
	Parameter DEV_W bound to: 72 - type: integer 
INFO: [Synth 8-3491] module 'ADC_REC_2' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ADC2.v:56' bound to instance 'ADC_DESER2' of component 'ADC_REC_2' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:924]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_serdes1_delay_2' of component 'xpm_cdc_array_single' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:965]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_serdes1_program_delay_2' of component 'xpm_cdc_array_single' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:984]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_bitsleep_2' of component 'xpm_cdc_array_single' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:1003]
WARNING: [Synth 8-3848] Net SMADC_CSA in module/entity adc_interface__parameterized3 does not have driver. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:82]
WARNING: [Synth 8-3848] Net SMADC_CSB in module/entity adc_interface__parameterized3 does not have driver. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:83]
WARNING: [Synth 8-3848] Net SMADC_CLK in module/entity adc_interface__parameterized3 does not have driver. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:84]
WARNING: [Synth 8-3848] Net SMADC_MOSI in module/entity adc_interface__parameterized3 does not have driver. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'adc_interface__parameterized3' (26#1) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:94]
	Parameter ADC_A_INV bound to: 8'b00000000 
	Parameter ADC_B_INV bound to: 8'b00000000 
	Parameter IODELAY_GROUP_NAME bound to: ADC_DESER_group4 - type: string 
INFO: [Synth 8-3491] module 'adc_interface' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:42' bound to instance 'adc_interface4' of component 'adc_interface' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:761]
INFO: [Synth 8-638] synthesizing module 'adc_interface__parameterized5' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:94]
	Parameter ADC_A_INV bound to: 8'b00000000 
	Parameter ADC_B_INV bound to: 8'b00000000 
	Parameter IODELAY_GROUP_NAME bound to: ADC_DESER_group4 - type: string 
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'ADC_OUTFIFO1' of component 'fifo_generator_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:345]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'ADC_OUTFIFO2' of component 'fifo_generator_0' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:358]
	Parameter SYS_W bound to: 9 - type: integer 
	Parameter DEV_W bound to: 72 - type: integer 
INFO: [Synth 8-3491] module 'ADC_REC_1' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ADC1.v:56' bound to instance 'ADC_DESER1' of component 'ADC_REC_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:796]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_serdes1_delay_1' of component 'xpm_cdc_array_single' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:836]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_serdes1_program_delay_1' of component 'xpm_cdc_array_single' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:855]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_bitsleep_1' of component 'xpm_cdc_array_single' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:874]
	Parameter SYS_W bound to: 9 - type: integer 
	Parameter DEV_W bound to: 72 - type: integer 
INFO: [Synth 8-3491] module 'ADC_REC_2' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ADC2.v:56' bound to instance 'ADC_DESER2' of component 'ADC_REC_2' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:924]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_serdes1_delay_2' of component 'xpm_cdc_array_single' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:965]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_serdes1_program_delay_2' of component 'xpm_cdc_array_single' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:984]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_bitsleep_2' of component 'xpm_cdc_array_single' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:1003]
WARNING: [Synth 8-3848] Net SMADC_CSA in module/entity adc_interface__parameterized5 does not have driver. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:82]
WARNING: [Synth 8-3848] Net SMADC_CSB in module/entity adc_interface__parameterized5 does not have driver. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:83]
WARNING: [Synth 8-3848] Net SMADC_CLK in module/entity adc_interface__parameterized5 does not have driver. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:84]
WARNING: [Synth 8-3848] Net SMADC_MOSI in module/entity adc_interface__parameterized5 does not have driver. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'adc_interface__parameterized5' (26#1) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'adcs_top_0' (27#1) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:178]
	Parameter M_AVALON_BA bound to: 32'b00010100000000000000000000000000 
INFO: [Synth 8-3491] module 'avalon_wrapper' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:37' bound to instance 'AW_MEMORY_MANAGER' of component 'avalon_wrapper' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1518]
INFO: [Synth 8-638] synthesizing module 'avalon_wrapper' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:164]
	Parameter M_AVALON_BA bound to: 335544320 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:171]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:208]
WARNING: [Synth 8-6014] Unused sequential element f_BUS_DATASTROBE_REG_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:282]
WARNING: [Synth 8-6014] Unused sequential element rreg_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:451]
WARNING: [Synth 8-3848] Net BUS_Test_0_R_INT in module/entity avalon_wrapper does not have driver. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:55]
WARNING: [Synth 8-3848] Net REG_UNIQUE_WR in module/entity avalon_wrapper does not have driver. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'avalon_wrapper' (28#1) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:164]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'SiClkIn' to cell 'IBUFDS' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1683]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'SiClkOut' to cell 'OBUFDS' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1694]
INFO: [Synth 8-3491] module 'SUBPAGE_subdesign_1' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/subpage_subdesign_1.vhd:11' bound to instance 'U30_0' of component 'SUBPAGE_subdesign_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1738]
INFO: [Synth 8-638] synthesizing module 'SUBPAGE_subdesign_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/subpage_subdesign_1.vhd:46]
	Parameter A_SIZE bound to: 16 - type: integer 
	Parameter SIGN bound to: SIGNED - type: string 
	Parameter AN_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'polinvert' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/polinvert.vhd:14' bound to instance 'U15' of component 'polinvert' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/subpage_subdesign_1.vhd:144]
INFO: [Synth 8-638] synthesizing module 'polinvert' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/polinvert.vhd:24]
	Parameter A_SIZE bound to: 16 - type: integer 
	Parameter AN_SIZE bound to: 16 - type: integer 
	Parameter SIGN bound to: SIGNED - type: string 
INFO: [Synth 8-256] done synthesizing module 'polinvert' (29#1) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/polinvert.vhd:24]
	Parameter wordWidth bound to: 16 - type: integer 
	Parameter noise_filter bound to: 0 - type: integer 
	Parameter data_delay bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'TRIGGER_LEADING' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:22' bound to instance 'U16' of component 'TRIGGER_LEADING' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/subpage_subdesign_1.vhd:157]
INFO: [Synth 8-638] synthesizing module 'TRIGGER_LEADING' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:41]
	Parameter wordWidth bound to: 16 - type: integer 
	Parameter noise_filter bound to: 0 - type: integer 
	Parameter data_delay bound to: 1 - type: integer 
WARNING: [Synth 8-614] signal 'RESET' is read in the process but is not in the sensitivity list [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:55]
WARNING: [Synth 8-614] signal 'CE' is read in the process but is not in the sensitivity list [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'TRIGGER_LEADING' (30#1) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:41]
	Parameter wordWidth bound to: 16 - type: integer 
	Parameter noise_filter bound to: 0 - type: integer 
	Parameter data_delay bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'TRIGGER_LEADING' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:22' bound to instance 'U17' of component 'TRIGGER_LEADING' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/subpage_subdesign_1.vhd:174]
	Parameter maxDelay bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'SW_GATE_AND_DELAY' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:23' bound to instance 'U18' of component 'SW_GATE_AND_DELAY' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/subpage_subdesign_1.vhd:191]
INFO: [Synth 8-638] synthesizing module 'SW_GATE_AND_DELAY' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:36]
	Parameter maxDelay bound to: 1024 - type: integer 
WARNING: [Synth 8-614] signal 'intReset' is read in the process but is not in the sensitivity list [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:49]
	Parameter MEMORY_SIZE bound to: 1024 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: false - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: no_change - type: string 
INFO: [Synth 8-3491] module 'xpm_memory_sdpram' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877' bound to instance 'xpm_memory_sdpram_inst' of component 'xpm_memory_sdpram' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:85]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
	Parameter MEMORY_SIZE bound to: 1024 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: no_change - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 1024 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:456]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:458]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2577]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (31#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram' (32#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'SW_GATE_AND_DELAY' (33#1) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:36]
	Parameter maxDelay bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'SW_GATE_AND_DELAY' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:23' bound to instance 'U19' of component 'SW_GATE_AND_DELAY' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/subpage_subdesign_1.vhd:203]
	Parameter maxDelay bound to: 16384 - type: integer 
	Parameter busWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'SYNC_DELAY' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:23' bound to instance 'U20' of component 'SYNC_DELAY' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/subpage_subdesign_1.vhd:215]
INFO: [Synth 8-638] synthesizing module 'SYNC_DELAY' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:36]
	Parameter maxDelay bound to: 16384 - type: integer 
	Parameter busWidth bound to: 16 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: false - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 14 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 14 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: no_change - type: string 
INFO: [Synth 8-3491] module 'xpm_memory_sdpram' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877' bound to instance 'xpm_memory_sdpram_inst' of component 'xpm_memory_sdpram' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:111]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized0' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 14 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 14 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: no_change - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 14 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 14 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 16 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 16 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 16 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:456]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:458]
WARNING: [Synth 8-6060] Synth Warning: [XPM_MEMORY 30-16] MEMORY_SIZE (16384), WRITE_DATA_WIDTH_A (16), and ADDR_WIDTH_A (14) together imply that the addressable range exceeds the memory size for this configuration which uses port A write operations.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:497]
WARNING: [Synth 8-6060] Synth Warning: [XPM_MEMORY 30-19] MEMORY_SIZE (16384), READ_DATA_WIDTH_B (16), and ADDR_WIDTH_B (14) together imply that the addressable range exceeds the memory size for this configuration which uses port B read operations.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:503]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2577]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized0' (33#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized0' (33#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'SYNC_DELAY' (34#1) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:36]
	Parameter maxDelay bound to: 16384 - type: integer 
	Parameter busWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'SYNC_DELAY' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:23' bound to instance 'U21' of component 'SYNC_DELAY' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/subpage_subdesign_1.vhd:227]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'SUBPAGE_subdesign_1' (35#1) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/subpage_subdesign_1.vhd:46]
INFO: [Synth 8-3491] module 'SUBPAGE_subdesign_1' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/subpage_subdesign_1.vhd:11' bound to instance 'U30_1' of component 'SUBPAGE_subdesign_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1770]
INFO: [Synth 8-3491] module 'SUBPAGE_subdesign_1' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/subpage_subdesign_1.vhd:11' bound to instance 'U30_2' of component 'SUBPAGE_subdesign_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1802]
INFO: [Synth 8-3491] module 'SUBPAGE_subdesign_1' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/subpage_subdesign_1.vhd:11' bound to instance 'U30_3' of component 'SUBPAGE_subdesign_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1834]
INFO: [Synth 8-3491] module 'SUBPAGE_subdesign_1' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/subpage_subdesign_1.vhd:11' bound to instance 'U30_4' of component 'SUBPAGE_subdesign_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1866]
INFO: [Synth 8-3491] module 'SUBPAGE_subdesign_1' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/subpage_subdesign_1.vhd:11' bound to instance 'U30_5' of component 'SUBPAGE_subdesign_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1898]
INFO: [Synth 8-3491] module 'SUBPAGE_subdesign_1' declared at 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/subpage_subdesign_1.vhd:11' bound to instance 'U30_6' of component 'SUBPAGE_subdesign_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1930]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'SUBPAGE_subdesign_2' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/subpage_subdesign_2.vhd:44]
INFO: [Synth 8-638] synthesizing module 'charge_integration' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/charge_integration.vhd:35]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/charge_integration.vhd:89]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/charge_integration.vhd:92]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 128 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'charge_integratiobkb' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/charge_integratiobkb.vhd:105]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 128 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'charge_integratiobkb_ram' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/charge_integratiobkb.vhd:33]
	Parameter mem_type bound to: block - type: string 
	Parameter dwidth bound to: 16 - type: integer 
	Parameter awidth bound to: 7 - type: integer 
	Parameter mem_size bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'charge_integratiobkb_ram' (36#1) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/charge_integratiobkb.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'charge_integratiobkb' (37#1) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/charge_integratiobkb.vhd:105]
WARNING: [Synth 8-6014] Unused sequential element tmp_1_reg_744_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/charge_integration.vhd:564]
INFO: [Synth 8-256] done synthesizing module 'charge_integration' (38#1) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/charge_integration.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'SUBPAGE_subdesign_2' (39#1) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/subpage_subdesign_2.vhd:44]
	Parameter memLength bound to: 1024 - type: integer 
	Parameter wordWidth bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'XLX_SPECTRUM' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_spectrum.vhd:49]
	Parameter wordWidth bound to: 16 - type: integer 
	Parameter memLength bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_spectrum.vhd:52]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_spectrum.vhd:55]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_spectrum.vhd:67]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_spectrum.vhd:68]
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: independent_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: false - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: no_change - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: read_first - type: string 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_tdpram' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7314]
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: independent_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: no_change - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: read_first - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 2 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 2 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 16 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 16 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 16 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:456]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized1' (39#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_tdpram' (40#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7314]
INFO: [Synth 8-226] default block is never used [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_spectrum.vhd:225]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'XLX_SPECTRUM' (41#1) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_spectrum.vhd:49]
	Parameter memLength bound to: 1024 - type: integer 
	Parameter wordWidth bound to: 16 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Common 17-14] Message 'Synth 8-5772' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net HLINK0_FIFO_IN_tdata in module/entity TOP_asdf1 does not have driver. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:720]
WARNING: [Synth 8-3848] Net HLINK1_FIFO_IN_tdata in module/entity TOP_asdf1 does not have driver. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:726]
WARNING: [Synth 8-3848] Net BUS_Test_0_READ_DATA in module/entity TOP_asdf1 does not have driver. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:734]
WARNING: [Synth 8-3848] Net BUS_Test_0_VLD in module/entity TOP_asdf1 does not have driver. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:739]
WARNING: [Synth 8-3848] Net CLK_40 in module/entity TOP_asdf1 does not have driver. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:750]
WARNING: [Synth 8-3848] Net CLK_80 in module/entity TOP_asdf1 does not have driver. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:751]
WARNING: [Synth 8-3848] Net clk_160 in module/entity TOP_asdf1 does not have driver. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:752]
WARNING: [Synth 8-3848] Net clk_320 in module/entity TOP_asdf1 does not have driver. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:753]
INFO: [Synth 8-256] done synthesizing module 'TOP_asdf1' (42#1) [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:190]
WARNING: [Synth 8-3917] design TOP_asdf1 has port sCLK_CH_SEL driven by constant 1
WARNING: [Synth 8-3917] design TOP_asdf1 has port SYNC_0_OUTb driven by constant 0
WARNING: [Synth 8-3917] design TOP_asdf1 has port SYNC_1_OUTb driven by constant 0
WARNING: [Synth 8-3917] design TOP_asdf1 has port SYNC_2_OUTb driven by constant 0
WARNING: [Synth 8-3917] design TOP_asdf1 has port SFP_DISABLE1 driven by constant 1
WARNING: [Synth 8-3917] design TOP_asdf1 has port SFP_DISABLE2 driven by constant 1
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port STATUS[3]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port STATUS[2]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port ENERGY[15]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port ENERGY[14]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port READ_ADDRESS[15]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port READ_ADDRESS[14]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port READ_ADDRESS[13]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port READ_ADDRESS[12]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port READ_ADDRESS[11]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port READ_ADDRESS[10]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG[31]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG[30]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG[29]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG[28]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG[27]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG[26]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG[25]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG[24]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG[23]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG[22]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG[21]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG[20]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG[19]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG[18]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG[17]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG[16]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG[15]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG[14]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG[13]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG[12]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG[11]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG[10]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG[9]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG[8]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG[7]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG[6]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG[5]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG[4]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG[3]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_LIMIT[29]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_LIMIT[28]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_REBIN[31]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_REBIN[30]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_REBIN[29]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_REBIN[28]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_REBIN[27]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_REBIN[26]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_REBIN[25]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_REBIN[24]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_REBIN[23]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_REBIN[22]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_REBIN[21]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_REBIN[20]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_REBIN[19]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_REBIN[18]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_REBIN[17]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_REBIN[16]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_REBIN[15]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_REBIN[14]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_REBIN[13]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_REBIN[12]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_REBIN[11]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_REBIN[10]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_REBIN[9]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_REBIN[8]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_REBIN[7]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_REBIN[6]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_REBIN[5]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_REBIN[4]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_REBIN[3]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_MIN[31]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_MIN[30]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_MIN[29]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_MIN[28]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_MIN[27]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_MIN[26]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_MIN[25]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_MIN[24]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_MIN[23]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_MIN[22]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_MIN[21]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_MIN[20]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_MIN[19]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_MIN[18]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_MIN[17]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_MIN[16]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_MIN[15]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_MIN[14]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_MIN[13]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_MIN[12]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_MIN[11]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_MIN[10]
WARNING: [Synth 8-3331] design XLX_SPECTRUM has unconnected port CONFIG_MIN[9]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 566.941 ; gain = 208.297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[63] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[62] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[61] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[60] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[59] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[58] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[57] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[56] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[55] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[54] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[53] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[52] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[51] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[50] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[49] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[48] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[47] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[46] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[45] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[44] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[43] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[42] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[41] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[40] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[39] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[38] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[37] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[36] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[35] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[34] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[33] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[32] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[31] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[30] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[29] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[28] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[27] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[26] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[25] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[24] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[23] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[22] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[21] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[20] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[19] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[18] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[17] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[16] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[15] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[14] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[13] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[12] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[11] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[10] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[9] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[8] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[7] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[6] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[5] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[4] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[3] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[2] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[1] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[0] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[63] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[62] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[61] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[60] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[59] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[58] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[57] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[56] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[55] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[54] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[53] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[52] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[51] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[50] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[49] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[48] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[47] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[46] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[45] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[44] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[43] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[42] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[41] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[40] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[39] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[38] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[37] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[36] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[35] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[34] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[33] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[32] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[31] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[30] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[29] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[28] to constant 0 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 566.941 ; gain = 208.297
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 245 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z030fbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp34/clk_wiz_0_in_context.xdc] for cell 'adcs/dcm_ref'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp34/clk_wiz_0_in_context.xdc] for cell 'adcs/dcm_ref'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp35/fifo_generator_0_in_context.xdc] for cell 'adcs/adc_interface1/ADC_OUTFIFO1'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp35/fifo_generator_0_in_context.xdc] for cell 'adcs/adc_interface1/ADC_OUTFIFO1'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp35/fifo_generator_0_in_context.xdc] for cell 'adcs/adc_interface1/ADC_OUTFIFO2'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp35/fifo_generator_0_in_context.xdc] for cell 'adcs/adc_interface1/ADC_OUTFIFO2'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp35/fifo_generator_0_in_context.xdc] for cell 'adcs/adc_interface2/ADC_OUTFIFO1'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp35/fifo_generator_0_in_context.xdc] for cell 'adcs/adc_interface2/ADC_OUTFIFO1'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp35/fifo_generator_0_in_context.xdc] for cell 'adcs/adc_interface2/ADC_OUTFIFO2'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp35/fifo_generator_0_in_context.xdc] for cell 'adcs/adc_interface2/ADC_OUTFIFO2'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp35/fifo_generator_0_in_context.xdc] for cell 'adcs/adc_interface3/ADC_OUTFIFO1'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp35/fifo_generator_0_in_context.xdc] for cell 'adcs/adc_interface3/ADC_OUTFIFO1'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp35/fifo_generator_0_in_context.xdc] for cell 'adcs/adc_interface3/ADC_OUTFIFO2'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp35/fifo_generator_0_in_context.xdc] for cell 'adcs/adc_interface3/ADC_OUTFIFO2'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp35/fifo_generator_0_in_context.xdc] for cell 'adcs/adc_interface4/ADC_OUTFIFO1'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp35/fifo_generator_0_in_context.xdc] for cell 'adcs/adc_interface4/ADC_OUTFIFO1'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp35/fifo_generator_0_in_context.xdc] for cell 'adcs/adc_interface4/ADC_OUTFIFO2'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp35/fifo_generator_0_in_context.xdc] for cell 'adcs/adc_interface4/ADC_OUTFIFO2'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp36/main_clock_in_context.xdc] for cell 'main_clock_gen'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp36/main_clock_in_context.xdc] for cell 'main_clock_gen'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp37/ZynqDesign_ADCSyncModule_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/ADCSyncModule_0'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp37/ZynqDesign_ADCSyncModule_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/ADCSyncModule_0'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp38/ZynqDesign_FIRMWAREBUILD_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/FIRMWAREBUILD'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp38/ZynqDesign_FIRMWAREBUILD_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/FIRMWAREBUILD'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp39/ZynqDesign_FIRMWAREVERSION_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/FIRMWAREOPTIONS'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp39/ZynqDesign_FIRMWAREVERSION_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/FIRMWAREOPTIONS'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp40/ZynqDesign_FIRMWAREVERSION_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/FIRMWAREVERSION'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp40/ZynqDesign_FIRMWAREVERSION_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/FIRMWAREVERSION'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp41/ZynqDesign_FS_0_AXIFIFO_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp41/ZynqDesign_FS_0_AXIFIFO_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp42/ZynqDesign_FirmwareStatus_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/FirmwareStatus_0'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp42/ZynqDesign_FirmwareStatus_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/FirmwareStatus_0'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp43/ZynqDesign_IICBaseInterconnection_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp43/ZynqDesign_IICBaseInterconnection_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp44/ZynqDesign_NIDNAPort_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/NIDNAPort_0'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp44/ZynqDesign_NIDNAPort_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/NIDNAPort_0'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp45/ZynqDesign_OPTOLINK_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/OPTOLINK_0'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp45/ZynqDesign_OPTOLINK_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/OPTOLINK_0'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp46/ZynqDesign_OPTOLINK_1_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/OPTOLINK_1'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp46/ZynqDesign_OPTOLINK_1_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/OPTOLINK_1'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp47/ZynqDesign_util_vector_logic_1_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/RESET_RX'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp47/ZynqDesign_util_vector_logic_1_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/RESET_RX'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp48/ZynqDesign_util_vector_logic_1_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/RESET_TX'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp48/ZynqDesign_util_vector_logic_1_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/RESET_TX'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp49/ZynqDesign_axi_amm_bridge_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axi_amm_bridge_0'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp49/ZynqDesign_axi_amm_bridge_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axi_amm_bridge_0'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp50/ZynqDesign_axi_iic_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axi_iic_0'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp50/ZynqDesign_axi_iic_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axi_iic_0'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp51/ZynqDesign_axis_data_fifo_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp51/ZynqDesign_axis_data_fifo_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp52/ZynqDesign_axis_data_fifo_1_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp52/ZynqDesign_axis_data_fifo_1_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp53/ZynqDesign_axis_data_fifo_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp53/ZynqDesign_axis_data_fifo_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp54/ZynqDesign_axis_data_fifo_1_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp54/ZynqDesign_axis_data_fifo_1_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp55/ZynqDesign_data_mover_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/data_mover_0'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp55/ZynqDesign_data_mover_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/data_mover_0'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/processing_system7_0'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/processing_system7_0'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp57/ZynqDesign_rst_ps7_0_125M_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp57/ZynqDesign_rst_ps7_0_125M_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp58/ZynqDesign_rst_ps7_0_125M_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M1'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp58/ZynqDesign_rst_ps7_0_125M_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M1'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp59/ZynqDesign_tft_display_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/tft_display_0'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp59/ZynqDesign_tft_display_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/tft_display_0'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp60/ZynqDesign_util_vector_logic_1_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/util_vector_logic_0'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp60/ZynqDesign_util_vector_logic_1_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/util_vector_logic_0'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp61/ZynqDesign_util_vector_logic_1_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/util_vector_logic_1'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp61/ZynqDesign_util_vector_logic_1_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/util_vector_logic_1'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp62/ZynqDesign_xbar_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp62/ZynqDesign_xbar_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/xbar'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp63/ZynqDesign_auto_cc_1_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp63/ZynqDesign_auto_cc_1_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp64/ZynqDesign_auto_cc_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp64/ZynqDesign_auto_cc_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp65/ZynqDesign_auto_pc_1_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp65/ZynqDesign_auto_pc_1_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp66/ZynqDesign_auto_pc_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp66/ZynqDesign_auto_pc_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp67/ZynqDesign_auto_us_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp67/ZynqDesign_auto_us_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/processing_system7_0/inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:31]
WARNING: [Vivado 12-508] No pins matched 'PS7_i/FCLKCLK[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:32]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M/U0' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:730]
WARNING: [Vivado 12-508] No pins matched '*cdc_to*/D'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:731]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:864]
WARNING: [Vivado 12-508] No pins matched '*data_fifo*/RST'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:865]
WARNING: [Vivado 12-508] No pins matched '*rxrecclk_bufg_i*/CE'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:866]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter name=~*ZynqDesign_OPTOLINK_0_0_wrapper_i*ZynqDesign_OPTOLINK_0_0_multi_gt_i*ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:872]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter name=~*ZynqDesign_OPTOLINK_0_0_wrapper_i*ZynqDesign_OPTOLINK_0_0_multi_gt_i*ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:876]
WARNING: [Vivado 12-508] No pins matched '*ZynqDesign_OPTOLINK_0_0_cdc_to*/D'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:893]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *data_sync_reg1}'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:895]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *ack_sync_reg1}'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:896]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:976]
WARNING: [Vivado 12-508] No pins matched '*data_fifo*/RST'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:977]
WARNING: [Vivado 12-508] No pins matched '*rxrecclk_bufg_i*/CE'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:978]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter name=~*ZynqDesign_OPTOLINK_1_0_wrapper_i*ZynqDesign_OPTOLINK_1_0_multi_gt_i*ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/TXOUTCLK'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:984]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter name=~*ZynqDesign_OPTOLINK_1_0_wrapper_i*ZynqDesign_OPTOLINK_1_0_multi_gt_i*ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:988]
WARNING: [Vivado 12-508] No pins matched '*ZynqDesign_OPTOLINK_1_0_cdc_to*/D'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:1006]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *data_sync_reg1}'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:1008]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *ack_sync_reg1}'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:1009]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/dcm_ref/inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:1968]
WARNING: [Vivado 12-180] No cells matched '*adv*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:1969]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2360]
WARNING: [Vivado 12-507] No nets matched 'CH0[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2609]
WARNING: [Vivado 12-507] No nets matched 'CH0[10]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2610]
WARNING: [Vivado 12-507] No nets matched 'CH0[11]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2611]
WARNING: [Vivado 12-507] No nets matched 'CH0[12]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2612]
WARNING: [Vivado 12-507] No nets matched 'CH0[13]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2613]
WARNING: [Vivado 12-507] No nets matched 'CH0[14]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2614]
WARNING: [Vivado 12-507] No nets matched 'CH0[15]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2615]
WARNING: [Vivado 12-507] No nets matched 'CH0[1]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2616]
WARNING: [Vivado 12-507] No nets matched 'CH0[2]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2617]
WARNING: [Vivado 12-507] No nets matched 'CH0[3]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2618]
WARNING: [Vivado 12-507] No nets matched 'CH0[4]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2619]
WARNING: [Vivado 12-507] No nets matched 'CH0[5]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2620]
WARNING: [Vivado 12-507] No nets matched 'CH0[6]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2621]
WARNING: [Vivado 12-507] No nets matched 'CH0[7]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2622]
WARNING: [Vivado 12-507] No nets matched 'CH0[8]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2623]
WARNING: [Vivado 12-507] No nets matched 'CH0[9]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2624]
WARNING: [Vivado 12-507] No nets matched 'CH10[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2625]
WARNING: [Vivado 12-507] No nets matched 'CH10[10]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2626]
WARNING: [Vivado 12-507] No nets matched 'CH10[11]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2627]
WARNING: [Vivado 12-507] No nets matched 'CH10[12]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2628]
WARNING: [Vivado 12-507] No nets matched 'CH10[13]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2629]
WARNING: [Vivado 12-507] No nets matched 'CH10[14]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2630]
WARNING: [Vivado 12-507] No nets matched 'CH10[15]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2631]
WARNING: [Vivado 12-507] No nets matched 'CH10[1]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2632]
WARNING: [Vivado 12-507] No nets matched 'CH10[2]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2633]
WARNING: [Vivado 12-507] No nets matched 'CH10[3]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2634]
WARNING: [Vivado 12-507] No nets matched 'CH10[4]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2635]
WARNING: [Vivado 12-507] No nets matched 'CH10[5]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2636]
WARNING: [Vivado 12-507] No nets matched 'CH10[6]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2637]
WARNING: [Vivado 12-507] No nets matched 'CH10[7]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2638]
WARNING: [Vivado 12-507] No nets matched 'CH10[8]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2639]
WARNING: [Vivado 12-507] No nets matched 'CH10[9]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2640]
WARNING: [Vivado 12-507] No nets matched 'CH11[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2641]
WARNING: [Vivado 12-507] No nets matched 'CH11[10]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2642]
WARNING: [Vivado 12-507] No nets matched 'CH11[11]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2643]
WARNING: [Vivado 12-507] No nets matched 'CH11[12]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2644]
WARNING: [Vivado 12-507] No nets matched 'CH11[13]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2645]
WARNING: [Vivado 12-507] No nets matched 'CH11[14]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2646]
WARNING: [Vivado 12-507] No nets matched 'CH11[15]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2647]
WARNING: [Vivado 12-507] No nets matched 'CH11[1]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2648]
WARNING: [Vivado 12-507] No nets matched 'CH11[2]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2649]
WARNING: [Vivado 12-507] No nets matched 'CH11[3]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2650]
WARNING: [Vivado 12-507] No nets matched 'CH11[4]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2651]
WARNING: [Vivado 12-507] No nets matched 'CH11[5]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2652]
WARNING: [Vivado 12-507] No nets matched 'CH11[6]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2653]
WARNING: [Vivado 12-507] No nets matched 'CH11[7]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2654]
WARNING: [Vivado 12-507] No nets matched 'CH11[8]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2655]
WARNING: [Vivado 12-507] No nets matched 'CH11[9]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2656]
WARNING: [Vivado 12-507] No nets matched 'CH12[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2657]
WARNING: [Vivado 12-507] No nets matched 'CH12[10]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2658]
WARNING: [Vivado 12-507] No nets matched 'CH12[11]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2659]
WARNING: [Vivado 12-507] No nets matched 'CH12[12]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2660]
WARNING: [Vivado 12-507] No nets matched 'CH12[13]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2661]
WARNING: [Vivado 12-507] No nets matched 'CH12[14]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2662]
WARNING: [Vivado 12-507] No nets matched 'CH12[15]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2663]
WARNING: [Vivado 12-507] No nets matched 'CH12[1]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2664]
WARNING: [Vivado 12-507] No nets matched 'CH12[2]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2665]
WARNING: [Vivado 12-507] No nets matched 'CH12[3]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2666]
WARNING: [Vivado 12-507] No nets matched 'CH12[4]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2667]
WARNING: [Vivado 12-507] No nets matched 'CH12[5]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2668]
WARNING: [Vivado 12-507] No nets matched 'CH12[6]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2669]
WARNING: [Vivado 12-507] No nets matched 'CH12[7]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2670]
WARNING: [Vivado 12-507] No nets matched 'CH12[8]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2671]
WARNING: [Vivado 12-507] No nets matched 'CH12[9]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2672]
WARNING: [Vivado 12-507] No nets matched 'CH13[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2673]
WARNING: [Vivado 12-507] No nets matched 'CH13[10]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2674]
WARNING: [Vivado 12-507] No nets matched 'CH13[11]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2675]
WARNING: [Vivado 12-507] No nets matched 'CH13[12]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2676]
WARNING: [Vivado 12-507] No nets matched 'CH13[13]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2677]
WARNING: [Vivado 12-507] No nets matched 'CH13[14]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2678]
WARNING: [Vivado 12-507] No nets matched 'CH13[15]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2679]
WARNING: [Vivado 12-507] No nets matched 'CH13[1]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2680]
WARNING: [Vivado 12-507] No nets matched 'CH13[2]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2681]
WARNING: [Vivado 12-507] No nets matched 'CH13[3]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2682]
WARNING: [Vivado 12-507] No nets matched 'CH13[4]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2683]
WARNING: [Vivado 12-507] No nets matched 'CH13[5]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2684]
WARNING: [Vivado 12-507] No nets matched 'CH13[6]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2685]
WARNING: [Vivado 12-507] No nets matched 'CH13[7]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2686]
WARNING: [Vivado 12-507] No nets matched 'CH13[8]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2687]
WARNING: [Vivado 12-507] No nets matched 'CH13[9]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2688]
WARNING: [Vivado 12-507] No nets matched 'CH14[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2689]
WARNING: [Vivado 12-507] No nets matched 'CH14[10]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2690]
WARNING: [Vivado 12-507] No nets matched 'CH14[11]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2691]
WARNING: [Vivado 12-507] No nets matched 'CH14[12]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2692]
WARNING: [Vivado 12-507] No nets matched 'CH14[13]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2693]
WARNING: [Vivado 12-507] No nets matched 'CH14[14]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2694]
WARNING: [Vivado 12-507] No nets matched 'CH14[15]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2695]
WARNING: [Vivado 12-507] No nets matched 'CH14[1]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2696]
WARNING: [Vivado 12-507] No nets matched 'CH14[2]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2697]
WARNING: [Vivado 12-507] No nets matched 'CH14[3]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2698]
WARNING: [Vivado 12-507] No nets matched 'CH14[4]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2699]
WARNING: [Vivado 12-507] No nets matched 'CH14[5]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2700]
WARNING: [Vivado 12-507] No nets matched 'CH14[6]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2701]
WARNING: [Vivado 12-507] No nets matched 'CH14[7]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2702]
WARNING: [Vivado 12-507] No nets matched 'CH14[8]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2703]
WARNING: [Vivado 12-507] No nets matched 'CH14[9]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2704]
WARNING: [Vivado 12-507] No nets matched 'CH15[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2705]
WARNING: [Vivado 12-507] No nets matched 'CH15[10]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2706]
WARNING: [Vivado 12-507] No nets matched 'CH15[11]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2707]
WARNING: [Vivado 12-507] No nets matched 'CH15[12]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2708]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2708]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO1/U0' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4014]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4015]
WARNING: [Vivado 12-584] No ports matched 'wr_clk'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4015]
WARNING: [Vivado 12-830] No fanout objects found for 'all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4015]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gdm.dm_gen.dm*/gpr1.dout_i_reg*}'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4015]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO2/U0' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4087]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4088]
WARNING: [Vivado 12-584] No ports matched 'wr_clk'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4088]
WARNING: [Vivado 12-830] No fanout objects found for 'all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4088]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gdm.dm_gen.dm*/gpr1.dout_i_reg*}'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4088]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO1/U0' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4160]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4161]
WARNING: [Vivado 12-584] No ports matched 'wr_clk'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4161]
WARNING: [Vivado 12-830] No fanout objects found for 'all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4161]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gdm.dm_gen.dm*/gpr1.dout_i_reg*}'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4161]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO2/U0' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4233]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4234]
WARNING: [Vivado 12-584] No ports matched 'wr_clk'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4234]
WARNING: [Vivado 12-830] No fanout objects found for 'all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4234]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gdm.dm_gen.dm*/gpr1.dout_i_reg*}'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4234]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO1/U0' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4306]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4307]
WARNING: [Vivado 12-584] No ports matched 'wr_clk'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4307]
WARNING: [Vivado 12-830] No fanout objects found for 'all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4307]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gdm.dm_gen.dm*/gpr1.dout_i_reg*}'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4307]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO2/U0' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4379]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4380]
WARNING: [Vivado 12-584] No ports matched 'wr_clk'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4380]
WARNING: [Vivado 12-830] No fanout objects found for 'all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4380]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gdm.dm_gen.dm*/gpr1.dout_i_reg*}'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4380]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO1/U0' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4452]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4453]
WARNING: [Vivado 12-584] No ports matched 'wr_clk'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4453]
WARNING: [Vivado 12-830] No fanout objects found for 'all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4453]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gdm.dm_gen.dm*/gpr1.dout_i_reg*}'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4453]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO2/U0' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4525]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4526]
WARNING: [Vivado 12-584] No ports matched 'wr_clk'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4526]
WARNING: [Vivado 12-830] No fanout objects found for 'all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4526]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gdm.dm_gen.dm*/gpr1.dout_i_reg*}'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4526]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4604]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4605]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4605]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4610]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4611]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4611]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4616]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4617]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4617]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4622]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4623]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4623]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4628]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4629]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4629]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4634]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4635]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4635]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4640]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4641]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4641]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4646]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4647]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4647]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4652]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4653]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4653]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4658]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4659]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4659]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4664]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4665]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4665]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4670]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4671]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4671]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4676]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4677]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4677]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4682]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4683]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4683]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4688]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4689]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4689]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4694]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4695]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4695]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4700]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4701]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4701]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4706]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4707]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4707]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4712]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4713]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4713]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4727]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4728]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4728]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4737]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4738]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4738]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4747]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4748]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4748]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4757]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4758]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4758]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4767]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4768]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4768]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4777]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4778]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4778]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4787]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4788]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4788]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4797]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4798]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4798]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4807]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4808]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4808]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4817]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4818]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4818]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4827]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4828]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4828]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4837]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4838]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4838]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4847]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4848]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4848]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4857]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4858]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4858]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4867]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4868]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4868]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4877]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4878]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4878]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4887]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4888]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4888]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4897]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4898]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4898]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4907]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4908]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4908]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4917]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4918]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4918]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4927]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4928]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4928]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4937]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4938]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4938]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4947]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4948]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4948]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4957]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4958]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4958]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4969]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4970]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4976]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4977]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4983]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4984]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4990]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4991]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4997]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4998]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5004]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5005]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5011]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5012]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5018]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5019]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5025]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5026]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5032]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5033]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5039]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5040]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5046]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5047]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5053]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5054]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5060]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5061]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5067]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5068]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5074]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5075]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5081]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5082]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5088]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5089]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5095]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5096]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5102]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5103]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5109]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5110]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5116]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5117]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5123]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5124]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5130]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5131]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5137]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5138]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5144]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5145]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5151]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5152]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5158]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5159]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5165]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5166]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5172]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5173]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5179]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5180]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5186]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5187]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5193]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5194]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5200]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5201]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5207]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5208]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5214]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5215]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5221]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5222]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5228]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5229]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5235]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5236]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5236]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5242]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5249]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5256]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5263]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5270]
INFO: [Common 17-14] Message 'Vivado 12-613' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5270]
WARNING: [Vivado 12-508] No pins matched 'main_clock_gen/inst/mmcm_adv_inst/CLKOUT1'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:6545]
WARNING: [Vivado 12-508] No pins matched 'main_clock_gen/inst/mmcm_adv_inst/CLKOUT1'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:6546]
WARNING: [Vivado 12-508] No pins matched 'main_clock_gen/inst/mmcm_adv_inst/CLKOUT1'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:6547]
WARNING: [Vivado 12-508] No pins matched 'main_clock_gen/inst/mmcm_adv_inst/CLKOUT1'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:6548]
WARNING: [Vivado 12-508] No pins matched 'main_clock_gen/inst/mmcm_adv_inst/CLKOUT1'. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:6549]
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TOP_asdf1_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_asdf1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_asdf1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/dont_touch.xdc]
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'XPM_CLK_VER'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'XPM_CLK_VER'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_asdf1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_asdf1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_0/U18/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_0/U18/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_0/U19/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_0/U19/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_1/U18/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_1/U18/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_1/U19/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_1/U19/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_10/U18/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_10/U18/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_10/U19/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_10/U19/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_11/U18/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_11/U18/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_11/U19/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_11/U19/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_12/U18/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_12/U18/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_12/U19/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_12/U19/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_13/U18/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_13/U18/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_13/U19/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_13/U19/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_14/U18/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_14/U18/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_14/U19/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_14/U19/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_15/U18/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_15/U18/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_15/U19/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_15/U19/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_16/U18/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_16/U18/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_16/U19/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_16/U19/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_17/U18/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_17/U18/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_17/U19/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_17/U19/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_18/U18/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_18/U18/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_18/U19/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_18/U19/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_19/U18/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_19/U18/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_19/U19/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_19/U19/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_2/U18/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_2/U18/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_2/U19/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_2/U19/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_20/U18/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_20/U18/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_20/U19/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_20/U19/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_21/U18/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_21/U18/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_21/U19/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_21/U19/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_22/U18/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_22/U18/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_22/U19/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_22/U19/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_3/U18/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_3/U18/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_3/U19/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_3/U19/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_4/U18/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_4/U18/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_4/U19/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_4/U19/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_5/U18/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_5/U18/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_5/U19/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_5/U19/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_6/U18/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_6/U18/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_6/U19/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_6/U19/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_7/U18/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_7/U18/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_7/U19/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_7/U19/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_8/U18/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_8/U18/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_8/U19/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_8/U19/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_9/U18/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_9/U18/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_9/U19/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_9/U19/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_0/U20/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_0/U20/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_0/U21/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_0/U21/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_1/U20/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_1/U20/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_1/U21/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_1/U21/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_10/U20/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_10/U20/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_10/U21/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_10/U21/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_11/U20/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_11/U20/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_11/U21/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_11/U21/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_12/U20/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_12/U20/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_12/U21/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_12/U21/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_13/U20/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_13/U20/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_13/U21/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_13/U21/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_14/U20/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_14/U20/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_14/U21/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_14/U21/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_15/U20/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_15/U20/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_15/U21/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_15/U21/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_16/U20/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_16/U20/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_16/U21/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_16/U21/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_17/U20/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_17/U20/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_17/U21/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_17/U21/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_18/U20/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_18/U20/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_18/U21/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_18/U21/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_19/U20/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_19/U20/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_19/U21/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_19/U21/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_2/U20/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_2/U20/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_2/U21/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_2/U21/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_20/U20/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_20/U20/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_20/U21/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_20/U21/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_21/U20/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_21/U20/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_21/U21/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_21/U21/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_22/U20/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_22/U20/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_22/U21/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_22/U21/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_3/U20/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_3/U20/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_3/U21/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_3/U21/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_4/U20/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_4/U20/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_4/U21/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_4/U21/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_5/U20/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_5/U20/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_5/U21/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_5/U21/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_6/U20/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_6/U20/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_6/U21/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_6/U21/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_7/U20/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_7/U20/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_7/U21/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_7/U21/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_8/U20/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_8/U20/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_8/U21/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_8/U21/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_9/U20/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_9/U20/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_9/U21/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U30_9/U21/USE_RAM.xpm_memory_sdpram_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_asdf1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_asdf1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U42/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U42/xpm_memory_tdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U44/xpm_memory_tdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U44/xpm_memory_tdpram_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_asdf1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_asdf1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  OBUFDS => OBUFDS: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1038.199 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adcs/adc_interface1/ADC_OUTFIFO1' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adcs/adc_interface1/ADC_OUTFIFO2' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adcs/adc_interface2/ADC_OUTFIFO1' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adcs/adc_interface2/ADC_OUTFIFO2' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adcs/adc_interface3/ADC_OUTFIFO1' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adcs/adc_interface3/ADC_OUTFIFO2' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adcs/adc_interface4/ADC_OUTFIFO1' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adcs/adc_interface4/ADC_OUTFIFO2' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO' at clock pin 's_axis_aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'zynq_subsystem/ZynqDesign_i/OPTOLINK_1' at clock pin 'drp_clk_in' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0' at clock pin 'm_axis_aclk' is different from the actual clock period '10.240', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1' at clock pin 's_axis_aclk' is different from the actual clock period '10.240', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2' at clock pin 'm_axis_aclk' is different from the actual clock period '10.240', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3' at clock pin 's_axis_aclk' is different from the actual clock period '10.240', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 1038.199 ; gain = 679.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z030fbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 1038.199 ; gain = 679.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property MARK_DEBUG = true for AW_MEMORY_MANAGER/BUS_ADDR[25]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc, line 3128).
Applied set_property MARK_DEBUG = true for M_AVALON_0_readdata[9]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc, line 3161).
Applied set_property MARK_DEBUG = true for M_AVALON_0_writedata[19]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc, line 3162).
Applied set_property MARK_DEBUG = true for M_AVALON_0_address[17]. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc, line 3164).
Applied set_property MARK_DEBUG = true for M_AVALON_0_read. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc, line 3257).
Applied set_property MARK_DEBUG = true for M_AVALON_0_write. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/constrs_1/imports/HDL/DT5560_pins.xdc, line 3258).
Applied set_property DONT_TOUCH = true for U30_0/U18/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_0/U19/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_0/U20/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_0/U21/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_1/U18/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_1/U19/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_1/U20/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_1/U21/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_10/U18/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_10/U19/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_10/U20/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_10/U21/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_11/U18/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_11/U19/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_11/U20/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_11/U21/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_12/U18/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_12/U19/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_12/U20/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_12/U21/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_13/U18/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_13/U19/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_13/U20/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_13/U21/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_14/U18/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_14/U19/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_14/U20/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_14/U21/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_15/U18/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_15/U19/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_15/U20/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_15/U21/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_16/U18/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_16/U19/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_16/U20/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_16/U21/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_17/U18/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_17/U19/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_17/U20/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_17/U21/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_18/U18/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_18/U19/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_18/U20/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_18/U21/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_19/U18/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_19/U19/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_19/U20/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_19/U21/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_2/U18/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_2/U19/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_2/U20/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_2/U21/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_20/U18/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_20/U19/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_20/U20/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_20/U21/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_21/U18/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_21/U19/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_21/U20/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_21/U21/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_22/U18/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_22/U19/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_22/U20/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_22/U21/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_3/U18/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_3/U19/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_3/U20/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_3/U21/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_4/U18/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_4/U19/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_4/U20/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_4/U21/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_5/U18/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_5/U19/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_5/U20/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_5/U21/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_6/U18/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_6/U19/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_6/U20/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_6/U21/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_7/U18/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_7/U19/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_7/U20/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_7/U21/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_8/U18/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_8/U19/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_8/U20/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_8/U21/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_9/U18/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_9/U19/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_9/U20/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U30_9/U21/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U42/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U44/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for XPM_CLK_VER. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/ADC_OUTFIFO1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/ADC_OUTFIFO2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_bitsleep_1/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_bitsleep_1/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_bitsleep_1/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_bitsleep_1/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_bitsleep_1/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_bitsleep_1/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_bitsleep_1/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_bitsleep_1/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_bitsleep_1/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_bitsleep_2/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_bitsleep_2/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_bitsleep_2/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_bitsleep_2/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_bitsleep_2/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_bitsleep_2/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_bitsleep_2/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_bitsleep_2/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_bitsleep_2/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_delay_1/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_delay_1/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_delay_1/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_delay_1/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_delay_1/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_delay_2/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_delay_2/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_delay_2/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_delay_2/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_delay_2/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/ADC_OUTFIFO1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/ADC_OUTFIFO2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_bitsleep_1/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_bitsleep_1/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_bitsleep_1/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_bitsleep_1/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_bitsleep_1/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_bitsleep_1/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_bitsleep_1/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_bitsleep_1/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_bitsleep_1/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_bitsleep_2/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_bitsleep_2/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_bitsleep_2/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_bitsleep_2/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_bitsleep_2/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_bitsleep_2/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_bitsleep_2/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_bitsleep_2/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_bitsleep_2/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_delay_1/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_delay_1/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_delay_1/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_delay_1/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_delay_1/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_delay_2/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_delay_2/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_delay_2/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_delay_2/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_delay_2/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/ADC_OUTFIFO1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/ADC_OUTFIFO2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_bitsleep_1/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_bitsleep_1/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_bitsleep_1/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_bitsleep_1/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_bitsleep_1/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_bitsleep_1/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_bitsleep_1/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_bitsleep_1/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_bitsleep_1/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_bitsleep_2/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_bitsleep_2/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_bitsleep_2/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_bitsleep_2/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_bitsleep_2/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_bitsleep_2/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_bitsleep_2/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_bitsleep_2/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_bitsleep_2/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_delay_1/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_delay_1/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_delay_1/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_delay_1/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_delay_1/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_delay_2/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_delay_2/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_delay_2/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_delay_2/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_delay_2/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/ADC_OUTFIFO1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/ADC_OUTFIFO2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_bitsleep_1/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_bitsleep_1/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_bitsleep_1/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_bitsleep_1/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_bitsleep_1/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_bitsleep_1/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_bitsleep_1/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_bitsleep_1/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_bitsleep_1/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_bitsleep_2/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_bitsleep_2/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_bitsleep_2/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_bitsleep_2/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_bitsleep_2/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_bitsleep_2/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_bitsleep_2/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_bitsleep_2/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_bitsleep_2/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_delay_1/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_delay_1/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_delay_1/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_delay_1/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_delay_1/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_delay_2/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_delay_2/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_delay_2/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_delay_2/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_delay_2/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/dcm_ref. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for main_clock_gen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/ADCSyncModule_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/FIRMWAREBUILD. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/FIRMWAREOPTIONS. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/FIRMWAREVERSION. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/FirmwareStatus_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/NIDNAPort_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/OPTOLINK_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/OPTOLINK_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/RESET_RX. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/RESET_TX. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/axi_amm_bridge_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/axi_iic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/axis_data_fifo_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/axis_data_fifo_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/axis_data_fifo_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/data_mover_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/tft_display_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/util_vector_logic_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 1038.199 ; gain = 679.555
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'INT_hithrs_RD_reg[0:0]' into 'INT_pol_RD_reg[0:0]' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:217]
INFO: [Synth 8-4471] merging register 'INT_lothrsh_RD_reg[0:0]' into 'INT_pol_RD_reg[0:0]' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:220]
INFO: [Synth 8-4471] merging register 'INT_inhib_RD_reg[0:0]' into 'INT_pol_RD_reg[0:0]' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:223]
INFO: [Synth 8-4471] merging register 'INT_gatel_RD_reg[0:0]' into 'INT_pol_RD_reg[0:0]' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:226]
INFO: [Synth 8-4471] merging register 'INT_gateu_RD_reg[0:0]' into 'INT_pol_RD_reg[0:0]' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:229]
INFO: [Synth 8-4471] merging register 'INT_delay_RD_reg[0:0]' into 'INT_pol_RD_reg[0:0]' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:232]
INFO: [Synth 8-4471] merging register 'INT_xdelay_RD_reg[0:0]' into 'INT_pol_RD_reg[0:0]' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:235]
INFO: [Synth 8-4471] merging register 'INT_inttime_RD_reg[0:0]' into 'INT_pol_RD_reg[0:0]' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:238]
INFO: [Synth 8-4471] merging register 'INT_preint_RD_reg[0:0]' into 'INT_pol_RD_reg[0:0]' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:241]
INFO: [Synth 8-4471] merging register 'INT_pileup_RD_reg[0:0]' into 'INT_pol_RD_reg[0:0]' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:244]
INFO: [Synth 8-4471] merging register 'INT_gain_RD_reg[0:0]' into 'INT_pol_RD_reg[0:0]' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:247]
INFO: [Synth 8-4471] merging register 'INT_ofs_RD_reg[0:0]' into 'INT_pol_RD_reg[0:0]' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:250]
INFO: [Synth 8-4471] merging register 'INT_bl_RD_reg[0:0]' into 'INT_pol_RD_reg[0:0]' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:253]
INFO: [Synth 8-4471] merging register 'INT_CH_RD_reg[0:0]' into 'INT_pol_RD_reg[0:0]' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:256]
INFO: [Synth 8-4471] merging register 'INT_Spectrum_0_STATUS_RD_reg[0:0]' into 'INT_pol_RD_reg[0:0]' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:258]
INFO: [Synth 8-4471] merging register 'INT_Spectrum_1_STATUS_RD_reg[0:0]' into 'INT_pol_RD_reg[0:0]' [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:270]
WARNING: [Synth 8-6014] Unused sequential element INT_hithrs_RD_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:217]
WARNING: [Synth 8-6014] Unused sequential element INT_lothrsh_RD_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:220]
WARNING: [Synth 8-6014] Unused sequential element INT_inhib_RD_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:223]
WARNING: [Synth 8-6014] Unused sequential element INT_gatel_RD_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:226]
WARNING: [Synth 8-6014] Unused sequential element INT_gateu_RD_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:229]
WARNING: [Synth 8-6014] Unused sequential element INT_delay_RD_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:232]
WARNING: [Synth 8-6014] Unused sequential element INT_xdelay_RD_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:235]
WARNING: [Synth 8-6014] Unused sequential element INT_inttime_RD_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:238]
WARNING: [Synth 8-6014] Unused sequential element INT_preint_RD_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:241]
WARNING: [Synth 8-6014] Unused sequential element INT_pileup_RD_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:244]
WARNING: [Synth 8-6014] Unused sequential element INT_gain_RD_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:247]
WARNING: [Synth 8-6014] Unused sequential element INT_ofs_RD_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:250]
WARNING: [Synth 8-6014] Unused sequential element INT_bl_RD_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:253]
WARNING: [Synth 8-6014] Unused sequential element INT_CH_RD_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:256]
WARNING: [Synth 8-6014] Unused sequential element INT_Spectrum_0_STATUS_RD_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:258]
WARNING: [Synth 8-6014] Unused sequential element INT_Spectrum_1_STATUS_RD_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:270]
INFO: [Synth 8-5545] ROM "trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'pre_length_V_reg' and it is trimmed from '16' to '3' bits. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/charge_integration.vhd:507]
INFO: [Synth 8-5546] ROM "tmp_12_fu_383_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_14_fu_463_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_383_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_14_fu_463_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "intState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "mspulse" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mspulse" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'zynq_subsystem'. This will prevent further optimization [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1219]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'AW_MEMORY_MANAGER'. This will prevent further optimization [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/top_asdf1.vhd:1518]
INFO: [Synth 8-5545] ROM "INVALID_CLOCK" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "INVALID_CLOCK" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3971] The signal gen_wr_b.gen_word_narrow.mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 1038.199 ; gain = 679.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |ZynqDesign                         |           1|      4048|
|2     |ADC_REC_1__GC0                     |           1|        23|
|3     |ADC_REC_2__GC0                     |           1|        22|
|4     |adc_interface__GC0                 |           1|       517|
|5     |adc_interface__parameterized1__GC0 |           1|       517|
|6     |adc_interface__parameterized3__GC0 |           1|       517|
|7     |adc_interface__parameterized5__GC0 |           1|       517|
|8     |adcs_top_0__GC0                    |           1|      1085|
|9     |TOP_asdf1__GCB0                    |           1|     23042|
|10    |TOP_asdf1__GCB1                    |           1|      5532|
|11    |TOP_asdf1__GCB2                    |           1|      8298|
|12    |TOP_asdf1__GCB3                    |           1|     15832|
|13    |TOP_asdf1__GCB4                    |           1|     17405|
|14    |TOP_asdf1__GCB5                    |           1|     31686|
|15    |TOP_asdf1__GCB6                    |           1|     29577|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 23    
	   2 Input     32 Bit       Adders := 47    
	   2 Input     28 Bit       Adders := 4     
	   3 Input     17 Bit       Adders := 46    
	   2 Input     16 Bit       Adders := 141   
	   3 Input     14 Bit       Adders := 46    
	   2 Input     10 Bit       Adders := 48    
	   3 Input     10 Bit       Adders := 46    
	   2 Input      3 Bit       Adders := 23    
	   3 Input      3 Bit       Adders := 23    
+---Registers : 
	               32 Bit    Registers := 97    
	               28 Bit    Registers := 4     
	               16 Bit    Registers := 1041  
	               14 Bit    Registers := 46    
	               10 Bit    Registers := 94    
	                9 Bit    Registers := 16    
	                4 Bit    Registers := 185   
	                3 Bit    Registers := 186   
	                1 Bit    Registers := 1620  
+---Multipliers : 
	                17x32  Multipliers := 23    
+---RAMs : 
	              16K Bit         RAMs := 48    
	               2K Bit         RAMs := 23    
	             1024 Bit         RAMs := 46    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 50    
	   2 Input     28 Bit        Muxes := 8     
	   6 Input     28 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 188   
	   6 Input     16 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   6 Input     10 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 73    
	   5 Input      3 Bit        Muxes := 46    
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 442   
	   7 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP_asdf1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module xpm_cdc_single__parameterized0__64 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__65 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__66 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__67 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__68 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__57 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__58 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__59 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__60 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__61 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__62 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__63 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module adc_interface 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 4     
	                1 Bit    Registers := 128   
Module xpm_cdc_single__parameterized0__110 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__111 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__112 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__113 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__114 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__101 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__102 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__103 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__104 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__105 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__106 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__107 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__108 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__109 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__92 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__93 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__94 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__95 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__96 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__97 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__98 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__99 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__100 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__87 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__88 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__89 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__90 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__91 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__78 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__79 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__80 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__81 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__82 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__83 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__84 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__85 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__86 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__69 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__70 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__71 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__72 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__73 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__74 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__75 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__76 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__77 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module adc_interface__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 4     
	                1 Bit    Registers := 128   
Module xpm_cdc_single__parameterized0__156 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__157 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__158 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__159 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__160 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__147 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__148 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__149 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__150 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__151 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__152 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__153 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__154 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__155 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__138 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__139 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__140 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__141 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__142 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__143 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__144 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__145 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__146 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__133 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__134 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__135 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__136 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__137 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__124 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__125 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__126 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__127 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__128 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__129 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__130 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__131 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__132 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__115 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__116 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__117 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__118 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__119 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__120 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__121 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__122 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__123 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module adc_interface__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 4     
	                1 Bit    Registers := 128   
Module xpm_cdc_single__parameterized0__202 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__203 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__204 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__205 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__193 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__194 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__195 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__196 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__197 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__198 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__199 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__200 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__201 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__184 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__185 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__186 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__187 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__188 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__189 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__190 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__191 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__192 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__179 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__180 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__181 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__182 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__183 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__170 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__171 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__172 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__173 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__174 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__175 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__176 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__177 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__178 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__161 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__162 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__163 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__164 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__165 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__166 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__167 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__168 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__169 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module adc_interface__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 4     
	                1 Bit    Registers := 128   
Module adcs_top_0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module charge_integratiobkb_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module charge_integration__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 22    
+---Multipliers : 
	                17x32  Multipliers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module avalon_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 28    
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 3     
Module charge_integratiobkb_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module charge_integration__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 22    
+---Multipliers : 
	                17x32  Multipliers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module charge_integratiobkb_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module charge_integration__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 22    
+---Multipliers : 
	                17x32  Multipliers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module charge_integratiobkb_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module charge_integration__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 22    
+---Multipliers : 
	                17x32  Multipliers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module charge_integratiobkb_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module charge_integration__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 22    
+---Multipliers : 
	                17x32  Multipliers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module charge_integratiobkb_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module charge_integration__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 22    
+---Multipliers : 
	                17x32  Multipliers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module charge_integratiobkb_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module charge_integration__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 22    
+---Multipliers : 
	                17x32  Multipliers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module charge_integratiobkb_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module charge_integration__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 22    
+---Multipliers : 
	                17x32  Multipliers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module charge_integratiobkb_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module charge_integration__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 22    
+---Multipliers : 
	                17x32  Multipliers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module charge_integratiobkb_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module charge_integration__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 22    
+---Multipliers : 
	                17x32  Multipliers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module charge_integratiobkb_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module charge_integration__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 22    
+---Multipliers : 
	                17x32  Multipliers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module charge_integratiobkb_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module charge_integration__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 22    
+---Multipliers : 
	                17x32  Multipliers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module charge_integratiobkb_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module charge_integration__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 22    
+---Multipliers : 
	                17x32  Multipliers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module charge_integratiobkb_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module charge_integration__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 22    
+---Multipliers : 
	                17x32  Multipliers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module charge_integratiobkb_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module charge_integration__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 22    
+---Multipliers : 
	                17x32  Multipliers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module charge_integratiobkb_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module charge_integration__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 22    
+---Multipliers : 
	                17x32  Multipliers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module charge_integratiobkb_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module charge_integration__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 22    
+---Multipliers : 
	                17x32  Multipliers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module charge_integratiobkb_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module charge_integration__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 22    
+---Multipliers : 
	                17x32  Multipliers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module charge_integratiobkb_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module charge_integration__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 22    
+---Multipliers : 
	                17x32  Multipliers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module charge_integratiobkb_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module charge_integration__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 22    
+---Multipliers : 
	                17x32  Multipliers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module charge_integratiobkb_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module charge_integration__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 22    
+---Multipliers : 
	                17x32  Multipliers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module charge_integratiobkb_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module charge_integration__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 22    
+---Multipliers : 
	                17x32  Multipliers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module charge_integratiobkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module charge_integration 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 22    
+---Multipliers : 
	                17x32  Multipliers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module polinvert__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module TRIGGER_LEADING__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xpm_memory_base__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module polinvert__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module TRIGGER_LEADING__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xpm_memory_base__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module polinvert__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module TRIGGER_LEADING__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xpm_memory_base__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module polinvert__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module TRIGGER_LEADING__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xpm_memory_base__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__43 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__44 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module polinvert__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module TRIGGER_LEADING__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xpm_memory_base__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__parameterized0__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module polinvert__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module TRIGGER_LEADING__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xpm_memory_base__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__parameterized0__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module polinvert__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module TRIGGER_LEADING__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xpm_memory_base__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__parameterized0__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module polinvert__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module TRIGGER_LEADING__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xpm_memory_base__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__45 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module XLX_SPECTRUM__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 4     
	   6 Input     28 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   6 Input     10 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module polinvert__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module TRIGGER_LEADING__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xpm_memory_base__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__parameterized0__77 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0__76 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module polinvert__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module TRIGGER_LEADING__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xpm_memory_base__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__parameterized0__75 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0__74 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module polinvert__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module TRIGGER_LEADING__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xpm_memory_base__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__parameterized0__73 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0__72 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module polinvert__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module TRIGGER_LEADING__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xpm_memory_base__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__parameterized0__71 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0__70 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module polinvert__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module TRIGGER_LEADING__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xpm_memory_base__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__parameterized0__69 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0__68 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module polinvert__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module TRIGGER_LEADING__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xpm_memory_base__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__parameterized0__67 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0__66 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module polinvert__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module TRIGGER_LEADING__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xpm_memory_base__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__parameterized0__65 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0__64 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module polinvert__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module TRIGGER_LEADING__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xpm_memory_base__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__parameterized0__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module XLX_SPECTRUM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 4     
	   6 Input     28 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   6 Input     10 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module polinvert 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module TRIGGER_LEADING__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__41 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0__90 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__42 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module polinvert__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module TRIGGER_LEADING__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xpm_memory_base__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__parameterized0__89 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__39 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0__88 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__40 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module polinvert__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module TRIGGER_LEADING__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xpm_memory_base__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__parameterized0__87 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__37 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0__86 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__38 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module polinvert__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module TRIGGER_LEADING__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xpm_memory_base__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__parameterized0__85 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__35 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0__84 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__36 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module polinvert__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module TRIGGER_LEADING__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xpm_memory_base__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__parameterized0__83 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__33 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0__82 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__34 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module polinvert__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module TRIGGER_LEADING__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xpm_memory_base__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__parameterized0__81 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0__80 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module polinvert__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module TRIGGER_LEADING__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xpm_memory_base__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__parameterized0__79 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0__78 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "U1/tmp_14_fu_463_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U1/tmp_12_fu_383_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/charge_integration.vhd:759]
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
INFO: [Synth 8-5546] ROM "U1/tmp_14_fu_463_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U1/tmp_12_fu_383_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/charge_integration.vhd:759]
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
INFO: [Synth 8-5546] ROM "U1/tmp_14_fu_463_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U1/tmp_12_fu_383_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/charge_integration.vhd:759]
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
INFO: [Synth 8-5546] ROM "U1/tmp_14_fu_463_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U1/tmp_12_fu_383_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/charge_integration.vhd:759]
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
INFO: [Synth 8-5546] ROM "U1/tmp_14_fu_463_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U1/tmp_12_fu_383_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/charge_integration.vhd:759]
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
INFO: [Synth 8-5546] ROM "U1/tmp_14_fu_463_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U1/tmp_12_fu_383_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/charge_integration.vhd:759]
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
INFO: [Synth 8-5546] ROM "U1/tmp_14_fu_463_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U1/tmp_12_fu_383_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/charge_integration.vhd:759]
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
INFO: [Synth 8-5546] ROM "U1/tmp_14_fu_463_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U1/tmp_12_fu_383_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/charge_integration.vhd:759]
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
INFO: [Synth 8-5546] ROM "U1/tmp_14_fu_463_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U1/tmp_12_fu_383_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/charge_integration.vhd:759]
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
INFO: [Synth 8-5546] ROM "U1/tmp_14_fu_463_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U1/tmp_12_fu_383_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/charge_integration.vhd:759]
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
WARNING: [Synth 8-3917] design TOP_asdf1 has port sCLK_CH_SEL driven by constant 1
WARNING: [Synth 8-3917] design TOP_asdf1 has port SYNC_0_OUTb driven by constant 0
WARNING: [Synth 8-3917] design TOP_asdf1 has port SYNC_1_OUTb driven by constant 0
WARNING: [Synth 8-3917] design TOP_asdf1 has port SYNC_2_OUTb driven by constant 0
WARNING: [Synth 8-3917] design TOP_asdf1 has port SFP_DISABLE1 driven by constant 1
WARNING: [Synth 8-3917] design TOP_asdf1 has port SFP_DISABLE2 driven by constant 1
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/ap_CS_fsm_reg[0]' (FDSE) to 'i_14/U33_17/U1/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_17/U1/ap_CS_fsm_reg[0]' (FDSE) to 'i_14/U33_16/U1/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_16/U1/ap_CS_fsm_reg[0]' (FDSE) to 'i_14/U33_15/U1/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/in1_V_ap_vld_preg_reg' (FDR) to 'i_14/U33_16/U1/in1_V_ap_vld_preg_reg'
INFO: [Synth 8-3886] merging instance 'i_14/U33_17/U1/in1_V_ap_vld_preg_reg' (FDR) to 'i_14/U33_16/U1/in1_V_ap_vld_preg_reg'
INFO: [Synth 8-3886] merging instance 'i_14/U33_16/U1/in1_V_ap_vld_preg_reg' (FDR) to 'i_14/U33_15/U1/in1_V_ap_vld_preg_reg'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/pre_length_V_reg[0]' (FDE) to 'i_14/U33_16/U1/pre_length_V_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/pre_length_V_reg[1]' (FDE) to 'i_14/U33_16/U1/pre_length_V_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/pre_length_V_reg[2]' (FDE) to 'i_14/U33_16/U1/pre_length_V_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_17/U1/pre_length_V_reg[0]' (FDE) to 'i_14/U33_16/U1/pre_length_V_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_17/U1/pre_length_V_reg[1]' (FDE) to 'i_14/U33_16/U1/pre_length_V_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_17/U1/pre_length_V_reg[2]' (FDE) to 'i_14/U33_16/U1/pre_length_V_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_16/U1/pre_length_V_reg[0]' (FDE) to 'i_14/U33_15/U1/pre_length_V_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_16/U1/pre_length_V_reg[1]' (FDE) to 'i_14/U33_15/U1/pre_length_V_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_16/U1/pre_length_V_reg[2]' (FDE) to 'i_14/U33_15/U1/pre_length_V_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/base_line_V_read_reg_712_reg[0]' (FDE) to 'i_14/U33_16/U1/base_line_V_read_reg_712_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/int_length_V_reg[0]' (FDE) to 'i_14/U33_16/U1/int_length_V_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/int_length_V_reg[1]' (FDE) to 'i_14/U33_16/U1/int_length_V_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/int_length_V_reg[2]' (FDE) to 'i_14/U33_16/U1/int_length_V_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/pileup_inib_V_reg[14]' (FDE) to 'i_14/U33_16/U1/pileup_inib_V_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/pileup_inib_V_reg[15]' (FDE) to 'i_14/U33_16/U1/pileup_inib_V_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/pileup_inib_V_reg[13]' (FDE) to 'i_14/U33_16/U1/pileup_inib_V_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/pileup_inib_V_reg[12]' (FDE) to 'i_14/U33_16/U1/pileup_inib_V_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/pileup_inib_V_reg[11]' (FDE) to 'i_14/U33_16/U1/pileup_inib_V_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/pileup_inib_V_reg[10]' (FDE) to 'i_14/U33_16/U1/pileup_inib_V_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/pileup_inib_V_reg[9]' (FDE) to 'i_14/U33_16/U1/pileup_inib_V_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/pileup_inib_V_reg[8]' (FDE) to 'i_14/U33_16/U1/pileup_inib_V_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/pileup_inib_V_reg[7]' (FDE) to 'i_14/U33_16/U1/pileup_inib_V_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/pileup_inib_V_reg[6]' (FDE) to 'i_14/U33_16/U1/pileup_inib_V_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/pileup_inib_V_reg[5]' (FDE) to 'i_14/U33_16/U1/pileup_inib_V_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/pileup_inib_V_reg[4]' (FDE) to 'i_14/U33_16/U1/pileup_inib_V_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/pileup_inib_V_reg[3]' (FDE) to 'i_14/U33_16/U1/pileup_inib_V_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/pileup_inib_V_reg[2]' (FDE) to 'i_14/U33_16/U1/pileup_inib_V_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/pileup_inib_V_reg[1]' (FDE) to 'i_14/U33_16/U1/pileup_inib_V_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/pileup_inib_V_reg[0]' (FDE) to 'i_14/U33_16/U1/pileup_inib_V_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_17/U1/base_line_V_read_reg_712_reg[0]' (FDE) to 'i_14/U33_16/U1/base_line_V_read_reg_712_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_17/U1/int_length_V_reg[0]' (FDE) to 'i_14/U33_16/U1/int_length_V_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_17/U1/int_length_V_reg[1]' (FDE) to 'i_14/U33_16/U1/int_length_V_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_17/U1/int_length_V_reg[2]' (FDE) to 'i_14/U33_16/U1/int_length_V_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_17/U1/pileup_inib_V_reg[14]' (FDE) to 'i_14/U33_16/U1/pileup_inib_V_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_17/U1/pileup_inib_V_reg[15]' (FDE) to 'i_14/U33_16/U1/pileup_inib_V_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_17/U1/pileup_inib_V_reg[13]' (FDE) to 'i_14/U33_16/U1/pileup_inib_V_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_17/U1/pileup_inib_V_reg[12]' (FDE) to 'i_14/U33_16/U1/pileup_inib_V_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_17/U1/pileup_inib_V_reg[11]' (FDE) to 'i_14/U33_16/U1/pileup_inib_V_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_17/U1/pileup_inib_V_reg[10]' (FDE) to 'i_14/U33_16/U1/pileup_inib_V_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_17/U1/pileup_inib_V_reg[9]' (FDE) to 'i_14/U33_16/U1/pileup_inib_V_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_17/U1/pileup_inib_V_reg[8]' (FDE) to 'i_14/U33_16/U1/pileup_inib_V_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_17/U1/pileup_inib_V_reg[7]' (FDE) to 'i_14/U33_16/U1/pileup_inib_V_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_17/U1/pileup_inib_V_reg[6]' (FDE) to 'i_14/U33_16/U1/pileup_inib_V_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_17/U1/pileup_inib_V_reg[5]' (FDE) to 'i_14/U33_16/U1/pileup_inib_V_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_17/U1/pileup_inib_V_reg[4]' (FDE) to 'i_14/U33_16/U1/pileup_inib_V_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_17/U1/pileup_inib_V_reg[3]' (FDE) to 'i_14/U33_16/U1/pileup_inib_V_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_17/U1/pileup_inib_V_reg[2]' (FDE) to 'i_14/U33_16/U1/pileup_inib_V_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_17/U1/pileup_inib_V_reg[1]' (FDE) to 'i_14/U33_16/U1/pileup_inib_V_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_17/U1/pileup_inib_V_reg[0]' (FDE) to 'i_14/U33_16/U1/pileup_inib_V_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_16/U1/base_line_V_read_reg_712_reg[0]' (FDE) to 'i_14/U33_15/U1/base_line_V_read_reg_712_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_16/U1/int_length_V_reg[0]' (FDE) to 'i_14/U33_15/U1/int_length_V_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_16/U1/int_length_V_reg[1]' (FDE) to 'i_14/U33_15/U1/int_length_V_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_16/U1/int_length_V_reg[2]' (FDE) to 'i_14/U33_15/U1/int_length_V_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_16/U1/pileup_inib_V_reg[14]' (FDE) to 'i_14/U33_15/U1/pileup_inib_V_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_16/U1/pileup_inib_V_reg[15]' (FDE) to 'i_14/U33_15/U1/pileup_inib_V_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_16/U1/pileup_inib_V_reg[13]' (FDE) to 'i_14/U33_15/U1/pileup_inib_V_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_16/U1/pileup_inib_V_reg[12]' (FDE) to 'i_14/U33_15/U1/pileup_inib_V_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_16/U1/pileup_inib_V_reg[11]' (FDE) to 'i_14/U33_15/U1/pileup_inib_V_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_16/U1/pileup_inib_V_reg[10]' (FDE) to 'i_14/U33_15/U1/pileup_inib_V_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_16/U1/pileup_inib_V_reg[9]' (FDE) to 'i_14/U33_15/U1/pileup_inib_V_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_16/U1/pileup_inib_V_reg[8]' (FDE) to 'i_14/U33_15/U1/pileup_inib_V_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_16/U1/pileup_inib_V_reg[7]' (FDE) to 'i_14/U33_15/U1/pileup_inib_V_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_16/U1/pileup_inib_V_reg[6]' (FDE) to 'i_14/U33_15/U1/pileup_inib_V_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_16/U1/pileup_inib_V_reg[5]' (FDE) to 'i_14/U33_15/U1/pileup_inib_V_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_16/U1/pileup_inib_V_reg[4]' (FDE) to 'i_14/U33_15/U1/pileup_inib_V_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_16/U1/pileup_inib_V_reg[3]' (FDE) to 'i_14/U33_15/U1/pileup_inib_V_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_16/U1/pileup_inib_V_reg[2]' (FDE) to 'i_14/U33_15/U1/pileup_inib_V_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_16/U1/pileup_inib_V_reg[1]' (FDE) to 'i_14/U33_15/U1/pileup_inib_V_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_16/U1/pileup_inib_V_reg[0]' (FDE) to 'i_14/U33_15/U1/pileup_inib_V_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/ap_pipeline_reg_pp0_iter1_base_line_V_read_reg_712_reg[0]' (FDE) to 'i_14/U33_16/U1/ap_pipeline_reg_pp0_iter1_base_line_V_read_reg_712_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/base_line_V_read_reg_712_reg[1]' (FDE) to 'i_14/U33_16/U1/base_line_V_read_reg_712_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/base_line_V_read_reg_712_reg[2]' (FDE) to 'i_14/U33_16/U1/base_line_V_read_reg_712_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/base_line_V_read_reg_712_reg[3]' (FDE) to 'i_14/U33_16/U1/base_line_V_read_reg_712_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/base_line_V_read_reg_712_reg[4]' (FDE) to 'i_14/U33_16/U1/base_line_V_read_reg_712_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/base_line_V_read_reg_712_reg[5]' (FDE) to 'i_14/U33_16/U1/base_line_V_read_reg_712_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/base_line_V_read_reg_712_reg[6]' (FDE) to 'i_14/U33_16/U1/base_line_V_read_reg_712_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/base_line_V_read_reg_712_reg[7]' (FDE) to 'i_14/U33_16/U1/base_line_V_read_reg_712_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/base_line_V_read_reg_712_reg[8]' (FDE) to 'i_14/U33_16/U1/base_line_V_read_reg_712_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/base_line_V_read_reg_712_reg[9]' (FDE) to 'i_14/U33_16/U1/base_line_V_read_reg_712_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/base_line_V_read_reg_712_reg[10]' (FDE) to 'i_14/U33_16/U1/base_line_V_read_reg_712_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/base_line_V_read_reg_712_reg[11]' (FDE) to 'i_14/U33_16/U1/base_line_V_read_reg_712_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/base_line_V_read_reg_712_reg[12]' (FDE) to 'i_14/U33_16/U1/base_line_V_read_reg_712_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/base_line_V_read_reg_712_reg[13]' (FDE) to 'i_14/U33_16/U1/base_line_V_read_reg_712_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/base_line_V_read_reg_712_reg[14]' (FDE) to 'i_14/U33_16/U1/base_line_V_read_reg_712_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/base_line_V_read_reg_712_reg[15]' (FDE) to 'i_14/U33_16/U1/base_line_V_read_reg_712_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/trigger_signal_read_reg_708_reg[0]' (FDE) to 'i_14/U33_16/U1/trigger_signal_read_reg_708_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/int_length_V_reg[3]' (FDE) to 'i_14/U33_16/U1/int_length_V_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/int_length_V_reg[4]' (FDE) to 'i_14/U33_16/U1/int_length_V_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/int_length_V_reg[5]' (FDE) to 'i_14/U33_16/U1/int_length_V_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/int_length_V_reg[6]' (FDE) to 'i_14/U33_16/U1/int_length_V_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/int_length_V_reg[7]' (FDE) to 'i_14/U33_16/U1/int_length_V_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/int_length_V_reg[8]' (FDE) to 'i_14/U33_16/U1/int_length_V_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/int_length_V_reg[9]' (FDE) to 'i_14/U33_16/U1/int_length_V_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_14/U33_11/U1/int_length_V_reg[10]' (FDE) to 'i_14/U33_16/U1/int_length_V_reg[10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "U1/tmp_14_fu_463_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U1/tmp_12_fu_383_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/charge_integration.vhd:759]
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
INFO: [Synth 8-5546] ROM "U1/tmp_14_fu_463_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U1/tmp_12_fu_383_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/charge_integration.vhd:759]
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
INFO: [Synth 8-5546] ROM "U1/tmp_14_fu_463_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U1/tmp_12_fu_383_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/charge_integration.vhd:759]
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
INFO: [Synth 8-5546] ROM "U1/tmp_14_fu_463_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U1/tmp_12_fu_383_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/charge_integration.vhd:759]
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
INFO: [Synth 8-5546] ROM "U1/tmp_14_fu_463_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U1/tmp_12_fu_383_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/charge_integration.vhd:759]
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
INFO: [Synth 8-5546] ROM "U1/tmp_14_fu_463_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U1/tmp_12_fu_383_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/charge_integration.vhd:759]
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
INFO: [Synth 8-5546] ROM "U1/tmp_14_fu_463_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U1/tmp_12_fu_383_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/charge_integration.vhd:759]
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
INFO: [Synth 8-5546] ROM "U1/tmp_14_fu_463_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U1/tmp_12_fu_383_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/charge_integration.vhd:759]
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "U1/tmp_14_fu_463_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U1/tmp_12_fu_383_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/charge_integration.vhd:759]
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
INFO: [Synth 8-5546] ROM "U1/tmp_14_fu_463_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U1/tmp_12_fu_383_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/charge_integration.vhd:759]
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
INFO: [Synth 8-5546] ROM "U1/tmp_14_fu_463_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U1/tmp_12_fu_383_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/charge_integration.vhd:759]
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
INFO: [Synth 8-5546] ROM "U1/tmp_14_fu_463_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U1/tmp_12_fu_383_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/charge_integration.vhd:759]
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
INFO: [Synth 8-5546] ROM "U1/tmp_14_fu_463_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U1/tmp_12_fu_383_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/charge_integration.vhd:759]
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: Generating DSP U1/r_V_fu_571_p2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
DSP Report: operator U1/r_V_fu_571_p2 is absorbed into DSP U1/r_V_fu_571_p2.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_ap_vld_preg_reg) is unused and will be removed from module SUBPAGE_subdesign_2__1.
WARNING: [Synth 8-3332] Sequential element (U1/ap_pipeline_reg_pp0_iter2_intState_load_reg_723_reg[2]) is unused and will be removed from module SUBPAGE_subdesign_2__1.
WARNING: [Synth 8-3332] Sequential element (U1/ap_pipeline_reg_pp0_iter2_intState_load_reg_723_reg[1]) is unused and will be removed from module SUBPAGE_subdesign_2__1.
WARNING: [Synth 8-3332] Sequential element (U1/ap_pipeline_reg_pp0_iter2_intState_load_reg_723_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_2__1.
WARNING: [Synth 8-3332] Sequential element (U1/ap_enable_reg_pp0_iter3_reg) is unused and will be removed from module SUBPAGE_subdesign_2__1.
WARNING: [Synth 8-3332] Sequential element (U1/ap_phi_precharge_reg_pp0_iter1_energy_trigger_new_1_reg_268_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_2__1.
WARNING: [Synth 8-3332] Sequential element (U1/ap_phi_precharge_reg_pp0_iter2_energy_trigger_new_1_reg_268_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_2__1.
WARNING: [Synth 8-3332] Sequential element (U1/ap_phi_precharge_reg_pp0_iter3_energy_trigger_new_1_reg_268_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_2__1.
WARNING: [Synth 8-3332] Sequential element (U1/ap_phi_precharge_reg_pp0_iter3_energy_trigger_new_reg_255_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_2__1.
WARNING: [Synth 8-3332] Sequential element (U1/ap_phi_precharge_reg_pp0_iter3_energy_trigger_new_2_reg_295_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_2__1.
WARNING: [Synth 8-3332] Sequential element (U1/tmp_10_reg_735_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_2__1.
WARNING: [Synth 8-3332] Sequential element (U1/ap_pipeline_reg_pp0_iter1_tmp_10_reg_735_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_2__1.
WARNING: [Synth 8-3332] Sequential element (U1/tmp_12_reg_727_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_2__1.
WARNING: [Synth 8-3332] Sequential element (U1/ap_pipeline_reg_pp0_iter1_tmp_12_reg_727_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_2__1.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[15]) is unused and will be removed from module SUBPAGE_subdesign_2__1.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[14]) is unused and will be removed from module SUBPAGE_subdesign_2__1.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[13]) is unused and will be removed from module SUBPAGE_subdesign_2__1.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[12]) is unused and will be removed from module SUBPAGE_subdesign_2__1.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[11]) is unused and will be removed from module SUBPAGE_subdesign_2__1.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[10]) is unused and will be removed from module SUBPAGE_subdesign_2__1.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[9]) is unused and will be removed from module SUBPAGE_subdesign_2__1.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[8]) is unused and will be removed from module SUBPAGE_subdesign_2__1.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[7]) is unused and will be removed from module SUBPAGE_subdesign_2__1.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[6]) is unused and will be removed from module SUBPAGE_subdesign_2__1.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[5]) is unused and will be removed from module SUBPAGE_subdesign_2__1.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[4]) is unused and will be removed from module SUBPAGE_subdesign_2__1.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[3]) is unused and will be removed from module SUBPAGE_subdesign_2__1.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[2]) is unused and will be removed from module SUBPAGE_subdesign_2__1.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[1]) is unused and will be removed from module SUBPAGE_subdesign_2__1.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_2__1.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_ap_vld_preg_reg) is unused and will be removed from module SUBPAGE_subdesign_2__2.
WARNING: [Synth 8-3332] Sequential element (U1/ap_pipeline_reg_pp0_iter2_intState_load_reg_723_reg[2]) is unused and will be removed from module SUBPAGE_subdesign_2__2.
WARNING: [Synth 8-3332] Sequential element (U1/ap_pipeline_reg_pp0_iter2_intState_load_reg_723_reg[1]) is unused and will be removed from module SUBPAGE_subdesign_2__2.
WARNING: [Synth 8-3332] Sequential element (U1/ap_pipeline_reg_pp0_iter2_intState_load_reg_723_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_2__2.
WARNING: [Synth 8-3332] Sequential element (U1/ap_enable_reg_pp0_iter3_reg) is unused and will be removed from module SUBPAGE_subdesign_2__2.
WARNING: [Synth 8-3332] Sequential element (U1/ap_phi_precharge_reg_pp0_iter1_energy_trigger_new_1_reg_268_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_2__2.
WARNING: [Synth 8-3332] Sequential element (U1/ap_phi_precharge_reg_pp0_iter2_energy_trigger_new_1_reg_268_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_2__2.
WARNING: [Synth 8-3332] Sequential element (U1/ap_phi_precharge_reg_pp0_iter3_energy_trigger_new_1_reg_268_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_2__2.
WARNING: [Synth 8-3332] Sequential element (U1/ap_phi_precharge_reg_pp0_iter3_energy_trigger_new_reg_255_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_2__2.
WARNING: [Synth 8-3332] Sequential element (U1/ap_phi_precharge_reg_pp0_iter3_energy_trigger_new_2_reg_295_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_2__2.
WARNING: [Synth 8-3332] Sequential element (U1/tmp_10_reg_735_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_2__2.
WARNING: [Synth 8-3332] Sequential element (U1/ap_pipeline_reg_pp0_iter1_tmp_10_reg_735_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_2__2.
WARNING: [Synth 8-3332] Sequential element (U1/tmp_12_reg_727_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_2__2.
WARNING: [Synth 8-3332] Sequential element (U1/ap_pipeline_reg_pp0_iter1_tmp_12_reg_727_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_2__2.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[15]) is unused and will be removed from module SUBPAGE_subdesign_2__2.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[14]) is unused and will be removed from module SUBPAGE_subdesign_2__2.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[13]) is unused and will be removed from module SUBPAGE_subdesign_2__2.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[12]) is unused and will be removed from module SUBPAGE_subdesign_2__2.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[11]) is unused and will be removed from module SUBPAGE_subdesign_2__2.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[10]) is unused and will be removed from module SUBPAGE_subdesign_2__2.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[9]) is unused and will be removed from module SUBPAGE_subdesign_2__2.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[8]) is unused and will be removed from module SUBPAGE_subdesign_2__2.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[7]) is unused and will be removed from module SUBPAGE_subdesign_2__2.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[6]) is unused and will be removed from module SUBPAGE_subdesign_2__2.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[5]) is unused and will be removed from module SUBPAGE_subdesign_2__2.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[4]) is unused and will be removed from module SUBPAGE_subdesign_2__2.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[3]) is unused and will be removed from module SUBPAGE_subdesign_2__2.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[2]) is unused and will be removed from module SUBPAGE_subdesign_2__2.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[1]) is unused and will be removed from module SUBPAGE_subdesign_2__2.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_2__2.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_ap_vld_preg_reg) is unused and will be removed from module SUBPAGE_subdesign_2__3.
WARNING: [Synth 8-3332] Sequential element (U1/ap_pipeline_reg_pp0_iter2_intState_load_reg_723_reg[2]) is unused and will be removed from module SUBPAGE_subdesign_2__3.
WARNING: [Synth 8-3332] Sequential element (U1/ap_pipeline_reg_pp0_iter2_intState_load_reg_723_reg[1]) is unused and will be removed from module SUBPAGE_subdesign_2__3.
WARNING: [Synth 8-3332] Sequential element (U1/ap_pipeline_reg_pp0_iter2_intState_load_reg_723_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_2__3.
WARNING: [Synth 8-3332] Sequential element (U1/ap_enable_reg_pp0_iter3_reg) is unused and will be removed from module SUBPAGE_subdesign_2__3.
WARNING: [Synth 8-3332] Sequential element (U1/ap_phi_precharge_reg_pp0_iter1_energy_trigger_new_1_reg_268_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_2__3.
WARNING: [Synth 8-3332] Sequential element (U1/ap_phi_precharge_reg_pp0_iter2_energy_trigger_new_1_reg_268_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_2__3.
WARNING: [Synth 8-3332] Sequential element (U1/ap_phi_precharge_reg_pp0_iter3_energy_trigger_new_1_reg_268_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_2__3.
WARNING: [Synth 8-3332] Sequential element (U1/ap_phi_precharge_reg_pp0_iter3_energy_trigger_new_reg_255_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_2__3.
WARNING: [Synth 8-3332] Sequential element (U1/ap_phi_precharge_reg_pp0_iter3_energy_trigger_new_2_reg_295_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_2__3.
WARNING: [Synth 8-3332] Sequential element (U1/tmp_10_reg_735_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_2__3.
WARNING: [Synth 8-3332] Sequential element (U1/ap_pipeline_reg_pp0_iter1_tmp_10_reg_735_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_2__3.
WARNING: [Synth 8-3332] Sequential element (U1/tmp_12_reg_727_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_2__3.
WARNING: [Synth 8-3332] Sequential element (U1/ap_pipeline_reg_pp0_iter1_tmp_12_reg_727_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_2__3.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[15]) is unused and will be removed from module SUBPAGE_subdesign_2__3.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[14]) is unused and will be removed from module SUBPAGE_subdesign_2__3.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[13]) is unused and will be removed from module SUBPAGE_subdesign_2__3.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[12]) is unused and will be removed from module SUBPAGE_subdesign_2__3.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[11]) is unused and will be removed from module SUBPAGE_subdesign_2__3.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[10]) is unused and will be removed from module SUBPAGE_subdesign_2__3.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[9]) is unused and will be removed from module SUBPAGE_subdesign_2__3.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[8]) is unused and will be removed from module SUBPAGE_subdesign_2__3.
WARNING: [Synth 8-3332] Sequential element (U1/in1_V_preg_reg[7]) is unused and will be removed from module SUBPAGE_subdesign_2__3.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AW_MEMORY_MANAGER/\INT_pol_RD_reg[0] )
INFO: [Synth 8-5545] ROM "U16/trigger_kill_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U17/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U18/memIn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U19/memIn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U16/trigger_kill_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U17/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U18/memIn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U19/memIn" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "U16/trigger_kill_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U17/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U17/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U30_8/\U18/iDELAY_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U30_13/\U18/iDELAY_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U30_14/\U18/iDELAY_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U30_15/\U18/iDELAY_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U30_8/\U18/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U30_13/\U18/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U30_14/\U18/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U30_15/\U18/iDELAY_reg[9] )
WARNING: [Synth 8-3332] Sequential element (U18/iDELAY_reg[9]) is unused and will be removed from module SUBPAGE_subdesign_1__xdcDup__8.
WARNING: [Synth 8-3332] Sequential element (U18/iDELAY_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_1__xdcDup__8.
WARNING: [Synth 8-3332] Sequential element (U18/iDELAY_reg[9]) is unused and will be removed from module SUBPAGE_subdesign_1__xdcDup__7.
WARNING: [Synth 8-3332] Sequential element (U18/iDELAY_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_1__xdcDup__7.
WARNING: [Synth 8-3332] Sequential element (U18/iDELAY_reg[9]) is unused and will be removed from module SUBPAGE_subdesign_1__xdcDup__6.
WARNING: [Synth 8-3332] Sequential element (U18/iDELAY_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_1__xdcDup__6.
WARNING: [Synth 8-3332] Sequential element (U18/iDELAY_reg[9]) is unused and will be removed from module SUBPAGE_subdesign_1__xdcDup__22.
WARNING: [Synth 8-3332] Sequential element (U18/iDELAY_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_1__xdcDup__22.
INFO: [Synth 8-5545] ROM "U16/trigger_kill_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U17/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U17/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U17/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U17/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mspulse" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U30_9/\U18/iDELAY_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U30_10/\U18/iDELAY_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U30_11/\U18/iDELAY_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U30_12/\U18/iDELAY_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U30_9/\U18/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U30_10/\U18/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U30_11/\U18/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U30_12/\U18/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U42/\web_reg[0] )
WARNING: [Synth 8-3332] Sequential element (U18/iDELAY_reg[9]) is unused and will be removed from module SUBPAGE_subdesign_1__xdcDup__5.
WARNING: [Synth 8-3332] Sequential element (U18/iDELAY_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_1__xdcDup__5.
WARNING: [Synth 8-3332] Sequential element (U18/iDELAY_reg[9]) is unused and will be removed from module SUBPAGE_subdesign_1__xdcDup__4.
WARNING: [Synth 8-3332] Sequential element (U18/iDELAY_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_1__xdcDup__4.
WARNING: [Synth 8-3332] Sequential element (U18/iDELAY_reg[9]) is unused and will be removed from module SUBPAGE_subdesign_1__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (U18/iDELAY_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_1__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (U18/iDELAY_reg[9]) is unused and will be removed from module SUBPAGE_subdesign_1.
WARNING: [Synth 8-3332] Sequential element (U18/iDELAY_reg[0]) is unused and will be removed from module SUBPAGE_subdesign_1.
WARNING: [Synth 8-3332] Sequential element (P_running_reg) is unused and will be removed from module XLX_SPECTRUM__xdcDup__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "U16/trigger_kill_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U17/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U17/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U17/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U17/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U17/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U17/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U17/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U17/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U30_0/\U18/iDELAY_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U30_22/\U18/iDELAY_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U30_21/\U18/iDELAY_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U30_20/\U18/iDELAY_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U30_19/\U18/iDELAY_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U30_18/\U18/iDELAY_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U30_17/\U18/iDELAY_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U30_16/\U18/iDELAY_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U30_0/\U18/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U30_22/\U18/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U30_21/\U18/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U30_20/\U18/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U30_19/\U18/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U30_18/\U18/iDELAY_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U30_17/\U18/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U30_16/\U18/iDELAY_reg[9] )
INFO: [Synth 8-5545] ROM "mspulse" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U17/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U17/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U17/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U17/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U17/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U17/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U16/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U17/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "INVALID_CLOCK" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U30_1/\U18/iDELAY_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U30_2/\U18/iDELAY_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U30_3/\U18/iDELAY_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U30_4/\U18/iDELAY_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U30_5/\U18/iDELAY_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U30_6/\U18/iDELAY_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U30_7/\U18/iDELAY_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U30_1/\U18/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U30_2/\U18/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U30_3/\U18/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U30_4/\U18/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U30_5/\U18/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U30_6/\U18/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U30_7/\U18/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U44/\web_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:02:07 . Memory (MB): peak = 1038.199 ; gain = 679.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized1: | gen_wr_b.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized1: | gen_wr_b.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+--------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|SUBPAGE_subdesign_2 | A2*B            | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | (PCIN>>17)+A*B2 | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | A2*B            | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | (PCIN>>17)+A*B2 | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | A2*B            | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | (PCIN>>17)+A*B2 | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | A2*B            | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | (PCIN>>17)+A*B2 | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | A2*B            | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | (PCIN>>17)+A*B2 | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | A2*B            | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | (PCIN>>17)+A*B2 | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | A2*B            | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | (PCIN>>17)+A*B2 | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | A2*B            | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | (PCIN>>17)+A*B2 | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | A2*B            | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | (PCIN>>17)+A*B2 | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | A2*B            | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | (PCIN>>17)+A*B2 | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | A2*B            | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | (PCIN>>17)+A*B2 | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | A2*B            | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | (PCIN>>17)+A*B2 | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | A2*B            | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | (PCIN>>17)+A*B2 | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | A2*B            | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | (PCIN>>17)+A*B2 | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | A2*B            | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | (PCIN>>17)+A*B2 | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | A2*B            | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | (PCIN>>17)+A*B2 | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | A2*B            | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | (PCIN>>17)+A*B2 | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | A2*B            | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | (PCIN>>17)+A*B2 | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | A2*B            | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | (PCIN>>17)+A*B2 | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | A2*B            | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | (PCIN>>17)+A*B2 | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | A2*B            | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | (PCIN>>17)+A*B2 | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | A2*B            | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | (PCIN>>17)+A*B2 | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | A2*B            | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|SUBPAGE_subdesign_2 | (PCIN>>17)+A*B2 | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+--------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |ZynqDesign                         |           1|      4048|
|2     |ADC_REC_1__GC0                     |           4|        23|
|3     |ADC_REC_2__GC0                     |           4|        22|
|4     |adc_interface__GC0                 |           1|       517|
|5     |adc_interface__parameterized1__GC0 |           1|       517|
|6     |adc_interface__parameterized3__GC0 |           1|       517|
|7     |adc_interface__parameterized5__GC0 |           1|       517|
|8     |adcs_top_0__GC0                    |           1|       858|
|9     |TOP_asdf1__GCB0                    |           1|     13226|
|10    |TOP_asdf1__GCB1                    |           1|      2777|
|11    |TOP_asdf1__GCB2                    |           1|      4110|
|12    |TOP_asdf1__GCB3                    |           1|      9772|
|13    |TOP_asdf1__GCB4                    |           1|     10206|
|14    |TOP_asdf1__GCB5                    |           1|     19572|
|15    |TOP_asdf1__GCB6                    |           1|     17679|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'dcm_ref/clk_out1' to pin 'dcm_ref/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dcm_ref/clk_out2' to pin 'dcm_ref/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dcm_ref/clk_out3' to pin 'dcm_ref/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dcm_ref/clk_out4' to pin 'dcm_ref/bbstub_clk_out4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dcm_ref/clk_out5' to pin 'dcm_ref/bbstub_clk_out5/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'main_clock_gen/clk_out1' to pin 'main_clock_gen/bbstub_clk_out1/O'
WARNING: [Synth 8-3321] Hierarchical source pin 'i_19/main_clock_gen/clk_adc' does not fanout to anything for constraint at line 1 of C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp36/main_clock_in_context.xdc. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp36/main_clock_in_context.xdc:1]
INFO: [Synth 8-5578] Moved timing constraint from pin 'main_clock_gen/clk_out2' to pin 'main_clock_gen/bbstub_clk_out2/O'
WARNING: [Synth 8-3321] Hierarchical source pin 'i_19/main_clock_gen/clk_adc' does not fanout to anything for constraint at line 2 of C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp36/main_clock_in_context.xdc. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp36/main_clock_in_context.xdc:2]
INFO: [Synth 8-5578] Moved timing constraint from pin 'main_clock_gen/clk_out3' to pin 'main_clock_gen/bbstub_clk_out3/O'
WARNING: [Synth 8-3321] Hierarchical source pin 'i_19/main_clock_gen/clk_adc' does not fanout to anything for constraint at line 3 of C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp36/main_clock_in_context.xdc. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp36/main_clock_in_context.xdc:3]
INFO: [Synth 8-5578] Moved timing constraint from pin 'main_clock_gen/clk_out4' to pin 'main_clock_gen/bbstub_clk_out4/O'
WARNING: [Synth 8-3321] Hierarchical source pin 'i_19/main_clock_gen/clk_adc' does not fanout to anything for constraint at line 4 of C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp36/main_clock_in_context.xdc. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp36/main_clock_in_context.xdc:4]
INFO: [Synth 8-5578] Moved timing constraint from pin 'main_clock_gen/clk_out5' to pin 'main_clock_gen/bbstub_clk_out5/O'
WARNING: [Synth 8-3321] Hierarchical source pin 'i_19/main_clock_gen/clk_adc' does not fanout to anything for constraint at line 5 of C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp36/main_clock_in_context.xdc. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp36/main_clock_in_context.xdc:5]
INFO: [Synth 8-5578] Moved timing constraint from pin 'main_clock_gen/clk_out6' to pin 'main_clock_gen/bbstub_clk_out6/O'
WARNING: [Synth 8-3321] Hierarchical source pin 'i_19/main_clock_gen/clk_adc' does not fanout to anything for constraint at line 6 of C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp36/main_clock_in_context.xdc. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp36/main_clock_in_context.xdc:6]
INFO: [Synth 8-5578] Moved timing constraint from pin 'main_clock_gen/clk_out7' to pin 'main_clock_gen/bbstub_clk_out7/O'
WARNING: [Synth 8-3321] Hierarchical source pin 'i_19/main_clock_gen/clk_adc' does not fanout to anything for constraint at line 7 of C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp36/main_clock_in_context.xdc. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/.Xil/Vivado-10168-Hraesvelgr/dcp36/main_clock_in_context.xdc:7]
INFO: [Synth 8-5578] Moved timing constraint from pin 'OPTOLINK_0/gt_refclk1_out' to pin 'OPTOLINK_0/bbstub_gt_refclk1_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'OPTOLINK_0/gt_rxusrclk_out' to pin 'OPTOLINK_0/bbstub_gt_rxusrclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'OPTOLINK_0/sync_clk_out' to pin 'OPTOLINK_0/bbstub_sync_clk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'OPTOLINK_0/tx_out_clk' to pin 'OPTOLINK_0/bbstub_tx_out_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'OPTOLINK_0/user_clk_out' to pin 'OPTOLINK_0/bbstub_user_clk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'OPTOLINK_1/gt_rxusrclk_out' to pin 'OPTOLINK_1/bbstub_gt_rxusrclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'OPTOLINK_1/tx_out_clk' to pin 'OPTOLINK_1/bbstub_tx_out_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'processing_system7_0/FCLK_CLK0' to pin 'processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5819] Moved 20 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:57 ; elapsed = 00:02:29 . Memory (MB): peak = 1227.203 ; gain = 868.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:04 ; elapsed = 00:02:36 . Memory (MB): peak = 1284.012 ; gain = 925.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|charge_integratiobkb_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized1: | gen_wr_b.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized1: | gen_wr_b.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |ZynqDesign                         |           1|      4048|
|2     |ADC_REC_1__GC0                     |           4|        23|
|3     |ADC_REC_2__GC0                     |           4|        22|
|4     |adc_interface__GC0                 |           1|       517|
|5     |adc_interface__parameterized1__GC0 |           1|       517|
|6     |adc_interface__parameterized3__GC0 |           1|       517|
|7     |adc_interface__parameterized5__GC0 |           1|       517|
|8     |adcs_top_0__GC0                    |           1|       858|
|9     |TOP_asdf1__GCB0                    |           1|     13152|
|10    |TOP_asdf1__GCB1                    |           1|      2769|
|11    |TOP_asdf1__GCB2                    |           1|      4098|
|12    |TOP_asdf1__GCB3                    |           1|      9772|
|13    |TOP_asdf1__GCB4                    |           1|     10206|
|14    |TOP_asdf1__GCB5                    |           1|     19572|
|15    |TOP_asdf1__GCB6                    |           1|     17679|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U33_15/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U33_16/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U33_17/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U33_11/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U33_18/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U33_19/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U33_20/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U33_21/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U33_22/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U33_6/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4480] The timing for the instance i_13/U33_5/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_13/U33_4/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_13/U33_7/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_13/U33_8/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_13/U33_9/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_13/U33_10/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_13/U33_0/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_13/U33_1/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_13/U33_3/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_13/U33_2/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_13/U33_14/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_13/U33_13/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_13/U33_12/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_17/U42/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_17/U42/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_19/U44/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_19/U44/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:26 ; elapsed = 00:03:09 . Memory (MB): peak = 1284.012 ; gain = 925.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |TOP_asdf1__GCB0 |           1|      7896|
|2     |TOP_asdf1__GCB4 |           1|      5233|
|3     |TOP_asdf1__GCB5 |           1|     10031|
|4     |TOP_asdf1__GCB6 |           1|      9069|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U42/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U42/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U44/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U44/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U33_5/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U33_4/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U33_7/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U33_8/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U33_9/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U33_10/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U33_0/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U33_1/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U33_3/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U33_2/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U33_14/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U33_13/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U33_12/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U33_15/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U33_16/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U33_17/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U33_11/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U33_18/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U33_19/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U33_20/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U33_21/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U33_22/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U33_6/U1/pre_intbuff_V_U/charge_integratiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:35 ; elapsed = 00:03:19 . Memory (MB): peak = 1284.012 ; gain = 925.367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:36 ; elapsed = 00:03:19 . Memory (MB): peak = 1284.012 ; gain = 925.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:40 ; elapsed = 00:03:24 . Memory (MB): peak = 1284.012 ; gain = 925.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:40 ; elapsed = 00:03:24 . Memory (MB): peak = 1284.012 ; gain = 925.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:41 ; elapsed = 00:03:25 . Memory (MB): peak = 1284.012 ; gain = 925.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:41 ; elapsed = 00:03:25 . Memory (MB): peak = 1284.012 ; gain = 925.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|TOP_asdf1   | U30_15/U17/DELAYED_DATA_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_15/U16/DELAYED_DATA_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_14/U17/DELAYED_DATA_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_14/U16/DELAYED_DATA_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_13/U17/DELAYED_DATA_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_13/U16/DELAYED_DATA_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_8/U17/DELAYED_DATA_reg[15]  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_8/U16/DELAYED_DATA_reg[15]  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_12/U17/DELAYED_DATA_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_12/U16/DELAYED_DATA_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_11/U17/DELAYED_DATA_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_11/U16/DELAYED_DATA_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_10/U17/DELAYED_DATA_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_10/U16/DELAYED_DATA_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_9/U17/DELAYED_DATA_reg[15]  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_9/U16/DELAYED_DATA_reg[15]  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_22/U17/DELAYED_DATA_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_22/U16/DELAYED_DATA_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_21/U17/DELAYED_DATA_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_21/U16/DELAYED_DATA_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_20/U17/DELAYED_DATA_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_20/U16/DELAYED_DATA_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_19/U17/DELAYED_DATA_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_19/U16/DELAYED_DATA_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_18/U17/DELAYED_DATA_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_18/U16/DELAYED_DATA_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_17/U17/DELAYED_DATA_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_17/U16/DELAYED_DATA_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_16/U17/DELAYED_DATA_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_16/U16/DELAYED_DATA_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_0/U17/DELAYED_DATA_reg[15]  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_0/U16/DELAYED_DATA_reg[15]  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_7/U17/DELAYED_DATA_reg[15]  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_7/U16/DELAYED_DATA_reg[15]  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_6/U17/DELAYED_DATA_reg[15]  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_6/U16/DELAYED_DATA_reg[15]  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_5/U17/DELAYED_DATA_reg[15]  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_5/U16/DELAYED_DATA_reg[15]  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_4/U17/DELAYED_DATA_reg[15]  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_4/U16/DELAYED_DATA_reg[15]  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_3/U17/DELAYED_DATA_reg[15]  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_3/U16/DELAYED_DATA_reg[15]  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_2/U17/DELAYED_DATA_reg[15]  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_2/U16/DELAYED_DATA_reg[15]  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_1/U17/DELAYED_DATA_reg[15]  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|TOP_asdf1   | U30_1/U16/DELAYED_DATA_reg[15]  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------+----------+
|      |BlackBox name                         |Instances |
+------+--------------------------------------+----------+
|1     |ZynqDesign_auto_pc_0                  |         1|
|2     |ZynqDesign_auto_us_0                  |         1|
|3     |ZynqDesign_xbar_0                     |         1|
|4     |ZynqDesign_auto_cc_0                  |         1|
|5     |ZynqDesign_auto_cc_1                  |         1|
|6     |ZynqDesign_auto_pc_1                  |         1|
|7     |ZynqDesign_ADCSyncModule_0_0          |         1|
|8     |ZynqDesign_FIRMWAREBUILD_0            |         1|
|9     |ZynqDesign_FIRMWAREOPTIONS_0          |         1|
|10    |ZynqDesign_FIRMWAREVERSION_0          |         1|
|11    |ZynqDesign_FS_0_AXIFIFO_0             |         1|
|12    |ZynqDesign_FirmwareStatus_0_0         |         1|
|13    |ZynqDesign_IICBaseInterconnection_0_0 |         1|
|14    |ZynqDesign_NIDNAPort_0_0              |         1|
|15    |ZynqDesign_OPTOLINK_0_0               |         1|
|16    |ZynqDesign_OPTOLINK_1_0               |         1|
|17    |ZynqDesign_RESET_RX_0                 |         1|
|18    |ZynqDesign_RESET_TX_0                 |         1|
|19    |ZynqDesign_axi_amm_bridge_0_0         |         1|
|20    |ZynqDesign_axi_iic_0_0                |         1|
|21    |ZynqDesign_axis_data_fifo_0_0         |         1|
|22    |ZynqDesign_axis_data_fifo_1_0         |         1|
|23    |ZynqDesign_axis_data_fifo_2_0         |         1|
|24    |ZynqDesign_axis_data_fifo_3_0         |         1|
|25    |ZynqDesign_data_mover_0_0             |         1|
|26    |ZynqDesign_processing_system7_0_0     |         1|
|27    |ZynqDesign_rst_ps7_0_125M_0           |         1|
|28    |ZynqDesign_rst_ps7_0_125M1_0          |         1|
|29    |ZynqDesign_tft_display_0_0            |         1|
|30    |ZynqDesign_util_vector_logic_0_0      |         1|
|31    |ZynqDesign_util_vector_logic_1_0      |         1|
|32    |main_clock                            |         1|
|33    |clk_wiz_0                             |         1|
|34    |fifo_generator_0                      |         8|
+------+--------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------------+------+
|      |Cell                                          |Count |
+------+----------------------------------------------+------+
|1     |ZynqDesign_ADCSyncModule_0_0_bbox_8           |     1|
|2     |ZynqDesign_FIRMWAREBUILD_0_bbox_9             |     1|
|3     |ZynqDesign_FIRMWAREOPTIONS_0_bbox_10          |     1|
|4     |ZynqDesign_FIRMWAREVERSION_0_bbox_11          |     1|
|5     |ZynqDesign_FS_0_AXIFIFO_0_bbox_12             |     1|
|6     |ZynqDesign_FirmwareStatus_0_0_bbox_13         |     1|
|7     |ZynqDesign_IICBaseInterconnection_0_0_bbox_14 |     1|
|8     |ZynqDesign_NIDNAPort_0_0_bbox_15              |     1|
|9     |ZynqDesign_OPTOLINK_0_0_bbox_16               |     1|
|10    |ZynqDesign_OPTOLINK_1_0_bbox_17               |     1|
|11    |ZynqDesign_RESET_RX_0_bbox_18                 |     1|
|12    |ZynqDesign_RESET_TX_0_bbox_19                 |     1|
|13    |ZynqDesign_auto_cc_0_bbox_30                  |     1|
|14    |ZynqDesign_auto_cc_1_bbox_31                  |     1|
|15    |ZynqDesign_auto_pc_0_bbox_22                  |     1|
|16    |ZynqDesign_auto_pc_1_bbox_32                  |     1|
|17    |ZynqDesign_auto_us_0_bbox_23                  |     1|
|18    |ZynqDesign_axi_amm_bridge_0_0_bbox_20         |     1|
|19    |ZynqDesign_axi_iic_0_0_bbox_21                |     1|
|20    |ZynqDesign_axis_data_fifo_0_0_bbox_24         |     1|
|21    |ZynqDesign_axis_data_fifo_1_0_bbox_25         |     1|
|22    |ZynqDesign_axis_data_fifo_2_0_bbox_26         |     1|
|23    |ZynqDesign_axis_data_fifo_3_0_bbox_27         |     1|
|24    |ZynqDesign_data_mover_0_0_bbox_28             |     1|
|25    |ZynqDesign_processing_system7_0_0_bbox_29     |     1|
|26    |ZynqDesign_rst_ps7_0_125M1_0_bbox_35          |     1|
|27    |ZynqDesign_rst_ps7_0_125M_0_bbox_34           |     1|
|28    |ZynqDesign_tft_display_0_0_bbox_36            |     1|
|29    |ZynqDesign_util_vector_logic_0_0_bbox_37      |     1|
|30    |ZynqDesign_util_vector_logic_1_0_bbox_38      |     1|
|31    |ZynqDesign_xbar_0_bbox_33                     |     1|
|32    |clk_wiz_0_bbox_39                             |     1|
|33    |fifo_generator_0_bbox_40                      |     1|
|34    |fifo_generator_0_bbox_41                      |     1|
|35    |fifo_generator_0_bbox_42                      |     1|
|36    |fifo_generator_0_bbox_43                      |     1|
|37    |fifo_generator_0_bbox_44                      |     1|
|38    |fifo_generator_0_bbox_45                      |     1|
|39    |fifo_generator_0_bbox_46                      |     1|
|40    |fifo_generator_0_bbox_47                      |     1|
|41    |main_clock_bbox_7                             |     1|
|42    |BUFG                                          |     1|
|43    |BUFIO                                         |     8|
|44    |BUFR                                          |     8|
|45    |CARRY4                                        |  2743|
|46    |DSP48E1                                       |    23|
|47    |DSP48E1_2                                     |    23|
|48    |IDELAYCTRL                                    |     4|
|49    |IDELAYE2                                      |     8|
|50    |IDELAYE2_1                                    |    72|
|51    |ISERDESE2                                     |    72|
|52    |LUT1                                          |  3279|
|53    |LUT2                                          |  4674|
|54    |LUT3                                          |  2517|
|55    |LUT4                                          |  2761|
|56    |LUT5                                          |  1610|
|57    |LUT6                                          |  6311|
|58    |MUXF7                                         |   462|
|59    |MUXF8                                         |    31|
|60    |RAMB18E1                                      |    23|
|61    |RAMB18E1_1                                    |     2|
|62    |RAMB18E1_2                                    |    92|
|63    |SRL16E                                        |   736|
|64    |FDCE                                          |  1302|
|65    |FDRE                                          | 17001|
|66    |FDSE                                          |    24|
|67    |IBUF                                          |     9|
|68    |IBUFDS                                        |    81|
|69    |IOBUF                                         |     2|
|70    |OBUF                                          |    21|
|71    |OBUFDS                                        |     2|
+------+----------------------------------------------+------+

Report Instance Areas: 
+------+----------------------------------------------+-------------------------------------------------+------+
|      |Instance                                      |Module                                           |Cells |
+------+----------------------------------------------+-------------------------------------------------+------+
|1     |top                                           |                                                 | 48493|
|2     |  zynq_subsystem                              |ZynqDesign_wrapper                               |  4050|
|3     |    ZynqDesign_i                              |ZynqDesign                                       |  4048|
|4     |      axi_interconnect_0                      |ZynqDesign_axi_interconnect_0_0                  |   420|
|5     |        s00_couplers                          |s00_couplers_imp_1OWBD7R                         |   420|
|6     |      ps7_0_axi_periph                        |ZynqDesign_ps7_0_axi_periph_0                    |  1360|
|7     |        m00_couplers                          |m00_couplers_imp_B79D9S                          |   102|
|8     |        m01_couplers                          |m01_couplers_imp_LFBLME                          |   152|
|9     |        s00_couplers                          |s00_couplers_imp_KK6P4H                          |   177|
|10    |  AW_MEMORY_MANAGER                           |avalon_wrapper                                   |  1403|
|11    |  XPM_CLK_VER                                 |xpm_cdc_single                                   |     5|
|12    |  U30_0                                       |SUBPAGE_subdesign_1__xdcDup__1                   |  1221|
|13    |    U16                                       |TRIGGER_LEADING_137                              |    41|
|14    |    U17                                       |TRIGGER_LEADING_138                              |   256|
|15    |    U18                                       |SW_GATE_AND_DELAY__xdcDup__1                     |   133|
|16    |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__63                            |     1|
|17    |        xpm_memory_base_inst                  |xpm_memory_base__63                              |     1|
|18    |    U19                                       |SW_GATE_AND_DELAY__xdcDup__2                     |   158|
|19    |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__62                            |     1|
|20    |        xpm_memory_base_inst                  |xpm_memory_base__62                              |     1|
|21    |    U20                                       |SYNC_DELAY__xdcDup__1                            |   333|
|22    |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__63            |     1|
|23    |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__63              |     1|
|24    |    U21                                       |SYNC_DELAY__xdcDup__2                            |   300|
|25    |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__62            |     1|
|26    |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__62              |     1|
|27    |  U30_1                                       |SUBPAGE_subdesign_1__xdcDup__2                   |  1221|
|28    |    U16                                       |TRIGGER_LEADING_135                              |    41|
|29    |    U17                                       |TRIGGER_LEADING_136                              |   256|
|30    |    U18                                       |SW_GATE_AND_DELAY__xdcDup__3                     |   132|
|31    |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__79                            |     1|
|32    |        xpm_memory_base_inst                  |xpm_memory_base__79                              |     1|
|33    |    U19                                       |SW_GATE_AND_DELAY__xdcDup__4                     |   159|
|34    |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__78                            |     1|
|35    |        xpm_memory_base_inst                  |xpm_memory_base__78                              |     1|
|36    |    U20                                       |SYNC_DELAY__xdcDup__3                            |   333|
|37    |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__79            |     1|
|38    |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__79              |     1|
|39    |    U21                                       |SYNC_DELAY__xdcDup__4                            |   300|
|40    |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__78            |     1|
|41    |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__78              |     1|
|42    |  U30_10                                      |SUBPAGE_subdesign_1__xdcDup__3                   |  1222|
|43    |    U16                                       |TRIGGER_LEADING_133                              |    41|
|44    |    U17                                       |TRIGGER_LEADING_134                              |   256|
|45    |    U18                                       |SW_GATE_AND_DELAY__xdcDup__5                     |   132|
|46    |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__57                            |     1|
|47    |        xpm_memory_base_inst                  |xpm_memory_base__57                              |     1|
|48    |    U19                                       |SW_GATE_AND_DELAY__xdcDup__6                     |   160|
|49    |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__56                            |     1|
|50    |        xpm_memory_base_inst                  |xpm_memory_base__56                              |     1|
|51    |    U20                                       |SYNC_DELAY__xdcDup__5                            |   333|
|52    |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__57            |     1|
|53    |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__57              |     1|
|54    |    U21                                       |SYNC_DELAY__xdcDup__6                            |   300|
|55    |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__56            |     1|
|56    |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__56              |     1|
|57    |  U30_11                                      |SUBPAGE_subdesign_1__xdcDup__4                   |  1221|
|58    |    U16                                       |TRIGGER_LEADING_131                              |    41|
|59    |    U17                                       |TRIGGER_LEADING_132                              |   256|
|60    |    U18                                       |SW_GATE_AND_DELAY__xdcDup__7                     |   132|
|61    |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__59                            |     1|
|62    |        xpm_memory_base_inst                  |xpm_memory_base__59                              |     1|
|63    |    U19                                       |SW_GATE_AND_DELAY__xdcDup__8                     |   159|
|64    |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__58                            |     1|
|65    |        xpm_memory_base_inst                  |xpm_memory_base__58                              |     1|
|66    |    U20                                       |SYNC_DELAY__xdcDup__7                            |   333|
|67    |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__59            |     1|
|68    |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__59              |     1|
|69    |    U21                                       |SYNC_DELAY__xdcDup__8                            |   300|
|70    |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__58            |     1|
|71    |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__58              |     1|
|72    |  U30_12                                      |SUBPAGE_subdesign_1__xdcDup__5                   |  1224|
|73    |    U16                                       |TRIGGER_LEADING_129                              |    41|
|74    |    U17                                       |TRIGGER_LEADING_130                              |   256|
|75    |    U18                                       |SW_GATE_AND_DELAY__xdcDup__9                     |   132|
|76    |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__61                            |     1|
|77    |        xpm_memory_base_inst                  |xpm_memory_base__61                              |     1|
|78    |    U19                                       |SW_GATE_AND_DELAY__xdcDup__10                    |   162|
|79    |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__60                            |     1|
|80    |        xpm_memory_base_inst                  |xpm_memory_base__60                              |     1|
|81    |    U20                                       |SYNC_DELAY__xdcDup__9                            |   333|
|82    |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__61            |     1|
|83    |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__61              |     1|
|84    |    U21                                       |SYNC_DELAY__xdcDup__10                           |   300|
|85    |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__60            |     1|
|86    |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__60              |     1|
|87    |  U30_13                                      |SUBPAGE_subdesign_1__xdcDup__6                   |  1221|
|88    |    U16                                       |TRIGGER_LEADING_127                              |    41|
|89    |    U17                                       |TRIGGER_LEADING_128                              |   256|
|90    |    U18                                       |SW_GATE_AND_DELAY__xdcDup__11                    |   132|
|91    |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__49                            |     1|
|92    |        xpm_memory_base_inst                  |xpm_memory_base__49                              |     1|
|93    |    U19                                       |SW_GATE_AND_DELAY__xdcDup__12                    |   159|
|94    |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__48                            |     1|
|95    |        xpm_memory_base_inst                  |xpm_memory_base__48                              |     1|
|96    |    U20                                       |SYNC_DELAY__xdcDup__11                           |   333|
|97    |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__49            |     1|
|98    |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__49              |     1|
|99    |    U21                                       |SYNC_DELAY__xdcDup__12                           |   300|
|100   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__48            |     1|
|101   |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__48              |     1|
|102   |  U30_14                                      |SUBPAGE_subdesign_1__xdcDup__7                   |  1221|
|103   |    U16                                       |TRIGGER_LEADING_125                              |    41|
|104   |    U17                                       |TRIGGER_LEADING_126                              |   256|
|105   |    U18                                       |SW_GATE_AND_DELAY__xdcDup__13                    |   132|
|106   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__51                            |     1|
|107   |        xpm_memory_base_inst                  |xpm_memory_base__51                              |     1|
|108   |    U19                                       |SW_GATE_AND_DELAY__xdcDup__14                    |   159|
|109   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__50                            |     1|
|110   |        xpm_memory_base_inst                  |xpm_memory_base__50                              |     1|
|111   |    U20                                       |SYNC_DELAY__xdcDup__13                           |   333|
|112   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__51            |     1|
|113   |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__51              |     1|
|114   |    U21                                       |SYNC_DELAY__xdcDup__14                           |   300|
|115   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__50            |     1|
|116   |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__50              |     1|
|117   |  U30_15                                      |SUBPAGE_subdesign_1__xdcDup__8                   |  1221|
|118   |    U16                                       |TRIGGER_LEADING_123                              |    41|
|119   |    U17                                       |TRIGGER_LEADING_124                              |   256|
|120   |    U18                                       |SW_GATE_AND_DELAY__xdcDup__15                    |   132|
|121   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__53                            |     1|
|122   |        xpm_memory_base_inst                  |xpm_memory_base__53                              |     1|
|123   |    U19                                       |SW_GATE_AND_DELAY__xdcDup__16                    |   159|
|124   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__52                            |     1|
|125   |        xpm_memory_base_inst                  |xpm_memory_base__52                              |     1|
|126   |    U20                                       |SYNC_DELAY__xdcDup__15                           |   333|
|127   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__53            |     1|
|128   |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__53              |     1|
|129   |    U21                                       |SYNC_DELAY__xdcDup__16                           |   300|
|130   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__52            |     1|
|131   |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__52              |     1|
|132   |  U30_16                                      |SUBPAGE_subdesign_1__xdcDup__9                   |  1220|
|133   |    U16                                       |TRIGGER_LEADING_121                              |    41|
|134   |    U17                                       |TRIGGER_LEADING_122                              |   256|
|135   |    U18                                       |SW_GATE_AND_DELAY__xdcDup__17                    |   132|
|136   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__65                            |     1|
|137   |        xpm_memory_base_inst                  |xpm_memory_base__65                              |     1|
|138   |    U19                                       |SW_GATE_AND_DELAY__xdcDup__18                    |   158|
|139   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__64                            |     1|
|140   |        xpm_memory_base_inst                  |xpm_memory_base__64                              |     1|
|141   |    U20                                       |SYNC_DELAY__xdcDup__17                           |   333|
|142   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__65            |     1|
|143   |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__65              |     1|
|144   |    U21                                       |SYNC_DELAY__xdcDup__18                           |   300|
|145   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__64            |     1|
|146   |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__64              |     1|
|147   |  U30_17                                      |SUBPAGE_subdesign_1__xdcDup__10                  |  1221|
|148   |    U16                                       |TRIGGER_LEADING_119                              |    41|
|149   |    U17                                       |TRIGGER_LEADING_120                              |   256|
|150   |    U18                                       |SW_GATE_AND_DELAY__xdcDup__19                    |   132|
|151   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__67                            |     1|
|152   |        xpm_memory_base_inst                  |xpm_memory_base__67                              |     1|
|153   |    U19                                       |SW_GATE_AND_DELAY__xdcDup__20                    |   159|
|154   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__66                            |     1|
|155   |        xpm_memory_base_inst                  |xpm_memory_base__66                              |     1|
|156   |    U20                                       |SYNC_DELAY__xdcDup__19                           |   333|
|157   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__67            |     1|
|158   |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__67              |     1|
|159   |    U21                                       |SYNC_DELAY__xdcDup__20                           |   300|
|160   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__66            |     1|
|161   |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__66              |     1|
|162   |  U30_18                                      |SUBPAGE_subdesign_1__xdcDup__11                  |  1221|
|163   |    U16                                       |TRIGGER_LEADING_117                              |    41|
|164   |    U17                                       |TRIGGER_LEADING_118                              |   256|
|165   |    U18                                       |SW_GATE_AND_DELAY__xdcDup__21                    |   133|
|166   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__69                            |     1|
|167   |        xpm_memory_base_inst                  |xpm_memory_base__69                              |     1|
|168   |    U19                                       |SW_GATE_AND_DELAY__xdcDup__22                    |   158|
|169   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__68                            |     1|
|170   |        xpm_memory_base_inst                  |xpm_memory_base__68                              |     1|
|171   |    U20                                       |SYNC_DELAY__xdcDup__21                           |   333|
|172   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__69            |     1|
|173   |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__69              |     1|
|174   |    U21                                       |SYNC_DELAY__xdcDup__22                           |   300|
|175   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__68            |     1|
|176   |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__68              |     1|
|177   |  U30_19                                      |SUBPAGE_subdesign_1__xdcDup__12                  |  1220|
|178   |    U16                                       |TRIGGER_LEADING_115                              |    41|
|179   |    U17                                       |TRIGGER_LEADING_116                              |   256|
|180   |    U18                                       |SW_GATE_AND_DELAY__xdcDup__23                    |   132|
|181   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__71                            |     1|
|182   |        xpm_memory_base_inst                  |xpm_memory_base__71                              |     1|
|183   |    U19                                       |SW_GATE_AND_DELAY__xdcDup__24                    |   158|
|184   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__70                            |     1|
|185   |        xpm_memory_base_inst                  |xpm_memory_base__70                              |     1|
|186   |    U20                                       |SYNC_DELAY__xdcDup__23                           |   333|
|187   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__71            |     1|
|188   |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__71              |     1|
|189   |    U21                                       |SYNC_DELAY__xdcDup__24                           |   300|
|190   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__70            |     1|
|191   |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__70              |     1|
|192   |  U30_2                                       |SUBPAGE_subdesign_1__xdcDup__13                  |  1221|
|193   |    U16                                       |TRIGGER_LEADING_113                              |    41|
|194   |    U17                                       |TRIGGER_LEADING_114                              |   256|
|195   |    U18                                       |SW_GATE_AND_DELAY__xdcDup__25                    |   132|
|196   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__81                            |     1|
|197   |        xpm_memory_base_inst                  |xpm_memory_base__81                              |     1|
|198   |    U19                                       |SW_GATE_AND_DELAY__xdcDup__26                    |   159|
|199   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__80                            |     1|
|200   |        xpm_memory_base_inst                  |xpm_memory_base__80                              |     1|
|201   |    U20                                       |SYNC_DELAY__xdcDup__25                           |   333|
|202   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__81            |     1|
|203   |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__81              |     1|
|204   |    U21                                       |SYNC_DELAY__xdcDup__26                           |   300|
|205   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__80            |     1|
|206   |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__80              |     1|
|207   |  U30_20                                      |SUBPAGE_subdesign_1__xdcDup__14                  |  1222|
|208   |    U16                                       |TRIGGER_LEADING_111                              |    41|
|209   |    U17                                       |TRIGGER_LEADING_112                              |   256|
|210   |    U18                                       |SW_GATE_AND_DELAY__xdcDup__27                    |   134|
|211   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__73                            |     1|
|212   |        xpm_memory_base_inst                  |xpm_memory_base__73                              |     1|
|213   |    U19                                       |SW_GATE_AND_DELAY__xdcDup__28                    |   158|
|214   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__72                            |     1|
|215   |        xpm_memory_base_inst                  |xpm_memory_base__72                              |     1|
|216   |    U20                                       |SYNC_DELAY__xdcDup__27                           |   333|
|217   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__73            |     1|
|218   |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__73              |     1|
|219   |    U21                                       |SYNC_DELAY__xdcDup__28                           |   300|
|220   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__72            |     1|
|221   |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__72              |     1|
|222   |  U30_21                                      |SUBPAGE_subdesign_1__xdcDup__15                  |  1220|
|223   |    U16                                       |TRIGGER_LEADING_109                              |    41|
|224   |    U17                                       |TRIGGER_LEADING_110                              |   256|
|225   |    U18                                       |SW_GATE_AND_DELAY__xdcDup__29                    |   132|
|226   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__75                            |     1|
|227   |        xpm_memory_base_inst                  |xpm_memory_base__75                              |     1|
|228   |    U19                                       |SW_GATE_AND_DELAY__xdcDup__30                    |   158|
|229   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__74                            |     1|
|230   |        xpm_memory_base_inst                  |xpm_memory_base__74                              |     1|
|231   |    U20                                       |SYNC_DELAY__xdcDup__29                           |   333|
|232   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__75            |     1|
|233   |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__75              |     1|
|234   |    U21                                       |SYNC_DELAY__xdcDup__30                           |   300|
|235   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__74            |     1|
|236   |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__74              |     1|
|237   |  U30_22                                      |SUBPAGE_subdesign_1__xdcDup__16                  |  1220|
|238   |    U16                                       |TRIGGER_LEADING_107                              |    41|
|239   |    U17                                       |TRIGGER_LEADING_108                              |   256|
|240   |    U18                                       |SW_GATE_AND_DELAY__xdcDup__31                    |   132|
|241   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__77                            |     1|
|242   |        xpm_memory_base_inst                  |xpm_memory_base__77                              |     1|
|243   |    U19                                       |SW_GATE_AND_DELAY__xdcDup__32                    |   158|
|244   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__76                            |     1|
|245   |        xpm_memory_base_inst                  |xpm_memory_base__76                              |     1|
|246   |    U20                                       |SYNC_DELAY__xdcDup__31                           |   333|
|247   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__77            |     1|
|248   |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__77              |     1|
|249   |    U21                                       |SYNC_DELAY__xdcDup__32                           |   300|
|250   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__76            |     1|
|251   |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__76              |     1|
|252   |  U30_3                                       |SUBPAGE_subdesign_1__xdcDup__17                  |  1221|
|253   |    U16                                       |TRIGGER_LEADING_105                              |    41|
|254   |    U17                                       |TRIGGER_LEADING_106                              |   256|
|255   |    U18                                       |SW_GATE_AND_DELAY__xdcDup__33                    |   132|
|256   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__83                            |     1|
|257   |        xpm_memory_base_inst                  |xpm_memory_base__83                              |     1|
|258   |    U19                                       |SW_GATE_AND_DELAY__xdcDup__34                    |   159|
|259   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__82                            |     1|
|260   |        xpm_memory_base_inst                  |xpm_memory_base__82                              |     1|
|261   |    U20                                       |SYNC_DELAY__xdcDup__33                           |   333|
|262   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__83            |     1|
|263   |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__83              |     1|
|264   |    U21                                       |SYNC_DELAY__xdcDup__34                           |   300|
|265   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__82            |     1|
|266   |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__82              |     1|
|267   |  U30_4                                       |SUBPAGE_subdesign_1__xdcDup__18                  |  1221|
|268   |    U16                                       |TRIGGER_LEADING_103                              |    41|
|269   |    U17                                       |TRIGGER_LEADING_104                              |   256|
|270   |    U18                                       |SW_GATE_AND_DELAY__xdcDup__35                    |   132|
|271   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__85                            |     1|
|272   |        xpm_memory_base_inst                  |xpm_memory_base__85                              |     1|
|273   |    U19                                       |SW_GATE_AND_DELAY__xdcDup__36                    |   159|
|274   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__84                            |     1|
|275   |        xpm_memory_base_inst                  |xpm_memory_base__84                              |     1|
|276   |    U20                                       |SYNC_DELAY__xdcDup__35                           |   333|
|277   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__85            |     1|
|278   |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__85              |     1|
|279   |    U21                                       |SYNC_DELAY__xdcDup__36                           |   300|
|280   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__84            |     1|
|281   |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__84              |     1|
|282   |  U30_5                                       |SUBPAGE_subdesign_1__xdcDup__19                  |  1221|
|283   |    U16                                       |TRIGGER_LEADING_101                              |    41|
|284   |    U17                                       |TRIGGER_LEADING_102                              |   256|
|285   |    U18                                       |SW_GATE_AND_DELAY__xdcDup__37                    |   132|
|286   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__87                            |     1|
|287   |        xpm_memory_base_inst                  |xpm_memory_base__87                              |     1|
|288   |    U19                                       |SW_GATE_AND_DELAY__xdcDup__38                    |   159|
|289   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__86                            |     1|
|290   |        xpm_memory_base_inst                  |xpm_memory_base__86                              |     1|
|291   |    U20                                       |SYNC_DELAY__xdcDup__37                           |   333|
|292   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__87            |     1|
|293   |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__87              |     1|
|294   |    U21                                       |SYNC_DELAY__xdcDup__38                           |   300|
|295   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__86            |     1|
|296   |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__86              |     1|
|297   |  U30_6                                       |SUBPAGE_subdesign_1__xdcDup__20                  |  1221|
|298   |    U16                                       |TRIGGER_LEADING_99                               |    41|
|299   |    U17                                       |TRIGGER_LEADING_100                              |   256|
|300   |    U18                                       |SW_GATE_AND_DELAY__xdcDup__39                    |   132|
|301   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__89                            |     1|
|302   |        xpm_memory_base_inst                  |xpm_memory_base__89                              |     1|
|303   |    U19                                       |SW_GATE_AND_DELAY__xdcDup__40                    |   159|
|304   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__88                            |     1|
|305   |        xpm_memory_base_inst                  |xpm_memory_base__88                              |     1|
|306   |    U20                                       |SYNC_DELAY__xdcDup__39                           |   333|
|307   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__89            |     1|
|308   |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__89              |     1|
|309   |    U21                                       |SYNC_DELAY__xdcDup__40                           |   300|
|310   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__88            |     1|
|311   |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__88              |     1|
|312   |  U30_7                                       |SUBPAGE_subdesign_1__xdcDup__21                  |  1221|
|313   |    U16                                       |TRIGGER_LEADING_97                               |    41|
|314   |    U17                                       |TRIGGER_LEADING_98                               |   256|
|315   |    U18                                       |SW_GATE_AND_DELAY__xdcDup__41                    |   132|
|316   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram                                |     1|
|317   |        xpm_memory_base_inst                  |xpm_memory_base                                  |     1|
|318   |    U19                                       |SW_GATE_AND_DELAY__xdcDup__42                    |   159|
|319   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__90                            |     1|
|320   |        xpm_memory_base_inst                  |xpm_memory_base__90                              |     1|
|321   |    U20                                       |SYNC_DELAY__xdcDup__41                           |   333|
|322   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0                |     1|
|323   |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0                  |     1|
|324   |    U21                                       |SYNC_DELAY__xdcDup__42                           |   300|
|325   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__90            |     1|
|326   |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__90              |     1|
|327   |  U30_8                                       |SUBPAGE_subdesign_1__xdcDup__22                  |  1221|
|328   |    U16                                       |TRIGGER_LEADING_95                               |    41|
|329   |    U17                                       |TRIGGER_LEADING_96                               |   256|
|330   |    U18                                       |SW_GATE_AND_DELAY__xdcDup__43                    |   132|
|331   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__47                            |     1|
|332   |        xpm_memory_base_inst                  |xpm_memory_base__47                              |     1|
|333   |    U19                                       |SW_GATE_AND_DELAY__xdcDup__44                    |   159|
|334   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__46                            |     1|
|335   |        xpm_memory_base_inst                  |xpm_memory_base__46                              |     1|
|336   |    U20                                       |SYNC_DELAY__xdcDup__43                           |   333|
|337   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__47            |     1|
|338   |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__47              |     1|
|339   |    U21                                       |SYNC_DELAY__xdcDup__44                           |   300|
|340   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__46            |     1|
|341   |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__46              |     1|
|342   |  U30_9                                       |SUBPAGE_subdesign_1                              |  1221|
|343   |    U16                                       |TRIGGER_LEADING                                  |    41|
|344   |    U17                                       |TRIGGER_LEADING_94                               |   256|
|345   |    U18                                       |SW_GATE_AND_DELAY__xdcDup__45                    |   132|
|346   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__55                            |     1|
|347   |        xpm_memory_base_inst                  |xpm_memory_base__55                              |     1|
|348   |    U19                                       |SW_GATE_AND_DELAY                                |   159|
|349   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__54                            |     1|
|350   |        xpm_memory_base_inst                  |xpm_memory_base__54                              |     1|
|351   |    U20                                       |SYNC_DELAY__xdcDup__45                           |   333|
|352   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__55            |     1|
|353   |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__55              |     1|
|354   |    U21                                       |SYNC_DELAY                                       |   300|
|355   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__parameterized0__54            |     1|
|356   |        xpm_memory_base_inst                  |xpm_memory_base__parameterized0__54              |     1|
|357   |  U33_0                                       |SUBPAGE_subdesign_2                              |   619|
|358   |    U1                                        |charge_integration_91                            |   619|
|359   |      pre_intbuff_V_U                         |charge_integratiobkb_92                          |   124|
|360   |        charge_integratiobkb_ram_U            |charge_integratiobkb_ram_93                      |   124|
|361   |  U33_1                                       |SUBPAGE_subdesign_2_0                            |   481|
|362   |    U1                                        |charge_integration_88                            |   481|
|363   |      pre_intbuff_V_U                         |charge_integratiobkb_89                          |   124|
|364   |        charge_integratiobkb_ram_U            |charge_integratiobkb_ram_90                      |   124|
|365   |  U33_10                                      |SUBPAGE_subdesign_2_1                            |   481|
|366   |    U1                                        |charge_integration_85                            |   481|
|367   |      pre_intbuff_V_U                         |charge_integratiobkb_86                          |   124|
|368   |        charge_integratiobkb_ram_U            |charge_integratiobkb_ram_87                      |   124|
|369   |  U33_11                                      |SUBPAGE_subdesign_2_2                            |   464|
|370   |    U1                                        |charge_integration_82                            |   464|
|371   |      pre_intbuff_V_U                         |charge_integratiobkb_83                          |   124|
|372   |        charge_integratiobkb_ram_U            |charge_integratiobkb_ram_84                      |   124|
|373   |  U33_12                                      |SUBPAGE_subdesign_2_3                            |   481|
|374   |    U1                                        |charge_integration_79                            |   481|
|375   |      pre_intbuff_V_U                         |charge_integratiobkb_80                          |   124|
|376   |        charge_integratiobkb_ram_U            |charge_integratiobkb_ram_81                      |   124|
|377   |  U33_13                                      |SUBPAGE_subdesign_2_4                            |   481|
|378   |    U1                                        |charge_integration_76                            |   481|
|379   |      pre_intbuff_V_U                         |charge_integratiobkb_77                          |   124|
|380   |        charge_integratiobkb_ram_U            |charge_integratiobkb_ram_78                      |   124|
|381   |  U33_14                                      |SUBPAGE_subdesign_2_5                            |   481|
|382   |    U1                                        |charge_integration_73                            |   481|
|383   |      pre_intbuff_V_U                         |charge_integratiobkb_74                          |   124|
|384   |        charge_integratiobkb_ram_U            |charge_integratiobkb_ram_75                      |   124|
|385   |  U33_15                                      |SUBPAGE_subdesign_2_6                            |   548|
|386   |    U1                                        |charge_integration_70                            |   548|
|387   |      pre_intbuff_V_U                         |charge_integratiobkb_71                          |   124|
|388   |        charge_integratiobkb_ram_U            |charge_integratiobkb_ram_72                      |   124|
|389   |  U33_16                                      |SUBPAGE_subdesign_2_7                            |   436|
|390   |    U1                                        |charge_integration_67                            |   436|
|391   |      pre_intbuff_V_U                         |charge_integratiobkb_68                          |   124|
|392   |        charge_integratiobkb_ram_U            |charge_integratiobkb_ram_69                      |   124|
|393   |  U33_17                                      |SUBPAGE_subdesign_2_8                            |   436|
|394   |    U1                                        |charge_integration_64                            |   436|
|395   |      pre_intbuff_V_U                         |charge_integratiobkb_65                          |   124|
|396   |        charge_integratiobkb_ram_U            |charge_integratiobkb_ram_66                      |   124|
|397   |  U33_18                                      |SUBPAGE_subdesign_2_9                            |   566|
|398   |    U1                                        |charge_integration_61                            |   566|
|399   |      pre_intbuff_V_U                         |charge_integratiobkb_62                          |   124|
|400   |        charge_integratiobkb_ram_U            |charge_integratiobkb_ram_63                      |   124|
|401   |  U33_19                                      |SUBPAGE_subdesign_2_10                           |   450|
|402   |    U1                                        |charge_integration_58                            |   450|
|403   |      pre_intbuff_V_U                         |charge_integratiobkb_59                          |   124|
|404   |        charge_integratiobkb_ram_U            |charge_integratiobkb_ram_60                      |   124|
|405   |  U33_2                                       |SUBPAGE_subdesign_2_11                           |   481|
|406   |    U1                                        |charge_integration_55                            |   481|
|407   |      pre_intbuff_V_U                         |charge_integratiobkb_56                          |   124|
|408   |        charge_integratiobkb_ram_U            |charge_integratiobkb_ram_57                      |   124|
|409   |  U33_20                                      |SUBPAGE_subdesign_2_12                           |   436|
|410   |    U1                                        |charge_integration_52                            |   436|
|411   |      pre_intbuff_V_U                         |charge_integratiobkb_53                          |   124|
|412   |        charge_integratiobkb_ram_U            |charge_integratiobkb_ram_54                      |   124|
|413   |  U33_21                                      |SUBPAGE_subdesign_2_13                           |   436|
|414   |    U1                                        |charge_integration_49                            |   436|
|415   |      pre_intbuff_V_U                         |charge_integratiobkb_50                          |   124|
|416   |        charge_integratiobkb_ram_U            |charge_integratiobkb_ram_51                      |   124|
|417   |  U33_22                                      |SUBPAGE_subdesign_2_14                           |   450|
|418   |    U1                                        |charge_integration_46                            |   450|
|419   |      pre_intbuff_V_U                         |charge_integratiobkb_47                          |   124|
|420   |        charge_integratiobkb_ram_U            |charge_integratiobkb_ram_48                      |   124|
|421   |  U33_3                                       |SUBPAGE_subdesign_2_15                           |   557|
|422   |    U1                                        |charge_integration_43                            |   557|
|423   |      pre_intbuff_V_U                         |charge_integratiobkb_44                          |   124|
|424   |        charge_integratiobkb_ram_U            |charge_integratiobkb_ram_45                      |   124|
|425   |  U33_4                                       |SUBPAGE_subdesign_2_16                           |   481|
|426   |    U1                                        |charge_integration_40                            |   481|
|427   |      pre_intbuff_V_U                         |charge_integratiobkb_41                          |   124|
|428   |        charge_integratiobkb_ram_U            |charge_integratiobkb_ram_42                      |   124|
|429   |  U33_5                                       |SUBPAGE_subdesign_2_17                           |   481|
|430   |    U1                                        |charge_integration_37                            |   481|
|431   |      pre_intbuff_V_U                         |charge_integratiobkb_38                          |   124|
|432   |        charge_integratiobkb_ram_U            |charge_integratiobkb_ram_39                      |   124|
|433   |  U33_6                                       |SUBPAGE_subdesign_2_18                           |   436|
|434   |    U1                                        |charge_integration_34                            |   436|
|435   |      pre_intbuff_V_U                         |charge_integratiobkb_35                          |   124|
|436   |        charge_integratiobkb_ram_U            |charge_integratiobkb_ram_36                      |   124|
|437   |  U33_7                                       |SUBPAGE_subdesign_2_19                           |   495|
|438   |    U1                                        |charge_integration_31                            |   495|
|439   |      pre_intbuff_V_U                         |charge_integratiobkb_32                          |   124|
|440   |        charge_integratiobkb_ram_U            |charge_integratiobkb_ram_33                      |   124|
|441   |  U33_8                                       |SUBPAGE_subdesign_2_20                           |   481|
|442   |    U1                                        |charge_integration_28                            |   481|
|443   |      pre_intbuff_V_U                         |charge_integratiobkb_29                          |   124|
|444   |        charge_integratiobkb_ram_U            |charge_integratiobkb_ram_30                      |   124|
|445   |  U33_9                                       |SUBPAGE_subdesign_2_21                           |   481|
|446   |    U1                                        |charge_integration                               |   481|
|447   |      pre_intbuff_V_U                         |charge_integratiobkb                             |   124|
|448   |        charge_integratiobkb_ram_U            |charge_integratiobkb_ram                         |   124|
|449   |  U42                                         |XLX_SPECTRUM__xdcDup__1                          |   196|
|450   |    xpm_memory_tdpram_inst                    |xpm_memory_tdpram__2                             |     5|
|451   |      xpm_memory_base_inst                    |xpm_memory_base__parameterized1__2               |     5|
|452   |  U44                                         |XLX_SPECTRUM                                     |   196|
|453   |    xpm_memory_tdpram_inst                    |xpm_memory_tdpram                                |     5|
|454   |      xpm_memory_base_inst                    |xpm_memory_base__parameterized1                  |     5|
|455   |  adcs                                        |adcs_top_0                                       |  3246|
|456   |    adc_interface1                            |adc_interface                                    |   833|
|457   |      xpm_cdc_serdes1_delay_1                 |xpm_cdc_array_single__xdcDup__1                  |    20|
|458   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__64               |     4|
|459   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__65               |     4|
|460   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__66               |     4|
|461   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__67               |     4|
|462   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__68               |     4|
|463   |      xpm_cdc_serdes1_program_delay_1         |xpm_cdc_array_single__parameterized0__xdcDup__3  |    36|
|464   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__55               |     4|
|465   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__56               |     4|
|466   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__57               |     4|
|467   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__58               |     4|
|468   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__59               |     4|
|469   |        \single_array[5].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__60               |     4|
|470   |        \single_array[6].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__61               |     4|
|471   |        \single_array[7].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__62               |     4|
|472   |        \single_array[8].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__63               |     4|
|473   |      xpm_cdc_bitsleep_1                      |xpm_cdc_array_single__parameterized0__xdcDup__1  |    36|
|474   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__46               |     4|
|475   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__47               |     4|
|476   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__48               |     4|
|477   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__49               |     4|
|478   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__50               |     4|
|479   |        \single_array[5].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__51               |     4|
|480   |        \single_array[6].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__52               |     4|
|481   |        \single_array[7].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__53               |     4|
|482   |        \single_array[8].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__54               |     4|
|483   |      xpm_cdc_serdes1_delay_2                 |xpm_cdc_array_single__xdcDup__2                  |    20|
|484   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__41               |     4|
|485   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__42               |     4|
|486   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__43               |     4|
|487   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__44               |     4|
|488   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__45               |     4|
|489   |      xpm_cdc_serdes1_program_delay_2         |xpm_cdc_array_single__parameterized0__xdcDup__4  |    36|
|490   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__32               |     4|
|491   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__33               |     4|
|492   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__34               |     4|
|493   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__35               |     4|
|494   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__36               |     4|
|495   |        \single_array[5].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__37               |     4|
|496   |        \single_array[6].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__38               |     4|
|497   |        \single_array[7].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__39               |     4|
|498   |        \single_array[8].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__40               |     4|
|499   |      xpm_cdc_bitsleep_2                      |xpm_cdc_array_single__parameterized0__xdcDup__2  |    36|
|500   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__23               |     4|
|501   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__24               |     4|
|502   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__25               |     4|
|503   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__26               |     4|
|504   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__27               |     4|
|505   |        \single_array[5].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__28               |     4|
|506   |        \single_array[6].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__29               |     4|
|507   |        \single_array[7].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__30               |     4|
|508   |        \single_array[8].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__31               |     4|
|509   |      ADC_DESER1                              |ADC_REC_1_26                                     |    32|
|510   |      ADC_DESER2                              |ADC_REC_2_27                                     |    31|
|511   |    adc_interface2                            |adc_interface__parameterized1                    |   798|
|512   |      xpm_cdc_serdes1_delay_1                 |xpm_cdc_array_single__xdcDup__3                  |    20|
|513   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__110              |     4|
|514   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__111              |     4|
|515   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__112              |     4|
|516   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__113              |     4|
|517   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__114              |     4|
|518   |      xpm_cdc_serdes1_program_delay_1         |xpm_cdc_array_single__parameterized0__xdcDup__7  |    36|
|519   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__101              |     4|
|520   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__102              |     4|
|521   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__103              |     4|
|522   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__104              |     4|
|523   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__105              |     4|
|524   |        \single_array[5].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__106              |     4|
|525   |        \single_array[6].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__107              |     4|
|526   |        \single_array[7].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__108              |     4|
|527   |        \single_array[8].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__109              |     4|
|528   |      xpm_cdc_bitsleep_1                      |xpm_cdc_array_single__parameterized0__xdcDup__5  |    36|
|529   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__92               |     4|
|530   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__93               |     4|
|531   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__94               |     4|
|532   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__95               |     4|
|533   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__96               |     4|
|534   |        \single_array[5].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__97               |     4|
|535   |        \single_array[6].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__98               |     4|
|536   |        \single_array[7].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__99               |     4|
|537   |        \single_array[8].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__100              |     4|
|538   |      xpm_cdc_serdes1_delay_2                 |xpm_cdc_array_single__xdcDup__4                  |    20|
|539   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__87               |     4|
|540   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__88               |     4|
|541   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__89               |     4|
|542   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__90               |     4|
|543   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__91               |     4|
|544   |      xpm_cdc_serdes1_program_delay_2         |xpm_cdc_array_single__parameterized0__xdcDup__8  |    36|
|545   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__78               |     4|
|546   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__79               |     4|
|547   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__80               |     4|
|548   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__81               |     4|
|549   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__82               |     4|
|550   |        \single_array[5].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__83               |     4|
|551   |        \single_array[6].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__84               |     4|
|552   |        \single_array[7].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__85               |     4|
|553   |        \single_array[8].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__86               |     4|
|554   |      xpm_cdc_bitsleep_2                      |xpm_cdc_array_single__parameterized0__xdcDup__6  |    36|
|555   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__69               |     4|
|556   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__70               |     4|
|557   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__71               |     4|
|558   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__72               |     4|
|559   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__73               |     4|
|560   |        \single_array[5].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__74               |     4|
|561   |        \single_array[6].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__75               |     4|
|562   |        \single_array[7].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__76               |     4|
|563   |        \single_array[8].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__77               |     4|
|564   |      ADC_DESER1                              |ADC_REC_1_24                                     |    32|
|565   |      ADC_DESER2                              |ADC_REC_2_25                                     |    31|
|566   |    adc_interface3                            |adc_interface__parameterized3                    |   800|
|567   |      xpm_cdc_serdes1_delay_1                 |xpm_cdc_array_single__xdcDup__5                  |    20|
|568   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__156              |     4|
|569   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__157              |     4|
|570   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__158              |     4|
|571   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__159              |     4|
|572   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__160              |     4|
|573   |      xpm_cdc_serdes1_program_delay_1         |xpm_cdc_array_single__parameterized0__xdcDup__11 |    36|
|574   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__147              |     4|
|575   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__148              |     4|
|576   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__149              |     4|
|577   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__150              |     4|
|578   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__151              |     4|
|579   |        \single_array[5].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__152              |     4|
|580   |        \single_array[6].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__153              |     4|
|581   |        \single_array[7].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__154              |     4|
|582   |        \single_array[8].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__155              |     4|
|583   |      xpm_cdc_bitsleep_1                      |xpm_cdc_array_single__parameterized0__xdcDup__9  |    36|
|584   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__138              |     4|
|585   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__139              |     4|
|586   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__140              |     4|
|587   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__141              |     4|
|588   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__142              |     4|
|589   |        \single_array[5].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__143              |     4|
|590   |        \single_array[6].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__144              |     4|
|591   |        \single_array[7].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__145              |     4|
|592   |        \single_array[8].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__146              |     4|
|593   |      xpm_cdc_serdes1_delay_2                 |xpm_cdc_array_single__xdcDup__6                  |    20|
|594   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__133              |     4|
|595   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__134              |     4|
|596   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__135              |     4|
|597   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__136              |     4|
|598   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__137              |     4|
|599   |      xpm_cdc_serdes1_program_delay_2         |xpm_cdc_array_single__parameterized0__xdcDup__12 |    36|
|600   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__124              |     4|
|601   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__125              |     4|
|602   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__126              |     4|
|603   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__127              |     4|
|604   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__128              |     4|
|605   |        \single_array[5].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__129              |     4|
|606   |        \single_array[6].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__130              |     4|
|607   |        \single_array[7].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__131              |     4|
|608   |        \single_array[8].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__132              |     4|
|609   |      xpm_cdc_bitsleep_2                      |xpm_cdc_array_single__parameterized0__xdcDup__10 |    36|
|610   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__115              |     4|
|611   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__116              |     4|
|612   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__117              |     4|
|613   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__118              |     4|
|614   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__119              |     4|
|615   |        \single_array[5].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__120              |     4|
|616   |        \single_array[6].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__121              |     4|
|617   |        \single_array[7].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__122              |     4|
|618   |        \single_array[8].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__123              |     4|
|619   |      ADC_DESER1                              |ADC_REC_1_22                                     |    32|
|620   |      ADC_DESER2                              |ADC_REC_2_23                                     |    31|
|621   |    adc_interface4                            |adc_interface__parameterized5                    |   807|
|622   |      xpm_cdc_serdes1_delay_1                 |xpm_cdc_array_single__xdcDup__7                  |    20|
|623   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__202              |     4|
|624   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__203              |     4|
|625   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__204              |     4|
|626   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__205              |     4|
|627   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0                   |     4|
|628   |      xpm_cdc_serdes1_program_delay_1         |xpm_cdc_array_single__parameterized0__xdcDup__15 |    36|
|629   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__193              |     4|
|630   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__194              |     4|
|631   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__195              |     4|
|632   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__196              |     4|
|633   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__197              |     4|
|634   |        \single_array[5].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__198              |     4|
|635   |        \single_array[6].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__199              |     4|
|636   |        \single_array[7].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__200              |     4|
|637   |        \single_array[8].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__201              |     4|
|638   |      xpm_cdc_bitsleep_1                      |xpm_cdc_array_single__parameterized0__xdcDup__13 |    36|
|639   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__184              |     4|
|640   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__185              |     4|
|641   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__186              |     4|
|642   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__187              |     4|
|643   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__188              |     4|
|644   |        \single_array[5].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__189              |     4|
|645   |        \single_array[6].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__190              |     4|
|646   |        \single_array[7].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__191              |     4|
|647   |        \single_array[8].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__192              |     4|
|648   |      xpm_cdc_serdes1_delay_2                 |xpm_cdc_array_single                             |    20|
|649   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__179              |     4|
|650   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__180              |     4|
|651   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__181              |     4|
|652   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__182              |     4|
|653   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__183              |     4|
|654   |      xpm_cdc_serdes1_program_delay_2         |xpm_cdc_array_single__parameterized0             |    36|
|655   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__170              |     4|
|656   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__171              |     4|
|657   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__172              |     4|
|658   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__173              |     4|
|659   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__174              |     4|
|660   |        \single_array[5].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__175              |     4|
|661   |        \single_array[6].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__176              |     4|
|662   |        \single_array[7].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__177              |     4|
|663   |        \single_array[8].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__178              |     4|
|664   |      xpm_cdc_bitsleep_2                      |xpm_cdc_array_single__parameterized0__xdcDup__14 |    36|
|665   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__161              |     4|
|666   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__162              |     4|
|667   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__163              |     4|
|668   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__164              |     4|
|669   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__165              |     4|
|670   |        \single_array[5].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__166              |     4|
|671   |        \single_array[6].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__167              |     4|
|672   |        \single_array[7].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__168              |     4|
|673   |        \single_array[8].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__169              |     4|
|674   |      ADC_DESER1                              |ADC_REC_1                                        |    32|
|675   |      ADC_DESER2                              |ADC_REC_2                                        |    31|
+------+----------------------------------------------+-------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:42 ; elapsed = 00:03:25 . Memory (MB): peak = 1284.012 ; gain = 925.367
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1111 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:01 ; elapsed = 00:02:55 . Memory (MB): peak = 1284.012 ; gain = 454.109
Synthesis Optimization Complete : Time (s): cpu = 00:02:42 ; elapsed = 00:03:26 . Memory (MB): peak = 1284.012 ; gain = 925.367
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3653 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'adcs/adc_interface1/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'adcs/adc_interface1/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'adcs/adc_interface1/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'adcs/adc_interface1/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'adcs/adc_interface1/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'adcs/adc_interface1/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'adcs/adc_interface2/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'adcs/adc_interface2/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'adcs/adc_interface2/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'adcs/adc_interface2/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'adcs/adc_interface2/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'adcs/adc_interface2/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'adcs/adc_interface3/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'adcs/adc_interface3/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'adcs/adc_interface3/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'adcs/adc_interface3/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'adcs/adc_interface3/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'adcs/adc_interface3/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'adcs/adc_interface4/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'adcs/adc_interface4/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'adcs/adc_interface4/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'adcs/adc_interface4/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'adcs/adc_interface4/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'adcs/adc_interface4/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database. [C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
INFO: [Opt 31-138] Pushed 8 inverter(s) to 72 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
911 Infos, 773 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:58 ; elapsed = 00:03:48 . Memory (MB): peak = 1284.012 ; gain = 932.270
INFO: [Common 17-1381] The checkpoint 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/synth_1/TOP_asdf1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1284.012 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file TOP_asdf1_utilization_synth.rpt -pb TOP_asdf1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.376 . Memory (MB): peak = 1284.012 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jul  6 14:27:43 2024...
