# 4-bit ALU in Verilog (Vivado Project)

## ðŸ“Œ Project Overview
This project implements a **4-bit Arithmetic and Logic Unit (ALU)** in Verilog using **Xilinx Vivado**.  
The ALU performs basic arithmetic and logical operations depending on the 2-bit control input `SEL`.

---

## âš¡ Features
- **Inputs:**
  - `A[3:0]`, `B[3:0]` â†’ Operands
  - `SEL[1:0]` â†’ Operation selector
- **Operations Supported:**
  - `00` â†’ Addition
  - `01` â†’ Subtraction
  - `10` â†’ Bitwise AND
  - `11` â†’ Bitwise OR
- **Outputs:**
  - `RESULT[3:0]` â†’ Output result
  - `CARRY` â†’ Carry flag (for add/sub)

---


