-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity selu_float_float_selu1_config_struct_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_4_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_5_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_6_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_7_read : IN STD_LOGIC_VECTOR (31 downto 0);
    res_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    res_ce0 : OUT STD_LOGIC;
    res_we0 : OUT STD_LOGIC;
    res_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    res_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    res_ce1 : OUT STD_LOGIC;
    res_we1 : OUT STD_LOGIC;
    res_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of selu_float_float_selu1_config_struct_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv32_44800000 : STD_LOGIC_VECTOR (31 downto 0) := "01000100100000000000000000000000";
    constant ap_const_lv32_3F867D5F : STD_LOGIC_VECTOR (31 downto 0) := "00111111100001100111110101011111";
    constant ap_const_lv32_BE000000 : STD_LOGIC_VECTOR (31 downto 0) := "10111110000000000000000000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state8_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state12_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal selu_table5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal selu_table5_ce0 : STD_LOGIC;
    signal selu_table5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal selu_table5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal selu_table5_ce1 : STD_LOGIC;
    signal selu_table5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_370_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_448 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln776_reg_990 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_448_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_376_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_454 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln776_1_reg_994 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_454_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_460 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal and_ln776_2_reg_1012 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_460_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_466 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln776_3_reg_1016 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_466_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_472 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state10_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal and_ln776_4_reg_1034 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_472_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_478 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln776_5_reg_1038 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_478_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_384_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_484 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state7_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state11_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal and_ln776_6_reg_1042 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_484_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_390_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_490 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln776_7_reg_1046 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_490_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_496 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln776_2_reg_1012_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_4_reg_1034_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_6_reg_1042_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_501 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln776_3_reg_1016_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_5_reg_1038_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_7_reg_1046_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal data_1_read_1_reg_962 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_0_read_1_reg_969 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_3_read_1_reg_976 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_2_read_1_reg_983 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln776_fu_541_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_reg_990_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_1_fu_582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_1_reg_994_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal data_5_read_1_reg_998 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_4_read_1_reg_1005 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln776_2_fu_623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_3_fu_664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_7_read_1_reg_1020 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_6_read_1_reg_1027 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln776_4_fu_705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_5_fu_746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_6_fu_787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_7_fu_828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_1050 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_1_reg_1055 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln780_fu_838_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_reg_1060 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_1_fu_850_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_1_reg_1065 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_2_fu_870_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_2_reg_1080 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_3_fu_882_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_3_reg_1085 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_4_fu_902_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_4_reg_1100 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_5_fu_914_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_5_reg_1105 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_6_fu_934_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_6_reg_1120 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_7_fu_946_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_7_reg_1125 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_port_reg_data_2_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_data_3_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_data_4_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_data_5_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_data_6_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_data_7_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_hls_fptosi_float_i32_fu_360_ap_ready : STD_LOGIC;
    signal grp_p_hls_fptosi_float_i32_fu_360_x : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_hls_fptosi_float_i32_fu_360_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_hls_fptosi_float_i32_fu_365_ap_ready : STD_LOGIC;
    signal grp_p_hls_fptosi_float_i32_fu_365_x : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_hls_fptosi_float_i32_fu_365_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal zext_ln781_fu_858_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln781_1_fu_862_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal res_addr_1_gep_fu_172_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal res_addr_3_gep_fu_195_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln781_2_fu_890_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln781_3_fu_894_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal res_addr_5_gep_fu_229_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal res_addr_7_gep_fu_247_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln781_4_fu_922_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln781_5_fu_926_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal res_addr_9_gep_fu_281_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal res_addr_11_gep_fu_299_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln781_6_fu_954_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln781_7_fu_958_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal res_addr_13_gep_fu_333_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal res_addr_15_gep_fu_351_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_370_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_370_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_376_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_376_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_384_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_384_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_390_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_390_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_398_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_404_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_416_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_432_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal bitcast_ln776_fu_506_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_509_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln776_fu_519_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln776_1_fu_529_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln776_fu_523_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln776_fu_535_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln776_1_fu_547_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_550_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln776_1_fu_560_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln776_3_fu_570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln776_2_fu_564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln776_1_fu_576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln776_2_fu_588_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_591_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln776_2_fu_601_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln776_5_fu_611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln776_4_fu_605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln776_2_fu_617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln776_3_fu_629_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_632_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln776_3_fu_642_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln776_7_fu_652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln776_6_fu_646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln776_3_fu_658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln776_4_fu_670_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_673_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln776_4_fu_683_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln776_9_fu_693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln776_8_fu_687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln776_4_fu_699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln776_5_fu_711_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_fu_714_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln776_5_fu_724_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln776_11_fu_734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln776_10_fu_728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln776_5_fu_740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln776_6_fu_752_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_15_fu_755_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln776_6_fu_765_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln776_13_fu_775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln776_12_fu_769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln776_6_fu_781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln776_7_fu_793_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_fu_796_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln776_7_fu_806_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln776_15_fu_816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln776_14_fu_810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln776_7_fu_822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln780_fu_834_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln780_1_fu_846_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln780_2_fu_866_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln780_3_fu_878_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln780_4_fu_898_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln780_5_fu_910_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln780_6_fu_930_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln780_7_fu_942_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_block_pp0_stage1_00001 : BOOLEAN;
    signal ap_block_pp0_stage2_00001 : BOOLEAN;
    signal ap_block_pp0_stage3_00001 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_idle_pp0_0to2 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0_1to3 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;

    component p_hls_fptosi_float_i32 IS
    port (
        ap_ready : OUT STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component jedi_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component jedi_fcmp_32ns_32ns_1_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component selu_float_float_selu1_config_struct_s_selu_table5 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    selu_table5_U : component selu_float_float_selu1_config_struct_s_selu_table5
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => selu_table5_address0,
        ce0 => selu_table5_ce0,
        q0 => selu_table5_q0,
        address1 => selu_table5_address1,
        ce1 => selu_table5_ce1,
        q1 => selu_table5_q1);

    grp_p_hls_fptosi_float_i32_fu_360 : component p_hls_fptosi_float_i32
    port map (
        ap_ready => grp_p_hls_fptosi_float_i32_fu_360_ap_ready,
        x => grp_p_hls_fptosi_float_i32_fu_360_x,
        ap_return => grp_p_hls_fptosi_float_i32_fu_360_ap_return);

    grp_p_hls_fptosi_float_i32_fu_365 : component p_hls_fptosi_float_i32
    port map (
        ap_ready => grp_p_hls_fptosi_float_i32_fu_365_ap_ready,
        x => grp_p_hls_fptosi_float_i32_fu_365_x,
        ap_return => grp_p_hls_fptosi_float_i32_fu_365_ap_return);

    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U813 : component jedi_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_370_p0,
        din1 => grp_fu_370_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_370_p2);

    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U814 : component jedi_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_376_p0,
        din1 => grp_fu_376_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_376_p2);

    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U815 : component jedi_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_384_p0,
        din1 => grp_fu_384_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_384_p2);

    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U816 : component jedi_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_390_p0,
        din1 => grp_fu_390_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_390_p2);

    jedi_fcmp_32ns_32ns_1_2_1_U817 : component jedi_fcmp_32ns_32ns_1_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_398_p0,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_398_p2);

    jedi_fcmp_32ns_32ns_1_2_1_U818 : component jedi_fcmp_32ns_32ns_1_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_404_p0,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_404_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                and_ln776_1_reg_994 <= and_ln776_1_fu_582_p2;
                and_ln776_1_reg_994_pp0_iter1_reg <= and_ln776_1_reg_994;
                and_ln776_reg_990 <= and_ln776_fu_541_p2;
                and_ln776_reg_990_pp0_iter1_reg <= and_ln776_reg_990;
                data_2_read_1_reg_983 <= ap_port_reg_data_2_read;
                data_3_read_1_reg_976 <= ap_port_reg_data_3_read;
                reg_472_pp0_iter2_reg <= reg_472;
                reg_478_pp0_iter2_reg <= reg_478;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                and_ln776_2_reg_1012 <= and_ln776_2_fu_623_p2;
                and_ln776_2_reg_1012_pp0_iter1_reg <= and_ln776_2_reg_1012;
                and_ln776_3_reg_1016 <= and_ln776_3_fu_664_p2;
                and_ln776_3_reg_1016_pp0_iter1_reg <= and_ln776_3_reg_1016;
                data_4_read_1_reg_1005 <= ap_port_reg_data_4_read;
                data_5_read_1_reg_998 <= ap_port_reg_data_5_read;
                reg_484_pp0_iter2_reg <= reg_484;
                reg_490_pp0_iter2_reg <= reg_490;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                and_ln776_4_reg_1034 <= and_ln776_4_fu_705_p2;
                and_ln776_4_reg_1034_pp0_iter1_reg <= and_ln776_4_reg_1034;
                and_ln776_5_reg_1038 <= and_ln776_5_fu_746_p2;
                and_ln776_5_reg_1038_pp0_iter1_reg <= and_ln776_5_reg_1038;
                data_6_read_1_reg_1027 <= ap_port_reg_data_6_read;
                data_7_read_1_reg_1020 <= ap_port_reg_data_7_read;
                reg_448_pp0_iter1_reg <= reg_448;
                reg_454_pp0_iter1_reg <= reg_454;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln776_6_reg_1042 <= and_ln776_6_fu_787_p2;
                and_ln776_6_reg_1042_pp0_iter2_reg <= and_ln776_6_reg_1042;
                and_ln776_7_reg_1046 <= and_ln776_7_fu_828_p2;
                and_ln776_7_reg_1046_pp0_iter2_reg <= and_ln776_7_reg_1046;
                data_0_read_1_reg_969 <= data_0_read;
                data_1_read_1_reg_962 <= data_1_read;
                reg_460_pp0_iter2_reg <= reg_460;
                reg_466_pp0_iter2_reg <= reg_466;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_port_reg_data_2_read <= data_2_read;
                ap_port_reg_data_3_read <= data_3_read;
                ap_port_reg_data_4_read <= data_4_read;
                ap_port_reg_data_5_read <= data_5_read;
                ap_port_reg_data_6_read <= data_6_read;
                ap_port_reg_data_7_read <= data_7_read;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = and_ln776_reg_990) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_lv1_0 = and_ln776_reg_990) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                reg_448 <= grp_fu_370_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = and_ln776_1_reg_994) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_lv1_0 = and_ln776_1_reg_994) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                reg_454 <= grp_fu_376_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = and_ln776_2_reg_1012) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_0 = and_ln776_2_reg_1012) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_460 <= grp_fu_370_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = and_ln776_3_reg_1016) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_0 = and_ln776_3_reg_1016) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_466 <= grp_fu_376_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = and_ln776_4_reg_1034) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_lv1_0 = and_ln776_4_reg_1034) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then
                reg_472 <= grp_fu_370_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = and_ln776_5_reg_1038) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_lv1_0 = and_ln776_5_reg_1038) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then
                reg_478 <= grp_fu_376_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = and_ln776_6_reg_1042) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_lv1_0 = and_ln776_6_reg_1042) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then
                reg_484 <= grp_fu_384_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = and_ln776_7_reg_1046) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_lv1_0 = and_ln776_7_reg_1046) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then
                reg_490 <= grp_fu_390_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = and_ln776_2_reg_1012_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_lv1_0 = and_ln776_4_reg_1034_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_0 = and_ln776_6_reg_1042_pp0_iter2_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then
                reg_496 <= grp_fu_384_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = and_ln776_3_reg_1016_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_lv1_0 = and_ln776_5_reg_1038_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_0 = and_ln776_7_reg_1046_pp0_iter2_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then
                reg_501 <= grp_fu_390_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln776_1_reg_994_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                select_ln780_1_reg_1065 <= select_ln780_1_fu_850_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln776_2_reg_1012_pp0_iter1_reg) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln780_2_reg_1080 <= select_ln780_2_fu_870_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln776_3_reg_1016_pp0_iter1_reg) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln780_3_reg_1085 <= select_ln780_3_fu_882_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln776_4_reg_1034_pp0_iter1_reg) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                select_ln780_4_reg_1100 <= select_ln780_4_fu_902_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln776_5_reg_1038_pp0_iter1_reg) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                select_ln780_5_reg_1105 <= select_ln780_5_fu_914_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln776_6_reg_1042_pp0_iter2_reg) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                select_ln780_6_reg_1120 <= select_ln780_6_fu_934_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln776_7_reg_1046_pp0_iter2_reg) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                select_ln780_7_reg_1125 <= select_ln780_7_fu_946_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln776_reg_990_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                select_ln780_reg_1060 <= select_ln780_fu_838_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln776_1_reg_994_pp0_iter1_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                tmp_2_1_reg_1055 <= grp_fu_376_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln776_reg_990_pp0_iter1_reg) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                tmp_2_reg_1050 <= grp_fu_370_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage3_subdone, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0, ap_idle_pp0_1to3, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to3 = ap_const_logic_1))) and (ap_reset_idle_pp0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    and_ln776_1_fu_582_p2 <= (or_ln776_1_fu_576_p2 and grp_fu_404_p2);
    and_ln776_2_fu_623_p2 <= (or_ln776_2_fu_617_p2 and grp_fu_398_p2);
    and_ln776_3_fu_664_p2 <= (or_ln776_3_fu_658_p2 and grp_fu_404_p2);
    and_ln776_4_fu_705_p2 <= (or_ln776_4_fu_699_p2 and grp_fu_398_p2);
    and_ln776_5_fu_746_p2 <= (or_ln776_5_fu_740_p2 and grp_fu_404_p2);
    and_ln776_6_fu_787_p2 <= (or_ln776_6_fu_781_p2 and grp_fu_398_p2);
    and_ln776_7_fu_828_p2 <= (or_ln776_7_fu_822_p2 and grp_fu_404_p2);
    and_ln776_fu_541_p2 <= (or_ln776_fu_535_p2 and grp_fu_398_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_00001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_00001 <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to3_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to3 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to2)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to2 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln776_1_fu_547_p1 <= data_1_read_1_reg_962;
    bitcast_ln776_2_fu_588_p1 <= data_2_read_1_reg_983;
    bitcast_ln776_3_fu_629_p1 <= data_3_read_1_reg_976;
    bitcast_ln776_4_fu_670_p1 <= data_4_read_1_reg_1005;
    bitcast_ln776_5_fu_711_p1 <= data_5_read_1_reg_998;
    bitcast_ln776_6_fu_752_p1 <= data_6_read_1_reg_1027;
    bitcast_ln776_7_fu_793_p1 <= data_7_read_1_reg_1020;
    bitcast_ln776_fu_506_p1 <= data_0_read_1_reg_969;

    grp_fu_370_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, reg_448, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, data_0_read_1_reg_969, data_2_read_1_reg_983, and_ln776_fu_541_p2, data_4_read_1_reg_1005, and_ln776_2_fu_623_p2, and_ln776_4_fu_705_p2, ap_block_pp0_stage3, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_370_p0 <= reg_448;
        elsif ((((ap_const_lv1_1 = and_ln776_4_fu_705_p2) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_lv1_0 = and_ln776_4_fu_705_p2) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            grp_fu_370_p0 <= data_4_read_1_reg_1005;
        elsif ((((ap_const_lv1_1 = and_ln776_2_fu_623_p2) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_lv1_0 = and_ln776_2_fu_623_p2) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_370_p0 <= data_2_read_1_reg_983;
        elsif ((((ap_const_lv1_1 = and_ln776_fu_541_p2) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_lv1_0 = and_ln776_fu_541_p2) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_370_p0 <= data_0_read_1_reg_969;
        else 
            grp_fu_370_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_370_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, and_ln776_fu_541_p2, and_ln776_2_fu_623_p2, and_ln776_4_fu_705_p2, ap_block_pp0_stage3, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_370_p1 <= ap_const_lv32_BE000000;
        elsif ((((ap_const_lv1_1 = and_ln776_4_fu_705_p2) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_lv1_1 = and_ln776_2_fu_623_p2) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_lv1_1 = and_ln776_fu_541_p2) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_370_p1 <= ap_const_lv32_3F867D5F;
        elsif ((((ap_const_lv1_0 = and_ln776_4_fu_705_p2) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_lv1_0 = and_ln776_2_fu_623_p2) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_lv1_0 = and_ln776_fu_541_p2) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_370_p1 <= ap_const_lv32_44800000;
        else 
            grp_fu_370_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_376_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, reg_454, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, data_1_read_1_reg_962, data_3_read_1_reg_976, and_ln776_1_fu_582_p2, data_5_read_1_reg_998, and_ln776_3_fu_664_p2, and_ln776_5_fu_746_p2, ap_block_pp0_stage3, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_376_p0 <= reg_454;
        elsif ((((ap_const_lv1_1 = and_ln776_5_fu_746_p2) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_lv1_0 = and_ln776_5_fu_746_p2) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            grp_fu_376_p0 <= data_5_read_1_reg_998;
        elsif ((((ap_const_lv1_1 = and_ln776_3_fu_664_p2) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_lv1_0 = and_ln776_3_fu_664_p2) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_376_p0 <= data_3_read_1_reg_976;
        elsif ((((ap_const_lv1_1 = and_ln776_1_fu_582_p2) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_lv1_0 = and_ln776_1_fu_582_p2) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_376_p0 <= data_1_read_1_reg_962;
        else 
            grp_fu_376_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_376_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, and_ln776_1_fu_582_p2, and_ln776_3_fu_664_p2, and_ln776_5_fu_746_p2, ap_block_pp0_stage3, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_376_p1 <= ap_const_lv32_BE000000;
        elsif ((((ap_const_lv1_1 = and_ln776_5_fu_746_p2) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_lv1_1 = and_ln776_3_fu_664_p2) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_lv1_1 = and_ln776_1_fu_582_p2) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_376_p1 <= ap_const_lv32_3F867D5F;
        elsif ((((ap_const_lv1_0 = and_ln776_5_fu_746_p2) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_lv1_0 = and_ln776_3_fu_664_p2) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_lv1_0 = and_ln776_1_fu_582_p2) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_376_p1 <= ap_const_lv32_44800000;
        else 
            grp_fu_376_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_384_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, reg_460, reg_472, ap_CS_fsm_pp0_stage1, reg_484, ap_CS_fsm_pp0_stage2, data_6_read_1_reg_1027, and_ln776_6_fu_787_p2, ap_block_pp0_stage3, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            grp_fu_384_p0 <= reg_484;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_384_p0 <= reg_472;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_384_p0 <= reg_460;
        elsif ((((ap_const_lv1_1 = and_ln776_6_fu_787_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_lv1_0 = and_ln776_6_fu_787_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_384_p0 <= data_6_read_1_reg_1027;
        else 
            grp_fu_384_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_384_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, and_ln776_6_fu_787_p2, ap_block_pp0_stage3, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_384_p1 <= ap_const_lv32_BE000000;
        elsif (((ap_const_lv1_1 = and_ln776_6_fu_787_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_384_p1 <= ap_const_lv32_3F867D5F;
        elsif (((ap_const_lv1_0 = and_ln776_6_fu_787_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_384_p1 <= ap_const_lv32_44800000;
        else 
            grp_fu_384_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_390_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, reg_466, ap_CS_fsm_pp0_stage1, reg_478, ap_CS_fsm_pp0_stage2, reg_490, data_7_read_1_reg_1020, and_ln776_7_fu_828_p2, ap_block_pp0_stage3, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            grp_fu_390_p0 <= reg_490;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_390_p0 <= reg_478;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_390_p0 <= reg_466;
        elsif ((((ap_const_lv1_1 = and_ln776_7_fu_828_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_lv1_0 = and_ln776_7_fu_828_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_390_p0 <= data_7_read_1_reg_1020;
        else 
            grp_fu_390_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_390_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, and_ln776_7_fu_828_p2, ap_block_pp0_stage3, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_390_p1 <= ap_const_lv32_BE000000;
        elsif (((ap_const_lv1_1 = and_ln776_7_fu_828_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_390_p1 <= ap_const_lv32_3F867D5F;
        elsif (((ap_const_lv1_0 = and_ln776_7_fu_828_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_390_p1 <= ap_const_lv32_44800000;
        else 
            grp_fu_390_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_398_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage3, data_0_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_port_reg_data_2_read, ap_port_reg_data_4_read, ap_port_reg_data_6_read, ap_block_pp0_stage3, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_fu_398_p0 <= ap_port_reg_data_6_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_398_p0 <= ap_port_reg_data_4_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_398_p0 <= ap_port_reg_data_2_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_398_p0 <= data_0_read;
            else 
                grp_fu_398_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_398_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_404_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage3, data_1_read, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_port_reg_data_3_read, ap_port_reg_data_5_read, ap_port_reg_data_7_read, ap_block_pp0_stage3, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_fu_404_p0 <= ap_port_reg_data_7_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_404_p0 <= ap_port_reg_data_5_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_404_p0 <= ap_port_reg_data_3_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_404_p0 <= data_1_read;
            else 
                grp_fu_404_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_404_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_416_p4 <= grp_p_hls_fptosi_float_i32_fu_360_ap_return(31 downto 10);
    grp_fu_426_p2 <= "0" when (grp_fu_416_p4 = ap_const_lv22_0) else "1";
    grp_fu_432_p4 <= grp_p_hls_fptosi_float_i32_fu_365_ap_return(31 downto 10);
    grp_fu_442_p2 <= "0" when (grp_fu_432_p4 = ap_const_lv22_0) else "1";

    grp_p_hls_fptosi_float_i32_fu_360_x_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, reg_496, and_ln776_2_reg_1012_pp0_iter1_reg, and_ln776_4_reg_1034_pp0_iter1_reg, and_ln776_6_reg_1042_pp0_iter2_reg, and_ln776_reg_990_pp0_iter1_reg, tmp_2_reg_1050, ap_block_pp0_stage3, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((((ap_const_lv1_0 = and_ln776_2_reg_1012_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_lv1_0 = and_ln776_6_reg_1042_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_lv1_0 = and_ln776_4_reg_1034_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_p_hls_fptosi_float_i32_fu_360_x <= reg_496;
        elsif (((ap_const_lv1_0 = and_ln776_reg_990_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            grp_p_hls_fptosi_float_i32_fu_360_x <= tmp_2_reg_1050;
        else 
            grp_p_hls_fptosi_float_i32_fu_360_x <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_p_hls_fptosi_float_i32_fu_365_x_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, reg_501, and_ln776_3_reg_1016_pp0_iter1_reg, and_ln776_5_reg_1038_pp0_iter1_reg, and_ln776_7_reg_1046_pp0_iter2_reg, and_ln776_1_reg_994_pp0_iter1_reg, tmp_2_1_reg_1055, ap_block_pp0_stage3, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((((ap_const_lv1_0 = and_ln776_3_reg_1016_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_lv1_0 = and_ln776_7_reg_1046_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_lv1_0 = and_ln776_5_reg_1038_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_p_hls_fptosi_float_i32_fu_365_x <= reg_501;
        elsif (((ap_const_lv1_0 = and_ln776_1_reg_994_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            grp_p_hls_fptosi_float_i32_fu_365_x <= tmp_2_1_reg_1055;
        else 
            grp_p_hls_fptosi_float_i32_fu_365_x <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln776_10_fu_728_p2 <= "0" when (tmp_13_fu_714_p4 = ap_const_lv8_FF) else "1";
    icmp_ln776_11_fu_734_p2 <= "1" when (trunc_ln776_5_fu_724_p1 = ap_const_lv23_0) else "0";
    icmp_ln776_12_fu_769_p2 <= "0" when (tmp_15_fu_755_p4 = ap_const_lv8_FF) else "1";
    icmp_ln776_13_fu_775_p2 <= "1" when (trunc_ln776_6_fu_765_p1 = ap_const_lv23_0) else "0";
    icmp_ln776_14_fu_810_p2 <= "0" when (tmp_17_fu_796_p4 = ap_const_lv8_FF) else "1";
    icmp_ln776_15_fu_816_p2 <= "1" when (trunc_ln776_7_fu_806_p1 = ap_const_lv23_0) else "0";
    icmp_ln776_1_fu_529_p2 <= "1" when (trunc_ln776_fu_519_p1 = ap_const_lv23_0) else "0";
    icmp_ln776_2_fu_564_p2 <= "0" when (tmp_6_fu_550_p4 = ap_const_lv8_FF) else "1";
    icmp_ln776_3_fu_570_p2 <= "1" when (trunc_ln776_1_fu_560_p1 = ap_const_lv23_0) else "0";
    icmp_ln776_4_fu_605_p2 <= "0" when (tmp_8_fu_591_p4 = ap_const_lv8_FF) else "1";
    icmp_ln776_5_fu_611_p2 <= "1" when (trunc_ln776_2_fu_601_p1 = ap_const_lv23_0) else "0";
    icmp_ln776_6_fu_646_p2 <= "0" when (tmp_s_fu_632_p4 = ap_const_lv8_FF) else "1";
    icmp_ln776_7_fu_652_p2 <= "1" when (trunc_ln776_3_fu_642_p1 = ap_const_lv23_0) else "0";
    icmp_ln776_8_fu_687_p2 <= "0" when (tmp_11_fu_673_p4 = ap_const_lv8_FF) else "1";
    icmp_ln776_9_fu_693_p2 <= "1" when (trunc_ln776_4_fu_683_p1 = ap_const_lv23_0) else "0";
    icmp_ln776_fu_523_p2 <= "0" when (tmp_3_fu_509_p4 = ap_const_lv8_FF) else "1";
    or_ln776_1_fu_576_p2 <= (icmp_ln776_3_fu_570_p2 or icmp_ln776_2_fu_564_p2);
    or_ln776_2_fu_617_p2 <= (icmp_ln776_5_fu_611_p2 or icmp_ln776_4_fu_605_p2);
    or_ln776_3_fu_658_p2 <= (icmp_ln776_7_fu_652_p2 or icmp_ln776_6_fu_646_p2);
    or_ln776_4_fu_699_p2 <= (icmp_ln776_9_fu_693_p2 or icmp_ln776_8_fu_687_p2);
    or_ln776_5_fu_740_p2 <= (icmp_ln776_11_fu_734_p2 or icmp_ln776_10_fu_728_p2);
    or_ln776_6_fu_781_p2 <= (icmp_ln776_13_fu_775_p2 or icmp_ln776_12_fu_769_p2);
    or_ln776_7_fu_822_p2 <= (icmp_ln776_15_fu_816_p2 or icmp_ln776_14_fu_810_p2);
    or_ln776_fu_535_p2 <= (icmp_ln776_fu_523_p2 or icmp_ln776_1_fu_529_p2);
    res_addr_11_gep_fu_299_p3 <= ap_const_lv64_5(3 - 1 downto 0);
    res_addr_13_gep_fu_333_p3 <= ap_const_lv64_6(3 - 1 downto 0);
    res_addr_15_gep_fu_351_p3 <= ap_const_lv64_7(3 - 1 downto 0);
    res_addr_1_gep_fu_172_p3 <= ap_const_lv64_0(3 - 1 downto 0);
    res_addr_3_gep_fu_195_p3 <= ap_const_lv64_1(3 - 1 downto 0);
    res_addr_5_gep_fu_229_p3 <= ap_const_lv64_2(3 - 1 downto 0);
    res_addr_7_gep_fu_247_p3 <= ap_const_lv64_3(3 - 1 downto 0);
    res_addr_9_gep_fu_281_p3 <= ap_const_lv64_4(3 - 1 downto 0);

    res_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, and_ln776_2_reg_1012_pp0_iter1_reg, and_ln776_4_reg_1034_pp0_iter1_reg, and_ln776_6_reg_1042_pp0_iter2_reg, and_ln776_reg_990_pp0_iter1_reg, ap_block_pp0_stage3, ap_block_pp0_stage1, ap_block_pp0_stage2, res_addr_1_gep_fu_172_p3, res_addr_5_gep_fu_229_p3, res_addr_9_gep_fu_281_p3, res_addr_13_gep_fu_333_p3)
    begin
        if (((ap_const_lv1_1 = and_ln776_6_reg_1042_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            res_address0 <= res_addr_13_gep_fu_333_p3;
        elsif (((ap_const_lv1_0 = and_ln776_6_reg_1042_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            res_address0 <= ap_const_lv64_6(3 - 1 downto 0);
        elsif (((ap_const_lv1_1 = and_ln776_4_reg_1034_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            res_address0 <= res_addr_9_gep_fu_281_p3;
        elsif (((ap_const_lv1_0 = and_ln776_4_reg_1034_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            res_address0 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif (((ap_const_lv1_1 = and_ln776_2_reg_1012_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            res_address0 <= res_addr_5_gep_fu_229_p3;
        elsif (((ap_const_lv1_0 = and_ln776_2_reg_1012_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            res_address0 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif (((ap_const_lv1_1 = and_ln776_reg_990_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            res_address0 <= res_addr_1_gep_fu_172_p3;
        elsif (((ap_const_lv1_0 = and_ln776_reg_990_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            res_address0 <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            res_address0 <= "XXX";
        end if; 
    end process;


    res_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, and_ln776_3_reg_1016_pp0_iter1_reg, and_ln776_5_reg_1038_pp0_iter1_reg, and_ln776_7_reg_1046_pp0_iter2_reg, and_ln776_1_reg_994_pp0_iter1_reg, ap_block_pp0_stage3, ap_block_pp0_stage1, ap_block_pp0_stage2, res_addr_3_gep_fu_195_p3, res_addr_7_gep_fu_247_p3, res_addr_11_gep_fu_299_p3, res_addr_15_gep_fu_351_p3)
    begin
        if (((ap_const_lv1_1 = and_ln776_7_reg_1046_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            res_address1 <= res_addr_15_gep_fu_351_p3;
        elsif (((ap_const_lv1_0 = and_ln776_7_reg_1046_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            res_address1 <= ap_const_lv64_7(3 - 1 downto 0);
        elsif (((ap_const_lv1_1 = and_ln776_5_reg_1038_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            res_address1 <= res_addr_11_gep_fu_299_p3;
        elsif (((ap_const_lv1_0 = and_ln776_5_reg_1038_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            res_address1 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif (((ap_const_lv1_1 = and_ln776_3_reg_1016_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            res_address1 <= res_addr_7_gep_fu_247_p3;
        elsif (((ap_const_lv1_0 = and_ln776_3_reg_1016_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            res_address1 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif (((ap_const_lv1_1 = and_ln776_1_reg_994_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            res_address1 <= res_addr_3_gep_fu_195_p3;
        elsif (((ap_const_lv1_0 = and_ln776_1_reg_994_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            res_address1 <= ap_const_lv64_1(3 - 1 downto 0);
        else 
            res_address1 <= "XXX";
        end if; 
    end process;


    res_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, and_ln776_2_reg_1012_pp0_iter1_reg, and_ln776_4_reg_1034_pp0_iter1_reg, and_ln776_6_reg_1042_pp0_iter2_reg, and_ln776_reg_990_pp0_iter1_reg)
    begin
        if ((((ap_const_lv1_1 = and_ln776_4_reg_1034_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_lv1_0 = and_ln776_4_reg_1034_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_lv1_1 = and_ln776_6_reg_1042_pp0_iter2_reg) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_0 = and_ln776_6_reg_1042_pp0_iter2_reg) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_1 = and_ln776_2_reg_1012_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_lv1_0 = and_ln776_2_reg_1012_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_lv1_1 = and_ln776_reg_990_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_lv1_0 = and_ln776_reg_990_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            res_ce0 <= ap_const_logic_1;
        else 
            res_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    res_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, and_ln776_3_reg_1016_pp0_iter1_reg, and_ln776_5_reg_1038_pp0_iter1_reg, and_ln776_7_reg_1046_pp0_iter2_reg, and_ln776_1_reg_994_pp0_iter1_reg)
    begin
        if ((((ap_const_lv1_1 = and_ln776_5_reg_1038_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_lv1_0 = and_ln776_5_reg_1038_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_lv1_1 = and_ln776_7_reg_1046_pp0_iter2_reg) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_0 = and_ln776_7_reg_1046_pp0_iter2_reg) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_1 = and_ln776_3_reg_1016_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_lv1_0 = and_ln776_3_reg_1016_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_lv1_1 = and_ln776_1_reg_994_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_lv1_0 = and_ln776_1_reg_994_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            res_ce1 <= ap_const_logic_1;
        else 
            res_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    res_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage3, selu_table5_q0, reg_448_pp0_iter1_reg, reg_460_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, reg_472_pp0_iter2_reg, ap_CS_fsm_pp0_stage2, reg_484_pp0_iter2_reg, and_ln776_2_reg_1012_pp0_iter1_reg, and_ln776_4_reg_1034_pp0_iter1_reg, and_ln776_6_reg_1042_pp0_iter2_reg, and_ln776_reg_990_pp0_iter1_reg, ap_block_pp0_stage3, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if (((ap_const_lv1_1 = and_ln776_6_reg_1042_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            res_d0 <= reg_484_pp0_iter2_reg;
        elsif (((ap_const_lv1_1 = and_ln776_4_reg_1034_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            res_d0 <= reg_472_pp0_iter2_reg;
        elsif (((ap_const_lv1_1 = and_ln776_2_reg_1012_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            res_d0 <= reg_460_pp0_iter2_reg;
        elsif (((ap_const_lv1_1 = and_ln776_reg_990_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            res_d0 <= reg_448_pp0_iter1_reg;
        elsif ((((ap_const_lv1_0 = and_ln776_4_reg_1034_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_lv1_0 = and_ln776_6_reg_1042_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_lv1_0 = and_ln776_2_reg_1012_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_lv1_0 = and_ln776_reg_990_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            res_d0 <= selu_table5_q0;
        else 
            res_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    res_d1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage3, selu_table5_q1, reg_454_pp0_iter1_reg, reg_466_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, reg_478_pp0_iter2_reg, ap_CS_fsm_pp0_stage2, reg_490_pp0_iter2_reg, and_ln776_3_reg_1016_pp0_iter1_reg, and_ln776_5_reg_1038_pp0_iter1_reg, and_ln776_7_reg_1046_pp0_iter2_reg, and_ln776_1_reg_994_pp0_iter1_reg, ap_block_pp0_stage3, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if (((ap_const_lv1_1 = and_ln776_7_reg_1046_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            res_d1 <= reg_490_pp0_iter2_reg;
        elsif (((ap_const_lv1_1 = and_ln776_5_reg_1038_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            res_d1 <= reg_478_pp0_iter2_reg;
        elsif (((ap_const_lv1_1 = and_ln776_3_reg_1016_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            res_d1 <= reg_466_pp0_iter2_reg;
        elsif (((ap_const_lv1_1 = and_ln776_1_reg_994_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            res_d1 <= reg_454_pp0_iter1_reg;
        elsif ((((ap_const_lv1_0 = and_ln776_5_reg_1038_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_lv1_0 = and_ln776_7_reg_1046_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_lv1_0 = and_ln776_3_reg_1016_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_lv1_0 = and_ln776_1_reg_994_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            res_d1 <= selu_table5_q1;
        else 
            res_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    res_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, and_ln776_2_reg_1012_pp0_iter1_reg, and_ln776_4_reg_1034_pp0_iter1_reg, and_ln776_6_reg_1042_pp0_iter2_reg, and_ln776_reg_990_pp0_iter1_reg)
    begin
        if ((((ap_const_lv1_1 = and_ln776_4_reg_1034_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_lv1_0 = and_ln776_4_reg_1034_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_lv1_1 = and_ln776_6_reg_1042_pp0_iter2_reg) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_0 = and_ln776_6_reg_1042_pp0_iter2_reg) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_1 = and_ln776_2_reg_1012_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_lv1_0 = and_ln776_2_reg_1012_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_lv1_1 = and_ln776_reg_990_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_lv1_0 = and_ln776_reg_990_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            res_we0 <= ap_const_logic_1;
        else 
            res_we0 <= ap_const_logic_0;
        end if; 
    end process;


    res_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, and_ln776_3_reg_1016_pp0_iter1_reg, and_ln776_5_reg_1038_pp0_iter1_reg, and_ln776_7_reg_1046_pp0_iter2_reg, and_ln776_1_reg_994_pp0_iter1_reg)
    begin
        if ((((ap_const_lv1_1 = and_ln776_5_reg_1038_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_lv1_0 = and_ln776_5_reg_1038_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_lv1_1 = and_ln776_7_reg_1046_pp0_iter2_reg) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_0 = and_ln776_7_reg_1046_pp0_iter2_reg) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_1 = and_ln776_3_reg_1016_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_lv1_0 = and_ln776_3_reg_1016_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_lv1_1 = and_ln776_1_reg_994_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_lv1_0 = and_ln776_1_reg_994_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            res_we1 <= ap_const_logic_1;
        else 
            res_we1 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln780_1_fu_850_p3 <= 
        ap_const_lv10_3FF when (grp_fu_442_p2(0) = '1') else 
        trunc_ln780_1_fu_846_p1;
    select_ln780_2_fu_870_p3 <= 
        ap_const_lv10_3FF when (grp_fu_426_p2(0) = '1') else 
        trunc_ln780_2_fu_866_p1;
    select_ln780_3_fu_882_p3 <= 
        ap_const_lv10_3FF when (grp_fu_442_p2(0) = '1') else 
        trunc_ln780_3_fu_878_p1;
    select_ln780_4_fu_902_p3 <= 
        ap_const_lv10_3FF when (grp_fu_426_p2(0) = '1') else 
        trunc_ln780_4_fu_898_p1;
    select_ln780_5_fu_914_p3 <= 
        ap_const_lv10_3FF when (grp_fu_442_p2(0) = '1') else 
        trunc_ln780_5_fu_910_p1;
    select_ln780_6_fu_934_p3 <= 
        ap_const_lv10_3FF when (grp_fu_426_p2(0) = '1') else 
        trunc_ln780_6_fu_930_p1;
    select_ln780_7_fu_946_p3 <= 
        ap_const_lv10_3FF when (grp_fu_442_p2(0) = '1') else 
        trunc_ln780_7_fu_942_p1;
    select_ln780_fu_838_p3 <= 
        ap_const_lv10_3FF when (grp_fu_426_p2(0) = '1') else 
        trunc_ln780_fu_834_p1;

    selu_table5_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage1, ap_block_pp0_stage2, zext_ln781_fu_858_p1, zext_ln781_2_fu_890_p1, zext_ln781_4_fu_922_p1, zext_ln781_6_fu_954_p1)
    begin
        if ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                selu_table5_address0 <= zext_ln781_6_fu_954_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                selu_table5_address0 <= zext_ln781_4_fu_922_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                selu_table5_address0 <= zext_ln781_2_fu_890_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                selu_table5_address0 <= zext_ln781_fu_858_p1(10 - 1 downto 0);
            else 
                selu_table5_address0 <= "XXXXXXXXXX";
            end if;
        else 
            selu_table5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    selu_table5_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage1, ap_block_pp0_stage2, zext_ln781_1_fu_862_p1, zext_ln781_3_fu_894_p1, zext_ln781_5_fu_926_p1, zext_ln781_7_fu_958_p1)
    begin
        if ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                selu_table5_address1 <= zext_ln781_7_fu_958_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                selu_table5_address1 <= zext_ln781_5_fu_926_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                selu_table5_address1 <= zext_ln781_3_fu_894_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                selu_table5_address1 <= zext_ln781_1_fu_862_p1(10 - 1 downto 0);
            else 
                selu_table5_address1 <= "XXXXXXXXXX";
            end if;
        else 
            selu_table5_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    selu_table5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            selu_table5_ce0 <= ap_const_logic_1;
        else 
            selu_table5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    selu_table5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            selu_table5_ce1 <= ap_const_logic_1;
        else 
            selu_table5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_11_fu_673_p4 <= bitcast_ln776_4_fu_670_p1(30 downto 23);
    tmp_13_fu_714_p4 <= bitcast_ln776_5_fu_711_p1(30 downto 23);
    tmp_15_fu_755_p4 <= bitcast_ln776_6_fu_752_p1(30 downto 23);
    tmp_17_fu_796_p4 <= bitcast_ln776_7_fu_793_p1(30 downto 23);
    tmp_3_fu_509_p4 <= bitcast_ln776_fu_506_p1(30 downto 23);
    tmp_6_fu_550_p4 <= bitcast_ln776_1_fu_547_p1(30 downto 23);
    tmp_8_fu_591_p4 <= bitcast_ln776_2_fu_588_p1(30 downto 23);
    tmp_s_fu_632_p4 <= bitcast_ln776_3_fu_629_p1(30 downto 23);
    trunc_ln776_1_fu_560_p1 <= bitcast_ln776_1_fu_547_p1(23 - 1 downto 0);
    trunc_ln776_2_fu_601_p1 <= bitcast_ln776_2_fu_588_p1(23 - 1 downto 0);
    trunc_ln776_3_fu_642_p1 <= bitcast_ln776_3_fu_629_p1(23 - 1 downto 0);
    trunc_ln776_4_fu_683_p1 <= bitcast_ln776_4_fu_670_p1(23 - 1 downto 0);
    trunc_ln776_5_fu_724_p1 <= bitcast_ln776_5_fu_711_p1(23 - 1 downto 0);
    trunc_ln776_6_fu_765_p1 <= bitcast_ln776_6_fu_752_p1(23 - 1 downto 0);
    trunc_ln776_7_fu_806_p1 <= bitcast_ln776_7_fu_793_p1(23 - 1 downto 0);
    trunc_ln776_fu_519_p1 <= bitcast_ln776_fu_506_p1(23 - 1 downto 0);
    trunc_ln780_1_fu_846_p1 <= grp_p_hls_fptosi_float_i32_fu_365_ap_return(10 - 1 downto 0);
    trunc_ln780_2_fu_866_p1 <= grp_p_hls_fptosi_float_i32_fu_360_ap_return(10 - 1 downto 0);
    trunc_ln780_3_fu_878_p1 <= grp_p_hls_fptosi_float_i32_fu_365_ap_return(10 - 1 downto 0);
    trunc_ln780_4_fu_898_p1 <= grp_p_hls_fptosi_float_i32_fu_360_ap_return(10 - 1 downto 0);
    trunc_ln780_5_fu_910_p1 <= grp_p_hls_fptosi_float_i32_fu_365_ap_return(10 - 1 downto 0);
    trunc_ln780_6_fu_930_p1 <= grp_p_hls_fptosi_float_i32_fu_360_ap_return(10 - 1 downto 0);
    trunc_ln780_7_fu_942_p1 <= grp_p_hls_fptosi_float_i32_fu_365_ap_return(10 - 1 downto 0);
    trunc_ln780_fu_834_p1 <= grp_p_hls_fptosi_float_i32_fu_360_ap_return(10 - 1 downto 0);
    zext_ln781_1_fu_862_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln780_1_reg_1065),64));
    zext_ln781_2_fu_890_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln780_2_reg_1080),64));
    zext_ln781_3_fu_894_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln780_3_reg_1085),64));
    zext_ln781_4_fu_922_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln780_4_reg_1100),64));
    zext_ln781_5_fu_926_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln780_5_reg_1105),64));
    zext_ln781_6_fu_954_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln780_6_reg_1120),64));
    zext_ln781_7_fu_958_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln780_7_reg_1125),64));
    zext_ln781_fu_858_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln780_reg_1060),64));
end behav;
