
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.086953                       # Number of seconds simulated
sim_ticks                                 86952966500                       # Number of ticks simulated
final_tick                                86952966500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 396427                       # Simulator instruction rate (inst/s)
host_op_rate                                   396427                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              341589752                       # Simulator tick rate (ticks/s)
host_mem_usage                                 186128                       # Number of bytes of host memory used
host_seconds                                   254.55                       # Real time elapsed on the host
sim_insts                                   100911990                       # Number of instructions simulated
sim_ops                                     100911990                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  86952966500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       34595008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         261440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           34856448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     34595008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      34595008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        49920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           49920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          540547                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4085                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              544632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          780                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                780                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         397858859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3006683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             400865541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    397858859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        397858859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         574103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               574103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         574103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        397858859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3006683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            401439645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    500964.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    397268.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4002.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.039864058500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        29995                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        29995                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1308784                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             472262                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      544633                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     540817                       # Number of write requests accepted
system.mem_ctrls.readBursts                    544633                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   540817                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               25681280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9175232                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32060288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                34856512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34612288                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 143363                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 39853                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            105313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            123539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            122536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            125616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            133857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            176992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6295                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   86952960000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                544633                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               540817                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  349341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   44788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  25018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  30165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  30587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  32372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  32139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  30522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  30424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  30259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  30437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  30229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  30088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  30041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  30075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       168956                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    341.730817                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   238.198752                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   276.547038                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35506     21.01%     21.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        38581     22.83%     43.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        30342     17.96%     61.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        21146     12.52%     74.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13438      7.95%     82.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11080      6.56%     88.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5700      3.37%     92.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4754      2.81%     95.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8409      4.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       168956                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        29995                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.377696                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     13.062590                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.574226                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          23170     77.25%     77.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          6815     22.72%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             5      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         29995                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        29995                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.700850                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.656340                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.270438                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21683     72.29%     72.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              821      2.74%     75.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4543     15.15%     90.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1330      4.43%     94.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1142      3.81%     98.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              320      1.07%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              139      0.46%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               16      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         29995                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst     25425152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       256128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32060288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 292401202.896280705929                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2945592.431282951031                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 368708386.734568715096                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       540548                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4085                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       540817                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  15119760500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    179011000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2140269273250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27971.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43821.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3957474.11                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   7774959000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             15298771500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2006350000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19375.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38125.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       295.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       368.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    400.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    398.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.22                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   308914                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  424330                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.70                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      80107.75                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1045845780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                555861240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2695378560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2436471540                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         4036955520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           7666528500                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             92016000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     15248914740                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       253160640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       8606575440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            42637707960                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            490.353690                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          69902204500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     37170000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1707680000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  35800906000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    659459750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   15305912000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  33441838750                       # Time in different power states
system.mem_ctrls_1.actEnergy                160585740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 85326780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               169682100                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              178445700                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         4012984560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          11517538560                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            319826880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      6422914470                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      4101064320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       8693132460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            35661929310                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            410.128955                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          60861149250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    640138750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1697540000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  36096179750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  10679556250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   23753980250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  14085571500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  86952966500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                19216884                       # Number of BP lookups
system.cpu.branchPred.condPredicted          14319850                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2605404                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             17268251                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10303862                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             59.669401                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1226320                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          456085                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             405288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            50797                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         8053                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     13084202                       # DTB read hits
system.cpu.dtb.read_misses                         39                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                 13084241                       # DTB read accesses
system.cpu.dtb.write_hits                     8652997                       # DTB write hits
system.cpu.dtb.write_misses                        20                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                 8653017                       # DTB write accesses
system.cpu.dtb.data_hits                     21737199                       # DTB hits
system.cpu.dtb.data_misses                         59                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                 21737258                       # DTB accesses
system.cpu.itb.fetch_hits                    48712650                       # ITB hits
system.cpu.itb.fetch_misses                       101                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                48712751                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                 99201                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     86952966500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        173905960                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           65376476                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      144054456                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    19216884                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11935470                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      70216033                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 5211296                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1108                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          167                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  48712650                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               1073142                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          138199541                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.042366                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.531828                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 86246173     62.41%     62.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 10871750      7.87%     70.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 12135541      8.78%     79.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  6872684      4.97%     84.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 22073393     15.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            138199541                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.110502                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.828347                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 29014241                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              74668567                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  10203190                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              22330703                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1982840                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              9125191                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                646326                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              116509296                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                188484                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                1982840                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 31658199                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                46770244                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        3742076                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  15667010                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              38379172                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              111736518                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents              24196536                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      7                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   5591                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            87578602                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             164019271                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        161960623                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           1871389                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              80289328                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  7289274                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             439111                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts         169483                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  78535600                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             13616594                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             8758580                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            161114                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            28986                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  106279952                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              231772                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 105641031                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            146777                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         5599733                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2372650                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             30                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     138199541                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.764409                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.879019                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            68234640     49.37%     49.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            38798716     28.07%     77.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            27417807     19.84%     97.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2986811      2.16%     99.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              761567      0.55%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       138199541                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 4958491     99.86%     99.86% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   2509      0.05%     99.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  4498      0.09%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                    54      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     1      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   12      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               168      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              81824895     77.46%     77.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               637628      0.60%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              527387      0.50%     78.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               69355      0.07%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              110866      0.10%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             162794      0.15%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               17054      0.02%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               4714      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             13294488     12.58%     91.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             8399712      7.95%     99.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          322060      0.30%     99.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         269910      0.26%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              105641031                       # Type of FU issued
system.cpu.iq.rate                           0.607461                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     4965565                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.047004                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          351621100                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         110568847                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    101987200                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             2972845                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1542714                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1457936                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              109117723                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 1488705                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           110199                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1377396                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         4669                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          105                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       227144                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        63721                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1982840                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  311207                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1587                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           108473446                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           1262422                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              13616594                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              8758580                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             165501                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1584                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            105                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         896578                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1151009                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2047587                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             104035013                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              13084241                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1606018                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       1961722                       # number of nop insts executed
system.cpu.iew.exec_refs                     21737258                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 13399593                       # Number of branches executed
system.cpu.iew.exec_stores                    8653017                       # Number of stores executed
system.cpu.iew.exec_rate                     0.598226                       # Inst execution rate
system.cpu.iew.wb_sent                      103445289                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     103445136                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  43601877                       # num instructions producing a value
system.cpu.iew.wb_consumers                  48351974                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.594834                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.901760                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         5749008                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          231742                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1982675                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    135908995                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.755832                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.938365                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     69152813     50.88%     50.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     39912248     29.37%     80.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     19922176     14.66%     94.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      4719280      3.47%     98.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2202478      1.62%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    135908995                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            102724352                       # Number of instructions committed
system.cpu.commit.committedOps              102724352                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       20770634                       # Number of memory references committed
system.cpu.commit.loads                      12239198                       # Number of loads committed
system.cpu.commit.membars                       66270                       # Number of memory barriers committed
system.cpu.commit.branches                   12926278                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1435556                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  98716946                       # Number of committed integer instructions.
system.cpu.commit.function_calls               934341                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1812438      1.76%      1.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         78586235     76.50%     78.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          634150      0.62%     78.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     78.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         504720      0.49%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          60190      0.06%     79.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt         106905      0.10%     79.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        161394      0.16%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          17054      0.02%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          4361      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        11993774     11.68%     91.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        8262199      8.04%     99.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       311694      0.30%     99.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       269238      0.26%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         102724352                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2202478                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    242179058                       # The number of ROB reads
system.cpu.rob.rob_writes                   219237266                       # The number of ROB writes
system.cpu.timesIdled                          423223                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        35706419                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100911990                       # Number of Instructions Simulated
system.cpu.committedOps                     100911990                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.723343                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.723343                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.580268                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.580268                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                155188263                       # number of integer regfile reads
system.cpu.int_regfile_writes                81468383                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   1805343                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1052807                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  723553                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 132544                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  86952966500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           954.714165                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              875490                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3081                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            284.157741                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   954.714165                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.932338                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.932338                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1004                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          986                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          42887517                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         42887517                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  86952966500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     12839701                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12839701                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      8462080                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8462080                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        66268                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        66268                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        66270                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        66270                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     21301781                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         21301781                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     21301781                       # number of overall hits
system.cpu.dcache.overall_hits::total        21301781                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4309                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4309                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         3086                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3086                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data         7395                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7395                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7395                       # number of overall misses
system.cpu.dcache.overall_misses::total          7395                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    321760500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    321760500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    215879500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    215879500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       121500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       121500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    537640000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    537640000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    537640000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    537640000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     12844010                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12844010                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      8465166                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8465166                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        66270                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        66270                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        66270                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        66270                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     21309176                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     21309176                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     21309176                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     21309176                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000335                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000335                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000365                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000365                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000030                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000030                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000347                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000347                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000347                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000347                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74671.733581                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74671.733581                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69954.471808                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69954.471808                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        60750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        60750                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72703.177823                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72703.177823                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72703.177823                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72703.177823                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          192                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           32                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          780                       # number of writebacks
system.cpu.dcache.writebacks::total               780                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1103                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1103                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2209                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2209                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         3312                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3312                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3312                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3312                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3206                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3206                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          877                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          877                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4083                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4083                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4083                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4083                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    240652000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    240652000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     67103000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     67103000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       119500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       119500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    307755000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    307755000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    307755000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    307755000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000250                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000250                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000104                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000030                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000192                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000192                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000192                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000192                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75063.006862                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75063.006862                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76514.253136                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76514.253136                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        59750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        59750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75374.724467                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75374.724467                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75374.724467                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75374.724467                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3081                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  86952966500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.699648                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            25309403                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            540037                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             46.866054                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.699648                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991601                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991601                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          418                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          97965847                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         97965847                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  86952966500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     48074012                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        48074012                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     48074012                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         48074012                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     48074012                       # number of overall hits
system.cpu.icache.overall_hits::total        48074012                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst       638638                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        638638                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst       638638                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         638638                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       638638                       # number of overall misses
system.cpu.icache.overall_misses::total        638638                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  36035650495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  36035650495                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst  36035650495                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  36035650495                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  36035650495                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  36035650495                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     48712650                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     48712650                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     48712650                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     48712650                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     48712650                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     48712650                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013110                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013110                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013110                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013110                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013110                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013110                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56425.785022                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56425.785022                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56425.785022                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56425.785022                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56425.785022                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56425.785022                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        35104                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               402                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    87.323383                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       540037                       # number of writebacks
system.cpu.icache.writebacks::total            540037                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        98090                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        98090                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst        98090                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        98090                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        98090                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        98090                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       540548                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       540548                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst       540548                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       540548                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       540548                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       540548                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  30823622500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  30823622500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  30823622500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  30823622500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  30823622500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  30823622500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011097                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011097                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011097                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011097                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011097                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011097                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57022.914709                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57022.914709                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57022.914709                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57022.914709                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57022.914709                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57022.914709                       # average overall mshr miss latency
system.cpu.icache.replacements                 540037                       # number of replacements
system.membus.snoop_filter.tot_requests       1087751                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       543118                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  86952966500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             543755                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          780                       # Transaction distribution
system.membus.trans_dist::WritebackClean       540037                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2301                       # Transaction distribution
system.membus.trans_dist::ReadExReq               877                       # Transaction distribution
system.membus.trans_dist::ReadExResp              877                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         540548                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3208                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1621132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        11251                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1632383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     69157376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       311360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                69468736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            544633                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  544633    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              544633                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3333124000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2823082747                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           22102999                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
