# rfsoc_47dr
# é¡¹ç›®åç§° (Project Name): [RFSoC-Data-Acquisition]

[Optional: Add a one-sentence project summary here / åœ¨æ­¤å¤„æ·»åŠ ä¸€å¥è¯çš„é¡¹ç›®ç®€ä»‹]

---

## ğŸŒ Language / è¯­è¨€
- [English](#english-version)
- [ä¸­æ–‡ç‰ˆ](#ä¸­æ–‡ç‰ˆ)

---

<a name="english-version"></a>
## English Version

### ğŸ›  Development Environment
* **Hardware**: Xilinx RFSoC [e.g., ZCU111 / ZCU216]
* **Vivado Version**: 202x.x
* **Software**: Vitis / SDK 202x.x
* **Host Side**: Python 3.x (PYNQ compatible)

### ğŸ“ Directory Structure
* `hw/`: Verilog/SystemVerilog sources, XDC constraints.
* `ip/`: IP configuration files (.xci).
* `sw/`: Embedded C source code (Vitis).
* `python/`: Host scripts and Jupyter Notebooks.
* `scripts/`: Tcl scripts for project recreation.
* `bitstream/`: Pre-compiled `.bit` and `.hwh` files.

### ğŸš€ How to Rebuild
1. Open **Vivado Tcl Console**.
2. Navigate to the project root: `cd <project_path>/scripts/`.
3. Run: `source rebuild_project.tcl`.

---

<a name="ä¸­æ–‡ç‰ˆ"></a>
## ä¸­æ–‡ç‰ˆ

### ğŸ›  å¼€å‘ç¯å¢ƒ
* **ç¡¬ä»¶å¹³å°**: Xilinx RFSoC [ä¾‹å¦‚ï¼šZCU111 / ZCU216]
* **Vivado ç‰ˆæœ¬**: 202x.x
* **è½¯ä»¶å¼€å‘**: Vitis / SDK 202x.x
* **ä¸Šä½æœº**: Python 3.x (å…¼å®¹ PYNQ)

### ğŸ“ ç›®å½•ç»“æ„è¯´æ˜
* `hw/`: åŒ…å« Verilog/SystemVerilog æºç ã€XDC çº¦æŸã€‚
* `ip/`: IP æ ¸é…ç½®æ–‡ä»¶ (.xci)ã€‚
* `sw/`: åµŒå…¥å¼ C æºç  (Vitis å·¥ç¨‹)ã€‚
* `python/`: ä¸Šä½æœºæ§åˆ¶è„šæœ¬ã€Jupyter æ¼”ç¤ºã€‚
* `scripts/`: åŒ…å«å·¥ç¨‹é‡å»ºçš„ Tcl è„šæœ¬ã€‚
* `bitstream/`: å­˜æ”¾å·²ç¼–è¯‘çš„æ¯”ç‰¹æµ (.bit) å’Œç¡¬ä»¶æè¿° (.hwh)ã€‚

### ğŸš€ å¦‚ä½•é‡å»ºå·¥ç¨‹
1. æ‰“å¼€ **Vivado Tcl Console**ã€‚
2. åˆ‡æ¢åˆ°é¡¹ç›®è·¯å¾„: `cd <é¡¹ç›®è·¯å¾„>/scripts/`ã€‚
3. æ‰§è¡Œå‘½ä»¤: `source rebuild_project.tcl`ã€‚

---

## ğŸ“„ License / å¼€æºåè®®
This project is licensed under the **MIT License**.
æœ¬é¡¹ç›®é‡‡ç”¨ **MIT** å¼€æºåè®®ã€‚