Warning (10268): Verilog HDL information at cmsdk_uart_capture.v(133): always construct contains both blocking and non-blocking assignments File: D:/Verilog/EECE490_Lab/D5_Bulbasaur/M0_Simulation/cmsdk_uart_capture.v Line: 133
