//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_add_mul_tanh_tanh_backward_1 // -- Begin function triton_poi_fused_add_mul_tanh_tanh_backward_1
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
                                        // @triton_poi_fused_add_mul_tanh_tanh_backward_1
.visible .entry triton_poi_fused_add_mul_tanh_tanh_backward_1(
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_mul_tanh_tanh_backward_1_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_mul_tanh_tanh_backward_1_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_mul_tanh_tanh_backward_1_param_2,
	.param .u32 triton_poi_fused_add_mul_tanh_tanh_backward_1_param_3
)
.reqntid 32, 1, 1
{
	.reg .pred 	%p<8>;
	.reg .b32 	%r<24>;
	.reg .f32 	%f<29>;
	.reg .b64 	%rd<9>;
	.loc	1 19 0                          // cgtzrk5g6w24fvzemzltntynr5mnnzinqlqn4d5cs23v46tc3ayn.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cgtzrk5g6w24fvzemzltntynr5mnnzinqlqn4d5cs23v46tc3ayn.py:19:0

// %bb.0:
	ld.param.u64 	%rd2, [triton_poi_fused_add_mul_tanh_tanh_backward_1_param_2];
	ld.param.u64 	%rd1, [triton_poi_fused_add_mul_tanh_tanh_backward_1_param_1];
	ld.param.u64 	%rd4, [triton_poi_fused_add_mul_tanh_tanh_backward_1_param_0];
$L__tmp0:
	.loc	1 21 28                         // cgtzrk5g6w24fvzemzltntynr5mnnzinqlqn4d5cs23v46tc3ayn.py:21:28
	// begin inline asm
	mov.u32 %r4, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // cgtzrk5g6w24fvzemzltntynr5mnnzinqlqn4d5cs23v46tc3ayn.py:21:33
	shl.b32 	%r6, %r4, 4;
	.loc	1 22 36                         // cgtzrk5g6w24fvzemzltntynr5mnnzinqlqn4d5cs23v46tc3ayn.py:22:36
	mov.u32 	%r1, %tid.x;
	and.b32  	%r7, %r1, 15;
	.loc	1 22 23                         // cgtzrk5g6w24fvzemzltntynr5mnnzinqlqn4d5cs23v46tc3ayn.py:22:23
	or.b32  	%r2, %r6, %r7;
	.loc	1 23 21                         // cgtzrk5g6w24fvzemzltntynr5mnnzinqlqn4d5cs23v46tc3ayn.py:23:21
	setp.lt.s32 	%p1, %r2, 16;
	.loc	1 25 19                         // cgtzrk5g6w24fvzemzltntynr5mnnzinqlqn4d5cs23v46tc3ayn.py:25:19
	shr.s32 	%r9, %r2, 31;
	shr.u32 	%r10, %r9, 30;
	add.s32 	%r11, %r2, %r10;
	.loc	1 24 19                         // cgtzrk5g6w24fvzemzltntynr5mnnzinqlqn4d5cs23v46tc3ayn.py:24:19
	and.b32  	%r12, %r11, -4;
	sub.s32 	%r13, %r2, %r12;
	.loc	1 27 41                         // cgtzrk5g6w24fvzemzltntynr5mnnzinqlqn4d5cs23v46tc3ayn.py:27:41
	shl.b32 	%r14, %r11, 1;
	and.b32  	%r15, %r14, -8;
	.loc	1 27 34                         // cgtzrk5g6w24fvzemzltntynr5mnnzinqlqn4d5cs23v46tc3ayn.py:27:34
	add.s32 	%r16, %r13, %r15;
	.loc	1 27 39                         // cgtzrk5g6w24fvzemzltntynr5mnnzinqlqn4d5cs23v46tc3ayn.py:27:39
	add.s32 	%r17, %r16, 4;
	.loc	1 27 30                         // cgtzrk5g6w24fvzemzltntynr5mnnzinqlqn4d5cs23v46tc3ayn.py:27:30
	mul.wide.s32 	%rd5, %r17, 4;
	add.s64 	%rd3, %rd4, %rd5;
	.loc	1 27 46                         // cgtzrk5g6w24fvzemzltntynr5mnnzinqlqn4d5cs23v46tc3ayn.py:27:46
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.b32 { %r5 }, [ %rd3 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r5;
	.loc	1 28 26                         // cgtzrk5g6w24fvzemzltntynr5mnnzinqlqn4d5cs23v46tc3ayn.py:28:26
	abs.ftz.f32 	%f2, %f1;
	setp.ltu.f32 	%p2, %f2, 0f3F19999A;
	@%p2 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %__internal_fmad.exit3.i
	mul.f32 	%f14, %f1, %f1;
	mov.f32 	%f15, 0fBD563CAE;
	mov.f32 	%f16, 0f3C80F082;
	fma.rn.ftz.f32 	%f17, %f16, %f14, %f15;
	mov.f32 	%f18, 0f3E085941;
	fma.rn.ftz.f32 	%f19, %f17, %f14, %f18;
	mov.f32 	%f20, 0fBEAAA9ED;
	fma.rn.ftz.f32 	%f21, %f19, %f14, %f20;
	mov.f32 	%f22, 0f00000000;
	fma.rn.ftz.f32 	%f23, %f21, %f14, %f22;
	fma.rn.ftz.f32 	%f28, %f23, %f1, %f1;
	bra.uni 	$L__BB0_3;
$L__BB0_1:                              // %__internal_fmad.exit1.i
	mul.f32 	%f8, %f2, 0f4038AA3B;
	ex2.approx.ftz.f32 	%f9, %f8;
	add.f32 	%f7, %f9, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f6,%f7;
	// end inline asm
	mov.f32 	%f10, 0f3F800000;
	mov.f32 	%f11, 0fC0000000;
	fma.rn.ftz.f32 	%f12, %f6, %f11, %f10;
	setp.ge.f32 	%p3, %f2, 0f41102CB4;
	selp.f32 	%f13, 0f3F800000, %f12, %p3;
	mov.b32 	%r18, %f13;
	and.b32  	%r19, %r5, -2147483648;
	or.b32  	%r20, %r19, %r18;
	mov.b32 	%f28, %r20;
$L__BB0_3:                              // %__nv_tanhf.exit
	.loc	1 22 36                         // cgtzrk5g6w24fvzemzltntynr5mnnzinqlqn4d5cs23v46tc3ayn.py:22:36
	and.b32  	%r23, %r1, 16;
	.loc	1 30 18                         // cgtzrk5g6w24fvzemzltntynr5mnnzinqlqn4d5cs23v46tc3ayn.py:30:18
	add.f32 	%f24, %f28, 0f3F800000;
	.loc	1 34 18                         // cgtzrk5g6w24fvzemzltntynr5mnnzinqlqn4d5cs23v46tc3ayn.py:34:18
	fma.rn.f32 	%f25, %f24, 0f40C00000, 0fC1200000;
	.loc	1 36 18                         // cgtzrk5g6w24fvzemzltntynr5mnnzinqlqn4d5cs23v46tc3ayn.py:36:18
	neg.f32 	%f26, %f28;
	fma.rn.f32 	%f27, %f26, %f28, 0f3F800000;
	.loc	1 37 25                         // cgtzrk5g6w24fvzemzltntynr5mnnzinqlqn4d5cs23v46tc3ayn.py:37:25
	mul.wide.s32 	%rd8, %r2, 4;
	add.s64 	%rd6, %rd1, %rd8;
	.loc	1 37 36                         // cgtzrk5g6w24fvzemzltntynr5mnnzinqlqn4d5cs23v46tc3ayn.py:37:36
	setp.eq.s32 	%p7, %r23, 0;
	mov.b32 	%r21, %f25;
	and.pred  	%p4, %p7, %p1;
	// begin inline asm
	@%p4 st.global.b32 [ %rd6 + 0 ], { %r21 };
	// end inline asm
	.loc	1 38 25                         // cgtzrk5g6w24fvzemzltntynr5mnnzinqlqn4d5cs23v46tc3ayn.py:38:25
	add.s64 	%rd7, %rd2, %rd8;
	.loc	1 38 36                         // cgtzrk5g6w24fvzemzltntynr5mnnzinqlqn4d5cs23v46tc3ayn.py:38:36
	mov.b32 	%r22, %f27;
	// begin inline asm
	@%p4 st.global.b32 [ %rd7 + 0 ], { %r22 };
	// end inline asm
	.loc	1 38 4                          // cgtzrk5g6w24fvzemzltntynr5mnnzinqlqn4d5cs23v46tc3ayn.py:38:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/gt/cgtzrk5g6w24fvzemzltntynr5mnnzinqlqn4d5cs23v46tc3ayn.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 103
.b8 116
.b8 122
.b8 114
.b8 107
.b8 53
.b8 103
.b8 54
.b8 119
.b8 50
.b8 52
.b8 102
.b8 118
.b8 122
.b8 101
.b8 109
.b8 122
.b8 108
.b8 116
.b8 110
.b8 116
.b8 121
.b8 110
.b8 114
.b8 53
.b8 109
.b8 110
.b8 110
.b8 122
.b8 105
.b8 110
.b8 113
.b8 108
.b8 113
.b8 110
.b8 52
.b8 100
.b8 53
.b8 99
.b8 115
.b8 50
.b8 51
.b8 118
.b8 52
.b8 54
.b8 116
.b8 99
.b8 51
.b8 97
.b8 121
.b8 110
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 103
.b8 116
.b8 0
	}
	.section	.debug_macinfo	{	}
