{"vcs1":{"timestamp_begin":1754282165.268500465, "rt":0.11, "ut":0.06, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1754282163.559457000}
{"VCS_COMP_START_TIME": 1754282163.559457000}
{"VCS_COMP_END_TIME": 1754282165.475584068}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -timescale=1ns/1ps -debug_access+all +vcs+lic+wait -lca -kdb +lint=PCWM +lint=TFIPC-L +define+UVM_NO_DEPRECATED +define+UVM_OBJECT_MUST_HAVE_CONSTRUCTOR -f ../sim/axi4_compile.f -l ./logs/compile.log"}
