Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Jun 29 17:56:34 2022
| Host         : zero-X555QG running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_utilization -hierarchical -file nexys4ddr_utilization_hierarchical_place.rpt
| Design       : nexys4ddr
| Device       : 7a100tcsg324-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------+-------------------+------------+------------+---------+------+------+--------+--------+--------------+
|    Instance    |       Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+----------------+-------------------+------------+------------+---------+------+------+--------+--------+--------------+
| nexys4ddr      |             (top) |       2400 |       2280 |     120 |    0 | 1786 |     14 |      0 |            0 |
|   (nexys4ddr)  |             (top) |        285 |        253 |      32 |    0 |  616 |     14 |      0 |            0 |
|   MOTOR        |             MOTOR |         39 |         39 |       0 |    0 |   43 |      0 |      0 |            0 |
|   picorv32     |          picorv32 |       2076 |       1988 |      88 |    0 | 1127 |      0 |      0 |            0 |
|     (picorv32) |          picorv32 |       1358 |       1270 |      88 |    0 |  672 |      0 |      0 |            0 |
|     pcpi_div   | picorv32_pcpi_div |        387 |        387 |       0 |    0 |  200 |      0 |      0 |            0 |
|     pcpi_mul   | picorv32_pcpi_mul |        332 |        332 |       0 |    0 |  255 |      0 |      0 |            0 |
+----------------+-------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


