Analysis & Synthesis report for rvcore32
Mon Oct 24 15:20:24 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for Top-level Entity: |test
 14. Source assignments for uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0|altsyncram:altsyncram_component|altsyncram_9n24:auto_generated
 15. Parameter Settings for User Entity Instance: uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0|altsyncram:altsyncram_component
 16. altsyncram Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "control_unit:control_unit1"
 18. Port Connectivity Checks: "uut_fetch:uut_fetch1"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Oct 24 15:20:24 2022       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; rvcore32                                    ;
; Top-level Entity Name              ; test                                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 315                                         ;
;     Total combinational functions  ; 136                                         ;
;     Dedicated logic registers      ; 243                                         ;
; Total registers                    ; 243                                         ;
; Total pins                         ; 98                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 131,072                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; test               ; rvcore32           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                 ;
+-----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                  ; Library ;
+-----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------+---------+
; components/control_unit.vhd       ; yes             ; User VHDL File                         ; /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd       ;         ;
; components/uut_fetch.vhd          ; yes             ; User VHDL File                         ; /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd          ;         ;
; components/memory_interface_1.vhd ; yes             ; User VHDL File                         ; /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd ;         ;
; components/rom/rom.vhd            ; yes             ; User Wizard-Generated File             ; /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd            ;         ;
; components/test.vhd               ; yes             ; User VHDL File                         ; /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd               ;         ;
; altsyncram.tdf                    ; yes             ; Megafunction                           ; /home/mj/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                   ;         ;
; stratix_ram_block.inc             ; yes             ; Megafunction                           ; /home/mj/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc            ;         ;
; lpm_mux.inc                       ; yes             ; Megafunction                           ; /home/mj/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                      ;         ;
; lpm_decode.inc                    ; yes             ; Megafunction                           ; /home/mj/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                   ;         ;
; aglobal211.inc                    ; yes             ; Megafunction                           ; /home/mj/intelFPGA_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                   ;         ;
; a_rdenreg.inc                     ; yes             ; Megafunction                           ; /home/mj/intelFPGA_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                    ;         ;
; altrom.inc                        ; yes             ; Megafunction                           ; /home/mj/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altrom.inc                       ;         ;
; altram.inc                        ; yes             ; Megafunction                           ; /home/mj/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altram.inc                       ;         ;
; altdpram.inc                      ; yes             ; Megafunction                           ; /home/mj/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                     ;         ;
; db/altsyncram_9n24.tdf            ; yes             ; Auto-Generated Megafunction            ; /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/db/altsyncram_9n24.tdf            ;         ;
; memory_files/test1.mif            ; yes             ; Auto-Found Memory Initialization File  ; /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/memory_files/test1.mif            ;         ;
; db/mux_p1b.tdf                    ; yes             ; Auto-Generated Megafunction            ; /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/db/mux_p1b.tdf                    ;         ;
+-----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 315       ;
;                                             ;           ;
; Total combinational functions               ; 136       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 38        ;
;     -- 3 input functions                    ; 20        ;
;     -- <=2 input functions                  ; 78        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 70        ;
;     -- arithmetic mode                      ; 66        ;
;                                             ;           ;
; Total registers                             ; 243       ;
;     -- Dedicated logic registers            ; 243       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 98        ;
; Total memory bits                           ; 131072    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 163       ;
; Total fan-out                               ; 1442      ;
; Average fan-out                             ; 2.44      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                   ; Entity Name        ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |test                                           ; 136 (0)             ; 243 (0)                   ; 131072      ; 0          ; 0            ; 0       ; 0         ; 98   ; 0            ; 0          ; |test                                                                                                                                 ; test               ; work         ;
;    |control_unit:control_unit1|                 ; 10 (10)             ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |test|control_unit:control_unit1                                                                                                      ; control_unit       ; work         ;
;    |uut_fetch:uut_fetch1|                       ; 126 (32)            ; 238 (160)                 ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |test|uut_fetch:uut_fetch1                                                                                                            ; uut_fetch          ; work         ;
;       |memory_interface_1:mem1|                 ; 94 (85)             ; 78 (76)                   ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |test|uut_fetch:uut_fetch1|memory_interface_1:mem1                                                                                    ; memory_interface_1 ; work         ;
;          |rom:u0|                               ; 9 (0)               ; 2 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |test|uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0                                                                             ; rom                ; work         ;
;             |altsyncram:altsyncram_component|   ; 9 (0)               ; 2 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |test|uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0|altsyncram:altsyncram_component                                             ; altsyncram         ; work         ;
;                |altsyncram_9n24:auto_generated| ; 9 (1)               ; 2 (2)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |test|uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0|altsyncram:altsyncram_component|altsyncram_9n24:auto_generated              ; altsyncram_9n24    ; work         ;
;                   |mux_p1b:mux2|                ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |test|uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0|altsyncram:altsyncram_component|altsyncram_9n24:auto_generated|mux_p1b:mux2 ; mux_p1b            ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------------------------------------+
; Name                                                                                                                          ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------------------------------------+
; uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0|altsyncram:altsyncram_component|altsyncram_9n24:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 16384        ; 8            ; --           ; --           ; 131072 ; /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/memory_files/test1.mif ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                              ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                           ; IP Include File        ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+------------------------+
; Altera ; ROM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |test|uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0 ; components/rom/rom.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; uut_fetch:uut_fetch1|instruction[0]                                                                                                     ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|instruction[1]                                                                                                     ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|instruction[2]                                                                                                     ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|instruction[3]                                                                                                     ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|instruction[4]                                                                                                     ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|instruction[5]                                                                                                     ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|instruction[6]                                                                                                     ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|instruction[7]                                                                                                     ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|instruction[8]                                                                                                     ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|instruction[9]                                                                                                     ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|instruction[10]                                                                                                    ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|instruction[11]                                                                                                    ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|instruction[12]                                                                                                    ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|instruction[13]                                                                                                    ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|instruction[14]                                                                                                    ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|instruction[15]                                                                                                    ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|instruction[16]                                                                                                    ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|instruction[17]                                                                                                    ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|instruction[18]                                                                                                    ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|instruction[19]                                                                                                    ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|instruction[20]                                                                                                    ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|instruction[21]                                                                                                    ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|instruction[22]                                                                                                    ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|instruction[23]                                                                                                    ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|instruction[24]                                                                                                    ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|instruction[25]                                                                                                    ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|instruction[26]                                                                                                    ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|instruction[27]                                                                                                    ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|instruction[28]                                                                                                    ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|instruction[29]                                                                                                    ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|instruction[30]                                                                                                    ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|instruction[31]                                                                                                    ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_out[0]                                                                                                          ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_out[1]                                                                                                          ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_out[2]                                                                                                          ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_out[3]                                                                                                          ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_out[4]                                                                                                          ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_out[5]                                                                                                          ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_out[6]                                                                                                          ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_out[7]                                                                                                          ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_out[8]                                                                                                          ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_out[9]                                                                                                          ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_out[10]                                                                                                         ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_out[11]                                                                                                         ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_out[12]                                                                                                         ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_out[13]                                                                                                         ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_out[14]                                                                                                         ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_out[15]                                                                                                         ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_out[16]                                                                                                         ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_out[17]                                                                                                         ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_out[18]                                                                                                         ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_out[19]                                                                                                         ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_out[20]                                                                                                         ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_out[21]                                                                                                         ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_out[22]                                                                                                         ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_out[23]                                                                                                         ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_out[24]                                                                                                         ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_out[25]                                                                                                         ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_out[26]                                                                                                         ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_out[27]                                                                                                         ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_out[28]                                                                                                         ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_out[29]                                                                                                         ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_out[30]                                                                                                         ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_out[31]                                                                                                         ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_out[0]                                                                                                         ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_out[1]                                                                                                         ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_out[2]                                                                                                         ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_out[3]                                                                                                         ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_out[4]                                                                                                         ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_out[5]                                                                                                         ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_out[6]                                                                                                         ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_out[7]                                                                                                         ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_out[8]                                                                                                         ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_out[9]                                                                                                         ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_out[10]                                                                                                        ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_out[11]                                                                                                        ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_out[12]                                                                                                        ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_out[13]                                                                                                        ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_out[14]                                                                                                        ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_out[15]                                                                                                        ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_out[16]                                                                                                        ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_out[17]                                                                                                        ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_out[18]                                                                                                        ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_out[19]                                                                                                        ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_out[20]                                                                                                        ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_out[21]                                                                                                        ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_out[22]                                                                                                        ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_out[23]                                                                                                        ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_out[24]                                                                                                        ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_out[25]                                                                                                        ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_out[26]                                                                                                        ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_out[27]                                                                                                        ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_out[28]                                                                                                        ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_out[29]                                                                                                        ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_out[30]                                                                                                        ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_out[31]                                                                                                        ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data[0]                                                                               ; yes                                                              ; yes                                        ;
; control_unit:control_unit1|current_state                                                                                                ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data[1]                                                                               ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data[2]                                                                               ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data[3]                                                                               ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data[4]                                                                               ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data[5]                                                                               ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data[6]                                                                               ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data[7]                                                                               ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data[8]                                                                               ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data[9]                                                                               ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data[10]                                                                              ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data[11]                                                                              ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data[12]                                                                              ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data[13]                                                                              ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data[14]                                                                              ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data[15]                                                                              ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data[16]                                                                              ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data[17]                                                                              ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data[18]                                                                              ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data[19]                                                                              ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data[20]                                                                              ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data[21]                                                                              ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data[22]                                                                              ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data[23]                                                                              ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data[24]                                                                              ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data[25]                                                                              ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data[26]                                                                              ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data[27]                                                                              ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data[28]                                                                              ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data[29]                                                                              ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data[30]                                                                              ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data[31]                                                                              ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_i[0]                                                                                                            ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_i[1]                                                                                                            ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_i[2]                                                                                                            ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_i[3]                                                                                                            ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_i[4]                                                                                                            ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_i[5]                                                                                                            ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_i[6]                                                                                                            ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_i[7]                                                                                                            ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_i[8]                                                                                                            ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_i[9]                                                                                                            ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_i[10]                                                                                                           ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_i[11]                                                                                                           ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_i[12]                                                                                                           ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_i[13]                                                                                                           ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_i[14]                                                                                                           ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_i[15]                                                                                                           ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_i[16]                                                                                                           ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_i[17]                                                                                                           ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_i[18]                                                                                                           ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_i[19]                                                                                                           ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_i[20]                                                                                                           ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_i[21]                                                                                                           ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_i[22]                                                                                                           ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_i[23]                                                                                                           ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_i[24]                                                                                                           ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_i[25]                                                                                                           ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_i[26]                                                                                                           ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_i[27]                                                                                                           ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_i[28]                                                                                                           ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_i[29]                                                                                                           ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_i[30]                                                                                                           ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc_i[31]                                                                                                           ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_i[0]                                                                                                           ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_i[1]                                                                                                           ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_i[2]                                                                                                           ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_i[3]                                                                                                           ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_i[4]                                                                                                           ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_i[5]                                                                                                           ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_i[6]                                                                                                           ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_i[7]                                                                                                           ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_i[8]                                                                                                           ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_i[9]                                                                                                           ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_i[10]                                                                                                          ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_i[11]                                                                                                          ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_i[12]                                                                                                          ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_i[13]                                                                                                          ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_i[14]                                                                                                          ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_i[15]                                                                                                          ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_i[16]                                                                                                          ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_i[17]                                                                                                          ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_i[18]                                                                                                          ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_i[19]                                                                                                          ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_i[20]                                                                                                          ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_i[21]                                                                                                          ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_i[22]                                                                                                          ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_i[23]                                                                                                          ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_i[24]                                                                                                          ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_i[25]                                                                                                          ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_i[26]                                                                                                          ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_i[27]                                                                                                          ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_i[28]                                                                                                          ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_i[29]                                                                                                          ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_i[30]                                                                                                          ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|pc4_i[31]                                                                                                          ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data_partial[0]                                                                       ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|current_state                                                                              ; yes                                                              ; yes                                        ;
; control_unit:control_unit1|fetch_en                                                                                                     ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|cycle_i[2]                                                                                 ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|cycle_i[1]                                                                                 ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|cycle_i[0]                                                                                 ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data_partial[1]                                                                       ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data_partial[2]                                                                       ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data_partial[3]                                                                       ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data_partial[4]                                                                       ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data_partial[5]                                                                       ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data_partial[6]                                                                       ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data_partial[7]                                                                       ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data_partial[8]                                                                       ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data_partial[9]                                                                       ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data_partial[10]                                                                      ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data_partial[11]                                                                      ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data_partial[12]                                                                      ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data_partial[13]                                                                      ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data_partial[14]                                                                      ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data_partial[15]                                                                      ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data_partial[16]                                                                      ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data_partial[17]                                                                      ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data_partial[18]                                                                      ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data_partial[19]                                                                      ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data_partial[20]                                                                      ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data_partial[21]                                                                      ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data_partial[22]                                                                      ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_data_partial[23]                                                                      ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0|altsyncram:altsyncram_component|altsyncram_9n24:auto_generated|out_address_reg_a[0] ; yes                                                              ; yes                                        ;
; control_unit:control_unit1|cycle_i[1]                                                                                                   ; yes                                                              ; yes                                        ;
; control_unit:control_unit1|cycle_i[0]                                                                                                   ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|done_i                                                                                     ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|read_en                                                                                    ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|address_i[0]                                                                               ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|address_i[1]                                                                               ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|address_i[2]                                                                               ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|address_i[3]                                                                               ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|address_i[4]                                                                               ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|address_i[5]                                                                               ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|address_i[6]                                                                               ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|address_i[7]                                                                               ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|address_i[8]                                                                               ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|address_i[9]                                                                               ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|address_i[10]                                                                              ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|address_i[11]                                                                              ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|address_i[12]                                                                              ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0|altsyncram:altsyncram_component|altsyncram_9n24:auto_generated|address_reg_a[0]     ; yes                                                              ; yes                                        ;
; control_unit:control_unit1|fetch_done_i                                                                                                 ; yes                                                              ; yes                                        ;
; uut_fetch:uut_fetch1|memory_interface_1:mem1|address_i[13]                                                                              ; yes                                                              ; yes                                        ;
; Total number of protected registers is 243                                                                                              ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 243   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 107   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 137   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |test|uut_fetch:uut_fetch1|memory_interface_1:mem1|cycle_i[0]   ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |test|uut_fetch:uut_fetch1|memory_interface_1:mem1|address_i[4] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+


+------------------------------------------------+
; Source assignments for Top-level Entity: |test ;
+-------------------+-------+------+-------------+
; Assignment        ; Value ; From ; To          ;
+-------------------+-------+------+-------------+
; PRESERVE_REGISTER ; on    ; -    ; -           ;
+-------------------+-------+------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0|altsyncram:altsyncram_component|altsyncram_9n24:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0|altsyncram:altsyncram_component         ;
+------------------------------------+------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                              ; Type           ;
+------------------------------------+------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                  ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                 ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                 ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                  ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                                ; Untyped        ;
; WIDTH_A                            ; 8                                                                                  ; Signed Integer ;
; WIDTHAD_A                          ; 14                                                                                 ; Signed Integer ;
; NUMWORDS_A                         ; 16384                                                                              ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0                                                                             ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                               ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                               ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                               ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                               ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                               ; Untyped        ;
; WIDTH_B                            ; 1                                                                                  ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                  ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                  ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                             ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                             ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                             ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                             ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                       ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                             ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                               ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                               ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                               ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                               ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                               ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                               ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                  ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                  ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                               ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                  ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                               ; Untyped        ;
; INIT_FILE                          ; /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/memory_files/test1.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                             ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                  ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                    ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                    ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                              ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                              ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                  ; Signed Integer ;
; DEVICE_FAMILY                      ; MAX 10                                                                             ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_9n24                                                                    ; Untyped        ;
+------------------------------------+------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                   ;
; Entity Instance                           ; uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 16384                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                   ;
;     -- NUMWORDS_B                         ; 0                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit:control_unit1"                                                                  ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; mem_wait      ; Input  ; Info     ; Stuck at GND                                                                        ;
; mem_done      ; Input  ; Info     ; Stuck at GND                                                                        ;
; branch        ; Input  ; Info     ; Stuck at GND                                                                        ;
; stall         ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_mem_en      ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_mem_en      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uut_out[5..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uut_en[5..1]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uut_clr[5..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "uut_fetch:uut_fetch1" ;
+-----------+-------+----------+-------------------+
; Port      ; Type  ; Severity ; Details           ;
+-----------+-------+----------+-------------------+
; new_pc_in ; Input ; Info     ; Stuck at GND      ;
+-----------+-------+----------+-------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 98                          ;
; cycloneiii_ff         ; 243                         ;
;     CLR               ; 105                         ;
;     ENA               ; 135                         ;
;     ENA CLR           ; 2                           ;
;     plain             ; 1                           ;
; cycloneiii_lcell_comb ; 136                         ;
;     arith             ; 66                          ;
;         2 data inputs ; 65                          ;
;         3 data inputs ; 1                           ;
;     normal            ; 70                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 19                          ;
;         4 data inputs ; 38                          ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 4.30                        ;
; Average LUT depth     ; 1.63                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Mon Oct 24 15:20:08 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rvcore32 -c rvcore32
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file components/control_unit.vhd
    Info (12022): Found design unit 1: control_unit-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd Line: 26
    Info (12023): Found entity 1: control_unit File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/main.vhd
    Info (12022): Found design unit 1: main-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd Line: 15
    Info (12023): Found entity 1: main File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file components/memory_interface.vhd
    Info (12022): Found design unit 1: memory_interface-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd Line: 20
    Info (12023): Found entity 1: memory_interface File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/uut_alu.vhd
    Info (12022): Found design unit 1: uut_alu-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd Line: 40
    Info (12023): Found entity 1: uut_alu File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/uut_decode.vhd
    Info (12022): Found design unit 1: uut_decode-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd Line: 37
    Info (12023): Found entity 1: uut_decode File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/uut_fetch.vhd
    Info (12022): Found design unit 1: uut_fetch-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd Line: 26
    Info (12023): Found entity 1: uut_fetch File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file components/uut_mem.vhd
    Info (12022): Found design unit 1: uut_mem-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_mem.vhd Line: 31
    Info (12023): Found entity 1: uut_mem File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_mem.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/uut_register.vhd
    Info (12022): Found design unit 1: uut_register-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_register.vhd Line: 32
    Info (12023): Found entity 1: uut_register File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_register.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file testbenches/memory_interface_tb.vhd
    Info (12022): Found design unit 1: memory_interface_tb-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_tb.vhd Line: 8
    Info (12023): Found entity 1: memory_interface_tb File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/ram/ram.vhd
    Info (12022): Found design unit 1: ram-SYN File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/ram/ram.vhd Line: 57
    Info (12023): Found entity 1: ram File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/ram/ram.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file components/memory_interface_1.vhd
    Info (12022): Found design unit 1: memory_interface_1-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 17
    Info (12023): Found entity 1: memory_interface_1 File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/rom/rom.vhd
    Info (12022): Found design unit 1: rom-SYN File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd Line: 55
    Info (12023): Found entity 1: rom File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file components/test.vhd
    Info (12022): Found design unit 1: test-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd Line: 16
    Info (12023): Found entity 1: test File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd Line: 9
Info (12021): Found 2 design units, including 0 entities, in source file components/registers.vhd
    Info (12022): Found design unit 1: registers File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/registers.vhd Line: 6
    Info (12022): Found design unit 2: registers-body File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/registers.vhd Line: 9
Info (12127): Elaborating entity "test" for the top level hierarchy
Info (12128): Elaborating entity "uut_fetch" for hierarchy "uut_fetch:uut_fetch1" File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd Line: 75
Info (12128): Elaborating entity "memory_interface_1" for hierarchy "uut_fetch:uut_fetch1|memory_interface_1:mem1" File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd Line: 46
Info (12128): Elaborating entity "rom" for hierarchy "uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0" File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 41
Info (12128): Elaborating entity "altsyncram" for hierarchy "uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0|altsyncram:altsyncram_component" File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0|altsyncram:altsyncram_component" File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd Line: 62
Info (12133): Instantiated megafunction "uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0|altsyncram:altsyncram_component" with the following parameter: File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/memory_files/test1.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9n24.tdf
    Info (12023): Found entity 1: altsyncram_9n24 File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/db/altsyncram_9n24.tdf Line: 30
Info (12128): Elaborating entity "altsyncram_9n24" for hierarchy "uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0|altsyncram:altsyncram_component|altsyncram_9n24:auto_generated" File: /home/mj/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_p1b.tdf
    Info (12023): Found entity 1: mux_p1b File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/db/mux_p1b.tdf Line: 23
Info (12128): Elaborating entity "mux_p1b" for hierarchy "uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0|altsyncram:altsyncram_component|altsyncram_9n24:auto_generated|mux_p1b:mux2" File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/db/altsyncram_9n24.tdf Line: 41
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:control_unit1" File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd Line: 96
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "control_unit:control_unit1|fetch_en" is converted into an equivalent circuit using register "control_unit:control_unit1|fetch_en~_emulated" and latch "control_unit:control_unit1|fetch_en~1" File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd Line: 17
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 437 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 96 output pins
    Info (21061): Implemented 323 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 657 megabytes
    Info: Processing ended: Mon Oct 24 15:20:24 2022
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:40


