<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>STM32 Peripheral Driver: src/stm32f10x_dma.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.7.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<h1>src/stm32f10x_dma.c File Reference</h1>  </div>
</div>
<div class="contents">

<p>This file provides all the DMA firmware functions.  
<a href="#_details">More...</a></p>
<code>#include &quot;<a class="el" href="stm32f10x__dma_8h_source.html">stm32f10x_dma.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="stm32f10x__rcc_8h_source.html">stm32f10x_rcc.h</a>&quot;</code><br/>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6589ee19eb990a6a7d04db95242661a4"></a><!-- doxytag: member="stm32f10x_dma.c::CCR_ENABLE_Set" ref="ga6589ee19eb990a6a7d04db95242661a4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCR_ENABLE_Set</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa402895c368ad35af1d7853734849034"></a><!-- doxytag: member="stm32f10x_dma.c::CCR_ENABLE_Reset" ref="gaa402895c368ad35af1d7853734849034" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCR_ENABLE_Reset</b>&nbsp;&nbsp;&nbsp;((uint32_t)0xFFFFFFFE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga76177263f2b9878765606f3bb8b9cc64"></a><!-- doxytag: member="stm32f10x_dma.c::DMA1_Channel1_IT_Mask" ref="ga76177263f2b9878765606f3bb8b9cc64" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel1_IT_Mask</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga255d8869e69919c3b5c434088239ae8c"></a><!-- doxytag: member="stm32f10x_dma.c::DMA1_Channel2_IT_Mask" ref="ga255d8869e69919c3b5c434088239ae8c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel2_IT_Mask</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x000000F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabbe4f28c48dc0c3b678cbf4a4fd79e54"></a><!-- doxytag: member="stm32f10x_dma.c::DMA1_Channel3_IT_Mask" ref="gabbe4f28c48dc0c3b678cbf4a4fd79e54" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel3_IT_Mask</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6b67cd69dbebc4d39a13b3d863a4122b"></a><!-- doxytag: member="stm32f10x_dma.c::DMA1_Channel4_IT_Mask" ref="ga6b67cd69dbebc4d39a13b3d863a4122b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel4_IT_Mask</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x0000F000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga44192309991b50231e3af515bf27bef7"></a><!-- doxytag: member="stm32f10x_dma.c::DMA1_Channel5_IT_Mask" ref="ga44192309991b50231e3af515bf27bef7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel5_IT_Mask</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x000F0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4d6e7845da3456440a947a86e1827244"></a><!-- doxytag: member="stm32f10x_dma.c::DMA1_Channel6_IT_Mask" ref="ga4d6e7845da3456440a947a86e1827244" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel6_IT_Mask</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00F00000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga510bb442153092ff35e73dcaa845d8d1"></a><!-- doxytag: member="stm32f10x_dma.c::DMA1_Channel7_IT_Mask" ref="ga510bb442153092ff35e73dcaa845d8d1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel7_IT_Mask</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x0F000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1a8a861830805d87d8f487920525125d"></a><!-- doxytag: member="stm32f10x_dma.c::DMA2_Channel1_IT_Mask" ref="ga1a8a861830805d87d8f487920525125d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA2_Channel1_IT_Mask</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x0000000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga93ffc8595a8b0f1410b9e8a348fcd480"></a><!-- doxytag: member="stm32f10x_dma.c::DMA2_Channel2_IT_Mask" ref="ga93ffc8595a8b0f1410b9e8a348fcd480" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA2_Channel2_IT_Mask</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x000000F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga96bd8d986420e19b3ce94bd67a48b24a"></a><!-- doxytag: member="stm32f10x_dma.c::DMA2_Channel3_IT_Mask" ref="ga96bd8d986420e19b3ce94bd67a48b24a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA2_Channel3_IT_Mask</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x00000F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae844f9b933a07a6f75472c3f849cbb5c"></a><!-- doxytag: member="stm32f10x_dma.c::DMA2_Channel4_IT_Mask" ref="gae844f9b933a07a6f75472c3f849cbb5c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA2_Channel4_IT_Mask</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x0000F000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaedaf3e94d362754266807d6ccbab2e3e"></a><!-- doxytag: member="stm32f10x_dma.c::DMA2_Channel5_IT_Mask" ref="gaedaf3e94d362754266807d6ccbab2e3e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA2_Channel5_IT_Mask</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x000F0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2be62bf481cd44de9ab604efe5595ff6"></a><!-- doxytag: member="stm32f10x_dma.c::FLAG_Mask" ref="ga2be62bf481cd44de9ab604efe5595ff6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>FLAG_Mask</b>&nbsp;&nbsp;&nbsp;((uint32_t)0x10000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac2c71cc75907c7c3467907e766dc4188"></a><!-- doxytag: member="stm32f10x_dma.c::CCR_CLEAR_Mask" ref="gac2c71cc75907c7c3467907e766dc4188" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CCR_CLEAR_Mask</b>&nbsp;&nbsp;&nbsp;((uint32_t)0xFFFF800F)</td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___private___functions.html#ga21ca0d50b13e502db5ab5feb484f9ece">DMA_DeInit</a> (DMA_Channel_TypeDef *DMAy_Channelx)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Deinitializes the DMAy Channelx registers to their default reset values.  <a href="group___d_m_a___private___functions.html#ga21ca0d50b13e502db5ab5feb484f9ece"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___private___functions.html#ga7c3d1b9dc041f8e5f2cfc8d5dd858278">DMA_Init</a> (DMA_Channel_TypeDef *DMAy_Channelx, <a class="el" href="struct_d_m_a___init_type_def.html">DMA_InitTypeDef</a> *DMA_InitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initializes the DMAy Channelx according to the specified parameters in the DMA_InitStruct.  <a href="group___d_m_a___private___functions.html#ga7c3d1b9dc041f8e5f2cfc8d5dd858278"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___private___functions.html#ga0f7f95f750a90a6824f4e9b6f58adc7e">DMA_StructInit</a> (<a class="el" href="struct_d_m_a___init_type_def.html">DMA_InitTypeDef</a> *DMA_InitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fills each DMA_InitStruct member with its default value.  <a href="group___d_m_a___private___functions.html#ga0f7f95f750a90a6824f4e9b6f58adc7e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___private___functions.html#ga8e7cb6b9ae5f142e2961df879cdaba65">DMA_Cmd</a> (DMA_Channel_TypeDef *DMAy_Channelx, FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the specified DMAy Channelx.  <a href="group___d_m_a___private___functions.html#ga8e7cb6b9ae5f142e2961df879cdaba65"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___private___functions.html#ga0bb60360be9cd57f96399be2f3b5eb2b">DMA_ITConfig</a> (DMA_Channel_TypeDef *DMAy_Channelx, uint32_t DMA_IT, FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the specified DMAy Channelx interrupts.  <a href="group___d_m_a___private___functions.html#ga0bb60360be9cd57f96399be2f3b5eb2b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___private___functions.html#ga511b4c402d1ff32d53f28736956cac5d">DMA_GetCurrDataCounter</a> (DMA_Channel_TypeDef *DMAy_Channelx)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Returns the number of remaining data units in the current DMAy Channelx transfer.  <a href="group___d_m_a___private___functions.html#ga511b4c402d1ff32d53f28736956cac5d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">FlagStatus&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___private___functions.html#gafcb7a6712ae8d19e5bf3f329d56d1b8c">DMA_GetFlagStatus</a> (uint32_t DMA_FLAG)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Checks whether the specified DMAy Channelx flag is set or not.  <a href="group___d_m_a___private___functions.html#gafcb7a6712ae8d19e5bf3f329d56d1b8c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___private___functions.html#ga793d2dabd284e0c148ee1bde07ec7b20">DMA_ClearFlag</a> (uint32_t DMA_FLAG)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clears the DMAy Channelx's pending flags.  <a href="group___d_m_a___private___functions.html#ga793d2dabd284e0c148ee1bde07ec7b20"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">ITStatus&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___private___functions.html#ga5d4c26f0c6615e9647193d79386b2244">DMA_GetITStatus</a> (uint32_t DMA_IT)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Checks whether the specified DMAy Channelx interrupt has occurred or not.  <a href="group___d_m_a___private___functions.html#ga5d4c26f0c6615e9647193d79386b2244"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___private___functions.html#ga8e2490f878985d3c55d584736214187d">DMA_ClearITPendingBit</a> (uint32_t DMA_IT)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clears the DMAy Channelx’s interrupt pending bits.  <a href="group___d_m_a___private___functions.html#ga8e2490f878985d3c55d584736214187d"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This file provides all the DMA firmware functions. </p>
<dl class="author"><dt><b>Author:</b></dt><dd>MCD Application Team </dd></dl>
<dl class="version"><dt><b>Version:</b></dt><dd>V3.3.0 </dd></dl>
<dl class="date"><dt><b>Date:</b></dt><dd>04/16/2010 </dd></dl>
<p>THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.</p>
<h2><center>&copy; COPYRIGHT 2010 STMicroelectronics</center></h2>
</div>
<hr class="footer"/><address class="footer"><small>Generated on Wed Aug 4 2010 16:45:57 for STM32 Peripheral Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
