
specialProblem_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ae8  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004e0  08008ce8  08008ce8  00018ce8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080091c8  080091c8  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  080091c8  080091c8  000191c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080091d0  080091d0  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080091d0  080091d0  000191d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080091d4  080091d4  000191d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  080091d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b0  200001d8  080093b0  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000488  080093b0  00020488  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020206  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000cfb7  00000000  00000000  00020249  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002481  00000000  00000000  0002d200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a08  00000000  00000000  0002f688  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000791  00000000  00000000  00030090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028a4a  00000000  00000000  00030821  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ee26  00000000  00000000  0005926b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f8264  00000000  00000000  00068091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000039f0  00000000  00000000  001602f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  00163ce8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001d8 	.word	0x200001d8
 800021c:	00000000 	.word	0x00000000
 8000220:	08008cd0 	.word	0x08008cd0

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001dc 	.word	0x200001dc
 800023c:	08008cd0 	.word	0x08008cd0

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295
 8000678:	f04f 30ff 	movne.w	r0, #4294967295
 800067c:	f000 b9a8 	b.w	80009d0 <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f83e 	bl	8000708 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__aeabi_d2lz>:
 8000698:	b508      	push	{r3, lr}
 800069a:	4602      	mov	r2, r0
 800069c:	460b      	mov	r3, r1
 800069e:	ec43 2b17 	vmov	d7, r2, r3
 80006a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006aa:	d403      	bmi.n	80006b4 <__aeabi_d2lz+0x1c>
 80006ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006b0:	f000 b80a 	b.w	80006c8 <__aeabi_d2ulz>
 80006b4:	eeb1 7b47 	vneg.f64	d7, d7
 80006b8:	ec51 0b17 	vmov	r0, r1, d7
 80006bc:	f000 f804 	bl	80006c8 <__aeabi_d2ulz>
 80006c0:	4240      	negs	r0, r0
 80006c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c6:	bd08      	pop	{r3, pc}

080006c8 <__aeabi_d2ulz>:
 80006c8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80006f8 <__aeabi_d2ulz+0x30>
 80006cc:	ec41 0b17 	vmov	d7, r0, r1
 80006d0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000700 <__aeabi_d2ulz+0x38>
 80006d4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006d8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006dc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006e0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006e8:	ee16 1a10 	vmov	r1, s12
 80006ec:	ee17 0a90 	vmov	r0, s15
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	f3af 8000 	nop.w
 80006f8:	00000000 	.word	0x00000000
 80006fc:	3df00000 	.word	0x3df00000
 8000700:	00000000 	.word	0x00000000
 8000704:	41f00000 	.word	0x41f00000

08000708 <__udivmoddi4>:
 8000708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800070c:	9e08      	ldr	r6, [sp, #32]
 800070e:	460d      	mov	r5, r1
 8000710:	4604      	mov	r4, r0
 8000712:	460f      	mov	r7, r1
 8000714:	2b00      	cmp	r3, #0
 8000716:	d14a      	bne.n	80007ae <__udivmoddi4+0xa6>
 8000718:	428a      	cmp	r2, r1
 800071a:	4694      	mov	ip, r2
 800071c:	d965      	bls.n	80007ea <__udivmoddi4+0xe2>
 800071e:	fab2 f382 	clz	r3, r2
 8000722:	b143      	cbz	r3, 8000736 <__udivmoddi4+0x2e>
 8000724:	fa02 fc03 	lsl.w	ip, r2, r3
 8000728:	f1c3 0220 	rsb	r2, r3, #32
 800072c:	409f      	lsls	r7, r3
 800072e:	fa20 f202 	lsr.w	r2, r0, r2
 8000732:	4317      	orrs	r7, r2
 8000734:	409c      	lsls	r4, r3
 8000736:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800073a:	fa1f f58c 	uxth.w	r5, ip
 800073e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000742:	0c22      	lsrs	r2, r4, #16
 8000744:	fb0e 7711 	mls	r7, lr, r1, r7
 8000748:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800074c:	fb01 f005 	mul.w	r0, r1, r5
 8000750:	4290      	cmp	r0, r2
 8000752:	d90a      	bls.n	800076a <__udivmoddi4+0x62>
 8000754:	eb1c 0202 	adds.w	r2, ip, r2
 8000758:	f101 37ff 	add.w	r7, r1, #4294967295
 800075c:	f080 811c 	bcs.w	8000998 <__udivmoddi4+0x290>
 8000760:	4290      	cmp	r0, r2
 8000762:	f240 8119 	bls.w	8000998 <__udivmoddi4+0x290>
 8000766:	3902      	subs	r1, #2
 8000768:	4462      	add	r2, ip
 800076a:	1a12      	subs	r2, r2, r0
 800076c:	b2a4      	uxth	r4, r4
 800076e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000772:	fb0e 2210 	mls	r2, lr, r0, r2
 8000776:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800077a:	fb00 f505 	mul.w	r5, r0, r5
 800077e:	42a5      	cmp	r5, r4
 8000780:	d90a      	bls.n	8000798 <__udivmoddi4+0x90>
 8000782:	eb1c 0404 	adds.w	r4, ip, r4
 8000786:	f100 32ff 	add.w	r2, r0, #4294967295
 800078a:	f080 8107 	bcs.w	800099c <__udivmoddi4+0x294>
 800078e:	42a5      	cmp	r5, r4
 8000790:	f240 8104 	bls.w	800099c <__udivmoddi4+0x294>
 8000794:	4464      	add	r4, ip
 8000796:	3802      	subs	r0, #2
 8000798:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800079c:	1b64      	subs	r4, r4, r5
 800079e:	2100      	movs	r1, #0
 80007a0:	b11e      	cbz	r6, 80007aa <__udivmoddi4+0xa2>
 80007a2:	40dc      	lsrs	r4, r3
 80007a4:	2300      	movs	r3, #0
 80007a6:	e9c6 4300 	strd	r4, r3, [r6]
 80007aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ae:	428b      	cmp	r3, r1
 80007b0:	d908      	bls.n	80007c4 <__udivmoddi4+0xbc>
 80007b2:	2e00      	cmp	r6, #0
 80007b4:	f000 80ed 	beq.w	8000992 <__udivmoddi4+0x28a>
 80007b8:	2100      	movs	r1, #0
 80007ba:	e9c6 0500 	strd	r0, r5, [r6]
 80007be:	4608      	mov	r0, r1
 80007c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007c4:	fab3 f183 	clz	r1, r3
 80007c8:	2900      	cmp	r1, #0
 80007ca:	d149      	bne.n	8000860 <__udivmoddi4+0x158>
 80007cc:	42ab      	cmp	r3, r5
 80007ce:	d302      	bcc.n	80007d6 <__udivmoddi4+0xce>
 80007d0:	4282      	cmp	r2, r0
 80007d2:	f200 80f8 	bhi.w	80009c6 <__udivmoddi4+0x2be>
 80007d6:	1a84      	subs	r4, r0, r2
 80007d8:	eb65 0203 	sbc.w	r2, r5, r3
 80007dc:	2001      	movs	r0, #1
 80007de:	4617      	mov	r7, r2
 80007e0:	2e00      	cmp	r6, #0
 80007e2:	d0e2      	beq.n	80007aa <__udivmoddi4+0xa2>
 80007e4:	e9c6 4700 	strd	r4, r7, [r6]
 80007e8:	e7df      	b.n	80007aa <__udivmoddi4+0xa2>
 80007ea:	b902      	cbnz	r2, 80007ee <__udivmoddi4+0xe6>
 80007ec:	deff      	udf	#255	; 0xff
 80007ee:	fab2 f382 	clz	r3, r2
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	f040 8090 	bne.w	8000918 <__udivmoddi4+0x210>
 80007f8:	1a8a      	subs	r2, r1, r2
 80007fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80007fe:	fa1f fe8c 	uxth.w	lr, ip
 8000802:	2101      	movs	r1, #1
 8000804:	fbb2 f5f7 	udiv	r5, r2, r7
 8000808:	fb07 2015 	mls	r0, r7, r5, r2
 800080c:	0c22      	lsrs	r2, r4, #16
 800080e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000812:	fb0e f005 	mul.w	r0, lr, r5
 8000816:	4290      	cmp	r0, r2
 8000818:	d908      	bls.n	800082c <__udivmoddi4+0x124>
 800081a:	eb1c 0202 	adds.w	r2, ip, r2
 800081e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000822:	d202      	bcs.n	800082a <__udivmoddi4+0x122>
 8000824:	4290      	cmp	r0, r2
 8000826:	f200 80cb 	bhi.w	80009c0 <__udivmoddi4+0x2b8>
 800082a:	4645      	mov	r5, r8
 800082c:	1a12      	subs	r2, r2, r0
 800082e:	b2a4      	uxth	r4, r4
 8000830:	fbb2 f0f7 	udiv	r0, r2, r7
 8000834:	fb07 2210 	mls	r2, r7, r0, r2
 8000838:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800083c:	fb0e fe00 	mul.w	lr, lr, r0
 8000840:	45a6      	cmp	lr, r4
 8000842:	d908      	bls.n	8000856 <__udivmoddi4+0x14e>
 8000844:	eb1c 0404 	adds.w	r4, ip, r4
 8000848:	f100 32ff 	add.w	r2, r0, #4294967295
 800084c:	d202      	bcs.n	8000854 <__udivmoddi4+0x14c>
 800084e:	45a6      	cmp	lr, r4
 8000850:	f200 80bb 	bhi.w	80009ca <__udivmoddi4+0x2c2>
 8000854:	4610      	mov	r0, r2
 8000856:	eba4 040e 	sub.w	r4, r4, lr
 800085a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800085e:	e79f      	b.n	80007a0 <__udivmoddi4+0x98>
 8000860:	f1c1 0720 	rsb	r7, r1, #32
 8000864:	408b      	lsls	r3, r1
 8000866:	fa22 fc07 	lsr.w	ip, r2, r7
 800086a:	ea4c 0c03 	orr.w	ip, ip, r3
 800086e:	fa05 f401 	lsl.w	r4, r5, r1
 8000872:	fa20 f307 	lsr.w	r3, r0, r7
 8000876:	40fd      	lsrs	r5, r7
 8000878:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800087c:	4323      	orrs	r3, r4
 800087e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000882:	fa1f fe8c 	uxth.w	lr, ip
 8000886:	fb09 5518 	mls	r5, r9, r8, r5
 800088a:	0c1c      	lsrs	r4, r3, #16
 800088c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000890:	fb08 f50e 	mul.w	r5, r8, lr
 8000894:	42a5      	cmp	r5, r4
 8000896:	fa02 f201 	lsl.w	r2, r2, r1
 800089a:	fa00 f001 	lsl.w	r0, r0, r1
 800089e:	d90b      	bls.n	80008b8 <__udivmoddi4+0x1b0>
 80008a0:	eb1c 0404 	adds.w	r4, ip, r4
 80008a4:	f108 3aff 	add.w	sl, r8, #4294967295
 80008a8:	f080 8088 	bcs.w	80009bc <__udivmoddi4+0x2b4>
 80008ac:	42a5      	cmp	r5, r4
 80008ae:	f240 8085 	bls.w	80009bc <__udivmoddi4+0x2b4>
 80008b2:	f1a8 0802 	sub.w	r8, r8, #2
 80008b6:	4464      	add	r4, ip
 80008b8:	1b64      	subs	r4, r4, r5
 80008ba:	b29d      	uxth	r5, r3
 80008bc:	fbb4 f3f9 	udiv	r3, r4, r9
 80008c0:	fb09 4413 	mls	r4, r9, r3, r4
 80008c4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80008c8:	fb03 fe0e 	mul.w	lr, r3, lr
 80008cc:	45a6      	cmp	lr, r4
 80008ce:	d908      	bls.n	80008e2 <__udivmoddi4+0x1da>
 80008d0:	eb1c 0404 	adds.w	r4, ip, r4
 80008d4:	f103 35ff 	add.w	r5, r3, #4294967295
 80008d8:	d26c      	bcs.n	80009b4 <__udivmoddi4+0x2ac>
 80008da:	45a6      	cmp	lr, r4
 80008dc:	d96a      	bls.n	80009b4 <__udivmoddi4+0x2ac>
 80008de:	3b02      	subs	r3, #2
 80008e0:	4464      	add	r4, ip
 80008e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80008e6:	fba3 9502 	umull	r9, r5, r3, r2
 80008ea:	eba4 040e 	sub.w	r4, r4, lr
 80008ee:	42ac      	cmp	r4, r5
 80008f0:	46c8      	mov	r8, r9
 80008f2:	46ae      	mov	lr, r5
 80008f4:	d356      	bcc.n	80009a4 <__udivmoddi4+0x29c>
 80008f6:	d053      	beq.n	80009a0 <__udivmoddi4+0x298>
 80008f8:	b156      	cbz	r6, 8000910 <__udivmoddi4+0x208>
 80008fa:	ebb0 0208 	subs.w	r2, r0, r8
 80008fe:	eb64 040e 	sbc.w	r4, r4, lr
 8000902:	fa04 f707 	lsl.w	r7, r4, r7
 8000906:	40ca      	lsrs	r2, r1
 8000908:	40cc      	lsrs	r4, r1
 800090a:	4317      	orrs	r7, r2
 800090c:	e9c6 7400 	strd	r7, r4, [r6]
 8000910:	4618      	mov	r0, r3
 8000912:	2100      	movs	r1, #0
 8000914:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000918:	f1c3 0120 	rsb	r1, r3, #32
 800091c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000920:	fa20 f201 	lsr.w	r2, r0, r1
 8000924:	fa25 f101 	lsr.w	r1, r5, r1
 8000928:	409d      	lsls	r5, r3
 800092a:	432a      	orrs	r2, r5
 800092c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000930:	fa1f fe8c 	uxth.w	lr, ip
 8000934:	fbb1 f0f7 	udiv	r0, r1, r7
 8000938:	fb07 1510 	mls	r5, r7, r0, r1
 800093c:	0c11      	lsrs	r1, r2, #16
 800093e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000942:	fb00 f50e 	mul.w	r5, r0, lr
 8000946:	428d      	cmp	r5, r1
 8000948:	fa04 f403 	lsl.w	r4, r4, r3
 800094c:	d908      	bls.n	8000960 <__udivmoddi4+0x258>
 800094e:	eb1c 0101 	adds.w	r1, ip, r1
 8000952:	f100 38ff 	add.w	r8, r0, #4294967295
 8000956:	d22f      	bcs.n	80009b8 <__udivmoddi4+0x2b0>
 8000958:	428d      	cmp	r5, r1
 800095a:	d92d      	bls.n	80009b8 <__udivmoddi4+0x2b0>
 800095c:	3802      	subs	r0, #2
 800095e:	4461      	add	r1, ip
 8000960:	1b49      	subs	r1, r1, r5
 8000962:	b292      	uxth	r2, r2
 8000964:	fbb1 f5f7 	udiv	r5, r1, r7
 8000968:	fb07 1115 	mls	r1, r7, r5, r1
 800096c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000970:	fb05 f10e 	mul.w	r1, r5, lr
 8000974:	4291      	cmp	r1, r2
 8000976:	d908      	bls.n	800098a <__udivmoddi4+0x282>
 8000978:	eb1c 0202 	adds.w	r2, ip, r2
 800097c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000980:	d216      	bcs.n	80009b0 <__udivmoddi4+0x2a8>
 8000982:	4291      	cmp	r1, r2
 8000984:	d914      	bls.n	80009b0 <__udivmoddi4+0x2a8>
 8000986:	3d02      	subs	r5, #2
 8000988:	4462      	add	r2, ip
 800098a:	1a52      	subs	r2, r2, r1
 800098c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000990:	e738      	b.n	8000804 <__udivmoddi4+0xfc>
 8000992:	4631      	mov	r1, r6
 8000994:	4630      	mov	r0, r6
 8000996:	e708      	b.n	80007aa <__udivmoddi4+0xa2>
 8000998:	4639      	mov	r1, r7
 800099a:	e6e6      	b.n	800076a <__udivmoddi4+0x62>
 800099c:	4610      	mov	r0, r2
 800099e:	e6fb      	b.n	8000798 <__udivmoddi4+0x90>
 80009a0:	4548      	cmp	r0, r9
 80009a2:	d2a9      	bcs.n	80008f8 <__udivmoddi4+0x1f0>
 80009a4:	ebb9 0802 	subs.w	r8, r9, r2
 80009a8:	eb65 0e0c 	sbc.w	lr, r5, ip
 80009ac:	3b01      	subs	r3, #1
 80009ae:	e7a3      	b.n	80008f8 <__udivmoddi4+0x1f0>
 80009b0:	4645      	mov	r5, r8
 80009b2:	e7ea      	b.n	800098a <__udivmoddi4+0x282>
 80009b4:	462b      	mov	r3, r5
 80009b6:	e794      	b.n	80008e2 <__udivmoddi4+0x1da>
 80009b8:	4640      	mov	r0, r8
 80009ba:	e7d1      	b.n	8000960 <__udivmoddi4+0x258>
 80009bc:	46d0      	mov	r8, sl
 80009be:	e77b      	b.n	80008b8 <__udivmoddi4+0x1b0>
 80009c0:	3d02      	subs	r5, #2
 80009c2:	4462      	add	r2, ip
 80009c4:	e732      	b.n	800082c <__udivmoddi4+0x124>
 80009c6:	4608      	mov	r0, r1
 80009c8:	e70a      	b.n	80007e0 <__udivmoddi4+0xd8>
 80009ca:	4464      	add	r4, ip
 80009cc:	3802      	subs	r0, #2
 80009ce:	e742      	b.n	8000856 <__udivmoddi4+0x14e>

080009d0 <__aeabi_idiv0>:
 80009d0:	4770      	bx	lr
 80009d2:	bf00      	nop

080009d4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b084      	sub	sp, #16
 80009d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80009da:	463b      	mov	r3, r7
 80009dc:	2200      	movs	r2, #0
 80009de:	601a      	str	r2, [r3, #0]
 80009e0:	605a      	str	r2, [r3, #4]
 80009e2:	609a      	str	r2, [r3, #8]
 80009e4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80009e6:	4b52      	ldr	r3, [pc, #328]	; (8000b30 <MX_ADC1_Init+0x15c>)
 80009e8:	4a52      	ldr	r2, [pc, #328]	; (8000b34 <MX_ADC1_Init+0x160>)
 80009ea:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 80009ec:	4b50      	ldr	r3, [pc, #320]	; (8000b30 <MX_ADC1_Init+0x15c>)
 80009ee:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80009f2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80009f4:	4b4e      	ldr	r3, [pc, #312]	; (8000b30 <MX_ADC1_Init+0x15c>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80009fa:	4b4d      	ldr	r3, [pc, #308]	; (8000b30 <MX_ADC1_Init+0x15c>)
 80009fc:	2201      	movs	r2, #1
 80009fe:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000a00:	4b4b      	ldr	r3, [pc, #300]	; (8000b30 <MX_ADC1_Init+0x15c>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a06:	4b4a      	ldr	r3, [pc, #296]	; (8000b30 <MX_ADC1_Init+0x15c>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a0e:	4b48      	ldr	r3, [pc, #288]	; (8000b30 <MX_ADC1_Init+0x15c>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a14:	4b46      	ldr	r3, [pc, #280]	; (8000b30 <MX_ADC1_Init+0x15c>)
 8000a16:	4a48      	ldr	r2, [pc, #288]	; (8000b38 <MX_ADC1_Init+0x164>)
 8000a18:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a1a:	4b45      	ldr	r3, [pc, #276]	; (8000b30 <MX_ADC1_Init+0x15c>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 8;
 8000a20:	4b43      	ldr	r3, [pc, #268]	; (8000b30 <MX_ADC1_Init+0x15c>)
 8000a22:	2208      	movs	r2, #8
 8000a24:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000a26:	4b42      	ldr	r3, [pc, #264]	; (8000b30 <MX_ADC1_Init+0x15c>)
 8000a28:	2201      	movs	r2, #1
 8000a2a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000a2e:	4b40      	ldr	r3, [pc, #256]	; (8000b30 <MX_ADC1_Init+0x15c>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a34:	483e      	ldr	r0, [pc, #248]	; (8000b30 <MX_ADC1_Init+0x15c>)
 8000a36:	f000 fdab 	bl	8001590 <HAL_ADC_Init>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d001      	beq.n	8000a44 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000a40:	f000 fb36 	bl	80010b0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000a44:	2303      	movs	r3, #3
 8000a46:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a48:	2301      	movs	r3, #1
 8000a4a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a50:	463b      	mov	r3, r7
 8000a52:	4619      	mov	r1, r3
 8000a54:	4836      	ldr	r0, [pc, #216]	; (8000b30 <MX_ADC1_Init+0x15c>)
 8000a56:	f000 fee3 	bl	8001820 <HAL_ADC_ConfigChannel>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d001      	beq.n	8000a64 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000a60:	f000 fb26 	bl	80010b0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000a64:	2304      	movs	r3, #4
 8000a66:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000a68:	2302      	movs	r3, #2
 8000a6a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a6c:	463b      	mov	r3, r7
 8000a6e:	4619      	mov	r1, r3
 8000a70:	482f      	ldr	r0, [pc, #188]	; (8000b30 <MX_ADC1_Init+0x15c>)
 8000a72:	f000 fed5 	bl	8001820 <HAL_ADC_ConfigChannel>
 8000a76:	4603      	mov	r3, r0
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d001      	beq.n	8000a80 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000a7c:	f000 fb18 	bl	80010b0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000a80:	230a      	movs	r3, #10
 8000a82:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000a84:	2303      	movs	r3, #3
 8000a86:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a88:	463b      	mov	r3, r7
 8000a8a:	4619      	mov	r1, r3
 8000a8c:	4828      	ldr	r0, [pc, #160]	; (8000b30 <MX_ADC1_Init+0x15c>)
 8000a8e:	f000 fec7 	bl	8001820 <HAL_ADC_ConfigChannel>
 8000a92:	4603      	mov	r3, r0
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d001      	beq.n	8000a9c <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8000a98:	f000 fb0a 	bl	80010b0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000a9c:	230d      	movs	r3, #13
 8000a9e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000aa0:	2304      	movs	r3, #4
 8000aa2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000aa4:	463b      	mov	r3, r7
 8000aa6:	4619      	mov	r1, r3
 8000aa8:	4821      	ldr	r0, [pc, #132]	; (8000b30 <MX_ADC1_Init+0x15c>)
 8000aaa:	f000 feb9 	bl	8001820 <HAL_ADC_ConfigChannel>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d001      	beq.n	8000ab8 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8000ab4:	f000 fafc 	bl	80010b0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000ab8:	2305      	movs	r3, #5
 8000aba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000abc:	2305      	movs	r3, #5
 8000abe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ac0:	463b      	mov	r3, r7
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	481a      	ldr	r0, [pc, #104]	; (8000b30 <MX_ADC1_Init+0x15c>)
 8000ac6:	f000 feab 	bl	8001820 <HAL_ADC_ConfigChannel>
 8000aca:	4603      	mov	r3, r0
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d001      	beq.n	8000ad4 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8000ad0:	f000 faee 	bl	80010b0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000ad4:	2306      	movs	r3, #6
 8000ad6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000ad8:	2306      	movs	r3, #6
 8000ada:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000adc:	463b      	mov	r3, r7
 8000ade:	4619      	mov	r1, r3
 8000ae0:	4813      	ldr	r0, [pc, #76]	; (8000b30 <MX_ADC1_Init+0x15c>)
 8000ae2:	f000 fe9d 	bl	8001820 <HAL_ADC_ConfigChannel>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d001      	beq.n	8000af0 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8000aec:	f000 fae0 	bl	80010b0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000af0:	2309      	movs	r3, #9
 8000af2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8000af4:	2307      	movs	r3, #7
 8000af6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000af8:	463b      	mov	r3, r7
 8000afa:	4619      	mov	r1, r3
 8000afc:	480c      	ldr	r0, [pc, #48]	; (8000b30 <MX_ADC1_Init+0x15c>)
 8000afe:	f000 fe8f 	bl	8001820 <HAL_ADC_ConfigChannel>
 8000b02:	4603      	mov	r3, r0
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d001      	beq.n	8000b0c <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8000b08:	f000 fad2 	bl	80010b0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000b0c:	230c      	movs	r3, #12
 8000b0e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8000b10:	2308      	movs	r3, #8
 8000b12:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b14:	463b      	mov	r3, r7
 8000b16:	4619      	mov	r1, r3
 8000b18:	4805      	ldr	r0, [pc, #20]	; (8000b30 <MX_ADC1_Init+0x15c>)
 8000b1a:	f000 fe81 	bl	8001820 <HAL_ADC_ConfigChannel>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d001      	beq.n	8000b28 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8000b24:	f000 fac4 	bl	80010b0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000b28:	bf00      	nop
 8000b2a:	3710      	adds	r7, #16
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd80      	pop	{r7, pc}
 8000b30:	200001f4 	.word	0x200001f4
 8000b34:	40012000 	.word	0x40012000
 8000b38:	0f000001 	.word	0x0f000001

08000b3c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b08c      	sub	sp, #48	; 0x30
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b44:	f107 031c 	add.w	r3, r7, #28
 8000b48:	2200      	movs	r2, #0
 8000b4a:	601a      	str	r2, [r3, #0]
 8000b4c:	605a      	str	r2, [r3, #4]
 8000b4e:	609a      	str	r2, [r3, #8]
 8000b50:	60da      	str	r2, [r3, #12]
 8000b52:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	4a45      	ldr	r2, [pc, #276]	; (8000c70 <HAL_ADC_MspInit+0x134>)
 8000b5a:	4293      	cmp	r3, r2
 8000b5c:	f040 8084 	bne.w	8000c68 <HAL_ADC_MspInit+0x12c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000b60:	4b44      	ldr	r3, [pc, #272]	; (8000c74 <HAL_ADC_MspInit+0x138>)
 8000b62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b64:	4a43      	ldr	r2, [pc, #268]	; (8000c74 <HAL_ADC_MspInit+0x138>)
 8000b66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b6a:	6453      	str	r3, [r2, #68]	; 0x44
 8000b6c:	4b41      	ldr	r3, [pc, #260]	; (8000c74 <HAL_ADC_MspInit+0x138>)
 8000b6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000b74:	61bb      	str	r3, [r7, #24]
 8000b76:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b78:	4b3e      	ldr	r3, [pc, #248]	; (8000c74 <HAL_ADC_MspInit+0x138>)
 8000b7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b7c:	4a3d      	ldr	r2, [pc, #244]	; (8000c74 <HAL_ADC_MspInit+0x138>)
 8000b7e:	f043 0304 	orr.w	r3, r3, #4
 8000b82:	6313      	str	r3, [r2, #48]	; 0x30
 8000b84:	4b3b      	ldr	r3, [pc, #236]	; (8000c74 <HAL_ADC_MspInit+0x138>)
 8000b86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b88:	f003 0304 	and.w	r3, r3, #4
 8000b8c:	617b      	str	r3, [r7, #20]
 8000b8e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b90:	4b38      	ldr	r3, [pc, #224]	; (8000c74 <HAL_ADC_MspInit+0x138>)
 8000b92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b94:	4a37      	ldr	r2, [pc, #220]	; (8000c74 <HAL_ADC_MspInit+0x138>)
 8000b96:	f043 0301 	orr.w	r3, r3, #1
 8000b9a:	6313      	str	r3, [r2, #48]	; 0x30
 8000b9c:	4b35      	ldr	r3, [pc, #212]	; (8000c74 <HAL_ADC_MspInit+0x138>)
 8000b9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba0:	f003 0301 	and.w	r3, r3, #1
 8000ba4:	613b      	str	r3, [r7, #16]
 8000ba6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ba8:	4b32      	ldr	r3, [pc, #200]	; (8000c74 <HAL_ADC_MspInit+0x138>)
 8000baa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bac:	4a31      	ldr	r2, [pc, #196]	; (8000c74 <HAL_ADC_MspInit+0x138>)
 8000bae:	f043 0302 	orr.w	r3, r3, #2
 8000bb2:	6313      	str	r3, [r2, #48]	; 0x30
 8000bb4:	4b2f      	ldr	r3, [pc, #188]	; (8000c74 <HAL_ADC_MspInit+0x138>)
 8000bb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb8:	f003 0302 	and.w	r3, r3, #2
 8000bbc:	60fb      	str	r3, [r7, #12]
 8000bbe:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8000bc0:	230d      	movs	r3, #13
 8000bc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bc4:	2303      	movs	r3, #3
 8000bc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bcc:	f107 031c 	add.w	r3, r7, #28
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	4829      	ldr	r0, [pc, #164]	; (8000c78 <HAL_ADC_MspInit+0x13c>)
 8000bd4:	f001 fdfc 	bl	80027d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8000bd8:	2378      	movs	r3, #120	; 0x78
 8000bda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bdc:	2303      	movs	r3, #3
 8000bde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be0:	2300      	movs	r3, #0
 8000be2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000be4:	f107 031c 	add.w	r3, r7, #28
 8000be8:	4619      	mov	r1, r3
 8000bea:	4824      	ldr	r0, [pc, #144]	; (8000c7c <HAL_ADC_MspInit+0x140>)
 8000bec:	f001 fdf0 	bl	80027d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000bf0:	2302      	movs	r3, #2
 8000bf2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bf4:	2303      	movs	r3, #3
 8000bf6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bfc:	f107 031c 	add.w	r3, r7, #28
 8000c00:	4619      	mov	r1, r3
 8000c02:	481f      	ldr	r0, [pc, #124]	; (8000c80 <HAL_ADC_MspInit+0x144>)
 8000c04:	f001 fde4 	bl	80027d0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000c08:	4b1e      	ldr	r3, [pc, #120]	; (8000c84 <HAL_ADC_MspInit+0x148>)
 8000c0a:	4a1f      	ldr	r2, [pc, #124]	; (8000c88 <HAL_ADC_MspInit+0x14c>)
 8000c0c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000c0e:	4b1d      	ldr	r3, [pc, #116]	; (8000c84 <HAL_ADC_MspInit+0x148>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c14:	4b1b      	ldr	r3, [pc, #108]	; (8000c84 <HAL_ADC_MspInit+0x148>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c1a:	4b1a      	ldr	r3, [pc, #104]	; (8000c84 <HAL_ADC_MspInit+0x148>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000c20:	4b18      	ldr	r3, [pc, #96]	; (8000c84 <HAL_ADC_MspInit+0x148>)
 8000c22:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000c26:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000c28:	4b16      	ldr	r3, [pc, #88]	; (8000c84 <HAL_ADC_MspInit+0x148>)
 8000c2a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000c2e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000c30:	4b14      	ldr	r3, [pc, #80]	; (8000c84 <HAL_ADC_MspInit+0x148>)
 8000c32:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c36:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000c38:	4b12      	ldr	r3, [pc, #72]	; (8000c84 <HAL_ADC_MspInit+0x148>)
 8000c3a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000c3e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000c40:	4b10      	ldr	r3, [pc, #64]	; (8000c84 <HAL_ADC_MspInit+0x148>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000c46:	4b0f      	ldr	r3, [pc, #60]	; (8000c84 <HAL_ADC_MspInit+0x148>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000c4c:	480d      	ldr	r0, [pc, #52]	; (8000c84 <HAL_ADC_MspInit+0x148>)
 8000c4e:	f001 fa47 	bl	80020e0 <HAL_DMA_Init>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d001      	beq.n	8000c5c <HAL_ADC_MspInit+0x120>
    {
      Error_Handler();
 8000c58:	f000 fa2a 	bl	80010b0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	4a09      	ldr	r2, [pc, #36]	; (8000c84 <HAL_ADC_MspInit+0x148>)
 8000c60:	639a      	str	r2, [r3, #56]	; 0x38
 8000c62:	4a08      	ldr	r2, [pc, #32]	; (8000c84 <HAL_ADC_MspInit+0x148>)
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000c68:	bf00      	nop
 8000c6a:	3730      	adds	r7, #48	; 0x30
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	40012000 	.word	0x40012000
 8000c74:	40023800 	.word	0x40023800
 8000c78:	40020800 	.word	0x40020800
 8000c7c:	40020000 	.word	0x40020000
 8000c80:	40020400 	.word	0x40020400
 8000c84:	2000023c 	.word	0x2000023c
 8000c88:	40026410 	.word	0x40026410

08000c8c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b082      	sub	sp, #8
 8000c90:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000c92:	4b0c      	ldr	r3, [pc, #48]	; (8000cc4 <MX_DMA_Init+0x38>)
 8000c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c96:	4a0b      	ldr	r2, [pc, #44]	; (8000cc4 <MX_DMA_Init+0x38>)
 8000c98:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000c9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c9e:	4b09      	ldr	r3, [pc, #36]	; (8000cc4 <MX_DMA_Init+0x38>)
 8000ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000ca6:	607b      	str	r3, [r7, #4]
 8000ca8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 1, 0);
 8000caa:	2200      	movs	r2, #0
 8000cac:	2101      	movs	r1, #1
 8000cae:	2038      	movs	r0, #56	; 0x38
 8000cb0:	f001 f963 	bl	8001f7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000cb4:	2038      	movs	r0, #56	; 0x38
 8000cb6:	f001 f97c 	bl	8001fb2 <HAL_NVIC_EnableIRQ>

}
 8000cba:	bf00      	nop
 8000cbc:	3708      	adds	r7, #8
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	40023800 	.word	0x40023800

08000cc8 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b08a      	sub	sp, #40	; 0x28
 8000ccc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cce:	f107 0314 	add.w	r3, r7, #20
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	601a      	str	r2, [r3, #0]
 8000cd6:	605a      	str	r2, [r3, #4]
 8000cd8:	609a      	str	r2, [r3, #8]
 8000cda:	60da      	str	r2, [r3, #12]
 8000cdc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cde:	4b23      	ldr	r3, [pc, #140]	; (8000d6c <MX_GPIO_Init+0xa4>)
 8000ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ce2:	4a22      	ldr	r2, [pc, #136]	; (8000d6c <MX_GPIO_Init+0xa4>)
 8000ce4:	f043 0304 	orr.w	r3, r3, #4
 8000ce8:	6313      	str	r3, [r2, #48]	; 0x30
 8000cea:	4b20      	ldr	r3, [pc, #128]	; (8000d6c <MX_GPIO_Init+0xa4>)
 8000cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cee:	f003 0304 	and.w	r3, r3, #4
 8000cf2:	613b      	str	r3, [r7, #16]
 8000cf4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cf6:	4b1d      	ldr	r3, [pc, #116]	; (8000d6c <MX_GPIO_Init+0xa4>)
 8000cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cfa:	4a1c      	ldr	r2, [pc, #112]	; (8000d6c <MX_GPIO_Init+0xa4>)
 8000cfc:	f043 0301 	orr.w	r3, r3, #1
 8000d00:	6313      	str	r3, [r2, #48]	; 0x30
 8000d02:	4b1a      	ldr	r3, [pc, #104]	; (8000d6c <MX_GPIO_Init+0xa4>)
 8000d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d06:	f003 0301 	and.w	r3, r3, #1
 8000d0a:	60fb      	str	r3, [r7, #12]
 8000d0c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d0e:	4b17      	ldr	r3, [pc, #92]	; (8000d6c <MX_GPIO_Init+0xa4>)
 8000d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d12:	4a16      	ldr	r2, [pc, #88]	; (8000d6c <MX_GPIO_Init+0xa4>)
 8000d14:	f043 0302 	orr.w	r3, r3, #2
 8000d18:	6313      	str	r3, [r2, #48]	; 0x30
 8000d1a:	4b14      	ldr	r3, [pc, #80]	; (8000d6c <MX_GPIO_Init+0xa4>)
 8000d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d1e:	f003 0302 	and.w	r3, r3, #2
 8000d22:	60bb      	str	r3, [r7, #8]
 8000d24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d26:	4b11      	ldr	r3, [pc, #68]	; (8000d6c <MX_GPIO_Init+0xa4>)
 8000d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d2a:	4a10      	ldr	r2, [pc, #64]	; (8000d6c <MX_GPIO_Init+0xa4>)
 8000d2c:	f043 0308 	orr.w	r3, r3, #8
 8000d30:	6313      	str	r3, [r2, #48]	; 0x30
 8000d32:	4b0e      	ldr	r3, [pc, #56]	; (8000d6c <MX_GPIO_Init+0xa4>)
 8000d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d36:	f003 0308 	and.w	r3, r3, #8
 8000d3a:	607b      	str	r3, [r7, #4]
 8000d3c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8000d3e:	2200      	movs	r2, #0
 8000d40:	2180      	movs	r1, #128	; 0x80
 8000d42:	480b      	ldr	r0, [pc, #44]	; (8000d70 <MX_GPIO_Init+0xa8>)
 8000d44:	f001 fef0 	bl	8002b28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000d48:	2380      	movs	r3, #128	; 0x80
 8000d4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d4c:	2301      	movs	r3, #1
 8000d4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d50:	2300      	movs	r3, #0
 8000d52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d54:	2300      	movs	r3, #0
 8000d56:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d58:	f107 0314 	add.w	r3, r7, #20
 8000d5c:	4619      	mov	r1, r3
 8000d5e:	4804      	ldr	r0, [pc, #16]	; (8000d70 <MX_GPIO_Init+0xa8>)
 8000d60:	f001 fd36 	bl	80027d0 <HAL_GPIO_Init>

}
 8000d64:	bf00      	nop
 8000d66:	3728      	adds	r7, #40	; 0x28
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}
 8000d6c:	40023800 	.word	0x40023800
 8000d70:	40020400 	.word	0x40020400

08000d74 <HAL_ADC_ConvCpltCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc1){
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	2180      	movs	r1, #128	; 0x80
 8000d80:	4803      	ldr	r0, [pc, #12]	; (8000d90 <HAL_ADC_ConvCpltCallback+0x1c>)
 8000d82:	f001 fed1 	bl	8002b28 <HAL_GPIO_WritePin>
}
 8000d86:	bf00      	nop
 8000d88:	3708      	adds	r7, #8
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	40020400 	.word	0x40020400

08000d94 <HAL_ADC_ConvHalfCpltCallback>:
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc1){
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b082      	sub	sp, #8
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	2180      	movs	r1, #128	; 0x80
 8000da0:	4804      	ldr	r0, [pc, #16]	; (8000db4 <HAL_ADC_ConvHalfCpltCallback+0x20>)
 8000da2:	f001 fec1 	bl	8002b28 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000da6:	2064      	movs	r0, #100	; 0x64
 8000da8:	f000 fbce 	bl	8001548 <HAL_Delay>
}
 8000dac:	bf00      	nop
 8000dae:	3708      	adds	r7, #8
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	40020400 	.word	0x40020400

08000db8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	ed2d 8b04 	vpush	{d8-d9}
 8000dbe:	b0c0      	sub	sp, #256	; 0x100
 8000dc0:	af0e      	add	r7, sp, #56	; 0x38
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dc2:	f000 fb64 	bl	800148e <HAL_Init>

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000dc6:	f000 f947 	bl	8001058 <MPU_Config>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dca:	f000 f8d7 	bl	8000f7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dce:	f7ff ff7b 	bl	8000cc8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000dd2:	f7ff ff5b 	bl	8000c8c <MX_DMA_Init>
  MX_USART3_UART_Init();
 8000dd6:	f000 faa1 	bl	800131c <MX_USART3_UART_Init>
  MX_ADC1_Init();
 8000dda:	f7ff fdfb 	bl	80009d4 <MX_ADC1_Init>
  /* USER CODE BEGIN WHILE */
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_val, adcChannelCount);
 8000dde:	4b62      	ldr	r3, [pc, #392]	; (8000f68 <main+0x1b0>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	461a      	mov	r2, r3
 8000de4:	4961      	ldr	r1, [pc, #388]	; (8000f6c <main+0x1b4>)
 8000de6:	4862      	ldr	r0, [pc, #392]	; (8000f70 <main+0x1b8>)
 8000de8:	f000 fc16 	bl	8001618 <HAL_ADC_Start_DMA>
		while (__HAL_UART_GET_FLAG(&huart3,UART_FLAG_TC) == RESET) {
 8000dec:	bf00      	nop
 8000dee:	4b61      	ldr	r3, [pc, #388]	; (8000f74 <main+0x1bc>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	69db      	ldr	r3, [r3, #28]
 8000df4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000df8:	2b40      	cmp	r3, #64	; 0x40
 8000dfa:	d1f8      	bne.n	8000dee <main+0x36>
		}
		sprintf(a,
				"1st Resistor: ch1 = %.2f V | ch2 = %.2f V | ch3 = %.2f V | ch4 = %.2f V\n\r2nd Resistor: ch1 = %.2f V | ch2 = %.2f V | ch3 = %.2f V | ch4 = %.2f V\n\r",
				(float) adc_val[0] * 3.3 / 4095,
 8000dfc:	4b5b      	ldr	r3, [pc, #364]	; (8000f6c <main+0x1b4>)
 8000dfe:	881b      	ldrh	r3, [r3, #0]
 8000e00:	b29b      	uxth	r3, r3
 8000e02:	ee07 3a90 	vmov	s15, r3
 8000e06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e0a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e0e:	ed9f 6b52 	vldr	d6, [pc, #328]	; 8000f58 <main+0x1a0>
 8000e12:	ee27 7b06 	vmul.f64	d7, d7, d6
		sprintf(a,
 8000e16:	ed9f 6b52 	vldr	d6, [pc, #328]	; 8000f60 <main+0x1a8>
 8000e1a:	ee87 9b06 	vdiv.f64	d9, d7, d6
				(float) adc_val[1] * 3.3 / 4095,
 8000e1e:	4b53      	ldr	r3, [pc, #332]	; (8000f6c <main+0x1b4>)
 8000e20:	885b      	ldrh	r3, [r3, #2]
 8000e22:	b29b      	uxth	r3, r3
 8000e24:	ee07 3a90 	vmov	s15, r3
 8000e28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e2c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e30:	ed9f 6b49 	vldr	d6, [pc, #292]	; 8000f58 <main+0x1a0>
 8000e34:	ee27 6b06 	vmul.f64	d6, d7, d6
		sprintf(a,
 8000e38:	ed9f 5b49 	vldr	d5, [pc, #292]	; 8000f60 <main+0x1a8>
 8000e3c:	ee86 7b05 	vdiv.f64	d7, d6, d5
				(float) adc_val[2] * 3.3 / 4095,
 8000e40:	4b4a      	ldr	r3, [pc, #296]	; (8000f6c <main+0x1b4>)
 8000e42:	889b      	ldrh	r3, [r3, #4]
 8000e44:	b29b      	uxth	r3, r3
 8000e46:	ee06 3a90 	vmov	s13, r3
 8000e4a:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8000e4e:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8000e52:	ed9f 5b41 	vldr	d5, [pc, #260]	; 8000f58 <main+0x1a0>
 8000e56:	ee26 5b05 	vmul.f64	d5, d6, d5
		sprintf(a,
 8000e5a:	ed9f 4b41 	vldr	d4, [pc, #260]	; 8000f60 <main+0x1a8>
 8000e5e:	ee85 6b04 	vdiv.f64	d6, d5, d4
				(float) adc_val[3] * 3.3 / 4095,
 8000e62:	4b42      	ldr	r3, [pc, #264]	; (8000f6c <main+0x1b4>)
 8000e64:	88db      	ldrh	r3, [r3, #6]
 8000e66:	b29b      	uxth	r3, r3
 8000e68:	ee05 3a90 	vmov	s11, r3
 8000e6c:	eef8 5a65 	vcvt.f32.u32	s11, s11
 8000e70:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8000e74:	ed9f 4b38 	vldr	d4, [pc, #224]	; 8000f58 <main+0x1a0>
 8000e78:	ee25 4b04 	vmul.f64	d4, d5, d4
		sprintf(a,
 8000e7c:	ed9f 3b38 	vldr	d3, [pc, #224]	; 8000f60 <main+0x1a8>
 8000e80:	ee84 5b03 	vdiv.f64	d5, d4, d3
				(float) adc_val[4] * 3.3 / 4095,
 8000e84:	4b39      	ldr	r3, [pc, #228]	; (8000f6c <main+0x1b4>)
 8000e86:	891b      	ldrh	r3, [r3, #8]
 8000e88:	b29b      	uxth	r3, r3
 8000e8a:	ee04 3a90 	vmov	s9, r3
 8000e8e:	eef8 4a64 	vcvt.f32.u32	s9, s9
 8000e92:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
 8000e96:	ed9f 3b30 	vldr	d3, [pc, #192]	; 8000f58 <main+0x1a0>
 8000e9a:	ee24 3b03 	vmul.f64	d3, d4, d3
		sprintf(a,
 8000e9e:	ed9f 2b30 	vldr	d2, [pc, #192]	; 8000f60 <main+0x1a8>
 8000ea2:	ee83 4b02 	vdiv.f64	d4, d3, d2
				(float) adc_val[5] * 3.3 / 4095,
 8000ea6:	4b31      	ldr	r3, [pc, #196]	; (8000f6c <main+0x1b4>)
 8000ea8:	895b      	ldrh	r3, [r3, #10]
 8000eaa:	b29b      	uxth	r3, r3
 8000eac:	ee03 3a90 	vmov	s7, r3
 8000eb0:	eef8 3a63 	vcvt.f32.u32	s7, s7
 8000eb4:	eeb7 3ae3 	vcvt.f64.f32	d3, s7
 8000eb8:	ed9f 2b27 	vldr	d2, [pc, #156]	; 8000f58 <main+0x1a0>
 8000ebc:	ee23 2b02 	vmul.f64	d2, d3, d2
		sprintf(a,
 8000ec0:	ed9f 1b27 	vldr	d1, [pc, #156]	; 8000f60 <main+0x1a8>
 8000ec4:	ee82 3b01 	vdiv.f64	d3, d2, d1
				(float) adc_val[6] * 3.3 / 4095,
 8000ec8:	4b28      	ldr	r3, [pc, #160]	; (8000f6c <main+0x1b4>)
 8000eca:	899b      	ldrh	r3, [r3, #12]
 8000ecc:	b29b      	uxth	r3, r3
 8000ece:	ee02 3a90 	vmov	s5, r3
 8000ed2:	eef8 2a62 	vcvt.f32.u32	s5, s5
 8000ed6:	eeb7 2ae2 	vcvt.f64.f32	d2, s5
 8000eda:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 8000f58 <main+0x1a0>
 8000ede:	ee22 1b01 	vmul.f64	d1, d2, d1
		sprintf(a,
 8000ee2:	ed9f 0b1f 	vldr	d0, [pc, #124]	; 8000f60 <main+0x1a8>
 8000ee6:	ee81 2b00 	vdiv.f64	d2, d1, d0
				(float) adc_val[7] * 3.3 / 4095);
 8000eea:	4b20      	ldr	r3, [pc, #128]	; (8000f6c <main+0x1b4>)
 8000eec:	89db      	ldrh	r3, [r3, #14]
 8000eee:	b29b      	uxth	r3, r3
 8000ef0:	ee01 3a90 	vmov	s3, r3
 8000ef4:	eef8 1a61 	vcvt.f32.u32	s3, s3
 8000ef8:	eeb7 1ae1 	vcvt.f64.f32	d1, s3
 8000efc:	ed9f 0b16 	vldr	d0, [pc, #88]	; 8000f58 <main+0x1a0>
 8000f00:	ee21 0b00 	vmul.f64	d0, d1, d0
		sprintf(a,
 8000f04:	ed9f 8b16 	vldr	d8, [pc, #88]	; 8000f60 <main+0x1a8>
 8000f08:	ee80 1b08 	vdiv.f64	d1, d0, d8
 8000f0c:	4638      	mov	r0, r7
 8000f0e:	ed8d 1b0c 	vstr	d1, [sp, #48]	; 0x30
 8000f12:	ed8d 2b0a 	vstr	d2, [sp, #40]	; 0x28
 8000f16:	ed8d 3b08 	vstr	d3, [sp, #32]
 8000f1a:	ed8d 4b06 	vstr	d4, [sp, #24]
 8000f1e:	ed8d 5b04 	vstr	d5, [sp, #16]
 8000f22:	ed8d 6b02 	vstr	d6, [sp, #8]
 8000f26:	ed8d 7b00 	vstr	d7, [sp]
 8000f2a:	ec53 2b19 	vmov	r2, r3, d9
 8000f2e:	4912      	ldr	r1, [pc, #72]	; (8000f78 <main+0x1c0>)
 8000f30:	f004 fafc 	bl	800552c <siprintf>
		HAL_UART_Transmit(&huart3, (uint8_t*) a, strlen(a), 1000);
 8000f34:	463b      	mov	r3, r7
 8000f36:	4618      	mov	r0, r3
 8000f38:	f7ff f9d2 	bl	80002e0 <strlen>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	b29a      	uxth	r2, r3
 8000f40:	4639      	mov	r1, r7
 8000f42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f46:	480b      	ldr	r0, [pc, #44]	; (8000f74 <main+0x1bc>)
 8000f48:	f002 ff62 	bl	8003e10 <HAL_UART_Transmit>
		HAL_Delay(1000);
 8000f4c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f50:	f000 fafa 	bl	8001548 <HAL_Delay>
	while (1) {
 8000f54:	e743      	b.n	8000dde <main+0x26>
 8000f56:	bf00      	nop
 8000f58:	66666666 	.word	0x66666666
 8000f5c:	400a6666 	.word	0x400a6666
 8000f60:	00000000 	.word	0x00000000
 8000f64:	40affe00 	.word	0x40affe00
 8000f68:	20000000 	.word	0x20000000
 8000f6c:	2000029c 	.word	0x2000029c
 8000f70:	200001f4 	.word	0x200001f4
 8000f74:	200002b0 	.word	0x200002b0
 8000f78:	08008ce8 	.word	0x08008ce8

08000f7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b094      	sub	sp, #80	; 0x50
 8000f80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f82:	f107 031c 	add.w	r3, r7, #28
 8000f86:	2234      	movs	r2, #52	; 0x34
 8000f88:	2100      	movs	r1, #0
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f004 fb31 	bl	80055f2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f90:	f107 0308 	add.w	r3, r7, #8
 8000f94:	2200      	movs	r2, #0
 8000f96:	601a      	str	r2, [r3, #0]
 8000f98:	605a      	str	r2, [r3, #4]
 8000f9a:	609a      	str	r2, [r3, #8]
 8000f9c:	60da      	str	r2, [r3, #12]
 8000f9e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fa0:	4b2b      	ldr	r3, [pc, #172]	; (8001050 <SystemClock_Config+0xd4>)
 8000fa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fa4:	4a2a      	ldr	r2, [pc, #168]	; (8001050 <SystemClock_Config+0xd4>)
 8000fa6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000faa:	6413      	str	r3, [r2, #64]	; 0x40
 8000fac:	4b28      	ldr	r3, [pc, #160]	; (8001050 <SystemClock_Config+0xd4>)
 8000fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fb4:	607b      	str	r3, [r7, #4]
 8000fb6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fb8:	4b26      	ldr	r3, [pc, #152]	; (8001054 <SystemClock_Config+0xd8>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4a25      	ldr	r2, [pc, #148]	; (8001054 <SystemClock_Config+0xd8>)
 8000fbe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000fc2:	6013      	str	r3, [r2, #0]
 8000fc4:	4b23      	ldr	r3, [pc, #140]	; (8001054 <SystemClock_Config+0xd8>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000fcc:	603b      	str	r3, [r7, #0]
 8000fce:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fd0:	2302      	movs	r3, #2
 8000fd2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fd8:	2310      	movs	r3, #16
 8000fda:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fdc:	2302      	movs	r3, #2
 8000fde:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000fe4:	2308      	movs	r3, #8
 8000fe6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8000fe8:	23d8      	movs	r3, #216	; 0xd8
 8000fea:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000fec:	2302      	movs	r3, #2
 8000fee:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000ff0:	2302      	movs	r3, #2
 8000ff2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000ff4:	2302      	movs	r3, #2
 8000ff6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ff8:	f107 031c 	add.w	r3, r7, #28
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f001 fdfd 	bl	8002bfc <HAL_RCC_OscConfig>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d001      	beq.n	800100c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001008:	f000 f852 	bl	80010b0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800100c:	f001 fda6 	bl	8002b5c <HAL_PWREx_EnableOverDrive>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d001      	beq.n	800101a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001016:	f000 f84b 	bl	80010b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800101a:	230f      	movs	r3, #15
 800101c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800101e:	2302      	movs	r3, #2
 8001020:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001022:	2300      	movs	r3, #0
 8001024:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001026:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800102a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800102c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001030:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001032:	f107 0308 	add.w	r3, r7, #8
 8001036:	2107      	movs	r1, #7
 8001038:	4618      	mov	r0, r3
 800103a:	f002 f88d 	bl	8003158 <HAL_RCC_ClockConfig>
 800103e:	4603      	mov	r3, r0
 8001040:	2b00      	cmp	r3, #0
 8001042:	d001      	beq.n	8001048 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8001044:	f000 f834 	bl	80010b0 <Error_Handler>
  }
}
 8001048:	bf00      	nop
 800104a:	3750      	adds	r7, #80	; 0x50
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	40023800 	.word	0x40023800
 8001054:	40007000 	.word	0x40007000

08001058 <MPU_Config>:
/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b084      	sub	sp, #16
 800105c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800105e:	463b      	mov	r3, r7
 8001060:	2200      	movs	r2, #0
 8001062:	601a      	str	r2, [r3, #0]
 8001064:	605a      	str	r2, [r3, #4]
 8001066:	609a      	str	r2, [r3, #8]
 8001068:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800106a:	f000 ffbd 	bl	8001fe8 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800106e:	2301      	movs	r3, #1
 8001070:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001072:	2300      	movs	r3, #0
 8001074:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001076:	2300      	movs	r3, #0
 8001078:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800107a:	231f      	movs	r3, #31
 800107c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800107e:	2387      	movs	r3, #135	; 0x87
 8001080:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001082:	2300      	movs	r3, #0
 8001084:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001086:	2300      	movs	r3, #0
 8001088:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800108a:	2301      	movs	r3, #1
 800108c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800108e:	2301      	movs	r3, #1
 8001090:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001092:	2300      	movs	r3, #0
 8001094:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001096:	2300      	movs	r3, #0
 8001098:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800109a:	463b      	mov	r3, r7
 800109c:	4618      	mov	r0, r3
 800109e:	f000 ffdb 	bl	8002058 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80010a2:	2004      	movs	r0, #4
 80010a4:	f000 ffb8 	bl	8002018 <HAL_MPU_Enable>

}
 80010a8:	bf00      	nop
 80010aa:	3710      	adds	r7, #16
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}

080010b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010b4:	b672      	cpsid	i
}
 80010b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80010b8:	e7fe      	b.n	80010b8 <Error_Handler+0x8>
	...

080010bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80010c2:	4b0f      	ldr	r3, [pc, #60]	; (8001100 <HAL_MspInit+0x44>)
 80010c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010c6:	4a0e      	ldr	r2, [pc, #56]	; (8001100 <HAL_MspInit+0x44>)
 80010c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010cc:	6413      	str	r3, [r2, #64]	; 0x40
 80010ce:	4b0c      	ldr	r3, [pc, #48]	; (8001100 <HAL_MspInit+0x44>)
 80010d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010d6:	607b      	str	r3, [r7, #4]
 80010d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010da:	4b09      	ldr	r3, [pc, #36]	; (8001100 <HAL_MspInit+0x44>)
 80010dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010de:	4a08      	ldr	r2, [pc, #32]	; (8001100 <HAL_MspInit+0x44>)
 80010e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010e4:	6453      	str	r3, [r2, #68]	; 0x44
 80010e6:	4b06      	ldr	r3, [pc, #24]	; (8001100 <HAL_MspInit+0x44>)
 80010e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010ee:	603b      	str	r3, [r7, #0]
 80010f0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 80010f2:	2005      	movs	r0, #5
 80010f4:	f000 ff36 	bl	8001f64 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010f8:	bf00      	nop
 80010fa:	3708      	adds	r7, #8
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	40023800 	.word	0x40023800

08001104 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001108:	e7fe      	b.n	8001108 <NMI_Handler+0x4>

0800110a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800110a:	b480      	push	{r7}
 800110c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800110e:	e7fe      	b.n	800110e <HardFault_Handler+0x4>

08001110 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001114:	e7fe      	b.n	8001114 <MemManage_Handler+0x4>

08001116 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001116:	b480      	push	{r7}
 8001118:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800111a:	e7fe      	b.n	800111a <BusFault_Handler+0x4>

0800111c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800111c:	b480      	push	{r7}
 800111e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001120:	e7fe      	b.n	8001120 <UsageFault_Handler+0x4>

08001122 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001122:	b480      	push	{r7}
 8001124:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001126:	bf00      	nop
 8001128:	46bd      	mov	sp, r7
 800112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112e:	4770      	bx	lr

08001130 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001134:	bf00      	nop
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr

0800113e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800113e:	b480      	push	{r7}
 8001140:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001142:	bf00      	nop
 8001144:	46bd      	mov	sp, r7
 8001146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114a:	4770      	bx	lr

0800114c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001150:	f000 f9da 	bl	8001508 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001154:	bf00      	nop
 8001156:	bd80      	pop	{r7, pc}

08001158 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800115c:	4802      	ldr	r0, [pc, #8]	; (8001168 <DMA2_Stream0_IRQHandler+0x10>)
 800115e:	f001 f8cd 	bl	80022fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001162:	bf00      	nop
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	2000023c 	.word	0x2000023c

0800116c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  return 1;
 8001170:	2301      	movs	r3, #1
}
 8001172:	4618      	mov	r0, r3
 8001174:	46bd      	mov	sp, r7
 8001176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117a:	4770      	bx	lr

0800117c <_kill>:

int _kill(int pid, int sig)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
 8001184:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001186:	f004 fa87 	bl	8005698 <__errno>
 800118a:	4603      	mov	r3, r0
 800118c:	2216      	movs	r2, #22
 800118e:	601a      	str	r2, [r3, #0]
  return -1;
 8001190:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001194:	4618      	mov	r0, r3
 8001196:	3708      	adds	r7, #8
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}

0800119c <_exit>:

void _exit (int status)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80011a4:	f04f 31ff 	mov.w	r1, #4294967295
 80011a8:	6878      	ldr	r0, [r7, #4]
 80011aa:	f7ff ffe7 	bl	800117c <_kill>
  while (1) {}    /* Make sure we hang here */
 80011ae:	e7fe      	b.n	80011ae <_exit+0x12>

080011b0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b086      	sub	sp, #24
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	60f8      	str	r0, [r7, #12]
 80011b8:	60b9      	str	r1, [r7, #8]
 80011ba:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011bc:	2300      	movs	r3, #0
 80011be:	617b      	str	r3, [r7, #20]
 80011c0:	e00a      	b.n	80011d8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80011c2:	f3af 8000 	nop.w
 80011c6:	4601      	mov	r1, r0
 80011c8:	68bb      	ldr	r3, [r7, #8]
 80011ca:	1c5a      	adds	r2, r3, #1
 80011cc:	60ba      	str	r2, [r7, #8]
 80011ce:	b2ca      	uxtb	r2, r1
 80011d0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011d2:	697b      	ldr	r3, [r7, #20]
 80011d4:	3301      	adds	r3, #1
 80011d6:	617b      	str	r3, [r7, #20]
 80011d8:	697a      	ldr	r2, [r7, #20]
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	429a      	cmp	r2, r3
 80011de:	dbf0      	blt.n	80011c2 <_read+0x12>
  }

  return len;
 80011e0:	687b      	ldr	r3, [r7, #4]
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	3718      	adds	r7, #24
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}

080011ea <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80011ea:	b580      	push	{r7, lr}
 80011ec:	b086      	sub	sp, #24
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	60f8      	str	r0, [r7, #12]
 80011f2:	60b9      	str	r1, [r7, #8]
 80011f4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011f6:	2300      	movs	r3, #0
 80011f8:	617b      	str	r3, [r7, #20]
 80011fa:	e009      	b.n	8001210 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80011fc:	68bb      	ldr	r3, [r7, #8]
 80011fe:	1c5a      	adds	r2, r3, #1
 8001200:	60ba      	str	r2, [r7, #8]
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	4618      	mov	r0, r3
 8001206:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800120a:	697b      	ldr	r3, [r7, #20]
 800120c:	3301      	adds	r3, #1
 800120e:	617b      	str	r3, [r7, #20]
 8001210:	697a      	ldr	r2, [r7, #20]
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	429a      	cmp	r2, r3
 8001216:	dbf1      	blt.n	80011fc <_write+0x12>
  }
  return len;
 8001218:	687b      	ldr	r3, [r7, #4]
}
 800121a:	4618      	mov	r0, r3
 800121c:	3718      	adds	r7, #24
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}

08001222 <_close>:

int _close(int file)
{
 8001222:	b480      	push	{r7}
 8001224:	b083      	sub	sp, #12
 8001226:	af00      	add	r7, sp, #0
 8001228:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800122a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800122e:	4618      	mov	r0, r3
 8001230:	370c      	adds	r7, #12
 8001232:	46bd      	mov	sp, r7
 8001234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001238:	4770      	bx	lr

0800123a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800123a:	b480      	push	{r7}
 800123c:	b083      	sub	sp, #12
 800123e:	af00      	add	r7, sp, #0
 8001240:	6078      	str	r0, [r7, #4]
 8001242:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800124a:	605a      	str	r2, [r3, #4]
  return 0;
 800124c:	2300      	movs	r3, #0
}
 800124e:	4618      	mov	r0, r3
 8001250:	370c      	adds	r7, #12
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr

0800125a <_isatty>:

int _isatty(int file)
{
 800125a:	b480      	push	{r7}
 800125c:	b083      	sub	sp, #12
 800125e:	af00      	add	r7, sp, #0
 8001260:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001262:	2301      	movs	r3, #1
}
 8001264:	4618      	mov	r0, r3
 8001266:	370c      	adds	r7, #12
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr

08001270 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001270:	b480      	push	{r7}
 8001272:	b085      	sub	sp, #20
 8001274:	af00      	add	r7, sp, #0
 8001276:	60f8      	str	r0, [r7, #12]
 8001278:	60b9      	str	r1, [r7, #8]
 800127a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800127c:	2300      	movs	r3, #0
}
 800127e:	4618      	mov	r0, r3
 8001280:	3714      	adds	r7, #20
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr
	...

0800128c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b086      	sub	sp, #24
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001294:	4a14      	ldr	r2, [pc, #80]	; (80012e8 <_sbrk+0x5c>)
 8001296:	4b15      	ldr	r3, [pc, #84]	; (80012ec <_sbrk+0x60>)
 8001298:	1ad3      	subs	r3, r2, r3
 800129a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800129c:	697b      	ldr	r3, [r7, #20]
 800129e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012a0:	4b13      	ldr	r3, [pc, #76]	; (80012f0 <_sbrk+0x64>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d102      	bne.n	80012ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012a8:	4b11      	ldr	r3, [pc, #68]	; (80012f0 <_sbrk+0x64>)
 80012aa:	4a12      	ldr	r2, [pc, #72]	; (80012f4 <_sbrk+0x68>)
 80012ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012ae:	4b10      	ldr	r3, [pc, #64]	; (80012f0 <_sbrk+0x64>)
 80012b0:	681a      	ldr	r2, [r3, #0]
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	4413      	add	r3, r2
 80012b6:	693a      	ldr	r2, [r7, #16]
 80012b8:	429a      	cmp	r2, r3
 80012ba:	d207      	bcs.n	80012cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012bc:	f004 f9ec 	bl	8005698 <__errno>
 80012c0:	4603      	mov	r3, r0
 80012c2:	220c      	movs	r2, #12
 80012c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012c6:	f04f 33ff 	mov.w	r3, #4294967295
 80012ca:	e009      	b.n	80012e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012cc:	4b08      	ldr	r3, [pc, #32]	; (80012f0 <_sbrk+0x64>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012d2:	4b07      	ldr	r3, [pc, #28]	; (80012f0 <_sbrk+0x64>)
 80012d4:	681a      	ldr	r2, [r3, #0]
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	4413      	add	r3, r2
 80012da:	4a05      	ldr	r2, [pc, #20]	; (80012f0 <_sbrk+0x64>)
 80012dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012de:	68fb      	ldr	r3, [r7, #12]
}
 80012e0:	4618      	mov	r0, r3
 80012e2:	3718      	adds	r7, #24
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	20080000 	.word	0x20080000
 80012ec:	00000400 	.word	0x00000400
 80012f0:	200002ac 	.word	0x200002ac
 80012f4:	20000488 	.word	0x20000488

080012f8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012fc:	4b06      	ldr	r3, [pc, #24]	; (8001318 <SystemInit+0x20>)
 80012fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001302:	4a05      	ldr	r2, [pc, #20]	; (8001318 <SystemInit+0x20>)
 8001304:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001308:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800130c:	bf00      	nop
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop
 8001318:	e000ed00 	.word	0xe000ed00

0800131c <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001320:	4b14      	ldr	r3, [pc, #80]	; (8001374 <MX_USART3_UART_Init+0x58>)
 8001322:	4a15      	ldr	r2, [pc, #84]	; (8001378 <MX_USART3_UART_Init+0x5c>)
 8001324:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001326:	4b13      	ldr	r3, [pc, #76]	; (8001374 <MX_USART3_UART_Init+0x58>)
 8001328:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800132c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800132e:	4b11      	ldr	r3, [pc, #68]	; (8001374 <MX_USART3_UART_Init+0x58>)
 8001330:	2200      	movs	r2, #0
 8001332:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001334:	4b0f      	ldr	r3, [pc, #60]	; (8001374 <MX_USART3_UART_Init+0x58>)
 8001336:	2200      	movs	r2, #0
 8001338:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800133a:	4b0e      	ldr	r3, [pc, #56]	; (8001374 <MX_USART3_UART_Init+0x58>)
 800133c:	2200      	movs	r2, #0
 800133e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001340:	4b0c      	ldr	r3, [pc, #48]	; (8001374 <MX_USART3_UART_Init+0x58>)
 8001342:	220c      	movs	r2, #12
 8001344:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001346:	4b0b      	ldr	r3, [pc, #44]	; (8001374 <MX_USART3_UART_Init+0x58>)
 8001348:	2200      	movs	r2, #0
 800134a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800134c:	4b09      	ldr	r3, [pc, #36]	; (8001374 <MX_USART3_UART_Init+0x58>)
 800134e:	2200      	movs	r2, #0
 8001350:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001352:	4b08      	ldr	r3, [pc, #32]	; (8001374 <MX_USART3_UART_Init+0x58>)
 8001354:	2200      	movs	r2, #0
 8001356:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001358:	4b06      	ldr	r3, [pc, #24]	; (8001374 <MX_USART3_UART_Init+0x58>)
 800135a:	2200      	movs	r2, #0
 800135c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800135e:	4805      	ldr	r0, [pc, #20]	; (8001374 <MX_USART3_UART_Init+0x58>)
 8001360:	f002 fd08 	bl	8003d74 <HAL_UART_Init>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800136a:	f7ff fea1 	bl	80010b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800136e:	bf00      	nop
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	200002b0 	.word	0x200002b0
 8001378:	40004800 	.word	0x40004800

0800137c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b0ae      	sub	sp, #184	; 0xb8
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001384:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001388:	2200      	movs	r2, #0
 800138a:	601a      	str	r2, [r3, #0]
 800138c:	605a      	str	r2, [r3, #4]
 800138e:	609a      	str	r2, [r3, #8]
 8001390:	60da      	str	r2, [r3, #12]
 8001392:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001394:	f107 0314 	add.w	r3, r7, #20
 8001398:	2290      	movs	r2, #144	; 0x90
 800139a:	2100      	movs	r1, #0
 800139c:	4618      	mov	r0, r3
 800139e:	f004 f928 	bl	80055f2 <memset>
  if(uartHandle->Instance==USART3)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4a22      	ldr	r2, [pc, #136]	; (8001430 <HAL_UART_MspInit+0xb4>)
 80013a8:	4293      	cmp	r3, r2
 80013aa:	d13c      	bne.n	8001426 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80013ac:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013b0:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80013b2:	2300      	movs	r3, #0
 80013b4:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013b6:	f107 0314 	add.w	r3, r7, #20
 80013ba:	4618      	mov	r0, r3
 80013bc:	f002 f8b2 	bl	8003524 <HAL_RCCEx_PeriphCLKConfig>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d001      	beq.n	80013ca <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80013c6:	f7ff fe73 	bl	80010b0 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80013ca:	4b1a      	ldr	r3, [pc, #104]	; (8001434 <HAL_UART_MspInit+0xb8>)
 80013cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ce:	4a19      	ldr	r2, [pc, #100]	; (8001434 <HAL_UART_MspInit+0xb8>)
 80013d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013d4:	6413      	str	r3, [r2, #64]	; 0x40
 80013d6:	4b17      	ldr	r3, [pc, #92]	; (8001434 <HAL_UART_MspInit+0xb8>)
 80013d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80013de:	613b      	str	r3, [r7, #16]
 80013e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80013e2:	4b14      	ldr	r3, [pc, #80]	; (8001434 <HAL_UART_MspInit+0xb8>)
 80013e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e6:	4a13      	ldr	r2, [pc, #76]	; (8001434 <HAL_UART_MspInit+0xb8>)
 80013e8:	f043 0308 	orr.w	r3, r3, #8
 80013ec:	6313      	str	r3, [r2, #48]	; 0x30
 80013ee:	4b11      	ldr	r3, [pc, #68]	; (8001434 <HAL_UART_MspInit+0xb8>)
 80013f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f2:	f003 0308 	and.w	r3, r3, #8
 80013f6:	60fb      	str	r3, [r7, #12]
 80013f8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80013fa:	f44f 7340 	mov.w	r3, #768	; 0x300
 80013fe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001402:	2302      	movs	r3, #2
 8001404:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001408:	2300      	movs	r3, #0
 800140a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800140e:	2303      	movs	r3, #3
 8001410:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001414:	2307      	movs	r3, #7
 8001416:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800141a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800141e:	4619      	mov	r1, r3
 8001420:	4805      	ldr	r0, [pc, #20]	; (8001438 <HAL_UART_MspInit+0xbc>)
 8001422:	f001 f9d5 	bl	80027d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001426:	bf00      	nop
 8001428:	37b8      	adds	r7, #184	; 0xb8
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	40004800 	.word	0x40004800
 8001434:	40023800 	.word	0x40023800
 8001438:	40020c00 	.word	0x40020c00

0800143c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800143c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001474 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001440:	480d      	ldr	r0, [pc, #52]	; (8001478 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001442:	490e      	ldr	r1, [pc, #56]	; (800147c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001444:	4a0e      	ldr	r2, [pc, #56]	; (8001480 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001446:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001448:	e002      	b.n	8001450 <LoopCopyDataInit>

0800144a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800144a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800144c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800144e:	3304      	adds	r3, #4

08001450 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001450:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001452:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001454:	d3f9      	bcc.n	800144a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001456:	4a0b      	ldr	r2, [pc, #44]	; (8001484 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001458:	4c0b      	ldr	r4, [pc, #44]	; (8001488 <LoopFillZerobss+0x26>)
  movs r3, #0
 800145a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800145c:	e001      	b.n	8001462 <LoopFillZerobss>

0800145e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800145e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001460:	3204      	adds	r2, #4

08001462 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001462:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001464:	d3fb      	bcc.n	800145e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001466:	f7ff ff47 	bl	80012f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800146a:	f004 f91b 	bl	80056a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800146e:	f7ff fca3 	bl	8000db8 <main>
  bx  lr    
 8001472:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001474:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001478:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800147c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001480:	080091d8 	.word	0x080091d8
  ldr r2, =_sbss
 8001484:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001488:	20000488 	.word	0x20000488

0800148c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800148c:	e7fe      	b.n	800148c <ADC_IRQHandler>

0800148e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800148e:	b580      	push	{r7, lr}
 8001490:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001492:	2003      	movs	r0, #3
 8001494:	f000 fd66 	bl	8001f64 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001498:	2000      	movs	r0, #0
 800149a:	f000 f805 	bl	80014a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800149e:	f7ff fe0d 	bl	80010bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014a2:	2300      	movs	r3, #0
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	bd80      	pop	{r7, pc}

080014a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014b0:	4b12      	ldr	r3, [pc, #72]	; (80014fc <HAL_InitTick+0x54>)
 80014b2:	681a      	ldr	r2, [r3, #0]
 80014b4:	4b12      	ldr	r3, [pc, #72]	; (8001500 <HAL_InitTick+0x58>)
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	4619      	mov	r1, r3
 80014ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014be:	fbb3 f3f1 	udiv	r3, r3, r1
 80014c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80014c6:	4618      	mov	r0, r3
 80014c8:	f000 fd81 	bl	8001fce <HAL_SYSTICK_Config>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d001      	beq.n	80014d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014d2:	2301      	movs	r3, #1
 80014d4:	e00e      	b.n	80014f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2b0f      	cmp	r3, #15
 80014da:	d80a      	bhi.n	80014f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014dc:	2200      	movs	r2, #0
 80014de:	6879      	ldr	r1, [r7, #4]
 80014e0:	f04f 30ff 	mov.w	r0, #4294967295
 80014e4:	f000 fd49 	bl	8001f7a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014e8:	4a06      	ldr	r2, [pc, #24]	; (8001504 <HAL_InitTick+0x5c>)
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014ee:	2300      	movs	r3, #0
 80014f0:	e000      	b.n	80014f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014f2:	2301      	movs	r3, #1
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	3708      	adds	r7, #8
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	20000004 	.word	0x20000004
 8001500:	2000000c 	.word	0x2000000c
 8001504:	20000008 	.word	0x20000008

08001508 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800150c:	4b06      	ldr	r3, [pc, #24]	; (8001528 <HAL_IncTick+0x20>)
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	461a      	mov	r2, r3
 8001512:	4b06      	ldr	r3, [pc, #24]	; (800152c <HAL_IncTick+0x24>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	4413      	add	r3, r2
 8001518:	4a04      	ldr	r2, [pc, #16]	; (800152c <HAL_IncTick+0x24>)
 800151a:	6013      	str	r3, [r2, #0]
}
 800151c:	bf00      	nop
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr
 8001526:	bf00      	nop
 8001528:	2000000c 	.word	0x2000000c
 800152c:	20000338 	.word	0x20000338

08001530 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  return uwTick;
 8001534:	4b03      	ldr	r3, [pc, #12]	; (8001544 <HAL_GetTick+0x14>)
 8001536:	681b      	ldr	r3, [r3, #0]
}
 8001538:	4618      	mov	r0, r3
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr
 8001542:	bf00      	nop
 8001544:	20000338 	.word	0x20000338

08001548 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b084      	sub	sp, #16
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001550:	f7ff ffee 	bl	8001530 <HAL_GetTick>
 8001554:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001560:	d005      	beq.n	800156e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001562:	4b0a      	ldr	r3, [pc, #40]	; (800158c <HAL_Delay+0x44>)
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	461a      	mov	r2, r3
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	4413      	add	r3, r2
 800156c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800156e:	bf00      	nop
 8001570:	f7ff ffde 	bl	8001530 <HAL_GetTick>
 8001574:	4602      	mov	r2, r0
 8001576:	68bb      	ldr	r3, [r7, #8]
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	68fa      	ldr	r2, [r7, #12]
 800157c:	429a      	cmp	r2, r3
 800157e:	d8f7      	bhi.n	8001570 <HAL_Delay+0x28>
  {
  }
}
 8001580:	bf00      	nop
 8001582:	bf00      	nop
 8001584:	3710      	adds	r7, #16
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	2000000c 	.word	0x2000000c

08001590 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b084      	sub	sp, #16
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001598:	2300      	movs	r3, #0
 800159a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d101      	bne.n	80015a6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80015a2:	2301      	movs	r3, #1
 80015a4:	e031      	b.n	800160a <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d109      	bne.n	80015c2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80015ae:	6878      	ldr	r0, [r7, #4]
 80015b0:	f7ff fac4 	bl	8000b3c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2200      	movs	r2, #0
 80015b8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	2200      	movs	r2, #0
 80015be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015c6:	f003 0310 	and.w	r3, r3, #16
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d116      	bne.n	80015fc <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80015d2:	4b10      	ldr	r3, [pc, #64]	; (8001614 <HAL_ADC_Init+0x84>)
 80015d4:	4013      	ands	r3, r2
 80015d6:	f043 0202 	orr.w	r2, r3, #2
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80015de:	6878      	ldr	r0, [r7, #4]
 80015e0:	f000 fa74 	bl	8001acc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2200      	movs	r2, #0
 80015e8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ee:	f023 0303 	bic.w	r3, r3, #3
 80015f2:	f043 0201 	orr.w	r2, r3, #1
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	641a      	str	r2, [r3, #64]	; 0x40
 80015fa:	e001      	b.n	8001600 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80015fc:	2301      	movs	r3, #1
 80015fe:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2200      	movs	r2, #0
 8001604:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001608:	7bfb      	ldrb	r3, [r7, #15]
}
 800160a:	4618      	mov	r0, r3
 800160c:	3710      	adds	r7, #16
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	ffffeefd 	.word	0xffffeefd

08001618 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b086      	sub	sp, #24
 800161c:	af00      	add	r7, sp, #0
 800161e:	60f8      	str	r0, [r7, #12]
 8001620:	60b9      	str	r1, [r7, #8]
 8001622:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0;
 8001624:	2300      	movs	r3, #0
 8001626:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800162e:	2b01      	cmp	r3, #1
 8001630:	d101      	bne.n	8001636 <HAL_ADC_Start_DMA+0x1e>
 8001632:	2302      	movs	r3, #2
 8001634:	e0d4      	b.n	80017e0 <HAL_ADC_Start_DMA+0x1c8>
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	2201      	movs	r2, #1
 800163a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	689b      	ldr	r3, [r3, #8]
 8001644:	f003 0301 	and.w	r3, r3, #1
 8001648:	2b01      	cmp	r3, #1
 800164a:	d018      	beq.n	800167e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	689a      	ldr	r2, [r3, #8]
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f042 0201 	orr.w	r2, r2, #1
 800165a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800165c:	4b62      	ldr	r3, [pc, #392]	; (80017e8 <HAL_ADC_Start_DMA+0x1d0>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a62      	ldr	r2, [pc, #392]	; (80017ec <HAL_ADC_Start_DMA+0x1d4>)
 8001662:	fba2 2303 	umull	r2, r3, r2, r3
 8001666:	0c9a      	lsrs	r2, r3, #18
 8001668:	4613      	mov	r3, r2
 800166a:	005b      	lsls	r3, r3, #1
 800166c:	4413      	add	r3, r2
 800166e:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8001670:	e002      	b.n	8001678 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001672:	697b      	ldr	r3, [r7, #20]
 8001674:	3b01      	subs	r3, #1
 8001676:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8001678:	697b      	ldr	r3, [r7, #20]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d1f9      	bne.n	8001672 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	689b      	ldr	r3, [r3, #8]
 8001684:	f003 0301 	and.w	r3, r3, #1
 8001688:	2b01      	cmp	r3, #1
 800168a:	f040 809c 	bne.w	80017c6 <HAL_ADC_Start_DMA+0x1ae>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001692:	4b57      	ldr	r3, [pc, #348]	; (80017f0 <HAL_ADC_Start_DMA+0x1d8>)
 8001694:	4013      	ands	r3, r2
 8001696:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d007      	beq.n	80016bc <HAL_ADC_Start_DMA+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80016b4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80016c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80016c8:	d106      	bne.n	80016d8 <HAL_ADC_Start_DMA+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016ce:	f023 0206 	bic.w	r2, r3, #6
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	645a      	str	r2, [r3, #68]	; 0x44
 80016d6:	e002      	b.n	80016de <HAL_ADC_Start_DMA+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	2200      	movs	r2, #0
 80016dc:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	2200      	movs	r2, #0
 80016e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016ea:	4a42      	ldr	r2, [pc, #264]	; (80017f4 <HAL_ADC_Start_DMA+0x1dc>)
 80016ec:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016f2:	4a41      	ldr	r2, [pc, #260]	; (80017f8 <HAL_ADC_Start_DMA+0x1e0>)
 80016f4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016fa:	4a40      	ldr	r2, [pc, #256]	; (80017fc <HAL_ADC_Start_DMA+0x1e4>)
 80016fc:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001706:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	685a      	ldr	r2, [r3, #4]
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001716:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	689a      	ldr	r2, [r3, #8]
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001726:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	334c      	adds	r3, #76	; 0x4c
 8001732:	4619      	mov	r1, r3
 8001734:	68ba      	ldr	r2, [r7, #8]
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	f000 fd80 	bl	800223c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 800173c:	4b30      	ldr	r3, [pc, #192]	; (8001800 <HAL_ADC_Start_DMA+0x1e8>)
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	f003 031f 	and.w	r3, r3, #31
 8001744:	2b00      	cmp	r3, #0
 8001746:	d10f      	bne.n	8001768 <HAL_ADC_Start_DMA+0x150>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	689b      	ldr	r3, [r3, #8]
 800174e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001752:	2b00      	cmp	r3, #0
 8001754:	d143      	bne.n	80017de <HAL_ADC_Start_DMA+0x1c6>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	689a      	ldr	r2, [r3, #8]
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001764:	609a      	str	r2, [r3, #8]
 8001766:	e03a      	b.n	80017de <HAL_ADC_Start_DMA+0x1c6>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4a25      	ldr	r2, [pc, #148]	; (8001804 <HAL_ADC_Start_DMA+0x1ec>)
 800176e:	4293      	cmp	r3, r2
 8001770:	d10e      	bne.n	8001790 <HAL_ADC_Start_DMA+0x178>
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	689b      	ldr	r3, [r3, #8]
 8001778:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800177c:	2b00      	cmp	r3, #0
 800177e:	d107      	bne.n	8001790 <HAL_ADC_Start_DMA+0x178>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	689a      	ldr	r2, [r3, #8]
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800178e:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8001790:	4b1b      	ldr	r3, [pc, #108]	; (8001800 <HAL_ADC_Start_DMA+0x1e8>)
 8001792:	685b      	ldr	r3, [r3, #4]
 8001794:	f003 0310 	and.w	r3, r3, #16
 8001798:	2b00      	cmp	r3, #0
 800179a:	d120      	bne.n	80017de <HAL_ADC_Start_DMA+0x1c6>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4a19      	ldr	r2, [pc, #100]	; (8001808 <HAL_ADC_Start_DMA+0x1f0>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d11b      	bne.n	80017de <HAL_ADC_Start_DMA+0x1c6>
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	689b      	ldr	r3, [r3, #8]
 80017ac:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d114      	bne.n	80017de <HAL_ADC_Start_DMA+0x1c6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	689a      	ldr	r2, [r3, #8]
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80017c2:	609a      	str	r2, [r3, #8]
 80017c4:	e00b      	b.n	80017de <HAL_ADC_Start_DMA+0x1c6>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ca:	f043 0210 	orr.w	r2, r3, #16
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017d6:	f043 0201 	orr.w	r2, r3, #1
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80017de:	2300      	movs	r3, #0
}
 80017e0:	4618      	mov	r0, r3
 80017e2:	3718      	adds	r7, #24
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	20000004 	.word	0x20000004
 80017ec:	431bde83 	.word	0x431bde83
 80017f0:	fffff8fe 	.word	0xfffff8fe
 80017f4:	08001cc1 	.word	0x08001cc1
 80017f8:	08001d7b 	.word	0x08001d7b
 80017fc:	08001d97 	.word	0x08001d97
 8001800:	40012300 	.word	0x40012300
 8001804:	40012000 	.word	0x40012000
 8001808:	40012200 	.word	0x40012200

0800180c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800180c:	b480      	push	{r7}
 800180e:	b083      	sub	sp, #12
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001814:	bf00      	nop
 8001816:	370c      	adds	r7, #12
 8001818:	46bd      	mov	sp, r7
 800181a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181e:	4770      	bx	lr

08001820 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001820:	b480      	push	{r7}
 8001822:	b085      	sub	sp, #20
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
 8001828:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800182a:	2300      	movs	r3, #0
 800182c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001834:	2b01      	cmp	r3, #1
 8001836:	d101      	bne.n	800183c <HAL_ADC_ConfigChannel+0x1c>
 8001838:	2302      	movs	r3, #2
 800183a:	e136      	b.n	8001aaa <HAL_ADC_ConfigChannel+0x28a>
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2201      	movs	r2, #1
 8001840:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	2b09      	cmp	r3, #9
 800184a:	d93a      	bls.n	80018c2 <HAL_ADC_ConfigChannel+0xa2>
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001854:	d035      	beq.n	80018c2 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	68d9      	ldr	r1, [r3, #12]
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	b29b      	uxth	r3, r3
 8001862:	461a      	mov	r2, r3
 8001864:	4613      	mov	r3, r2
 8001866:	005b      	lsls	r3, r3, #1
 8001868:	4413      	add	r3, r2
 800186a:	3b1e      	subs	r3, #30
 800186c:	2207      	movs	r2, #7
 800186e:	fa02 f303 	lsl.w	r3, r2, r3
 8001872:	43da      	mvns	r2, r3
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	400a      	ands	r2, r1
 800187a:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a8d      	ldr	r2, [pc, #564]	; (8001ab8 <HAL_ADC_ConfigChannel+0x298>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d10a      	bne.n	800189c <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	68d9      	ldr	r1, [r3, #12]
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	689b      	ldr	r3, [r3, #8]
 8001890:	061a      	lsls	r2, r3, #24
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	430a      	orrs	r2, r1
 8001898:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800189a:	e035      	b.n	8001908 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	68d9      	ldr	r1, [r3, #12]
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	689a      	ldr	r2, [r3, #8]
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	b29b      	uxth	r3, r3
 80018ac:	4618      	mov	r0, r3
 80018ae:	4603      	mov	r3, r0
 80018b0:	005b      	lsls	r3, r3, #1
 80018b2:	4403      	add	r3, r0
 80018b4:	3b1e      	subs	r3, #30
 80018b6:	409a      	lsls	r2, r3
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	430a      	orrs	r2, r1
 80018be:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80018c0:	e022      	b.n	8001908 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	6919      	ldr	r1, [r3, #16]
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	b29b      	uxth	r3, r3
 80018ce:	461a      	mov	r2, r3
 80018d0:	4613      	mov	r3, r2
 80018d2:	005b      	lsls	r3, r3, #1
 80018d4:	4413      	add	r3, r2
 80018d6:	2207      	movs	r2, #7
 80018d8:	fa02 f303 	lsl.w	r3, r2, r3
 80018dc:	43da      	mvns	r2, r3
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	400a      	ands	r2, r1
 80018e4:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	6919      	ldr	r1, [r3, #16]
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	689a      	ldr	r2, [r3, #8]
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	b29b      	uxth	r3, r3
 80018f6:	4618      	mov	r0, r3
 80018f8:	4603      	mov	r3, r0
 80018fa:	005b      	lsls	r3, r3, #1
 80018fc:	4403      	add	r3, r0
 80018fe:	409a      	lsls	r2, r3
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	430a      	orrs	r2, r1
 8001906:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	2b06      	cmp	r3, #6
 800190e:	d824      	bhi.n	800195a <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	685a      	ldr	r2, [r3, #4]
 800191a:	4613      	mov	r3, r2
 800191c:	009b      	lsls	r3, r3, #2
 800191e:	4413      	add	r3, r2
 8001920:	3b05      	subs	r3, #5
 8001922:	221f      	movs	r2, #31
 8001924:	fa02 f303 	lsl.w	r3, r2, r3
 8001928:	43da      	mvns	r2, r3
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	400a      	ands	r2, r1
 8001930:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	b29b      	uxth	r3, r3
 800193e:	4618      	mov	r0, r3
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	685a      	ldr	r2, [r3, #4]
 8001944:	4613      	mov	r3, r2
 8001946:	009b      	lsls	r3, r3, #2
 8001948:	4413      	add	r3, r2
 800194a:	3b05      	subs	r3, #5
 800194c:	fa00 f203 	lsl.w	r2, r0, r3
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	430a      	orrs	r2, r1
 8001956:	635a      	str	r2, [r3, #52]	; 0x34
 8001958:	e04c      	b.n	80019f4 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	2b0c      	cmp	r3, #12
 8001960:	d824      	bhi.n	80019ac <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	685a      	ldr	r2, [r3, #4]
 800196c:	4613      	mov	r3, r2
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	4413      	add	r3, r2
 8001972:	3b23      	subs	r3, #35	; 0x23
 8001974:	221f      	movs	r2, #31
 8001976:	fa02 f303 	lsl.w	r3, r2, r3
 800197a:	43da      	mvns	r2, r3
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	400a      	ands	r2, r1
 8001982:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	b29b      	uxth	r3, r3
 8001990:	4618      	mov	r0, r3
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	685a      	ldr	r2, [r3, #4]
 8001996:	4613      	mov	r3, r2
 8001998:	009b      	lsls	r3, r3, #2
 800199a:	4413      	add	r3, r2
 800199c:	3b23      	subs	r3, #35	; 0x23
 800199e:	fa00 f203 	lsl.w	r2, r0, r3
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	430a      	orrs	r2, r1
 80019a8:	631a      	str	r2, [r3, #48]	; 0x30
 80019aa:	e023      	b.n	80019f4 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	685a      	ldr	r2, [r3, #4]
 80019b6:	4613      	mov	r3, r2
 80019b8:	009b      	lsls	r3, r3, #2
 80019ba:	4413      	add	r3, r2
 80019bc:	3b41      	subs	r3, #65	; 0x41
 80019be:	221f      	movs	r2, #31
 80019c0:	fa02 f303 	lsl.w	r3, r2, r3
 80019c4:	43da      	mvns	r2, r3
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	400a      	ands	r2, r1
 80019cc:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	b29b      	uxth	r3, r3
 80019da:	4618      	mov	r0, r3
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	685a      	ldr	r2, [r3, #4]
 80019e0:	4613      	mov	r3, r2
 80019e2:	009b      	lsls	r3, r3, #2
 80019e4:	4413      	add	r3, r2
 80019e6:	3b41      	subs	r3, #65	; 0x41
 80019e8:	fa00 f203 	lsl.w	r2, r0, r3
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	430a      	orrs	r2, r1
 80019f2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a30      	ldr	r2, [pc, #192]	; (8001abc <HAL_ADC_ConfigChannel+0x29c>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d10a      	bne.n	8001a14 <HAL_ADC_ConfigChannel+0x1f4>
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001a06:	d105      	bne.n	8001a14 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8001a08:	4b2d      	ldr	r3, [pc, #180]	; (8001ac0 <HAL_ADC_ConfigChannel+0x2a0>)
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	4a2c      	ldr	r2, [pc, #176]	; (8001ac0 <HAL_ADC_ConfigChannel+0x2a0>)
 8001a0e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8001a12:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a28      	ldr	r2, [pc, #160]	; (8001abc <HAL_ADC_ConfigChannel+0x29c>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d10f      	bne.n	8001a3e <HAL_ADC_ConfigChannel+0x21e>
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	2b12      	cmp	r3, #18
 8001a24:	d10b      	bne.n	8001a3e <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8001a26:	4b26      	ldr	r3, [pc, #152]	; (8001ac0 <HAL_ADC_ConfigChannel+0x2a0>)
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	4a25      	ldr	r2, [pc, #148]	; (8001ac0 <HAL_ADC_ConfigChannel+0x2a0>)
 8001a2c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001a30:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8001a32:	4b23      	ldr	r3, [pc, #140]	; (8001ac0 <HAL_ADC_ConfigChannel+0x2a0>)
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	4a22      	ldr	r2, [pc, #136]	; (8001ac0 <HAL_ADC_ConfigChannel+0x2a0>)
 8001a38:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001a3c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4a1e      	ldr	r2, [pc, #120]	; (8001abc <HAL_ADC_ConfigChannel+0x29c>)
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d12b      	bne.n	8001aa0 <HAL_ADC_ConfigChannel+0x280>
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a1a      	ldr	r2, [pc, #104]	; (8001ab8 <HAL_ADC_ConfigChannel+0x298>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d003      	beq.n	8001a5a <HAL_ADC_ConfigChannel+0x23a>
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	2b11      	cmp	r3, #17
 8001a58:	d122      	bne.n	8001aa0 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8001a5a:	4b19      	ldr	r3, [pc, #100]	; (8001ac0 <HAL_ADC_ConfigChannel+0x2a0>)
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	4a18      	ldr	r2, [pc, #96]	; (8001ac0 <HAL_ADC_ConfigChannel+0x2a0>)
 8001a60:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001a64:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8001a66:	4b16      	ldr	r3, [pc, #88]	; (8001ac0 <HAL_ADC_ConfigChannel+0x2a0>)
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	4a15      	ldr	r2, [pc, #84]	; (8001ac0 <HAL_ADC_ConfigChannel+0x2a0>)
 8001a6c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001a70:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4a10      	ldr	r2, [pc, #64]	; (8001ab8 <HAL_ADC_ConfigChannel+0x298>)
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d111      	bne.n	8001aa0 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8001a7c:	4b11      	ldr	r3, [pc, #68]	; (8001ac4 <HAL_ADC_ConfigChannel+0x2a4>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a11      	ldr	r2, [pc, #68]	; (8001ac8 <HAL_ADC_ConfigChannel+0x2a8>)
 8001a82:	fba2 2303 	umull	r2, r3, r2, r3
 8001a86:	0c9a      	lsrs	r2, r3, #18
 8001a88:	4613      	mov	r3, r2
 8001a8a:	009b      	lsls	r3, r3, #2
 8001a8c:	4413      	add	r3, r2
 8001a8e:	005b      	lsls	r3, r3, #1
 8001a90:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8001a92:	e002      	b.n	8001a9a <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	3b01      	subs	r3, #1
 8001a98:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d1f9      	bne.n	8001a94 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001aa8:	2300      	movs	r3, #0
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	3714      	adds	r7, #20
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab4:	4770      	bx	lr
 8001ab6:	bf00      	nop
 8001ab8:	10000012 	.word	0x10000012
 8001abc:	40012000 	.word	0x40012000
 8001ac0:	40012300 	.word	0x40012300
 8001ac4:	20000004 	.word	0x20000004
 8001ac8:	431bde83 	.word	0x431bde83

08001acc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b083      	sub	sp, #12
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8001ad4:	4b78      	ldr	r3, [pc, #480]	; (8001cb8 <ADC_Init+0x1ec>)
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	4a77      	ldr	r2, [pc, #476]	; (8001cb8 <ADC_Init+0x1ec>)
 8001ada:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001ade:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8001ae0:	4b75      	ldr	r3, [pc, #468]	; (8001cb8 <ADC_Init+0x1ec>)
 8001ae2:	685a      	ldr	r2, [r3, #4]
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	4973      	ldr	r1, [pc, #460]	; (8001cb8 <ADC_Init+0x1ec>)
 8001aea:	4313      	orrs	r3, r2
 8001aec:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	685a      	ldr	r2, [r3, #4]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001afc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	6859      	ldr	r1, [r3, #4]
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	691b      	ldr	r3, [r3, #16]
 8001b08:	021a      	lsls	r2, r3, #8
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	430a      	orrs	r2, r1
 8001b10:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	685a      	ldr	r2, [r3, #4]
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001b20:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	6859      	ldr	r1, [r3, #4]
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	689a      	ldr	r2, [r3, #8]
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	430a      	orrs	r2, r1
 8001b32:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	689a      	ldr	r2, [r3, #8]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001b42:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	6899      	ldr	r1, [r3, #8]
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	68da      	ldr	r2, [r3, #12]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	430a      	orrs	r2, r1
 8001b54:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b5a:	4a58      	ldr	r2, [pc, #352]	; (8001cbc <ADC_Init+0x1f0>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d022      	beq.n	8001ba6 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	689a      	ldr	r2, [r3, #8]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001b6e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	6899      	ldr	r1, [r3, #8]
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	430a      	orrs	r2, r1
 8001b80:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	689a      	ldr	r2, [r3, #8]
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001b90:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	6899      	ldr	r1, [r3, #8]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	430a      	orrs	r2, r1
 8001ba2:	609a      	str	r2, [r3, #8]
 8001ba4:	e00f      	b.n	8001bc6 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	689a      	ldr	r2, [r3, #8]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001bb4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	689a      	ldr	r2, [r3, #8]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001bc4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	689a      	ldr	r2, [r3, #8]
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f022 0202 	bic.w	r2, r2, #2
 8001bd4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	6899      	ldr	r1, [r3, #8]
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	699b      	ldr	r3, [r3, #24]
 8001be0:	005a      	lsls	r2, r3, #1
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	430a      	orrs	r2, r1
 8001be8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d01b      	beq.n	8001c2c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	685a      	ldr	r2, [r3, #4]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001c02:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	685a      	ldr	r2, [r3, #4]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001c12:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	6859      	ldr	r1, [r3, #4]
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c1e:	3b01      	subs	r3, #1
 8001c20:	035a      	lsls	r2, r3, #13
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	430a      	orrs	r2, r1
 8001c28:	605a      	str	r2, [r3, #4]
 8001c2a:	e007      	b.n	8001c3c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	685a      	ldr	r2, [r3, #4]
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001c3a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001c4a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	69db      	ldr	r3, [r3, #28]
 8001c56:	3b01      	subs	r3, #1
 8001c58:	051a      	lsls	r2, r3, #20
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	430a      	orrs	r2, r1
 8001c60:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	689a      	ldr	r2, [r3, #8]
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001c70:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	6899      	ldr	r1, [r3, #8]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001c7e:	025a      	lsls	r2, r3, #9
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	430a      	orrs	r2, r1
 8001c86:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	689a      	ldr	r2, [r3, #8]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001c96:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	6899      	ldr	r1, [r3, #8]
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	695b      	ldr	r3, [r3, #20]
 8001ca2:	029a      	lsls	r2, r3, #10
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	430a      	orrs	r2, r1
 8001caa:	609a      	str	r2, [r3, #8]
}
 8001cac:	bf00      	nop
 8001cae:	370c      	adds	r7, #12
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr
 8001cb8:	40012300 	.word	0x40012300
 8001cbc:	0f000001 	.word	0x0f000001

08001cc0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b084      	sub	sp, #16
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ccc:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d13c      	bne.n	8001d54 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cde:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	689b      	ldr	r3, [r3, #8]
 8001cec:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d12b      	bne.n	8001d4c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d127      	bne.n	8001d4c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d02:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d006      	beq.n	8001d18 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d119      	bne.n	8001d4c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	685a      	ldr	r2, [r3, #4]
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f022 0220 	bic.w	r2, r2, #32
 8001d26:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d2c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d38:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d105      	bne.n	8001d4c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d44:	f043 0201 	orr.w	r2, r3, #1
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001d4c:	68f8      	ldr	r0, [r7, #12]
 8001d4e:	f7ff f811 	bl	8000d74 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001d52:	e00e      	b.n	8001d72 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d58:	f003 0310 	and.w	r3, r3, #16
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d003      	beq.n	8001d68 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001d60:	68f8      	ldr	r0, [r7, #12]
 8001d62:	f7ff fd53 	bl	800180c <HAL_ADC_ErrorCallback>
}
 8001d66:	e004      	b.n	8001d72 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d6e:	6878      	ldr	r0, [r7, #4]
 8001d70:	4798      	blx	r3
}
 8001d72:	bf00      	nop
 8001d74:	3710      	adds	r7, #16
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}

08001d7a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001d7a:	b580      	push	{r7, lr}
 8001d7c:	b084      	sub	sp, #16
 8001d7e:	af00      	add	r7, sp, #0
 8001d80:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d86:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001d88:	68f8      	ldr	r0, [r7, #12]
 8001d8a:	f7ff f803 	bl	8000d94 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001d8e:	bf00      	nop
 8001d90:	3710      	adds	r7, #16
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}

08001d96 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001d96:	b580      	push	{r7, lr}
 8001d98:	b084      	sub	sp, #16
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001da2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	2240      	movs	r2, #64	; 0x40
 8001da8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dae:	f043 0204 	orr.w	r2, r3, #4
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001db6:	68f8      	ldr	r0, [r7, #12]
 8001db8:	f7ff fd28 	bl	800180c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001dbc:	bf00      	nop
 8001dbe:	3710      	adds	r7, #16
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}

08001dc4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b085      	sub	sp, #20
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	f003 0307 	and.w	r3, r3, #7
 8001dd2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001dd4:	4b0b      	ldr	r3, [pc, #44]	; (8001e04 <__NVIC_SetPriorityGrouping+0x40>)
 8001dd6:	68db      	ldr	r3, [r3, #12]
 8001dd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001dda:	68ba      	ldr	r2, [r7, #8]
 8001ddc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001de0:	4013      	ands	r3, r2
 8001de2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001de8:	68bb      	ldr	r3, [r7, #8]
 8001dea:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001dec:	4b06      	ldr	r3, [pc, #24]	; (8001e08 <__NVIC_SetPriorityGrouping+0x44>)
 8001dee:	4313      	orrs	r3, r2
 8001df0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001df2:	4a04      	ldr	r2, [pc, #16]	; (8001e04 <__NVIC_SetPriorityGrouping+0x40>)
 8001df4:	68bb      	ldr	r3, [r7, #8]
 8001df6:	60d3      	str	r3, [r2, #12]
}
 8001df8:	bf00      	nop
 8001dfa:	3714      	adds	r7, #20
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr
 8001e04:	e000ed00 	.word	0xe000ed00
 8001e08:	05fa0000 	.word	0x05fa0000

08001e0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e10:	4b04      	ldr	r3, [pc, #16]	; (8001e24 <__NVIC_GetPriorityGrouping+0x18>)
 8001e12:	68db      	ldr	r3, [r3, #12]
 8001e14:	0a1b      	lsrs	r3, r3, #8
 8001e16:	f003 0307 	and.w	r3, r3, #7
}
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e22:	4770      	bx	lr
 8001e24:	e000ed00 	.word	0xe000ed00

08001e28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b083      	sub	sp, #12
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	4603      	mov	r3, r0
 8001e30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	db0b      	blt.n	8001e52 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e3a:	79fb      	ldrb	r3, [r7, #7]
 8001e3c:	f003 021f 	and.w	r2, r3, #31
 8001e40:	4907      	ldr	r1, [pc, #28]	; (8001e60 <__NVIC_EnableIRQ+0x38>)
 8001e42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e46:	095b      	lsrs	r3, r3, #5
 8001e48:	2001      	movs	r0, #1
 8001e4a:	fa00 f202 	lsl.w	r2, r0, r2
 8001e4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001e52:	bf00      	nop
 8001e54:	370c      	adds	r7, #12
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr
 8001e5e:	bf00      	nop
 8001e60:	e000e100 	.word	0xe000e100

08001e64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b083      	sub	sp, #12
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	6039      	str	r1, [r7, #0]
 8001e6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	db0a      	blt.n	8001e8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	b2da      	uxtb	r2, r3
 8001e7c:	490c      	ldr	r1, [pc, #48]	; (8001eb0 <__NVIC_SetPriority+0x4c>)
 8001e7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e82:	0112      	lsls	r2, r2, #4
 8001e84:	b2d2      	uxtb	r2, r2
 8001e86:	440b      	add	r3, r1
 8001e88:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e8c:	e00a      	b.n	8001ea4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	b2da      	uxtb	r2, r3
 8001e92:	4908      	ldr	r1, [pc, #32]	; (8001eb4 <__NVIC_SetPriority+0x50>)
 8001e94:	79fb      	ldrb	r3, [r7, #7]
 8001e96:	f003 030f 	and.w	r3, r3, #15
 8001e9a:	3b04      	subs	r3, #4
 8001e9c:	0112      	lsls	r2, r2, #4
 8001e9e:	b2d2      	uxtb	r2, r2
 8001ea0:	440b      	add	r3, r1
 8001ea2:	761a      	strb	r2, [r3, #24]
}
 8001ea4:	bf00      	nop
 8001ea6:	370c      	adds	r7, #12
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eae:	4770      	bx	lr
 8001eb0:	e000e100 	.word	0xe000e100
 8001eb4:	e000ed00 	.word	0xe000ed00

08001eb8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b089      	sub	sp, #36	; 0x24
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	60f8      	str	r0, [r7, #12]
 8001ec0:	60b9      	str	r1, [r7, #8]
 8001ec2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	f003 0307 	and.w	r3, r3, #7
 8001eca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ecc:	69fb      	ldr	r3, [r7, #28]
 8001ece:	f1c3 0307 	rsb	r3, r3, #7
 8001ed2:	2b04      	cmp	r3, #4
 8001ed4:	bf28      	it	cs
 8001ed6:	2304      	movcs	r3, #4
 8001ed8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001eda:	69fb      	ldr	r3, [r7, #28]
 8001edc:	3304      	adds	r3, #4
 8001ede:	2b06      	cmp	r3, #6
 8001ee0:	d902      	bls.n	8001ee8 <NVIC_EncodePriority+0x30>
 8001ee2:	69fb      	ldr	r3, [r7, #28]
 8001ee4:	3b03      	subs	r3, #3
 8001ee6:	e000      	b.n	8001eea <NVIC_EncodePriority+0x32>
 8001ee8:	2300      	movs	r3, #0
 8001eea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001eec:	f04f 32ff 	mov.w	r2, #4294967295
 8001ef0:	69bb      	ldr	r3, [r7, #24]
 8001ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef6:	43da      	mvns	r2, r3
 8001ef8:	68bb      	ldr	r3, [r7, #8]
 8001efa:	401a      	ands	r2, r3
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f00:	f04f 31ff 	mov.w	r1, #4294967295
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	fa01 f303 	lsl.w	r3, r1, r3
 8001f0a:	43d9      	mvns	r1, r3
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f10:	4313      	orrs	r3, r2
         );
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3724      	adds	r7, #36	; 0x24
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
	...

08001f20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b082      	sub	sp, #8
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	3b01      	subs	r3, #1
 8001f2c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f30:	d301      	bcc.n	8001f36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f32:	2301      	movs	r3, #1
 8001f34:	e00f      	b.n	8001f56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f36:	4a0a      	ldr	r2, [pc, #40]	; (8001f60 <SysTick_Config+0x40>)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	3b01      	subs	r3, #1
 8001f3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f3e:	210f      	movs	r1, #15
 8001f40:	f04f 30ff 	mov.w	r0, #4294967295
 8001f44:	f7ff ff8e 	bl	8001e64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f48:	4b05      	ldr	r3, [pc, #20]	; (8001f60 <SysTick_Config+0x40>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f4e:	4b04      	ldr	r3, [pc, #16]	; (8001f60 <SysTick_Config+0x40>)
 8001f50:	2207      	movs	r2, #7
 8001f52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f54:	2300      	movs	r3, #0
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3708      	adds	r7, #8
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	e000e010 	.word	0xe000e010

08001f64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b082      	sub	sp, #8
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f6c:	6878      	ldr	r0, [r7, #4]
 8001f6e:	f7ff ff29 	bl	8001dc4 <__NVIC_SetPriorityGrouping>
}
 8001f72:	bf00      	nop
 8001f74:	3708      	adds	r7, #8
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}

08001f7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f7a:	b580      	push	{r7, lr}
 8001f7c:	b086      	sub	sp, #24
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	4603      	mov	r3, r0
 8001f82:	60b9      	str	r1, [r7, #8]
 8001f84:	607a      	str	r2, [r7, #4]
 8001f86:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f8c:	f7ff ff3e 	bl	8001e0c <__NVIC_GetPriorityGrouping>
 8001f90:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f92:	687a      	ldr	r2, [r7, #4]
 8001f94:	68b9      	ldr	r1, [r7, #8]
 8001f96:	6978      	ldr	r0, [r7, #20]
 8001f98:	f7ff ff8e 	bl	8001eb8 <NVIC_EncodePriority>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fa2:	4611      	mov	r1, r2
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f7ff ff5d 	bl	8001e64 <__NVIC_SetPriority>
}
 8001faa:	bf00      	nop
 8001fac:	3718      	adds	r7, #24
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}

08001fb2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fb2:	b580      	push	{r7, lr}
 8001fb4:	b082      	sub	sp, #8
 8001fb6:	af00      	add	r7, sp, #0
 8001fb8:	4603      	mov	r3, r0
 8001fba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001fbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f7ff ff31 	bl	8001e28 <__NVIC_EnableIRQ>
}
 8001fc6:	bf00      	nop
 8001fc8:	3708      	adds	r7, #8
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}

08001fce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001fce:	b580      	push	{r7, lr}
 8001fd0:	b082      	sub	sp, #8
 8001fd2:	af00      	add	r7, sp, #0
 8001fd4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001fd6:	6878      	ldr	r0, [r7, #4]
 8001fd8:	f7ff ffa2 	bl	8001f20 <SysTick_Config>
 8001fdc:	4603      	mov	r3, r0
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3708      	adds	r7, #8
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
	...

08001fe8 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001fec:	f3bf 8f5f 	dmb	sy
}
 8001ff0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001ff2:	4b07      	ldr	r3, [pc, #28]	; (8002010 <HAL_MPU_Disable+0x28>)
 8001ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ff6:	4a06      	ldr	r2, [pc, #24]	; (8002010 <HAL_MPU_Disable+0x28>)
 8001ff8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ffc:	6253      	str	r3, [r2, #36]	; 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001ffe:	4b05      	ldr	r3, [pc, #20]	; (8002014 <HAL_MPU_Disable+0x2c>)
 8002000:	2200      	movs	r2, #0
 8002002:	605a      	str	r2, [r3, #4]
}
 8002004:	bf00      	nop
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr
 800200e:	bf00      	nop
 8002010:	e000ed00 	.word	0xe000ed00
 8002014:	e000ed90 	.word	0xe000ed90

08002018 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002018:	b480      	push	{r7}
 800201a:	b083      	sub	sp, #12
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002020:	4a0b      	ldr	r2, [pc, #44]	; (8002050 <HAL_MPU_Enable+0x38>)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	f043 0301 	orr.w	r3, r3, #1
 8002028:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800202a:	4b0a      	ldr	r3, [pc, #40]	; (8002054 <HAL_MPU_Enable+0x3c>)
 800202c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800202e:	4a09      	ldr	r2, [pc, #36]	; (8002054 <HAL_MPU_Enable+0x3c>)
 8002030:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002034:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002036:	f3bf 8f4f 	dsb	sy
}
 800203a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800203c:	f3bf 8f6f 	isb	sy
}
 8002040:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002042:	bf00      	nop
 8002044:	370c      	adds	r7, #12
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr
 800204e:	bf00      	nop
 8002050:	e000ed90 	.word	0xe000ed90
 8002054:	e000ed00 	.word	0xe000ed00

08002058 <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8002058:	b480      	push	{r7}
 800205a:	b083      	sub	sp, #12
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	785a      	ldrb	r2, [r3, #1]
 8002064:	4b1d      	ldr	r3, [pc, #116]	; (80020dc <HAL_MPU_ConfigRegion+0x84>)
 8002066:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != RESET)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	781b      	ldrb	r3, [r3, #0]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d029      	beq.n	80020c4 <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
    
    MPU->RBAR = MPU_Init->BaseAddress;
 8002070:	4a1a      	ldr	r2, [pc, #104]	; (80020dc <HAL_MPU_ConfigRegion+0x84>)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	7b1b      	ldrb	r3, [r3, #12]
 800207c:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	7adb      	ldrb	r3, [r3, #11]
 8002082:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002084:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	7a9b      	ldrb	r3, [r3, #10]
 800208a:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800208c:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	7b5b      	ldrb	r3, [r3, #13]
 8002092:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002094:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	7b9b      	ldrb	r3, [r3, #14]
 800209a:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800209c:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	7bdb      	ldrb	r3, [r3, #15]
 80020a2:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80020a4:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	7a5b      	ldrb	r3, [r3, #9]
 80020aa:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80020ac:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	7a1b      	ldrb	r3, [r3, #8]
 80020b2:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80020b4:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80020b6:	687a      	ldr	r2, [r7, #4]
 80020b8:	7812      	ldrb	r2, [r2, #0]
 80020ba:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80020bc:	4a07      	ldr	r2, [pc, #28]	; (80020dc <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80020be:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80020c0:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 80020c2:	e005      	b.n	80020d0 <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 80020c4:	4b05      	ldr	r3, [pc, #20]	; (80020dc <HAL_MPU_ConfigRegion+0x84>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 80020ca:	4b04      	ldr	r3, [pc, #16]	; (80020dc <HAL_MPU_ConfigRegion+0x84>)
 80020cc:	2200      	movs	r2, #0
 80020ce:	611a      	str	r2, [r3, #16]
}
 80020d0:	bf00      	nop
 80020d2:	370c      	adds	r7, #12
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr
 80020dc:	e000ed90 	.word	0xe000ed90

080020e0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b086      	sub	sp, #24
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80020e8:	2300      	movs	r3, #0
 80020ea:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80020ec:	f7ff fa20 	bl	8001530 <HAL_GetTick>
 80020f0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d101      	bne.n	80020fc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80020f8:	2301      	movs	r3, #1
 80020fa:	e099      	b.n	8002230 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2202      	movs	r2, #2
 8002100:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2200      	movs	r2, #0
 8002108:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f022 0201 	bic.w	r2, r2, #1
 800211a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800211c:	e00f      	b.n	800213e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800211e:	f7ff fa07 	bl	8001530 <HAL_GetTick>
 8002122:	4602      	mov	r2, r0
 8002124:	693b      	ldr	r3, [r7, #16]
 8002126:	1ad3      	subs	r3, r2, r3
 8002128:	2b05      	cmp	r3, #5
 800212a:	d908      	bls.n	800213e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2220      	movs	r2, #32
 8002130:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2203      	movs	r2, #3
 8002136:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800213a:	2303      	movs	r3, #3
 800213c:	e078      	b.n	8002230 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f003 0301 	and.w	r3, r3, #1
 8002148:	2b00      	cmp	r3, #0
 800214a:	d1e8      	bne.n	800211e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002154:	697a      	ldr	r2, [r7, #20]
 8002156:	4b38      	ldr	r3, [pc, #224]	; (8002238 <HAL_DMA_Init+0x158>)
 8002158:	4013      	ands	r3, r2
 800215a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	685a      	ldr	r2, [r3, #4]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	689b      	ldr	r3, [r3, #8]
 8002164:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800216a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	691b      	ldr	r3, [r3, #16]
 8002170:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002176:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	699b      	ldr	r3, [r3, #24]
 800217c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002182:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6a1b      	ldr	r3, [r3, #32]
 8002188:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800218a:	697a      	ldr	r2, [r7, #20]
 800218c:	4313      	orrs	r3, r2
 800218e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002194:	2b04      	cmp	r3, #4
 8002196:	d107      	bne.n	80021a8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a0:	4313      	orrs	r3, r2
 80021a2:	697a      	ldr	r2, [r7, #20]
 80021a4:	4313      	orrs	r3, r2
 80021a6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	697a      	ldr	r2, [r7, #20]
 80021ae:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	695b      	ldr	r3, [r3, #20]
 80021b6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	f023 0307 	bic.w	r3, r3, #7
 80021be:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021c4:	697a      	ldr	r2, [r7, #20]
 80021c6:	4313      	orrs	r3, r2
 80021c8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ce:	2b04      	cmp	r3, #4
 80021d0:	d117      	bne.n	8002202 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021d6:	697a      	ldr	r2, [r7, #20]
 80021d8:	4313      	orrs	r3, r2
 80021da:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d00e      	beq.n	8002202 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80021e4:	6878      	ldr	r0, [r7, #4]
 80021e6:	f000 fa77 	bl	80026d8 <DMA_CheckFifoParam>
 80021ea:	4603      	mov	r3, r0
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d008      	beq.n	8002202 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2240      	movs	r2, #64	; 0x40
 80021f4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2201      	movs	r2, #1
 80021fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80021fe:	2301      	movs	r3, #1
 8002200:	e016      	b.n	8002230 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	697a      	ldr	r2, [r7, #20]
 8002208:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800220a:	6878      	ldr	r0, [r7, #4]
 800220c:	f000 fa2e 	bl	800266c <DMA_CalcBaseAndBitshift>
 8002210:	4603      	mov	r3, r0
 8002212:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002218:	223f      	movs	r2, #63	; 0x3f
 800221a:	409a      	lsls	r2, r3
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2200      	movs	r2, #0
 8002224:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2201      	movs	r2, #1
 800222a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800222e:	2300      	movs	r3, #0
}
 8002230:	4618      	mov	r0, r3
 8002232:	3718      	adds	r7, #24
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}
 8002238:	e010803f 	.word	0xe010803f

0800223c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b086      	sub	sp, #24
 8002240:	af00      	add	r7, sp, #0
 8002242:	60f8      	str	r0, [r7, #12]
 8002244:	60b9      	str	r1, [r7, #8]
 8002246:	607a      	str	r2, [r7, #4]
 8002248:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800224a:	2300      	movs	r3, #0
 800224c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002252:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800225a:	2b01      	cmp	r3, #1
 800225c:	d101      	bne.n	8002262 <HAL_DMA_Start_IT+0x26>
 800225e:	2302      	movs	r3, #2
 8002260:	e048      	b.n	80022f4 <HAL_DMA_Start_IT+0xb8>
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	2201      	movs	r2, #1
 8002266:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002270:	b2db      	uxtb	r3, r3
 8002272:	2b01      	cmp	r3, #1
 8002274:	d137      	bne.n	80022e6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	2202      	movs	r2, #2
 800227a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	2200      	movs	r2, #0
 8002282:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	687a      	ldr	r2, [r7, #4]
 8002288:	68b9      	ldr	r1, [r7, #8]
 800228a:	68f8      	ldr	r0, [r7, #12]
 800228c:	f000 f9c0 	bl	8002610 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002294:	223f      	movs	r2, #63	; 0x3f
 8002296:	409a      	lsls	r2, r3
 8002298:	693b      	ldr	r3, [r7, #16]
 800229a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	681a      	ldr	r2, [r3, #0]
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f042 0216 	orr.w	r2, r2, #22
 80022aa:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	695a      	ldr	r2, [r3, #20]
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80022ba:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d007      	beq.n	80022d4 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	681a      	ldr	r2, [r3, #0]
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f042 0208 	orr.w	r2, r2, #8
 80022d2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	681a      	ldr	r2, [r3, #0]
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f042 0201 	orr.w	r2, r2, #1
 80022e2:	601a      	str	r2, [r3, #0]
 80022e4:	e005      	b.n	80022f2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	2200      	movs	r2, #0
 80022ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80022ee:	2302      	movs	r3, #2
 80022f0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80022f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	3718      	adds	r7, #24
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}

080022fc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b086      	sub	sp, #24
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8002304:	2300      	movs	r3, #0
 8002306:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8002308:	4b8e      	ldr	r3, [pc, #568]	; (8002544 <HAL_DMA_IRQHandler+0x248>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a8e      	ldr	r2, [pc, #568]	; (8002548 <HAL_DMA_IRQHandler+0x24c>)
 800230e:	fba2 2303 	umull	r2, r3, r2, r3
 8002312:	0a9b      	lsrs	r3, r3, #10
 8002314:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800231a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800231c:	693b      	ldr	r3, [r7, #16]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002326:	2208      	movs	r2, #8
 8002328:	409a      	lsls	r2, r3
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	4013      	ands	r3, r2
 800232e:	2b00      	cmp	r3, #0
 8002330:	d01a      	beq.n	8002368 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f003 0304 	and.w	r3, r3, #4
 800233c:	2b00      	cmp	r3, #0
 800233e:	d013      	beq.n	8002368 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	681a      	ldr	r2, [r3, #0]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f022 0204 	bic.w	r2, r2, #4
 800234e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002354:	2208      	movs	r2, #8
 8002356:	409a      	lsls	r2, r3
 8002358:	693b      	ldr	r3, [r7, #16]
 800235a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002360:	f043 0201 	orr.w	r2, r3, #1
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800236c:	2201      	movs	r2, #1
 800236e:	409a      	lsls	r2, r3
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	4013      	ands	r3, r2
 8002374:	2b00      	cmp	r3, #0
 8002376:	d012      	beq.n	800239e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	695b      	ldr	r3, [r3, #20]
 800237e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002382:	2b00      	cmp	r3, #0
 8002384:	d00b      	beq.n	800239e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800238a:	2201      	movs	r2, #1
 800238c:	409a      	lsls	r2, r3
 800238e:	693b      	ldr	r3, [r7, #16]
 8002390:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002396:	f043 0202 	orr.w	r2, r3, #2
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023a2:	2204      	movs	r2, #4
 80023a4:	409a      	lsls	r2, r3
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	4013      	ands	r3, r2
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d012      	beq.n	80023d4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f003 0302 	and.w	r3, r3, #2
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d00b      	beq.n	80023d4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023c0:	2204      	movs	r2, #4
 80023c2:	409a      	lsls	r2, r3
 80023c4:	693b      	ldr	r3, [r7, #16]
 80023c6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023cc:	f043 0204 	orr.w	r2, r3, #4
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023d8:	2210      	movs	r2, #16
 80023da:	409a      	lsls	r2, r3
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	4013      	ands	r3, r2
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d043      	beq.n	800246c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f003 0308 	and.w	r3, r3, #8
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d03c      	beq.n	800246c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023f6:	2210      	movs	r2, #16
 80023f8:	409a      	lsls	r2, r3
 80023fa:	693b      	ldr	r3, [r7, #16]
 80023fc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002408:	2b00      	cmp	r3, #0
 800240a:	d018      	beq.n	800243e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002416:	2b00      	cmp	r3, #0
 8002418:	d108      	bne.n	800242c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800241e:	2b00      	cmp	r3, #0
 8002420:	d024      	beq.n	800246c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002426:	6878      	ldr	r0, [r7, #4]
 8002428:	4798      	blx	r3
 800242a:	e01f      	b.n	800246c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002430:	2b00      	cmp	r3, #0
 8002432:	d01b      	beq.n	800246c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002438:	6878      	ldr	r0, [r7, #4]
 800243a:	4798      	blx	r3
 800243c:	e016      	b.n	800246c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002448:	2b00      	cmp	r3, #0
 800244a:	d107      	bne.n	800245c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	681a      	ldr	r2, [r3, #0]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f022 0208 	bic.w	r2, r2, #8
 800245a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002460:	2b00      	cmp	r3, #0
 8002462:	d003      	beq.n	800246c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002468:	6878      	ldr	r0, [r7, #4]
 800246a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002470:	2220      	movs	r2, #32
 8002472:	409a      	lsls	r2, r3
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	4013      	ands	r3, r2
 8002478:	2b00      	cmp	r3, #0
 800247a:	f000 808f 	beq.w	800259c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f003 0310 	and.w	r3, r3, #16
 8002488:	2b00      	cmp	r3, #0
 800248a:	f000 8087 	beq.w	800259c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002492:	2220      	movs	r2, #32
 8002494:	409a      	lsls	r2, r3
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	2b05      	cmp	r3, #5
 80024a4:	d136      	bne.n	8002514 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	681a      	ldr	r2, [r3, #0]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f022 0216 	bic.w	r2, r2, #22
 80024b4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	695a      	ldr	r2, [r3, #20]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80024c4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d103      	bne.n	80024d6 <HAL_DMA_IRQHandler+0x1da>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d007      	beq.n	80024e6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f022 0208 	bic.w	r2, r2, #8
 80024e4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024ea:	223f      	movs	r2, #63	; 0x3f
 80024ec:	409a      	lsls	r2, r3
 80024ee:	693b      	ldr	r3, [r7, #16]
 80024f0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2201      	movs	r2, #1
 80024f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2200      	movs	r2, #0
 80024fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002506:	2b00      	cmp	r3, #0
 8002508:	d07e      	beq.n	8002608 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	4798      	blx	r3
        }
        return;
 8002512:	e079      	b.n	8002608 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800251e:	2b00      	cmp	r3, #0
 8002520:	d01d      	beq.n	800255e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800252c:	2b00      	cmp	r3, #0
 800252e:	d10d      	bne.n	800254c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002534:	2b00      	cmp	r3, #0
 8002536:	d031      	beq.n	800259c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800253c:	6878      	ldr	r0, [r7, #4]
 800253e:	4798      	blx	r3
 8002540:	e02c      	b.n	800259c <HAL_DMA_IRQHandler+0x2a0>
 8002542:	bf00      	nop
 8002544:	20000004 	.word	0x20000004
 8002548:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002550:	2b00      	cmp	r3, #0
 8002552:	d023      	beq.n	800259c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002558:	6878      	ldr	r0, [r7, #4]
 800255a:	4798      	blx	r3
 800255c:	e01e      	b.n	800259c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002568:	2b00      	cmp	r3, #0
 800256a:	d10f      	bne.n	800258c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	681a      	ldr	r2, [r3, #0]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f022 0210 	bic.w	r2, r2, #16
 800257a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2201      	movs	r2, #1
 8002580:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2200      	movs	r2, #0
 8002588:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002590:	2b00      	cmp	r3, #0
 8002592:	d003      	beq.n	800259c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002598:	6878      	ldr	r0, [r7, #4]
 800259a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d032      	beq.n	800260a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025a8:	f003 0301 	and.w	r3, r3, #1
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d022      	beq.n	80025f6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2205      	movs	r2, #5
 80025b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f022 0201 	bic.w	r2, r2, #1
 80025c6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	3301      	adds	r3, #1
 80025cc:	60bb      	str	r3, [r7, #8]
 80025ce:	697a      	ldr	r2, [r7, #20]
 80025d0:	429a      	cmp	r2, r3
 80025d2:	d307      	bcc.n	80025e4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f003 0301 	and.w	r3, r3, #1
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d1f2      	bne.n	80025c8 <HAL_DMA_IRQHandler+0x2cc>
 80025e2:	e000      	b.n	80025e6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80025e4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2201      	movs	r2, #1
 80025ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2200      	movs	r2, #0
 80025f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d005      	beq.n	800260a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002602:	6878      	ldr	r0, [r7, #4]
 8002604:	4798      	blx	r3
 8002606:	e000      	b.n	800260a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002608:	bf00      	nop
    }
  }
}
 800260a:	3718      	adds	r7, #24
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}

08002610 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002610:	b480      	push	{r7}
 8002612:	b085      	sub	sp, #20
 8002614:	af00      	add	r7, sp, #0
 8002616:	60f8      	str	r0, [r7, #12]
 8002618:	60b9      	str	r1, [r7, #8]
 800261a:	607a      	str	r2, [r7, #4]
 800261c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800262c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	683a      	ldr	r2, [r7, #0]
 8002634:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	689b      	ldr	r3, [r3, #8]
 800263a:	2b40      	cmp	r3, #64	; 0x40
 800263c:	d108      	bne.n	8002650 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	687a      	ldr	r2, [r7, #4]
 8002644:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	68ba      	ldr	r2, [r7, #8]
 800264c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800264e:	e007      	b.n	8002660 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	68ba      	ldr	r2, [r7, #8]
 8002656:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	687a      	ldr	r2, [r7, #4]
 800265e:	60da      	str	r2, [r3, #12]
}
 8002660:	bf00      	nop
 8002662:	3714      	adds	r7, #20
 8002664:	46bd      	mov	sp, r7
 8002666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266a:	4770      	bx	lr

0800266c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800266c:	b480      	push	{r7}
 800266e:	b085      	sub	sp, #20
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	b2db      	uxtb	r3, r3
 800267a:	3b10      	subs	r3, #16
 800267c:	4a13      	ldr	r2, [pc, #76]	; (80026cc <DMA_CalcBaseAndBitshift+0x60>)
 800267e:	fba2 2303 	umull	r2, r3, r2, r3
 8002682:	091b      	lsrs	r3, r3, #4
 8002684:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002686:	4a12      	ldr	r2, [pc, #72]	; (80026d0 <DMA_CalcBaseAndBitshift+0x64>)
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	4413      	add	r3, r2
 800268c:	781b      	ldrb	r3, [r3, #0]
 800268e:	461a      	mov	r2, r3
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	2b03      	cmp	r3, #3
 8002698:	d908      	bls.n	80026ac <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	461a      	mov	r2, r3
 80026a0:	4b0c      	ldr	r3, [pc, #48]	; (80026d4 <DMA_CalcBaseAndBitshift+0x68>)
 80026a2:	4013      	ands	r3, r2
 80026a4:	1d1a      	adds	r2, r3, #4
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	659a      	str	r2, [r3, #88]	; 0x58
 80026aa:	e006      	b.n	80026ba <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	461a      	mov	r2, r3
 80026b2:	4b08      	ldr	r3, [pc, #32]	; (80026d4 <DMA_CalcBaseAndBitshift+0x68>)
 80026b4:	4013      	ands	r3, r2
 80026b6:	687a      	ldr	r2, [r7, #4]
 80026b8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80026be:	4618      	mov	r0, r3
 80026c0:	3714      	adds	r7, #20
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr
 80026ca:	bf00      	nop
 80026cc:	aaaaaaab 	.word	0xaaaaaaab
 80026d0:	08008d94 	.word	0x08008d94
 80026d4:	fffffc00 	.word	0xfffffc00

080026d8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80026d8:	b480      	push	{r7}
 80026da:	b085      	sub	sp, #20
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026e0:	2300      	movs	r3, #0
 80026e2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026e8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	699b      	ldr	r3, [r3, #24]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d11f      	bne.n	8002732 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80026f2:	68bb      	ldr	r3, [r7, #8]
 80026f4:	2b03      	cmp	r3, #3
 80026f6:	d856      	bhi.n	80027a6 <DMA_CheckFifoParam+0xce>
 80026f8:	a201      	add	r2, pc, #4	; (adr r2, 8002700 <DMA_CheckFifoParam+0x28>)
 80026fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026fe:	bf00      	nop
 8002700:	08002711 	.word	0x08002711
 8002704:	08002723 	.word	0x08002723
 8002708:	08002711 	.word	0x08002711
 800270c:	080027a7 	.word	0x080027a7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002714:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002718:	2b00      	cmp	r3, #0
 800271a:	d046      	beq.n	80027aa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800271c:	2301      	movs	r3, #1
 800271e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002720:	e043      	b.n	80027aa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002726:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800272a:	d140      	bne.n	80027ae <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800272c:	2301      	movs	r3, #1
 800272e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002730:	e03d      	b.n	80027ae <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	699b      	ldr	r3, [r3, #24]
 8002736:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800273a:	d121      	bne.n	8002780 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	2b03      	cmp	r3, #3
 8002740:	d837      	bhi.n	80027b2 <DMA_CheckFifoParam+0xda>
 8002742:	a201      	add	r2, pc, #4	; (adr r2, 8002748 <DMA_CheckFifoParam+0x70>)
 8002744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002748:	08002759 	.word	0x08002759
 800274c:	0800275f 	.word	0x0800275f
 8002750:	08002759 	.word	0x08002759
 8002754:	08002771 	.word	0x08002771
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002758:	2301      	movs	r3, #1
 800275a:	73fb      	strb	r3, [r7, #15]
      break;
 800275c:	e030      	b.n	80027c0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002762:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002766:	2b00      	cmp	r3, #0
 8002768:	d025      	beq.n	80027b6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800276a:	2301      	movs	r3, #1
 800276c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800276e:	e022      	b.n	80027b6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002774:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002778:	d11f      	bne.n	80027ba <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800277e:	e01c      	b.n	80027ba <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	2b02      	cmp	r3, #2
 8002784:	d903      	bls.n	800278e <DMA_CheckFifoParam+0xb6>
 8002786:	68bb      	ldr	r3, [r7, #8]
 8002788:	2b03      	cmp	r3, #3
 800278a:	d003      	beq.n	8002794 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800278c:	e018      	b.n	80027c0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800278e:	2301      	movs	r3, #1
 8002790:	73fb      	strb	r3, [r7, #15]
      break;
 8002792:	e015      	b.n	80027c0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002798:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800279c:	2b00      	cmp	r3, #0
 800279e:	d00e      	beq.n	80027be <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80027a0:	2301      	movs	r3, #1
 80027a2:	73fb      	strb	r3, [r7, #15]
      break;
 80027a4:	e00b      	b.n	80027be <DMA_CheckFifoParam+0xe6>
      break;
 80027a6:	bf00      	nop
 80027a8:	e00a      	b.n	80027c0 <DMA_CheckFifoParam+0xe8>
      break;
 80027aa:	bf00      	nop
 80027ac:	e008      	b.n	80027c0 <DMA_CheckFifoParam+0xe8>
      break;
 80027ae:	bf00      	nop
 80027b0:	e006      	b.n	80027c0 <DMA_CheckFifoParam+0xe8>
      break;
 80027b2:	bf00      	nop
 80027b4:	e004      	b.n	80027c0 <DMA_CheckFifoParam+0xe8>
      break;
 80027b6:	bf00      	nop
 80027b8:	e002      	b.n	80027c0 <DMA_CheckFifoParam+0xe8>
      break;   
 80027ba:	bf00      	nop
 80027bc:	e000      	b.n	80027c0 <DMA_CheckFifoParam+0xe8>
      break;
 80027be:	bf00      	nop
    }
  } 
  
  return status; 
 80027c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	3714      	adds	r7, #20
 80027c6:	46bd      	mov	sp, r7
 80027c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027cc:	4770      	bx	lr
 80027ce:	bf00      	nop

080027d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b089      	sub	sp, #36	; 0x24
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
 80027d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80027da:	2300      	movs	r3, #0
 80027dc:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80027de:	2300      	movs	r3, #0
 80027e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80027e2:	2300      	movs	r3, #0
 80027e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80027e6:	2300      	movs	r3, #0
 80027e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80027ea:	2300      	movs	r3, #0
 80027ec:	61fb      	str	r3, [r7, #28]
 80027ee:	e175      	b.n	8002adc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80027f0:	2201      	movs	r2, #1
 80027f2:	69fb      	ldr	r3, [r7, #28]
 80027f4:	fa02 f303 	lsl.w	r3, r2, r3
 80027f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	697a      	ldr	r2, [r7, #20]
 8002800:	4013      	ands	r3, r2
 8002802:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002804:	693a      	ldr	r2, [r7, #16]
 8002806:	697b      	ldr	r3, [r7, #20]
 8002808:	429a      	cmp	r2, r3
 800280a:	f040 8164 	bne.w	8002ad6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	f003 0303 	and.w	r3, r3, #3
 8002816:	2b01      	cmp	r3, #1
 8002818:	d005      	beq.n	8002826 <HAL_GPIO_Init+0x56>
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	f003 0303 	and.w	r3, r3, #3
 8002822:	2b02      	cmp	r3, #2
 8002824:	d130      	bne.n	8002888 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	689b      	ldr	r3, [r3, #8]
 800282a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800282c:	69fb      	ldr	r3, [r7, #28]
 800282e:	005b      	lsls	r3, r3, #1
 8002830:	2203      	movs	r2, #3
 8002832:	fa02 f303 	lsl.w	r3, r2, r3
 8002836:	43db      	mvns	r3, r3
 8002838:	69ba      	ldr	r2, [r7, #24]
 800283a:	4013      	ands	r3, r2
 800283c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	68da      	ldr	r2, [r3, #12]
 8002842:	69fb      	ldr	r3, [r7, #28]
 8002844:	005b      	lsls	r3, r3, #1
 8002846:	fa02 f303 	lsl.w	r3, r2, r3
 800284a:	69ba      	ldr	r2, [r7, #24]
 800284c:	4313      	orrs	r3, r2
 800284e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	69ba      	ldr	r2, [r7, #24]
 8002854:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800285c:	2201      	movs	r2, #1
 800285e:	69fb      	ldr	r3, [r7, #28]
 8002860:	fa02 f303 	lsl.w	r3, r2, r3
 8002864:	43db      	mvns	r3, r3
 8002866:	69ba      	ldr	r2, [r7, #24]
 8002868:	4013      	ands	r3, r2
 800286a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	091b      	lsrs	r3, r3, #4
 8002872:	f003 0201 	and.w	r2, r3, #1
 8002876:	69fb      	ldr	r3, [r7, #28]
 8002878:	fa02 f303 	lsl.w	r3, r2, r3
 800287c:	69ba      	ldr	r2, [r7, #24]
 800287e:	4313      	orrs	r3, r2
 8002880:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	69ba      	ldr	r2, [r7, #24]
 8002886:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	f003 0303 	and.w	r3, r3, #3
 8002890:	2b03      	cmp	r3, #3
 8002892:	d017      	beq.n	80028c4 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	68db      	ldr	r3, [r3, #12]
 8002898:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800289a:	69fb      	ldr	r3, [r7, #28]
 800289c:	005b      	lsls	r3, r3, #1
 800289e:	2203      	movs	r2, #3
 80028a0:	fa02 f303 	lsl.w	r3, r2, r3
 80028a4:	43db      	mvns	r3, r3
 80028a6:	69ba      	ldr	r2, [r7, #24]
 80028a8:	4013      	ands	r3, r2
 80028aa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	689a      	ldr	r2, [r3, #8]
 80028b0:	69fb      	ldr	r3, [r7, #28]
 80028b2:	005b      	lsls	r3, r3, #1
 80028b4:	fa02 f303 	lsl.w	r3, r2, r3
 80028b8:	69ba      	ldr	r2, [r7, #24]
 80028ba:	4313      	orrs	r3, r2
 80028bc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	69ba      	ldr	r2, [r7, #24]
 80028c2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	f003 0303 	and.w	r3, r3, #3
 80028cc:	2b02      	cmp	r3, #2
 80028ce:	d123      	bne.n	8002918 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80028d0:	69fb      	ldr	r3, [r7, #28]
 80028d2:	08da      	lsrs	r2, r3, #3
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	3208      	adds	r2, #8
 80028d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80028de:	69fb      	ldr	r3, [r7, #28]
 80028e0:	f003 0307 	and.w	r3, r3, #7
 80028e4:	009b      	lsls	r3, r3, #2
 80028e6:	220f      	movs	r2, #15
 80028e8:	fa02 f303 	lsl.w	r3, r2, r3
 80028ec:	43db      	mvns	r3, r3
 80028ee:	69ba      	ldr	r2, [r7, #24]
 80028f0:	4013      	ands	r3, r2
 80028f2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	691a      	ldr	r2, [r3, #16]
 80028f8:	69fb      	ldr	r3, [r7, #28]
 80028fa:	f003 0307 	and.w	r3, r3, #7
 80028fe:	009b      	lsls	r3, r3, #2
 8002900:	fa02 f303 	lsl.w	r3, r2, r3
 8002904:	69ba      	ldr	r2, [r7, #24]
 8002906:	4313      	orrs	r3, r2
 8002908:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800290a:	69fb      	ldr	r3, [r7, #28]
 800290c:	08da      	lsrs	r2, r3, #3
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	3208      	adds	r2, #8
 8002912:	69b9      	ldr	r1, [r7, #24]
 8002914:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800291e:	69fb      	ldr	r3, [r7, #28]
 8002920:	005b      	lsls	r3, r3, #1
 8002922:	2203      	movs	r2, #3
 8002924:	fa02 f303 	lsl.w	r3, r2, r3
 8002928:	43db      	mvns	r3, r3
 800292a:	69ba      	ldr	r2, [r7, #24]
 800292c:	4013      	ands	r3, r2
 800292e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f003 0203 	and.w	r2, r3, #3
 8002938:	69fb      	ldr	r3, [r7, #28]
 800293a:	005b      	lsls	r3, r3, #1
 800293c:	fa02 f303 	lsl.w	r3, r2, r3
 8002940:	69ba      	ldr	r2, [r7, #24]
 8002942:	4313      	orrs	r3, r2
 8002944:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	69ba      	ldr	r2, [r7, #24]
 800294a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002954:	2b00      	cmp	r3, #0
 8002956:	f000 80be 	beq.w	8002ad6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800295a:	4b66      	ldr	r3, [pc, #408]	; (8002af4 <HAL_GPIO_Init+0x324>)
 800295c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800295e:	4a65      	ldr	r2, [pc, #404]	; (8002af4 <HAL_GPIO_Init+0x324>)
 8002960:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002964:	6453      	str	r3, [r2, #68]	; 0x44
 8002966:	4b63      	ldr	r3, [pc, #396]	; (8002af4 <HAL_GPIO_Init+0x324>)
 8002968:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800296a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800296e:	60fb      	str	r3, [r7, #12]
 8002970:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002972:	4a61      	ldr	r2, [pc, #388]	; (8002af8 <HAL_GPIO_Init+0x328>)
 8002974:	69fb      	ldr	r3, [r7, #28]
 8002976:	089b      	lsrs	r3, r3, #2
 8002978:	3302      	adds	r3, #2
 800297a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800297e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002980:	69fb      	ldr	r3, [r7, #28]
 8002982:	f003 0303 	and.w	r3, r3, #3
 8002986:	009b      	lsls	r3, r3, #2
 8002988:	220f      	movs	r2, #15
 800298a:	fa02 f303 	lsl.w	r3, r2, r3
 800298e:	43db      	mvns	r3, r3
 8002990:	69ba      	ldr	r2, [r7, #24]
 8002992:	4013      	ands	r3, r2
 8002994:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	4a58      	ldr	r2, [pc, #352]	; (8002afc <HAL_GPIO_Init+0x32c>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d037      	beq.n	8002a0e <HAL_GPIO_Init+0x23e>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	4a57      	ldr	r2, [pc, #348]	; (8002b00 <HAL_GPIO_Init+0x330>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d031      	beq.n	8002a0a <HAL_GPIO_Init+0x23a>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	4a56      	ldr	r2, [pc, #344]	; (8002b04 <HAL_GPIO_Init+0x334>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d02b      	beq.n	8002a06 <HAL_GPIO_Init+0x236>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	4a55      	ldr	r2, [pc, #340]	; (8002b08 <HAL_GPIO_Init+0x338>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d025      	beq.n	8002a02 <HAL_GPIO_Init+0x232>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	4a54      	ldr	r2, [pc, #336]	; (8002b0c <HAL_GPIO_Init+0x33c>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d01f      	beq.n	80029fe <HAL_GPIO_Init+0x22e>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	4a53      	ldr	r2, [pc, #332]	; (8002b10 <HAL_GPIO_Init+0x340>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d019      	beq.n	80029fa <HAL_GPIO_Init+0x22a>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	4a52      	ldr	r2, [pc, #328]	; (8002b14 <HAL_GPIO_Init+0x344>)
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d013      	beq.n	80029f6 <HAL_GPIO_Init+0x226>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	4a51      	ldr	r2, [pc, #324]	; (8002b18 <HAL_GPIO_Init+0x348>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d00d      	beq.n	80029f2 <HAL_GPIO_Init+0x222>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	4a50      	ldr	r2, [pc, #320]	; (8002b1c <HAL_GPIO_Init+0x34c>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d007      	beq.n	80029ee <HAL_GPIO_Init+0x21e>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	4a4f      	ldr	r2, [pc, #316]	; (8002b20 <HAL_GPIO_Init+0x350>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d101      	bne.n	80029ea <HAL_GPIO_Init+0x21a>
 80029e6:	2309      	movs	r3, #9
 80029e8:	e012      	b.n	8002a10 <HAL_GPIO_Init+0x240>
 80029ea:	230a      	movs	r3, #10
 80029ec:	e010      	b.n	8002a10 <HAL_GPIO_Init+0x240>
 80029ee:	2308      	movs	r3, #8
 80029f0:	e00e      	b.n	8002a10 <HAL_GPIO_Init+0x240>
 80029f2:	2307      	movs	r3, #7
 80029f4:	e00c      	b.n	8002a10 <HAL_GPIO_Init+0x240>
 80029f6:	2306      	movs	r3, #6
 80029f8:	e00a      	b.n	8002a10 <HAL_GPIO_Init+0x240>
 80029fa:	2305      	movs	r3, #5
 80029fc:	e008      	b.n	8002a10 <HAL_GPIO_Init+0x240>
 80029fe:	2304      	movs	r3, #4
 8002a00:	e006      	b.n	8002a10 <HAL_GPIO_Init+0x240>
 8002a02:	2303      	movs	r3, #3
 8002a04:	e004      	b.n	8002a10 <HAL_GPIO_Init+0x240>
 8002a06:	2302      	movs	r3, #2
 8002a08:	e002      	b.n	8002a10 <HAL_GPIO_Init+0x240>
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e000      	b.n	8002a10 <HAL_GPIO_Init+0x240>
 8002a0e:	2300      	movs	r3, #0
 8002a10:	69fa      	ldr	r2, [r7, #28]
 8002a12:	f002 0203 	and.w	r2, r2, #3
 8002a16:	0092      	lsls	r2, r2, #2
 8002a18:	4093      	lsls	r3, r2
 8002a1a:	69ba      	ldr	r2, [r7, #24]
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002a20:	4935      	ldr	r1, [pc, #212]	; (8002af8 <HAL_GPIO_Init+0x328>)
 8002a22:	69fb      	ldr	r3, [r7, #28]
 8002a24:	089b      	lsrs	r3, r3, #2
 8002a26:	3302      	adds	r3, #2
 8002a28:	69ba      	ldr	r2, [r7, #24]
 8002a2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a2e:	4b3d      	ldr	r3, [pc, #244]	; (8002b24 <HAL_GPIO_Init+0x354>)
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a34:	693b      	ldr	r3, [r7, #16]
 8002a36:	43db      	mvns	r3, r3
 8002a38:	69ba      	ldr	r2, [r7, #24]
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d003      	beq.n	8002a52 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002a4a:	69ba      	ldr	r2, [r7, #24]
 8002a4c:	693b      	ldr	r3, [r7, #16]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a52:	4a34      	ldr	r2, [pc, #208]	; (8002b24 <HAL_GPIO_Init+0x354>)
 8002a54:	69bb      	ldr	r3, [r7, #24]
 8002a56:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a58:	4b32      	ldr	r3, [pc, #200]	; (8002b24 <HAL_GPIO_Init+0x354>)
 8002a5a:	68db      	ldr	r3, [r3, #12]
 8002a5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	43db      	mvns	r3, r3
 8002a62:	69ba      	ldr	r2, [r7, #24]
 8002a64:	4013      	ands	r3, r2
 8002a66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d003      	beq.n	8002a7c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002a74:	69ba      	ldr	r2, [r7, #24]
 8002a76:	693b      	ldr	r3, [r7, #16]
 8002a78:	4313      	orrs	r3, r2
 8002a7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a7c:	4a29      	ldr	r2, [pc, #164]	; (8002b24 <HAL_GPIO_Init+0x354>)
 8002a7e:	69bb      	ldr	r3, [r7, #24]
 8002a80:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002a82:	4b28      	ldr	r3, [pc, #160]	; (8002b24 <HAL_GPIO_Init+0x354>)
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	43db      	mvns	r3, r3
 8002a8c:	69ba      	ldr	r2, [r7, #24]
 8002a8e:	4013      	ands	r3, r2
 8002a90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d003      	beq.n	8002aa6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002a9e:	69ba      	ldr	r2, [r7, #24]
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002aa6:	4a1f      	ldr	r2, [pc, #124]	; (8002b24 <HAL_GPIO_Init+0x354>)
 8002aa8:	69bb      	ldr	r3, [r7, #24]
 8002aaa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002aac:	4b1d      	ldr	r3, [pc, #116]	; (8002b24 <HAL_GPIO_Init+0x354>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ab2:	693b      	ldr	r3, [r7, #16]
 8002ab4:	43db      	mvns	r3, r3
 8002ab6:	69ba      	ldr	r2, [r7, #24]
 8002ab8:	4013      	ands	r3, r2
 8002aba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d003      	beq.n	8002ad0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002ac8:	69ba      	ldr	r2, [r7, #24]
 8002aca:	693b      	ldr	r3, [r7, #16]
 8002acc:	4313      	orrs	r3, r2
 8002ace:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ad0:	4a14      	ldr	r2, [pc, #80]	; (8002b24 <HAL_GPIO_Init+0x354>)
 8002ad2:	69bb      	ldr	r3, [r7, #24]
 8002ad4:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002ad6:	69fb      	ldr	r3, [r7, #28]
 8002ad8:	3301      	adds	r3, #1
 8002ada:	61fb      	str	r3, [r7, #28]
 8002adc:	69fb      	ldr	r3, [r7, #28]
 8002ade:	2b0f      	cmp	r3, #15
 8002ae0:	f67f ae86 	bls.w	80027f0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002ae4:	bf00      	nop
 8002ae6:	bf00      	nop
 8002ae8:	3724      	adds	r7, #36	; 0x24
 8002aea:	46bd      	mov	sp, r7
 8002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af0:	4770      	bx	lr
 8002af2:	bf00      	nop
 8002af4:	40023800 	.word	0x40023800
 8002af8:	40013800 	.word	0x40013800
 8002afc:	40020000 	.word	0x40020000
 8002b00:	40020400 	.word	0x40020400
 8002b04:	40020800 	.word	0x40020800
 8002b08:	40020c00 	.word	0x40020c00
 8002b0c:	40021000 	.word	0x40021000
 8002b10:	40021400 	.word	0x40021400
 8002b14:	40021800 	.word	0x40021800
 8002b18:	40021c00 	.word	0x40021c00
 8002b1c:	40022000 	.word	0x40022000
 8002b20:	40022400 	.word	0x40022400
 8002b24:	40013c00 	.word	0x40013c00

08002b28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b083      	sub	sp, #12
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
 8002b30:	460b      	mov	r3, r1
 8002b32:	807b      	strh	r3, [r7, #2]
 8002b34:	4613      	mov	r3, r2
 8002b36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b38:	787b      	ldrb	r3, [r7, #1]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d003      	beq.n	8002b46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b3e:	887a      	ldrh	r2, [r7, #2]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002b44:	e003      	b.n	8002b4e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002b46:	887b      	ldrh	r3, [r7, #2]
 8002b48:	041a      	lsls	r2, r3, #16
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	619a      	str	r2, [r3, #24]
}
 8002b4e:	bf00      	nop
 8002b50:	370c      	adds	r7, #12
 8002b52:	46bd      	mov	sp, r7
 8002b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b58:	4770      	bx	lr
	...

08002b5c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b082      	sub	sp, #8
 8002b60:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002b62:	2300      	movs	r3, #0
 8002b64:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002b66:	4b23      	ldr	r3, [pc, #140]	; (8002bf4 <HAL_PWREx_EnableOverDrive+0x98>)
 8002b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b6a:	4a22      	ldr	r2, [pc, #136]	; (8002bf4 <HAL_PWREx_EnableOverDrive+0x98>)
 8002b6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b70:	6413      	str	r3, [r2, #64]	; 0x40
 8002b72:	4b20      	ldr	r3, [pc, #128]	; (8002bf4 <HAL_PWREx_EnableOverDrive+0x98>)
 8002b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b7a:	603b      	str	r3, [r7, #0]
 8002b7c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002b7e:	4b1e      	ldr	r3, [pc, #120]	; (8002bf8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4a1d      	ldr	r2, [pc, #116]	; (8002bf8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002b84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b88:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002b8a:	f7fe fcd1 	bl	8001530 <HAL_GetTick>
 8002b8e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002b90:	e009      	b.n	8002ba6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002b92:	f7fe fccd 	bl	8001530 <HAL_GetTick>
 8002b96:	4602      	mov	r2, r0
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	1ad3      	subs	r3, r2, r3
 8002b9c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002ba0:	d901      	bls.n	8002ba6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8002ba2:	2303      	movs	r3, #3
 8002ba4:	e022      	b.n	8002bec <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002ba6:	4b14      	ldr	r3, [pc, #80]	; (8002bf8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bb2:	d1ee      	bne.n	8002b92 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002bb4:	4b10      	ldr	r3, [pc, #64]	; (8002bf8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a0f      	ldr	r2, [pc, #60]	; (8002bf8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002bba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002bbe:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002bc0:	f7fe fcb6 	bl	8001530 <HAL_GetTick>
 8002bc4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002bc6:	e009      	b.n	8002bdc <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002bc8:	f7fe fcb2 	bl	8001530 <HAL_GetTick>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	1ad3      	subs	r3, r2, r3
 8002bd2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002bd6:	d901      	bls.n	8002bdc <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002bd8:	2303      	movs	r3, #3
 8002bda:	e007      	b.n	8002bec <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002bdc:	4b06      	ldr	r3, [pc, #24]	; (8002bf8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002be4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002be8:	d1ee      	bne.n	8002bc8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002bea:	2300      	movs	r3, #0
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	3708      	adds	r7, #8
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}
 8002bf4:	40023800 	.word	0x40023800
 8002bf8:	40007000 	.word	0x40007000

08002bfc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b086      	sub	sp, #24
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002c04:	2300      	movs	r3, #0
 8002c06:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d101      	bne.n	8002c12 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e29b      	b.n	800314a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 0301 	and.w	r3, r3, #1
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	f000 8087 	beq.w	8002d2e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002c20:	4b96      	ldr	r3, [pc, #600]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	f003 030c 	and.w	r3, r3, #12
 8002c28:	2b04      	cmp	r3, #4
 8002c2a:	d00c      	beq.n	8002c46 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c2c:	4b93      	ldr	r3, [pc, #588]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	f003 030c 	and.w	r3, r3, #12
 8002c34:	2b08      	cmp	r3, #8
 8002c36:	d112      	bne.n	8002c5e <HAL_RCC_OscConfig+0x62>
 8002c38:	4b90      	ldr	r3, [pc, #576]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c40:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002c44:	d10b      	bne.n	8002c5e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c46:	4b8d      	ldr	r3, [pc, #564]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d06c      	beq.n	8002d2c <HAL_RCC_OscConfig+0x130>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d168      	bne.n	8002d2c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e275      	b.n	800314a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c66:	d106      	bne.n	8002c76 <HAL_RCC_OscConfig+0x7a>
 8002c68:	4b84      	ldr	r3, [pc, #528]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a83      	ldr	r2, [pc, #524]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002c6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c72:	6013      	str	r3, [r2, #0]
 8002c74:	e02e      	b.n	8002cd4 <HAL_RCC_OscConfig+0xd8>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d10c      	bne.n	8002c98 <HAL_RCC_OscConfig+0x9c>
 8002c7e:	4b7f      	ldr	r3, [pc, #508]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a7e      	ldr	r2, [pc, #504]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002c84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c88:	6013      	str	r3, [r2, #0]
 8002c8a:	4b7c      	ldr	r3, [pc, #496]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a7b      	ldr	r2, [pc, #492]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002c90:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c94:	6013      	str	r3, [r2, #0]
 8002c96:	e01d      	b.n	8002cd4 <HAL_RCC_OscConfig+0xd8>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ca0:	d10c      	bne.n	8002cbc <HAL_RCC_OscConfig+0xc0>
 8002ca2:	4b76      	ldr	r3, [pc, #472]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a75      	ldr	r2, [pc, #468]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002ca8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002cac:	6013      	str	r3, [r2, #0]
 8002cae:	4b73      	ldr	r3, [pc, #460]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a72      	ldr	r2, [pc, #456]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002cb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cb8:	6013      	str	r3, [r2, #0]
 8002cba:	e00b      	b.n	8002cd4 <HAL_RCC_OscConfig+0xd8>
 8002cbc:	4b6f      	ldr	r3, [pc, #444]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a6e      	ldr	r2, [pc, #440]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002cc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cc6:	6013      	str	r3, [r2, #0]
 8002cc8:	4b6c      	ldr	r3, [pc, #432]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a6b      	ldr	r2, [pc, #428]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002cce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002cd2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d013      	beq.n	8002d04 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cdc:	f7fe fc28 	bl	8001530 <HAL_GetTick>
 8002ce0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ce2:	e008      	b.n	8002cf6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ce4:	f7fe fc24 	bl	8001530 <HAL_GetTick>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	1ad3      	subs	r3, r2, r3
 8002cee:	2b64      	cmp	r3, #100	; 0x64
 8002cf0:	d901      	bls.n	8002cf6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002cf2:	2303      	movs	r3, #3
 8002cf4:	e229      	b.n	800314a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cf6:	4b61      	ldr	r3, [pc, #388]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d0f0      	beq.n	8002ce4 <HAL_RCC_OscConfig+0xe8>
 8002d02:	e014      	b.n	8002d2e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d04:	f7fe fc14 	bl	8001530 <HAL_GetTick>
 8002d08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d0a:	e008      	b.n	8002d1e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d0c:	f7fe fc10 	bl	8001530 <HAL_GetTick>
 8002d10:	4602      	mov	r2, r0
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	1ad3      	subs	r3, r2, r3
 8002d16:	2b64      	cmp	r3, #100	; 0x64
 8002d18:	d901      	bls.n	8002d1e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002d1a:	2303      	movs	r3, #3
 8002d1c:	e215      	b.n	800314a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d1e:	4b57      	ldr	r3, [pc, #348]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d1f0      	bne.n	8002d0c <HAL_RCC_OscConfig+0x110>
 8002d2a:	e000      	b.n	8002d2e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f003 0302 	and.w	r3, r3, #2
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d069      	beq.n	8002e0e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d3a:	4b50      	ldr	r3, [pc, #320]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002d3c:	689b      	ldr	r3, [r3, #8]
 8002d3e:	f003 030c 	and.w	r3, r3, #12
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d00b      	beq.n	8002d5e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d46:	4b4d      	ldr	r3, [pc, #308]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002d48:	689b      	ldr	r3, [r3, #8]
 8002d4a:	f003 030c 	and.w	r3, r3, #12
 8002d4e:	2b08      	cmp	r3, #8
 8002d50:	d11c      	bne.n	8002d8c <HAL_RCC_OscConfig+0x190>
 8002d52:	4b4a      	ldr	r3, [pc, #296]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d116      	bne.n	8002d8c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d5e:	4b47      	ldr	r3, [pc, #284]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f003 0302 	and.w	r3, r3, #2
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d005      	beq.n	8002d76 <HAL_RCC_OscConfig+0x17a>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	68db      	ldr	r3, [r3, #12]
 8002d6e:	2b01      	cmp	r3, #1
 8002d70:	d001      	beq.n	8002d76 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e1e9      	b.n	800314a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d76:	4b41      	ldr	r3, [pc, #260]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	691b      	ldr	r3, [r3, #16]
 8002d82:	00db      	lsls	r3, r3, #3
 8002d84:	493d      	ldr	r1, [pc, #244]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002d86:	4313      	orrs	r3, r2
 8002d88:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d8a:	e040      	b.n	8002e0e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	68db      	ldr	r3, [r3, #12]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d023      	beq.n	8002ddc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d94:	4b39      	ldr	r3, [pc, #228]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a38      	ldr	r2, [pc, #224]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002d9a:	f043 0301 	orr.w	r3, r3, #1
 8002d9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002da0:	f7fe fbc6 	bl	8001530 <HAL_GetTick>
 8002da4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002da6:	e008      	b.n	8002dba <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002da8:	f7fe fbc2 	bl	8001530 <HAL_GetTick>
 8002dac:	4602      	mov	r2, r0
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	1ad3      	subs	r3, r2, r3
 8002db2:	2b02      	cmp	r3, #2
 8002db4:	d901      	bls.n	8002dba <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002db6:	2303      	movs	r3, #3
 8002db8:	e1c7      	b.n	800314a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dba:	4b30      	ldr	r3, [pc, #192]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 0302 	and.w	r3, r3, #2
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d0f0      	beq.n	8002da8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dc6:	4b2d      	ldr	r3, [pc, #180]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	691b      	ldr	r3, [r3, #16]
 8002dd2:	00db      	lsls	r3, r3, #3
 8002dd4:	4929      	ldr	r1, [pc, #164]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	600b      	str	r3, [r1, #0]
 8002dda:	e018      	b.n	8002e0e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ddc:	4b27      	ldr	r3, [pc, #156]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a26      	ldr	r2, [pc, #152]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002de2:	f023 0301 	bic.w	r3, r3, #1
 8002de6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002de8:	f7fe fba2 	bl	8001530 <HAL_GetTick>
 8002dec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002dee:	e008      	b.n	8002e02 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002df0:	f7fe fb9e 	bl	8001530 <HAL_GetTick>
 8002df4:	4602      	mov	r2, r0
 8002df6:	693b      	ldr	r3, [r7, #16]
 8002df8:	1ad3      	subs	r3, r2, r3
 8002dfa:	2b02      	cmp	r3, #2
 8002dfc:	d901      	bls.n	8002e02 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002dfe:	2303      	movs	r3, #3
 8002e00:	e1a3      	b.n	800314a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e02:	4b1e      	ldr	r3, [pc, #120]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f003 0302 	and.w	r3, r3, #2
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d1f0      	bne.n	8002df0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f003 0308 	and.w	r3, r3, #8
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d038      	beq.n	8002e8c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	695b      	ldr	r3, [r3, #20]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d019      	beq.n	8002e56 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e22:	4b16      	ldr	r3, [pc, #88]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002e24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e26:	4a15      	ldr	r2, [pc, #84]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002e28:	f043 0301 	orr.w	r3, r3, #1
 8002e2c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e2e:	f7fe fb7f 	bl	8001530 <HAL_GetTick>
 8002e32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e34:	e008      	b.n	8002e48 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e36:	f7fe fb7b 	bl	8001530 <HAL_GetTick>
 8002e3a:	4602      	mov	r2, r0
 8002e3c:	693b      	ldr	r3, [r7, #16]
 8002e3e:	1ad3      	subs	r3, r2, r3
 8002e40:	2b02      	cmp	r3, #2
 8002e42:	d901      	bls.n	8002e48 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002e44:	2303      	movs	r3, #3
 8002e46:	e180      	b.n	800314a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e48:	4b0c      	ldr	r3, [pc, #48]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002e4a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e4c:	f003 0302 	and.w	r3, r3, #2
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d0f0      	beq.n	8002e36 <HAL_RCC_OscConfig+0x23a>
 8002e54:	e01a      	b.n	8002e8c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e56:	4b09      	ldr	r3, [pc, #36]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002e58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e5a:	4a08      	ldr	r2, [pc, #32]	; (8002e7c <HAL_RCC_OscConfig+0x280>)
 8002e5c:	f023 0301 	bic.w	r3, r3, #1
 8002e60:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e62:	f7fe fb65 	bl	8001530 <HAL_GetTick>
 8002e66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e68:	e00a      	b.n	8002e80 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e6a:	f7fe fb61 	bl	8001530 <HAL_GetTick>
 8002e6e:	4602      	mov	r2, r0
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	1ad3      	subs	r3, r2, r3
 8002e74:	2b02      	cmp	r3, #2
 8002e76:	d903      	bls.n	8002e80 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002e78:	2303      	movs	r3, #3
 8002e7a:	e166      	b.n	800314a <HAL_RCC_OscConfig+0x54e>
 8002e7c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e80:	4b92      	ldr	r3, [pc, #584]	; (80030cc <HAL_RCC_OscConfig+0x4d0>)
 8002e82:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e84:	f003 0302 	and.w	r3, r3, #2
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d1ee      	bne.n	8002e6a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f003 0304 	and.w	r3, r3, #4
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	f000 80a4 	beq.w	8002fe2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e9a:	4b8c      	ldr	r3, [pc, #560]	; (80030cc <HAL_RCC_OscConfig+0x4d0>)
 8002e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d10d      	bne.n	8002ec2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ea6:	4b89      	ldr	r3, [pc, #548]	; (80030cc <HAL_RCC_OscConfig+0x4d0>)
 8002ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eaa:	4a88      	ldr	r2, [pc, #544]	; (80030cc <HAL_RCC_OscConfig+0x4d0>)
 8002eac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002eb0:	6413      	str	r3, [r2, #64]	; 0x40
 8002eb2:	4b86      	ldr	r3, [pc, #536]	; (80030cc <HAL_RCC_OscConfig+0x4d0>)
 8002eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eba:	60bb      	str	r3, [r7, #8]
 8002ebc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ec2:	4b83      	ldr	r3, [pc, #524]	; (80030d0 <HAL_RCC_OscConfig+0x4d4>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d118      	bne.n	8002f00 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002ece:	4b80      	ldr	r3, [pc, #512]	; (80030d0 <HAL_RCC_OscConfig+0x4d4>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a7f      	ldr	r2, [pc, #508]	; (80030d0 <HAL_RCC_OscConfig+0x4d4>)
 8002ed4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ed8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002eda:	f7fe fb29 	bl	8001530 <HAL_GetTick>
 8002ede:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ee0:	e008      	b.n	8002ef4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ee2:	f7fe fb25 	bl	8001530 <HAL_GetTick>
 8002ee6:	4602      	mov	r2, r0
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	1ad3      	subs	r3, r2, r3
 8002eec:	2b64      	cmp	r3, #100	; 0x64
 8002eee:	d901      	bls.n	8002ef4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002ef0:	2303      	movs	r3, #3
 8002ef2:	e12a      	b.n	800314a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ef4:	4b76      	ldr	r3, [pc, #472]	; (80030d0 <HAL_RCC_OscConfig+0x4d4>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d0f0      	beq.n	8002ee2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	2b01      	cmp	r3, #1
 8002f06:	d106      	bne.n	8002f16 <HAL_RCC_OscConfig+0x31a>
 8002f08:	4b70      	ldr	r3, [pc, #448]	; (80030cc <HAL_RCC_OscConfig+0x4d0>)
 8002f0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f0c:	4a6f      	ldr	r2, [pc, #444]	; (80030cc <HAL_RCC_OscConfig+0x4d0>)
 8002f0e:	f043 0301 	orr.w	r3, r3, #1
 8002f12:	6713      	str	r3, [r2, #112]	; 0x70
 8002f14:	e02d      	b.n	8002f72 <HAL_RCC_OscConfig+0x376>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d10c      	bne.n	8002f38 <HAL_RCC_OscConfig+0x33c>
 8002f1e:	4b6b      	ldr	r3, [pc, #428]	; (80030cc <HAL_RCC_OscConfig+0x4d0>)
 8002f20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f22:	4a6a      	ldr	r2, [pc, #424]	; (80030cc <HAL_RCC_OscConfig+0x4d0>)
 8002f24:	f023 0301 	bic.w	r3, r3, #1
 8002f28:	6713      	str	r3, [r2, #112]	; 0x70
 8002f2a:	4b68      	ldr	r3, [pc, #416]	; (80030cc <HAL_RCC_OscConfig+0x4d0>)
 8002f2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f2e:	4a67      	ldr	r2, [pc, #412]	; (80030cc <HAL_RCC_OscConfig+0x4d0>)
 8002f30:	f023 0304 	bic.w	r3, r3, #4
 8002f34:	6713      	str	r3, [r2, #112]	; 0x70
 8002f36:	e01c      	b.n	8002f72 <HAL_RCC_OscConfig+0x376>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	689b      	ldr	r3, [r3, #8]
 8002f3c:	2b05      	cmp	r3, #5
 8002f3e:	d10c      	bne.n	8002f5a <HAL_RCC_OscConfig+0x35e>
 8002f40:	4b62      	ldr	r3, [pc, #392]	; (80030cc <HAL_RCC_OscConfig+0x4d0>)
 8002f42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f44:	4a61      	ldr	r2, [pc, #388]	; (80030cc <HAL_RCC_OscConfig+0x4d0>)
 8002f46:	f043 0304 	orr.w	r3, r3, #4
 8002f4a:	6713      	str	r3, [r2, #112]	; 0x70
 8002f4c:	4b5f      	ldr	r3, [pc, #380]	; (80030cc <HAL_RCC_OscConfig+0x4d0>)
 8002f4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f50:	4a5e      	ldr	r2, [pc, #376]	; (80030cc <HAL_RCC_OscConfig+0x4d0>)
 8002f52:	f043 0301 	orr.w	r3, r3, #1
 8002f56:	6713      	str	r3, [r2, #112]	; 0x70
 8002f58:	e00b      	b.n	8002f72 <HAL_RCC_OscConfig+0x376>
 8002f5a:	4b5c      	ldr	r3, [pc, #368]	; (80030cc <HAL_RCC_OscConfig+0x4d0>)
 8002f5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f5e:	4a5b      	ldr	r2, [pc, #364]	; (80030cc <HAL_RCC_OscConfig+0x4d0>)
 8002f60:	f023 0301 	bic.w	r3, r3, #1
 8002f64:	6713      	str	r3, [r2, #112]	; 0x70
 8002f66:	4b59      	ldr	r3, [pc, #356]	; (80030cc <HAL_RCC_OscConfig+0x4d0>)
 8002f68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f6a:	4a58      	ldr	r2, [pc, #352]	; (80030cc <HAL_RCC_OscConfig+0x4d0>)
 8002f6c:	f023 0304 	bic.w	r3, r3, #4
 8002f70:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	689b      	ldr	r3, [r3, #8]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d015      	beq.n	8002fa6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f7a:	f7fe fad9 	bl	8001530 <HAL_GetTick>
 8002f7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f80:	e00a      	b.n	8002f98 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f82:	f7fe fad5 	bl	8001530 <HAL_GetTick>
 8002f86:	4602      	mov	r2, r0
 8002f88:	693b      	ldr	r3, [r7, #16]
 8002f8a:	1ad3      	subs	r3, r2, r3
 8002f8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d901      	bls.n	8002f98 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002f94:	2303      	movs	r3, #3
 8002f96:	e0d8      	b.n	800314a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f98:	4b4c      	ldr	r3, [pc, #304]	; (80030cc <HAL_RCC_OscConfig+0x4d0>)
 8002f9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f9c:	f003 0302 	and.w	r3, r3, #2
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d0ee      	beq.n	8002f82 <HAL_RCC_OscConfig+0x386>
 8002fa4:	e014      	b.n	8002fd0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fa6:	f7fe fac3 	bl	8001530 <HAL_GetTick>
 8002faa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fac:	e00a      	b.n	8002fc4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fae:	f7fe fabf 	bl	8001530 <HAL_GetTick>
 8002fb2:	4602      	mov	r2, r0
 8002fb4:	693b      	ldr	r3, [r7, #16]
 8002fb6:	1ad3      	subs	r3, r2, r3
 8002fb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d901      	bls.n	8002fc4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002fc0:	2303      	movs	r3, #3
 8002fc2:	e0c2      	b.n	800314a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fc4:	4b41      	ldr	r3, [pc, #260]	; (80030cc <HAL_RCC_OscConfig+0x4d0>)
 8002fc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fc8:	f003 0302 	and.w	r3, r3, #2
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d1ee      	bne.n	8002fae <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002fd0:	7dfb      	ldrb	r3, [r7, #23]
 8002fd2:	2b01      	cmp	r3, #1
 8002fd4:	d105      	bne.n	8002fe2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fd6:	4b3d      	ldr	r3, [pc, #244]	; (80030cc <HAL_RCC_OscConfig+0x4d0>)
 8002fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fda:	4a3c      	ldr	r2, [pc, #240]	; (80030cc <HAL_RCC_OscConfig+0x4d0>)
 8002fdc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002fe0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	699b      	ldr	r3, [r3, #24]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	f000 80ae 	beq.w	8003148 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002fec:	4b37      	ldr	r3, [pc, #220]	; (80030cc <HAL_RCC_OscConfig+0x4d0>)
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	f003 030c 	and.w	r3, r3, #12
 8002ff4:	2b08      	cmp	r3, #8
 8002ff6:	d06d      	beq.n	80030d4 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	699b      	ldr	r3, [r3, #24]
 8002ffc:	2b02      	cmp	r3, #2
 8002ffe:	d14b      	bne.n	8003098 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003000:	4b32      	ldr	r3, [pc, #200]	; (80030cc <HAL_RCC_OscConfig+0x4d0>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a31      	ldr	r2, [pc, #196]	; (80030cc <HAL_RCC_OscConfig+0x4d0>)
 8003006:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800300a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800300c:	f7fe fa90 	bl	8001530 <HAL_GetTick>
 8003010:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003012:	e008      	b.n	8003026 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003014:	f7fe fa8c 	bl	8001530 <HAL_GetTick>
 8003018:	4602      	mov	r2, r0
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	1ad3      	subs	r3, r2, r3
 800301e:	2b02      	cmp	r3, #2
 8003020:	d901      	bls.n	8003026 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003022:	2303      	movs	r3, #3
 8003024:	e091      	b.n	800314a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003026:	4b29      	ldr	r3, [pc, #164]	; (80030cc <HAL_RCC_OscConfig+0x4d0>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800302e:	2b00      	cmp	r3, #0
 8003030:	d1f0      	bne.n	8003014 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	69da      	ldr	r2, [r3, #28]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6a1b      	ldr	r3, [r3, #32]
 800303a:	431a      	orrs	r2, r3
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003040:	019b      	lsls	r3, r3, #6
 8003042:	431a      	orrs	r2, r3
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003048:	085b      	lsrs	r3, r3, #1
 800304a:	3b01      	subs	r3, #1
 800304c:	041b      	lsls	r3, r3, #16
 800304e:	431a      	orrs	r2, r3
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003054:	061b      	lsls	r3, r3, #24
 8003056:	431a      	orrs	r2, r3
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800305c:	071b      	lsls	r3, r3, #28
 800305e:	491b      	ldr	r1, [pc, #108]	; (80030cc <HAL_RCC_OscConfig+0x4d0>)
 8003060:	4313      	orrs	r3, r2
 8003062:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003064:	4b19      	ldr	r3, [pc, #100]	; (80030cc <HAL_RCC_OscConfig+0x4d0>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a18      	ldr	r2, [pc, #96]	; (80030cc <HAL_RCC_OscConfig+0x4d0>)
 800306a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800306e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003070:	f7fe fa5e 	bl	8001530 <HAL_GetTick>
 8003074:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003076:	e008      	b.n	800308a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003078:	f7fe fa5a 	bl	8001530 <HAL_GetTick>
 800307c:	4602      	mov	r2, r0
 800307e:	693b      	ldr	r3, [r7, #16]
 8003080:	1ad3      	subs	r3, r2, r3
 8003082:	2b02      	cmp	r3, #2
 8003084:	d901      	bls.n	800308a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8003086:	2303      	movs	r3, #3
 8003088:	e05f      	b.n	800314a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800308a:	4b10      	ldr	r3, [pc, #64]	; (80030cc <HAL_RCC_OscConfig+0x4d0>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003092:	2b00      	cmp	r3, #0
 8003094:	d0f0      	beq.n	8003078 <HAL_RCC_OscConfig+0x47c>
 8003096:	e057      	b.n	8003148 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003098:	4b0c      	ldr	r3, [pc, #48]	; (80030cc <HAL_RCC_OscConfig+0x4d0>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a0b      	ldr	r2, [pc, #44]	; (80030cc <HAL_RCC_OscConfig+0x4d0>)
 800309e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80030a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030a4:	f7fe fa44 	bl	8001530 <HAL_GetTick>
 80030a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030aa:	e008      	b.n	80030be <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030ac:	f7fe fa40 	bl	8001530 <HAL_GetTick>
 80030b0:	4602      	mov	r2, r0
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	2b02      	cmp	r3, #2
 80030b8:	d901      	bls.n	80030be <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80030ba:	2303      	movs	r3, #3
 80030bc:	e045      	b.n	800314a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030be:	4b03      	ldr	r3, [pc, #12]	; (80030cc <HAL_RCC_OscConfig+0x4d0>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d1f0      	bne.n	80030ac <HAL_RCC_OscConfig+0x4b0>
 80030ca:	e03d      	b.n	8003148 <HAL_RCC_OscConfig+0x54c>
 80030cc:	40023800 	.word	0x40023800
 80030d0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80030d4:	4b1f      	ldr	r3, [pc, #124]	; (8003154 <HAL_RCC_OscConfig+0x558>)
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	699b      	ldr	r3, [r3, #24]
 80030de:	2b01      	cmp	r3, #1
 80030e0:	d030      	beq.n	8003144 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030ec:	429a      	cmp	r2, r3
 80030ee:	d129      	bne.n	8003144 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030fa:	429a      	cmp	r2, r3
 80030fc:	d122      	bne.n	8003144 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80030fe:	68fa      	ldr	r2, [r7, #12]
 8003100:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003104:	4013      	ands	r3, r2
 8003106:	687a      	ldr	r2, [r7, #4]
 8003108:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800310a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800310c:	4293      	cmp	r3, r2
 800310e:	d119      	bne.n	8003144 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800311a:	085b      	lsrs	r3, r3, #1
 800311c:	3b01      	subs	r3, #1
 800311e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003120:	429a      	cmp	r2, r3
 8003122:	d10f      	bne.n	8003144 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800312e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003130:	429a      	cmp	r2, r3
 8003132:	d107      	bne.n	8003144 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800313e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003140:	429a      	cmp	r2, r3
 8003142:	d001      	beq.n	8003148 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8003144:	2301      	movs	r3, #1
 8003146:	e000      	b.n	800314a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8003148:	2300      	movs	r3, #0
}
 800314a:	4618      	mov	r0, r3
 800314c:	3718      	adds	r7, #24
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}
 8003152:	bf00      	nop
 8003154:	40023800 	.word	0x40023800

08003158 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b084      	sub	sp, #16
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
 8003160:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003162:	2300      	movs	r3, #0
 8003164:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d101      	bne.n	8003170 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	e0d0      	b.n	8003312 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003170:	4b6a      	ldr	r3, [pc, #424]	; (800331c <HAL_RCC_ClockConfig+0x1c4>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 030f 	and.w	r3, r3, #15
 8003178:	683a      	ldr	r2, [r7, #0]
 800317a:	429a      	cmp	r2, r3
 800317c:	d910      	bls.n	80031a0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800317e:	4b67      	ldr	r3, [pc, #412]	; (800331c <HAL_RCC_ClockConfig+0x1c4>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f023 020f 	bic.w	r2, r3, #15
 8003186:	4965      	ldr	r1, [pc, #404]	; (800331c <HAL_RCC_ClockConfig+0x1c4>)
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	4313      	orrs	r3, r2
 800318c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800318e:	4b63      	ldr	r3, [pc, #396]	; (800331c <HAL_RCC_ClockConfig+0x1c4>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 030f 	and.w	r3, r3, #15
 8003196:	683a      	ldr	r2, [r7, #0]
 8003198:	429a      	cmp	r2, r3
 800319a:	d001      	beq.n	80031a0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	e0b8      	b.n	8003312 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f003 0302 	and.w	r3, r3, #2
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d020      	beq.n	80031ee <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f003 0304 	and.w	r3, r3, #4
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d005      	beq.n	80031c4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80031b8:	4b59      	ldr	r3, [pc, #356]	; (8003320 <HAL_RCC_ClockConfig+0x1c8>)
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	4a58      	ldr	r2, [pc, #352]	; (8003320 <HAL_RCC_ClockConfig+0x1c8>)
 80031be:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80031c2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f003 0308 	and.w	r3, r3, #8
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d005      	beq.n	80031dc <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031d0:	4b53      	ldr	r3, [pc, #332]	; (8003320 <HAL_RCC_ClockConfig+0x1c8>)
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	4a52      	ldr	r2, [pc, #328]	; (8003320 <HAL_RCC_ClockConfig+0x1c8>)
 80031d6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80031da:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031dc:	4b50      	ldr	r3, [pc, #320]	; (8003320 <HAL_RCC_ClockConfig+0x1c8>)
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	494d      	ldr	r1, [pc, #308]	; (8003320 <HAL_RCC_ClockConfig+0x1c8>)
 80031ea:	4313      	orrs	r3, r2
 80031ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f003 0301 	and.w	r3, r3, #1
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d040      	beq.n	800327c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	2b01      	cmp	r3, #1
 8003200:	d107      	bne.n	8003212 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003202:	4b47      	ldr	r3, [pc, #284]	; (8003320 <HAL_RCC_ClockConfig+0x1c8>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800320a:	2b00      	cmp	r3, #0
 800320c:	d115      	bne.n	800323a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	e07f      	b.n	8003312 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	2b02      	cmp	r3, #2
 8003218:	d107      	bne.n	800322a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800321a:	4b41      	ldr	r3, [pc, #260]	; (8003320 <HAL_RCC_ClockConfig+0x1c8>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003222:	2b00      	cmp	r3, #0
 8003224:	d109      	bne.n	800323a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003226:	2301      	movs	r3, #1
 8003228:	e073      	b.n	8003312 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800322a:	4b3d      	ldr	r3, [pc, #244]	; (8003320 <HAL_RCC_ClockConfig+0x1c8>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f003 0302 	and.w	r3, r3, #2
 8003232:	2b00      	cmp	r3, #0
 8003234:	d101      	bne.n	800323a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	e06b      	b.n	8003312 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800323a:	4b39      	ldr	r3, [pc, #228]	; (8003320 <HAL_RCC_ClockConfig+0x1c8>)
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	f023 0203 	bic.w	r2, r3, #3
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	4936      	ldr	r1, [pc, #216]	; (8003320 <HAL_RCC_ClockConfig+0x1c8>)
 8003248:	4313      	orrs	r3, r2
 800324a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800324c:	f7fe f970 	bl	8001530 <HAL_GetTick>
 8003250:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003252:	e00a      	b.n	800326a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003254:	f7fe f96c 	bl	8001530 <HAL_GetTick>
 8003258:	4602      	mov	r2, r0
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	1ad3      	subs	r3, r2, r3
 800325e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003262:	4293      	cmp	r3, r2
 8003264:	d901      	bls.n	800326a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003266:	2303      	movs	r3, #3
 8003268:	e053      	b.n	8003312 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800326a:	4b2d      	ldr	r3, [pc, #180]	; (8003320 <HAL_RCC_ClockConfig+0x1c8>)
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	f003 020c 	and.w	r2, r3, #12
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	009b      	lsls	r3, r3, #2
 8003278:	429a      	cmp	r2, r3
 800327a:	d1eb      	bne.n	8003254 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800327c:	4b27      	ldr	r3, [pc, #156]	; (800331c <HAL_RCC_ClockConfig+0x1c4>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f003 030f 	and.w	r3, r3, #15
 8003284:	683a      	ldr	r2, [r7, #0]
 8003286:	429a      	cmp	r2, r3
 8003288:	d210      	bcs.n	80032ac <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800328a:	4b24      	ldr	r3, [pc, #144]	; (800331c <HAL_RCC_ClockConfig+0x1c4>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f023 020f 	bic.w	r2, r3, #15
 8003292:	4922      	ldr	r1, [pc, #136]	; (800331c <HAL_RCC_ClockConfig+0x1c4>)
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	4313      	orrs	r3, r2
 8003298:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800329a:	4b20      	ldr	r3, [pc, #128]	; (800331c <HAL_RCC_ClockConfig+0x1c4>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 030f 	and.w	r3, r3, #15
 80032a2:	683a      	ldr	r2, [r7, #0]
 80032a4:	429a      	cmp	r2, r3
 80032a6:	d001      	beq.n	80032ac <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80032a8:	2301      	movs	r3, #1
 80032aa:	e032      	b.n	8003312 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f003 0304 	and.w	r3, r3, #4
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d008      	beq.n	80032ca <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032b8:	4b19      	ldr	r3, [pc, #100]	; (8003320 <HAL_RCC_ClockConfig+0x1c8>)
 80032ba:	689b      	ldr	r3, [r3, #8]
 80032bc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	4916      	ldr	r1, [pc, #88]	; (8003320 <HAL_RCC_ClockConfig+0x1c8>)
 80032c6:	4313      	orrs	r3, r2
 80032c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 0308 	and.w	r3, r3, #8
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d009      	beq.n	80032ea <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80032d6:	4b12      	ldr	r3, [pc, #72]	; (8003320 <HAL_RCC_ClockConfig+0x1c8>)
 80032d8:	689b      	ldr	r3, [r3, #8]
 80032da:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	691b      	ldr	r3, [r3, #16]
 80032e2:	00db      	lsls	r3, r3, #3
 80032e4:	490e      	ldr	r1, [pc, #56]	; (8003320 <HAL_RCC_ClockConfig+0x1c8>)
 80032e6:	4313      	orrs	r3, r2
 80032e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80032ea:	f000 f821 	bl	8003330 <HAL_RCC_GetSysClockFreq>
 80032ee:	4602      	mov	r2, r0
 80032f0:	4b0b      	ldr	r3, [pc, #44]	; (8003320 <HAL_RCC_ClockConfig+0x1c8>)
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	091b      	lsrs	r3, r3, #4
 80032f6:	f003 030f 	and.w	r3, r3, #15
 80032fa:	490a      	ldr	r1, [pc, #40]	; (8003324 <HAL_RCC_ClockConfig+0x1cc>)
 80032fc:	5ccb      	ldrb	r3, [r1, r3]
 80032fe:	fa22 f303 	lsr.w	r3, r2, r3
 8003302:	4a09      	ldr	r2, [pc, #36]	; (8003328 <HAL_RCC_ClockConfig+0x1d0>)
 8003304:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003306:	4b09      	ldr	r3, [pc, #36]	; (800332c <HAL_RCC_ClockConfig+0x1d4>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4618      	mov	r0, r3
 800330c:	f7fe f8cc 	bl	80014a8 <HAL_InitTick>

  return HAL_OK;
 8003310:	2300      	movs	r3, #0
}
 8003312:	4618      	mov	r0, r3
 8003314:	3710      	adds	r7, #16
 8003316:	46bd      	mov	sp, r7
 8003318:	bd80      	pop	{r7, pc}
 800331a:	bf00      	nop
 800331c:	40023c00 	.word	0x40023c00
 8003320:	40023800 	.word	0x40023800
 8003324:	08008d7c 	.word	0x08008d7c
 8003328:	20000004 	.word	0x20000004
 800332c:	20000008 	.word	0x20000008

08003330 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003330:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003334:	b090      	sub	sp, #64	; 0x40
 8003336:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003338:	2300      	movs	r3, #0
 800333a:	637b      	str	r3, [r7, #52]	; 0x34
 800333c:	2300      	movs	r3, #0
 800333e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003340:	2300      	movs	r3, #0
 8003342:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 8003344:	2300      	movs	r3, #0
 8003346:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003348:	4b59      	ldr	r3, [pc, #356]	; (80034b0 <HAL_RCC_GetSysClockFreq+0x180>)
 800334a:	689b      	ldr	r3, [r3, #8]
 800334c:	f003 030c 	and.w	r3, r3, #12
 8003350:	2b08      	cmp	r3, #8
 8003352:	d00d      	beq.n	8003370 <HAL_RCC_GetSysClockFreq+0x40>
 8003354:	2b08      	cmp	r3, #8
 8003356:	f200 80a1 	bhi.w	800349c <HAL_RCC_GetSysClockFreq+0x16c>
 800335a:	2b00      	cmp	r3, #0
 800335c:	d002      	beq.n	8003364 <HAL_RCC_GetSysClockFreq+0x34>
 800335e:	2b04      	cmp	r3, #4
 8003360:	d003      	beq.n	800336a <HAL_RCC_GetSysClockFreq+0x3a>
 8003362:	e09b      	b.n	800349c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003364:	4b53      	ldr	r3, [pc, #332]	; (80034b4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003366:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003368:	e09b      	b.n	80034a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800336a:	4b53      	ldr	r3, [pc, #332]	; (80034b8 <HAL_RCC_GetSysClockFreq+0x188>)
 800336c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800336e:	e098      	b.n	80034a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003370:	4b4f      	ldr	r3, [pc, #316]	; (80034b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003378:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800337a:	4b4d      	ldr	r3, [pc, #308]	; (80034b0 <HAL_RCC_GetSysClockFreq+0x180>)
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003382:	2b00      	cmp	r3, #0
 8003384:	d028      	beq.n	80033d8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003386:	4b4a      	ldr	r3, [pc, #296]	; (80034b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	099b      	lsrs	r3, r3, #6
 800338c:	2200      	movs	r2, #0
 800338e:	623b      	str	r3, [r7, #32]
 8003390:	627a      	str	r2, [r7, #36]	; 0x24
 8003392:	6a3b      	ldr	r3, [r7, #32]
 8003394:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003398:	2100      	movs	r1, #0
 800339a:	4b47      	ldr	r3, [pc, #284]	; (80034b8 <HAL_RCC_GetSysClockFreq+0x188>)
 800339c:	fb03 f201 	mul.w	r2, r3, r1
 80033a0:	2300      	movs	r3, #0
 80033a2:	fb00 f303 	mul.w	r3, r0, r3
 80033a6:	4413      	add	r3, r2
 80033a8:	4a43      	ldr	r2, [pc, #268]	; (80034b8 <HAL_RCC_GetSysClockFreq+0x188>)
 80033aa:	fba0 1202 	umull	r1, r2, r0, r2
 80033ae:	62fa      	str	r2, [r7, #44]	; 0x2c
 80033b0:	460a      	mov	r2, r1
 80033b2:	62ba      	str	r2, [r7, #40]	; 0x28
 80033b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80033b6:	4413      	add	r3, r2
 80033b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80033ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033bc:	2200      	movs	r2, #0
 80033be:	61bb      	str	r3, [r7, #24]
 80033c0:	61fa      	str	r2, [r7, #28]
 80033c2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80033c6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80033ca:	f7fd f94d 	bl	8000668 <__aeabi_uldivmod>
 80033ce:	4602      	mov	r2, r0
 80033d0:	460b      	mov	r3, r1
 80033d2:	4613      	mov	r3, r2
 80033d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80033d6:	e053      	b.n	8003480 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033d8:	4b35      	ldr	r3, [pc, #212]	; (80034b0 <HAL_RCC_GetSysClockFreq+0x180>)
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	099b      	lsrs	r3, r3, #6
 80033de:	2200      	movs	r2, #0
 80033e0:	613b      	str	r3, [r7, #16]
 80033e2:	617a      	str	r2, [r7, #20]
 80033e4:	693b      	ldr	r3, [r7, #16]
 80033e6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80033ea:	f04f 0b00 	mov.w	fp, #0
 80033ee:	4652      	mov	r2, sl
 80033f0:	465b      	mov	r3, fp
 80033f2:	f04f 0000 	mov.w	r0, #0
 80033f6:	f04f 0100 	mov.w	r1, #0
 80033fa:	0159      	lsls	r1, r3, #5
 80033fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003400:	0150      	lsls	r0, r2, #5
 8003402:	4602      	mov	r2, r0
 8003404:	460b      	mov	r3, r1
 8003406:	ebb2 080a 	subs.w	r8, r2, sl
 800340a:	eb63 090b 	sbc.w	r9, r3, fp
 800340e:	f04f 0200 	mov.w	r2, #0
 8003412:	f04f 0300 	mov.w	r3, #0
 8003416:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800341a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800341e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003422:	ebb2 0408 	subs.w	r4, r2, r8
 8003426:	eb63 0509 	sbc.w	r5, r3, r9
 800342a:	f04f 0200 	mov.w	r2, #0
 800342e:	f04f 0300 	mov.w	r3, #0
 8003432:	00eb      	lsls	r3, r5, #3
 8003434:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003438:	00e2      	lsls	r2, r4, #3
 800343a:	4614      	mov	r4, r2
 800343c:	461d      	mov	r5, r3
 800343e:	eb14 030a 	adds.w	r3, r4, sl
 8003442:	603b      	str	r3, [r7, #0]
 8003444:	eb45 030b 	adc.w	r3, r5, fp
 8003448:	607b      	str	r3, [r7, #4]
 800344a:	f04f 0200 	mov.w	r2, #0
 800344e:	f04f 0300 	mov.w	r3, #0
 8003452:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003456:	4629      	mov	r1, r5
 8003458:	028b      	lsls	r3, r1, #10
 800345a:	4621      	mov	r1, r4
 800345c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003460:	4621      	mov	r1, r4
 8003462:	028a      	lsls	r2, r1, #10
 8003464:	4610      	mov	r0, r2
 8003466:	4619      	mov	r1, r3
 8003468:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800346a:	2200      	movs	r2, #0
 800346c:	60bb      	str	r3, [r7, #8]
 800346e:	60fa      	str	r2, [r7, #12]
 8003470:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003474:	f7fd f8f8 	bl	8000668 <__aeabi_uldivmod>
 8003478:	4602      	mov	r2, r0
 800347a:	460b      	mov	r3, r1
 800347c:	4613      	mov	r3, r2
 800347e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003480:	4b0b      	ldr	r3, [pc, #44]	; (80034b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	0c1b      	lsrs	r3, r3, #16
 8003486:	f003 0303 	and.w	r3, r3, #3
 800348a:	3301      	adds	r3, #1
 800348c:	005b      	lsls	r3, r3, #1
 800348e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8003490:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003492:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003494:	fbb2 f3f3 	udiv	r3, r2, r3
 8003498:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800349a:	e002      	b.n	80034a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800349c:	4b05      	ldr	r3, [pc, #20]	; (80034b4 <HAL_RCC_GetSysClockFreq+0x184>)
 800349e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80034a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80034a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	3740      	adds	r7, #64	; 0x40
 80034a8:	46bd      	mov	sp, r7
 80034aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80034ae:	bf00      	nop
 80034b0:	40023800 	.word	0x40023800
 80034b4:	00f42400 	.word	0x00f42400
 80034b8:	017d7840 	.word	0x017d7840

080034bc <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80034bc:	b480      	push	{r7}
 80034be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80034c0:	4b03      	ldr	r3, [pc, #12]	; (80034d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80034c2:	681b      	ldr	r3, [r3, #0]
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	46bd      	mov	sp, r7
 80034c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034cc:	4770      	bx	lr
 80034ce:	bf00      	nop
 80034d0:	20000004 	.word	0x20000004

080034d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80034d8:	f7ff fff0 	bl	80034bc <HAL_RCC_GetHCLKFreq>
 80034dc:	4602      	mov	r2, r0
 80034de:	4b05      	ldr	r3, [pc, #20]	; (80034f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	0a9b      	lsrs	r3, r3, #10
 80034e4:	f003 0307 	and.w	r3, r3, #7
 80034e8:	4903      	ldr	r1, [pc, #12]	; (80034f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80034ea:	5ccb      	ldrb	r3, [r1, r3]
 80034ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034f0:	4618      	mov	r0, r3
 80034f2:	bd80      	pop	{r7, pc}
 80034f4:	40023800 	.word	0x40023800
 80034f8:	08008d8c 	.word	0x08008d8c

080034fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003500:	f7ff ffdc 	bl	80034bc <HAL_RCC_GetHCLKFreq>
 8003504:	4602      	mov	r2, r0
 8003506:	4b05      	ldr	r3, [pc, #20]	; (800351c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003508:	689b      	ldr	r3, [r3, #8]
 800350a:	0b5b      	lsrs	r3, r3, #13
 800350c:	f003 0307 	and.w	r3, r3, #7
 8003510:	4903      	ldr	r1, [pc, #12]	; (8003520 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003512:	5ccb      	ldrb	r3, [r1, r3]
 8003514:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003518:	4618      	mov	r0, r3
 800351a:	bd80      	pop	{r7, pc}
 800351c:	40023800 	.word	0x40023800
 8003520:	08008d8c 	.word	0x08008d8c

08003524 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b088      	sub	sp, #32
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800352c:	2300      	movs	r3, #0
 800352e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003530:	2300      	movs	r3, #0
 8003532:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003534:	2300      	movs	r3, #0
 8003536:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003538:	2300      	movs	r3, #0
 800353a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800353c:	2300      	movs	r3, #0
 800353e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f003 0301 	and.w	r3, r3, #1
 8003548:	2b00      	cmp	r3, #0
 800354a:	d012      	beq.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800354c:	4b69      	ldr	r3, [pc, #420]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	4a68      	ldr	r2, [pc, #416]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003552:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003556:	6093      	str	r3, [r2, #8]
 8003558:	4b66      	ldr	r3, [pc, #408]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800355a:	689a      	ldr	r2, [r3, #8]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003560:	4964      	ldr	r1, [pc, #400]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003562:	4313      	orrs	r3, r2
 8003564:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800356a:	2b00      	cmp	r3, #0
 800356c:	d101      	bne.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800356e:	2301      	movs	r3, #1
 8003570:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800357a:	2b00      	cmp	r3, #0
 800357c:	d017      	beq.n	80035ae <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800357e:	4b5d      	ldr	r3, [pc, #372]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003580:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003584:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800358c:	4959      	ldr	r1, [pc, #356]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800358e:	4313      	orrs	r3, r2
 8003590:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003598:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800359c:	d101      	bne.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800359e:	2301      	movs	r3, #1
 80035a0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d101      	bne.n	80035ae <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80035aa:	2301      	movs	r3, #1
 80035ac:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d017      	beq.n	80035ea <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80035ba:	4b4e      	ldr	r3, [pc, #312]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80035c0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035c8:	494a      	ldr	r1, [pc, #296]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035ca:	4313      	orrs	r3, r2
 80035cc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035d4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80035d8:	d101      	bne.n	80035de <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80035da:	2301      	movs	r3, #1
 80035dc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d101      	bne.n	80035ea <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80035e6:	2301      	movs	r3, #1
 80035e8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d001      	beq.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80035f6:	2301      	movs	r3, #1
 80035f8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f003 0320 	and.w	r3, r3, #32
 8003602:	2b00      	cmp	r3, #0
 8003604:	f000 808b 	beq.w	800371e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003608:	4b3a      	ldr	r3, [pc, #232]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800360a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800360c:	4a39      	ldr	r2, [pc, #228]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800360e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003612:	6413      	str	r3, [r2, #64]	; 0x40
 8003614:	4b37      	ldr	r3, [pc, #220]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003618:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800361c:	60bb      	str	r3, [r7, #8]
 800361e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003620:	4b35      	ldr	r3, [pc, #212]	; (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a34      	ldr	r2, [pc, #208]	; (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003626:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800362a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800362c:	f7fd ff80 	bl	8001530 <HAL_GetTick>
 8003630:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003632:	e008      	b.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003634:	f7fd ff7c 	bl	8001530 <HAL_GetTick>
 8003638:	4602      	mov	r2, r0
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	1ad3      	subs	r3, r2, r3
 800363e:	2b64      	cmp	r3, #100	; 0x64
 8003640:	d901      	bls.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003642:	2303      	movs	r3, #3
 8003644:	e38f      	b.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003646:	4b2c      	ldr	r3, [pc, #176]	; (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800364e:	2b00      	cmp	r3, #0
 8003650:	d0f0      	beq.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003652:	4b28      	ldr	r3, [pc, #160]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003654:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003656:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800365a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800365c:	693b      	ldr	r3, [r7, #16]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d035      	beq.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003666:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800366a:	693a      	ldr	r2, [r7, #16]
 800366c:	429a      	cmp	r2, r3
 800366e:	d02e      	beq.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003670:	4b20      	ldr	r3, [pc, #128]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003672:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003674:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003678:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800367a:	4b1e      	ldr	r3, [pc, #120]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800367c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800367e:	4a1d      	ldr	r2, [pc, #116]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003680:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003684:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003686:	4b1b      	ldr	r3, [pc, #108]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003688:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800368a:	4a1a      	ldr	r2, [pc, #104]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800368c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003690:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003692:	4a18      	ldr	r2, [pc, #96]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003698:	4b16      	ldr	r3, [pc, #88]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800369a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800369c:	f003 0301 	and.w	r3, r3, #1
 80036a0:	2b01      	cmp	r3, #1
 80036a2:	d114      	bne.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036a4:	f7fd ff44 	bl	8001530 <HAL_GetTick>
 80036a8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036aa:	e00a      	b.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80036ac:	f7fd ff40 	bl	8001530 <HAL_GetTick>
 80036b0:	4602      	mov	r2, r0
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	1ad3      	subs	r3, r2, r3
 80036b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d901      	bls.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80036be:	2303      	movs	r3, #3
 80036c0:	e351      	b.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036c2:	4b0c      	ldr	r3, [pc, #48]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036c6:	f003 0302 	and.w	r3, r3, #2
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d0ee      	beq.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036d6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80036da:	d111      	bne.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80036dc:	4b05      	ldr	r3, [pc, #20]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036de:	689b      	ldr	r3, [r3, #8]
 80036e0:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80036e8:	4b04      	ldr	r3, [pc, #16]	; (80036fc <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80036ea:	400b      	ands	r3, r1
 80036ec:	4901      	ldr	r1, [pc, #4]	; (80036f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036ee:	4313      	orrs	r3, r2
 80036f0:	608b      	str	r3, [r1, #8]
 80036f2:	e00b      	b.n	800370c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80036f4:	40023800 	.word	0x40023800
 80036f8:	40007000 	.word	0x40007000
 80036fc:	0ffffcff 	.word	0x0ffffcff
 8003700:	4bac      	ldr	r3, [pc, #688]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	4aab      	ldr	r2, [pc, #684]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003706:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800370a:	6093      	str	r3, [r2, #8]
 800370c:	4ba9      	ldr	r3, [pc, #676]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800370e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003714:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003718:	49a6      	ldr	r1, [pc, #664]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800371a:	4313      	orrs	r3, r2
 800371c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f003 0310 	and.w	r3, r3, #16
 8003726:	2b00      	cmp	r3, #0
 8003728:	d010      	beq.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800372a:	4ba2      	ldr	r3, [pc, #648]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800372c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003730:	4aa0      	ldr	r2, [pc, #640]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003732:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003736:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800373a:	4b9e      	ldr	r3, [pc, #632]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800373c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003744:	499b      	ldr	r1, [pc, #620]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003746:	4313      	orrs	r3, r2
 8003748:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003754:	2b00      	cmp	r3, #0
 8003756:	d00a      	beq.n	800376e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003758:	4b96      	ldr	r3, [pc, #600]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800375a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800375e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003766:	4993      	ldr	r1, [pc, #588]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003768:	4313      	orrs	r3, r2
 800376a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003776:	2b00      	cmp	r3, #0
 8003778:	d00a      	beq.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800377a:	4b8e      	ldr	r3, [pc, #568]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800377c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003780:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003788:	498a      	ldr	r1, [pc, #552]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800378a:	4313      	orrs	r3, r2
 800378c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003798:	2b00      	cmp	r3, #0
 800379a:	d00a      	beq.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800379c:	4b85      	ldr	r3, [pc, #532]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800379e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037a2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80037aa:	4982      	ldr	r1, [pc, #520]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037ac:	4313      	orrs	r3, r2
 80037ae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d00a      	beq.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80037be:	4b7d      	ldr	r3, [pc, #500]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037c4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037cc:	4979      	ldr	r1, [pc, #484]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037ce:	4313      	orrs	r3, r2
 80037d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d00a      	beq.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80037e0:	4b74      	ldr	r3, [pc, #464]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037e6:	f023 0203 	bic.w	r2, r3, #3
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037ee:	4971      	ldr	r1, [pc, #452]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037f0:	4313      	orrs	r3, r2
 80037f2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d00a      	beq.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003802:	4b6c      	ldr	r3, [pc, #432]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003804:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003808:	f023 020c 	bic.w	r2, r3, #12
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003810:	4968      	ldr	r1, [pc, #416]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003812:	4313      	orrs	r3, r2
 8003814:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003820:	2b00      	cmp	r3, #0
 8003822:	d00a      	beq.n	800383a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003824:	4b63      	ldr	r3, [pc, #396]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003826:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800382a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003832:	4960      	ldr	r1, [pc, #384]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003834:	4313      	orrs	r3, r2
 8003836:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003842:	2b00      	cmp	r3, #0
 8003844:	d00a      	beq.n	800385c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003846:	4b5b      	ldr	r3, [pc, #364]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003848:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800384c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003854:	4957      	ldr	r1, [pc, #348]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003856:	4313      	orrs	r3, r2
 8003858:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003864:	2b00      	cmp	r3, #0
 8003866:	d00a      	beq.n	800387e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003868:	4b52      	ldr	r3, [pc, #328]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800386a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800386e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003876:	494f      	ldr	r1, [pc, #316]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003878:	4313      	orrs	r3, r2
 800387a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003886:	2b00      	cmp	r3, #0
 8003888:	d00a      	beq.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800388a:	4b4a      	ldr	r3, [pc, #296]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800388c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003890:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003898:	4946      	ldr	r1, [pc, #280]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800389a:	4313      	orrs	r3, r2
 800389c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d00a      	beq.n	80038c2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80038ac:	4b41      	ldr	r3, [pc, #260]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80038ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038b2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038ba:	493e      	ldr	r1, [pc, #248]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80038bc:	4313      	orrs	r3, r2
 80038be:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d00a      	beq.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80038ce:	4b39      	ldr	r3, [pc, #228]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80038d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038d4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038dc:	4935      	ldr	r1, [pc, #212]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80038de:	4313      	orrs	r3, r2
 80038e0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d00a      	beq.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80038f0:	4b30      	ldr	r3, [pc, #192]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80038f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038f6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80038fe:	492d      	ldr	r1, [pc, #180]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003900:	4313      	orrs	r3, r2
 8003902:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800390e:	2b00      	cmp	r3, #0
 8003910:	d011      	beq.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003912:	4b28      	ldr	r3, [pc, #160]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003914:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003918:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003920:	4924      	ldr	r1, [pc, #144]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003922:	4313      	orrs	r3, r2
 8003924:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800392c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003930:	d101      	bne.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003932:	2301      	movs	r3, #1
 8003934:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f003 0308 	and.w	r3, r3, #8
 800393e:	2b00      	cmp	r3, #0
 8003940:	d001      	beq.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003942:	2301      	movs	r3, #1
 8003944:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800394e:	2b00      	cmp	r3, #0
 8003950:	d00a      	beq.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003952:	4b18      	ldr	r3, [pc, #96]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003954:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003958:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003960:	4914      	ldr	r1, [pc, #80]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003962:	4313      	orrs	r3, r2
 8003964:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003970:	2b00      	cmp	r3, #0
 8003972:	d00b      	beq.n	800398c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003974:	4b0f      	ldr	r3, [pc, #60]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003976:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800397a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003984:	490b      	ldr	r1, [pc, #44]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003986:	4313      	orrs	r3, r2
 8003988:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003994:	2b00      	cmp	r3, #0
 8003996:	d00f      	beq.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003998:	4b06      	ldr	r3, [pc, #24]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800399a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800399e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80039a8:	4902      	ldr	r1, [pc, #8]	; (80039b4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80039aa:	4313      	orrs	r3, r2
 80039ac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80039b0:	e002      	b.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x494>
 80039b2:	bf00      	nop
 80039b4:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d00b      	beq.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80039c4:	4b8a      	ldr	r3, [pc, #552]	; (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80039ca:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039d4:	4986      	ldr	r1, [pc, #536]	; (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039d6:	4313      	orrs	r3, r2
 80039d8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d00b      	beq.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80039e8:	4b81      	ldr	r3, [pc, #516]	; (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80039ee:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80039f8:	497d      	ldr	r1, [pc, #500]	; (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039fa:	4313      	orrs	r3, r2
 80039fc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003a00:	69fb      	ldr	r3, [r7, #28]
 8003a02:	2b01      	cmp	r3, #1
 8003a04:	d006      	beq.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	f000 80d6 	beq.w	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003a14:	4b76      	ldr	r3, [pc, #472]	; (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a75      	ldr	r2, [pc, #468]	; (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a1a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003a1e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a20:	f7fd fd86 	bl	8001530 <HAL_GetTick>
 8003a24:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003a26:	e008      	b.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003a28:	f7fd fd82 	bl	8001530 <HAL_GetTick>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	697b      	ldr	r3, [r7, #20]
 8003a30:	1ad3      	subs	r3, r2, r3
 8003a32:	2b64      	cmp	r3, #100	; 0x64
 8003a34:	d901      	bls.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a36:	2303      	movs	r3, #3
 8003a38:	e195      	b.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003a3a:	4b6d      	ldr	r3, [pc, #436]	; (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d1f0      	bne.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f003 0301 	and.w	r3, r3, #1
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d021      	beq.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d11d      	bne.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003a5a:	4b65      	ldr	r3, [pc, #404]	; (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a60:	0c1b      	lsrs	r3, r3, #16
 8003a62:	f003 0303 	and.w	r3, r3, #3
 8003a66:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003a68:	4b61      	ldr	r3, [pc, #388]	; (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a6e:	0e1b      	lsrs	r3, r3, #24
 8003a70:	f003 030f 	and.w	r3, r3, #15
 8003a74:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	019a      	lsls	r2, r3, #6
 8003a7c:	693b      	ldr	r3, [r7, #16]
 8003a7e:	041b      	lsls	r3, r3, #16
 8003a80:	431a      	orrs	r2, r3
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	061b      	lsls	r3, r3, #24
 8003a86:	431a      	orrs	r2, r3
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	071b      	lsls	r3, r3, #28
 8003a8e:	4958      	ldr	r1, [pc, #352]	; (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a90:	4313      	orrs	r3, r2
 8003a92:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d004      	beq.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0x588>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003aa6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003aaa:	d00a      	beq.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d02e      	beq.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003abc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003ac0:	d129      	bne.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003ac2:	4b4b      	ldr	r3, [pc, #300]	; (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ac4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ac8:	0c1b      	lsrs	r3, r3, #16
 8003aca:	f003 0303 	and.w	r3, r3, #3
 8003ace:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003ad0:	4b47      	ldr	r3, [pc, #284]	; (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ad2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ad6:	0f1b      	lsrs	r3, r3, #28
 8003ad8:	f003 0307 	and.w	r3, r3, #7
 8003adc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	019a      	lsls	r2, r3, #6
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	041b      	lsls	r3, r3, #16
 8003ae8:	431a      	orrs	r2, r3
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	68db      	ldr	r3, [r3, #12]
 8003aee:	061b      	lsls	r3, r3, #24
 8003af0:	431a      	orrs	r2, r3
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	071b      	lsls	r3, r3, #28
 8003af6:	493e      	ldr	r1, [pc, #248]	; (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003af8:	4313      	orrs	r3, r2
 8003afa:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003afe:	4b3c      	ldr	r3, [pc, #240]	; (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b00:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003b04:	f023 021f 	bic.w	r2, r3, #31
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b0c:	3b01      	subs	r3, #1
 8003b0e:	4938      	ldr	r1, [pc, #224]	; (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b10:	4313      	orrs	r3, r2
 8003b12:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d01d      	beq.n	8003b5e <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003b22:	4b33      	ldr	r3, [pc, #204]	; (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b24:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003b28:	0e1b      	lsrs	r3, r3, #24
 8003b2a:	f003 030f 	and.w	r3, r3, #15
 8003b2e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003b30:	4b2f      	ldr	r3, [pc, #188]	; (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b32:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003b36:	0f1b      	lsrs	r3, r3, #28
 8003b38:	f003 0307 	and.w	r3, r3, #7
 8003b3c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	019a      	lsls	r2, r3, #6
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	691b      	ldr	r3, [r3, #16]
 8003b48:	041b      	lsls	r3, r3, #16
 8003b4a:	431a      	orrs	r2, r3
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	061b      	lsls	r3, r3, #24
 8003b50:	431a      	orrs	r2, r3
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	071b      	lsls	r3, r3, #28
 8003b56:	4926      	ldr	r1, [pc, #152]	; (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b58:	4313      	orrs	r3, r2
 8003b5a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d011      	beq.n	8003b8e <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	019a      	lsls	r2, r3, #6
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	691b      	ldr	r3, [r3, #16]
 8003b74:	041b      	lsls	r3, r3, #16
 8003b76:	431a      	orrs	r2, r3
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	68db      	ldr	r3, [r3, #12]
 8003b7c:	061b      	lsls	r3, r3, #24
 8003b7e:	431a      	orrs	r2, r3
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	071b      	lsls	r3, r3, #28
 8003b86:	491a      	ldr	r1, [pc, #104]	; (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003b8e:	4b18      	ldr	r3, [pc, #96]	; (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a17      	ldr	r2, [pc, #92]	; (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b94:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003b98:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b9a:	f7fd fcc9 	bl	8001530 <HAL_GetTick>
 8003b9e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003ba0:	e008      	b.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003ba2:	f7fd fcc5 	bl	8001530 <HAL_GetTick>
 8003ba6:	4602      	mov	r2, r0
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	1ad3      	subs	r3, r2, r3
 8003bac:	2b64      	cmp	r3, #100	; 0x64
 8003bae:	d901      	bls.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003bb0:	2303      	movs	r3, #3
 8003bb2:	e0d8      	b.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003bb4:	4b0e      	ldr	r3, [pc, #56]	; (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d0f0      	beq.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003bc0:	69bb      	ldr	r3, [r7, #24]
 8003bc2:	2b01      	cmp	r3, #1
 8003bc4:	f040 80ce 	bne.w	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003bc8:	4b09      	ldr	r3, [pc, #36]	; (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a08      	ldr	r2, [pc, #32]	; (8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003bce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003bd2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003bd4:	f7fd fcac 	bl	8001530 <HAL_GetTick>
 8003bd8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003bda:	e00b      	b.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003bdc:	f7fd fca8 	bl	8001530 <HAL_GetTick>
 8003be0:	4602      	mov	r2, r0
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	1ad3      	subs	r3, r2, r3
 8003be6:	2b64      	cmp	r3, #100	; 0x64
 8003be8:	d904      	bls.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003bea:	2303      	movs	r3, #3
 8003bec:	e0bb      	b.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8003bee:	bf00      	nop
 8003bf0:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003bf4:	4b5e      	ldr	r3, [pc, #376]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003bfc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003c00:	d0ec      	beq.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d003      	beq.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d009      	beq.n	8003c2a <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d02e      	beq.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d12a      	bne.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003c2a:	4b51      	ldr	r3, [pc, #324]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c30:	0c1b      	lsrs	r3, r3, #16
 8003c32:	f003 0303 	and.w	r3, r3, #3
 8003c36:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003c38:	4b4d      	ldr	r3, [pc, #308]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c3e:	0f1b      	lsrs	r3, r3, #28
 8003c40:	f003 0307 	and.w	r3, r3, #7
 8003c44:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	695b      	ldr	r3, [r3, #20]
 8003c4a:	019a      	lsls	r2, r3, #6
 8003c4c:	693b      	ldr	r3, [r7, #16]
 8003c4e:	041b      	lsls	r3, r3, #16
 8003c50:	431a      	orrs	r2, r3
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	699b      	ldr	r3, [r3, #24]
 8003c56:	061b      	lsls	r3, r3, #24
 8003c58:	431a      	orrs	r2, r3
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	071b      	lsls	r3, r3, #28
 8003c5e:	4944      	ldr	r1, [pc, #272]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c60:	4313      	orrs	r3, r2
 8003c62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003c66:	4b42      	ldr	r3, [pc, #264]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c68:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003c6c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c74:	3b01      	subs	r3, #1
 8003c76:	021b      	lsls	r3, r3, #8
 8003c78:	493d      	ldr	r1, [pc, #244]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d022      	beq.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003c90:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003c94:	d11d      	bne.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003c96:	4b36      	ldr	r3, [pc, #216]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c9c:	0e1b      	lsrs	r3, r3, #24
 8003c9e:	f003 030f 	and.w	r3, r3, #15
 8003ca2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003ca4:	4b32      	ldr	r3, [pc, #200]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ca6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003caa:	0f1b      	lsrs	r3, r3, #28
 8003cac:	f003 0307 	and.w	r3, r3, #7
 8003cb0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	695b      	ldr	r3, [r3, #20]
 8003cb6:	019a      	lsls	r2, r3, #6
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6a1b      	ldr	r3, [r3, #32]
 8003cbc:	041b      	lsls	r3, r3, #16
 8003cbe:	431a      	orrs	r2, r3
 8003cc0:	693b      	ldr	r3, [r7, #16]
 8003cc2:	061b      	lsls	r3, r3, #24
 8003cc4:	431a      	orrs	r2, r3
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	071b      	lsls	r3, r3, #28
 8003cca:	4929      	ldr	r1, [pc, #164]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f003 0308 	and.w	r3, r3, #8
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d028      	beq.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003cde:	4b24      	ldr	r3, [pc, #144]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ce0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ce4:	0e1b      	lsrs	r3, r3, #24
 8003ce6:	f003 030f 	and.w	r3, r3, #15
 8003cea:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003cec:	4b20      	ldr	r3, [pc, #128]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003cee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cf2:	0c1b      	lsrs	r3, r3, #16
 8003cf4:	f003 0303 	and.w	r3, r3, #3
 8003cf8:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	695b      	ldr	r3, [r3, #20]
 8003cfe:	019a      	lsls	r2, r3, #6
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	041b      	lsls	r3, r3, #16
 8003d04:	431a      	orrs	r2, r3
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	061b      	lsls	r3, r3, #24
 8003d0a:	431a      	orrs	r2, r3
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	69db      	ldr	r3, [r3, #28]
 8003d10:	071b      	lsls	r3, r3, #28
 8003d12:	4917      	ldr	r1, [pc, #92]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003d14:	4313      	orrs	r3, r2
 8003d16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003d1a:	4b15      	ldr	r3, [pc, #84]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003d1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003d20:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d28:	4911      	ldr	r1, [pc, #68]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003d30:	4b0f      	ldr	r3, [pc, #60]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4a0e      	ldr	r2, [pc, #56]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003d36:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d3a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d3c:	f7fd fbf8 	bl	8001530 <HAL_GetTick>
 8003d40:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003d42:	e008      	b.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003d44:	f7fd fbf4 	bl	8001530 <HAL_GetTick>
 8003d48:	4602      	mov	r2, r0
 8003d4a:	697b      	ldr	r3, [r7, #20]
 8003d4c:	1ad3      	subs	r3, r2, r3
 8003d4e:	2b64      	cmp	r3, #100	; 0x64
 8003d50:	d901      	bls.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003d52:	2303      	movs	r3, #3
 8003d54:	e007      	b.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003d56:	4b06      	ldr	r3, [pc, #24]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003d5e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003d62:	d1ef      	bne.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8003d64:	2300      	movs	r3, #0
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	3720      	adds	r7, #32
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}
 8003d6e:	bf00      	nop
 8003d70:	40023800 	.word	0x40023800

08003d74 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b082      	sub	sp, #8
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d101      	bne.n	8003d86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	e040      	b.n	8003e08 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d106      	bne.n	8003d9c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2200      	movs	r2, #0
 8003d92:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d96:	6878      	ldr	r0, [r7, #4]
 8003d98:	f7fd faf0 	bl	800137c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2224      	movs	r2, #36	; 0x24
 8003da0:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	681a      	ldr	r2, [r3, #0]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f022 0201 	bic.w	r2, r2, #1
 8003db0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	f000 f8b0 	bl	8003f18 <UART_SetConfig>
 8003db8:	4603      	mov	r3, r0
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d101      	bne.n	8003dc2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	e022      	b.n	8003e08 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d002      	beq.n	8003dd0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003dca:	6878      	ldr	r0, [r7, #4]
 8003dcc:	f000 fb08 	bl	80043e0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	685a      	ldr	r2, [r3, #4]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003dde:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	689a      	ldr	r2, [r3, #8]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003dee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	681a      	ldr	r2, [r3, #0]
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f042 0201 	orr.w	r2, r2, #1
 8003dfe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003e00:	6878      	ldr	r0, [r7, #4]
 8003e02:	f000 fb8f 	bl	8004524 <UART_CheckIdleState>
 8003e06:	4603      	mov	r3, r0
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	3708      	adds	r7, #8
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bd80      	pop	{r7, pc}

08003e10 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b08a      	sub	sp, #40	; 0x28
 8003e14:	af02      	add	r7, sp, #8
 8003e16:	60f8      	str	r0, [r7, #12]
 8003e18:	60b9      	str	r1, [r7, #8]
 8003e1a:	603b      	str	r3, [r7, #0]
 8003e1c:	4613      	mov	r3, r2
 8003e1e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003e24:	2b20      	cmp	r3, #32
 8003e26:	d171      	bne.n	8003f0c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d002      	beq.n	8003e34 <HAL_UART_Transmit+0x24>
 8003e2e:	88fb      	ldrh	r3, [r7, #6]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d101      	bne.n	8003e38 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003e34:	2301      	movs	r3, #1
 8003e36:	e06a      	b.n	8003f0e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	2221      	movs	r2, #33	; 0x21
 8003e44:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003e46:	f7fd fb73 	bl	8001530 <HAL_GetTick>
 8003e4a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	88fa      	ldrh	r2, [r7, #6]
 8003e50:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	88fa      	ldrh	r2, [r7, #6]
 8003e58:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	689b      	ldr	r3, [r3, #8]
 8003e60:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e64:	d108      	bne.n	8003e78 <HAL_UART_Transmit+0x68>
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	691b      	ldr	r3, [r3, #16]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d104      	bne.n	8003e78 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003e6e:	2300      	movs	r3, #0
 8003e70:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003e72:	68bb      	ldr	r3, [r7, #8]
 8003e74:	61bb      	str	r3, [r7, #24]
 8003e76:	e003      	b.n	8003e80 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003e80:	e02c      	b.n	8003edc <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	9300      	str	r3, [sp, #0]
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	2180      	movs	r1, #128	; 0x80
 8003e8c:	68f8      	ldr	r0, [r7, #12]
 8003e8e:	f000 fb96 	bl	80045be <UART_WaitOnFlagUntilTimeout>
 8003e92:	4603      	mov	r3, r0
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d001      	beq.n	8003e9c <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8003e98:	2303      	movs	r3, #3
 8003e9a:	e038      	b.n	8003f0e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003e9c:	69fb      	ldr	r3, [r7, #28]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d10b      	bne.n	8003eba <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003ea2:	69bb      	ldr	r3, [r7, #24]
 8003ea4:	881b      	ldrh	r3, [r3, #0]
 8003ea6:	461a      	mov	r2, r3
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003eb0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003eb2:	69bb      	ldr	r3, [r7, #24]
 8003eb4:	3302      	adds	r3, #2
 8003eb6:	61bb      	str	r3, [r7, #24]
 8003eb8:	e007      	b.n	8003eca <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003eba:	69fb      	ldr	r3, [r7, #28]
 8003ebc:	781a      	ldrb	r2, [r3, #0]
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003ec4:	69fb      	ldr	r3, [r7, #28]
 8003ec6:	3301      	adds	r3, #1
 8003ec8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003ed0:	b29b      	uxth	r3, r3
 8003ed2:	3b01      	subs	r3, #1
 8003ed4:	b29a      	uxth	r2, r3
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003ee2:	b29b      	uxth	r3, r3
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d1cc      	bne.n	8003e82 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	9300      	str	r3, [sp, #0]
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	2140      	movs	r1, #64	; 0x40
 8003ef2:	68f8      	ldr	r0, [r7, #12]
 8003ef4:	f000 fb63 	bl	80045be <UART_WaitOnFlagUntilTimeout>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d001      	beq.n	8003f02 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8003efe:	2303      	movs	r3, #3
 8003f00:	e005      	b.n	8003f0e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	2220      	movs	r2, #32
 8003f06:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003f08:	2300      	movs	r3, #0
 8003f0a:	e000      	b.n	8003f0e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003f0c:	2302      	movs	r3, #2
  }
}
 8003f0e:	4618      	mov	r0, r3
 8003f10:	3720      	adds	r7, #32
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}
	...

08003f18 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b088      	sub	sp, #32
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003f20:	2300      	movs	r3, #0
 8003f22:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	689a      	ldr	r2, [r3, #8]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	691b      	ldr	r3, [r3, #16]
 8003f2c:	431a      	orrs	r2, r3
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	695b      	ldr	r3, [r3, #20]
 8003f32:	431a      	orrs	r2, r3
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	69db      	ldr	r3, [r3, #28]
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	4ba6      	ldr	r3, [pc, #664]	; (80041dc <UART_SetConfig+0x2c4>)
 8003f44:	4013      	ands	r3, r2
 8003f46:	687a      	ldr	r2, [r7, #4]
 8003f48:	6812      	ldr	r2, [r2, #0]
 8003f4a:	6979      	ldr	r1, [r7, #20]
 8003f4c:	430b      	orrs	r3, r1
 8003f4e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	68da      	ldr	r2, [r3, #12]
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	430a      	orrs	r2, r1
 8003f64:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	699b      	ldr	r3, [r3, #24]
 8003f6a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6a1b      	ldr	r3, [r3, #32]
 8003f70:	697a      	ldr	r2, [r7, #20]
 8003f72:	4313      	orrs	r3, r2
 8003f74:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	697a      	ldr	r2, [r7, #20]
 8003f86:	430a      	orrs	r2, r1
 8003f88:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4a94      	ldr	r2, [pc, #592]	; (80041e0 <UART_SetConfig+0x2c8>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d120      	bne.n	8003fd6 <UART_SetConfig+0xbe>
 8003f94:	4b93      	ldr	r3, [pc, #588]	; (80041e4 <UART_SetConfig+0x2cc>)
 8003f96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f9a:	f003 0303 	and.w	r3, r3, #3
 8003f9e:	2b03      	cmp	r3, #3
 8003fa0:	d816      	bhi.n	8003fd0 <UART_SetConfig+0xb8>
 8003fa2:	a201      	add	r2, pc, #4	; (adr r2, 8003fa8 <UART_SetConfig+0x90>)
 8003fa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fa8:	08003fb9 	.word	0x08003fb9
 8003fac:	08003fc5 	.word	0x08003fc5
 8003fb0:	08003fbf 	.word	0x08003fbf
 8003fb4:	08003fcb 	.word	0x08003fcb
 8003fb8:	2301      	movs	r3, #1
 8003fba:	77fb      	strb	r3, [r7, #31]
 8003fbc:	e150      	b.n	8004260 <UART_SetConfig+0x348>
 8003fbe:	2302      	movs	r3, #2
 8003fc0:	77fb      	strb	r3, [r7, #31]
 8003fc2:	e14d      	b.n	8004260 <UART_SetConfig+0x348>
 8003fc4:	2304      	movs	r3, #4
 8003fc6:	77fb      	strb	r3, [r7, #31]
 8003fc8:	e14a      	b.n	8004260 <UART_SetConfig+0x348>
 8003fca:	2308      	movs	r3, #8
 8003fcc:	77fb      	strb	r3, [r7, #31]
 8003fce:	e147      	b.n	8004260 <UART_SetConfig+0x348>
 8003fd0:	2310      	movs	r3, #16
 8003fd2:	77fb      	strb	r3, [r7, #31]
 8003fd4:	e144      	b.n	8004260 <UART_SetConfig+0x348>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a83      	ldr	r2, [pc, #524]	; (80041e8 <UART_SetConfig+0x2d0>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d132      	bne.n	8004046 <UART_SetConfig+0x12e>
 8003fe0:	4b80      	ldr	r3, [pc, #512]	; (80041e4 <UART_SetConfig+0x2cc>)
 8003fe2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fe6:	f003 030c 	and.w	r3, r3, #12
 8003fea:	2b0c      	cmp	r3, #12
 8003fec:	d828      	bhi.n	8004040 <UART_SetConfig+0x128>
 8003fee:	a201      	add	r2, pc, #4	; (adr r2, 8003ff4 <UART_SetConfig+0xdc>)
 8003ff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ff4:	08004029 	.word	0x08004029
 8003ff8:	08004041 	.word	0x08004041
 8003ffc:	08004041 	.word	0x08004041
 8004000:	08004041 	.word	0x08004041
 8004004:	08004035 	.word	0x08004035
 8004008:	08004041 	.word	0x08004041
 800400c:	08004041 	.word	0x08004041
 8004010:	08004041 	.word	0x08004041
 8004014:	0800402f 	.word	0x0800402f
 8004018:	08004041 	.word	0x08004041
 800401c:	08004041 	.word	0x08004041
 8004020:	08004041 	.word	0x08004041
 8004024:	0800403b 	.word	0x0800403b
 8004028:	2300      	movs	r3, #0
 800402a:	77fb      	strb	r3, [r7, #31]
 800402c:	e118      	b.n	8004260 <UART_SetConfig+0x348>
 800402e:	2302      	movs	r3, #2
 8004030:	77fb      	strb	r3, [r7, #31]
 8004032:	e115      	b.n	8004260 <UART_SetConfig+0x348>
 8004034:	2304      	movs	r3, #4
 8004036:	77fb      	strb	r3, [r7, #31]
 8004038:	e112      	b.n	8004260 <UART_SetConfig+0x348>
 800403a:	2308      	movs	r3, #8
 800403c:	77fb      	strb	r3, [r7, #31]
 800403e:	e10f      	b.n	8004260 <UART_SetConfig+0x348>
 8004040:	2310      	movs	r3, #16
 8004042:	77fb      	strb	r3, [r7, #31]
 8004044:	e10c      	b.n	8004260 <UART_SetConfig+0x348>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4a68      	ldr	r2, [pc, #416]	; (80041ec <UART_SetConfig+0x2d4>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d120      	bne.n	8004092 <UART_SetConfig+0x17a>
 8004050:	4b64      	ldr	r3, [pc, #400]	; (80041e4 <UART_SetConfig+0x2cc>)
 8004052:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004056:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800405a:	2b30      	cmp	r3, #48	; 0x30
 800405c:	d013      	beq.n	8004086 <UART_SetConfig+0x16e>
 800405e:	2b30      	cmp	r3, #48	; 0x30
 8004060:	d814      	bhi.n	800408c <UART_SetConfig+0x174>
 8004062:	2b20      	cmp	r3, #32
 8004064:	d009      	beq.n	800407a <UART_SetConfig+0x162>
 8004066:	2b20      	cmp	r3, #32
 8004068:	d810      	bhi.n	800408c <UART_SetConfig+0x174>
 800406a:	2b00      	cmp	r3, #0
 800406c:	d002      	beq.n	8004074 <UART_SetConfig+0x15c>
 800406e:	2b10      	cmp	r3, #16
 8004070:	d006      	beq.n	8004080 <UART_SetConfig+0x168>
 8004072:	e00b      	b.n	800408c <UART_SetConfig+0x174>
 8004074:	2300      	movs	r3, #0
 8004076:	77fb      	strb	r3, [r7, #31]
 8004078:	e0f2      	b.n	8004260 <UART_SetConfig+0x348>
 800407a:	2302      	movs	r3, #2
 800407c:	77fb      	strb	r3, [r7, #31]
 800407e:	e0ef      	b.n	8004260 <UART_SetConfig+0x348>
 8004080:	2304      	movs	r3, #4
 8004082:	77fb      	strb	r3, [r7, #31]
 8004084:	e0ec      	b.n	8004260 <UART_SetConfig+0x348>
 8004086:	2308      	movs	r3, #8
 8004088:	77fb      	strb	r3, [r7, #31]
 800408a:	e0e9      	b.n	8004260 <UART_SetConfig+0x348>
 800408c:	2310      	movs	r3, #16
 800408e:	77fb      	strb	r3, [r7, #31]
 8004090:	e0e6      	b.n	8004260 <UART_SetConfig+0x348>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a56      	ldr	r2, [pc, #344]	; (80041f0 <UART_SetConfig+0x2d8>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d120      	bne.n	80040de <UART_SetConfig+0x1c6>
 800409c:	4b51      	ldr	r3, [pc, #324]	; (80041e4 <UART_SetConfig+0x2cc>)
 800409e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040a2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80040a6:	2bc0      	cmp	r3, #192	; 0xc0
 80040a8:	d013      	beq.n	80040d2 <UART_SetConfig+0x1ba>
 80040aa:	2bc0      	cmp	r3, #192	; 0xc0
 80040ac:	d814      	bhi.n	80040d8 <UART_SetConfig+0x1c0>
 80040ae:	2b80      	cmp	r3, #128	; 0x80
 80040b0:	d009      	beq.n	80040c6 <UART_SetConfig+0x1ae>
 80040b2:	2b80      	cmp	r3, #128	; 0x80
 80040b4:	d810      	bhi.n	80040d8 <UART_SetConfig+0x1c0>
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d002      	beq.n	80040c0 <UART_SetConfig+0x1a8>
 80040ba:	2b40      	cmp	r3, #64	; 0x40
 80040bc:	d006      	beq.n	80040cc <UART_SetConfig+0x1b4>
 80040be:	e00b      	b.n	80040d8 <UART_SetConfig+0x1c0>
 80040c0:	2300      	movs	r3, #0
 80040c2:	77fb      	strb	r3, [r7, #31]
 80040c4:	e0cc      	b.n	8004260 <UART_SetConfig+0x348>
 80040c6:	2302      	movs	r3, #2
 80040c8:	77fb      	strb	r3, [r7, #31]
 80040ca:	e0c9      	b.n	8004260 <UART_SetConfig+0x348>
 80040cc:	2304      	movs	r3, #4
 80040ce:	77fb      	strb	r3, [r7, #31]
 80040d0:	e0c6      	b.n	8004260 <UART_SetConfig+0x348>
 80040d2:	2308      	movs	r3, #8
 80040d4:	77fb      	strb	r3, [r7, #31]
 80040d6:	e0c3      	b.n	8004260 <UART_SetConfig+0x348>
 80040d8:	2310      	movs	r3, #16
 80040da:	77fb      	strb	r3, [r7, #31]
 80040dc:	e0c0      	b.n	8004260 <UART_SetConfig+0x348>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a44      	ldr	r2, [pc, #272]	; (80041f4 <UART_SetConfig+0x2dc>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d125      	bne.n	8004134 <UART_SetConfig+0x21c>
 80040e8:	4b3e      	ldr	r3, [pc, #248]	; (80041e4 <UART_SetConfig+0x2cc>)
 80040ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040f2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80040f6:	d017      	beq.n	8004128 <UART_SetConfig+0x210>
 80040f8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80040fc:	d817      	bhi.n	800412e <UART_SetConfig+0x216>
 80040fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004102:	d00b      	beq.n	800411c <UART_SetConfig+0x204>
 8004104:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004108:	d811      	bhi.n	800412e <UART_SetConfig+0x216>
 800410a:	2b00      	cmp	r3, #0
 800410c:	d003      	beq.n	8004116 <UART_SetConfig+0x1fe>
 800410e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004112:	d006      	beq.n	8004122 <UART_SetConfig+0x20a>
 8004114:	e00b      	b.n	800412e <UART_SetConfig+0x216>
 8004116:	2300      	movs	r3, #0
 8004118:	77fb      	strb	r3, [r7, #31]
 800411a:	e0a1      	b.n	8004260 <UART_SetConfig+0x348>
 800411c:	2302      	movs	r3, #2
 800411e:	77fb      	strb	r3, [r7, #31]
 8004120:	e09e      	b.n	8004260 <UART_SetConfig+0x348>
 8004122:	2304      	movs	r3, #4
 8004124:	77fb      	strb	r3, [r7, #31]
 8004126:	e09b      	b.n	8004260 <UART_SetConfig+0x348>
 8004128:	2308      	movs	r3, #8
 800412a:	77fb      	strb	r3, [r7, #31]
 800412c:	e098      	b.n	8004260 <UART_SetConfig+0x348>
 800412e:	2310      	movs	r3, #16
 8004130:	77fb      	strb	r3, [r7, #31]
 8004132:	e095      	b.n	8004260 <UART_SetConfig+0x348>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a2f      	ldr	r2, [pc, #188]	; (80041f8 <UART_SetConfig+0x2e0>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d125      	bne.n	800418a <UART_SetConfig+0x272>
 800413e:	4b29      	ldr	r3, [pc, #164]	; (80041e4 <UART_SetConfig+0x2cc>)
 8004140:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004144:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004148:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800414c:	d017      	beq.n	800417e <UART_SetConfig+0x266>
 800414e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004152:	d817      	bhi.n	8004184 <UART_SetConfig+0x26c>
 8004154:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004158:	d00b      	beq.n	8004172 <UART_SetConfig+0x25a>
 800415a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800415e:	d811      	bhi.n	8004184 <UART_SetConfig+0x26c>
 8004160:	2b00      	cmp	r3, #0
 8004162:	d003      	beq.n	800416c <UART_SetConfig+0x254>
 8004164:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004168:	d006      	beq.n	8004178 <UART_SetConfig+0x260>
 800416a:	e00b      	b.n	8004184 <UART_SetConfig+0x26c>
 800416c:	2301      	movs	r3, #1
 800416e:	77fb      	strb	r3, [r7, #31]
 8004170:	e076      	b.n	8004260 <UART_SetConfig+0x348>
 8004172:	2302      	movs	r3, #2
 8004174:	77fb      	strb	r3, [r7, #31]
 8004176:	e073      	b.n	8004260 <UART_SetConfig+0x348>
 8004178:	2304      	movs	r3, #4
 800417a:	77fb      	strb	r3, [r7, #31]
 800417c:	e070      	b.n	8004260 <UART_SetConfig+0x348>
 800417e:	2308      	movs	r3, #8
 8004180:	77fb      	strb	r3, [r7, #31]
 8004182:	e06d      	b.n	8004260 <UART_SetConfig+0x348>
 8004184:	2310      	movs	r3, #16
 8004186:	77fb      	strb	r3, [r7, #31]
 8004188:	e06a      	b.n	8004260 <UART_SetConfig+0x348>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4a1b      	ldr	r2, [pc, #108]	; (80041fc <UART_SetConfig+0x2e4>)
 8004190:	4293      	cmp	r3, r2
 8004192:	d138      	bne.n	8004206 <UART_SetConfig+0x2ee>
 8004194:	4b13      	ldr	r3, [pc, #76]	; (80041e4 <UART_SetConfig+0x2cc>)
 8004196:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800419a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800419e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80041a2:	d017      	beq.n	80041d4 <UART_SetConfig+0x2bc>
 80041a4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80041a8:	d82a      	bhi.n	8004200 <UART_SetConfig+0x2e8>
 80041aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041ae:	d00b      	beq.n	80041c8 <UART_SetConfig+0x2b0>
 80041b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041b4:	d824      	bhi.n	8004200 <UART_SetConfig+0x2e8>
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d003      	beq.n	80041c2 <UART_SetConfig+0x2aa>
 80041ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041be:	d006      	beq.n	80041ce <UART_SetConfig+0x2b6>
 80041c0:	e01e      	b.n	8004200 <UART_SetConfig+0x2e8>
 80041c2:	2300      	movs	r3, #0
 80041c4:	77fb      	strb	r3, [r7, #31]
 80041c6:	e04b      	b.n	8004260 <UART_SetConfig+0x348>
 80041c8:	2302      	movs	r3, #2
 80041ca:	77fb      	strb	r3, [r7, #31]
 80041cc:	e048      	b.n	8004260 <UART_SetConfig+0x348>
 80041ce:	2304      	movs	r3, #4
 80041d0:	77fb      	strb	r3, [r7, #31]
 80041d2:	e045      	b.n	8004260 <UART_SetConfig+0x348>
 80041d4:	2308      	movs	r3, #8
 80041d6:	77fb      	strb	r3, [r7, #31]
 80041d8:	e042      	b.n	8004260 <UART_SetConfig+0x348>
 80041da:	bf00      	nop
 80041dc:	efff69f3 	.word	0xefff69f3
 80041e0:	40011000 	.word	0x40011000
 80041e4:	40023800 	.word	0x40023800
 80041e8:	40004400 	.word	0x40004400
 80041ec:	40004800 	.word	0x40004800
 80041f0:	40004c00 	.word	0x40004c00
 80041f4:	40005000 	.word	0x40005000
 80041f8:	40011400 	.word	0x40011400
 80041fc:	40007800 	.word	0x40007800
 8004200:	2310      	movs	r3, #16
 8004202:	77fb      	strb	r3, [r7, #31]
 8004204:	e02c      	b.n	8004260 <UART_SetConfig+0x348>
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4a72      	ldr	r2, [pc, #456]	; (80043d4 <UART_SetConfig+0x4bc>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d125      	bne.n	800425c <UART_SetConfig+0x344>
 8004210:	4b71      	ldr	r3, [pc, #452]	; (80043d8 <UART_SetConfig+0x4c0>)
 8004212:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004216:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800421a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800421e:	d017      	beq.n	8004250 <UART_SetConfig+0x338>
 8004220:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004224:	d817      	bhi.n	8004256 <UART_SetConfig+0x33e>
 8004226:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800422a:	d00b      	beq.n	8004244 <UART_SetConfig+0x32c>
 800422c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004230:	d811      	bhi.n	8004256 <UART_SetConfig+0x33e>
 8004232:	2b00      	cmp	r3, #0
 8004234:	d003      	beq.n	800423e <UART_SetConfig+0x326>
 8004236:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800423a:	d006      	beq.n	800424a <UART_SetConfig+0x332>
 800423c:	e00b      	b.n	8004256 <UART_SetConfig+0x33e>
 800423e:	2300      	movs	r3, #0
 8004240:	77fb      	strb	r3, [r7, #31]
 8004242:	e00d      	b.n	8004260 <UART_SetConfig+0x348>
 8004244:	2302      	movs	r3, #2
 8004246:	77fb      	strb	r3, [r7, #31]
 8004248:	e00a      	b.n	8004260 <UART_SetConfig+0x348>
 800424a:	2304      	movs	r3, #4
 800424c:	77fb      	strb	r3, [r7, #31]
 800424e:	e007      	b.n	8004260 <UART_SetConfig+0x348>
 8004250:	2308      	movs	r3, #8
 8004252:	77fb      	strb	r3, [r7, #31]
 8004254:	e004      	b.n	8004260 <UART_SetConfig+0x348>
 8004256:	2310      	movs	r3, #16
 8004258:	77fb      	strb	r3, [r7, #31]
 800425a:	e001      	b.n	8004260 <UART_SetConfig+0x348>
 800425c:	2310      	movs	r3, #16
 800425e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	69db      	ldr	r3, [r3, #28]
 8004264:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004268:	d15b      	bne.n	8004322 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800426a:	7ffb      	ldrb	r3, [r7, #31]
 800426c:	2b08      	cmp	r3, #8
 800426e:	d828      	bhi.n	80042c2 <UART_SetConfig+0x3aa>
 8004270:	a201      	add	r2, pc, #4	; (adr r2, 8004278 <UART_SetConfig+0x360>)
 8004272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004276:	bf00      	nop
 8004278:	0800429d 	.word	0x0800429d
 800427c:	080042a5 	.word	0x080042a5
 8004280:	080042ad 	.word	0x080042ad
 8004284:	080042c3 	.word	0x080042c3
 8004288:	080042b3 	.word	0x080042b3
 800428c:	080042c3 	.word	0x080042c3
 8004290:	080042c3 	.word	0x080042c3
 8004294:	080042c3 	.word	0x080042c3
 8004298:	080042bb 	.word	0x080042bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800429c:	f7ff f91a 	bl	80034d4 <HAL_RCC_GetPCLK1Freq>
 80042a0:	61b8      	str	r0, [r7, #24]
        break;
 80042a2:	e013      	b.n	80042cc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80042a4:	f7ff f92a 	bl	80034fc <HAL_RCC_GetPCLK2Freq>
 80042a8:	61b8      	str	r0, [r7, #24]
        break;
 80042aa:	e00f      	b.n	80042cc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80042ac:	4b4b      	ldr	r3, [pc, #300]	; (80043dc <UART_SetConfig+0x4c4>)
 80042ae:	61bb      	str	r3, [r7, #24]
        break;
 80042b0:	e00c      	b.n	80042cc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80042b2:	f7ff f83d 	bl	8003330 <HAL_RCC_GetSysClockFreq>
 80042b6:	61b8      	str	r0, [r7, #24]
        break;
 80042b8:	e008      	b.n	80042cc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80042ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80042be:	61bb      	str	r3, [r7, #24]
        break;
 80042c0:	e004      	b.n	80042cc <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80042c2:	2300      	movs	r3, #0
 80042c4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
 80042c8:	77bb      	strb	r3, [r7, #30]
        break;
 80042ca:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80042cc:	69bb      	ldr	r3, [r7, #24]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d074      	beq.n	80043bc <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80042d2:	69bb      	ldr	r3, [r7, #24]
 80042d4:	005a      	lsls	r2, r3, #1
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	685b      	ldr	r3, [r3, #4]
 80042da:	085b      	lsrs	r3, r3, #1
 80042dc:	441a      	add	r2, r3
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80042e6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80042e8:	693b      	ldr	r3, [r7, #16]
 80042ea:	2b0f      	cmp	r3, #15
 80042ec:	d916      	bls.n	800431c <UART_SetConfig+0x404>
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042f4:	d212      	bcs.n	800431c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80042f6:	693b      	ldr	r3, [r7, #16]
 80042f8:	b29b      	uxth	r3, r3
 80042fa:	f023 030f 	bic.w	r3, r3, #15
 80042fe:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004300:	693b      	ldr	r3, [r7, #16]
 8004302:	085b      	lsrs	r3, r3, #1
 8004304:	b29b      	uxth	r3, r3
 8004306:	f003 0307 	and.w	r3, r3, #7
 800430a:	b29a      	uxth	r2, r3
 800430c:	89fb      	ldrh	r3, [r7, #14]
 800430e:	4313      	orrs	r3, r2
 8004310:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	89fa      	ldrh	r2, [r7, #14]
 8004318:	60da      	str	r2, [r3, #12]
 800431a:	e04f      	b.n	80043bc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800431c:	2301      	movs	r3, #1
 800431e:	77bb      	strb	r3, [r7, #30]
 8004320:	e04c      	b.n	80043bc <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004322:	7ffb      	ldrb	r3, [r7, #31]
 8004324:	2b08      	cmp	r3, #8
 8004326:	d828      	bhi.n	800437a <UART_SetConfig+0x462>
 8004328:	a201      	add	r2, pc, #4	; (adr r2, 8004330 <UART_SetConfig+0x418>)
 800432a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800432e:	bf00      	nop
 8004330:	08004355 	.word	0x08004355
 8004334:	0800435d 	.word	0x0800435d
 8004338:	08004365 	.word	0x08004365
 800433c:	0800437b 	.word	0x0800437b
 8004340:	0800436b 	.word	0x0800436b
 8004344:	0800437b 	.word	0x0800437b
 8004348:	0800437b 	.word	0x0800437b
 800434c:	0800437b 	.word	0x0800437b
 8004350:	08004373 	.word	0x08004373
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004354:	f7ff f8be 	bl	80034d4 <HAL_RCC_GetPCLK1Freq>
 8004358:	61b8      	str	r0, [r7, #24]
        break;
 800435a:	e013      	b.n	8004384 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800435c:	f7ff f8ce 	bl	80034fc <HAL_RCC_GetPCLK2Freq>
 8004360:	61b8      	str	r0, [r7, #24]
        break;
 8004362:	e00f      	b.n	8004384 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004364:	4b1d      	ldr	r3, [pc, #116]	; (80043dc <UART_SetConfig+0x4c4>)
 8004366:	61bb      	str	r3, [r7, #24]
        break;
 8004368:	e00c      	b.n	8004384 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800436a:	f7fe ffe1 	bl	8003330 <HAL_RCC_GetSysClockFreq>
 800436e:	61b8      	str	r0, [r7, #24]
        break;
 8004370:	e008      	b.n	8004384 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004372:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004376:	61bb      	str	r3, [r7, #24]
        break;
 8004378:	e004      	b.n	8004384 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800437a:	2300      	movs	r3, #0
 800437c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800437e:	2301      	movs	r3, #1
 8004380:	77bb      	strb	r3, [r7, #30]
        break;
 8004382:	bf00      	nop
    }

    if (pclk != 0U)
 8004384:	69bb      	ldr	r3, [r7, #24]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d018      	beq.n	80043bc <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	085a      	lsrs	r2, r3, #1
 8004390:	69bb      	ldr	r3, [r7, #24]
 8004392:	441a      	add	r2, r3
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	fbb2 f3f3 	udiv	r3, r2, r3
 800439c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800439e:	693b      	ldr	r3, [r7, #16]
 80043a0:	2b0f      	cmp	r3, #15
 80043a2:	d909      	bls.n	80043b8 <UART_SetConfig+0x4a0>
 80043a4:	693b      	ldr	r3, [r7, #16]
 80043a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043aa:	d205      	bcs.n	80043b8 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	b29a      	uxth	r2, r3
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	60da      	str	r2, [r3, #12]
 80043b6:	e001      	b.n	80043bc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80043b8:	2301      	movs	r3, #1
 80043ba:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2200      	movs	r2, #0
 80043c0:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2200      	movs	r2, #0
 80043c6:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80043c8:	7fbb      	ldrb	r3, [r7, #30]
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	3720      	adds	r7, #32
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}
 80043d2:	bf00      	nop
 80043d4:	40007c00 	.word	0x40007c00
 80043d8:	40023800 	.word	0x40023800
 80043dc:	00f42400 	.word	0x00f42400

080043e0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80043e0:	b480      	push	{r7}
 80043e2:	b083      	sub	sp, #12
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ec:	f003 0301 	and.w	r3, r3, #1
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d00a      	beq.n	800440a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	430a      	orrs	r2, r1
 8004408:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800440e:	f003 0302 	and.w	r3, r3, #2
 8004412:	2b00      	cmp	r3, #0
 8004414:	d00a      	beq.n	800442c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	430a      	orrs	r2, r1
 800442a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004430:	f003 0304 	and.w	r3, r3, #4
 8004434:	2b00      	cmp	r3, #0
 8004436:	d00a      	beq.n	800444e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	430a      	orrs	r2, r1
 800444c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004452:	f003 0308 	and.w	r3, r3, #8
 8004456:	2b00      	cmp	r3, #0
 8004458:	d00a      	beq.n	8004470 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	430a      	orrs	r2, r1
 800446e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004474:	f003 0310 	and.w	r3, r3, #16
 8004478:	2b00      	cmp	r3, #0
 800447a:	d00a      	beq.n	8004492 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	689b      	ldr	r3, [r3, #8]
 8004482:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	430a      	orrs	r2, r1
 8004490:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004496:	f003 0320 	and.w	r3, r3, #32
 800449a:	2b00      	cmp	r3, #0
 800449c:	d00a      	beq.n	80044b4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	689b      	ldr	r3, [r3, #8]
 80044a4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	430a      	orrs	r2, r1
 80044b2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d01a      	beq.n	80044f6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	430a      	orrs	r2, r1
 80044d4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044da:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80044de:	d10a      	bne.n	80044f6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	430a      	orrs	r2, r1
 80044f4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d00a      	beq.n	8004518 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	430a      	orrs	r2, r1
 8004516:	605a      	str	r2, [r3, #4]
  }
}
 8004518:	bf00      	nop
 800451a:	370c      	adds	r7, #12
 800451c:	46bd      	mov	sp, r7
 800451e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004522:	4770      	bx	lr

08004524 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b086      	sub	sp, #24
 8004528:	af02      	add	r7, sp, #8
 800452a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2200      	movs	r2, #0
 8004530:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004534:	f7fc fffc 	bl	8001530 <HAL_GetTick>
 8004538:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f003 0308 	and.w	r3, r3, #8
 8004544:	2b08      	cmp	r3, #8
 8004546:	d10e      	bne.n	8004566 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004548:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800454c:	9300      	str	r3, [sp, #0]
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	2200      	movs	r2, #0
 8004552:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004556:	6878      	ldr	r0, [r7, #4]
 8004558:	f000 f831 	bl	80045be <UART_WaitOnFlagUntilTimeout>
 800455c:	4603      	mov	r3, r0
 800455e:	2b00      	cmp	r3, #0
 8004560:	d001      	beq.n	8004566 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004562:	2303      	movs	r3, #3
 8004564:	e027      	b.n	80045b6 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 0304 	and.w	r3, r3, #4
 8004570:	2b04      	cmp	r3, #4
 8004572:	d10e      	bne.n	8004592 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004574:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004578:	9300      	str	r3, [sp, #0]
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	2200      	movs	r2, #0
 800457e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004582:	6878      	ldr	r0, [r7, #4]
 8004584:	f000 f81b 	bl	80045be <UART_WaitOnFlagUntilTimeout>
 8004588:	4603      	mov	r3, r0
 800458a:	2b00      	cmp	r3, #0
 800458c:	d001      	beq.n	8004592 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800458e:	2303      	movs	r3, #3
 8004590:	e011      	b.n	80045b6 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2220      	movs	r2, #32
 8004596:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2220      	movs	r2, #32
 800459c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2200      	movs	r2, #0
 80045a4:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2200      	movs	r2, #0
 80045aa:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2200      	movs	r2, #0
 80045b0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80045b4:	2300      	movs	r3, #0
}
 80045b6:	4618      	mov	r0, r3
 80045b8:	3710      	adds	r7, #16
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bd80      	pop	{r7, pc}

080045be <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80045be:	b580      	push	{r7, lr}
 80045c0:	b09c      	sub	sp, #112	; 0x70
 80045c2:	af00      	add	r7, sp, #0
 80045c4:	60f8      	str	r0, [r7, #12]
 80045c6:	60b9      	str	r1, [r7, #8]
 80045c8:	603b      	str	r3, [r7, #0]
 80045ca:	4613      	mov	r3, r2
 80045cc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045ce:	e0a7      	b.n	8004720 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045d0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80045d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045d6:	f000 80a3 	beq.w	8004720 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045da:	f7fc ffa9 	bl	8001530 <HAL_GetTick>
 80045de:	4602      	mov	r2, r0
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	1ad3      	subs	r3, r2, r3
 80045e4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80045e6:	429a      	cmp	r2, r3
 80045e8:	d302      	bcc.n	80045f0 <UART_WaitOnFlagUntilTimeout+0x32>
 80045ea:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d13f      	bne.n	8004670 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80045f8:	e853 3f00 	ldrex	r3, [r3]
 80045fc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80045fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004600:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004604:	667b      	str	r3, [r7, #100]	; 0x64
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	461a      	mov	r2, r3
 800460c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800460e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004610:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004612:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004614:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004616:	e841 2300 	strex	r3, r2, [r1]
 800461a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800461c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800461e:	2b00      	cmp	r3, #0
 8004620:	d1e6      	bne.n	80045f0 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	3308      	adds	r3, #8
 8004628:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800462a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800462c:	e853 3f00 	ldrex	r3, [r3]
 8004630:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004632:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004634:	f023 0301 	bic.w	r3, r3, #1
 8004638:	663b      	str	r3, [r7, #96]	; 0x60
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	3308      	adds	r3, #8
 8004640:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004642:	64ba      	str	r2, [r7, #72]	; 0x48
 8004644:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004646:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004648:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800464a:	e841 2300 	strex	r3, r2, [r1]
 800464e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004650:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004652:	2b00      	cmp	r3, #0
 8004654:	d1e5      	bne.n	8004622 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	2220      	movs	r2, #32
 800465a:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	2220      	movs	r2, #32
 8004660:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	2200      	movs	r2, #0
 8004668:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 800466c:	2303      	movs	r3, #3
 800466e:	e068      	b.n	8004742 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f003 0304 	and.w	r3, r3, #4
 800467a:	2b00      	cmp	r3, #0
 800467c:	d050      	beq.n	8004720 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	69db      	ldr	r3, [r3, #28]
 8004684:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004688:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800468c:	d148      	bne.n	8004720 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004696:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800469e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046a0:	e853 3f00 	ldrex	r3, [r3]
 80046a4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80046a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046a8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80046ac:	66fb      	str	r3, [r7, #108]	; 0x6c
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	461a      	mov	r2, r3
 80046b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80046b6:	637b      	str	r3, [r7, #52]	; 0x34
 80046b8:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046ba:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80046bc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80046be:	e841 2300 	strex	r3, r2, [r1]
 80046c2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80046c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d1e6      	bne.n	8004698 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	3308      	adds	r3, #8
 80046d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046d2:	697b      	ldr	r3, [r7, #20]
 80046d4:	e853 3f00 	ldrex	r3, [r3]
 80046d8:	613b      	str	r3, [r7, #16]
   return(result);
 80046da:	693b      	ldr	r3, [r7, #16]
 80046dc:	f023 0301 	bic.w	r3, r3, #1
 80046e0:	66bb      	str	r3, [r7, #104]	; 0x68
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	3308      	adds	r3, #8
 80046e8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80046ea:	623a      	str	r2, [r7, #32]
 80046ec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046ee:	69f9      	ldr	r1, [r7, #28]
 80046f0:	6a3a      	ldr	r2, [r7, #32]
 80046f2:	e841 2300 	strex	r3, r2, [r1]
 80046f6:	61bb      	str	r3, [r7, #24]
   return(result);
 80046f8:	69bb      	ldr	r3, [r7, #24]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d1e5      	bne.n	80046ca <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	2220      	movs	r2, #32
 8004702:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	2220      	movs	r2, #32
 8004708:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2220      	movs	r2, #32
 8004710:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	2200      	movs	r2, #0
 8004718:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800471c:	2303      	movs	r3, #3
 800471e:	e010      	b.n	8004742 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	69da      	ldr	r2, [r3, #28]
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	4013      	ands	r3, r2
 800472a:	68ba      	ldr	r2, [r7, #8]
 800472c:	429a      	cmp	r2, r3
 800472e:	bf0c      	ite	eq
 8004730:	2301      	moveq	r3, #1
 8004732:	2300      	movne	r3, #0
 8004734:	b2db      	uxtb	r3, r3
 8004736:	461a      	mov	r2, r3
 8004738:	79fb      	ldrb	r3, [r7, #7]
 800473a:	429a      	cmp	r2, r3
 800473c:	f43f af48 	beq.w	80045d0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004740:	2300      	movs	r3, #0
}
 8004742:	4618      	mov	r0, r3
 8004744:	3770      	adds	r7, #112	; 0x70
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}

0800474a <__cvt>:
 800474a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800474c:	ed2d 8b02 	vpush	{d8}
 8004750:	eeb0 8b40 	vmov.f64	d8, d0
 8004754:	b085      	sub	sp, #20
 8004756:	4617      	mov	r7, r2
 8004758:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800475a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800475c:	ee18 2a90 	vmov	r2, s17
 8004760:	f025 0520 	bic.w	r5, r5, #32
 8004764:	2a00      	cmp	r2, #0
 8004766:	bfb6      	itet	lt
 8004768:	222d      	movlt	r2, #45	; 0x2d
 800476a:	2200      	movge	r2, #0
 800476c:	eeb1 8b40 	vneglt.f64	d8, d0
 8004770:	2d46      	cmp	r5, #70	; 0x46
 8004772:	460c      	mov	r4, r1
 8004774:	701a      	strb	r2, [r3, #0]
 8004776:	d004      	beq.n	8004782 <__cvt+0x38>
 8004778:	2d45      	cmp	r5, #69	; 0x45
 800477a:	d100      	bne.n	800477e <__cvt+0x34>
 800477c:	3401      	adds	r4, #1
 800477e:	2102      	movs	r1, #2
 8004780:	e000      	b.n	8004784 <__cvt+0x3a>
 8004782:	2103      	movs	r1, #3
 8004784:	ab03      	add	r3, sp, #12
 8004786:	9301      	str	r3, [sp, #4]
 8004788:	ab02      	add	r3, sp, #8
 800478a:	9300      	str	r3, [sp, #0]
 800478c:	4622      	mov	r2, r4
 800478e:	4633      	mov	r3, r6
 8004790:	eeb0 0b48 	vmov.f64	d0, d8
 8004794:	f001 f83c 	bl	8005810 <_dtoa_r>
 8004798:	2d47      	cmp	r5, #71	; 0x47
 800479a:	d101      	bne.n	80047a0 <__cvt+0x56>
 800479c:	07fb      	lsls	r3, r7, #31
 800479e:	d51a      	bpl.n	80047d6 <__cvt+0x8c>
 80047a0:	2d46      	cmp	r5, #70	; 0x46
 80047a2:	eb00 0204 	add.w	r2, r0, r4
 80047a6:	d10c      	bne.n	80047c2 <__cvt+0x78>
 80047a8:	7803      	ldrb	r3, [r0, #0]
 80047aa:	2b30      	cmp	r3, #48	; 0x30
 80047ac:	d107      	bne.n	80047be <__cvt+0x74>
 80047ae:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80047b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047b6:	bf1c      	itt	ne
 80047b8:	f1c4 0401 	rsbne	r4, r4, #1
 80047bc:	6034      	strne	r4, [r6, #0]
 80047be:	6833      	ldr	r3, [r6, #0]
 80047c0:	441a      	add	r2, r3
 80047c2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80047c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047ca:	bf08      	it	eq
 80047cc:	9203      	streq	r2, [sp, #12]
 80047ce:	2130      	movs	r1, #48	; 0x30
 80047d0:	9b03      	ldr	r3, [sp, #12]
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d307      	bcc.n	80047e6 <__cvt+0x9c>
 80047d6:	9b03      	ldr	r3, [sp, #12]
 80047d8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80047da:	1a1b      	subs	r3, r3, r0
 80047dc:	6013      	str	r3, [r2, #0]
 80047de:	b005      	add	sp, #20
 80047e0:	ecbd 8b02 	vpop	{d8}
 80047e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047e6:	1c5c      	adds	r4, r3, #1
 80047e8:	9403      	str	r4, [sp, #12]
 80047ea:	7019      	strb	r1, [r3, #0]
 80047ec:	e7f0      	b.n	80047d0 <__cvt+0x86>

080047ee <__exponent>:
 80047ee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80047f0:	4603      	mov	r3, r0
 80047f2:	2900      	cmp	r1, #0
 80047f4:	bfb8      	it	lt
 80047f6:	4249      	neglt	r1, r1
 80047f8:	f803 2b02 	strb.w	r2, [r3], #2
 80047fc:	bfb4      	ite	lt
 80047fe:	222d      	movlt	r2, #45	; 0x2d
 8004800:	222b      	movge	r2, #43	; 0x2b
 8004802:	2909      	cmp	r1, #9
 8004804:	7042      	strb	r2, [r0, #1]
 8004806:	dd2a      	ble.n	800485e <__exponent+0x70>
 8004808:	f10d 0207 	add.w	r2, sp, #7
 800480c:	4617      	mov	r7, r2
 800480e:	260a      	movs	r6, #10
 8004810:	4694      	mov	ip, r2
 8004812:	fb91 f5f6 	sdiv	r5, r1, r6
 8004816:	fb06 1415 	mls	r4, r6, r5, r1
 800481a:	3430      	adds	r4, #48	; 0x30
 800481c:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8004820:	460c      	mov	r4, r1
 8004822:	2c63      	cmp	r4, #99	; 0x63
 8004824:	f102 32ff 	add.w	r2, r2, #4294967295
 8004828:	4629      	mov	r1, r5
 800482a:	dcf1      	bgt.n	8004810 <__exponent+0x22>
 800482c:	3130      	adds	r1, #48	; 0x30
 800482e:	f1ac 0402 	sub.w	r4, ip, #2
 8004832:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004836:	1c41      	adds	r1, r0, #1
 8004838:	4622      	mov	r2, r4
 800483a:	42ba      	cmp	r2, r7
 800483c:	d30a      	bcc.n	8004854 <__exponent+0x66>
 800483e:	f10d 0209 	add.w	r2, sp, #9
 8004842:	eba2 020c 	sub.w	r2, r2, ip
 8004846:	42bc      	cmp	r4, r7
 8004848:	bf88      	it	hi
 800484a:	2200      	movhi	r2, #0
 800484c:	4413      	add	r3, r2
 800484e:	1a18      	subs	r0, r3, r0
 8004850:	b003      	add	sp, #12
 8004852:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004854:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004858:	f801 5f01 	strb.w	r5, [r1, #1]!
 800485c:	e7ed      	b.n	800483a <__exponent+0x4c>
 800485e:	2330      	movs	r3, #48	; 0x30
 8004860:	3130      	adds	r1, #48	; 0x30
 8004862:	7083      	strb	r3, [r0, #2]
 8004864:	70c1      	strb	r1, [r0, #3]
 8004866:	1d03      	adds	r3, r0, #4
 8004868:	e7f1      	b.n	800484e <__exponent+0x60>
 800486a:	0000      	movs	r0, r0
 800486c:	0000      	movs	r0, r0
	...

08004870 <_printf_float>:
 8004870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004874:	b08b      	sub	sp, #44	; 0x2c
 8004876:	460c      	mov	r4, r1
 8004878:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800487c:	4616      	mov	r6, r2
 800487e:	461f      	mov	r7, r3
 8004880:	4605      	mov	r5, r0
 8004882:	f000 febf 	bl	8005604 <_localeconv_r>
 8004886:	f8d0 b000 	ldr.w	fp, [r0]
 800488a:	4658      	mov	r0, fp
 800488c:	f7fb fd28 	bl	80002e0 <strlen>
 8004890:	2300      	movs	r3, #0
 8004892:	9308      	str	r3, [sp, #32]
 8004894:	f8d8 3000 	ldr.w	r3, [r8]
 8004898:	f894 9018 	ldrb.w	r9, [r4, #24]
 800489c:	6822      	ldr	r2, [r4, #0]
 800489e:	3307      	adds	r3, #7
 80048a0:	f023 0307 	bic.w	r3, r3, #7
 80048a4:	f103 0108 	add.w	r1, r3, #8
 80048a8:	f8c8 1000 	str.w	r1, [r8]
 80048ac:	ed93 0b00 	vldr	d0, [r3]
 80048b0:	ed9f 6b97 	vldr	d6, [pc, #604]	; 8004b10 <_printf_float+0x2a0>
 80048b4:	eeb0 7bc0 	vabs.f64	d7, d0
 80048b8:	eeb4 7b46 	vcmp.f64	d7, d6
 80048bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048c0:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 80048c4:	4682      	mov	sl, r0
 80048c6:	dd24      	ble.n	8004912 <_printf_float+0xa2>
 80048c8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80048cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048d0:	d502      	bpl.n	80048d8 <_printf_float+0x68>
 80048d2:	232d      	movs	r3, #45	; 0x2d
 80048d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80048d8:	498f      	ldr	r1, [pc, #572]	; (8004b18 <_printf_float+0x2a8>)
 80048da:	4b90      	ldr	r3, [pc, #576]	; (8004b1c <_printf_float+0x2ac>)
 80048dc:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80048e0:	bf94      	ite	ls
 80048e2:	4688      	movls	r8, r1
 80048e4:	4698      	movhi	r8, r3
 80048e6:	2303      	movs	r3, #3
 80048e8:	6123      	str	r3, [r4, #16]
 80048ea:	f022 0204 	bic.w	r2, r2, #4
 80048ee:	2300      	movs	r3, #0
 80048f0:	6022      	str	r2, [r4, #0]
 80048f2:	9304      	str	r3, [sp, #16]
 80048f4:	9700      	str	r7, [sp, #0]
 80048f6:	4633      	mov	r3, r6
 80048f8:	aa09      	add	r2, sp, #36	; 0x24
 80048fa:	4621      	mov	r1, r4
 80048fc:	4628      	mov	r0, r5
 80048fe:	f000 f9d1 	bl	8004ca4 <_printf_common>
 8004902:	3001      	adds	r0, #1
 8004904:	f040 808a 	bne.w	8004a1c <_printf_float+0x1ac>
 8004908:	f04f 30ff 	mov.w	r0, #4294967295
 800490c:	b00b      	add	sp, #44	; 0x2c
 800490e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004912:	eeb4 0b40 	vcmp.f64	d0, d0
 8004916:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800491a:	d709      	bvc.n	8004930 <_printf_float+0xc0>
 800491c:	ee10 3a90 	vmov	r3, s1
 8004920:	2b00      	cmp	r3, #0
 8004922:	bfbc      	itt	lt
 8004924:	232d      	movlt	r3, #45	; 0x2d
 8004926:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800492a:	497d      	ldr	r1, [pc, #500]	; (8004b20 <_printf_float+0x2b0>)
 800492c:	4b7d      	ldr	r3, [pc, #500]	; (8004b24 <_printf_float+0x2b4>)
 800492e:	e7d5      	b.n	80048dc <_printf_float+0x6c>
 8004930:	6863      	ldr	r3, [r4, #4]
 8004932:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004936:	9104      	str	r1, [sp, #16]
 8004938:	1c59      	adds	r1, r3, #1
 800493a:	d13c      	bne.n	80049b6 <_printf_float+0x146>
 800493c:	2306      	movs	r3, #6
 800493e:	6063      	str	r3, [r4, #4]
 8004940:	2300      	movs	r3, #0
 8004942:	9303      	str	r3, [sp, #12]
 8004944:	ab08      	add	r3, sp, #32
 8004946:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800494a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800494e:	ab07      	add	r3, sp, #28
 8004950:	6861      	ldr	r1, [r4, #4]
 8004952:	9300      	str	r3, [sp, #0]
 8004954:	6022      	str	r2, [r4, #0]
 8004956:	f10d 031b 	add.w	r3, sp, #27
 800495a:	4628      	mov	r0, r5
 800495c:	f7ff fef5 	bl	800474a <__cvt>
 8004960:	9b04      	ldr	r3, [sp, #16]
 8004962:	9907      	ldr	r1, [sp, #28]
 8004964:	2b47      	cmp	r3, #71	; 0x47
 8004966:	4680      	mov	r8, r0
 8004968:	d108      	bne.n	800497c <_printf_float+0x10c>
 800496a:	1cc8      	adds	r0, r1, #3
 800496c:	db02      	blt.n	8004974 <_printf_float+0x104>
 800496e:	6863      	ldr	r3, [r4, #4]
 8004970:	4299      	cmp	r1, r3
 8004972:	dd41      	ble.n	80049f8 <_printf_float+0x188>
 8004974:	f1a9 0902 	sub.w	r9, r9, #2
 8004978:	fa5f f989 	uxtb.w	r9, r9
 800497c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004980:	d820      	bhi.n	80049c4 <_printf_float+0x154>
 8004982:	3901      	subs	r1, #1
 8004984:	464a      	mov	r2, r9
 8004986:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800498a:	9107      	str	r1, [sp, #28]
 800498c:	f7ff ff2f 	bl	80047ee <__exponent>
 8004990:	9a08      	ldr	r2, [sp, #32]
 8004992:	9004      	str	r0, [sp, #16]
 8004994:	1813      	adds	r3, r2, r0
 8004996:	2a01      	cmp	r2, #1
 8004998:	6123      	str	r3, [r4, #16]
 800499a:	dc02      	bgt.n	80049a2 <_printf_float+0x132>
 800499c:	6822      	ldr	r2, [r4, #0]
 800499e:	07d2      	lsls	r2, r2, #31
 80049a0:	d501      	bpl.n	80049a6 <_printf_float+0x136>
 80049a2:	3301      	adds	r3, #1
 80049a4:	6123      	str	r3, [r4, #16]
 80049a6:	f89d 301b 	ldrb.w	r3, [sp, #27]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d0a2      	beq.n	80048f4 <_printf_float+0x84>
 80049ae:	232d      	movs	r3, #45	; 0x2d
 80049b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80049b4:	e79e      	b.n	80048f4 <_printf_float+0x84>
 80049b6:	9904      	ldr	r1, [sp, #16]
 80049b8:	2947      	cmp	r1, #71	; 0x47
 80049ba:	d1c1      	bne.n	8004940 <_printf_float+0xd0>
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d1bf      	bne.n	8004940 <_printf_float+0xd0>
 80049c0:	2301      	movs	r3, #1
 80049c2:	e7bc      	b.n	800493e <_printf_float+0xce>
 80049c4:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80049c8:	d118      	bne.n	80049fc <_printf_float+0x18c>
 80049ca:	2900      	cmp	r1, #0
 80049cc:	6863      	ldr	r3, [r4, #4]
 80049ce:	dd0b      	ble.n	80049e8 <_printf_float+0x178>
 80049d0:	6121      	str	r1, [r4, #16]
 80049d2:	b913      	cbnz	r3, 80049da <_printf_float+0x16a>
 80049d4:	6822      	ldr	r2, [r4, #0]
 80049d6:	07d0      	lsls	r0, r2, #31
 80049d8:	d502      	bpl.n	80049e0 <_printf_float+0x170>
 80049da:	3301      	adds	r3, #1
 80049dc:	440b      	add	r3, r1
 80049de:	6123      	str	r3, [r4, #16]
 80049e0:	2300      	movs	r3, #0
 80049e2:	65a1      	str	r1, [r4, #88]	; 0x58
 80049e4:	9304      	str	r3, [sp, #16]
 80049e6:	e7de      	b.n	80049a6 <_printf_float+0x136>
 80049e8:	b913      	cbnz	r3, 80049f0 <_printf_float+0x180>
 80049ea:	6822      	ldr	r2, [r4, #0]
 80049ec:	07d2      	lsls	r2, r2, #31
 80049ee:	d501      	bpl.n	80049f4 <_printf_float+0x184>
 80049f0:	3302      	adds	r3, #2
 80049f2:	e7f4      	b.n	80049de <_printf_float+0x16e>
 80049f4:	2301      	movs	r3, #1
 80049f6:	e7f2      	b.n	80049de <_printf_float+0x16e>
 80049f8:	f04f 0967 	mov.w	r9, #103	; 0x67
 80049fc:	9b08      	ldr	r3, [sp, #32]
 80049fe:	4299      	cmp	r1, r3
 8004a00:	db05      	blt.n	8004a0e <_printf_float+0x19e>
 8004a02:	6823      	ldr	r3, [r4, #0]
 8004a04:	6121      	str	r1, [r4, #16]
 8004a06:	07d8      	lsls	r0, r3, #31
 8004a08:	d5ea      	bpl.n	80049e0 <_printf_float+0x170>
 8004a0a:	1c4b      	adds	r3, r1, #1
 8004a0c:	e7e7      	b.n	80049de <_printf_float+0x16e>
 8004a0e:	2900      	cmp	r1, #0
 8004a10:	bfd4      	ite	le
 8004a12:	f1c1 0202 	rsble	r2, r1, #2
 8004a16:	2201      	movgt	r2, #1
 8004a18:	4413      	add	r3, r2
 8004a1a:	e7e0      	b.n	80049de <_printf_float+0x16e>
 8004a1c:	6823      	ldr	r3, [r4, #0]
 8004a1e:	055a      	lsls	r2, r3, #21
 8004a20:	d407      	bmi.n	8004a32 <_printf_float+0x1c2>
 8004a22:	6923      	ldr	r3, [r4, #16]
 8004a24:	4642      	mov	r2, r8
 8004a26:	4631      	mov	r1, r6
 8004a28:	4628      	mov	r0, r5
 8004a2a:	47b8      	blx	r7
 8004a2c:	3001      	adds	r0, #1
 8004a2e:	d12a      	bne.n	8004a86 <_printf_float+0x216>
 8004a30:	e76a      	b.n	8004908 <_printf_float+0x98>
 8004a32:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004a36:	f240 80e0 	bls.w	8004bfa <_printf_float+0x38a>
 8004a3a:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8004a3e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004a42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a46:	d133      	bne.n	8004ab0 <_printf_float+0x240>
 8004a48:	4a37      	ldr	r2, [pc, #220]	; (8004b28 <_printf_float+0x2b8>)
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	4631      	mov	r1, r6
 8004a4e:	4628      	mov	r0, r5
 8004a50:	47b8      	blx	r7
 8004a52:	3001      	adds	r0, #1
 8004a54:	f43f af58 	beq.w	8004908 <_printf_float+0x98>
 8004a58:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	db02      	blt.n	8004a66 <_printf_float+0x1f6>
 8004a60:	6823      	ldr	r3, [r4, #0]
 8004a62:	07d8      	lsls	r0, r3, #31
 8004a64:	d50f      	bpl.n	8004a86 <_printf_float+0x216>
 8004a66:	4653      	mov	r3, sl
 8004a68:	465a      	mov	r2, fp
 8004a6a:	4631      	mov	r1, r6
 8004a6c:	4628      	mov	r0, r5
 8004a6e:	47b8      	blx	r7
 8004a70:	3001      	adds	r0, #1
 8004a72:	f43f af49 	beq.w	8004908 <_printf_float+0x98>
 8004a76:	f04f 0800 	mov.w	r8, #0
 8004a7a:	f104 091a 	add.w	r9, r4, #26
 8004a7e:	9b08      	ldr	r3, [sp, #32]
 8004a80:	3b01      	subs	r3, #1
 8004a82:	4543      	cmp	r3, r8
 8004a84:	dc09      	bgt.n	8004a9a <_printf_float+0x22a>
 8004a86:	6823      	ldr	r3, [r4, #0]
 8004a88:	079b      	lsls	r3, r3, #30
 8004a8a:	f100 8106 	bmi.w	8004c9a <_printf_float+0x42a>
 8004a8e:	68e0      	ldr	r0, [r4, #12]
 8004a90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a92:	4298      	cmp	r0, r3
 8004a94:	bfb8      	it	lt
 8004a96:	4618      	movlt	r0, r3
 8004a98:	e738      	b.n	800490c <_printf_float+0x9c>
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	464a      	mov	r2, r9
 8004a9e:	4631      	mov	r1, r6
 8004aa0:	4628      	mov	r0, r5
 8004aa2:	47b8      	blx	r7
 8004aa4:	3001      	adds	r0, #1
 8004aa6:	f43f af2f 	beq.w	8004908 <_printf_float+0x98>
 8004aaa:	f108 0801 	add.w	r8, r8, #1
 8004aae:	e7e6      	b.n	8004a7e <_printf_float+0x20e>
 8004ab0:	9b07      	ldr	r3, [sp, #28]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	dc3a      	bgt.n	8004b2c <_printf_float+0x2bc>
 8004ab6:	4a1c      	ldr	r2, [pc, #112]	; (8004b28 <_printf_float+0x2b8>)
 8004ab8:	2301      	movs	r3, #1
 8004aba:	4631      	mov	r1, r6
 8004abc:	4628      	mov	r0, r5
 8004abe:	47b8      	blx	r7
 8004ac0:	3001      	adds	r0, #1
 8004ac2:	f43f af21 	beq.w	8004908 <_printf_float+0x98>
 8004ac6:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8004aca:	4313      	orrs	r3, r2
 8004acc:	d102      	bne.n	8004ad4 <_printf_float+0x264>
 8004ace:	6823      	ldr	r3, [r4, #0]
 8004ad0:	07d9      	lsls	r1, r3, #31
 8004ad2:	d5d8      	bpl.n	8004a86 <_printf_float+0x216>
 8004ad4:	4653      	mov	r3, sl
 8004ad6:	465a      	mov	r2, fp
 8004ad8:	4631      	mov	r1, r6
 8004ada:	4628      	mov	r0, r5
 8004adc:	47b8      	blx	r7
 8004ade:	3001      	adds	r0, #1
 8004ae0:	f43f af12 	beq.w	8004908 <_printf_float+0x98>
 8004ae4:	f04f 0900 	mov.w	r9, #0
 8004ae8:	f104 0a1a 	add.w	sl, r4, #26
 8004aec:	9b07      	ldr	r3, [sp, #28]
 8004aee:	425b      	negs	r3, r3
 8004af0:	454b      	cmp	r3, r9
 8004af2:	dc01      	bgt.n	8004af8 <_printf_float+0x288>
 8004af4:	9b08      	ldr	r3, [sp, #32]
 8004af6:	e795      	b.n	8004a24 <_printf_float+0x1b4>
 8004af8:	2301      	movs	r3, #1
 8004afa:	4652      	mov	r2, sl
 8004afc:	4631      	mov	r1, r6
 8004afe:	4628      	mov	r0, r5
 8004b00:	47b8      	blx	r7
 8004b02:	3001      	adds	r0, #1
 8004b04:	f43f af00 	beq.w	8004908 <_printf_float+0x98>
 8004b08:	f109 0901 	add.w	r9, r9, #1
 8004b0c:	e7ee      	b.n	8004aec <_printf_float+0x27c>
 8004b0e:	bf00      	nop
 8004b10:	ffffffff 	.word	0xffffffff
 8004b14:	7fefffff 	.word	0x7fefffff
 8004b18:	08008d9c 	.word	0x08008d9c
 8004b1c:	08008da0 	.word	0x08008da0
 8004b20:	08008da4 	.word	0x08008da4
 8004b24:	08008da8 	.word	0x08008da8
 8004b28:	08008dac 	.word	0x08008dac
 8004b2c:	9a08      	ldr	r2, [sp, #32]
 8004b2e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004b30:	429a      	cmp	r2, r3
 8004b32:	bfa8      	it	ge
 8004b34:	461a      	movge	r2, r3
 8004b36:	2a00      	cmp	r2, #0
 8004b38:	4691      	mov	r9, r2
 8004b3a:	dc38      	bgt.n	8004bae <_printf_float+0x33e>
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	9305      	str	r3, [sp, #20]
 8004b40:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004b44:	f104 021a 	add.w	r2, r4, #26
 8004b48:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004b4a:	9905      	ldr	r1, [sp, #20]
 8004b4c:	9304      	str	r3, [sp, #16]
 8004b4e:	eba3 0309 	sub.w	r3, r3, r9
 8004b52:	428b      	cmp	r3, r1
 8004b54:	dc33      	bgt.n	8004bbe <_printf_float+0x34e>
 8004b56:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004b5a:	429a      	cmp	r2, r3
 8004b5c:	db3c      	blt.n	8004bd8 <_printf_float+0x368>
 8004b5e:	6823      	ldr	r3, [r4, #0]
 8004b60:	07da      	lsls	r2, r3, #31
 8004b62:	d439      	bmi.n	8004bd8 <_printf_float+0x368>
 8004b64:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8004b68:	eba2 0903 	sub.w	r9, r2, r3
 8004b6c:	9b04      	ldr	r3, [sp, #16]
 8004b6e:	1ad2      	subs	r2, r2, r3
 8004b70:	4591      	cmp	r9, r2
 8004b72:	bfa8      	it	ge
 8004b74:	4691      	movge	r9, r2
 8004b76:	f1b9 0f00 	cmp.w	r9, #0
 8004b7a:	dc35      	bgt.n	8004be8 <_printf_float+0x378>
 8004b7c:	f04f 0800 	mov.w	r8, #0
 8004b80:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004b84:	f104 0a1a 	add.w	sl, r4, #26
 8004b88:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004b8c:	1a9b      	subs	r3, r3, r2
 8004b8e:	eba3 0309 	sub.w	r3, r3, r9
 8004b92:	4543      	cmp	r3, r8
 8004b94:	f77f af77 	ble.w	8004a86 <_printf_float+0x216>
 8004b98:	2301      	movs	r3, #1
 8004b9a:	4652      	mov	r2, sl
 8004b9c:	4631      	mov	r1, r6
 8004b9e:	4628      	mov	r0, r5
 8004ba0:	47b8      	blx	r7
 8004ba2:	3001      	adds	r0, #1
 8004ba4:	f43f aeb0 	beq.w	8004908 <_printf_float+0x98>
 8004ba8:	f108 0801 	add.w	r8, r8, #1
 8004bac:	e7ec      	b.n	8004b88 <_printf_float+0x318>
 8004bae:	4613      	mov	r3, r2
 8004bb0:	4631      	mov	r1, r6
 8004bb2:	4642      	mov	r2, r8
 8004bb4:	4628      	mov	r0, r5
 8004bb6:	47b8      	blx	r7
 8004bb8:	3001      	adds	r0, #1
 8004bba:	d1bf      	bne.n	8004b3c <_printf_float+0x2cc>
 8004bbc:	e6a4      	b.n	8004908 <_printf_float+0x98>
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	4631      	mov	r1, r6
 8004bc2:	4628      	mov	r0, r5
 8004bc4:	9204      	str	r2, [sp, #16]
 8004bc6:	47b8      	blx	r7
 8004bc8:	3001      	adds	r0, #1
 8004bca:	f43f ae9d 	beq.w	8004908 <_printf_float+0x98>
 8004bce:	9b05      	ldr	r3, [sp, #20]
 8004bd0:	9a04      	ldr	r2, [sp, #16]
 8004bd2:	3301      	adds	r3, #1
 8004bd4:	9305      	str	r3, [sp, #20]
 8004bd6:	e7b7      	b.n	8004b48 <_printf_float+0x2d8>
 8004bd8:	4653      	mov	r3, sl
 8004bda:	465a      	mov	r2, fp
 8004bdc:	4631      	mov	r1, r6
 8004bde:	4628      	mov	r0, r5
 8004be0:	47b8      	blx	r7
 8004be2:	3001      	adds	r0, #1
 8004be4:	d1be      	bne.n	8004b64 <_printf_float+0x2f4>
 8004be6:	e68f      	b.n	8004908 <_printf_float+0x98>
 8004be8:	9a04      	ldr	r2, [sp, #16]
 8004bea:	464b      	mov	r3, r9
 8004bec:	4442      	add	r2, r8
 8004bee:	4631      	mov	r1, r6
 8004bf0:	4628      	mov	r0, r5
 8004bf2:	47b8      	blx	r7
 8004bf4:	3001      	adds	r0, #1
 8004bf6:	d1c1      	bne.n	8004b7c <_printf_float+0x30c>
 8004bf8:	e686      	b.n	8004908 <_printf_float+0x98>
 8004bfa:	9a08      	ldr	r2, [sp, #32]
 8004bfc:	2a01      	cmp	r2, #1
 8004bfe:	dc01      	bgt.n	8004c04 <_printf_float+0x394>
 8004c00:	07db      	lsls	r3, r3, #31
 8004c02:	d537      	bpl.n	8004c74 <_printf_float+0x404>
 8004c04:	2301      	movs	r3, #1
 8004c06:	4642      	mov	r2, r8
 8004c08:	4631      	mov	r1, r6
 8004c0a:	4628      	mov	r0, r5
 8004c0c:	47b8      	blx	r7
 8004c0e:	3001      	adds	r0, #1
 8004c10:	f43f ae7a 	beq.w	8004908 <_printf_float+0x98>
 8004c14:	4653      	mov	r3, sl
 8004c16:	465a      	mov	r2, fp
 8004c18:	4631      	mov	r1, r6
 8004c1a:	4628      	mov	r0, r5
 8004c1c:	47b8      	blx	r7
 8004c1e:	3001      	adds	r0, #1
 8004c20:	f43f ae72 	beq.w	8004908 <_printf_float+0x98>
 8004c24:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8004c28:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004c2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c30:	9b08      	ldr	r3, [sp, #32]
 8004c32:	d01a      	beq.n	8004c6a <_printf_float+0x3fa>
 8004c34:	3b01      	subs	r3, #1
 8004c36:	f108 0201 	add.w	r2, r8, #1
 8004c3a:	4631      	mov	r1, r6
 8004c3c:	4628      	mov	r0, r5
 8004c3e:	47b8      	blx	r7
 8004c40:	3001      	adds	r0, #1
 8004c42:	d10e      	bne.n	8004c62 <_printf_float+0x3f2>
 8004c44:	e660      	b.n	8004908 <_printf_float+0x98>
 8004c46:	2301      	movs	r3, #1
 8004c48:	464a      	mov	r2, r9
 8004c4a:	4631      	mov	r1, r6
 8004c4c:	4628      	mov	r0, r5
 8004c4e:	47b8      	blx	r7
 8004c50:	3001      	adds	r0, #1
 8004c52:	f43f ae59 	beq.w	8004908 <_printf_float+0x98>
 8004c56:	f108 0801 	add.w	r8, r8, #1
 8004c5a:	9b08      	ldr	r3, [sp, #32]
 8004c5c:	3b01      	subs	r3, #1
 8004c5e:	4543      	cmp	r3, r8
 8004c60:	dcf1      	bgt.n	8004c46 <_printf_float+0x3d6>
 8004c62:	9b04      	ldr	r3, [sp, #16]
 8004c64:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004c68:	e6dd      	b.n	8004a26 <_printf_float+0x1b6>
 8004c6a:	f04f 0800 	mov.w	r8, #0
 8004c6e:	f104 091a 	add.w	r9, r4, #26
 8004c72:	e7f2      	b.n	8004c5a <_printf_float+0x3ea>
 8004c74:	2301      	movs	r3, #1
 8004c76:	4642      	mov	r2, r8
 8004c78:	e7df      	b.n	8004c3a <_printf_float+0x3ca>
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	464a      	mov	r2, r9
 8004c7e:	4631      	mov	r1, r6
 8004c80:	4628      	mov	r0, r5
 8004c82:	47b8      	blx	r7
 8004c84:	3001      	adds	r0, #1
 8004c86:	f43f ae3f 	beq.w	8004908 <_printf_float+0x98>
 8004c8a:	f108 0801 	add.w	r8, r8, #1
 8004c8e:	68e3      	ldr	r3, [r4, #12]
 8004c90:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004c92:	1a5b      	subs	r3, r3, r1
 8004c94:	4543      	cmp	r3, r8
 8004c96:	dcf0      	bgt.n	8004c7a <_printf_float+0x40a>
 8004c98:	e6f9      	b.n	8004a8e <_printf_float+0x21e>
 8004c9a:	f04f 0800 	mov.w	r8, #0
 8004c9e:	f104 0919 	add.w	r9, r4, #25
 8004ca2:	e7f4      	b.n	8004c8e <_printf_float+0x41e>

08004ca4 <_printf_common>:
 8004ca4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ca8:	4616      	mov	r6, r2
 8004caa:	4699      	mov	r9, r3
 8004cac:	688a      	ldr	r2, [r1, #8]
 8004cae:	690b      	ldr	r3, [r1, #16]
 8004cb0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	bfb8      	it	lt
 8004cb8:	4613      	movlt	r3, r2
 8004cba:	6033      	str	r3, [r6, #0]
 8004cbc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004cc0:	4607      	mov	r7, r0
 8004cc2:	460c      	mov	r4, r1
 8004cc4:	b10a      	cbz	r2, 8004cca <_printf_common+0x26>
 8004cc6:	3301      	adds	r3, #1
 8004cc8:	6033      	str	r3, [r6, #0]
 8004cca:	6823      	ldr	r3, [r4, #0]
 8004ccc:	0699      	lsls	r1, r3, #26
 8004cce:	bf42      	ittt	mi
 8004cd0:	6833      	ldrmi	r3, [r6, #0]
 8004cd2:	3302      	addmi	r3, #2
 8004cd4:	6033      	strmi	r3, [r6, #0]
 8004cd6:	6825      	ldr	r5, [r4, #0]
 8004cd8:	f015 0506 	ands.w	r5, r5, #6
 8004cdc:	d106      	bne.n	8004cec <_printf_common+0x48>
 8004cde:	f104 0a19 	add.w	sl, r4, #25
 8004ce2:	68e3      	ldr	r3, [r4, #12]
 8004ce4:	6832      	ldr	r2, [r6, #0]
 8004ce6:	1a9b      	subs	r3, r3, r2
 8004ce8:	42ab      	cmp	r3, r5
 8004cea:	dc26      	bgt.n	8004d3a <_printf_common+0x96>
 8004cec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004cf0:	1e13      	subs	r3, r2, #0
 8004cf2:	6822      	ldr	r2, [r4, #0]
 8004cf4:	bf18      	it	ne
 8004cf6:	2301      	movne	r3, #1
 8004cf8:	0692      	lsls	r2, r2, #26
 8004cfa:	d42b      	bmi.n	8004d54 <_printf_common+0xb0>
 8004cfc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004d00:	4649      	mov	r1, r9
 8004d02:	4638      	mov	r0, r7
 8004d04:	47c0      	blx	r8
 8004d06:	3001      	adds	r0, #1
 8004d08:	d01e      	beq.n	8004d48 <_printf_common+0xa4>
 8004d0a:	6823      	ldr	r3, [r4, #0]
 8004d0c:	6922      	ldr	r2, [r4, #16]
 8004d0e:	f003 0306 	and.w	r3, r3, #6
 8004d12:	2b04      	cmp	r3, #4
 8004d14:	bf02      	ittt	eq
 8004d16:	68e5      	ldreq	r5, [r4, #12]
 8004d18:	6833      	ldreq	r3, [r6, #0]
 8004d1a:	1aed      	subeq	r5, r5, r3
 8004d1c:	68a3      	ldr	r3, [r4, #8]
 8004d1e:	bf0c      	ite	eq
 8004d20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004d24:	2500      	movne	r5, #0
 8004d26:	4293      	cmp	r3, r2
 8004d28:	bfc4      	itt	gt
 8004d2a:	1a9b      	subgt	r3, r3, r2
 8004d2c:	18ed      	addgt	r5, r5, r3
 8004d2e:	2600      	movs	r6, #0
 8004d30:	341a      	adds	r4, #26
 8004d32:	42b5      	cmp	r5, r6
 8004d34:	d11a      	bne.n	8004d6c <_printf_common+0xc8>
 8004d36:	2000      	movs	r0, #0
 8004d38:	e008      	b.n	8004d4c <_printf_common+0xa8>
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	4652      	mov	r2, sl
 8004d3e:	4649      	mov	r1, r9
 8004d40:	4638      	mov	r0, r7
 8004d42:	47c0      	blx	r8
 8004d44:	3001      	adds	r0, #1
 8004d46:	d103      	bne.n	8004d50 <_printf_common+0xac>
 8004d48:	f04f 30ff 	mov.w	r0, #4294967295
 8004d4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d50:	3501      	adds	r5, #1
 8004d52:	e7c6      	b.n	8004ce2 <_printf_common+0x3e>
 8004d54:	18e1      	adds	r1, r4, r3
 8004d56:	1c5a      	adds	r2, r3, #1
 8004d58:	2030      	movs	r0, #48	; 0x30
 8004d5a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004d5e:	4422      	add	r2, r4
 8004d60:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004d64:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004d68:	3302      	adds	r3, #2
 8004d6a:	e7c7      	b.n	8004cfc <_printf_common+0x58>
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	4622      	mov	r2, r4
 8004d70:	4649      	mov	r1, r9
 8004d72:	4638      	mov	r0, r7
 8004d74:	47c0      	blx	r8
 8004d76:	3001      	adds	r0, #1
 8004d78:	d0e6      	beq.n	8004d48 <_printf_common+0xa4>
 8004d7a:	3601      	adds	r6, #1
 8004d7c:	e7d9      	b.n	8004d32 <_printf_common+0x8e>
	...

08004d80 <_printf_i>:
 8004d80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004d84:	7e0f      	ldrb	r7, [r1, #24]
 8004d86:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004d88:	2f78      	cmp	r7, #120	; 0x78
 8004d8a:	4691      	mov	r9, r2
 8004d8c:	4680      	mov	r8, r0
 8004d8e:	460c      	mov	r4, r1
 8004d90:	469a      	mov	sl, r3
 8004d92:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004d96:	d807      	bhi.n	8004da8 <_printf_i+0x28>
 8004d98:	2f62      	cmp	r7, #98	; 0x62
 8004d9a:	d80a      	bhi.n	8004db2 <_printf_i+0x32>
 8004d9c:	2f00      	cmp	r7, #0
 8004d9e:	f000 80d4 	beq.w	8004f4a <_printf_i+0x1ca>
 8004da2:	2f58      	cmp	r7, #88	; 0x58
 8004da4:	f000 80c0 	beq.w	8004f28 <_printf_i+0x1a8>
 8004da8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004dac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004db0:	e03a      	b.n	8004e28 <_printf_i+0xa8>
 8004db2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004db6:	2b15      	cmp	r3, #21
 8004db8:	d8f6      	bhi.n	8004da8 <_printf_i+0x28>
 8004dba:	a101      	add	r1, pc, #4	; (adr r1, 8004dc0 <_printf_i+0x40>)
 8004dbc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004dc0:	08004e19 	.word	0x08004e19
 8004dc4:	08004e2d 	.word	0x08004e2d
 8004dc8:	08004da9 	.word	0x08004da9
 8004dcc:	08004da9 	.word	0x08004da9
 8004dd0:	08004da9 	.word	0x08004da9
 8004dd4:	08004da9 	.word	0x08004da9
 8004dd8:	08004e2d 	.word	0x08004e2d
 8004ddc:	08004da9 	.word	0x08004da9
 8004de0:	08004da9 	.word	0x08004da9
 8004de4:	08004da9 	.word	0x08004da9
 8004de8:	08004da9 	.word	0x08004da9
 8004dec:	08004f31 	.word	0x08004f31
 8004df0:	08004e59 	.word	0x08004e59
 8004df4:	08004eeb 	.word	0x08004eeb
 8004df8:	08004da9 	.word	0x08004da9
 8004dfc:	08004da9 	.word	0x08004da9
 8004e00:	08004f53 	.word	0x08004f53
 8004e04:	08004da9 	.word	0x08004da9
 8004e08:	08004e59 	.word	0x08004e59
 8004e0c:	08004da9 	.word	0x08004da9
 8004e10:	08004da9 	.word	0x08004da9
 8004e14:	08004ef3 	.word	0x08004ef3
 8004e18:	682b      	ldr	r3, [r5, #0]
 8004e1a:	1d1a      	adds	r2, r3, #4
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	602a      	str	r2, [r5, #0]
 8004e20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e24:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004e28:	2301      	movs	r3, #1
 8004e2a:	e09f      	b.n	8004f6c <_printf_i+0x1ec>
 8004e2c:	6820      	ldr	r0, [r4, #0]
 8004e2e:	682b      	ldr	r3, [r5, #0]
 8004e30:	0607      	lsls	r7, r0, #24
 8004e32:	f103 0104 	add.w	r1, r3, #4
 8004e36:	6029      	str	r1, [r5, #0]
 8004e38:	d501      	bpl.n	8004e3e <_printf_i+0xbe>
 8004e3a:	681e      	ldr	r6, [r3, #0]
 8004e3c:	e003      	b.n	8004e46 <_printf_i+0xc6>
 8004e3e:	0646      	lsls	r6, r0, #25
 8004e40:	d5fb      	bpl.n	8004e3a <_printf_i+0xba>
 8004e42:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004e46:	2e00      	cmp	r6, #0
 8004e48:	da03      	bge.n	8004e52 <_printf_i+0xd2>
 8004e4a:	232d      	movs	r3, #45	; 0x2d
 8004e4c:	4276      	negs	r6, r6
 8004e4e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e52:	485a      	ldr	r0, [pc, #360]	; (8004fbc <_printf_i+0x23c>)
 8004e54:	230a      	movs	r3, #10
 8004e56:	e012      	b.n	8004e7e <_printf_i+0xfe>
 8004e58:	682b      	ldr	r3, [r5, #0]
 8004e5a:	6820      	ldr	r0, [r4, #0]
 8004e5c:	1d19      	adds	r1, r3, #4
 8004e5e:	6029      	str	r1, [r5, #0]
 8004e60:	0605      	lsls	r5, r0, #24
 8004e62:	d501      	bpl.n	8004e68 <_printf_i+0xe8>
 8004e64:	681e      	ldr	r6, [r3, #0]
 8004e66:	e002      	b.n	8004e6e <_printf_i+0xee>
 8004e68:	0641      	lsls	r1, r0, #25
 8004e6a:	d5fb      	bpl.n	8004e64 <_printf_i+0xe4>
 8004e6c:	881e      	ldrh	r6, [r3, #0]
 8004e6e:	4853      	ldr	r0, [pc, #332]	; (8004fbc <_printf_i+0x23c>)
 8004e70:	2f6f      	cmp	r7, #111	; 0x6f
 8004e72:	bf0c      	ite	eq
 8004e74:	2308      	moveq	r3, #8
 8004e76:	230a      	movne	r3, #10
 8004e78:	2100      	movs	r1, #0
 8004e7a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004e7e:	6865      	ldr	r5, [r4, #4]
 8004e80:	60a5      	str	r5, [r4, #8]
 8004e82:	2d00      	cmp	r5, #0
 8004e84:	bfa2      	ittt	ge
 8004e86:	6821      	ldrge	r1, [r4, #0]
 8004e88:	f021 0104 	bicge.w	r1, r1, #4
 8004e8c:	6021      	strge	r1, [r4, #0]
 8004e8e:	b90e      	cbnz	r6, 8004e94 <_printf_i+0x114>
 8004e90:	2d00      	cmp	r5, #0
 8004e92:	d04b      	beq.n	8004f2c <_printf_i+0x1ac>
 8004e94:	4615      	mov	r5, r2
 8004e96:	fbb6 f1f3 	udiv	r1, r6, r3
 8004e9a:	fb03 6711 	mls	r7, r3, r1, r6
 8004e9e:	5dc7      	ldrb	r7, [r0, r7]
 8004ea0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004ea4:	4637      	mov	r7, r6
 8004ea6:	42bb      	cmp	r3, r7
 8004ea8:	460e      	mov	r6, r1
 8004eaa:	d9f4      	bls.n	8004e96 <_printf_i+0x116>
 8004eac:	2b08      	cmp	r3, #8
 8004eae:	d10b      	bne.n	8004ec8 <_printf_i+0x148>
 8004eb0:	6823      	ldr	r3, [r4, #0]
 8004eb2:	07de      	lsls	r6, r3, #31
 8004eb4:	d508      	bpl.n	8004ec8 <_printf_i+0x148>
 8004eb6:	6923      	ldr	r3, [r4, #16]
 8004eb8:	6861      	ldr	r1, [r4, #4]
 8004eba:	4299      	cmp	r1, r3
 8004ebc:	bfde      	ittt	le
 8004ebe:	2330      	movle	r3, #48	; 0x30
 8004ec0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004ec4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004ec8:	1b52      	subs	r2, r2, r5
 8004eca:	6122      	str	r2, [r4, #16]
 8004ecc:	f8cd a000 	str.w	sl, [sp]
 8004ed0:	464b      	mov	r3, r9
 8004ed2:	aa03      	add	r2, sp, #12
 8004ed4:	4621      	mov	r1, r4
 8004ed6:	4640      	mov	r0, r8
 8004ed8:	f7ff fee4 	bl	8004ca4 <_printf_common>
 8004edc:	3001      	adds	r0, #1
 8004ede:	d14a      	bne.n	8004f76 <_printf_i+0x1f6>
 8004ee0:	f04f 30ff 	mov.w	r0, #4294967295
 8004ee4:	b004      	add	sp, #16
 8004ee6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004eea:	6823      	ldr	r3, [r4, #0]
 8004eec:	f043 0320 	orr.w	r3, r3, #32
 8004ef0:	6023      	str	r3, [r4, #0]
 8004ef2:	4833      	ldr	r0, [pc, #204]	; (8004fc0 <_printf_i+0x240>)
 8004ef4:	2778      	movs	r7, #120	; 0x78
 8004ef6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004efa:	6823      	ldr	r3, [r4, #0]
 8004efc:	6829      	ldr	r1, [r5, #0]
 8004efe:	061f      	lsls	r7, r3, #24
 8004f00:	f851 6b04 	ldr.w	r6, [r1], #4
 8004f04:	d402      	bmi.n	8004f0c <_printf_i+0x18c>
 8004f06:	065f      	lsls	r7, r3, #25
 8004f08:	bf48      	it	mi
 8004f0a:	b2b6      	uxthmi	r6, r6
 8004f0c:	07df      	lsls	r7, r3, #31
 8004f0e:	bf48      	it	mi
 8004f10:	f043 0320 	orrmi.w	r3, r3, #32
 8004f14:	6029      	str	r1, [r5, #0]
 8004f16:	bf48      	it	mi
 8004f18:	6023      	strmi	r3, [r4, #0]
 8004f1a:	b91e      	cbnz	r6, 8004f24 <_printf_i+0x1a4>
 8004f1c:	6823      	ldr	r3, [r4, #0]
 8004f1e:	f023 0320 	bic.w	r3, r3, #32
 8004f22:	6023      	str	r3, [r4, #0]
 8004f24:	2310      	movs	r3, #16
 8004f26:	e7a7      	b.n	8004e78 <_printf_i+0xf8>
 8004f28:	4824      	ldr	r0, [pc, #144]	; (8004fbc <_printf_i+0x23c>)
 8004f2a:	e7e4      	b.n	8004ef6 <_printf_i+0x176>
 8004f2c:	4615      	mov	r5, r2
 8004f2e:	e7bd      	b.n	8004eac <_printf_i+0x12c>
 8004f30:	682b      	ldr	r3, [r5, #0]
 8004f32:	6826      	ldr	r6, [r4, #0]
 8004f34:	6961      	ldr	r1, [r4, #20]
 8004f36:	1d18      	adds	r0, r3, #4
 8004f38:	6028      	str	r0, [r5, #0]
 8004f3a:	0635      	lsls	r5, r6, #24
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	d501      	bpl.n	8004f44 <_printf_i+0x1c4>
 8004f40:	6019      	str	r1, [r3, #0]
 8004f42:	e002      	b.n	8004f4a <_printf_i+0x1ca>
 8004f44:	0670      	lsls	r0, r6, #25
 8004f46:	d5fb      	bpl.n	8004f40 <_printf_i+0x1c0>
 8004f48:	8019      	strh	r1, [r3, #0]
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	6123      	str	r3, [r4, #16]
 8004f4e:	4615      	mov	r5, r2
 8004f50:	e7bc      	b.n	8004ecc <_printf_i+0x14c>
 8004f52:	682b      	ldr	r3, [r5, #0]
 8004f54:	1d1a      	adds	r2, r3, #4
 8004f56:	602a      	str	r2, [r5, #0]
 8004f58:	681d      	ldr	r5, [r3, #0]
 8004f5a:	6862      	ldr	r2, [r4, #4]
 8004f5c:	2100      	movs	r1, #0
 8004f5e:	4628      	mov	r0, r5
 8004f60:	f7fb f96e 	bl	8000240 <memchr>
 8004f64:	b108      	cbz	r0, 8004f6a <_printf_i+0x1ea>
 8004f66:	1b40      	subs	r0, r0, r5
 8004f68:	6060      	str	r0, [r4, #4]
 8004f6a:	6863      	ldr	r3, [r4, #4]
 8004f6c:	6123      	str	r3, [r4, #16]
 8004f6e:	2300      	movs	r3, #0
 8004f70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f74:	e7aa      	b.n	8004ecc <_printf_i+0x14c>
 8004f76:	6923      	ldr	r3, [r4, #16]
 8004f78:	462a      	mov	r2, r5
 8004f7a:	4649      	mov	r1, r9
 8004f7c:	4640      	mov	r0, r8
 8004f7e:	47d0      	blx	sl
 8004f80:	3001      	adds	r0, #1
 8004f82:	d0ad      	beq.n	8004ee0 <_printf_i+0x160>
 8004f84:	6823      	ldr	r3, [r4, #0]
 8004f86:	079b      	lsls	r3, r3, #30
 8004f88:	d413      	bmi.n	8004fb2 <_printf_i+0x232>
 8004f8a:	68e0      	ldr	r0, [r4, #12]
 8004f8c:	9b03      	ldr	r3, [sp, #12]
 8004f8e:	4298      	cmp	r0, r3
 8004f90:	bfb8      	it	lt
 8004f92:	4618      	movlt	r0, r3
 8004f94:	e7a6      	b.n	8004ee4 <_printf_i+0x164>
 8004f96:	2301      	movs	r3, #1
 8004f98:	4632      	mov	r2, r6
 8004f9a:	4649      	mov	r1, r9
 8004f9c:	4640      	mov	r0, r8
 8004f9e:	47d0      	blx	sl
 8004fa0:	3001      	adds	r0, #1
 8004fa2:	d09d      	beq.n	8004ee0 <_printf_i+0x160>
 8004fa4:	3501      	adds	r5, #1
 8004fa6:	68e3      	ldr	r3, [r4, #12]
 8004fa8:	9903      	ldr	r1, [sp, #12]
 8004faa:	1a5b      	subs	r3, r3, r1
 8004fac:	42ab      	cmp	r3, r5
 8004fae:	dcf2      	bgt.n	8004f96 <_printf_i+0x216>
 8004fb0:	e7eb      	b.n	8004f8a <_printf_i+0x20a>
 8004fb2:	2500      	movs	r5, #0
 8004fb4:	f104 0619 	add.w	r6, r4, #25
 8004fb8:	e7f5      	b.n	8004fa6 <_printf_i+0x226>
 8004fba:	bf00      	nop
 8004fbc:	08008dae 	.word	0x08008dae
 8004fc0:	08008dbf 	.word	0x08008dbf

08004fc4 <_scanf_float>:
 8004fc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fc8:	b087      	sub	sp, #28
 8004fca:	4617      	mov	r7, r2
 8004fcc:	9303      	str	r3, [sp, #12]
 8004fce:	688b      	ldr	r3, [r1, #8]
 8004fd0:	1e5a      	subs	r2, r3, #1
 8004fd2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004fd6:	bf83      	ittte	hi
 8004fd8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8004fdc:	195b      	addhi	r3, r3, r5
 8004fde:	9302      	strhi	r3, [sp, #8]
 8004fe0:	2300      	movls	r3, #0
 8004fe2:	bf86      	itte	hi
 8004fe4:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004fe8:	608b      	strhi	r3, [r1, #8]
 8004fea:	9302      	strls	r3, [sp, #8]
 8004fec:	680b      	ldr	r3, [r1, #0]
 8004fee:	468b      	mov	fp, r1
 8004ff0:	2500      	movs	r5, #0
 8004ff2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8004ff6:	f84b 3b1c 	str.w	r3, [fp], #28
 8004ffa:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004ffe:	4680      	mov	r8, r0
 8005000:	460c      	mov	r4, r1
 8005002:	465e      	mov	r6, fp
 8005004:	46aa      	mov	sl, r5
 8005006:	46a9      	mov	r9, r5
 8005008:	9501      	str	r5, [sp, #4]
 800500a:	68a2      	ldr	r2, [r4, #8]
 800500c:	b152      	cbz	r2, 8005024 <_scanf_float+0x60>
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	781b      	ldrb	r3, [r3, #0]
 8005012:	2b4e      	cmp	r3, #78	; 0x4e
 8005014:	d864      	bhi.n	80050e0 <_scanf_float+0x11c>
 8005016:	2b40      	cmp	r3, #64	; 0x40
 8005018:	d83c      	bhi.n	8005094 <_scanf_float+0xd0>
 800501a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800501e:	b2c8      	uxtb	r0, r1
 8005020:	280e      	cmp	r0, #14
 8005022:	d93a      	bls.n	800509a <_scanf_float+0xd6>
 8005024:	f1b9 0f00 	cmp.w	r9, #0
 8005028:	d003      	beq.n	8005032 <_scanf_float+0x6e>
 800502a:	6823      	ldr	r3, [r4, #0]
 800502c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005030:	6023      	str	r3, [r4, #0]
 8005032:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005036:	f1ba 0f01 	cmp.w	sl, #1
 800503a:	f200 8113 	bhi.w	8005264 <_scanf_float+0x2a0>
 800503e:	455e      	cmp	r6, fp
 8005040:	f200 8105 	bhi.w	800524e <_scanf_float+0x28a>
 8005044:	2501      	movs	r5, #1
 8005046:	4628      	mov	r0, r5
 8005048:	b007      	add	sp, #28
 800504a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800504e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8005052:	2a0d      	cmp	r2, #13
 8005054:	d8e6      	bhi.n	8005024 <_scanf_float+0x60>
 8005056:	a101      	add	r1, pc, #4	; (adr r1, 800505c <_scanf_float+0x98>)
 8005058:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800505c:	0800519b 	.word	0x0800519b
 8005060:	08005025 	.word	0x08005025
 8005064:	08005025 	.word	0x08005025
 8005068:	08005025 	.word	0x08005025
 800506c:	080051fb 	.word	0x080051fb
 8005070:	080051d3 	.word	0x080051d3
 8005074:	08005025 	.word	0x08005025
 8005078:	08005025 	.word	0x08005025
 800507c:	080051a9 	.word	0x080051a9
 8005080:	08005025 	.word	0x08005025
 8005084:	08005025 	.word	0x08005025
 8005088:	08005025 	.word	0x08005025
 800508c:	08005025 	.word	0x08005025
 8005090:	08005161 	.word	0x08005161
 8005094:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8005098:	e7db      	b.n	8005052 <_scanf_float+0x8e>
 800509a:	290e      	cmp	r1, #14
 800509c:	d8c2      	bhi.n	8005024 <_scanf_float+0x60>
 800509e:	a001      	add	r0, pc, #4	; (adr r0, 80050a4 <_scanf_float+0xe0>)
 80050a0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80050a4:	08005153 	.word	0x08005153
 80050a8:	08005025 	.word	0x08005025
 80050ac:	08005153 	.word	0x08005153
 80050b0:	080051e7 	.word	0x080051e7
 80050b4:	08005025 	.word	0x08005025
 80050b8:	08005101 	.word	0x08005101
 80050bc:	0800513d 	.word	0x0800513d
 80050c0:	0800513d 	.word	0x0800513d
 80050c4:	0800513d 	.word	0x0800513d
 80050c8:	0800513d 	.word	0x0800513d
 80050cc:	0800513d 	.word	0x0800513d
 80050d0:	0800513d 	.word	0x0800513d
 80050d4:	0800513d 	.word	0x0800513d
 80050d8:	0800513d 	.word	0x0800513d
 80050dc:	0800513d 	.word	0x0800513d
 80050e0:	2b6e      	cmp	r3, #110	; 0x6e
 80050e2:	d809      	bhi.n	80050f8 <_scanf_float+0x134>
 80050e4:	2b60      	cmp	r3, #96	; 0x60
 80050e6:	d8b2      	bhi.n	800504e <_scanf_float+0x8a>
 80050e8:	2b54      	cmp	r3, #84	; 0x54
 80050ea:	d077      	beq.n	80051dc <_scanf_float+0x218>
 80050ec:	2b59      	cmp	r3, #89	; 0x59
 80050ee:	d199      	bne.n	8005024 <_scanf_float+0x60>
 80050f0:	2d07      	cmp	r5, #7
 80050f2:	d197      	bne.n	8005024 <_scanf_float+0x60>
 80050f4:	2508      	movs	r5, #8
 80050f6:	e029      	b.n	800514c <_scanf_float+0x188>
 80050f8:	2b74      	cmp	r3, #116	; 0x74
 80050fa:	d06f      	beq.n	80051dc <_scanf_float+0x218>
 80050fc:	2b79      	cmp	r3, #121	; 0x79
 80050fe:	e7f6      	b.n	80050ee <_scanf_float+0x12a>
 8005100:	6821      	ldr	r1, [r4, #0]
 8005102:	05c8      	lsls	r0, r1, #23
 8005104:	d51a      	bpl.n	800513c <_scanf_float+0x178>
 8005106:	9b02      	ldr	r3, [sp, #8]
 8005108:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800510c:	6021      	str	r1, [r4, #0]
 800510e:	f109 0901 	add.w	r9, r9, #1
 8005112:	b11b      	cbz	r3, 800511c <_scanf_float+0x158>
 8005114:	3b01      	subs	r3, #1
 8005116:	3201      	adds	r2, #1
 8005118:	9302      	str	r3, [sp, #8]
 800511a:	60a2      	str	r2, [r4, #8]
 800511c:	68a3      	ldr	r3, [r4, #8]
 800511e:	3b01      	subs	r3, #1
 8005120:	60a3      	str	r3, [r4, #8]
 8005122:	6923      	ldr	r3, [r4, #16]
 8005124:	3301      	adds	r3, #1
 8005126:	6123      	str	r3, [r4, #16]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	3b01      	subs	r3, #1
 800512c:	2b00      	cmp	r3, #0
 800512e:	607b      	str	r3, [r7, #4]
 8005130:	f340 8084 	ble.w	800523c <_scanf_float+0x278>
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	3301      	adds	r3, #1
 8005138:	603b      	str	r3, [r7, #0]
 800513a:	e766      	b.n	800500a <_scanf_float+0x46>
 800513c:	eb1a 0f05 	cmn.w	sl, r5
 8005140:	f47f af70 	bne.w	8005024 <_scanf_float+0x60>
 8005144:	6822      	ldr	r2, [r4, #0]
 8005146:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800514a:	6022      	str	r2, [r4, #0]
 800514c:	f806 3b01 	strb.w	r3, [r6], #1
 8005150:	e7e4      	b.n	800511c <_scanf_float+0x158>
 8005152:	6822      	ldr	r2, [r4, #0]
 8005154:	0610      	lsls	r0, r2, #24
 8005156:	f57f af65 	bpl.w	8005024 <_scanf_float+0x60>
 800515a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800515e:	e7f4      	b.n	800514a <_scanf_float+0x186>
 8005160:	f1ba 0f00 	cmp.w	sl, #0
 8005164:	d10e      	bne.n	8005184 <_scanf_float+0x1c0>
 8005166:	f1b9 0f00 	cmp.w	r9, #0
 800516a:	d10e      	bne.n	800518a <_scanf_float+0x1c6>
 800516c:	6822      	ldr	r2, [r4, #0]
 800516e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005172:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005176:	d108      	bne.n	800518a <_scanf_float+0x1c6>
 8005178:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800517c:	6022      	str	r2, [r4, #0]
 800517e:	f04f 0a01 	mov.w	sl, #1
 8005182:	e7e3      	b.n	800514c <_scanf_float+0x188>
 8005184:	f1ba 0f02 	cmp.w	sl, #2
 8005188:	d055      	beq.n	8005236 <_scanf_float+0x272>
 800518a:	2d01      	cmp	r5, #1
 800518c:	d002      	beq.n	8005194 <_scanf_float+0x1d0>
 800518e:	2d04      	cmp	r5, #4
 8005190:	f47f af48 	bne.w	8005024 <_scanf_float+0x60>
 8005194:	3501      	adds	r5, #1
 8005196:	b2ed      	uxtb	r5, r5
 8005198:	e7d8      	b.n	800514c <_scanf_float+0x188>
 800519a:	f1ba 0f01 	cmp.w	sl, #1
 800519e:	f47f af41 	bne.w	8005024 <_scanf_float+0x60>
 80051a2:	f04f 0a02 	mov.w	sl, #2
 80051a6:	e7d1      	b.n	800514c <_scanf_float+0x188>
 80051a8:	b97d      	cbnz	r5, 80051ca <_scanf_float+0x206>
 80051aa:	f1b9 0f00 	cmp.w	r9, #0
 80051ae:	f47f af3c 	bne.w	800502a <_scanf_float+0x66>
 80051b2:	6822      	ldr	r2, [r4, #0]
 80051b4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80051b8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80051bc:	f47f af39 	bne.w	8005032 <_scanf_float+0x6e>
 80051c0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80051c4:	6022      	str	r2, [r4, #0]
 80051c6:	2501      	movs	r5, #1
 80051c8:	e7c0      	b.n	800514c <_scanf_float+0x188>
 80051ca:	2d03      	cmp	r5, #3
 80051cc:	d0e2      	beq.n	8005194 <_scanf_float+0x1d0>
 80051ce:	2d05      	cmp	r5, #5
 80051d0:	e7de      	b.n	8005190 <_scanf_float+0x1cc>
 80051d2:	2d02      	cmp	r5, #2
 80051d4:	f47f af26 	bne.w	8005024 <_scanf_float+0x60>
 80051d8:	2503      	movs	r5, #3
 80051da:	e7b7      	b.n	800514c <_scanf_float+0x188>
 80051dc:	2d06      	cmp	r5, #6
 80051de:	f47f af21 	bne.w	8005024 <_scanf_float+0x60>
 80051e2:	2507      	movs	r5, #7
 80051e4:	e7b2      	b.n	800514c <_scanf_float+0x188>
 80051e6:	6822      	ldr	r2, [r4, #0]
 80051e8:	0591      	lsls	r1, r2, #22
 80051ea:	f57f af1b 	bpl.w	8005024 <_scanf_float+0x60>
 80051ee:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80051f2:	6022      	str	r2, [r4, #0]
 80051f4:	f8cd 9004 	str.w	r9, [sp, #4]
 80051f8:	e7a8      	b.n	800514c <_scanf_float+0x188>
 80051fa:	6822      	ldr	r2, [r4, #0]
 80051fc:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8005200:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8005204:	d006      	beq.n	8005214 <_scanf_float+0x250>
 8005206:	0550      	lsls	r0, r2, #21
 8005208:	f57f af0c 	bpl.w	8005024 <_scanf_float+0x60>
 800520c:	f1b9 0f00 	cmp.w	r9, #0
 8005210:	f43f af0f 	beq.w	8005032 <_scanf_float+0x6e>
 8005214:	0591      	lsls	r1, r2, #22
 8005216:	bf58      	it	pl
 8005218:	9901      	ldrpl	r1, [sp, #4]
 800521a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800521e:	bf58      	it	pl
 8005220:	eba9 0101 	subpl.w	r1, r9, r1
 8005224:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8005228:	bf58      	it	pl
 800522a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800522e:	6022      	str	r2, [r4, #0]
 8005230:	f04f 0900 	mov.w	r9, #0
 8005234:	e78a      	b.n	800514c <_scanf_float+0x188>
 8005236:	f04f 0a03 	mov.w	sl, #3
 800523a:	e787      	b.n	800514c <_scanf_float+0x188>
 800523c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005240:	4639      	mov	r1, r7
 8005242:	4640      	mov	r0, r8
 8005244:	4798      	blx	r3
 8005246:	2800      	cmp	r0, #0
 8005248:	f43f aedf 	beq.w	800500a <_scanf_float+0x46>
 800524c:	e6ea      	b.n	8005024 <_scanf_float+0x60>
 800524e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005252:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005256:	463a      	mov	r2, r7
 8005258:	4640      	mov	r0, r8
 800525a:	4798      	blx	r3
 800525c:	6923      	ldr	r3, [r4, #16]
 800525e:	3b01      	subs	r3, #1
 8005260:	6123      	str	r3, [r4, #16]
 8005262:	e6ec      	b.n	800503e <_scanf_float+0x7a>
 8005264:	1e6b      	subs	r3, r5, #1
 8005266:	2b06      	cmp	r3, #6
 8005268:	d825      	bhi.n	80052b6 <_scanf_float+0x2f2>
 800526a:	2d02      	cmp	r5, #2
 800526c:	d836      	bhi.n	80052dc <_scanf_float+0x318>
 800526e:	455e      	cmp	r6, fp
 8005270:	f67f aee8 	bls.w	8005044 <_scanf_float+0x80>
 8005274:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005278:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800527c:	463a      	mov	r2, r7
 800527e:	4640      	mov	r0, r8
 8005280:	4798      	blx	r3
 8005282:	6923      	ldr	r3, [r4, #16]
 8005284:	3b01      	subs	r3, #1
 8005286:	6123      	str	r3, [r4, #16]
 8005288:	e7f1      	b.n	800526e <_scanf_float+0x2aa>
 800528a:	9802      	ldr	r0, [sp, #8]
 800528c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005290:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8005294:	9002      	str	r0, [sp, #8]
 8005296:	463a      	mov	r2, r7
 8005298:	4640      	mov	r0, r8
 800529a:	4798      	blx	r3
 800529c:	6923      	ldr	r3, [r4, #16]
 800529e:	3b01      	subs	r3, #1
 80052a0:	6123      	str	r3, [r4, #16]
 80052a2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80052a6:	fa5f fa8a 	uxtb.w	sl, sl
 80052aa:	f1ba 0f02 	cmp.w	sl, #2
 80052ae:	d1ec      	bne.n	800528a <_scanf_float+0x2c6>
 80052b0:	3d03      	subs	r5, #3
 80052b2:	b2ed      	uxtb	r5, r5
 80052b4:	1b76      	subs	r6, r6, r5
 80052b6:	6823      	ldr	r3, [r4, #0]
 80052b8:	05da      	lsls	r2, r3, #23
 80052ba:	d52f      	bpl.n	800531c <_scanf_float+0x358>
 80052bc:	055b      	lsls	r3, r3, #21
 80052be:	d510      	bpl.n	80052e2 <_scanf_float+0x31e>
 80052c0:	455e      	cmp	r6, fp
 80052c2:	f67f aebf 	bls.w	8005044 <_scanf_float+0x80>
 80052c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80052ca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80052ce:	463a      	mov	r2, r7
 80052d0:	4640      	mov	r0, r8
 80052d2:	4798      	blx	r3
 80052d4:	6923      	ldr	r3, [r4, #16]
 80052d6:	3b01      	subs	r3, #1
 80052d8:	6123      	str	r3, [r4, #16]
 80052da:	e7f1      	b.n	80052c0 <_scanf_float+0x2fc>
 80052dc:	46aa      	mov	sl, r5
 80052de:	9602      	str	r6, [sp, #8]
 80052e0:	e7df      	b.n	80052a2 <_scanf_float+0x2de>
 80052e2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80052e6:	6923      	ldr	r3, [r4, #16]
 80052e8:	2965      	cmp	r1, #101	; 0x65
 80052ea:	f103 33ff 	add.w	r3, r3, #4294967295
 80052ee:	f106 35ff 	add.w	r5, r6, #4294967295
 80052f2:	6123      	str	r3, [r4, #16]
 80052f4:	d00c      	beq.n	8005310 <_scanf_float+0x34c>
 80052f6:	2945      	cmp	r1, #69	; 0x45
 80052f8:	d00a      	beq.n	8005310 <_scanf_float+0x34c>
 80052fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80052fe:	463a      	mov	r2, r7
 8005300:	4640      	mov	r0, r8
 8005302:	4798      	blx	r3
 8005304:	6923      	ldr	r3, [r4, #16]
 8005306:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800530a:	3b01      	subs	r3, #1
 800530c:	1eb5      	subs	r5, r6, #2
 800530e:	6123      	str	r3, [r4, #16]
 8005310:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005314:	463a      	mov	r2, r7
 8005316:	4640      	mov	r0, r8
 8005318:	4798      	blx	r3
 800531a:	462e      	mov	r6, r5
 800531c:	6825      	ldr	r5, [r4, #0]
 800531e:	f015 0510 	ands.w	r5, r5, #16
 8005322:	d14d      	bne.n	80053c0 <_scanf_float+0x3fc>
 8005324:	7035      	strb	r5, [r6, #0]
 8005326:	6823      	ldr	r3, [r4, #0]
 8005328:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800532c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005330:	d11a      	bne.n	8005368 <_scanf_float+0x3a4>
 8005332:	9b01      	ldr	r3, [sp, #4]
 8005334:	454b      	cmp	r3, r9
 8005336:	eba3 0209 	sub.w	r2, r3, r9
 800533a:	d122      	bne.n	8005382 <_scanf_float+0x3be>
 800533c:	2200      	movs	r2, #0
 800533e:	4659      	mov	r1, fp
 8005340:	4640      	mov	r0, r8
 8005342:	f002 fb47 	bl	80079d4 <_strtod_r>
 8005346:	9b03      	ldr	r3, [sp, #12]
 8005348:	6821      	ldr	r1, [r4, #0]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f011 0f02 	tst.w	r1, #2
 8005350:	f103 0204 	add.w	r2, r3, #4
 8005354:	d020      	beq.n	8005398 <_scanf_float+0x3d4>
 8005356:	9903      	ldr	r1, [sp, #12]
 8005358:	600a      	str	r2, [r1, #0]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	ed83 0b00 	vstr	d0, [r3]
 8005360:	68e3      	ldr	r3, [r4, #12]
 8005362:	3301      	adds	r3, #1
 8005364:	60e3      	str	r3, [r4, #12]
 8005366:	e66e      	b.n	8005046 <_scanf_float+0x82>
 8005368:	9b04      	ldr	r3, [sp, #16]
 800536a:	2b00      	cmp	r3, #0
 800536c:	d0e6      	beq.n	800533c <_scanf_float+0x378>
 800536e:	9905      	ldr	r1, [sp, #20]
 8005370:	230a      	movs	r3, #10
 8005372:	462a      	mov	r2, r5
 8005374:	3101      	adds	r1, #1
 8005376:	4640      	mov	r0, r8
 8005378:	f002 fbb4 	bl	8007ae4 <_strtol_r>
 800537c:	9b04      	ldr	r3, [sp, #16]
 800537e:	9e05      	ldr	r6, [sp, #20]
 8005380:	1ac2      	subs	r2, r0, r3
 8005382:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8005386:	429e      	cmp	r6, r3
 8005388:	bf28      	it	cs
 800538a:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800538e:	490d      	ldr	r1, [pc, #52]	; (80053c4 <_scanf_float+0x400>)
 8005390:	4630      	mov	r0, r6
 8005392:	f000 f8cb 	bl	800552c <siprintf>
 8005396:	e7d1      	b.n	800533c <_scanf_float+0x378>
 8005398:	f011 0f04 	tst.w	r1, #4
 800539c:	9903      	ldr	r1, [sp, #12]
 800539e:	600a      	str	r2, [r1, #0]
 80053a0:	d1db      	bne.n	800535a <_scanf_float+0x396>
 80053a2:	eeb4 0b40 	vcmp.f64	d0, d0
 80053a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053aa:	681e      	ldr	r6, [r3, #0]
 80053ac:	d705      	bvc.n	80053ba <_scanf_float+0x3f6>
 80053ae:	4806      	ldr	r0, [pc, #24]	; (80053c8 <_scanf_float+0x404>)
 80053b0:	f000 f99e 	bl	80056f0 <nanf>
 80053b4:	ed86 0a00 	vstr	s0, [r6]
 80053b8:	e7d2      	b.n	8005360 <_scanf_float+0x39c>
 80053ba:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80053be:	e7f9      	b.n	80053b4 <_scanf_float+0x3f0>
 80053c0:	2500      	movs	r5, #0
 80053c2:	e640      	b.n	8005046 <_scanf_float+0x82>
 80053c4:	08008dd0 	.word	0x08008dd0
 80053c8:	08009165 	.word	0x08009165

080053cc <std>:
 80053cc:	2300      	movs	r3, #0
 80053ce:	b510      	push	{r4, lr}
 80053d0:	4604      	mov	r4, r0
 80053d2:	e9c0 3300 	strd	r3, r3, [r0]
 80053d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80053da:	6083      	str	r3, [r0, #8]
 80053dc:	8181      	strh	r1, [r0, #12]
 80053de:	6643      	str	r3, [r0, #100]	; 0x64
 80053e0:	81c2      	strh	r2, [r0, #14]
 80053e2:	6183      	str	r3, [r0, #24]
 80053e4:	4619      	mov	r1, r3
 80053e6:	2208      	movs	r2, #8
 80053e8:	305c      	adds	r0, #92	; 0x5c
 80053ea:	f000 f902 	bl	80055f2 <memset>
 80053ee:	4b05      	ldr	r3, [pc, #20]	; (8005404 <std+0x38>)
 80053f0:	6263      	str	r3, [r4, #36]	; 0x24
 80053f2:	4b05      	ldr	r3, [pc, #20]	; (8005408 <std+0x3c>)
 80053f4:	62a3      	str	r3, [r4, #40]	; 0x28
 80053f6:	4b05      	ldr	r3, [pc, #20]	; (800540c <std+0x40>)
 80053f8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80053fa:	4b05      	ldr	r3, [pc, #20]	; (8005410 <std+0x44>)
 80053fc:	6224      	str	r4, [r4, #32]
 80053fe:	6323      	str	r3, [r4, #48]	; 0x30
 8005400:	bd10      	pop	{r4, pc}
 8005402:	bf00      	nop
 8005404:	0800556d 	.word	0x0800556d
 8005408:	0800558f 	.word	0x0800558f
 800540c:	080055c7 	.word	0x080055c7
 8005410:	080055eb 	.word	0x080055eb

08005414 <stdio_exit_handler>:
 8005414:	4a02      	ldr	r2, [pc, #8]	; (8005420 <stdio_exit_handler+0xc>)
 8005416:	4903      	ldr	r1, [pc, #12]	; (8005424 <stdio_exit_handler+0x10>)
 8005418:	4803      	ldr	r0, [pc, #12]	; (8005428 <stdio_exit_handler+0x14>)
 800541a:	f000 b869 	b.w	80054f0 <_fwalk_sglue>
 800541e:	bf00      	nop
 8005420:	20000010 	.word	0x20000010
 8005424:	08007ea5 	.word	0x08007ea5
 8005428:	2000001c 	.word	0x2000001c

0800542c <cleanup_stdio>:
 800542c:	6841      	ldr	r1, [r0, #4]
 800542e:	4b0c      	ldr	r3, [pc, #48]	; (8005460 <cleanup_stdio+0x34>)
 8005430:	4299      	cmp	r1, r3
 8005432:	b510      	push	{r4, lr}
 8005434:	4604      	mov	r4, r0
 8005436:	d001      	beq.n	800543c <cleanup_stdio+0x10>
 8005438:	f002 fd34 	bl	8007ea4 <_fflush_r>
 800543c:	68a1      	ldr	r1, [r4, #8]
 800543e:	4b09      	ldr	r3, [pc, #36]	; (8005464 <cleanup_stdio+0x38>)
 8005440:	4299      	cmp	r1, r3
 8005442:	d002      	beq.n	800544a <cleanup_stdio+0x1e>
 8005444:	4620      	mov	r0, r4
 8005446:	f002 fd2d 	bl	8007ea4 <_fflush_r>
 800544a:	68e1      	ldr	r1, [r4, #12]
 800544c:	4b06      	ldr	r3, [pc, #24]	; (8005468 <cleanup_stdio+0x3c>)
 800544e:	4299      	cmp	r1, r3
 8005450:	d004      	beq.n	800545c <cleanup_stdio+0x30>
 8005452:	4620      	mov	r0, r4
 8005454:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005458:	f002 bd24 	b.w	8007ea4 <_fflush_r>
 800545c:	bd10      	pop	{r4, pc}
 800545e:	bf00      	nop
 8005460:	2000033c 	.word	0x2000033c
 8005464:	200003a4 	.word	0x200003a4
 8005468:	2000040c 	.word	0x2000040c

0800546c <global_stdio_init.part.0>:
 800546c:	b510      	push	{r4, lr}
 800546e:	4b0b      	ldr	r3, [pc, #44]	; (800549c <global_stdio_init.part.0+0x30>)
 8005470:	4c0b      	ldr	r4, [pc, #44]	; (80054a0 <global_stdio_init.part.0+0x34>)
 8005472:	4a0c      	ldr	r2, [pc, #48]	; (80054a4 <global_stdio_init.part.0+0x38>)
 8005474:	601a      	str	r2, [r3, #0]
 8005476:	4620      	mov	r0, r4
 8005478:	2200      	movs	r2, #0
 800547a:	2104      	movs	r1, #4
 800547c:	f7ff ffa6 	bl	80053cc <std>
 8005480:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005484:	2201      	movs	r2, #1
 8005486:	2109      	movs	r1, #9
 8005488:	f7ff ffa0 	bl	80053cc <std>
 800548c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005490:	2202      	movs	r2, #2
 8005492:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005496:	2112      	movs	r1, #18
 8005498:	f7ff bf98 	b.w	80053cc <std>
 800549c:	20000474 	.word	0x20000474
 80054a0:	2000033c 	.word	0x2000033c
 80054a4:	08005415 	.word	0x08005415

080054a8 <__sfp_lock_acquire>:
 80054a8:	4801      	ldr	r0, [pc, #4]	; (80054b0 <__sfp_lock_acquire+0x8>)
 80054aa:	f000 b91f 	b.w	80056ec <__retarget_lock_acquire_recursive>
 80054ae:	bf00      	nop
 80054b0:	2000047d 	.word	0x2000047d

080054b4 <__sfp_lock_release>:
 80054b4:	4801      	ldr	r0, [pc, #4]	; (80054bc <__sfp_lock_release+0x8>)
 80054b6:	f000 b91a 	b.w	80056ee <__retarget_lock_release_recursive>
 80054ba:	bf00      	nop
 80054bc:	2000047d 	.word	0x2000047d

080054c0 <__sinit>:
 80054c0:	b510      	push	{r4, lr}
 80054c2:	4604      	mov	r4, r0
 80054c4:	f7ff fff0 	bl	80054a8 <__sfp_lock_acquire>
 80054c8:	6a23      	ldr	r3, [r4, #32]
 80054ca:	b11b      	cbz	r3, 80054d4 <__sinit+0x14>
 80054cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054d0:	f7ff bff0 	b.w	80054b4 <__sfp_lock_release>
 80054d4:	4b04      	ldr	r3, [pc, #16]	; (80054e8 <__sinit+0x28>)
 80054d6:	6223      	str	r3, [r4, #32]
 80054d8:	4b04      	ldr	r3, [pc, #16]	; (80054ec <__sinit+0x2c>)
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d1f5      	bne.n	80054cc <__sinit+0xc>
 80054e0:	f7ff ffc4 	bl	800546c <global_stdio_init.part.0>
 80054e4:	e7f2      	b.n	80054cc <__sinit+0xc>
 80054e6:	bf00      	nop
 80054e8:	0800542d 	.word	0x0800542d
 80054ec:	20000474 	.word	0x20000474

080054f0 <_fwalk_sglue>:
 80054f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80054f4:	4607      	mov	r7, r0
 80054f6:	4688      	mov	r8, r1
 80054f8:	4614      	mov	r4, r2
 80054fa:	2600      	movs	r6, #0
 80054fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005500:	f1b9 0901 	subs.w	r9, r9, #1
 8005504:	d505      	bpl.n	8005512 <_fwalk_sglue+0x22>
 8005506:	6824      	ldr	r4, [r4, #0]
 8005508:	2c00      	cmp	r4, #0
 800550a:	d1f7      	bne.n	80054fc <_fwalk_sglue+0xc>
 800550c:	4630      	mov	r0, r6
 800550e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005512:	89ab      	ldrh	r3, [r5, #12]
 8005514:	2b01      	cmp	r3, #1
 8005516:	d907      	bls.n	8005528 <_fwalk_sglue+0x38>
 8005518:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800551c:	3301      	adds	r3, #1
 800551e:	d003      	beq.n	8005528 <_fwalk_sglue+0x38>
 8005520:	4629      	mov	r1, r5
 8005522:	4638      	mov	r0, r7
 8005524:	47c0      	blx	r8
 8005526:	4306      	orrs	r6, r0
 8005528:	3568      	adds	r5, #104	; 0x68
 800552a:	e7e9      	b.n	8005500 <_fwalk_sglue+0x10>

0800552c <siprintf>:
 800552c:	b40e      	push	{r1, r2, r3}
 800552e:	b500      	push	{lr}
 8005530:	b09c      	sub	sp, #112	; 0x70
 8005532:	ab1d      	add	r3, sp, #116	; 0x74
 8005534:	9002      	str	r0, [sp, #8]
 8005536:	9006      	str	r0, [sp, #24]
 8005538:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800553c:	4809      	ldr	r0, [pc, #36]	; (8005564 <siprintf+0x38>)
 800553e:	9107      	str	r1, [sp, #28]
 8005540:	9104      	str	r1, [sp, #16]
 8005542:	4909      	ldr	r1, [pc, #36]	; (8005568 <siprintf+0x3c>)
 8005544:	f853 2b04 	ldr.w	r2, [r3], #4
 8005548:	9105      	str	r1, [sp, #20]
 800554a:	6800      	ldr	r0, [r0, #0]
 800554c:	9301      	str	r3, [sp, #4]
 800554e:	a902      	add	r1, sp, #8
 8005550:	f002 fb24 	bl	8007b9c <_svfiprintf_r>
 8005554:	9b02      	ldr	r3, [sp, #8]
 8005556:	2200      	movs	r2, #0
 8005558:	701a      	strb	r2, [r3, #0]
 800555a:	b01c      	add	sp, #112	; 0x70
 800555c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005560:	b003      	add	sp, #12
 8005562:	4770      	bx	lr
 8005564:	20000068 	.word	0x20000068
 8005568:	ffff0208 	.word	0xffff0208

0800556c <__sread>:
 800556c:	b510      	push	{r4, lr}
 800556e:	460c      	mov	r4, r1
 8005570:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005574:	f000 f86c 	bl	8005650 <_read_r>
 8005578:	2800      	cmp	r0, #0
 800557a:	bfab      	itete	ge
 800557c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800557e:	89a3      	ldrhlt	r3, [r4, #12]
 8005580:	181b      	addge	r3, r3, r0
 8005582:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005586:	bfac      	ite	ge
 8005588:	6563      	strge	r3, [r4, #84]	; 0x54
 800558a:	81a3      	strhlt	r3, [r4, #12]
 800558c:	bd10      	pop	{r4, pc}

0800558e <__swrite>:
 800558e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005592:	461f      	mov	r7, r3
 8005594:	898b      	ldrh	r3, [r1, #12]
 8005596:	05db      	lsls	r3, r3, #23
 8005598:	4605      	mov	r5, r0
 800559a:	460c      	mov	r4, r1
 800559c:	4616      	mov	r6, r2
 800559e:	d505      	bpl.n	80055ac <__swrite+0x1e>
 80055a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055a4:	2302      	movs	r3, #2
 80055a6:	2200      	movs	r2, #0
 80055a8:	f000 f840 	bl	800562c <_lseek_r>
 80055ac:	89a3      	ldrh	r3, [r4, #12]
 80055ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80055b2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80055b6:	81a3      	strh	r3, [r4, #12]
 80055b8:	4632      	mov	r2, r6
 80055ba:	463b      	mov	r3, r7
 80055bc:	4628      	mov	r0, r5
 80055be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80055c2:	f000 b857 	b.w	8005674 <_write_r>

080055c6 <__sseek>:
 80055c6:	b510      	push	{r4, lr}
 80055c8:	460c      	mov	r4, r1
 80055ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055ce:	f000 f82d 	bl	800562c <_lseek_r>
 80055d2:	1c43      	adds	r3, r0, #1
 80055d4:	89a3      	ldrh	r3, [r4, #12]
 80055d6:	bf15      	itete	ne
 80055d8:	6560      	strne	r0, [r4, #84]	; 0x54
 80055da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80055de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80055e2:	81a3      	strheq	r3, [r4, #12]
 80055e4:	bf18      	it	ne
 80055e6:	81a3      	strhne	r3, [r4, #12]
 80055e8:	bd10      	pop	{r4, pc}

080055ea <__sclose>:
 80055ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055ee:	f000 b80d 	b.w	800560c <_close_r>

080055f2 <memset>:
 80055f2:	4402      	add	r2, r0
 80055f4:	4603      	mov	r3, r0
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d100      	bne.n	80055fc <memset+0xa>
 80055fa:	4770      	bx	lr
 80055fc:	f803 1b01 	strb.w	r1, [r3], #1
 8005600:	e7f9      	b.n	80055f6 <memset+0x4>
	...

08005604 <_localeconv_r>:
 8005604:	4800      	ldr	r0, [pc, #0]	; (8005608 <_localeconv_r+0x4>)
 8005606:	4770      	bx	lr
 8005608:	2000015c 	.word	0x2000015c

0800560c <_close_r>:
 800560c:	b538      	push	{r3, r4, r5, lr}
 800560e:	4d06      	ldr	r5, [pc, #24]	; (8005628 <_close_r+0x1c>)
 8005610:	2300      	movs	r3, #0
 8005612:	4604      	mov	r4, r0
 8005614:	4608      	mov	r0, r1
 8005616:	602b      	str	r3, [r5, #0]
 8005618:	f7fb fe03 	bl	8001222 <_close>
 800561c:	1c43      	adds	r3, r0, #1
 800561e:	d102      	bne.n	8005626 <_close_r+0x1a>
 8005620:	682b      	ldr	r3, [r5, #0]
 8005622:	b103      	cbz	r3, 8005626 <_close_r+0x1a>
 8005624:	6023      	str	r3, [r4, #0]
 8005626:	bd38      	pop	{r3, r4, r5, pc}
 8005628:	20000478 	.word	0x20000478

0800562c <_lseek_r>:
 800562c:	b538      	push	{r3, r4, r5, lr}
 800562e:	4d07      	ldr	r5, [pc, #28]	; (800564c <_lseek_r+0x20>)
 8005630:	4604      	mov	r4, r0
 8005632:	4608      	mov	r0, r1
 8005634:	4611      	mov	r1, r2
 8005636:	2200      	movs	r2, #0
 8005638:	602a      	str	r2, [r5, #0]
 800563a:	461a      	mov	r2, r3
 800563c:	f7fb fe18 	bl	8001270 <_lseek>
 8005640:	1c43      	adds	r3, r0, #1
 8005642:	d102      	bne.n	800564a <_lseek_r+0x1e>
 8005644:	682b      	ldr	r3, [r5, #0]
 8005646:	b103      	cbz	r3, 800564a <_lseek_r+0x1e>
 8005648:	6023      	str	r3, [r4, #0]
 800564a:	bd38      	pop	{r3, r4, r5, pc}
 800564c:	20000478 	.word	0x20000478

08005650 <_read_r>:
 8005650:	b538      	push	{r3, r4, r5, lr}
 8005652:	4d07      	ldr	r5, [pc, #28]	; (8005670 <_read_r+0x20>)
 8005654:	4604      	mov	r4, r0
 8005656:	4608      	mov	r0, r1
 8005658:	4611      	mov	r1, r2
 800565a:	2200      	movs	r2, #0
 800565c:	602a      	str	r2, [r5, #0]
 800565e:	461a      	mov	r2, r3
 8005660:	f7fb fda6 	bl	80011b0 <_read>
 8005664:	1c43      	adds	r3, r0, #1
 8005666:	d102      	bne.n	800566e <_read_r+0x1e>
 8005668:	682b      	ldr	r3, [r5, #0]
 800566a:	b103      	cbz	r3, 800566e <_read_r+0x1e>
 800566c:	6023      	str	r3, [r4, #0]
 800566e:	bd38      	pop	{r3, r4, r5, pc}
 8005670:	20000478 	.word	0x20000478

08005674 <_write_r>:
 8005674:	b538      	push	{r3, r4, r5, lr}
 8005676:	4d07      	ldr	r5, [pc, #28]	; (8005694 <_write_r+0x20>)
 8005678:	4604      	mov	r4, r0
 800567a:	4608      	mov	r0, r1
 800567c:	4611      	mov	r1, r2
 800567e:	2200      	movs	r2, #0
 8005680:	602a      	str	r2, [r5, #0]
 8005682:	461a      	mov	r2, r3
 8005684:	f7fb fdb1 	bl	80011ea <_write>
 8005688:	1c43      	adds	r3, r0, #1
 800568a:	d102      	bne.n	8005692 <_write_r+0x1e>
 800568c:	682b      	ldr	r3, [r5, #0]
 800568e:	b103      	cbz	r3, 8005692 <_write_r+0x1e>
 8005690:	6023      	str	r3, [r4, #0]
 8005692:	bd38      	pop	{r3, r4, r5, pc}
 8005694:	20000478 	.word	0x20000478

08005698 <__errno>:
 8005698:	4b01      	ldr	r3, [pc, #4]	; (80056a0 <__errno+0x8>)
 800569a:	6818      	ldr	r0, [r3, #0]
 800569c:	4770      	bx	lr
 800569e:	bf00      	nop
 80056a0:	20000068 	.word	0x20000068

080056a4 <__libc_init_array>:
 80056a4:	b570      	push	{r4, r5, r6, lr}
 80056a6:	4d0d      	ldr	r5, [pc, #52]	; (80056dc <__libc_init_array+0x38>)
 80056a8:	4c0d      	ldr	r4, [pc, #52]	; (80056e0 <__libc_init_array+0x3c>)
 80056aa:	1b64      	subs	r4, r4, r5
 80056ac:	10a4      	asrs	r4, r4, #2
 80056ae:	2600      	movs	r6, #0
 80056b0:	42a6      	cmp	r6, r4
 80056b2:	d109      	bne.n	80056c8 <__libc_init_array+0x24>
 80056b4:	4d0b      	ldr	r5, [pc, #44]	; (80056e4 <__libc_init_array+0x40>)
 80056b6:	4c0c      	ldr	r4, [pc, #48]	; (80056e8 <__libc_init_array+0x44>)
 80056b8:	f003 fb0a 	bl	8008cd0 <_init>
 80056bc:	1b64      	subs	r4, r4, r5
 80056be:	10a4      	asrs	r4, r4, #2
 80056c0:	2600      	movs	r6, #0
 80056c2:	42a6      	cmp	r6, r4
 80056c4:	d105      	bne.n	80056d2 <__libc_init_array+0x2e>
 80056c6:	bd70      	pop	{r4, r5, r6, pc}
 80056c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80056cc:	4798      	blx	r3
 80056ce:	3601      	adds	r6, #1
 80056d0:	e7ee      	b.n	80056b0 <__libc_init_array+0xc>
 80056d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80056d6:	4798      	blx	r3
 80056d8:	3601      	adds	r6, #1
 80056da:	e7f2      	b.n	80056c2 <__libc_init_array+0x1e>
 80056dc:	080091d0 	.word	0x080091d0
 80056e0:	080091d0 	.word	0x080091d0
 80056e4:	080091d0 	.word	0x080091d0
 80056e8:	080091d4 	.word	0x080091d4

080056ec <__retarget_lock_acquire_recursive>:
 80056ec:	4770      	bx	lr

080056ee <__retarget_lock_release_recursive>:
 80056ee:	4770      	bx	lr

080056f0 <nanf>:
 80056f0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80056f8 <nanf+0x8>
 80056f4:	4770      	bx	lr
 80056f6:	bf00      	nop
 80056f8:	7fc00000 	.word	0x7fc00000

080056fc <quorem>:
 80056fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005700:	6903      	ldr	r3, [r0, #16]
 8005702:	690c      	ldr	r4, [r1, #16]
 8005704:	42a3      	cmp	r3, r4
 8005706:	4607      	mov	r7, r0
 8005708:	db7e      	blt.n	8005808 <quorem+0x10c>
 800570a:	3c01      	subs	r4, #1
 800570c:	f101 0814 	add.w	r8, r1, #20
 8005710:	f100 0514 	add.w	r5, r0, #20
 8005714:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005718:	9301      	str	r3, [sp, #4]
 800571a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800571e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005722:	3301      	adds	r3, #1
 8005724:	429a      	cmp	r2, r3
 8005726:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800572a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800572e:	fbb2 f6f3 	udiv	r6, r2, r3
 8005732:	d331      	bcc.n	8005798 <quorem+0x9c>
 8005734:	f04f 0e00 	mov.w	lr, #0
 8005738:	4640      	mov	r0, r8
 800573a:	46ac      	mov	ip, r5
 800573c:	46f2      	mov	sl, lr
 800573e:	f850 2b04 	ldr.w	r2, [r0], #4
 8005742:	b293      	uxth	r3, r2
 8005744:	fb06 e303 	mla	r3, r6, r3, lr
 8005748:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800574c:	0c1a      	lsrs	r2, r3, #16
 800574e:	b29b      	uxth	r3, r3
 8005750:	ebaa 0303 	sub.w	r3, sl, r3
 8005754:	f8dc a000 	ldr.w	sl, [ip]
 8005758:	fa13 f38a 	uxtah	r3, r3, sl
 800575c:	fb06 220e 	mla	r2, r6, lr, r2
 8005760:	9300      	str	r3, [sp, #0]
 8005762:	9b00      	ldr	r3, [sp, #0]
 8005764:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005768:	b292      	uxth	r2, r2
 800576a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800576e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005772:	f8bd 3000 	ldrh.w	r3, [sp]
 8005776:	4581      	cmp	r9, r0
 8005778:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800577c:	f84c 3b04 	str.w	r3, [ip], #4
 8005780:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005784:	d2db      	bcs.n	800573e <quorem+0x42>
 8005786:	f855 300b 	ldr.w	r3, [r5, fp]
 800578a:	b92b      	cbnz	r3, 8005798 <quorem+0x9c>
 800578c:	9b01      	ldr	r3, [sp, #4]
 800578e:	3b04      	subs	r3, #4
 8005790:	429d      	cmp	r5, r3
 8005792:	461a      	mov	r2, r3
 8005794:	d32c      	bcc.n	80057f0 <quorem+0xf4>
 8005796:	613c      	str	r4, [r7, #16]
 8005798:	4638      	mov	r0, r7
 800579a:	f001 f96b 	bl	8006a74 <__mcmp>
 800579e:	2800      	cmp	r0, #0
 80057a0:	db22      	blt.n	80057e8 <quorem+0xec>
 80057a2:	3601      	adds	r6, #1
 80057a4:	4629      	mov	r1, r5
 80057a6:	2000      	movs	r0, #0
 80057a8:	f858 2b04 	ldr.w	r2, [r8], #4
 80057ac:	f8d1 c000 	ldr.w	ip, [r1]
 80057b0:	b293      	uxth	r3, r2
 80057b2:	1ac3      	subs	r3, r0, r3
 80057b4:	0c12      	lsrs	r2, r2, #16
 80057b6:	fa13 f38c 	uxtah	r3, r3, ip
 80057ba:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80057be:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80057c2:	b29b      	uxth	r3, r3
 80057c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80057c8:	45c1      	cmp	r9, r8
 80057ca:	f841 3b04 	str.w	r3, [r1], #4
 80057ce:	ea4f 4022 	mov.w	r0, r2, asr #16
 80057d2:	d2e9      	bcs.n	80057a8 <quorem+0xac>
 80057d4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80057d8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80057dc:	b922      	cbnz	r2, 80057e8 <quorem+0xec>
 80057de:	3b04      	subs	r3, #4
 80057e0:	429d      	cmp	r5, r3
 80057e2:	461a      	mov	r2, r3
 80057e4:	d30a      	bcc.n	80057fc <quorem+0x100>
 80057e6:	613c      	str	r4, [r7, #16]
 80057e8:	4630      	mov	r0, r6
 80057ea:	b003      	add	sp, #12
 80057ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057f0:	6812      	ldr	r2, [r2, #0]
 80057f2:	3b04      	subs	r3, #4
 80057f4:	2a00      	cmp	r2, #0
 80057f6:	d1ce      	bne.n	8005796 <quorem+0x9a>
 80057f8:	3c01      	subs	r4, #1
 80057fa:	e7c9      	b.n	8005790 <quorem+0x94>
 80057fc:	6812      	ldr	r2, [r2, #0]
 80057fe:	3b04      	subs	r3, #4
 8005800:	2a00      	cmp	r2, #0
 8005802:	d1f0      	bne.n	80057e6 <quorem+0xea>
 8005804:	3c01      	subs	r4, #1
 8005806:	e7eb      	b.n	80057e0 <quorem+0xe4>
 8005808:	2000      	movs	r0, #0
 800580a:	e7ee      	b.n	80057ea <quorem+0xee>
 800580c:	0000      	movs	r0, r0
	...

08005810 <_dtoa_r>:
 8005810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005814:	ed2d 8b02 	vpush	{d8}
 8005818:	69c5      	ldr	r5, [r0, #28]
 800581a:	b091      	sub	sp, #68	; 0x44
 800581c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005820:	ec59 8b10 	vmov	r8, r9, d0
 8005824:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 8005826:	9106      	str	r1, [sp, #24]
 8005828:	4606      	mov	r6, r0
 800582a:	9208      	str	r2, [sp, #32]
 800582c:	930c      	str	r3, [sp, #48]	; 0x30
 800582e:	b975      	cbnz	r5, 800584e <_dtoa_r+0x3e>
 8005830:	2010      	movs	r0, #16
 8005832:	f000 fda5 	bl	8006380 <malloc>
 8005836:	4602      	mov	r2, r0
 8005838:	61f0      	str	r0, [r6, #28]
 800583a:	b920      	cbnz	r0, 8005846 <_dtoa_r+0x36>
 800583c:	4ba6      	ldr	r3, [pc, #664]	; (8005ad8 <_dtoa_r+0x2c8>)
 800583e:	21ef      	movs	r1, #239	; 0xef
 8005840:	48a6      	ldr	r0, [pc, #664]	; (8005adc <_dtoa_r+0x2cc>)
 8005842:	f002 fba9 	bl	8007f98 <__assert_func>
 8005846:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800584a:	6005      	str	r5, [r0, #0]
 800584c:	60c5      	str	r5, [r0, #12]
 800584e:	69f3      	ldr	r3, [r6, #28]
 8005850:	6819      	ldr	r1, [r3, #0]
 8005852:	b151      	cbz	r1, 800586a <_dtoa_r+0x5a>
 8005854:	685a      	ldr	r2, [r3, #4]
 8005856:	604a      	str	r2, [r1, #4]
 8005858:	2301      	movs	r3, #1
 800585a:	4093      	lsls	r3, r2
 800585c:	608b      	str	r3, [r1, #8]
 800585e:	4630      	mov	r0, r6
 8005860:	f000 fe82 	bl	8006568 <_Bfree>
 8005864:	69f3      	ldr	r3, [r6, #28]
 8005866:	2200      	movs	r2, #0
 8005868:	601a      	str	r2, [r3, #0]
 800586a:	f1b9 0300 	subs.w	r3, r9, #0
 800586e:	bfbb      	ittet	lt
 8005870:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005874:	9303      	strlt	r3, [sp, #12]
 8005876:	2300      	movge	r3, #0
 8005878:	2201      	movlt	r2, #1
 800587a:	bfac      	ite	ge
 800587c:	6023      	strge	r3, [r4, #0]
 800587e:	6022      	strlt	r2, [r4, #0]
 8005880:	4b97      	ldr	r3, [pc, #604]	; (8005ae0 <_dtoa_r+0x2d0>)
 8005882:	9c03      	ldr	r4, [sp, #12]
 8005884:	43a3      	bics	r3, r4
 8005886:	d11c      	bne.n	80058c2 <_dtoa_r+0xb2>
 8005888:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800588a:	f242 730f 	movw	r3, #9999	; 0x270f
 800588e:	6013      	str	r3, [r2, #0]
 8005890:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8005894:	ea53 0308 	orrs.w	r3, r3, r8
 8005898:	f000 84fb 	beq.w	8006292 <_dtoa_r+0xa82>
 800589c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800589e:	b963      	cbnz	r3, 80058ba <_dtoa_r+0xaa>
 80058a0:	4b90      	ldr	r3, [pc, #576]	; (8005ae4 <_dtoa_r+0x2d4>)
 80058a2:	e020      	b.n	80058e6 <_dtoa_r+0xd6>
 80058a4:	4b90      	ldr	r3, [pc, #576]	; (8005ae8 <_dtoa_r+0x2d8>)
 80058a6:	9301      	str	r3, [sp, #4]
 80058a8:	3308      	adds	r3, #8
 80058aa:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80058ac:	6013      	str	r3, [r2, #0]
 80058ae:	9801      	ldr	r0, [sp, #4]
 80058b0:	b011      	add	sp, #68	; 0x44
 80058b2:	ecbd 8b02 	vpop	{d8}
 80058b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058ba:	4b8a      	ldr	r3, [pc, #552]	; (8005ae4 <_dtoa_r+0x2d4>)
 80058bc:	9301      	str	r3, [sp, #4]
 80058be:	3303      	adds	r3, #3
 80058c0:	e7f3      	b.n	80058aa <_dtoa_r+0x9a>
 80058c2:	ed9d 8b02 	vldr	d8, [sp, #8]
 80058c6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80058ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058ce:	d10c      	bne.n	80058ea <_dtoa_r+0xda>
 80058d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80058d2:	2301      	movs	r3, #1
 80058d4:	6013      	str	r3, [r2, #0]
 80058d6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80058d8:	2b00      	cmp	r3, #0
 80058da:	f000 84d7 	beq.w	800628c <_dtoa_r+0xa7c>
 80058de:	4b83      	ldr	r3, [pc, #524]	; (8005aec <_dtoa_r+0x2dc>)
 80058e0:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80058e2:	6013      	str	r3, [r2, #0]
 80058e4:	3b01      	subs	r3, #1
 80058e6:	9301      	str	r3, [sp, #4]
 80058e8:	e7e1      	b.n	80058ae <_dtoa_r+0x9e>
 80058ea:	aa0e      	add	r2, sp, #56	; 0x38
 80058ec:	a90f      	add	r1, sp, #60	; 0x3c
 80058ee:	4630      	mov	r0, r6
 80058f0:	eeb0 0b48 	vmov.f64	d0, d8
 80058f4:	f001 f9d4 	bl	8006ca0 <__d2b>
 80058f8:	f3c4 530a 	ubfx	r3, r4, #20, #11
 80058fc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80058fe:	4605      	mov	r5, r0
 8005900:	2b00      	cmp	r3, #0
 8005902:	d046      	beq.n	8005992 <_dtoa_r+0x182>
 8005904:	eeb0 7b48 	vmov.f64	d7, d8
 8005908:	ee18 1a90 	vmov	r1, s17
 800590c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8005910:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 8005914:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8005918:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800591c:	2000      	movs	r0, #0
 800591e:	ee07 1a90 	vmov	s15, r1
 8005922:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 8005926:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8005ac0 <_dtoa_r+0x2b0>
 800592a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800592e:	ed9f 6b66 	vldr	d6, [pc, #408]	; 8005ac8 <_dtoa_r+0x2b8>
 8005932:	eea7 6b05 	vfma.f64	d6, d7, d5
 8005936:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8005ad0 <_dtoa_r+0x2c0>
 800593a:	ee07 3a90 	vmov	s15, r3
 800593e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8005942:	eeb0 7b46 	vmov.f64	d7, d6
 8005946:	eea4 7b05 	vfma.f64	d7, d4, d5
 800594a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800594e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8005952:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005956:	ee16 ba90 	vmov	fp, s13
 800595a:	9009      	str	r0, [sp, #36]	; 0x24
 800595c:	d508      	bpl.n	8005970 <_dtoa_r+0x160>
 800595e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8005962:	eeb4 6b47 	vcmp.f64	d6, d7
 8005966:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800596a:	bf18      	it	ne
 800596c:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8005970:	f1bb 0f16 	cmp.w	fp, #22
 8005974:	d82b      	bhi.n	80059ce <_dtoa_r+0x1be>
 8005976:	495e      	ldr	r1, [pc, #376]	; (8005af0 <_dtoa_r+0x2e0>)
 8005978:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 800597c:	ed91 7b00 	vldr	d7, [r1]
 8005980:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8005984:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005988:	d501      	bpl.n	800598e <_dtoa_r+0x17e>
 800598a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800598e:	2100      	movs	r1, #0
 8005990:	e01e      	b.n	80059d0 <_dtoa_r+0x1c0>
 8005992:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005994:	4413      	add	r3, r2
 8005996:	f203 4132 	addw	r1, r3, #1074	; 0x432
 800599a:	2920      	cmp	r1, #32
 800599c:	bfc1      	itttt	gt
 800599e:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 80059a2:	408c      	lslgt	r4, r1
 80059a4:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 80059a8:	fa28 f101 	lsrgt.w	r1, r8, r1
 80059ac:	bfd6      	itet	le
 80059ae:	f1c1 0120 	rsble	r1, r1, #32
 80059b2:	4321      	orrgt	r1, r4
 80059b4:	fa08 f101 	lslle.w	r1, r8, r1
 80059b8:	ee07 1a90 	vmov	s15, r1
 80059bc:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80059c0:	3b01      	subs	r3, #1
 80059c2:	ee17 1a90 	vmov	r1, s15
 80059c6:	2001      	movs	r0, #1
 80059c8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80059cc:	e7a7      	b.n	800591e <_dtoa_r+0x10e>
 80059ce:	2101      	movs	r1, #1
 80059d0:	1ad2      	subs	r2, r2, r3
 80059d2:	1e53      	subs	r3, r2, #1
 80059d4:	9305      	str	r3, [sp, #20]
 80059d6:	bf45      	ittet	mi
 80059d8:	f1c2 0301 	rsbmi	r3, r2, #1
 80059dc:	9304      	strmi	r3, [sp, #16]
 80059de:	2300      	movpl	r3, #0
 80059e0:	2300      	movmi	r3, #0
 80059e2:	bf4c      	ite	mi
 80059e4:	9305      	strmi	r3, [sp, #20]
 80059e6:	9304      	strpl	r3, [sp, #16]
 80059e8:	f1bb 0f00 	cmp.w	fp, #0
 80059ec:	910b      	str	r1, [sp, #44]	; 0x2c
 80059ee:	db18      	blt.n	8005a22 <_dtoa_r+0x212>
 80059f0:	9b05      	ldr	r3, [sp, #20]
 80059f2:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 80059f6:	445b      	add	r3, fp
 80059f8:	9305      	str	r3, [sp, #20]
 80059fa:	2300      	movs	r3, #0
 80059fc:	9a06      	ldr	r2, [sp, #24]
 80059fe:	2a09      	cmp	r2, #9
 8005a00:	d848      	bhi.n	8005a94 <_dtoa_r+0x284>
 8005a02:	2a05      	cmp	r2, #5
 8005a04:	bfc4      	itt	gt
 8005a06:	3a04      	subgt	r2, #4
 8005a08:	9206      	strgt	r2, [sp, #24]
 8005a0a:	9a06      	ldr	r2, [sp, #24]
 8005a0c:	f1a2 0202 	sub.w	r2, r2, #2
 8005a10:	bfcc      	ite	gt
 8005a12:	2400      	movgt	r4, #0
 8005a14:	2401      	movle	r4, #1
 8005a16:	2a03      	cmp	r2, #3
 8005a18:	d847      	bhi.n	8005aaa <_dtoa_r+0x29a>
 8005a1a:	e8df f002 	tbb	[pc, r2]
 8005a1e:	2d0b      	.short	0x2d0b
 8005a20:	392b      	.short	0x392b
 8005a22:	9b04      	ldr	r3, [sp, #16]
 8005a24:	2200      	movs	r2, #0
 8005a26:	eba3 030b 	sub.w	r3, r3, fp
 8005a2a:	9304      	str	r3, [sp, #16]
 8005a2c:	920a      	str	r2, [sp, #40]	; 0x28
 8005a2e:	f1cb 0300 	rsb	r3, fp, #0
 8005a32:	e7e3      	b.n	80059fc <_dtoa_r+0x1ec>
 8005a34:	2200      	movs	r2, #0
 8005a36:	9207      	str	r2, [sp, #28]
 8005a38:	9a08      	ldr	r2, [sp, #32]
 8005a3a:	2a00      	cmp	r2, #0
 8005a3c:	dc38      	bgt.n	8005ab0 <_dtoa_r+0x2a0>
 8005a3e:	f04f 0a01 	mov.w	sl, #1
 8005a42:	46d1      	mov	r9, sl
 8005a44:	4652      	mov	r2, sl
 8005a46:	f8cd a020 	str.w	sl, [sp, #32]
 8005a4a:	69f7      	ldr	r7, [r6, #28]
 8005a4c:	2100      	movs	r1, #0
 8005a4e:	2004      	movs	r0, #4
 8005a50:	f100 0c14 	add.w	ip, r0, #20
 8005a54:	4594      	cmp	ip, r2
 8005a56:	d930      	bls.n	8005aba <_dtoa_r+0x2aa>
 8005a58:	6079      	str	r1, [r7, #4]
 8005a5a:	4630      	mov	r0, r6
 8005a5c:	930d      	str	r3, [sp, #52]	; 0x34
 8005a5e:	f000 fd43 	bl	80064e8 <_Balloc>
 8005a62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005a64:	9001      	str	r0, [sp, #4]
 8005a66:	4602      	mov	r2, r0
 8005a68:	2800      	cmp	r0, #0
 8005a6a:	d145      	bne.n	8005af8 <_dtoa_r+0x2e8>
 8005a6c:	4b21      	ldr	r3, [pc, #132]	; (8005af4 <_dtoa_r+0x2e4>)
 8005a6e:	f240 11af 	movw	r1, #431	; 0x1af
 8005a72:	e6e5      	b.n	8005840 <_dtoa_r+0x30>
 8005a74:	2201      	movs	r2, #1
 8005a76:	e7de      	b.n	8005a36 <_dtoa_r+0x226>
 8005a78:	2200      	movs	r2, #0
 8005a7a:	9207      	str	r2, [sp, #28]
 8005a7c:	9a08      	ldr	r2, [sp, #32]
 8005a7e:	eb0b 0a02 	add.w	sl, fp, r2
 8005a82:	f10a 0901 	add.w	r9, sl, #1
 8005a86:	464a      	mov	r2, r9
 8005a88:	2a01      	cmp	r2, #1
 8005a8a:	bfb8      	it	lt
 8005a8c:	2201      	movlt	r2, #1
 8005a8e:	e7dc      	b.n	8005a4a <_dtoa_r+0x23a>
 8005a90:	2201      	movs	r2, #1
 8005a92:	e7f2      	b.n	8005a7a <_dtoa_r+0x26a>
 8005a94:	2401      	movs	r4, #1
 8005a96:	2200      	movs	r2, #0
 8005a98:	e9cd 2406 	strd	r2, r4, [sp, #24]
 8005a9c:	f04f 3aff 	mov.w	sl, #4294967295
 8005aa0:	2100      	movs	r1, #0
 8005aa2:	46d1      	mov	r9, sl
 8005aa4:	2212      	movs	r2, #18
 8005aa6:	9108      	str	r1, [sp, #32]
 8005aa8:	e7cf      	b.n	8005a4a <_dtoa_r+0x23a>
 8005aaa:	2201      	movs	r2, #1
 8005aac:	9207      	str	r2, [sp, #28]
 8005aae:	e7f5      	b.n	8005a9c <_dtoa_r+0x28c>
 8005ab0:	f8dd a020 	ldr.w	sl, [sp, #32]
 8005ab4:	46d1      	mov	r9, sl
 8005ab6:	4652      	mov	r2, sl
 8005ab8:	e7c7      	b.n	8005a4a <_dtoa_r+0x23a>
 8005aba:	3101      	adds	r1, #1
 8005abc:	0040      	lsls	r0, r0, #1
 8005abe:	e7c7      	b.n	8005a50 <_dtoa_r+0x240>
 8005ac0:	636f4361 	.word	0x636f4361
 8005ac4:	3fd287a7 	.word	0x3fd287a7
 8005ac8:	8b60c8b3 	.word	0x8b60c8b3
 8005acc:	3fc68a28 	.word	0x3fc68a28
 8005ad0:	509f79fb 	.word	0x509f79fb
 8005ad4:	3fd34413 	.word	0x3fd34413
 8005ad8:	08008de2 	.word	0x08008de2
 8005adc:	08008df9 	.word	0x08008df9
 8005ae0:	7ff00000 	.word	0x7ff00000
 8005ae4:	08008dde 	.word	0x08008dde
 8005ae8:	08008dd5 	.word	0x08008dd5
 8005aec:	08008dad 	.word	0x08008dad
 8005af0:	08008ee8 	.word	0x08008ee8
 8005af4:	08008e51 	.word	0x08008e51
 8005af8:	69f2      	ldr	r2, [r6, #28]
 8005afa:	9901      	ldr	r1, [sp, #4]
 8005afc:	6011      	str	r1, [r2, #0]
 8005afe:	f1b9 0f0e 	cmp.w	r9, #14
 8005b02:	d86c      	bhi.n	8005bde <_dtoa_r+0x3ce>
 8005b04:	2c00      	cmp	r4, #0
 8005b06:	d06a      	beq.n	8005bde <_dtoa_r+0x3ce>
 8005b08:	f1bb 0f00 	cmp.w	fp, #0
 8005b0c:	f340 80a0 	ble.w	8005c50 <_dtoa_r+0x440>
 8005b10:	4ac1      	ldr	r2, [pc, #772]	; (8005e18 <_dtoa_r+0x608>)
 8005b12:	f00b 010f 	and.w	r1, fp, #15
 8005b16:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8005b1a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005b1e:	ed92 7b00 	vldr	d7, [r2]
 8005b22:	ea4f 122b 	mov.w	r2, fp, asr #4
 8005b26:	f000 8087 	beq.w	8005c38 <_dtoa_r+0x428>
 8005b2a:	49bc      	ldr	r1, [pc, #752]	; (8005e1c <_dtoa_r+0x60c>)
 8005b2c:	ed91 6b08 	vldr	d6, [r1, #32]
 8005b30:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8005b34:	ed8d 6b02 	vstr	d6, [sp, #8]
 8005b38:	f002 020f 	and.w	r2, r2, #15
 8005b3c:	2103      	movs	r1, #3
 8005b3e:	48b7      	ldr	r0, [pc, #732]	; (8005e1c <_dtoa_r+0x60c>)
 8005b40:	2a00      	cmp	r2, #0
 8005b42:	d17b      	bne.n	8005c3c <_dtoa_r+0x42c>
 8005b44:	ed9d 6b02 	vldr	d6, [sp, #8]
 8005b48:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8005b4c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005b50:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005b52:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005b56:	2a00      	cmp	r2, #0
 8005b58:	f000 80a0 	beq.w	8005c9c <_dtoa_r+0x48c>
 8005b5c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8005b60:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005b64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b68:	f140 8098 	bpl.w	8005c9c <_dtoa_r+0x48c>
 8005b6c:	f1b9 0f00 	cmp.w	r9, #0
 8005b70:	f000 8094 	beq.w	8005c9c <_dtoa_r+0x48c>
 8005b74:	f1ba 0f00 	cmp.w	sl, #0
 8005b78:	dd2f      	ble.n	8005bda <_dtoa_r+0x3ca>
 8005b7a:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8005b7e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005b82:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005b86:	f10b 32ff 	add.w	r2, fp, #4294967295
 8005b8a:	3101      	adds	r1, #1
 8005b8c:	4654      	mov	r4, sl
 8005b8e:	ed9d 6b02 	vldr	d6, [sp, #8]
 8005b92:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8005b96:	ee07 1a90 	vmov	s15, r1
 8005b9a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8005b9e:	eea7 5b06 	vfma.f64	d5, d7, d6
 8005ba2:	ee15 7a90 	vmov	r7, s11
 8005ba6:	ec51 0b15 	vmov	r0, r1, d5
 8005baa:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 8005bae:	2c00      	cmp	r4, #0
 8005bb0:	d177      	bne.n	8005ca2 <_dtoa_r+0x492>
 8005bb2:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8005bb6:	ee36 6b47 	vsub.f64	d6, d6, d7
 8005bba:	ec41 0b17 	vmov	d7, r0, r1
 8005bbe:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005bc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bc6:	f300 826a 	bgt.w	800609e <_dtoa_r+0x88e>
 8005bca:	eeb1 7b47 	vneg.f64	d7, d7
 8005bce:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005bd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bd6:	f100 8260 	bmi.w	800609a <_dtoa_r+0x88a>
 8005bda:	ed8d 8b02 	vstr	d8, [sp, #8]
 8005bde:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005be0:	2a00      	cmp	r2, #0
 8005be2:	f2c0 811d 	blt.w	8005e20 <_dtoa_r+0x610>
 8005be6:	f1bb 0f0e 	cmp.w	fp, #14
 8005bea:	f300 8119 	bgt.w	8005e20 <_dtoa_r+0x610>
 8005bee:	4b8a      	ldr	r3, [pc, #552]	; (8005e18 <_dtoa_r+0x608>)
 8005bf0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005bf4:	ed93 6b00 	vldr	d6, [r3]
 8005bf8:	9b08      	ldr	r3, [sp, #32]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	f280 80b7 	bge.w	8005d6e <_dtoa_r+0x55e>
 8005c00:	f1b9 0f00 	cmp.w	r9, #0
 8005c04:	f300 80b3 	bgt.w	8005d6e <_dtoa_r+0x55e>
 8005c08:	f040 8246 	bne.w	8006098 <_dtoa_r+0x888>
 8005c0c:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8005c10:	ee26 6b07 	vmul.f64	d6, d6, d7
 8005c14:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005c18:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005c1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c20:	464c      	mov	r4, r9
 8005c22:	464f      	mov	r7, r9
 8005c24:	f280 821c 	bge.w	8006060 <_dtoa_r+0x850>
 8005c28:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005c2c:	2331      	movs	r3, #49	; 0x31
 8005c2e:	f808 3b01 	strb.w	r3, [r8], #1
 8005c32:	f10b 0b01 	add.w	fp, fp, #1
 8005c36:	e218      	b.n	800606a <_dtoa_r+0x85a>
 8005c38:	2102      	movs	r1, #2
 8005c3a:	e780      	b.n	8005b3e <_dtoa_r+0x32e>
 8005c3c:	07d4      	lsls	r4, r2, #31
 8005c3e:	d504      	bpl.n	8005c4a <_dtoa_r+0x43a>
 8005c40:	ed90 6b00 	vldr	d6, [r0]
 8005c44:	3101      	adds	r1, #1
 8005c46:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005c4a:	1052      	asrs	r2, r2, #1
 8005c4c:	3008      	adds	r0, #8
 8005c4e:	e777      	b.n	8005b40 <_dtoa_r+0x330>
 8005c50:	d022      	beq.n	8005c98 <_dtoa_r+0x488>
 8005c52:	f1cb 0200 	rsb	r2, fp, #0
 8005c56:	4970      	ldr	r1, [pc, #448]	; (8005e18 <_dtoa_r+0x608>)
 8005c58:	f002 000f 	and.w	r0, r2, #15
 8005c5c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8005c60:	ed91 7b00 	vldr	d7, [r1]
 8005c64:	ee28 7b07 	vmul.f64	d7, d8, d7
 8005c68:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005c6c:	486b      	ldr	r0, [pc, #428]	; (8005e1c <_dtoa_r+0x60c>)
 8005c6e:	1112      	asrs	r2, r2, #4
 8005c70:	2400      	movs	r4, #0
 8005c72:	2102      	movs	r1, #2
 8005c74:	b92a      	cbnz	r2, 8005c82 <_dtoa_r+0x472>
 8005c76:	2c00      	cmp	r4, #0
 8005c78:	f43f af6a 	beq.w	8005b50 <_dtoa_r+0x340>
 8005c7c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005c80:	e766      	b.n	8005b50 <_dtoa_r+0x340>
 8005c82:	07d7      	lsls	r7, r2, #31
 8005c84:	d505      	bpl.n	8005c92 <_dtoa_r+0x482>
 8005c86:	ed90 6b00 	vldr	d6, [r0]
 8005c8a:	3101      	adds	r1, #1
 8005c8c:	2401      	movs	r4, #1
 8005c8e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005c92:	1052      	asrs	r2, r2, #1
 8005c94:	3008      	adds	r0, #8
 8005c96:	e7ed      	b.n	8005c74 <_dtoa_r+0x464>
 8005c98:	2102      	movs	r1, #2
 8005c9a:	e759      	b.n	8005b50 <_dtoa_r+0x340>
 8005c9c:	465a      	mov	r2, fp
 8005c9e:	464c      	mov	r4, r9
 8005ca0:	e775      	b.n	8005b8e <_dtoa_r+0x37e>
 8005ca2:	ec41 0b17 	vmov	d7, r0, r1
 8005ca6:	495c      	ldr	r1, [pc, #368]	; (8005e18 <_dtoa_r+0x608>)
 8005ca8:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 8005cac:	ed11 4b02 	vldr	d4, [r1, #-8]
 8005cb0:	9901      	ldr	r1, [sp, #4]
 8005cb2:	440c      	add	r4, r1
 8005cb4:	9907      	ldr	r1, [sp, #28]
 8005cb6:	b351      	cbz	r1, 8005d0e <_dtoa_r+0x4fe>
 8005cb8:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8005cbc:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8005cc0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005cc4:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8005cc8:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8005ccc:	ee35 7b47 	vsub.f64	d7, d5, d7
 8005cd0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8005cd4:	ee14 1a90 	vmov	r1, s9
 8005cd8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8005cdc:	3130      	adds	r1, #48	; 0x30
 8005cde:	ee36 6b45 	vsub.f64	d6, d6, d5
 8005ce2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005ce6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cea:	f808 1b01 	strb.w	r1, [r8], #1
 8005cee:	d439      	bmi.n	8005d64 <_dtoa_r+0x554>
 8005cf0:	ee32 5b46 	vsub.f64	d5, d2, d6
 8005cf4:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8005cf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cfc:	d472      	bmi.n	8005de4 <_dtoa_r+0x5d4>
 8005cfe:	45a0      	cmp	r8, r4
 8005d00:	f43f af6b 	beq.w	8005bda <_dtoa_r+0x3ca>
 8005d04:	ee27 7b03 	vmul.f64	d7, d7, d3
 8005d08:	ee26 6b03 	vmul.f64	d6, d6, d3
 8005d0c:	e7e0      	b.n	8005cd0 <_dtoa_r+0x4c0>
 8005d0e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005d12:	ee27 7b04 	vmul.f64	d7, d7, d4
 8005d16:	4620      	mov	r0, r4
 8005d18:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8005d1c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8005d20:	ee14 1a90 	vmov	r1, s9
 8005d24:	3130      	adds	r1, #48	; 0x30
 8005d26:	f808 1b01 	strb.w	r1, [r8], #1
 8005d2a:	45a0      	cmp	r8, r4
 8005d2c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8005d30:	ee36 6b45 	vsub.f64	d6, d6, d5
 8005d34:	d118      	bne.n	8005d68 <_dtoa_r+0x558>
 8005d36:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8005d3a:	ee37 4b05 	vadd.f64	d4, d7, d5
 8005d3e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8005d42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d46:	dc4d      	bgt.n	8005de4 <_dtoa_r+0x5d4>
 8005d48:	ee35 5b47 	vsub.f64	d5, d5, d7
 8005d4c:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8005d50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d54:	f57f af41 	bpl.w	8005bda <_dtoa_r+0x3ca>
 8005d58:	4680      	mov	r8, r0
 8005d5a:	3801      	subs	r0, #1
 8005d5c:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8005d60:	2b30      	cmp	r3, #48	; 0x30
 8005d62:	d0f9      	beq.n	8005d58 <_dtoa_r+0x548>
 8005d64:	4693      	mov	fp, r2
 8005d66:	e02a      	b.n	8005dbe <_dtoa_r+0x5ae>
 8005d68:	ee26 6b03 	vmul.f64	d6, d6, d3
 8005d6c:	e7d6      	b.n	8005d1c <_dtoa_r+0x50c>
 8005d6e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005d72:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8005d76:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005d7a:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8005d7e:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8005d82:	ee15 3a10 	vmov	r3, s10
 8005d86:	3330      	adds	r3, #48	; 0x30
 8005d88:	f808 3b01 	strb.w	r3, [r8], #1
 8005d8c:	9b01      	ldr	r3, [sp, #4]
 8005d8e:	eba8 0303 	sub.w	r3, r8, r3
 8005d92:	4599      	cmp	r9, r3
 8005d94:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8005d98:	eea3 7b46 	vfms.f64	d7, d3, d6
 8005d9c:	d133      	bne.n	8005e06 <_dtoa_r+0x5f6>
 8005d9e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8005da2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005da6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005daa:	dc1a      	bgt.n	8005de2 <_dtoa_r+0x5d2>
 8005dac:	eeb4 7b46 	vcmp.f64	d7, d6
 8005db0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005db4:	d103      	bne.n	8005dbe <_dtoa_r+0x5ae>
 8005db6:	ee15 3a10 	vmov	r3, s10
 8005dba:	07d9      	lsls	r1, r3, #31
 8005dbc:	d411      	bmi.n	8005de2 <_dtoa_r+0x5d2>
 8005dbe:	4629      	mov	r1, r5
 8005dc0:	4630      	mov	r0, r6
 8005dc2:	f000 fbd1 	bl	8006568 <_Bfree>
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005dca:	f888 3000 	strb.w	r3, [r8]
 8005dce:	f10b 0301 	add.w	r3, fp, #1
 8005dd2:	6013      	str	r3, [r2, #0]
 8005dd4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	f43f ad69 	beq.w	80058ae <_dtoa_r+0x9e>
 8005ddc:	f8c3 8000 	str.w	r8, [r3]
 8005de0:	e565      	b.n	80058ae <_dtoa_r+0x9e>
 8005de2:	465a      	mov	r2, fp
 8005de4:	4643      	mov	r3, r8
 8005de6:	4698      	mov	r8, r3
 8005de8:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 8005dec:	2939      	cmp	r1, #57	; 0x39
 8005dee:	d106      	bne.n	8005dfe <_dtoa_r+0x5ee>
 8005df0:	9901      	ldr	r1, [sp, #4]
 8005df2:	4299      	cmp	r1, r3
 8005df4:	d1f7      	bne.n	8005de6 <_dtoa_r+0x5d6>
 8005df6:	9801      	ldr	r0, [sp, #4]
 8005df8:	2130      	movs	r1, #48	; 0x30
 8005dfa:	3201      	adds	r2, #1
 8005dfc:	7001      	strb	r1, [r0, #0]
 8005dfe:	7819      	ldrb	r1, [r3, #0]
 8005e00:	3101      	adds	r1, #1
 8005e02:	7019      	strb	r1, [r3, #0]
 8005e04:	e7ae      	b.n	8005d64 <_dtoa_r+0x554>
 8005e06:	ee27 7b04 	vmul.f64	d7, d7, d4
 8005e0a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005e0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e12:	d1b2      	bne.n	8005d7a <_dtoa_r+0x56a>
 8005e14:	e7d3      	b.n	8005dbe <_dtoa_r+0x5ae>
 8005e16:	bf00      	nop
 8005e18:	08008ee8 	.word	0x08008ee8
 8005e1c:	08008ec0 	.word	0x08008ec0
 8005e20:	9907      	ldr	r1, [sp, #28]
 8005e22:	2900      	cmp	r1, #0
 8005e24:	f000 80d0 	beq.w	8005fc8 <_dtoa_r+0x7b8>
 8005e28:	9906      	ldr	r1, [sp, #24]
 8005e2a:	2901      	cmp	r1, #1
 8005e2c:	f300 80b4 	bgt.w	8005f98 <_dtoa_r+0x788>
 8005e30:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005e32:	2900      	cmp	r1, #0
 8005e34:	f000 80ac 	beq.w	8005f90 <_dtoa_r+0x780>
 8005e38:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005e3c:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8005e40:	461c      	mov	r4, r3
 8005e42:	9309      	str	r3, [sp, #36]	; 0x24
 8005e44:	9b04      	ldr	r3, [sp, #16]
 8005e46:	4413      	add	r3, r2
 8005e48:	9304      	str	r3, [sp, #16]
 8005e4a:	9b05      	ldr	r3, [sp, #20]
 8005e4c:	2101      	movs	r1, #1
 8005e4e:	4413      	add	r3, r2
 8005e50:	4630      	mov	r0, r6
 8005e52:	9305      	str	r3, [sp, #20]
 8005e54:	f000 fc88 	bl	8006768 <__i2b>
 8005e58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e5a:	4607      	mov	r7, r0
 8005e5c:	f1b8 0f00 	cmp.w	r8, #0
 8005e60:	d00d      	beq.n	8005e7e <_dtoa_r+0x66e>
 8005e62:	9a05      	ldr	r2, [sp, #20]
 8005e64:	2a00      	cmp	r2, #0
 8005e66:	dd0a      	ble.n	8005e7e <_dtoa_r+0x66e>
 8005e68:	4542      	cmp	r2, r8
 8005e6a:	9904      	ldr	r1, [sp, #16]
 8005e6c:	bfa8      	it	ge
 8005e6e:	4642      	movge	r2, r8
 8005e70:	1a89      	subs	r1, r1, r2
 8005e72:	9104      	str	r1, [sp, #16]
 8005e74:	9905      	ldr	r1, [sp, #20]
 8005e76:	eba8 0802 	sub.w	r8, r8, r2
 8005e7a:	1a8a      	subs	r2, r1, r2
 8005e7c:	9205      	str	r2, [sp, #20]
 8005e7e:	b303      	cbz	r3, 8005ec2 <_dtoa_r+0x6b2>
 8005e80:	9a07      	ldr	r2, [sp, #28]
 8005e82:	2a00      	cmp	r2, #0
 8005e84:	f000 80a5 	beq.w	8005fd2 <_dtoa_r+0x7c2>
 8005e88:	2c00      	cmp	r4, #0
 8005e8a:	dd13      	ble.n	8005eb4 <_dtoa_r+0x6a4>
 8005e8c:	4639      	mov	r1, r7
 8005e8e:	4622      	mov	r2, r4
 8005e90:	4630      	mov	r0, r6
 8005e92:	930d      	str	r3, [sp, #52]	; 0x34
 8005e94:	f000 fd28 	bl	80068e8 <__pow5mult>
 8005e98:	462a      	mov	r2, r5
 8005e9a:	4601      	mov	r1, r0
 8005e9c:	4607      	mov	r7, r0
 8005e9e:	4630      	mov	r0, r6
 8005ea0:	f000 fc78 	bl	8006794 <__multiply>
 8005ea4:	4629      	mov	r1, r5
 8005ea6:	9009      	str	r0, [sp, #36]	; 0x24
 8005ea8:	4630      	mov	r0, r6
 8005eaa:	f000 fb5d 	bl	8006568 <_Bfree>
 8005eae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005eb0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005eb2:	4615      	mov	r5, r2
 8005eb4:	1b1a      	subs	r2, r3, r4
 8005eb6:	d004      	beq.n	8005ec2 <_dtoa_r+0x6b2>
 8005eb8:	4629      	mov	r1, r5
 8005eba:	4630      	mov	r0, r6
 8005ebc:	f000 fd14 	bl	80068e8 <__pow5mult>
 8005ec0:	4605      	mov	r5, r0
 8005ec2:	2101      	movs	r1, #1
 8005ec4:	4630      	mov	r0, r6
 8005ec6:	f000 fc4f 	bl	8006768 <__i2b>
 8005eca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	4604      	mov	r4, r0
 8005ed0:	f340 8081 	ble.w	8005fd6 <_dtoa_r+0x7c6>
 8005ed4:	461a      	mov	r2, r3
 8005ed6:	4601      	mov	r1, r0
 8005ed8:	4630      	mov	r0, r6
 8005eda:	f000 fd05 	bl	80068e8 <__pow5mult>
 8005ede:	9b06      	ldr	r3, [sp, #24]
 8005ee0:	2b01      	cmp	r3, #1
 8005ee2:	4604      	mov	r4, r0
 8005ee4:	dd7a      	ble.n	8005fdc <_dtoa_r+0x7cc>
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	9309      	str	r3, [sp, #36]	; 0x24
 8005eea:	6922      	ldr	r2, [r4, #16]
 8005eec:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8005ef0:	6910      	ldr	r0, [r2, #16]
 8005ef2:	f000 fbeb 	bl	80066cc <__hi0bits>
 8005ef6:	f1c0 0020 	rsb	r0, r0, #32
 8005efa:	9b05      	ldr	r3, [sp, #20]
 8005efc:	4418      	add	r0, r3
 8005efe:	f010 001f 	ands.w	r0, r0, #31
 8005f02:	f000 8093 	beq.w	800602c <_dtoa_r+0x81c>
 8005f06:	f1c0 0220 	rsb	r2, r0, #32
 8005f0a:	2a04      	cmp	r2, #4
 8005f0c:	f340 8085 	ble.w	800601a <_dtoa_r+0x80a>
 8005f10:	9b04      	ldr	r3, [sp, #16]
 8005f12:	f1c0 001c 	rsb	r0, r0, #28
 8005f16:	4403      	add	r3, r0
 8005f18:	9304      	str	r3, [sp, #16]
 8005f1a:	9b05      	ldr	r3, [sp, #20]
 8005f1c:	4480      	add	r8, r0
 8005f1e:	4403      	add	r3, r0
 8005f20:	9305      	str	r3, [sp, #20]
 8005f22:	9b04      	ldr	r3, [sp, #16]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	dd05      	ble.n	8005f34 <_dtoa_r+0x724>
 8005f28:	4629      	mov	r1, r5
 8005f2a:	461a      	mov	r2, r3
 8005f2c:	4630      	mov	r0, r6
 8005f2e:	f000 fd35 	bl	800699c <__lshift>
 8005f32:	4605      	mov	r5, r0
 8005f34:	9b05      	ldr	r3, [sp, #20]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	dd05      	ble.n	8005f46 <_dtoa_r+0x736>
 8005f3a:	4621      	mov	r1, r4
 8005f3c:	461a      	mov	r2, r3
 8005f3e:	4630      	mov	r0, r6
 8005f40:	f000 fd2c 	bl	800699c <__lshift>
 8005f44:	4604      	mov	r4, r0
 8005f46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d071      	beq.n	8006030 <_dtoa_r+0x820>
 8005f4c:	4621      	mov	r1, r4
 8005f4e:	4628      	mov	r0, r5
 8005f50:	f000 fd90 	bl	8006a74 <__mcmp>
 8005f54:	2800      	cmp	r0, #0
 8005f56:	da6b      	bge.n	8006030 <_dtoa_r+0x820>
 8005f58:	2300      	movs	r3, #0
 8005f5a:	4629      	mov	r1, r5
 8005f5c:	220a      	movs	r2, #10
 8005f5e:	4630      	mov	r0, r6
 8005f60:	f000 fb24 	bl	80065ac <__multadd>
 8005f64:	9b07      	ldr	r3, [sp, #28]
 8005f66:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005f6a:	4605      	mov	r5, r0
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	f000 8197 	beq.w	80062a0 <_dtoa_r+0xa90>
 8005f72:	4639      	mov	r1, r7
 8005f74:	2300      	movs	r3, #0
 8005f76:	220a      	movs	r2, #10
 8005f78:	4630      	mov	r0, r6
 8005f7a:	f000 fb17 	bl	80065ac <__multadd>
 8005f7e:	f1ba 0f00 	cmp.w	sl, #0
 8005f82:	4607      	mov	r7, r0
 8005f84:	f300 8093 	bgt.w	80060ae <_dtoa_r+0x89e>
 8005f88:	9b06      	ldr	r3, [sp, #24]
 8005f8a:	2b02      	cmp	r3, #2
 8005f8c:	dc57      	bgt.n	800603e <_dtoa_r+0x82e>
 8005f8e:	e08e      	b.n	80060ae <_dtoa_r+0x89e>
 8005f90:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005f92:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8005f96:	e751      	b.n	8005e3c <_dtoa_r+0x62c>
 8005f98:	f109 34ff 	add.w	r4, r9, #4294967295
 8005f9c:	42a3      	cmp	r3, r4
 8005f9e:	bfbf      	itttt	lt
 8005fa0:	1ae2      	sublt	r2, r4, r3
 8005fa2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005fa4:	189b      	addlt	r3, r3, r2
 8005fa6:	930a      	strlt	r3, [sp, #40]	; 0x28
 8005fa8:	bfae      	itee	ge
 8005faa:	1b1c      	subge	r4, r3, r4
 8005fac:	4623      	movlt	r3, r4
 8005fae:	2400      	movlt	r4, #0
 8005fb0:	f1b9 0f00 	cmp.w	r9, #0
 8005fb4:	bfb5      	itete	lt
 8005fb6:	9a04      	ldrlt	r2, [sp, #16]
 8005fb8:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 8005fbc:	eba2 0809 	sublt.w	r8, r2, r9
 8005fc0:	464a      	movge	r2, r9
 8005fc2:	bfb8      	it	lt
 8005fc4:	2200      	movlt	r2, #0
 8005fc6:	e73c      	b.n	8005e42 <_dtoa_r+0x632>
 8005fc8:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8005fcc:	9f07      	ldr	r7, [sp, #28]
 8005fce:	461c      	mov	r4, r3
 8005fd0:	e744      	b.n	8005e5c <_dtoa_r+0x64c>
 8005fd2:	461a      	mov	r2, r3
 8005fd4:	e770      	b.n	8005eb8 <_dtoa_r+0x6a8>
 8005fd6:	9b06      	ldr	r3, [sp, #24]
 8005fd8:	2b01      	cmp	r3, #1
 8005fda:	dc18      	bgt.n	800600e <_dtoa_r+0x7fe>
 8005fdc:	9b02      	ldr	r3, [sp, #8]
 8005fde:	b9b3      	cbnz	r3, 800600e <_dtoa_r+0x7fe>
 8005fe0:	9b03      	ldr	r3, [sp, #12]
 8005fe2:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8005fe6:	b9a2      	cbnz	r2, 8006012 <_dtoa_r+0x802>
 8005fe8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005fec:	0d12      	lsrs	r2, r2, #20
 8005fee:	0512      	lsls	r2, r2, #20
 8005ff0:	b18a      	cbz	r2, 8006016 <_dtoa_r+0x806>
 8005ff2:	9b04      	ldr	r3, [sp, #16]
 8005ff4:	3301      	adds	r3, #1
 8005ff6:	9304      	str	r3, [sp, #16]
 8005ff8:	9b05      	ldr	r3, [sp, #20]
 8005ffa:	3301      	adds	r3, #1
 8005ffc:	9305      	str	r3, [sp, #20]
 8005ffe:	2301      	movs	r3, #1
 8006000:	9309      	str	r3, [sp, #36]	; 0x24
 8006002:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006004:	2b00      	cmp	r3, #0
 8006006:	f47f af70 	bne.w	8005eea <_dtoa_r+0x6da>
 800600a:	2001      	movs	r0, #1
 800600c:	e775      	b.n	8005efa <_dtoa_r+0x6ea>
 800600e:	2300      	movs	r3, #0
 8006010:	e7f6      	b.n	8006000 <_dtoa_r+0x7f0>
 8006012:	9b02      	ldr	r3, [sp, #8]
 8006014:	e7f4      	b.n	8006000 <_dtoa_r+0x7f0>
 8006016:	9209      	str	r2, [sp, #36]	; 0x24
 8006018:	e7f3      	b.n	8006002 <_dtoa_r+0x7f2>
 800601a:	d082      	beq.n	8005f22 <_dtoa_r+0x712>
 800601c:	9b04      	ldr	r3, [sp, #16]
 800601e:	321c      	adds	r2, #28
 8006020:	4413      	add	r3, r2
 8006022:	9304      	str	r3, [sp, #16]
 8006024:	9b05      	ldr	r3, [sp, #20]
 8006026:	4490      	add	r8, r2
 8006028:	4413      	add	r3, r2
 800602a:	e779      	b.n	8005f20 <_dtoa_r+0x710>
 800602c:	4602      	mov	r2, r0
 800602e:	e7f5      	b.n	800601c <_dtoa_r+0x80c>
 8006030:	f1b9 0f00 	cmp.w	r9, #0
 8006034:	dc36      	bgt.n	80060a4 <_dtoa_r+0x894>
 8006036:	9b06      	ldr	r3, [sp, #24]
 8006038:	2b02      	cmp	r3, #2
 800603a:	dd33      	ble.n	80060a4 <_dtoa_r+0x894>
 800603c:	46ca      	mov	sl, r9
 800603e:	f1ba 0f00 	cmp.w	sl, #0
 8006042:	d10d      	bne.n	8006060 <_dtoa_r+0x850>
 8006044:	4621      	mov	r1, r4
 8006046:	4653      	mov	r3, sl
 8006048:	2205      	movs	r2, #5
 800604a:	4630      	mov	r0, r6
 800604c:	f000 faae 	bl	80065ac <__multadd>
 8006050:	4601      	mov	r1, r0
 8006052:	4604      	mov	r4, r0
 8006054:	4628      	mov	r0, r5
 8006056:	f000 fd0d 	bl	8006a74 <__mcmp>
 800605a:	2800      	cmp	r0, #0
 800605c:	f73f ade4 	bgt.w	8005c28 <_dtoa_r+0x418>
 8006060:	9b08      	ldr	r3, [sp, #32]
 8006062:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006066:	ea6f 0b03 	mvn.w	fp, r3
 800606a:	f04f 0900 	mov.w	r9, #0
 800606e:	4621      	mov	r1, r4
 8006070:	4630      	mov	r0, r6
 8006072:	f000 fa79 	bl	8006568 <_Bfree>
 8006076:	2f00      	cmp	r7, #0
 8006078:	f43f aea1 	beq.w	8005dbe <_dtoa_r+0x5ae>
 800607c:	f1b9 0f00 	cmp.w	r9, #0
 8006080:	d005      	beq.n	800608e <_dtoa_r+0x87e>
 8006082:	45b9      	cmp	r9, r7
 8006084:	d003      	beq.n	800608e <_dtoa_r+0x87e>
 8006086:	4649      	mov	r1, r9
 8006088:	4630      	mov	r0, r6
 800608a:	f000 fa6d 	bl	8006568 <_Bfree>
 800608e:	4639      	mov	r1, r7
 8006090:	4630      	mov	r0, r6
 8006092:	f000 fa69 	bl	8006568 <_Bfree>
 8006096:	e692      	b.n	8005dbe <_dtoa_r+0x5ae>
 8006098:	2400      	movs	r4, #0
 800609a:	4627      	mov	r7, r4
 800609c:	e7e0      	b.n	8006060 <_dtoa_r+0x850>
 800609e:	4693      	mov	fp, r2
 80060a0:	4627      	mov	r7, r4
 80060a2:	e5c1      	b.n	8005c28 <_dtoa_r+0x418>
 80060a4:	9b07      	ldr	r3, [sp, #28]
 80060a6:	46ca      	mov	sl, r9
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	f000 8100 	beq.w	80062ae <_dtoa_r+0xa9e>
 80060ae:	f1b8 0f00 	cmp.w	r8, #0
 80060b2:	dd05      	ble.n	80060c0 <_dtoa_r+0x8b0>
 80060b4:	4639      	mov	r1, r7
 80060b6:	4642      	mov	r2, r8
 80060b8:	4630      	mov	r0, r6
 80060ba:	f000 fc6f 	bl	800699c <__lshift>
 80060be:	4607      	mov	r7, r0
 80060c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d05d      	beq.n	8006182 <_dtoa_r+0x972>
 80060c6:	6879      	ldr	r1, [r7, #4]
 80060c8:	4630      	mov	r0, r6
 80060ca:	f000 fa0d 	bl	80064e8 <_Balloc>
 80060ce:	4680      	mov	r8, r0
 80060d0:	b928      	cbnz	r0, 80060de <_dtoa_r+0x8ce>
 80060d2:	4b82      	ldr	r3, [pc, #520]	; (80062dc <_dtoa_r+0xacc>)
 80060d4:	4602      	mov	r2, r0
 80060d6:	f240 21ef 	movw	r1, #751	; 0x2ef
 80060da:	f7ff bbb1 	b.w	8005840 <_dtoa_r+0x30>
 80060de:	693a      	ldr	r2, [r7, #16]
 80060e0:	3202      	adds	r2, #2
 80060e2:	0092      	lsls	r2, r2, #2
 80060e4:	f107 010c 	add.w	r1, r7, #12
 80060e8:	300c      	adds	r0, #12
 80060ea:	f001 ff3f 	bl	8007f6c <memcpy>
 80060ee:	2201      	movs	r2, #1
 80060f0:	4641      	mov	r1, r8
 80060f2:	4630      	mov	r0, r6
 80060f4:	f000 fc52 	bl	800699c <__lshift>
 80060f8:	9b01      	ldr	r3, [sp, #4]
 80060fa:	3301      	adds	r3, #1
 80060fc:	9304      	str	r3, [sp, #16]
 80060fe:	9b01      	ldr	r3, [sp, #4]
 8006100:	4453      	add	r3, sl
 8006102:	9308      	str	r3, [sp, #32]
 8006104:	9b02      	ldr	r3, [sp, #8]
 8006106:	f003 0301 	and.w	r3, r3, #1
 800610a:	46b9      	mov	r9, r7
 800610c:	9307      	str	r3, [sp, #28]
 800610e:	4607      	mov	r7, r0
 8006110:	9b04      	ldr	r3, [sp, #16]
 8006112:	4621      	mov	r1, r4
 8006114:	3b01      	subs	r3, #1
 8006116:	4628      	mov	r0, r5
 8006118:	9302      	str	r3, [sp, #8]
 800611a:	f7ff faef 	bl	80056fc <quorem>
 800611e:	4603      	mov	r3, r0
 8006120:	3330      	adds	r3, #48	; 0x30
 8006122:	9005      	str	r0, [sp, #20]
 8006124:	4649      	mov	r1, r9
 8006126:	4628      	mov	r0, r5
 8006128:	9309      	str	r3, [sp, #36]	; 0x24
 800612a:	f000 fca3 	bl	8006a74 <__mcmp>
 800612e:	463a      	mov	r2, r7
 8006130:	4682      	mov	sl, r0
 8006132:	4621      	mov	r1, r4
 8006134:	4630      	mov	r0, r6
 8006136:	f000 fcb9 	bl	8006aac <__mdiff>
 800613a:	68c2      	ldr	r2, [r0, #12]
 800613c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800613e:	4680      	mov	r8, r0
 8006140:	bb0a      	cbnz	r2, 8006186 <_dtoa_r+0x976>
 8006142:	4601      	mov	r1, r0
 8006144:	4628      	mov	r0, r5
 8006146:	f000 fc95 	bl	8006a74 <__mcmp>
 800614a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800614c:	4602      	mov	r2, r0
 800614e:	4641      	mov	r1, r8
 8006150:	4630      	mov	r0, r6
 8006152:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 8006156:	f000 fa07 	bl	8006568 <_Bfree>
 800615a:	9b06      	ldr	r3, [sp, #24]
 800615c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800615e:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8006162:	ea43 0102 	orr.w	r1, r3, r2
 8006166:	9b07      	ldr	r3, [sp, #28]
 8006168:	4319      	orrs	r1, r3
 800616a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800616c:	d10d      	bne.n	800618a <_dtoa_r+0x97a>
 800616e:	2b39      	cmp	r3, #57	; 0x39
 8006170:	d029      	beq.n	80061c6 <_dtoa_r+0x9b6>
 8006172:	f1ba 0f00 	cmp.w	sl, #0
 8006176:	dd01      	ble.n	800617c <_dtoa_r+0x96c>
 8006178:	9b05      	ldr	r3, [sp, #20]
 800617a:	3331      	adds	r3, #49	; 0x31
 800617c:	9a02      	ldr	r2, [sp, #8]
 800617e:	7013      	strb	r3, [r2, #0]
 8006180:	e775      	b.n	800606e <_dtoa_r+0x85e>
 8006182:	4638      	mov	r0, r7
 8006184:	e7b8      	b.n	80060f8 <_dtoa_r+0x8e8>
 8006186:	2201      	movs	r2, #1
 8006188:	e7e1      	b.n	800614e <_dtoa_r+0x93e>
 800618a:	f1ba 0f00 	cmp.w	sl, #0
 800618e:	db06      	blt.n	800619e <_dtoa_r+0x98e>
 8006190:	9906      	ldr	r1, [sp, #24]
 8006192:	ea41 0a0a 	orr.w	sl, r1, sl
 8006196:	9907      	ldr	r1, [sp, #28]
 8006198:	ea5a 0a01 	orrs.w	sl, sl, r1
 800619c:	d120      	bne.n	80061e0 <_dtoa_r+0x9d0>
 800619e:	2a00      	cmp	r2, #0
 80061a0:	ddec      	ble.n	800617c <_dtoa_r+0x96c>
 80061a2:	4629      	mov	r1, r5
 80061a4:	2201      	movs	r2, #1
 80061a6:	4630      	mov	r0, r6
 80061a8:	9304      	str	r3, [sp, #16]
 80061aa:	f000 fbf7 	bl	800699c <__lshift>
 80061ae:	4621      	mov	r1, r4
 80061b0:	4605      	mov	r5, r0
 80061b2:	f000 fc5f 	bl	8006a74 <__mcmp>
 80061b6:	2800      	cmp	r0, #0
 80061b8:	9b04      	ldr	r3, [sp, #16]
 80061ba:	dc02      	bgt.n	80061c2 <_dtoa_r+0x9b2>
 80061bc:	d1de      	bne.n	800617c <_dtoa_r+0x96c>
 80061be:	07da      	lsls	r2, r3, #31
 80061c0:	d5dc      	bpl.n	800617c <_dtoa_r+0x96c>
 80061c2:	2b39      	cmp	r3, #57	; 0x39
 80061c4:	d1d8      	bne.n	8006178 <_dtoa_r+0x968>
 80061c6:	9a02      	ldr	r2, [sp, #8]
 80061c8:	2339      	movs	r3, #57	; 0x39
 80061ca:	7013      	strb	r3, [r2, #0]
 80061cc:	4643      	mov	r3, r8
 80061ce:	4698      	mov	r8, r3
 80061d0:	3b01      	subs	r3, #1
 80061d2:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 80061d6:	2a39      	cmp	r2, #57	; 0x39
 80061d8:	d051      	beq.n	800627e <_dtoa_r+0xa6e>
 80061da:	3201      	adds	r2, #1
 80061dc:	701a      	strb	r2, [r3, #0]
 80061de:	e746      	b.n	800606e <_dtoa_r+0x85e>
 80061e0:	2a00      	cmp	r2, #0
 80061e2:	dd03      	ble.n	80061ec <_dtoa_r+0x9dc>
 80061e4:	2b39      	cmp	r3, #57	; 0x39
 80061e6:	d0ee      	beq.n	80061c6 <_dtoa_r+0x9b6>
 80061e8:	3301      	adds	r3, #1
 80061ea:	e7c7      	b.n	800617c <_dtoa_r+0x96c>
 80061ec:	9a04      	ldr	r2, [sp, #16]
 80061ee:	9908      	ldr	r1, [sp, #32]
 80061f0:	f802 3c01 	strb.w	r3, [r2, #-1]
 80061f4:	428a      	cmp	r2, r1
 80061f6:	d02b      	beq.n	8006250 <_dtoa_r+0xa40>
 80061f8:	4629      	mov	r1, r5
 80061fa:	2300      	movs	r3, #0
 80061fc:	220a      	movs	r2, #10
 80061fe:	4630      	mov	r0, r6
 8006200:	f000 f9d4 	bl	80065ac <__multadd>
 8006204:	45b9      	cmp	r9, r7
 8006206:	4605      	mov	r5, r0
 8006208:	f04f 0300 	mov.w	r3, #0
 800620c:	f04f 020a 	mov.w	r2, #10
 8006210:	4649      	mov	r1, r9
 8006212:	4630      	mov	r0, r6
 8006214:	d107      	bne.n	8006226 <_dtoa_r+0xa16>
 8006216:	f000 f9c9 	bl	80065ac <__multadd>
 800621a:	4681      	mov	r9, r0
 800621c:	4607      	mov	r7, r0
 800621e:	9b04      	ldr	r3, [sp, #16]
 8006220:	3301      	adds	r3, #1
 8006222:	9304      	str	r3, [sp, #16]
 8006224:	e774      	b.n	8006110 <_dtoa_r+0x900>
 8006226:	f000 f9c1 	bl	80065ac <__multadd>
 800622a:	4639      	mov	r1, r7
 800622c:	4681      	mov	r9, r0
 800622e:	2300      	movs	r3, #0
 8006230:	220a      	movs	r2, #10
 8006232:	4630      	mov	r0, r6
 8006234:	f000 f9ba 	bl	80065ac <__multadd>
 8006238:	4607      	mov	r7, r0
 800623a:	e7f0      	b.n	800621e <_dtoa_r+0xa0e>
 800623c:	f1ba 0f00 	cmp.w	sl, #0
 8006240:	9a01      	ldr	r2, [sp, #4]
 8006242:	bfcc      	ite	gt
 8006244:	46d0      	movgt	r8, sl
 8006246:	f04f 0801 	movle.w	r8, #1
 800624a:	4490      	add	r8, r2
 800624c:	f04f 0900 	mov.w	r9, #0
 8006250:	4629      	mov	r1, r5
 8006252:	2201      	movs	r2, #1
 8006254:	4630      	mov	r0, r6
 8006256:	9302      	str	r3, [sp, #8]
 8006258:	f000 fba0 	bl	800699c <__lshift>
 800625c:	4621      	mov	r1, r4
 800625e:	4605      	mov	r5, r0
 8006260:	f000 fc08 	bl	8006a74 <__mcmp>
 8006264:	2800      	cmp	r0, #0
 8006266:	dcb1      	bgt.n	80061cc <_dtoa_r+0x9bc>
 8006268:	d102      	bne.n	8006270 <_dtoa_r+0xa60>
 800626a:	9b02      	ldr	r3, [sp, #8]
 800626c:	07db      	lsls	r3, r3, #31
 800626e:	d4ad      	bmi.n	80061cc <_dtoa_r+0x9bc>
 8006270:	4643      	mov	r3, r8
 8006272:	4698      	mov	r8, r3
 8006274:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006278:	2a30      	cmp	r2, #48	; 0x30
 800627a:	d0fa      	beq.n	8006272 <_dtoa_r+0xa62>
 800627c:	e6f7      	b.n	800606e <_dtoa_r+0x85e>
 800627e:	9a01      	ldr	r2, [sp, #4]
 8006280:	429a      	cmp	r2, r3
 8006282:	d1a4      	bne.n	80061ce <_dtoa_r+0x9be>
 8006284:	f10b 0b01 	add.w	fp, fp, #1
 8006288:	2331      	movs	r3, #49	; 0x31
 800628a:	e778      	b.n	800617e <_dtoa_r+0x96e>
 800628c:	4b14      	ldr	r3, [pc, #80]	; (80062e0 <_dtoa_r+0xad0>)
 800628e:	f7ff bb2a 	b.w	80058e6 <_dtoa_r+0xd6>
 8006292:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006294:	2b00      	cmp	r3, #0
 8006296:	f47f ab05 	bne.w	80058a4 <_dtoa_r+0x94>
 800629a:	4b12      	ldr	r3, [pc, #72]	; (80062e4 <_dtoa_r+0xad4>)
 800629c:	f7ff bb23 	b.w	80058e6 <_dtoa_r+0xd6>
 80062a0:	f1ba 0f00 	cmp.w	sl, #0
 80062a4:	dc03      	bgt.n	80062ae <_dtoa_r+0xa9e>
 80062a6:	9b06      	ldr	r3, [sp, #24]
 80062a8:	2b02      	cmp	r3, #2
 80062aa:	f73f aec8 	bgt.w	800603e <_dtoa_r+0x82e>
 80062ae:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80062b2:	4621      	mov	r1, r4
 80062b4:	4628      	mov	r0, r5
 80062b6:	f7ff fa21 	bl	80056fc <quorem>
 80062ba:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80062be:	f808 3b01 	strb.w	r3, [r8], #1
 80062c2:	9a01      	ldr	r2, [sp, #4]
 80062c4:	eba8 0202 	sub.w	r2, r8, r2
 80062c8:	4592      	cmp	sl, r2
 80062ca:	ddb7      	ble.n	800623c <_dtoa_r+0xa2c>
 80062cc:	4629      	mov	r1, r5
 80062ce:	2300      	movs	r3, #0
 80062d0:	220a      	movs	r2, #10
 80062d2:	4630      	mov	r0, r6
 80062d4:	f000 f96a 	bl	80065ac <__multadd>
 80062d8:	4605      	mov	r5, r0
 80062da:	e7ea      	b.n	80062b2 <_dtoa_r+0xaa2>
 80062dc:	08008e51 	.word	0x08008e51
 80062e0:	08008dac 	.word	0x08008dac
 80062e4:	08008dd5 	.word	0x08008dd5

080062e8 <_free_r>:
 80062e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80062ea:	2900      	cmp	r1, #0
 80062ec:	d044      	beq.n	8006378 <_free_r+0x90>
 80062ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80062f2:	9001      	str	r0, [sp, #4]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	f1a1 0404 	sub.w	r4, r1, #4
 80062fa:	bfb8      	it	lt
 80062fc:	18e4      	addlt	r4, r4, r3
 80062fe:	f000 f8e7 	bl	80064d0 <__malloc_lock>
 8006302:	4a1e      	ldr	r2, [pc, #120]	; (800637c <_free_r+0x94>)
 8006304:	9801      	ldr	r0, [sp, #4]
 8006306:	6813      	ldr	r3, [r2, #0]
 8006308:	b933      	cbnz	r3, 8006318 <_free_r+0x30>
 800630a:	6063      	str	r3, [r4, #4]
 800630c:	6014      	str	r4, [r2, #0]
 800630e:	b003      	add	sp, #12
 8006310:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006314:	f000 b8e2 	b.w	80064dc <__malloc_unlock>
 8006318:	42a3      	cmp	r3, r4
 800631a:	d908      	bls.n	800632e <_free_r+0x46>
 800631c:	6825      	ldr	r5, [r4, #0]
 800631e:	1961      	adds	r1, r4, r5
 8006320:	428b      	cmp	r3, r1
 8006322:	bf01      	itttt	eq
 8006324:	6819      	ldreq	r1, [r3, #0]
 8006326:	685b      	ldreq	r3, [r3, #4]
 8006328:	1949      	addeq	r1, r1, r5
 800632a:	6021      	streq	r1, [r4, #0]
 800632c:	e7ed      	b.n	800630a <_free_r+0x22>
 800632e:	461a      	mov	r2, r3
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	b10b      	cbz	r3, 8006338 <_free_r+0x50>
 8006334:	42a3      	cmp	r3, r4
 8006336:	d9fa      	bls.n	800632e <_free_r+0x46>
 8006338:	6811      	ldr	r1, [r2, #0]
 800633a:	1855      	adds	r5, r2, r1
 800633c:	42a5      	cmp	r5, r4
 800633e:	d10b      	bne.n	8006358 <_free_r+0x70>
 8006340:	6824      	ldr	r4, [r4, #0]
 8006342:	4421      	add	r1, r4
 8006344:	1854      	adds	r4, r2, r1
 8006346:	42a3      	cmp	r3, r4
 8006348:	6011      	str	r1, [r2, #0]
 800634a:	d1e0      	bne.n	800630e <_free_r+0x26>
 800634c:	681c      	ldr	r4, [r3, #0]
 800634e:	685b      	ldr	r3, [r3, #4]
 8006350:	6053      	str	r3, [r2, #4]
 8006352:	440c      	add	r4, r1
 8006354:	6014      	str	r4, [r2, #0]
 8006356:	e7da      	b.n	800630e <_free_r+0x26>
 8006358:	d902      	bls.n	8006360 <_free_r+0x78>
 800635a:	230c      	movs	r3, #12
 800635c:	6003      	str	r3, [r0, #0]
 800635e:	e7d6      	b.n	800630e <_free_r+0x26>
 8006360:	6825      	ldr	r5, [r4, #0]
 8006362:	1961      	adds	r1, r4, r5
 8006364:	428b      	cmp	r3, r1
 8006366:	bf04      	itt	eq
 8006368:	6819      	ldreq	r1, [r3, #0]
 800636a:	685b      	ldreq	r3, [r3, #4]
 800636c:	6063      	str	r3, [r4, #4]
 800636e:	bf04      	itt	eq
 8006370:	1949      	addeq	r1, r1, r5
 8006372:	6021      	streq	r1, [r4, #0]
 8006374:	6054      	str	r4, [r2, #4]
 8006376:	e7ca      	b.n	800630e <_free_r+0x26>
 8006378:	b003      	add	sp, #12
 800637a:	bd30      	pop	{r4, r5, pc}
 800637c:	20000480 	.word	0x20000480

08006380 <malloc>:
 8006380:	4b02      	ldr	r3, [pc, #8]	; (800638c <malloc+0xc>)
 8006382:	4601      	mov	r1, r0
 8006384:	6818      	ldr	r0, [r3, #0]
 8006386:	f000 b823 	b.w	80063d0 <_malloc_r>
 800638a:	bf00      	nop
 800638c:	20000068 	.word	0x20000068

08006390 <sbrk_aligned>:
 8006390:	b570      	push	{r4, r5, r6, lr}
 8006392:	4e0e      	ldr	r6, [pc, #56]	; (80063cc <sbrk_aligned+0x3c>)
 8006394:	460c      	mov	r4, r1
 8006396:	6831      	ldr	r1, [r6, #0]
 8006398:	4605      	mov	r5, r0
 800639a:	b911      	cbnz	r1, 80063a2 <sbrk_aligned+0x12>
 800639c:	f001 fdd6 	bl	8007f4c <_sbrk_r>
 80063a0:	6030      	str	r0, [r6, #0]
 80063a2:	4621      	mov	r1, r4
 80063a4:	4628      	mov	r0, r5
 80063a6:	f001 fdd1 	bl	8007f4c <_sbrk_r>
 80063aa:	1c43      	adds	r3, r0, #1
 80063ac:	d00a      	beq.n	80063c4 <sbrk_aligned+0x34>
 80063ae:	1cc4      	adds	r4, r0, #3
 80063b0:	f024 0403 	bic.w	r4, r4, #3
 80063b4:	42a0      	cmp	r0, r4
 80063b6:	d007      	beq.n	80063c8 <sbrk_aligned+0x38>
 80063b8:	1a21      	subs	r1, r4, r0
 80063ba:	4628      	mov	r0, r5
 80063bc:	f001 fdc6 	bl	8007f4c <_sbrk_r>
 80063c0:	3001      	adds	r0, #1
 80063c2:	d101      	bne.n	80063c8 <sbrk_aligned+0x38>
 80063c4:	f04f 34ff 	mov.w	r4, #4294967295
 80063c8:	4620      	mov	r0, r4
 80063ca:	bd70      	pop	{r4, r5, r6, pc}
 80063cc:	20000484 	.word	0x20000484

080063d0 <_malloc_r>:
 80063d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80063d4:	1ccd      	adds	r5, r1, #3
 80063d6:	f025 0503 	bic.w	r5, r5, #3
 80063da:	3508      	adds	r5, #8
 80063dc:	2d0c      	cmp	r5, #12
 80063de:	bf38      	it	cc
 80063e0:	250c      	movcc	r5, #12
 80063e2:	2d00      	cmp	r5, #0
 80063e4:	4607      	mov	r7, r0
 80063e6:	db01      	blt.n	80063ec <_malloc_r+0x1c>
 80063e8:	42a9      	cmp	r1, r5
 80063ea:	d905      	bls.n	80063f8 <_malloc_r+0x28>
 80063ec:	230c      	movs	r3, #12
 80063ee:	603b      	str	r3, [r7, #0]
 80063f0:	2600      	movs	r6, #0
 80063f2:	4630      	mov	r0, r6
 80063f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063f8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80064cc <_malloc_r+0xfc>
 80063fc:	f000 f868 	bl	80064d0 <__malloc_lock>
 8006400:	f8d8 3000 	ldr.w	r3, [r8]
 8006404:	461c      	mov	r4, r3
 8006406:	bb5c      	cbnz	r4, 8006460 <_malloc_r+0x90>
 8006408:	4629      	mov	r1, r5
 800640a:	4638      	mov	r0, r7
 800640c:	f7ff ffc0 	bl	8006390 <sbrk_aligned>
 8006410:	1c43      	adds	r3, r0, #1
 8006412:	4604      	mov	r4, r0
 8006414:	d155      	bne.n	80064c2 <_malloc_r+0xf2>
 8006416:	f8d8 4000 	ldr.w	r4, [r8]
 800641a:	4626      	mov	r6, r4
 800641c:	2e00      	cmp	r6, #0
 800641e:	d145      	bne.n	80064ac <_malloc_r+0xdc>
 8006420:	2c00      	cmp	r4, #0
 8006422:	d048      	beq.n	80064b6 <_malloc_r+0xe6>
 8006424:	6823      	ldr	r3, [r4, #0]
 8006426:	4631      	mov	r1, r6
 8006428:	4638      	mov	r0, r7
 800642a:	eb04 0903 	add.w	r9, r4, r3
 800642e:	f001 fd8d 	bl	8007f4c <_sbrk_r>
 8006432:	4581      	cmp	r9, r0
 8006434:	d13f      	bne.n	80064b6 <_malloc_r+0xe6>
 8006436:	6821      	ldr	r1, [r4, #0]
 8006438:	1a6d      	subs	r5, r5, r1
 800643a:	4629      	mov	r1, r5
 800643c:	4638      	mov	r0, r7
 800643e:	f7ff ffa7 	bl	8006390 <sbrk_aligned>
 8006442:	3001      	adds	r0, #1
 8006444:	d037      	beq.n	80064b6 <_malloc_r+0xe6>
 8006446:	6823      	ldr	r3, [r4, #0]
 8006448:	442b      	add	r3, r5
 800644a:	6023      	str	r3, [r4, #0]
 800644c:	f8d8 3000 	ldr.w	r3, [r8]
 8006450:	2b00      	cmp	r3, #0
 8006452:	d038      	beq.n	80064c6 <_malloc_r+0xf6>
 8006454:	685a      	ldr	r2, [r3, #4]
 8006456:	42a2      	cmp	r2, r4
 8006458:	d12b      	bne.n	80064b2 <_malloc_r+0xe2>
 800645a:	2200      	movs	r2, #0
 800645c:	605a      	str	r2, [r3, #4]
 800645e:	e00f      	b.n	8006480 <_malloc_r+0xb0>
 8006460:	6822      	ldr	r2, [r4, #0]
 8006462:	1b52      	subs	r2, r2, r5
 8006464:	d41f      	bmi.n	80064a6 <_malloc_r+0xd6>
 8006466:	2a0b      	cmp	r2, #11
 8006468:	d917      	bls.n	800649a <_malloc_r+0xca>
 800646a:	1961      	adds	r1, r4, r5
 800646c:	42a3      	cmp	r3, r4
 800646e:	6025      	str	r5, [r4, #0]
 8006470:	bf18      	it	ne
 8006472:	6059      	strne	r1, [r3, #4]
 8006474:	6863      	ldr	r3, [r4, #4]
 8006476:	bf08      	it	eq
 8006478:	f8c8 1000 	streq.w	r1, [r8]
 800647c:	5162      	str	r2, [r4, r5]
 800647e:	604b      	str	r3, [r1, #4]
 8006480:	4638      	mov	r0, r7
 8006482:	f104 060b 	add.w	r6, r4, #11
 8006486:	f000 f829 	bl	80064dc <__malloc_unlock>
 800648a:	f026 0607 	bic.w	r6, r6, #7
 800648e:	1d23      	adds	r3, r4, #4
 8006490:	1af2      	subs	r2, r6, r3
 8006492:	d0ae      	beq.n	80063f2 <_malloc_r+0x22>
 8006494:	1b9b      	subs	r3, r3, r6
 8006496:	50a3      	str	r3, [r4, r2]
 8006498:	e7ab      	b.n	80063f2 <_malloc_r+0x22>
 800649a:	42a3      	cmp	r3, r4
 800649c:	6862      	ldr	r2, [r4, #4]
 800649e:	d1dd      	bne.n	800645c <_malloc_r+0x8c>
 80064a0:	f8c8 2000 	str.w	r2, [r8]
 80064a4:	e7ec      	b.n	8006480 <_malloc_r+0xb0>
 80064a6:	4623      	mov	r3, r4
 80064a8:	6864      	ldr	r4, [r4, #4]
 80064aa:	e7ac      	b.n	8006406 <_malloc_r+0x36>
 80064ac:	4634      	mov	r4, r6
 80064ae:	6876      	ldr	r6, [r6, #4]
 80064b0:	e7b4      	b.n	800641c <_malloc_r+0x4c>
 80064b2:	4613      	mov	r3, r2
 80064b4:	e7cc      	b.n	8006450 <_malloc_r+0x80>
 80064b6:	230c      	movs	r3, #12
 80064b8:	603b      	str	r3, [r7, #0]
 80064ba:	4638      	mov	r0, r7
 80064bc:	f000 f80e 	bl	80064dc <__malloc_unlock>
 80064c0:	e797      	b.n	80063f2 <_malloc_r+0x22>
 80064c2:	6025      	str	r5, [r4, #0]
 80064c4:	e7dc      	b.n	8006480 <_malloc_r+0xb0>
 80064c6:	605b      	str	r3, [r3, #4]
 80064c8:	deff      	udf	#255	; 0xff
 80064ca:	bf00      	nop
 80064cc:	20000480 	.word	0x20000480

080064d0 <__malloc_lock>:
 80064d0:	4801      	ldr	r0, [pc, #4]	; (80064d8 <__malloc_lock+0x8>)
 80064d2:	f7ff b90b 	b.w	80056ec <__retarget_lock_acquire_recursive>
 80064d6:	bf00      	nop
 80064d8:	2000047c 	.word	0x2000047c

080064dc <__malloc_unlock>:
 80064dc:	4801      	ldr	r0, [pc, #4]	; (80064e4 <__malloc_unlock+0x8>)
 80064de:	f7ff b906 	b.w	80056ee <__retarget_lock_release_recursive>
 80064e2:	bf00      	nop
 80064e4:	2000047c 	.word	0x2000047c

080064e8 <_Balloc>:
 80064e8:	b570      	push	{r4, r5, r6, lr}
 80064ea:	69c6      	ldr	r6, [r0, #28]
 80064ec:	4604      	mov	r4, r0
 80064ee:	460d      	mov	r5, r1
 80064f0:	b976      	cbnz	r6, 8006510 <_Balloc+0x28>
 80064f2:	2010      	movs	r0, #16
 80064f4:	f7ff ff44 	bl	8006380 <malloc>
 80064f8:	4602      	mov	r2, r0
 80064fa:	61e0      	str	r0, [r4, #28]
 80064fc:	b920      	cbnz	r0, 8006508 <_Balloc+0x20>
 80064fe:	4b18      	ldr	r3, [pc, #96]	; (8006560 <_Balloc+0x78>)
 8006500:	4818      	ldr	r0, [pc, #96]	; (8006564 <_Balloc+0x7c>)
 8006502:	216b      	movs	r1, #107	; 0x6b
 8006504:	f001 fd48 	bl	8007f98 <__assert_func>
 8006508:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800650c:	6006      	str	r6, [r0, #0]
 800650e:	60c6      	str	r6, [r0, #12]
 8006510:	69e6      	ldr	r6, [r4, #28]
 8006512:	68f3      	ldr	r3, [r6, #12]
 8006514:	b183      	cbz	r3, 8006538 <_Balloc+0x50>
 8006516:	69e3      	ldr	r3, [r4, #28]
 8006518:	68db      	ldr	r3, [r3, #12]
 800651a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800651e:	b9b8      	cbnz	r0, 8006550 <_Balloc+0x68>
 8006520:	2101      	movs	r1, #1
 8006522:	fa01 f605 	lsl.w	r6, r1, r5
 8006526:	1d72      	adds	r2, r6, #5
 8006528:	0092      	lsls	r2, r2, #2
 800652a:	4620      	mov	r0, r4
 800652c:	f001 fd52 	bl	8007fd4 <_calloc_r>
 8006530:	b160      	cbz	r0, 800654c <_Balloc+0x64>
 8006532:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006536:	e00e      	b.n	8006556 <_Balloc+0x6e>
 8006538:	2221      	movs	r2, #33	; 0x21
 800653a:	2104      	movs	r1, #4
 800653c:	4620      	mov	r0, r4
 800653e:	f001 fd49 	bl	8007fd4 <_calloc_r>
 8006542:	69e3      	ldr	r3, [r4, #28]
 8006544:	60f0      	str	r0, [r6, #12]
 8006546:	68db      	ldr	r3, [r3, #12]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d1e4      	bne.n	8006516 <_Balloc+0x2e>
 800654c:	2000      	movs	r0, #0
 800654e:	bd70      	pop	{r4, r5, r6, pc}
 8006550:	6802      	ldr	r2, [r0, #0]
 8006552:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006556:	2300      	movs	r3, #0
 8006558:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800655c:	e7f7      	b.n	800654e <_Balloc+0x66>
 800655e:	bf00      	nop
 8006560:	08008de2 	.word	0x08008de2
 8006564:	08008e62 	.word	0x08008e62

08006568 <_Bfree>:
 8006568:	b570      	push	{r4, r5, r6, lr}
 800656a:	69c6      	ldr	r6, [r0, #28]
 800656c:	4605      	mov	r5, r0
 800656e:	460c      	mov	r4, r1
 8006570:	b976      	cbnz	r6, 8006590 <_Bfree+0x28>
 8006572:	2010      	movs	r0, #16
 8006574:	f7ff ff04 	bl	8006380 <malloc>
 8006578:	4602      	mov	r2, r0
 800657a:	61e8      	str	r0, [r5, #28]
 800657c:	b920      	cbnz	r0, 8006588 <_Bfree+0x20>
 800657e:	4b09      	ldr	r3, [pc, #36]	; (80065a4 <_Bfree+0x3c>)
 8006580:	4809      	ldr	r0, [pc, #36]	; (80065a8 <_Bfree+0x40>)
 8006582:	218f      	movs	r1, #143	; 0x8f
 8006584:	f001 fd08 	bl	8007f98 <__assert_func>
 8006588:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800658c:	6006      	str	r6, [r0, #0]
 800658e:	60c6      	str	r6, [r0, #12]
 8006590:	b13c      	cbz	r4, 80065a2 <_Bfree+0x3a>
 8006592:	69eb      	ldr	r3, [r5, #28]
 8006594:	6862      	ldr	r2, [r4, #4]
 8006596:	68db      	ldr	r3, [r3, #12]
 8006598:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800659c:	6021      	str	r1, [r4, #0]
 800659e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80065a2:	bd70      	pop	{r4, r5, r6, pc}
 80065a4:	08008de2 	.word	0x08008de2
 80065a8:	08008e62 	.word	0x08008e62

080065ac <__multadd>:
 80065ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065b0:	690d      	ldr	r5, [r1, #16]
 80065b2:	4607      	mov	r7, r0
 80065b4:	460c      	mov	r4, r1
 80065b6:	461e      	mov	r6, r3
 80065b8:	f101 0c14 	add.w	ip, r1, #20
 80065bc:	2000      	movs	r0, #0
 80065be:	f8dc 3000 	ldr.w	r3, [ip]
 80065c2:	b299      	uxth	r1, r3
 80065c4:	fb02 6101 	mla	r1, r2, r1, r6
 80065c8:	0c1e      	lsrs	r6, r3, #16
 80065ca:	0c0b      	lsrs	r3, r1, #16
 80065cc:	fb02 3306 	mla	r3, r2, r6, r3
 80065d0:	b289      	uxth	r1, r1
 80065d2:	3001      	adds	r0, #1
 80065d4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80065d8:	4285      	cmp	r5, r0
 80065da:	f84c 1b04 	str.w	r1, [ip], #4
 80065de:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80065e2:	dcec      	bgt.n	80065be <__multadd+0x12>
 80065e4:	b30e      	cbz	r6, 800662a <__multadd+0x7e>
 80065e6:	68a3      	ldr	r3, [r4, #8]
 80065e8:	42ab      	cmp	r3, r5
 80065ea:	dc19      	bgt.n	8006620 <__multadd+0x74>
 80065ec:	6861      	ldr	r1, [r4, #4]
 80065ee:	4638      	mov	r0, r7
 80065f0:	3101      	adds	r1, #1
 80065f2:	f7ff ff79 	bl	80064e8 <_Balloc>
 80065f6:	4680      	mov	r8, r0
 80065f8:	b928      	cbnz	r0, 8006606 <__multadd+0x5a>
 80065fa:	4602      	mov	r2, r0
 80065fc:	4b0c      	ldr	r3, [pc, #48]	; (8006630 <__multadd+0x84>)
 80065fe:	480d      	ldr	r0, [pc, #52]	; (8006634 <__multadd+0x88>)
 8006600:	21ba      	movs	r1, #186	; 0xba
 8006602:	f001 fcc9 	bl	8007f98 <__assert_func>
 8006606:	6922      	ldr	r2, [r4, #16]
 8006608:	3202      	adds	r2, #2
 800660a:	f104 010c 	add.w	r1, r4, #12
 800660e:	0092      	lsls	r2, r2, #2
 8006610:	300c      	adds	r0, #12
 8006612:	f001 fcab 	bl	8007f6c <memcpy>
 8006616:	4621      	mov	r1, r4
 8006618:	4638      	mov	r0, r7
 800661a:	f7ff ffa5 	bl	8006568 <_Bfree>
 800661e:	4644      	mov	r4, r8
 8006620:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006624:	3501      	adds	r5, #1
 8006626:	615e      	str	r6, [r3, #20]
 8006628:	6125      	str	r5, [r4, #16]
 800662a:	4620      	mov	r0, r4
 800662c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006630:	08008e51 	.word	0x08008e51
 8006634:	08008e62 	.word	0x08008e62

08006638 <__s2b>:
 8006638:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800663c:	460c      	mov	r4, r1
 800663e:	4615      	mov	r5, r2
 8006640:	461f      	mov	r7, r3
 8006642:	2209      	movs	r2, #9
 8006644:	3308      	adds	r3, #8
 8006646:	4606      	mov	r6, r0
 8006648:	fb93 f3f2 	sdiv	r3, r3, r2
 800664c:	2100      	movs	r1, #0
 800664e:	2201      	movs	r2, #1
 8006650:	429a      	cmp	r2, r3
 8006652:	db09      	blt.n	8006668 <__s2b+0x30>
 8006654:	4630      	mov	r0, r6
 8006656:	f7ff ff47 	bl	80064e8 <_Balloc>
 800665a:	b940      	cbnz	r0, 800666e <__s2b+0x36>
 800665c:	4602      	mov	r2, r0
 800665e:	4b19      	ldr	r3, [pc, #100]	; (80066c4 <__s2b+0x8c>)
 8006660:	4819      	ldr	r0, [pc, #100]	; (80066c8 <__s2b+0x90>)
 8006662:	21d3      	movs	r1, #211	; 0xd3
 8006664:	f001 fc98 	bl	8007f98 <__assert_func>
 8006668:	0052      	lsls	r2, r2, #1
 800666a:	3101      	adds	r1, #1
 800666c:	e7f0      	b.n	8006650 <__s2b+0x18>
 800666e:	9b08      	ldr	r3, [sp, #32]
 8006670:	6143      	str	r3, [r0, #20]
 8006672:	2d09      	cmp	r5, #9
 8006674:	f04f 0301 	mov.w	r3, #1
 8006678:	6103      	str	r3, [r0, #16]
 800667a:	dd16      	ble.n	80066aa <__s2b+0x72>
 800667c:	f104 0909 	add.w	r9, r4, #9
 8006680:	46c8      	mov	r8, r9
 8006682:	442c      	add	r4, r5
 8006684:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006688:	4601      	mov	r1, r0
 800668a:	3b30      	subs	r3, #48	; 0x30
 800668c:	220a      	movs	r2, #10
 800668e:	4630      	mov	r0, r6
 8006690:	f7ff ff8c 	bl	80065ac <__multadd>
 8006694:	45a0      	cmp	r8, r4
 8006696:	d1f5      	bne.n	8006684 <__s2b+0x4c>
 8006698:	f1a5 0408 	sub.w	r4, r5, #8
 800669c:	444c      	add	r4, r9
 800669e:	1b2d      	subs	r5, r5, r4
 80066a0:	1963      	adds	r3, r4, r5
 80066a2:	42bb      	cmp	r3, r7
 80066a4:	db04      	blt.n	80066b0 <__s2b+0x78>
 80066a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80066aa:	340a      	adds	r4, #10
 80066ac:	2509      	movs	r5, #9
 80066ae:	e7f6      	b.n	800669e <__s2b+0x66>
 80066b0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80066b4:	4601      	mov	r1, r0
 80066b6:	3b30      	subs	r3, #48	; 0x30
 80066b8:	220a      	movs	r2, #10
 80066ba:	4630      	mov	r0, r6
 80066bc:	f7ff ff76 	bl	80065ac <__multadd>
 80066c0:	e7ee      	b.n	80066a0 <__s2b+0x68>
 80066c2:	bf00      	nop
 80066c4:	08008e51 	.word	0x08008e51
 80066c8:	08008e62 	.word	0x08008e62

080066cc <__hi0bits>:
 80066cc:	0c03      	lsrs	r3, r0, #16
 80066ce:	041b      	lsls	r3, r3, #16
 80066d0:	b9d3      	cbnz	r3, 8006708 <__hi0bits+0x3c>
 80066d2:	0400      	lsls	r0, r0, #16
 80066d4:	2310      	movs	r3, #16
 80066d6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80066da:	bf04      	itt	eq
 80066dc:	0200      	lsleq	r0, r0, #8
 80066de:	3308      	addeq	r3, #8
 80066e0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80066e4:	bf04      	itt	eq
 80066e6:	0100      	lsleq	r0, r0, #4
 80066e8:	3304      	addeq	r3, #4
 80066ea:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80066ee:	bf04      	itt	eq
 80066f0:	0080      	lsleq	r0, r0, #2
 80066f2:	3302      	addeq	r3, #2
 80066f4:	2800      	cmp	r0, #0
 80066f6:	db05      	blt.n	8006704 <__hi0bits+0x38>
 80066f8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80066fc:	f103 0301 	add.w	r3, r3, #1
 8006700:	bf08      	it	eq
 8006702:	2320      	moveq	r3, #32
 8006704:	4618      	mov	r0, r3
 8006706:	4770      	bx	lr
 8006708:	2300      	movs	r3, #0
 800670a:	e7e4      	b.n	80066d6 <__hi0bits+0xa>

0800670c <__lo0bits>:
 800670c:	6803      	ldr	r3, [r0, #0]
 800670e:	f013 0207 	ands.w	r2, r3, #7
 8006712:	d00c      	beq.n	800672e <__lo0bits+0x22>
 8006714:	07d9      	lsls	r1, r3, #31
 8006716:	d422      	bmi.n	800675e <__lo0bits+0x52>
 8006718:	079a      	lsls	r2, r3, #30
 800671a:	bf49      	itett	mi
 800671c:	085b      	lsrmi	r3, r3, #1
 800671e:	089b      	lsrpl	r3, r3, #2
 8006720:	6003      	strmi	r3, [r0, #0]
 8006722:	2201      	movmi	r2, #1
 8006724:	bf5c      	itt	pl
 8006726:	6003      	strpl	r3, [r0, #0]
 8006728:	2202      	movpl	r2, #2
 800672a:	4610      	mov	r0, r2
 800672c:	4770      	bx	lr
 800672e:	b299      	uxth	r1, r3
 8006730:	b909      	cbnz	r1, 8006736 <__lo0bits+0x2a>
 8006732:	0c1b      	lsrs	r3, r3, #16
 8006734:	2210      	movs	r2, #16
 8006736:	b2d9      	uxtb	r1, r3
 8006738:	b909      	cbnz	r1, 800673e <__lo0bits+0x32>
 800673a:	3208      	adds	r2, #8
 800673c:	0a1b      	lsrs	r3, r3, #8
 800673e:	0719      	lsls	r1, r3, #28
 8006740:	bf04      	itt	eq
 8006742:	091b      	lsreq	r3, r3, #4
 8006744:	3204      	addeq	r2, #4
 8006746:	0799      	lsls	r1, r3, #30
 8006748:	bf04      	itt	eq
 800674a:	089b      	lsreq	r3, r3, #2
 800674c:	3202      	addeq	r2, #2
 800674e:	07d9      	lsls	r1, r3, #31
 8006750:	d403      	bmi.n	800675a <__lo0bits+0x4e>
 8006752:	085b      	lsrs	r3, r3, #1
 8006754:	f102 0201 	add.w	r2, r2, #1
 8006758:	d003      	beq.n	8006762 <__lo0bits+0x56>
 800675a:	6003      	str	r3, [r0, #0]
 800675c:	e7e5      	b.n	800672a <__lo0bits+0x1e>
 800675e:	2200      	movs	r2, #0
 8006760:	e7e3      	b.n	800672a <__lo0bits+0x1e>
 8006762:	2220      	movs	r2, #32
 8006764:	e7e1      	b.n	800672a <__lo0bits+0x1e>
	...

08006768 <__i2b>:
 8006768:	b510      	push	{r4, lr}
 800676a:	460c      	mov	r4, r1
 800676c:	2101      	movs	r1, #1
 800676e:	f7ff febb 	bl	80064e8 <_Balloc>
 8006772:	4602      	mov	r2, r0
 8006774:	b928      	cbnz	r0, 8006782 <__i2b+0x1a>
 8006776:	4b05      	ldr	r3, [pc, #20]	; (800678c <__i2b+0x24>)
 8006778:	4805      	ldr	r0, [pc, #20]	; (8006790 <__i2b+0x28>)
 800677a:	f240 1145 	movw	r1, #325	; 0x145
 800677e:	f001 fc0b 	bl	8007f98 <__assert_func>
 8006782:	2301      	movs	r3, #1
 8006784:	6144      	str	r4, [r0, #20]
 8006786:	6103      	str	r3, [r0, #16]
 8006788:	bd10      	pop	{r4, pc}
 800678a:	bf00      	nop
 800678c:	08008e51 	.word	0x08008e51
 8006790:	08008e62 	.word	0x08008e62

08006794 <__multiply>:
 8006794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006798:	4691      	mov	r9, r2
 800679a:	690a      	ldr	r2, [r1, #16]
 800679c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80067a0:	429a      	cmp	r2, r3
 80067a2:	bfb8      	it	lt
 80067a4:	460b      	movlt	r3, r1
 80067a6:	460c      	mov	r4, r1
 80067a8:	bfbc      	itt	lt
 80067aa:	464c      	movlt	r4, r9
 80067ac:	4699      	movlt	r9, r3
 80067ae:	6927      	ldr	r7, [r4, #16]
 80067b0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80067b4:	68a3      	ldr	r3, [r4, #8]
 80067b6:	6861      	ldr	r1, [r4, #4]
 80067b8:	eb07 060a 	add.w	r6, r7, sl
 80067bc:	42b3      	cmp	r3, r6
 80067be:	b085      	sub	sp, #20
 80067c0:	bfb8      	it	lt
 80067c2:	3101      	addlt	r1, #1
 80067c4:	f7ff fe90 	bl	80064e8 <_Balloc>
 80067c8:	b930      	cbnz	r0, 80067d8 <__multiply+0x44>
 80067ca:	4602      	mov	r2, r0
 80067cc:	4b44      	ldr	r3, [pc, #272]	; (80068e0 <__multiply+0x14c>)
 80067ce:	4845      	ldr	r0, [pc, #276]	; (80068e4 <__multiply+0x150>)
 80067d0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80067d4:	f001 fbe0 	bl	8007f98 <__assert_func>
 80067d8:	f100 0514 	add.w	r5, r0, #20
 80067dc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80067e0:	462b      	mov	r3, r5
 80067e2:	2200      	movs	r2, #0
 80067e4:	4543      	cmp	r3, r8
 80067e6:	d321      	bcc.n	800682c <__multiply+0x98>
 80067e8:	f104 0314 	add.w	r3, r4, #20
 80067ec:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80067f0:	f109 0314 	add.w	r3, r9, #20
 80067f4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80067f8:	9202      	str	r2, [sp, #8]
 80067fa:	1b3a      	subs	r2, r7, r4
 80067fc:	3a15      	subs	r2, #21
 80067fe:	f022 0203 	bic.w	r2, r2, #3
 8006802:	3204      	adds	r2, #4
 8006804:	f104 0115 	add.w	r1, r4, #21
 8006808:	428f      	cmp	r7, r1
 800680a:	bf38      	it	cc
 800680c:	2204      	movcc	r2, #4
 800680e:	9201      	str	r2, [sp, #4]
 8006810:	9a02      	ldr	r2, [sp, #8]
 8006812:	9303      	str	r3, [sp, #12]
 8006814:	429a      	cmp	r2, r3
 8006816:	d80c      	bhi.n	8006832 <__multiply+0x9e>
 8006818:	2e00      	cmp	r6, #0
 800681a:	dd03      	ble.n	8006824 <__multiply+0x90>
 800681c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006820:	2b00      	cmp	r3, #0
 8006822:	d05b      	beq.n	80068dc <__multiply+0x148>
 8006824:	6106      	str	r6, [r0, #16]
 8006826:	b005      	add	sp, #20
 8006828:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800682c:	f843 2b04 	str.w	r2, [r3], #4
 8006830:	e7d8      	b.n	80067e4 <__multiply+0x50>
 8006832:	f8b3 a000 	ldrh.w	sl, [r3]
 8006836:	f1ba 0f00 	cmp.w	sl, #0
 800683a:	d024      	beq.n	8006886 <__multiply+0xf2>
 800683c:	f104 0e14 	add.w	lr, r4, #20
 8006840:	46a9      	mov	r9, r5
 8006842:	f04f 0c00 	mov.w	ip, #0
 8006846:	f85e 2b04 	ldr.w	r2, [lr], #4
 800684a:	f8d9 1000 	ldr.w	r1, [r9]
 800684e:	fa1f fb82 	uxth.w	fp, r2
 8006852:	b289      	uxth	r1, r1
 8006854:	fb0a 110b 	mla	r1, sl, fp, r1
 8006858:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800685c:	f8d9 2000 	ldr.w	r2, [r9]
 8006860:	4461      	add	r1, ip
 8006862:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006866:	fb0a c20b 	mla	r2, sl, fp, ip
 800686a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800686e:	b289      	uxth	r1, r1
 8006870:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006874:	4577      	cmp	r7, lr
 8006876:	f849 1b04 	str.w	r1, [r9], #4
 800687a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800687e:	d8e2      	bhi.n	8006846 <__multiply+0xb2>
 8006880:	9a01      	ldr	r2, [sp, #4]
 8006882:	f845 c002 	str.w	ip, [r5, r2]
 8006886:	9a03      	ldr	r2, [sp, #12]
 8006888:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800688c:	3304      	adds	r3, #4
 800688e:	f1b9 0f00 	cmp.w	r9, #0
 8006892:	d021      	beq.n	80068d8 <__multiply+0x144>
 8006894:	6829      	ldr	r1, [r5, #0]
 8006896:	f104 0c14 	add.w	ip, r4, #20
 800689a:	46ae      	mov	lr, r5
 800689c:	f04f 0a00 	mov.w	sl, #0
 80068a0:	f8bc b000 	ldrh.w	fp, [ip]
 80068a4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80068a8:	fb09 220b 	mla	r2, r9, fp, r2
 80068ac:	4452      	add	r2, sl
 80068ae:	b289      	uxth	r1, r1
 80068b0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80068b4:	f84e 1b04 	str.w	r1, [lr], #4
 80068b8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80068bc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80068c0:	f8be 1000 	ldrh.w	r1, [lr]
 80068c4:	fb09 110a 	mla	r1, r9, sl, r1
 80068c8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80068cc:	4567      	cmp	r7, ip
 80068ce:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80068d2:	d8e5      	bhi.n	80068a0 <__multiply+0x10c>
 80068d4:	9a01      	ldr	r2, [sp, #4]
 80068d6:	50a9      	str	r1, [r5, r2]
 80068d8:	3504      	adds	r5, #4
 80068da:	e799      	b.n	8006810 <__multiply+0x7c>
 80068dc:	3e01      	subs	r6, #1
 80068de:	e79b      	b.n	8006818 <__multiply+0x84>
 80068e0:	08008e51 	.word	0x08008e51
 80068e4:	08008e62 	.word	0x08008e62

080068e8 <__pow5mult>:
 80068e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80068ec:	4615      	mov	r5, r2
 80068ee:	f012 0203 	ands.w	r2, r2, #3
 80068f2:	4606      	mov	r6, r0
 80068f4:	460f      	mov	r7, r1
 80068f6:	d007      	beq.n	8006908 <__pow5mult+0x20>
 80068f8:	4c25      	ldr	r4, [pc, #148]	; (8006990 <__pow5mult+0xa8>)
 80068fa:	3a01      	subs	r2, #1
 80068fc:	2300      	movs	r3, #0
 80068fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006902:	f7ff fe53 	bl	80065ac <__multadd>
 8006906:	4607      	mov	r7, r0
 8006908:	10ad      	asrs	r5, r5, #2
 800690a:	d03d      	beq.n	8006988 <__pow5mult+0xa0>
 800690c:	69f4      	ldr	r4, [r6, #28]
 800690e:	b97c      	cbnz	r4, 8006930 <__pow5mult+0x48>
 8006910:	2010      	movs	r0, #16
 8006912:	f7ff fd35 	bl	8006380 <malloc>
 8006916:	4602      	mov	r2, r0
 8006918:	61f0      	str	r0, [r6, #28]
 800691a:	b928      	cbnz	r0, 8006928 <__pow5mult+0x40>
 800691c:	4b1d      	ldr	r3, [pc, #116]	; (8006994 <__pow5mult+0xac>)
 800691e:	481e      	ldr	r0, [pc, #120]	; (8006998 <__pow5mult+0xb0>)
 8006920:	f240 11b3 	movw	r1, #435	; 0x1b3
 8006924:	f001 fb38 	bl	8007f98 <__assert_func>
 8006928:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800692c:	6004      	str	r4, [r0, #0]
 800692e:	60c4      	str	r4, [r0, #12]
 8006930:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8006934:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006938:	b94c      	cbnz	r4, 800694e <__pow5mult+0x66>
 800693a:	f240 2171 	movw	r1, #625	; 0x271
 800693e:	4630      	mov	r0, r6
 8006940:	f7ff ff12 	bl	8006768 <__i2b>
 8006944:	2300      	movs	r3, #0
 8006946:	f8c8 0008 	str.w	r0, [r8, #8]
 800694a:	4604      	mov	r4, r0
 800694c:	6003      	str	r3, [r0, #0]
 800694e:	f04f 0900 	mov.w	r9, #0
 8006952:	07eb      	lsls	r3, r5, #31
 8006954:	d50a      	bpl.n	800696c <__pow5mult+0x84>
 8006956:	4639      	mov	r1, r7
 8006958:	4622      	mov	r2, r4
 800695a:	4630      	mov	r0, r6
 800695c:	f7ff ff1a 	bl	8006794 <__multiply>
 8006960:	4639      	mov	r1, r7
 8006962:	4680      	mov	r8, r0
 8006964:	4630      	mov	r0, r6
 8006966:	f7ff fdff 	bl	8006568 <_Bfree>
 800696a:	4647      	mov	r7, r8
 800696c:	106d      	asrs	r5, r5, #1
 800696e:	d00b      	beq.n	8006988 <__pow5mult+0xa0>
 8006970:	6820      	ldr	r0, [r4, #0]
 8006972:	b938      	cbnz	r0, 8006984 <__pow5mult+0x9c>
 8006974:	4622      	mov	r2, r4
 8006976:	4621      	mov	r1, r4
 8006978:	4630      	mov	r0, r6
 800697a:	f7ff ff0b 	bl	8006794 <__multiply>
 800697e:	6020      	str	r0, [r4, #0]
 8006980:	f8c0 9000 	str.w	r9, [r0]
 8006984:	4604      	mov	r4, r0
 8006986:	e7e4      	b.n	8006952 <__pow5mult+0x6a>
 8006988:	4638      	mov	r0, r7
 800698a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800698e:	bf00      	nop
 8006990:	08008fb0 	.word	0x08008fb0
 8006994:	08008de2 	.word	0x08008de2
 8006998:	08008e62 	.word	0x08008e62

0800699c <__lshift>:
 800699c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069a0:	460c      	mov	r4, r1
 80069a2:	6849      	ldr	r1, [r1, #4]
 80069a4:	6923      	ldr	r3, [r4, #16]
 80069a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80069aa:	68a3      	ldr	r3, [r4, #8]
 80069ac:	4607      	mov	r7, r0
 80069ae:	4691      	mov	r9, r2
 80069b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80069b4:	f108 0601 	add.w	r6, r8, #1
 80069b8:	42b3      	cmp	r3, r6
 80069ba:	db0b      	blt.n	80069d4 <__lshift+0x38>
 80069bc:	4638      	mov	r0, r7
 80069be:	f7ff fd93 	bl	80064e8 <_Balloc>
 80069c2:	4605      	mov	r5, r0
 80069c4:	b948      	cbnz	r0, 80069da <__lshift+0x3e>
 80069c6:	4602      	mov	r2, r0
 80069c8:	4b28      	ldr	r3, [pc, #160]	; (8006a6c <__lshift+0xd0>)
 80069ca:	4829      	ldr	r0, [pc, #164]	; (8006a70 <__lshift+0xd4>)
 80069cc:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80069d0:	f001 fae2 	bl	8007f98 <__assert_func>
 80069d4:	3101      	adds	r1, #1
 80069d6:	005b      	lsls	r3, r3, #1
 80069d8:	e7ee      	b.n	80069b8 <__lshift+0x1c>
 80069da:	2300      	movs	r3, #0
 80069dc:	f100 0114 	add.w	r1, r0, #20
 80069e0:	f100 0210 	add.w	r2, r0, #16
 80069e4:	4618      	mov	r0, r3
 80069e6:	4553      	cmp	r3, sl
 80069e8:	db33      	blt.n	8006a52 <__lshift+0xb6>
 80069ea:	6920      	ldr	r0, [r4, #16]
 80069ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80069f0:	f104 0314 	add.w	r3, r4, #20
 80069f4:	f019 091f 	ands.w	r9, r9, #31
 80069f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80069fc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006a00:	d02b      	beq.n	8006a5a <__lshift+0xbe>
 8006a02:	f1c9 0e20 	rsb	lr, r9, #32
 8006a06:	468a      	mov	sl, r1
 8006a08:	2200      	movs	r2, #0
 8006a0a:	6818      	ldr	r0, [r3, #0]
 8006a0c:	fa00 f009 	lsl.w	r0, r0, r9
 8006a10:	4310      	orrs	r0, r2
 8006a12:	f84a 0b04 	str.w	r0, [sl], #4
 8006a16:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a1a:	459c      	cmp	ip, r3
 8006a1c:	fa22 f20e 	lsr.w	r2, r2, lr
 8006a20:	d8f3      	bhi.n	8006a0a <__lshift+0x6e>
 8006a22:	ebac 0304 	sub.w	r3, ip, r4
 8006a26:	3b15      	subs	r3, #21
 8006a28:	f023 0303 	bic.w	r3, r3, #3
 8006a2c:	3304      	adds	r3, #4
 8006a2e:	f104 0015 	add.w	r0, r4, #21
 8006a32:	4584      	cmp	ip, r0
 8006a34:	bf38      	it	cc
 8006a36:	2304      	movcc	r3, #4
 8006a38:	50ca      	str	r2, [r1, r3]
 8006a3a:	b10a      	cbz	r2, 8006a40 <__lshift+0xa4>
 8006a3c:	f108 0602 	add.w	r6, r8, #2
 8006a40:	3e01      	subs	r6, #1
 8006a42:	4638      	mov	r0, r7
 8006a44:	612e      	str	r6, [r5, #16]
 8006a46:	4621      	mov	r1, r4
 8006a48:	f7ff fd8e 	bl	8006568 <_Bfree>
 8006a4c:	4628      	mov	r0, r5
 8006a4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a52:	f842 0f04 	str.w	r0, [r2, #4]!
 8006a56:	3301      	adds	r3, #1
 8006a58:	e7c5      	b.n	80069e6 <__lshift+0x4a>
 8006a5a:	3904      	subs	r1, #4
 8006a5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a60:	f841 2f04 	str.w	r2, [r1, #4]!
 8006a64:	459c      	cmp	ip, r3
 8006a66:	d8f9      	bhi.n	8006a5c <__lshift+0xc0>
 8006a68:	e7ea      	b.n	8006a40 <__lshift+0xa4>
 8006a6a:	bf00      	nop
 8006a6c:	08008e51 	.word	0x08008e51
 8006a70:	08008e62 	.word	0x08008e62

08006a74 <__mcmp>:
 8006a74:	b530      	push	{r4, r5, lr}
 8006a76:	6902      	ldr	r2, [r0, #16]
 8006a78:	690c      	ldr	r4, [r1, #16]
 8006a7a:	1b12      	subs	r2, r2, r4
 8006a7c:	d10e      	bne.n	8006a9c <__mcmp+0x28>
 8006a7e:	f100 0314 	add.w	r3, r0, #20
 8006a82:	3114      	adds	r1, #20
 8006a84:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006a88:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006a8c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006a90:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006a94:	42a5      	cmp	r5, r4
 8006a96:	d003      	beq.n	8006aa0 <__mcmp+0x2c>
 8006a98:	d305      	bcc.n	8006aa6 <__mcmp+0x32>
 8006a9a:	2201      	movs	r2, #1
 8006a9c:	4610      	mov	r0, r2
 8006a9e:	bd30      	pop	{r4, r5, pc}
 8006aa0:	4283      	cmp	r3, r0
 8006aa2:	d3f3      	bcc.n	8006a8c <__mcmp+0x18>
 8006aa4:	e7fa      	b.n	8006a9c <__mcmp+0x28>
 8006aa6:	f04f 32ff 	mov.w	r2, #4294967295
 8006aaa:	e7f7      	b.n	8006a9c <__mcmp+0x28>

08006aac <__mdiff>:
 8006aac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ab0:	460c      	mov	r4, r1
 8006ab2:	4606      	mov	r6, r0
 8006ab4:	4611      	mov	r1, r2
 8006ab6:	4620      	mov	r0, r4
 8006ab8:	4690      	mov	r8, r2
 8006aba:	f7ff ffdb 	bl	8006a74 <__mcmp>
 8006abe:	1e05      	subs	r5, r0, #0
 8006ac0:	d110      	bne.n	8006ae4 <__mdiff+0x38>
 8006ac2:	4629      	mov	r1, r5
 8006ac4:	4630      	mov	r0, r6
 8006ac6:	f7ff fd0f 	bl	80064e8 <_Balloc>
 8006aca:	b930      	cbnz	r0, 8006ada <__mdiff+0x2e>
 8006acc:	4b3a      	ldr	r3, [pc, #232]	; (8006bb8 <__mdiff+0x10c>)
 8006ace:	4602      	mov	r2, r0
 8006ad0:	f240 2137 	movw	r1, #567	; 0x237
 8006ad4:	4839      	ldr	r0, [pc, #228]	; (8006bbc <__mdiff+0x110>)
 8006ad6:	f001 fa5f 	bl	8007f98 <__assert_func>
 8006ada:	2301      	movs	r3, #1
 8006adc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006ae0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ae4:	bfa4      	itt	ge
 8006ae6:	4643      	movge	r3, r8
 8006ae8:	46a0      	movge	r8, r4
 8006aea:	4630      	mov	r0, r6
 8006aec:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006af0:	bfa6      	itte	ge
 8006af2:	461c      	movge	r4, r3
 8006af4:	2500      	movge	r5, #0
 8006af6:	2501      	movlt	r5, #1
 8006af8:	f7ff fcf6 	bl	80064e8 <_Balloc>
 8006afc:	b920      	cbnz	r0, 8006b08 <__mdiff+0x5c>
 8006afe:	4b2e      	ldr	r3, [pc, #184]	; (8006bb8 <__mdiff+0x10c>)
 8006b00:	4602      	mov	r2, r0
 8006b02:	f240 2145 	movw	r1, #581	; 0x245
 8006b06:	e7e5      	b.n	8006ad4 <__mdiff+0x28>
 8006b08:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006b0c:	6926      	ldr	r6, [r4, #16]
 8006b0e:	60c5      	str	r5, [r0, #12]
 8006b10:	f104 0914 	add.w	r9, r4, #20
 8006b14:	f108 0514 	add.w	r5, r8, #20
 8006b18:	f100 0e14 	add.w	lr, r0, #20
 8006b1c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006b20:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006b24:	f108 0210 	add.w	r2, r8, #16
 8006b28:	46f2      	mov	sl, lr
 8006b2a:	2100      	movs	r1, #0
 8006b2c:	f859 3b04 	ldr.w	r3, [r9], #4
 8006b30:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006b34:	fa11 f88b 	uxtah	r8, r1, fp
 8006b38:	b299      	uxth	r1, r3
 8006b3a:	0c1b      	lsrs	r3, r3, #16
 8006b3c:	eba8 0801 	sub.w	r8, r8, r1
 8006b40:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006b44:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006b48:	fa1f f888 	uxth.w	r8, r8
 8006b4c:	1419      	asrs	r1, r3, #16
 8006b4e:	454e      	cmp	r6, r9
 8006b50:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006b54:	f84a 3b04 	str.w	r3, [sl], #4
 8006b58:	d8e8      	bhi.n	8006b2c <__mdiff+0x80>
 8006b5a:	1b33      	subs	r3, r6, r4
 8006b5c:	3b15      	subs	r3, #21
 8006b5e:	f023 0303 	bic.w	r3, r3, #3
 8006b62:	3304      	adds	r3, #4
 8006b64:	3415      	adds	r4, #21
 8006b66:	42a6      	cmp	r6, r4
 8006b68:	bf38      	it	cc
 8006b6a:	2304      	movcc	r3, #4
 8006b6c:	441d      	add	r5, r3
 8006b6e:	4473      	add	r3, lr
 8006b70:	469e      	mov	lr, r3
 8006b72:	462e      	mov	r6, r5
 8006b74:	4566      	cmp	r6, ip
 8006b76:	d30e      	bcc.n	8006b96 <__mdiff+0xea>
 8006b78:	f10c 0203 	add.w	r2, ip, #3
 8006b7c:	1b52      	subs	r2, r2, r5
 8006b7e:	f022 0203 	bic.w	r2, r2, #3
 8006b82:	3d03      	subs	r5, #3
 8006b84:	45ac      	cmp	ip, r5
 8006b86:	bf38      	it	cc
 8006b88:	2200      	movcc	r2, #0
 8006b8a:	4413      	add	r3, r2
 8006b8c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006b90:	b17a      	cbz	r2, 8006bb2 <__mdiff+0x106>
 8006b92:	6107      	str	r7, [r0, #16]
 8006b94:	e7a4      	b.n	8006ae0 <__mdiff+0x34>
 8006b96:	f856 8b04 	ldr.w	r8, [r6], #4
 8006b9a:	fa11 f288 	uxtah	r2, r1, r8
 8006b9e:	1414      	asrs	r4, r2, #16
 8006ba0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006ba4:	b292      	uxth	r2, r2
 8006ba6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006baa:	f84e 2b04 	str.w	r2, [lr], #4
 8006bae:	1421      	asrs	r1, r4, #16
 8006bb0:	e7e0      	b.n	8006b74 <__mdiff+0xc8>
 8006bb2:	3f01      	subs	r7, #1
 8006bb4:	e7ea      	b.n	8006b8c <__mdiff+0xe0>
 8006bb6:	bf00      	nop
 8006bb8:	08008e51 	.word	0x08008e51
 8006bbc:	08008e62 	.word	0x08008e62

08006bc0 <__ulp>:
 8006bc0:	b082      	sub	sp, #8
 8006bc2:	ed8d 0b00 	vstr	d0, [sp]
 8006bc6:	9a01      	ldr	r2, [sp, #4]
 8006bc8:	4b0f      	ldr	r3, [pc, #60]	; (8006c08 <__ulp+0x48>)
 8006bca:	4013      	ands	r3, r2
 8006bcc:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	dc08      	bgt.n	8006be6 <__ulp+0x26>
 8006bd4:	425b      	negs	r3, r3
 8006bd6:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8006bda:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006bde:	da04      	bge.n	8006bea <__ulp+0x2a>
 8006be0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006be4:	4113      	asrs	r3, r2
 8006be6:	2200      	movs	r2, #0
 8006be8:	e008      	b.n	8006bfc <__ulp+0x3c>
 8006bea:	f1a2 0314 	sub.w	r3, r2, #20
 8006bee:	2b1e      	cmp	r3, #30
 8006bf0:	bfda      	itte	le
 8006bf2:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8006bf6:	40da      	lsrle	r2, r3
 8006bf8:	2201      	movgt	r2, #1
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	4619      	mov	r1, r3
 8006bfe:	4610      	mov	r0, r2
 8006c00:	ec41 0b10 	vmov	d0, r0, r1
 8006c04:	b002      	add	sp, #8
 8006c06:	4770      	bx	lr
 8006c08:	7ff00000 	.word	0x7ff00000

08006c0c <__b2d>:
 8006c0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c10:	6906      	ldr	r6, [r0, #16]
 8006c12:	f100 0814 	add.w	r8, r0, #20
 8006c16:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8006c1a:	1f37      	subs	r7, r6, #4
 8006c1c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8006c20:	4610      	mov	r0, r2
 8006c22:	f7ff fd53 	bl	80066cc <__hi0bits>
 8006c26:	f1c0 0320 	rsb	r3, r0, #32
 8006c2a:	280a      	cmp	r0, #10
 8006c2c:	600b      	str	r3, [r1, #0]
 8006c2e:	491b      	ldr	r1, [pc, #108]	; (8006c9c <__b2d+0x90>)
 8006c30:	dc15      	bgt.n	8006c5e <__b2d+0x52>
 8006c32:	f1c0 0c0b 	rsb	ip, r0, #11
 8006c36:	fa22 f30c 	lsr.w	r3, r2, ip
 8006c3a:	45b8      	cmp	r8, r7
 8006c3c:	ea43 0501 	orr.w	r5, r3, r1
 8006c40:	bf34      	ite	cc
 8006c42:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006c46:	2300      	movcs	r3, #0
 8006c48:	3015      	adds	r0, #21
 8006c4a:	fa02 f000 	lsl.w	r0, r2, r0
 8006c4e:	fa23 f30c 	lsr.w	r3, r3, ip
 8006c52:	4303      	orrs	r3, r0
 8006c54:	461c      	mov	r4, r3
 8006c56:	ec45 4b10 	vmov	d0, r4, r5
 8006c5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c5e:	45b8      	cmp	r8, r7
 8006c60:	bf3a      	itte	cc
 8006c62:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006c66:	f1a6 0708 	subcc.w	r7, r6, #8
 8006c6a:	2300      	movcs	r3, #0
 8006c6c:	380b      	subs	r0, #11
 8006c6e:	d012      	beq.n	8006c96 <__b2d+0x8a>
 8006c70:	f1c0 0120 	rsb	r1, r0, #32
 8006c74:	fa23 f401 	lsr.w	r4, r3, r1
 8006c78:	4082      	lsls	r2, r0
 8006c7a:	4322      	orrs	r2, r4
 8006c7c:	4547      	cmp	r7, r8
 8006c7e:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8006c82:	bf8c      	ite	hi
 8006c84:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8006c88:	2200      	movls	r2, #0
 8006c8a:	4083      	lsls	r3, r0
 8006c8c:	40ca      	lsrs	r2, r1
 8006c8e:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8006c92:	4313      	orrs	r3, r2
 8006c94:	e7de      	b.n	8006c54 <__b2d+0x48>
 8006c96:	ea42 0501 	orr.w	r5, r2, r1
 8006c9a:	e7db      	b.n	8006c54 <__b2d+0x48>
 8006c9c:	3ff00000 	.word	0x3ff00000

08006ca0 <__d2b>:
 8006ca0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006ca4:	460f      	mov	r7, r1
 8006ca6:	2101      	movs	r1, #1
 8006ca8:	ec59 8b10 	vmov	r8, r9, d0
 8006cac:	4616      	mov	r6, r2
 8006cae:	f7ff fc1b 	bl	80064e8 <_Balloc>
 8006cb2:	4604      	mov	r4, r0
 8006cb4:	b930      	cbnz	r0, 8006cc4 <__d2b+0x24>
 8006cb6:	4602      	mov	r2, r0
 8006cb8:	4b24      	ldr	r3, [pc, #144]	; (8006d4c <__d2b+0xac>)
 8006cba:	4825      	ldr	r0, [pc, #148]	; (8006d50 <__d2b+0xb0>)
 8006cbc:	f240 310f 	movw	r1, #783	; 0x30f
 8006cc0:	f001 f96a 	bl	8007f98 <__assert_func>
 8006cc4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006cc8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006ccc:	bb2d      	cbnz	r5, 8006d1a <__d2b+0x7a>
 8006cce:	9301      	str	r3, [sp, #4]
 8006cd0:	f1b8 0300 	subs.w	r3, r8, #0
 8006cd4:	d026      	beq.n	8006d24 <__d2b+0x84>
 8006cd6:	4668      	mov	r0, sp
 8006cd8:	9300      	str	r3, [sp, #0]
 8006cda:	f7ff fd17 	bl	800670c <__lo0bits>
 8006cde:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006ce2:	b1e8      	cbz	r0, 8006d20 <__d2b+0x80>
 8006ce4:	f1c0 0320 	rsb	r3, r0, #32
 8006ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8006cec:	430b      	orrs	r3, r1
 8006cee:	40c2      	lsrs	r2, r0
 8006cf0:	6163      	str	r3, [r4, #20]
 8006cf2:	9201      	str	r2, [sp, #4]
 8006cf4:	9b01      	ldr	r3, [sp, #4]
 8006cf6:	61a3      	str	r3, [r4, #24]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	bf14      	ite	ne
 8006cfc:	2202      	movne	r2, #2
 8006cfe:	2201      	moveq	r2, #1
 8006d00:	6122      	str	r2, [r4, #16]
 8006d02:	b1bd      	cbz	r5, 8006d34 <__d2b+0x94>
 8006d04:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006d08:	4405      	add	r5, r0
 8006d0a:	603d      	str	r5, [r7, #0]
 8006d0c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006d10:	6030      	str	r0, [r6, #0]
 8006d12:	4620      	mov	r0, r4
 8006d14:	b003      	add	sp, #12
 8006d16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006d1a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006d1e:	e7d6      	b.n	8006cce <__d2b+0x2e>
 8006d20:	6161      	str	r1, [r4, #20]
 8006d22:	e7e7      	b.n	8006cf4 <__d2b+0x54>
 8006d24:	a801      	add	r0, sp, #4
 8006d26:	f7ff fcf1 	bl	800670c <__lo0bits>
 8006d2a:	9b01      	ldr	r3, [sp, #4]
 8006d2c:	6163      	str	r3, [r4, #20]
 8006d2e:	3020      	adds	r0, #32
 8006d30:	2201      	movs	r2, #1
 8006d32:	e7e5      	b.n	8006d00 <__d2b+0x60>
 8006d34:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006d38:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006d3c:	6038      	str	r0, [r7, #0]
 8006d3e:	6918      	ldr	r0, [r3, #16]
 8006d40:	f7ff fcc4 	bl	80066cc <__hi0bits>
 8006d44:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006d48:	e7e2      	b.n	8006d10 <__d2b+0x70>
 8006d4a:	bf00      	nop
 8006d4c:	08008e51 	.word	0x08008e51
 8006d50:	08008e62 	.word	0x08008e62

08006d54 <__ratio>:
 8006d54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d58:	4688      	mov	r8, r1
 8006d5a:	4669      	mov	r1, sp
 8006d5c:	4681      	mov	r9, r0
 8006d5e:	f7ff ff55 	bl	8006c0c <__b2d>
 8006d62:	a901      	add	r1, sp, #4
 8006d64:	4640      	mov	r0, r8
 8006d66:	ec55 4b10 	vmov	r4, r5, d0
 8006d6a:	ee10 aa10 	vmov	sl, s0
 8006d6e:	f7ff ff4d 	bl	8006c0c <__b2d>
 8006d72:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8006d76:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8006d7a:	1ad2      	subs	r2, r2, r3
 8006d7c:	e9dd 3100 	ldrd	r3, r1, [sp]
 8006d80:	1a5b      	subs	r3, r3, r1
 8006d82:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8006d86:	ec57 6b10 	vmov	r6, r7, d0
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	bfd6      	itet	le
 8006d8e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006d92:	462a      	movgt	r2, r5
 8006d94:	463a      	movle	r2, r7
 8006d96:	46ab      	mov	fp, r5
 8006d98:	bfd6      	itet	le
 8006d9a:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8006d9e:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8006da2:	ee00 3a90 	vmovle	s1, r3
 8006da6:	ec4b ab17 	vmov	d7, sl, fp
 8006daa:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8006dae:	b003      	add	sp, #12
 8006db0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006db4 <__copybits>:
 8006db4:	3901      	subs	r1, #1
 8006db6:	b570      	push	{r4, r5, r6, lr}
 8006db8:	1149      	asrs	r1, r1, #5
 8006dba:	6914      	ldr	r4, [r2, #16]
 8006dbc:	3101      	adds	r1, #1
 8006dbe:	f102 0314 	add.w	r3, r2, #20
 8006dc2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006dc6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006dca:	1f05      	subs	r5, r0, #4
 8006dcc:	42a3      	cmp	r3, r4
 8006dce:	d30c      	bcc.n	8006dea <__copybits+0x36>
 8006dd0:	1aa3      	subs	r3, r4, r2
 8006dd2:	3b11      	subs	r3, #17
 8006dd4:	f023 0303 	bic.w	r3, r3, #3
 8006dd8:	3211      	adds	r2, #17
 8006dda:	42a2      	cmp	r2, r4
 8006ddc:	bf88      	it	hi
 8006dde:	2300      	movhi	r3, #0
 8006de0:	4418      	add	r0, r3
 8006de2:	2300      	movs	r3, #0
 8006de4:	4288      	cmp	r0, r1
 8006de6:	d305      	bcc.n	8006df4 <__copybits+0x40>
 8006de8:	bd70      	pop	{r4, r5, r6, pc}
 8006dea:	f853 6b04 	ldr.w	r6, [r3], #4
 8006dee:	f845 6f04 	str.w	r6, [r5, #4]!
 8006df2:	e7eb      	b.n	8006dcc <__copybits+0x18>
 8006df4:	f840 3b04 	str.w	r3, [r0], #4
 8006df8:	e7f4      	b.n	8006de4 <__copybits+0x30>

08006dfa <__any_on>:
 8006dfa:	f100 0214 	add.w	r2, r0, #20
 8006dfe:	6900      	ldr	r0, [r0, #16]
 8006e00:	114b      	asrs	r3, r1, #5
 8006e02:	4298      	cmp	r0, r3
 8006e04:	b510      	push	{r4, lr}
 8006e06:	db11      	blt.n	8006e2c <__any_on+0x32>
 8006e08:	dd0a      	ble.n	8006e20 <__any_on+0x26>
 8006e0a:	f011 011f 	ands.w	r1, r1, #31
 8006e0e:	d007      	beq.n	8006e20 <__any_on+0x26>
 8006e10:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006e14:	fa24 f001 	lsr.w	r0, r4, r1
 8006e18:	fa00 f101 	lsl.w	r1, r0, r1
 8006e1c:	428c      	cmp	r4, r1
 8006e1e:	d10b      	bne.n	8006e38 <__any_on+0x3e>
 8006e20:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d803      	bhi.n	8006e30 <__any_on+0x36>
 8006e28:	2000      	movs	r0, #0
 8006e2a:	bd10      	pop	{r4, pc}
 8006e2c:	4603      	mov	r3, r0
 8006e2e:	e7f7      	b.n	8006e20 <__any_on+0x26>
 8006e30:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006e34:	2900      	cmp	r1, #0
 8006e36:	d0f5      	beq.n	8006e24 <__any_on+0x2a>
 8006e38:	2001      	movs	r0, #1
 8006e3a:	e7f6      	b.n	8006e2a <__any_on+0x30>

08006e3c <sulp>:
 8006e3c:	b570      	push	{r4, r5, r6, lr}
 8006e3e:	4604      	mov	r4, r0
 8006e40:	460d      	mov	r5, r1
 8006e42:	4616      	mov	r6, r2
 8006e44:	ec45 4b10 	vmov	d0, r4, r5
 8006e48:	f7ff feba 	bl	8006bc0 <__ulp>
 8006e4c:	b17e      	cbz	r6, 8006e6e <sulp+0x32>
 8006e4e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006e52:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	dd09      	ble.n	8006e6e <sulp+0x32>
 8006e5a:	051b      	lsls	r3, r3, #20
 8006e5c:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8006e60:	2000      	movs	r0, #0
 8006e62:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 8006e66:	ec41 0b17 	vmov	d7, r0, r1
 8006e6a:	ee20 0b07 	vmul.f64	d0, d0, d7
 8006e6e:	bd70      	pop	{r4, r5, r6, pc}

08006e70 <_strtod_l>:
 8006e70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e74:	ed2d 8b0e 	vpush	{d8-d14}
 8006e78:	b097      	sub	sp, #92	; 0x5c
 8006e7a:	4604      	mov	r4, r0
 8006e7c:	920d      	str	r2, [sp, #52]	; 0x34
 8006e7e:	2200      	movs	r2, #0
 8006e80:	9212      	str	r2, [sp, #72]	; 0x48
 8006e82:	468a      	mov	sl, r1
 8006e84:	f04f 0800 	mov.w	r8, #0
 8006e88:	f04f 0900 	mov.w	r9, #0
 8006e8c:	460a      	mov	r2, r1
 8006e8e:	9211      	str	r2, [sp, #68]	; 0x44
 8006e90:	7811      	ldrb	r1, [r2, #0]
 8006e92:	292b      	cmp	r1, #43	; 0x2b
 8006e94:	d04c      	beq.n	8006f30 <_strtod_l+0xc0>
 8006e96:	d839      	bhi.n	8006f0c <_strtod_l+0x9c>
 8006e98:	290d      	cmp	r1, #13
 8006e9a:	d833      	bhi.n	8006f04 <_strtod_l+0x94>
 8006e9c:	2908      	cmp	r1, #8
 8006e9e:	d833      	bhi.n	8006f08 <_strtod_l+0x98>
 8006ea0:	2900      	cmp	r1, #0
 8006ea2:	d03c      	beq.n	8006f1e <_strtod_l+0xae>
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	9208      	str	r2, [sp, #32]
 8006ea8:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8006eaa:	7832      	ldrb	r2, [r6, #0]
 8006eac:	2a30      	cmp	r2, #48	; 0x30
 8006eae:	f040 80b8 	bne.w	8007022 <_strtod_l+0x1b2>
 8006eb2:	7872      	ldrb	r2, [r6, #1]
 8006eb4:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8006eb8:	2a58      	cmp	r2, #88	; 0x58
 8006eba:	d170      	bne.n	8006f9e <_strtod_l+0x12e>
 8006ebc:	9302      	str	r3, [sp, #8]
 8006ebe:	9b08      	ldr	r3, [sp, #32]
 8006ec0:	9301      	str	r3, [sp, #4]
 8006ec2:	ab12      	add	r3, sp, #72	; 0x48
 8006ec4:	9300      	str	r3, [sp, #0]
 8006ec6:	4a91      	ldr	r2, [pc, #580]	; (800710c <_strtod_l+0x29c>)
 8006ec8:	ab13      	add	r3, sp, #76	; 0x4c
 8006eca:	a911      	add	r1, sp, #68	; 0x44
 8006ecc:	4620      	mov	r0, r4
 8006ece:	f001 f8ff 	bl	80080d0 <__gethex>
 8006ed2:	f010 070f 	ands.w	r7, r0, #15
 8006ed6:	4605      	mov	r5, r0
 8006ed8:	d005      	beq.n	8006ee6 <_strtod_l+0x76>
 8006eda:	2f06      	cmp	r7, #6
 8006edc:	d12a      	bne.n	8006f34 <_strtod_l+0xc4>
 8006ede:	3601      	adds	r6, #1
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	9611      	str	r6, [sp, #68]	; 0x44
 8006ee4:	9308      	str	r3, [sp, #32]
 8006ee6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	f040 8555 	bne.w	8007998 <_strtod_l+0xb28>
 8006eee:	9b08      	ldr	r3, [sp, #32]
 8006ef0:	ec49 8b10 	vmov	d0, r8, r9
 8006ef4:	b1cb      	cbz	r3, 8006f2a <_strtod_l+0xba>
 8006ef6:	eeb1 0b40 	vneg.f64	d0, d0
 8006efa:	b017      	add	sp, #92	; 0x5c
 8006efc:	ecbd 8b0e 	vpop	{d8-d14}
 8006f00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f04:	2920      	cmp	r1, #32
 8006f06:	d1cd      	bne.n	8006ea4 <_strtod_l+0x34>
 8006f08:	3201      	adds	r2, #1
 8006f0a:	e7c0      	b.n	8006e8e <_strtod_l+0x1e>
 8006f0c:	292d      	cmp	r1, #45	; 0x2d
 8006f0e:	d1c9      	bne.n	8006ea4 <_strtod_l+0x34>
 8006f10:	2101      	movs	r1, #1
 8006f12:	9108      	str	r1, [sp, #32]
 8006f14:	1c51      	adds	r1, r2, #1
 8006f16:	9111      	str	r1, [sp, #68]	; 0x44
 8006f18:	7852      	ldrb	r2, [r2, #1]
 8006f1a:	2a00      	cmp	r2, #0
 8006f1c:	d1c4      	bne.n	8006ea8 <_strtod_l+0x38>
 8006f1e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f20:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	f040 8535 	bne.w	8007994 <_strtod_l+0xb24>
 8006f2a:	ec49 8b10 	vmov	d0, r8, r9
 8006f2e:	e7e4      	b.n	8006efa <_strtod_l+0x8a>
 8006f30:	2100      	movs	r1, #0
 8006f32:	e7ee      	b.n	8006f12 <_strtod_l+0xa2>
 8006f34:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006f36:	b13a      	cbz	r2, 8006f48 <_strtod_l+0xd8>
 8006f38:	2135      	movs	r1, #53	; 0x35
 8006f3a:	a814      	add	r0, sp, #80	; 0x50
 8006f3c:	f7ff ff3a 	bl	8006db4 <__copybits>
 8006f40:	9912      	ldr	r1, [sp, #72]	; 0x48
 8006f42:	4620      	mov	r0, r4
 8006f44:	f7ff fb10 	bl	8006568 <_Bfree>
 8006f48:	1e7b      	subs	r3, r7, #1
 8006f4a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006f4c:	2b04      	cmp	r3, #4
 8006f4e:	d806      	bhi.n	8006f5e <_strtod_l+0xee>
 8006f50:	e8df f003 	tbb	[pc, r3]
 8006f54:	201d0314 	.word	0x201d0314
 8006f58:	14          	.byte	0x14
 8006f59:	00          	.byte	0x00
 8006f5a:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
 8006f5e:	05eb      	lsls	r3, r5, #23
 8006f60:	bf48      	it	mi
 8006f62:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8006f66:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006f6a:	0d1b      	lsrs	r3, r3, #20
 8006f6c:	051b      	lsls	r3, r3, #20
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d1b9      	bne.n	8006ee6 <_strtod_l+0x76>
 8006f72:	f7fe fb91 	bl	8005698 <__errno>
 8006f76:	2322      	movs	r3, #34	; 0x22
 8006f78:	6003      	str	r3, [r0, #0]
 8006f7a:	e7b4      	b.n	8006ee6 <_strtod_l+0x76>
 8006f7c:	e9dd 8314 	ldrd	r8, r3, [sp, #80]	; 0x50
 8006f80:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006f84:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006f88:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8006f8c:	e7e7      	b.n	8006f5e <_strtod_l+0xee>
 8006f8e:	f8df 9184 	ldr.w	r9, [pc, #388]	; 8007114 <_strtod_l+0x2a4>
 8006f92:	e7e4      	b.n	8006f5e <_strtod_l+0xee>
 8006f94:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8006f98:	f04f 38ff 	mov.w	r8, #4294967295
 8006f9c:	e7df      	b.n	8006f5e <_strtod_l+0xee>
 8006f9e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006fa0:	1c5a      	adds	r2, r3, #1
 8006fa2:	9211      	str	r2, [sp, #68]	; 0x44
 8006fa4:	785b      	ldrb	r3, [r3, #1]
 8006fa6:	2b30      	cmp	r3, #48	; 0x30
 8006fa8:	d0f9      	beq.n	8006f9e <_strtod_l+0x12e>
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d09b      	beq.n	8006ee6 <_strtod_l+0x76>
 8006fae:	2301      	movs	r3, #1
 8006fb0:	9306      	str	r3, [sp, #24]
 8006fb2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006fb4:	9309      	str	r3, [sp, #36]	; 0x24
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	9305      	str	r3, [sp, #20]
 8006fba:	9307      	str	r3, [sp, #28]
 8006fbc:	461e      	mov	r6, r3
 8006fbe:	220a      	movs	r2, #10
 8006fc0:	9811      	ldr	r0, [sp, #68]	; 0x44
 8006fc2:	7805      	ldrb	r5, [r0, #0]
 8006fc4:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8006fc8:	b2d9      	uxtb	r1, r3
 8006fca:	2909      	cmp	r1, #9
 8006fcc:	d92b      	bls.n	8007026 <_strtod_l+0x1b6>
 8006fce:	4950      	ldr	r1, [pc, #320]	; (8007110 <_strtod_l+0x2a0>)
 8006fd0:	2201      	movs	r2, #1
 8006fd2:	f000 ffa9 	bl	8007f28 <strncmp>
 8006fd6:	2800      	cmp	r0, #0
 8006fd8:	d035      	beq.n	8007046 <_strtod_l+0x1d6>
 8006fda:	2000      	movs	r0, #0
 8006fdc:	462a      	mov	r2, r5
 8006fde:	4633      	mov	r3, r6
 8006fe0:	4683      	mov	fp, r0
 8006fe2:	4601      	mov	r1, r0
 8006fe4:	2a65      	cmp	r2, #101	; 0x65
 8006fe6:	d001      	beq.n	8006fec <_strtod_l+0x17c>
 8006fe8:	2a45      	cmp	r2, #69	; 0x45
 8006fea:	d118      	bne.n	800701e <_strtod_l+0x1ae>
 8006fec:	b91b      	cbnz	r3, 8006ff6 <_strtod_l+0x186>
 8006fee:	9b06      	ldr	r3, [sp, #24]
 8006ff0:	4303      	orrs	r3, r0
 8006ff2:	d094      	beq.n	8006f1e <_strtod_l+0xae>
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
 8006ffa:	f10a 0201 	add.w	r2, sl, #1
 8006ffe:	9211      	str	r2, [sp, #68]	; 0x44
 8007000:	f89a 2001 	ldrb.w	r2, [sl, #1]
 8007004:	2a2b      	cmp	r2, #43	; 0x2b
 8007006:	d075      	beq.n	80070f4 <_strtod_l+0x284>
 8007008:	2a2d      	cmp	r2, #45	; 0x2d
 800700a:	d07b      	beq.n	8007104 <_strtod_l+0x294>
 800700c:	f04f 0e00 	mov.w	lr, #0
 8007010:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8007014:	2d09      	cmp	r5, #9
 8007016:	f240 8083 	bls.w	8007120 <_strtod_l+0x2b0>
 800701a:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 800701e:	2500      	movs	r5, #0
 8007020:	e09e      	b.n	8007160 <_strtod_l+0x2f0>
 8007022:	2300      	movs	r3, #0
 8007024:	e7c4      	b.n	8006fb0 <_strtod_l+0x140>
 8007026:	2e08      	cmp	r6, #8
 8007028:	bfd5      	itete	le
 800702a:	9907      	ldrle	r1, [sp, #28]
 800702c:	9905      	ldrgt	r1, [sp, #20]
 800702e:	fb02 3301 	mlale	r3, r2, r1, r3
 8007032:	fb02 3301 	mlagt	r3, r2, r1, r3
 8007036:	f100 0001 	add.w	r0, r0, #1
 800703a:	bfd4      	ite	le
 800703c:	9307      	strle	r3, [sp, #28]
 800703e:	9305      	strgt	r3, [sp, #20]
 8007040:	3601      	adds	r6, #1
 8007042:	9011      	str	r0, [sp, #68]	; 0x44
 8007044:	e7bc      	b.n	8006fc0 <_strtod_l+0x150>
 8007046:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007048:	1c5a      	adds	r2, r3, #1
 800704a:	9211      	str	r2, [sp, #68]	; 0x44
 800704c:	785a      	ldrb	r2, [r3, #1]
 800704e:	b3ae      	cbz	r6, 80070bc <_strtod_l+0x24c>
 8007050:	4683      	mov	fp, r0
 8007052:	4633      	mov	r3, r6
 8007054:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8007058:	2909      	cmp	r1, #9
 800705a:	d912      	bls.n	8007082 <_strtod_l+0x212>
 800705c:	2101      	movs	r1, #1
 800705e:	e7c1      	b.n	8006fe4 <_strtod_l+0x174>
 8007060:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007062:	1c5a      	adds	r2, r3, #1
 8007064:	9211      	str	r2, [sp, #68]	; 0x44
 8007066:	785a      	ldrb	r2, [r3, #1]
 8007068:	3001      	adds	r0, #1
 800706a:	2a30      	cmp	r2, #48	; 0x30
 800706c:	d0f8      	beq.n	8007060 <_strtod_l+0x1f0>
 800706e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007072:	2b08      	cmp	r3, #8
 8007074:	f200 8495 	bhi.w	80079a2 <_strtod_l+0xb32>
 8007078:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800707a:	9309      	str	r3, [sp, #36]	; 0x24
 800707c:	4683      	mov	fp, r0
 800707e:	2000      	movs	r0, #0
 8007080:	4603      	mov	r3, r0
 8007082:	3a30      	subs	r2, #48	; 0x30
 8007084:	f100 0101 	add.w	r1, r0, #1
 8007088:	d012      	beq.n	80070b0 <_strtod_l+0x240>
 800708a:	448b      	add	fp, r1
 800708c:	eb00 0c03 	add.w	ip, r0, r3
 8007090:	4619      	mov	r1, r3
 8007092:	250a      	movs	r5, #10
 8007094:	4561      	cmp	r1, ip
 8007096:	d113      	bne.n	80070c0 <_strtod_l+0x250>
 8007098:	1819      	adds	r1, r3, r0
 800709a:	2908      	cmp	r1, #8
 800709c:	f103 0301 	add.w	r3, r3, #1
 80070a0:	4403      	add	r3, r0
 80070a2:	dc1b      	bgt.n	80070dc <_strtod_l+0x26c>
 80070a4:	9807      	ldr	r0, [sp, #28]
 80070a6:	210a      	movs	r1, #10
 80070a8:	fb01 2200 	mla	r2, r1, r0, r2
 80070ac:	9207      	str	r2, [sp, #28]
 80070ae:	2100      	movs	r1, #0
 80070b0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80070b2:	1c50      	adds	r0, r2, #1
 80070b4:	9011      	str	r0, [sp, #68]	; 0x44
 80070b6:	7852      	ldrb	r2, [r2, #1]
 80070b8:	4608      	mov	r0, r1
 80070ba:	e7cb      	b.n	8007054 <_strtod_l+0x1e4>
 80070bc:	4630      	mov	r0, r6
 80070be:	e7d4      	b.n	800706a <_strtod_l+0x1fa>
 80070c0:	2908      	cmp	r1, #8
 80070c2:	f101 0101 	add.w	r1, r1, #1
 80070c6:	dc03      	bgt.n	80070d0 <_strtod_l+0x260>
 80070c8:	9f07      	ldr	r7, [sp, #28]
 80070ca:	436f      	muls	r7, r5
 80070cc:	9707      	str	r7, [sp, #28]
 80070ce:	e7e1      	b.n	8007094 <_strtod_l+0x224>
 80070d0:	2910      	cmp	r1, #16
 80070d2:	bfde      	ittt	le
 80070d4:	9f05      	ldrle	r7, [sp, #20]
 80070d6:	436f      	mulle	r7, r5
 80070d8:	9705      	strle	r7, [sp, #20]
 80070da:	e7db      	b.n	8007094 <_strtod_l+0x224>
 80070dc:	2b10      	cmp	r3, #16
 80070de:	bfdf      	itttt	le
 80070e0:	9805      	ldrle	r0, [sp, #20]
 80070e2:	210a      	movle	r1, #10
 80070e4:	fb01 2200 	mlale	r2, r1, r0, r2
 80070e8:	9205      	strle	r2, [sp, #20]
 80070ea:	e7e0      	b.n	80070ae <_strtod_l+0x23e>
 80070ec:	f04f 0b00 	mov.w	fp, #0
 80070f0:	2101      	movs	r1, #1
 80070f2:	e77c      	b.n	8006fee <_strtod_l+0x17e>
 80070f4:	f04f 0e00 	mov.w	lr, #0
 80070f8:	f10a 0202 	add.w	r2, sl, #2
 80070fc:	9211      	str	r2, [sp, #68]	; 0x44
 80070fe:	f89a 2002 	ldrb.w	r2, [sl, #2]
 8007102:	e785      	b.n	8007010 <_strtod_l+0x1a0>
 8007104:	f04f 0e01 	mov.w	lr, #1
 8007108:	e7f6      	b.n	80070f8 <_strtod_l+0x288>
 800710a:	bf00      	nop
 800710c:	08008fc0 	.word	0x08008fc0
 8007110:	08008fbc 	.word	0x08008fbc
 8007114:	7ff00000 	.word	0x7ff00000
 8007118:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800711a:	1c55      	adds	r5, r2, #1
 800711c:	9511      	str	r5, [sp, #68]	; 0x44
 800711e:	7852      	ldrb	r2, [r2, #1]
 8007120:	2a30      	cmp	r2, #48	; 0x30
 8007122:	d0f9      	beq.n	8007118 <_strtod_l+0x2a8>
 8007124:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 8007128:	2d08      	cmp	r5, #8
 800712a:	f63f af78 	bhi.w	800701e <_strtod_l+0x1ae>
 800712e:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8007132:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007134:	920a      	str	r2, [sp, #40]	; 0x28
 8007136:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007138:	1c55      	adds	r5, r2, #1
 800713a:	9511      	str	r5, [sp, #68]	; 0x44
 800713c:	7852      	ldrb	r2, [r2, #1]
 800713e:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 8007142:	2f09      	cmp	r7, #9
 8007144:	d937      	bls.n	80071b6 <_strtod_l+0x346>
 8007146:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8007148:	1bed      	subs	r5, r5, r7
 800714a:	2d08      	cmp	r5, #8
 800714c:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8007150:	dc02      	bgt.n	8007158 <_strtod_l+0x2e8>
 8007152:	4565      	cmp	r5, ip
 8007154:	bfa8      	it	ge
 8007156:	4665      	movge	r5, ip
 8007158:	f1be 0f00 	cmp.w	lr, #0
 800715c:	d000      	beq.n	8007160 <_strtod_l+0x2f0>
 800715e:	426d      	negs	r5, r5
 8007160:	2b00      	cmp	r3, #0
 8007162:	d14d      	bne.n	8007200 <_strtod_l+0x390>
 8007164:	9b06      	ldr	r3, [sp, #24]
 8007166:	4303      	orrs	r3, r0
 8007168:	f47f aebd 	bne.w	8006ee6 <_strtod_l+0x76>
 800716c:	2900      	cmp	r1, #0
 800716e:	f47f aed6 	bne.w	8006f1e <_strtod_l+0xae>
 8007172:	2a69      	cmp	r2, #105	; 0x69
 8007174:	d027      	beq.n	80071c6 <_strtod_l+0x356>
 8007176:	dc24      	bgt.n	80071c2 <_strtod_l+0x352>
 8007178:	2a49      	cmp	r2, #73	; 0x49
 800717a:	d024      	beq.n	80071c6 <_strtod_l+0x356>
 800717c:	2a4e      	cmp	r2, #78	; 0x4e
 800717e:	f47f aece 	bne.w	8006f1e <_strtod_l+0xae>
 8007182:	4995      	ldr	r1, [pc, #596]	; (80073d8 <_strtod_l+0x568>)
 8007184:	a811      	add	r0, sp, #68	; 0x44
 8007186:	f001 f9e3 	bl	8008550 <__match>
 800718a:	2800      	cmp	r0, #0
 800718c:	f43f aec7 	beq.w	8006f1e <_strtod_l+0xae>
 8007190:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007192:	781b      	ldrb	r3, [r3, #0]
 8007194:	2b28      	cmp	r3, #40	; 0x28
 8007196:	d12d      	bne.n	80071f4 <_strtod_l+0x384>
 8007198:	4990      	ldr	r1, [pc, #576]	; (80073dc <_strtod_l+0x56c>)
 800719a:	aa14      	add	r2, sp, #80	; 0x50
 800719c:	a811      	add	r0, sp, #68	; 0x44
 800719e:	f001 f9eb 	bl	8008578 <__hexnan>
 80071a2:	2805      	cmp	r0, #5
 80071a4:	d126      	bne.n	80071f4 <_strtod_l+0x384>
 80071a6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80071a8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 80071ac:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80071b0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80071b4:	e697      	b.n	8006ee6 <_strtod_l+0x76>
 80071b6:	250a      	movs	r5, #10
 80071b8:	fb05 2c0c 	mla	ip, r5, ip, r2
 80071bc:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 80071c0:	e7b9      	b.n	8007136 <_strtod_l+0x2c6>
 80071c2:	2a6e      	cmp	r2, #110	; 0x6e
 80071c4:	e7db      	b.n	800717e <_strtod_l+0x30e>
 80071c6:	4986      	ldr	r1, [pc, #536]	; (80073e0 <_strtod_l+0x570>)
 80071c8:	a811      	add	r0, sp, #68	; 0x44
 80071ca:	f001 f9c1 	bl	8008550 <__match>
 80071ce:	2800      	cmp	r0, #0
 80071d0:	f43f aea5 	beq.w	8006f1e <_strtod_l+0xae>
 80071d4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80071d6:	4983      	ldr	r1, [pc, #524]	; (80073e4 <_strtod_l+0x574>)
 80071d8:	3b01      	subs	r3, #1
 80071da:	a811      	add	r0, sp, #68	; 0x44
 80071dc:	9311      	str	r3, [sp, #68]	; 0x44
 80071de:	f001 f9b7 	bl	8008550 <__match>
 80071e2:	b910      	cbnz	r0, 80071ea <_strtod_l+0x37a>
 80071e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80071e6:	3301      	adds	r3, #1
 80071e8:	9311      	str	r3, [sp, #68]	; 0x44
 80071ea:	f8df 920c 	ldr.w	r9, [pc, #524]	; 80073f8 <_strtod_l+0x588>
 80071ee:	f04f 0800 	mov.w	r8, #0
 80071f2:	e678      	b.n	8006ee6 <_strtod_l+0x76>
 80071f4:	487c      	ldr	r0, [pc, #496]	; (80073e8 <_strtod_l+0x578>)
 80071f6:	f000 fec7 	bl	8007f88 <nan>
 80071fa:	ec59 8b10 	vmov	r8, r9, d0
 80071fe:	e672      	b.n	8006ee6 <_strtod_l+0x76>
 8007200:	eddd 7a07 	vldr	s15, [sp, #28]
 8007204:	eba5 020b 	sub.w	r2, r5, fp
 8007208:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800720c:	2e00      	cmp	r6, #0
 800720e:	bf08      	it	eq
 8007210:	461e      	moveq	r6, r3
 8007212:	2b10      	cmp	r3, #16
 8007214:	9206      	str	r2, [sp, #24]
 8007216:	461a      	mov	r2, r3
 8007218:	bfa8      	it	ge
 800721a:	2210      	movge	r2, #16
 800721c:	2b09      	cmp	r3, #9
 800721e:	ec59 8b17 	vmov	r8, r9, d7
 8007222:	dd0c      	ble.n	800723e <_strtod_l+0x3ce>
 8007224:	4971      	ldr	r1, [pc, #452]	; (80073ec <_strtod_l+0x57c>)
 8007226:	eddd 6a05 	vldr	s13, [sp, #20]
 800722a:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800722e:	ed11 5b12 	vldr	d5, [r1, #-72]	; 0xffffffb8
 8007232:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8007236:	eea7 6b05 	vfma.f64	d6, d7, d5
 800723a:	ec59 8b16 	vmov	r8, r9, d6
 800723e:	2b0f      	cmp	r3, #15
 8007240:	dc37      	bgt.n	80072b2 <_strtod_l+0x442>
 8007242:	9906      	ldr	r1, [sp, #24]
 8007244:	2900      	cmp	r1, #0
 8007246:	f43f ae4e 	beq.w	8006ee6 <_strtod_l+0x76>
 800724a:	dd23      	ble.n	8007294 <_strtod_l+0x424>
 800724c:	2916      	cmp	r1, #22
 800724e:	dc0b      	bgt.n	8007268 <_strtod_l+0x3f8>
 8007250:	4b66      	ldr	r3, [pc, #408]	; (80073ec <_strtod_l+0x57c>)
 8007252:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8007256:	ed93 7b00 	vldr	d7, [r3]
 800725a:	ec49 8b16 	vmov	d6, r8, r9
 800725e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007262:	ec59 8b17 	vmov	r8, r9, d7
 8007266:	e63e      	b.n	8006ee6 <_strtod_l+0x76>
 8007268:	9806      	ldr	r0, [sp, #24]
 800726a:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 800726e:	4281      	cmp	r1, r0
 8007270:	db1f      	blt.n	80072b2 <_strtod_l+0x442>
 8007272:	4a5e      	ldr	r2, [pc, #376]	; (80073ec <_strtod_l+0x57c>)
 8007274:	f1c3 030f 	rsb	r3, r3, #15
 8007278:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800727c:	ed91 7b00 	vldr	d7, [r1]
 8007280:	ec49 8b16 	vmov	d6, r8, r9
 8007284:	1ac3      	subs	r3, r0, r3
 8007286:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800728a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800728e:	ed92 6b00 	vldr	d6, [r2]
 8007292:	e7e4      	b.n	800725e <_strtod_l+0x3ee>
 8007294:	9906      	ldr	r1, [sp, #24]
 8007296:	3116      	adds	r1, #22
 8007298:	db0b      	blt.n	80072b2 <_strtod_l+0x442>
 800729a:	4b54      	ldr	r3, [pc, #336]	; (80073ec <_strtod_l+0x57c>)
 800729c:	ebab 0505 	sub.w	r5, fp, r5
 80072a0:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80072a4:	ed95 7b00 	vldr	d7, [r5]
 80072a8:	ec49 8b16 	vmov	d6, r8, r9
 80072ac:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80072b0:	e7d7      	b.n	8007262 <_strtod_l+0x3f2>
 80072b2:	9906      	ldr	r1, [sp, #24]
 80072b4:	1a9a      	subs	r2, r3, r2
 80072b6:	440a      	add	r2, r1
 80072b8:	2a00      	cmp	r2, #0
 80072ba:	dd6e      	ble.n	800739a <_strtod_l+0x52a>
 80072bc:	f012 000f 	ands.w	r0, r2, #15
 80072c0:	d00a      	beq.n	80072d8 <_strtod_l+0x468>
 80072c2:	494a      	ldr	r1, [pc, #296]	; (80073ec <_strtod_l+0x57c>)
 80072c4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80072c8:	ed91 7b00 	vldr	d7, [r1]
 80072cc:	ec49 8b16 	vmov	d6, r8, r9
 80072d0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80072d4:	ec59 8b17 	vmov	r8, r9, d7
 80072d8:	f032 020f 	bics.w	r2, r2, #15
 80072dc:	d04e      	beq.n	800737c <_strtod_l+0x50c>
 80072de:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 80072e2:	dd22      	ble.n	800732a <_strtod_l+0x4ba>
 80072e4:	2500      	movs	r5, #0
 80072e6:	462e      	mov	r6, r5
 80072e8:	9507      	str	r5, [sp, #28]
 80072ea:	462f      	mov	r7, r5
 80072ec:	2322      	movs	r3, #34	; 0x22
 80072ee:	f8df 9108 	ldr.w	r9, [pc, #264]	; 80073f8 <_strtod_l+0x588>
 80072f2:	6023      	str	r3, [r4, #0]
 80072f4:	f04f 0800 	mov.w	r8, #0
 80072f8:	9b07      	ldr	r3, [sp, #28]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	f43f adf3 	beq.w	8006ee6 <_strtod_l+0x76>
 8007300:	9912      	ldr	r1, [sp, #72]	; 0x48
 8007302:	4620      	mov	r0, r4
 8007304:	f7ff f930 	bl	8006568 <_Bfree>
 8007308:	4639      	mov	r1, r7
 800730a:	4620      	mov	r0, r4
 800730c:	f7ff f92c 	bl	8006568 <_Bfree>
 8007310:	4631      	mov	r1, r6
 8007312:	4620      	mov	r0, r4
 8007314:	f7ff f928 	bl	8006568 <_Bfree>
 8007318:	9907      	ldr	r1, [sp, #28]
 800731a:	4620      	mov	r0, r4
 800731c:	f7ff f924 	bl	8006568 <_Bfree>
 8007320:	4629      	mov	r1, r5
 8007322:	4620      	mov	r0, r4
 8007324:	f7ff f920 	bl	8006568 <_Bfree>
 8007328:	e5dd      	b.n	8006ee6 <_strtod_l+0x76>
 800732a:	2000      	movs	r0, #0
 800732c:	ec49 8b17 	vmov	d7, r8, r9
 8007330:	4f2f      	ldr	r7, [pc, #188]	; (80073f0 <_strtod_l+0x580>)
 8007332:	1112      	asrs	r2, r2, #4
 8007334:	4601      	mov	r1, r0
 8007336:	2a01      	cmp	r2, #1
 8007338:	dc23      	bgt.n	8007382 <_strtod_l+0x512>
 800733a:	b108      	cbz	r0, 8007340 <_strtod_l+0x4d0>
 800733c:	ec59 8b17 	vmov	r8, r9, d7
 8007340:	4a2b      	ldr	r2, [pc, #172]	; (80073f0 <_strtod_l+0x580>)
 8007342:	482c      	ldr	r0, [pc, #176]	; (80073f4 <_strtod_l+0x584>)
 8007344:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8007348:	ed92 7b00 	vldr	d7, [r2]
 800734c:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8007350:	ec49 8b16 	vmov	d6, r8, r9
 8007354:	4a28      	ldr	r2, [pc, #160]	; (80073f8 <_strtod_l+0x588>)
 8007356:	ee27 7b06 	vmul.f64	d7, d7, d6
 800735a:	ee17 1a90 	vmov	r1, s15
 800735e:	400a      	ands	r2, r1
 8007360:	4282      	cmp	r2, r0
 8007362:	ec59 8b17 	vmov	r8, r9, d7
 8007366:	d8bd      	bhi.n	80072e4 <_strtod_l+0x474>
 8007368:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 800736c:	4282      	cmp	r2, r0
 800736e:	bf86      	itte	hi
 8007370:	f8df 9088 	ldrhi.w	r9, [pc, #136]	; 80073fc <_strtod_l+0x58c>
 8007374:	f04f 38ff 	movhi.w	r8, #4294967295
 8007378:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 800737c:	2200      	movs	r2, #0
 800737e:	9205      	str	r2, [sp, #20]
 8007380:	e076      	b.n	8007470 <_strtod_l+0x600>
 8007382:	f012 0f01 	tst.w	r2, #1
 8007386:	d004      	beq.n	8007392 <_strtod_l+0x522>
 8007388:	ed97 6b00 	vldr	d6, [r7]
 800738c:	2001      	movs	r0, #1
 800738e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007392:	3101      	adds	r1, #1
 8007394:	1052      	asrs	r2, r2, #1
 8007396:	3708      	adds	r7, #8
 8007398:	e7cd      	b.n	8007336 <_strtod_l+0x4c6>
 800739a:	d0ef      	beq.n	800737c <_strtod_l+0x50c>
 800739c:	4252      	negs	r2, r2
 800739e:	f012 000f 	ands.w	r0, r2, #15
 80073a2:	d00a      	beq.n	80073ba <_strtod_l+0x54a>
 80073a4:	4911      	ldr	r1, [pc, #68]	; (80073ec <_strtod_l+0x57c>)
 80073a6:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80073aa:	ed91 7b00 	vldr	d7, [r1]
 80073ae:	ec49 8b16 	vmov	d6, r8, r9
 80073b2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80073b6:	ec59 8b17 	vmov	r8, r9, d7
 80073ba:	1112      	asrs	r2, r2, #4
 80073bc:	d0de      	beq.n	800737c <_strtod_l+0x50c>
 80073be:	2a1f      	cmp	r2, #31
 80073c0:	dd1e      	ble.n	8007400 <_strtod_l+0x590>
 80073c2:	2500      	movs	r5, #0
 80073c4:	462e      	mov	r6, r5
 80073c6:	9507      	str	r5, [sp, #28]
 80073c8:	462f      	mov	r7, r5
 80073ca:	2322      	movs	r3, #34	; 0x22
 80073cc:	f04f 0800 	mov.w	r8, #0
 80073d0:	f04f 0900 	mov.w	r9, #0
 80073d4:	6023      	str	r3, [r4, #0]
 80073d6:	e78f      	b.n	80072f8 <_strtod_l+0x488>
 80073d8:	08008da9 	.word	0x08008da9
 80073dc:	08008fd4 	.word	0x08008fd4
 80073e0:	08008da1 	.word	0x08008da1
 80073e4:	08008dd8 	.word	0x08008dd8
 80073e8:	08009165 	.word	0x08009165
 80073ec:	08008ee8 	.word	0x08008ee8
 80073f0:	08008ec0 	.word	0x08008ec0
 80073f4:	7ca00000 	.word	0x7ca00000
 80073f8:	7ff00000 	.word	0x7ff00000
 80073fc:	7fefffff 	.word	0x7fefffff
 8007400:	f012 0110 	ands.w	r1, r2, #16
 8007404:	bf18      	it	ne
 8007406:	216a      	movne	r1, #106	; 0x6a
 8007408:	9105      	str	r1, [sp, #20]
 800740a:	ec49 8b17 	vmov	d7, r8, r9
 800740e:	49be      	ldr	r1, [pc, #760]	; (8007708 <_strtod_l+0x898>)
 8007410:	2000      	movs	r0, #0
 8007412:	07d7      	lsls	r7, r2, #31
 8007414:	d504      	bpl.n	8007420 <_strtod_l+0x5b0>
 8007416:	ed91 6b00 	vldr	d6, [r1]
 800741a:	2001      	movs	r0, #1
 800741c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007420:	1052      	asrs	r2, r2, #1
 8007422:	f101 0108 	add.w	r1, r1, #8
 8007426:	d1f4      	bne.n	8007412 <_strtod_l+0x5a2>
 8007428:	b108      	cbz	r0, 800742e <_strtod_l+0x5be>
 800742a:	ec59 8b17 	vmov	r8, r9, d7
 800742e:	9a05      	ldr	r2, [sp, #20]
 8007430:	b1ba      	cbz	r2, 8007462 <_strtod_l+0x5f2>
 8007432:	f3c9 510a 	ubfx	r1, r9, #20, #11
 8007436:	f1c1 026b 	rsb	r2, r1, #107	; 0x6b
 800743a:	2a00      	cmp	r2, #0
 800743c:	4648      	mov	r0, r9
 800743e:	dd10      	ble.n	8007462 <_strtod_l+0x5f2>
 8007440:	2a1f      	cmp	r2, #31
 8007442:	f340 812c 	ble.w	800769e <_strtod_l+0x82e>
 8007446:	2a34      	cmp	r2, #52	; 0x34
 8007448:	bfde      	ittt	le
 800744a:	f04f 32ff 	movle.w	r2, #4294967295
 800744e:	f1c1 014b 	rsble	r1, r1, #75	; 0x4b
 8007452:	408a      	lslle	r2, r1
 8007454:	f04f 0800 	mov.w	r8, #0
 8007458:	bfcc      	ite	gt
 800745a:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800745e:	ea02 0900 	andle.w	r9, r2, r0
 8007462:	ec49 8b17 	vmov	d7, r8, r9
 8007466:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800746a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800746e:	d0a8      	beq.n	80073c2 <_strtod_l+0x552>
 8007470:	9a07      	ldr	r2, [sp, #28]
 8007472:	9200      	str	r2, [sp, #0]
 8007474:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007476:	4632      	mov	r2, r6
 8007478:	4620      	mov	r0, r4
 800747a:	f7ff f8dd 	bl	8006638 <__s2b>
 800747e:	9007      	str	r0, [sp, #28]
 8007480:	2800      	cmp	r0, #0
 8007482:	f43f af2f 	beq.w	80072e4 <_strtod_l+0x474>
 8007486:	9a06      	ldr	r2, [sp, #24]
 8007488:	2a00      	cmp	r2, #0
 800748a:	ebab 0305 	sub.w	r3, fp, r5
 800748e:	ed9f 9b96 	vldr	d9, [pc, #600]	; 80076e8 <_strtod_l+0x878>
 8007492:	bfa8      	it	ge
 8007494:	2300      	movge	r3, #0
 8007496:	ed9f ab96 	vldr	d10, [pc, #600]	; 80076f0 <_strtod_l+0x880>
 800749a:	ed9f bb97 	vldr	d11, [pc, #604]	; 80076f8 <_strtod_l+0x888>
 800749e:	9309      	str	r3, [sp, #36]	; 0x24
 80074a0:	2500      	movs	r5, #0
 80074a2:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80074a6:	930c      	str	r3, [sp, #48]	; 0x30
 80074a8:	462e      	mov	r6, r5
 80074aa:	9b07      	ldr	r3, [sp, #28]
 80074ac:	4620      	mov	r0, r4
 80074ae:	6859      	ldr	r1, [r3, #4]
 80074b0:	f7ff f81a 	bl	80064e8 <_Balloc>
 80074b4:	4607      	mov	r7, r0
 80074b6:	2800      	cmp	r0, #0
 80074b8:	f43f af18 	beq.w	80072ec <_strtod_l+0x47c>
 80074bc:	9b07      	ldr	r3, [sp, #28]
 80074be:	691a      	ldr	r2, [r3, #16]
 80074c0:	3202      	adds	r2, #2
 80074c2:	f103 010c 	add.w	r1, r3, #12
 80074c6:	0092      	lsls	r2, r2, #2
 80074c8:	300c      	adds	r0, #12
 80074ca:	f000 fd4f 	bl	8007f6c <memcpy>
 80074ce:	ec49 8b10 	vmov	d0, r8, r9
 80074d2:	aa14      	add	r2, sp, #80	; 0x50
 80074d4:	a913      	add	r1, sp, #76	; 0x4c
 80074d6:	4620      	mov	r0, r4
 80074d8:	f7ff fbe2 	bl	8006ca0 <__d2b>
 80074dc:	ec49 8b18 	vmov	d8, r8, r9
 80074e0:	9012      	str	r0, [sp, #72]	; 0x48
 80074e2:	2800      	cmp	r0, #0
 80074e4:	f43f af02 	beq.w	80072ec <_strtod_l+0x47c>
 80074e8:	2101      	movs	r1, #1
 80074ea:	4620      	mov	r0, r4
 80074ec:	f7ff f93c 	bl	8006768 <__i2b>
 80074f0:	4606      	mov	r6, r0
 80074f2:	2800      	cmp	r0, #0
 80074f4:	f43f aefa 	beq.w	80072ec <_strtod_l+0x47c>
 80074f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80074fa:	9914      	ldr	r1, [sp, #80]	; 0x50
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	bfab      	itete	ge
 8007500:	9a09      	ldrge	r2, [sp, #36]	; 0x24
 8007502:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 8007504:	f8dd a030 	ldrge.w	sl, [sp, #48]	; 0x30
 8007508:	f8dd b024 	ldrlt.w	fp, [sp, #36]	; 0x24
 800750c:	bfac      	ite	ge
 800750e:	eb03 0b02 	addge.w	fp, r3, r2
 8007512:	eba2 0a03 	sublt.w	sl, r2, r3
 8007516:	9a05      	ldr	r2, [sp, #20]
 8007518:	1a9b      	subs	r3, r3, r2
 800751a:	440b      	add	r3, r1
 800751c:	4a7b      	ldr	r2, [pc, #492]	; (800770c <_strtod_l+0x89c>)
 800751e:	3b01      	subs	r3, #1
 8007520:	4293      	cmp	r3, r2
 8007522:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 8007526:	f280 80cd 	bge.w	80076c4 <_strtod_l+0x854>
 800752a:	1ad2      	subs	r2, r2, r3
 800752c:	2a1f      	cmp	r2, #31
 800752e:	eba1 0102 	sub.w	r1, r1, r2
 8007532:	f04f 0001 	mov.w	r0, #1
 8007536:	f300 80b9 	bgt.w	80076ac <_strtod_l+0x83c>
 800753a:	fa00 f302 	lsl.w	r3, r0, r2
 800753e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007540:	2300      	movs	r3, #0
 8007542:	930a      	str	r3, [sp, #40]	; 0x28
 8007544:	eb0b 0301 	add.w	r3, fp, r1
 8007548:	9a05      	ldr	r2, [sp, #20]
 800754a:	459b      	cmp	fp, r3
 800754c:	448a      	add	sl, r1
 800754e:	4492      	add	sl, r2
 8007550:	465a      	mov	r2, fp
 8007552:	bfa8      	it	ge
 8007554:	461a      	movge	r2, r3
 8007556:	4552      	cmp	r2, sl
 8007558:	bfa8      	it	ge
 800755a:	4652      	movge	r2, sl
 800755c:	2a00      	cmp	r2, #0
 800755e:	bfc2      	ittt	gt
 8007560:	1a9b      	subgt	r3, r3, r2
 8007562:	ebaa 0a02 	subgt.w	sl, sl, r2
 8007566:	ebab 0b02 	subgt.w	fp, fp, r2
 800756a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800756c:	2a00      	cmp	r2, #0
 800756e:	dd18      	ble.n	80075a2 <_strtod_l+0x732>
 8007570:	4631      	mov	r1, r6
 8007572:	4620      	mov	r0, r4
 8007574:	930f      	str	r3, [sp, #60]	; 0x3c
 8007576:	f7ff f9b7 	bl	80068e8 <__pow5mult>
 800757a:	4606      	mov	r6, r0
 800757c:	2800      	cmp	r0, #0
 800757e:	f43f aeb5 	beq.w	80072ec <_strtod_l+0x47c>
 8007582:	4601      	mov	r1, r0
 8007584:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007586:	4620      	mov	r0, r4
 8007588:	f7ff f904 	bl	8006794 <__multiply>
 800758c:	900e      	str	r0, [sp, #56]	; 0x38
 800758e:	2800      	cmp	r0, #0
 8007590:	f43f aeac 	beq.w	80072ec <_strtod_l+0x47c>
 8007594:	9912      	ldr	r1, [sp, #72]	; 0x48
 8007596:	4620      	mov	r0, r4
 8007598:	f7fe ffe6 	bl	8006568 <_Bfree>
 800759c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800759e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80075a0:	9212      	str	r2, [sp, #72]	; 0x48
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	f300 8093 	bgt.w	80076ce <_strtod_l+0x85e>
 80075a8:	9b06      	ldr	r3, [sp, #24]
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	dd08      	ble.n	80075c0 <_strtod_l+0x750>
 80075ae:	4639      	mov	r1, r7
 80075b0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80075b2:	4620      	mov	r0, r4
 80075b4:	f7ff f998 	bl	80068e8 <__pow5mult>
 80075b8:	4607      	mov	r7, r0
 80075ba:	2800      	cmp	r0, #0
 80075bc:	f43f ae96 	beq.w	80072ec <_strtod_l+0x47c>
 80075c0:	f1ba 0f00 	cmp.w	sl, #0
 80075c4:	dd08      	ble.n	80075d8 <_strtod_l+0x768>
 80075c6:	4639      	mov	r1, r7
 80075c8:	4652      	mov	r2, sl
 80075ca:	4620      	mov	r0, r4
 80075cc:	f7ff f9e6 	bl	800699c <__lshift>
 80075d0:	4607      	mov	r7, r0
 80075d2:	2800      	cmp	r0, #0
 80075d4:	f43f ae8a 	beq.w	80072ec <_strtod_l+0x47c>
 80075d8:	f1bb 0f00 	cmp.w	fp, #0
 80075dc:	dd08      	ble.n	80075f0 <_strtod_l+0x780>
 80075de:	4631      	mov	r1, r6
 80075e0:	465a      	mov	r2, fp
 80075e2:	4620      	mov	r0, r4
 80075e4:	f7ff f9da 	bl	800699c <__lshift>
 80075e8:	4606      	mov	r6, r0
 80075ea:	2800      	cmp	r0, #0
 80075ec:	f43f ae7e 	beq.w	80072ec <_strtod_l+0x47c>
 80075f0:	9912      	ldr	r1, [sp, #72]	; 0x48
 80075f2:	463a      	mov	r2, r7
 80075f4:	4620      	mov	r0, r4
 80075f6:	f7ff fa59 	bl	8006aac <__mdiff>
 80075fa:	4605      	mov	r5, r0
 80075fc:	2800      	cmp	r0, #0
 80075fe:	f43f ae75 	beq.w	80072ec <_strtod_l+0x47c>
 8007602:	2300      	movs	r3, #0
 8007604:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 8007608:	60c3      	str	r3, [r0, #12]
 800760a:	4631      	mov	r1, r6
 800760c:	f7ff fa32 	bl	8006a74 <__mcmp>
 8007610:	2800      	cmp	r0, #0
 8007612:	da7f      	bge.n	8007714 <_strtod_l+0x8a4>
 8007614:	ea5a 0a08 	orrs.w	sl, sl, r8
 8007618:	f040 80a5 	bne.w	8007766 <_strtod_l+0x8f6>
 800761c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007620:	2b00      	cmp	r3, #0
 8007622:	f040 80a0 	bne.w	8007766 <_strtod_l+0x8f6>
 8007626:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800762a:	0d1b      	lsrs	r3, r3, #20
 800762c:	051b      	lsls	r3, r3, #20
 800762e:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007632:	f240 8098 	bls.w	8007766 <_strtod_l+0x8f6>
 8007636:	696b      	ldr	r3, [r5, #20]
 8007638:	b91b      	cbnz	r3, 8007642 <_strtod_l+0x7d2>
 800763a:	692b      	ldr	r3, [r5, #16]
 800763c:	2b01      	cmp	r3, #1
 800763e:	f340 8092 	ble.w	8007766 <_strtod_l+0x8f6>
 8007642:	4629      	mov	r1, r5
 8007644:	2201      	movs	r2, #1
 8007646:	4620      	mov	r0, r4
 8007648:	f7ff f9a8 	bl	800699c <__lshift>
 800764c:	4631      	mov	r1, r6
 800764e:	4605      	mov	r5, r0
 8007650:	f7ff fa10 	bl	8006a74 <__mcmp>
 8007654:	2800      	cmp	r0, #0
 8007656:	f340 8086 	ble.w	8007766 <_strtod_l+0x8f6>
 800765a:	9905      	ldr	r1, [sp, #20]
 800765c:	4a2c      	ldr	r2, [pc, #176]	; (8007710 <_strtod_l+0x8a0>)
 800765e:	464b      	mov	r3, r9
 8007660:	2900      	cmp	r1, #0
 8007662:	f000 809f 	beq.w	80077a4 <_strtod_l+0x934>
 8007666:	ea02 0109 	and.w	r1, r2, r9
 800766a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800766e:	f300 8099 	bgt.w	80077a4 <_strtod_l+0x934>
 8007672:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007676:	f77f aea8 	ble.w	80073ca <_strtod_l+0x55a>
 800767a:	ed9f 7b21 	vldr	d7, [pc, #132]	; 8007700 <_strtod_l+0x890>
 800767e:	ec49 8b16 	vmov	d6, r8, r9
 8007682:	4b23      	ldr	r3, [pc, #140]	; (8007710 <_strtod_l+0x8a0>)
 8007684:	ee26 7b07 	vmul.f64	d7, d6, d7
 8007688:	ee17 2a90 	vmov	r2, s15
 800768c:	4013      	ands	r3, r2
 800768e:	ec59 8b17 	vmov	r8, r9, d7
 8007692:	2b00      	cmp	r3, #0
 8007694:	f47f ae34 	bne.w	8007300 <_strtod_l+0x490>
 8007698:	2322      	movs	r3, #34	; 0x22
 800769a:	6023      	str	r3, [r4, #0]
 800769c:	e630      	b.n	8007300 <_strtod_l+0x490>
 800769e:	f04f 31ff 	mov.w	r1, #4294967295
 80076a2:	fa01 f202 	lsl.w	r2, r1, r2
 80076a6:	ea02 0808 	and.w	r8, r2, r8
 80076aa:	e6da      	b.n	8007462 <_strtod_l+0x5f2>
 80076ac:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 80076b0:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 80076b4:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 80076b8:	33e2      	adds	r3, #226	; 0xe2
 80076ba:	fa00 f303 	lsl.w	r3, r0, r3
 80076be:	e9cd 300a 	strd	r3, r0, [sp, #40]	; 0x28
 80076c2:	e73f      	b.n	8007544 <_strtod_l+0x6d4>
 80076c4:	2200      	movs	r2, #0
 80076c6:	2301      	movs	r3, #1
 80076c8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80076cc:	e73a      	b.n	8007544 <_strtod_l+0x6d4>
 80076ce:	9912      	ldr	r1, [sp, #72]	; 0x48
 80076d0:	461a      	mov	r2, r3
 80076d2:	4620      	mov	r0, r4
 80076d4:	f7ff f962 	bl	800699c <__lshift>
 80076d8:	9012      	str	r0, [sp, #72]	; 0x48
 80076da:	2800      	cmp	r0, #0
 80076dc:	f47f af64 	bne.w	80075a8 <_strtod_l+0x738>
 80076e0:	e604      	b.n	80072ec <_strtod_l+0x47c>
 80076e2:	bf00      	nop
 80076e4:	f3af 8000 	nop.w
 80076e8:	94a03595 	.word	0x94a03595
 80076ec:	3fcfffff 	.word	0x3fcfffff
 80076f0:	94a03595 	.word	0x94a03595
 80076f4:	3fdfffff 	.word	0x3fdfffff
 80076f8:	35afe535 	.word	0x35afe535
 80076fc:	3fe00000 	.word	0x3fe00000
 8007700:	00000000 	.word	0x00000000
 8007704:	39500000 	.word	0x39500000
 8007708:	08008fe8 	.word	0x08008fe8
 800770c:	fffffc02 	.word	0xfffffc02
 8007710:	7ff00000 	.word	0x7ff00000
 8007714:	46cb      	mov	fp, r9
 8007716:	d15f      	bne.n	80077d8 <_strtod_l+0x968>
 8007718:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800771c:	f1ba 0f00 	cmp.w	sl, #0
 8007720:	d02a      	beq.n	8007778 <_strtod_l+0x908>
 8007722:	4aa7      	ldr	r2, [pc, #668]	; (80079c0 <_strtod_l+0xb50>)
 8007724:	4293      	cmp	r3, r2
 8007726:	d12b      	bne.n	8007780 <_strtod_l+0x910>
 8007728:	9b05      	ldr	r3, [sp, #20]
 800772a:	4642      	mov	r2, r8
 800772c:	b1fb      	cbz	r3, 800776e <_strtod_l+0x8fe>
 800772e:	4ba5      	ldr	r3, [pc, #660]	; (80079c4 <_strtod_l+0xb54>)
 8007730:	ea09 0303 	and.w	r3, r9, r3
 8007734:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007738:	f04f 31ff 	mov.w	r1, #4294967295
 800773c:	d81a      	bhi.n	8007774 <_strtod_l+0x904>
 800773e:	0d1b      	lsrs	r3, r3, #20
 8007740:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007744:	fa01 f303 	lsl.w	r3, r1, r3
 8007748:	429a      	cmp	r2, r3
 800774a:	d119      	bne.n	8007780 <_strtod_l+0x910>
 800774c:	4b9e      	ldr	r3, [pc, #632]	; (80079c8 <_strtod_l+0xb58>)
 800774e:	459b      	cmp	fp, r3
 8007750:	d102      	bne.n	8007758 <_strtod_l+0x8e8>
 8007752:	3201      	adds	r2, #1
 8007754:	f43f adca 	beq.w	80072ec <_strtod_l+0x47c>
 8007758:	4b9a      	ldr	r3, [pc, #616]	; (80079c4 <_strtod_l+0xb54>)
 800775a:	ea0b 0303 	and.w	r3, fp, r3
 800775e:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8007762:	f04f 0800 	mov.w	r8, #0
 8007766:	9b05      	ldr	r3, [sp, #20]
 8007768:	2b00      	cmp	r3, #0
 800776a:	d186      	bne.n	800767a <_strtod_l+0x80a>
 800776c:	e5c8      	b.n	8007300 <_strtod_l+0x490>
 800776e:	f04f 33ff 	mov.w	r3, #4294967295
 8007772:	e7e9      	b.n	8007748 <_strtod_l+0x8d8>
 8007774:	460b      	mov	r3, r1
 8007776:	e7e7      	b.n	8007748 <_strtod_l+0x8d8>
 8007778:	ea53 0308 	orrs.w	r3, r3, r8
 800777c:	f43f af6d 	beq.w	800765a <_strtod_l+0x7ea>
 8007780:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007782:	b1cb      	cbz	r3, 80077b8 <_strtod_l+0x948>
 8007784:	ea13 0f0b 	tst.w	r3, fp
 8007788:	d0ed      	beq.n	8007766 <_strtod_l+0x8f6>
 800778a:	9a05      	ldr	r2, [sp, #20]
 800778c:	4640      	mov	r0, r8
 800778e:	4649      	mov	r1, r9
 8007790:	f1ba 0f00 	cmp.w	sl, #0
 8007794:	d014      	beq.n	80077c0 <_strtod_l+0x950>
 8007796:	f7ff fb51 	bl	8006e3c <sulp>
 800779a:	ee38 7b00 	vadd.f64	d7, d8, d0
 800779e:	ec59 8b17 	vmov	r8, r9, d7
 80077a2:	e7e0      	b.n	8007766 <_strtod_l+0x8f6>
 80077a4:	4013      	ands	r3, r2
 80077a6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80077aa:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80077ae:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80077b2:	f04f 38ff 	mov.w	r8, #4294967295
 80077b6:	e7d6      	b.n	8007766 <_strtod_l+0x8f6>
 80077b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077ba:	ea13 0f08 	tst.w	r3, r8
 80077be:	e7e3      	b.n	8007788 <_strtod_l+0x918>
 80077c0:	f7ff fb3c 	bl	8006e3c <sulp>
 80077c4:	ee38 0b40 	vsub.f64	d0, d8, d0
 80077c8:	eeb5 0b40 	vcmp.f64	d0, #0.0
 80077cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80077d0:	ec59 8b10 	vmov	r8, r9, d0
 80077d4:	d1c7      	bne.n	8007766 <_strtod_l+0x8f6>
 80077d6:	e5f8      	b.n	80073ca <_strtod_l+0x55a>
 80077d8:	4631      	mov	r1, r6
 80077da:	4628      	mov	r0, r5
 80077dc:	f7ff faba 	bl	8006d54 <__ratio>
 80077e0:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 80077e4:	eeb4 0bc7 	vcmpe.f64	d0, d7
 80077e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80077ec:	d85f      	bhi.n	80078ae <_strtod_l+0xa3e>
 80077ee:	f1ba 0f00 	cmp.w	sl, #0
 80077f2:	d166      	bne.n	80078c2 <_strtod_l+0xa52>
 80077f4:	f1b8 0f00 	cmp.w	r8, #0
 80077f8:	d14d      	bne.n	8007896 <_strtod_l+0xa26>
 80077fa:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80077fe:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 8007802:	2b00      	cmp	r3, #0
 8007804:	d162      	bne.n	80078cc <_strtod_l+0xa5c>
 8007806:	eeb4 0bcd 	vcmpe.f64	d0, d13
 800780a:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 800780e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007812:	d401      	bmi.n	8007818 <_strtod_l+0x9a8>
 8007814:	ee20 db0d 	vmul.f64	d13, d0, d13
 8007818:	eeb1 cb4d 	vneg.f64	d12, d13
 800781c:	4869      	ldr	r0, [pc, #420]	; (80079c4 <_strtod_l+0xb54>)
 800781e:	f8df c1b0 	ldr.w	ip, [pc, #432]	; 80079d0 <_strtod_l+0xb60>
 8007822:	ea0b 0100 	and.w	r1, fp, r0
 8007826:	4561      	cmp	r1, ip
 8007828:	ec53 2b1c 	vmov	r2, r3, d12
 800782c:	d17a      	bne.n	8007924 <_strtod_l+0xab4>
 800782e:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 8007832:	ec49 8b10 	vmov	d0, r8, r9
 8007836:	910a      	str	r1, [sp, #40]	; 0x28
 8007838:	f7ff f9c2 	bl	8006bc0 <__ulp>
 800783c:	ec49 8b1e 	vmov	d14, r8, r9
 8007840:	4860      	ldr	r0, [pc, #384]	; (80079c4 <_strtod_l+0xb54>)
 8007842:	eea0 eb0c 	vfma.f64	d14, d0, d12
 8007846:	ee1e 3a90 	vmov	r3, s29
 800784a:	4a60      	ldr	r2, [pc, #384]	; (80079cc <_strtod_l+0xb5c>)
 800784c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800784e:	4018      	ands	r0, r3
 8007850:	4290      	cmp	r0, r2
 8007852:	ec59 8b1e 	vmov	r8, r9, d14
 8007856:	d93c      	bls.n	80078d2 <_strtod_l+0xa62>
 8007858:	ee18 2a90 	vmov	r2, s17
 800785c:	4b5a      	ldr	r3, [pc, #360]	; (80079c8 <_strtod_l+0xb58>)
 800785e:	429a      	cmp	r2, r3
 8007860:	d104      	bne.n	800786c <_strtod_l+0x9fc>
 8007862:	ee18 3a10 	vmov	r3, s16
 8007866:	3301      	adds	r3, #1
 8007868:	f43f ad40 	beq.w	80072ec <_strtod_l+0x47c>
 800786c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 80079c8 <_strtod_l+0xb58>
 8007870:	f04f 38ff 	mov.w	r8, #4294967295
 8007874:	9912      	ldr	r1, [sp, #72]	; 0x48
 8007876:	4620      	mov	r0, r4
 8007878:	f7fe fe76 	bl	8006568 <_Bfree>
 800787c:	4639      	mov	r1, r7
 800787e:	4620      	mov	r0, r4
 8007880:	f7fe fe72 	bl	8006568 <_Bfree>
 8007884:	4631      	mov	r1, r6
 8007886:	4620      	mov	r0, r4
 8007888:	f7fe fe6e 	bl	8006568 <_Bfree>
 800788c:	4629      	mov	r1, r5
 800788e:	4620      	mov	r0, r4
 8007890:	f7fe fe6a 	bl	8006568 <_Bfree>
 8007894:	e609      	b.n	80074aa <_strtod_l+0x63a>
 8007896:	f1b8 0f01 	cmp.w	r8, #1
 800789a:	d103      	bne.n	80078a4 <_strtod_l+0xa34>
 800789c:	f1b9 0f00 	cmp.w	r9, #0
 80078a0:	f43f ad93 	beq.w	80073ca <_strtod_l+0x55a>
 80078a4:	eebf cb00 	vmov.f64	d12, #240	; 0xbf800000 -1.0
 80078a8:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 80078ac:	e7b6      	b.n	800781c <_strtod_l+0x9ac>
 80078ae:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 80078b2:	ee20 db0d 	vmul.f64	d13, d0, d13
 80078b6:	f1ba 0f00 	cmp.w	sl, #0
 80078ba:	d0ad      	beq.n	8007818 <_strtod_l+0x9a8>
 80078bc:	eeb0 cb4d 	vmov.f64	d12, d13
 80078c0:	e7ac      	b.n	800781c <_strtod_l+0x9ac>
 80078c2:	eeb7 cb00 	vmov.f64	d12, #112	; 0x3f800000  1.0
 80078c6:	eeb0 db4c 	vmov.f64	d13, d12
 80078ca:	e7a7      	b.n	800781c <_strtod_l+0x9ac>
 80078cc:	eebf cb00 	vmov.f64	d12, #240	; 0xbf800000 -1.0
 80078d0:	e7a4      	b.n	800781c <_strtod_l+0x9ac>
 80078d2:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 80078d6:	9b05      	ldr	r3, [sp, #20]
 80078d8:	46cb      	mov	fp, r9
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d1ca      	bne.n	8007874 <_strtod_l+0xa04>
 80078de:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80078e2:	0d1b      	lsrs	r3, r3, #20
 80078e4:	051b      	lsls	r3, r3, #20
 80078e6:	4299      	cmp	r1, r3
 80078e8:	d1c4      	bne.n	8007874 <_strtod_l+0xa04>
 80078ea:	ec51 0b1d 	vmov	r0, r1, d13
 80078ee:	f7f8 fed3 	bl	8000698 <__aeabi_d2lz>
 80078f2:	f7f8 fe8b 	bl	800060c <__aeabi_l2d>
 80078f6:	f3c9 0b13 	ubfx	fp, r9, #0, #20
 80078fa:	ec41 0b17 	vmov	d7, r0, r1
 80078fe:	ea4b 0b08 	orr.w	fp, fp, r8
 8007902:	ea5b 0b0a 	orrs.w	fp, fp, sl
 8007906:	ee3d db47 	vsub.f64	d13, d13, d7
 800790a:	d03c      	beq.n	8007986 <_strtod_l+0xb16>
 800790c:	eeb4 dbca 	vcmpe.f64	d13, d10
 8007910:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007914:	f53f acf4 	bmi.w	8007300 <_strtod_l+0x490>
 8007918:	eeb4 dbcb 	vcmpe.f64	d13, d11
 800791c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007920:	dda8      	ble.n	8007874 <_strtod_l+0xa04>
 8007922:	e4ed      	b.n	8007300 <_strtod_l+0x490>
 8007924:	9805      	ldr	r0, [sp, #20]
 8007926:	b1f0      	cbz	r0, 8007966 <_strtod_l+0xaf6>
 8007928:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 800792c:	d81b      	bhi.n	8007966 <_strtod_l+0xaf6>
 800792e:	ed9f 7b22 	vldr	d7, [pc, #136]	; 80079b8 <_strtod_l+0xb48>
 8007932:	eeb4 dbc7 	vcmpe.f64	d13, d7
 8007936:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800793a:	d811      	bhi.n	8007960 <_strtod_l+0xaf0>
 800793c:	eebc dbcd 	vcvt.u32.f64	s26, d13
 8007940:	ee1d 3a10 	vmov	r3, s26
 8007944:	2b01      	cmp	r3, #1
 8007946:	bf38      	it	cc
 8007948:	2301      	movcc	r3, #1
 800794a:	ee0d 3a10 	vmov	s26, r3
 800794e:	eeb8 db4d 	vcvt.f64.u32	d13, s26
 8007952:	f1ba 0f00 	cmp.w	sl, #0
 8007956:	d113      	bne.n	8007980 <_strtod_l+0xb10>
 8007958:	eeb1 7b4d 	vneg.f64	d7, d13
 800795c:	ec53 2b17 	vmov	r2, r3, d7
 8007960:	f103 60d6 	add.w	r0, r3, #112197632	; 0x6b00000
 8007964:	1a43      	subs	r3, r0, r1
 8007966:	eeb0 0b48 	vmov.f64	d0, d8
 800796a:	ec43 2b1c 	vmov	d12, r2, r3
 800796e:	910a      	str	r1, [sp, #40]	; 0x28
 8007970:	f7ff f926 	bl	8006bc0 <__ulp>
 8007974:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007976:	eeac 8b00 	vfma.f64	d8, d12, d0
 800797a:	ec59 8b18 	vmov	r8, r9, d8
 800797e:	e7aa      	b.n	80078d6 <_strtod_l+0xa66>
 8007980:	eeb0 7b4d 	vmov.f64	d7, d13
 8007984:	e7ea      	b.n	800795c <_strtod_l+0xaec>
 8007986:	eeb4 dbc9 	vcmpe.f64	d13, d9
 800798a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800798e:	f57f af71 	bpl.w	8007874 <_strtod_l+0xa04>
 8007992:	e4b5      	b.n	8007300 <_strtod_l+0x490>
 8007994:	2300      	movs	r3, #0
 8007996:	9308      	str	r3, [sp, #32]
 8007998:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800799a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800799c:	6013      	str	r3, [r2, #0]
 800799e:	f7ff baa6 	b.w	8006eee <_strtod_l+0x7e>
 80079a2:	2a65      	cmp	r2, #101	; 0x65
 80079a4:	f43f aba2 	beq.w	80070ec <_strtod_l+0x27c>
 80079a8:	2a45      	cmp	r2, #69	; 0x45
 80079aa:	f43f ab9f 	beq.w	80070ec <_strtod_l+0x27c>
 80079ae:	2101      	movs	r1, #1
 80079b0:	f7ff bbd8 	b.w	8007164 <_strtod_l+0x2f4>
 80079b4:	f3af 8000 	nop.w
 80079b8:	ffc00000 	.word	0xffc00000
 80079bc:	41dfffff 	.word	0x41dfffff
 80079c0:	000fffff 	.word	0x000fffff
 80079c4:	7ff00000 	.word	0x7ff00000
 80079c8:	7fefffff 	.word	0x7fefffff
 80079cc:	7c9fffff 	.word	0x7c9fffff
 80079d0:	7fe00000 	.word	0x7fe00000

080079d4 <_strtod_r>:
 80079d4:	4b01      	ldr	r3, [pc, #4]	; (80079dc <_strtod_r+0x8>)
 80079d6:	f7ff ba4b 	b.w	8006e70 <_strtod_l>
 80079da:	bf00      	nop
 80079dc:	2000006c 	.word	0x2000006c

080079e0 <_strtol_l.constprop.0>:
 80079e0:	2b01      	cmp	r3, #1
 80079e2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079e6:	d001      	beq.n	80079ec <_strtol_l.constprop.0+0xc>
 80079e8:	2b24      	cmp	r3, #36	; 0x24
 80079ea:	d906      	bls.n	80079fa <_strtol_l.constprop.0+0x1a>
 80079ec:	f7fd fe54 	bl	8005698 <__errno>
 80079f0:	2316      	movs	r3, #22
 80079f2:	6003      	str	r3, [r0, #0]
 80079f4:	2000      	movs	r0, #0
 80079f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079fa:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007ae0 <_strtol_l.constprop.0+0x100>
 80079fe:	460d      	mov	r5, r1
 8007a00:	462e      	mov	r6, r5
 8007a02:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007a06:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8007a0a:	f017 0708 	ands.w	r7, r7, #8
 8007a0e:	d1f7      	bne.n	8007a00 <_strtol_l.constprop.0+0x20>
 8007a10:	2c2d      	cmp	r4, #45	; 0x2d
 8007a12:	d132      	bne.n	8007a7a <_strtol_l.constprop.0+0x9a>
 8007a14:	782c      	ldrb	r4, [r5, #0]
 8007a16:	2701      	movs	r7, #1
 8007a18:	1cb5      	adds	r5, r6, #2
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d05b      	beq.n	8007ad6 <_strtol_l.constprop.0+0xf6>
 8007a1e:	2b10      	cmp	r3, #16
 8007a20:	d109      	bne.n	8007a36 <_strtol_l.constprop.0+0x56>
 8007a22:	2c30      	cmp	r4, #48	; 0x30
 8007a24:	d107      	bne.n	8007a36 <_strtol_l.constprop.0+0x56>
 8007a26:	782c      	ldrb	r4, [r5, #0]
 8007a28:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007a2c:	2c58      	cmp	r4, #88	; 0x58
 8007a2e:	d14d      	bne.n	8007acc <_strtol_l.constprop.0+0xec>
 8007a30:	786c      	ldrb	r4, [r5, #1]
 8007a32:	2310      	movs	r3, #16
 8007a34:	3502      	adds	r5, #2
 8007a36:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8007a3a:	f108 38ff 	add.w	r8, r8, #4294967295
 8007a3e:	f04f 0e00 	mov.w	lr, #0
 8007a42:	fbb8 f9f3 	udiv	r9, r8, r3
 8007a46:	4676      	mov	r6, lr
 8007a48:	fb03 8a19 	mls	sl, r3, r9, r8
 8007a4c:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8007a50:	f1bc 0f09 	cmp.w	ip, #9
 8007a54:	d816      	bhi.n	8007a84 <_strtol_l.constprop.0+0xa4>
 8007a56:	4664      	mov	r4, ip
 8007a58:	42a3      	cmp	r3, r4
 8007a5a:	dd24      	ble.n	8007aa6 <_strtol_l.constprop.0+0xc6>
 8007a5c:	f1be 3fff 	cmp.w	lr, #4294967295
 8007a60:	d008      	beq.n	8007a74 <_strtol_l.constprop.0+0x94>
 8007a62:	45b1      	cmp	r9, r6
 8007a64:	d31c      	bcc.n	8007aa0 <_strtol_l.constprop.0+0xc0>
 8007a66:	d101      	bne.n	8007a6c <_strtol_l.constprop.0+0x8c>
 8007a68:	45a2      	cmp	sl, r4
 8007a6a:	db19      	blt.n	8007aa0 <_strtol_l.constprop.0+0xc0>
 8007a6c:	fb06 4603 	mla	r6, r6, r3, r4
 8007a70:	f04f 0e01 	mov.w	lr, #1
 8007a74:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007a78:	e7e8      	b.n	8007a4c <_strtol_l.constprop.0+0x6c>
 8007a7a:	2c2b      	cmp	r4, #43	; 0x2b
 8007a7c:	bf04      	itt	eq
 8007a7e:	782c      	ldrbeq	r4, [r5, #0]
 8007a80:	1cb5      	addeq	r5, r6, #2
 8007a82:	e7ca      	b.n	8007a1a <_strtol_l.constprop.0+0x3a>
 8007a84:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8007a88:	f1bc 0f19 	cmp.w	ip, #25
 8007a8c:	d801      	bhi.n	8007a92 <_strtol_l.constprop.0+0xb2>
 8007a8e:	3c37      	subs	r4, #55	; 0x37
 8007a90:	e7e2      	b.n	8007a58 <_strtol_l.constprop.0+0x78>
 8007a92:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8007a96:	f1bc 0f19 	cmp.w	ip, #25
 8007a9a:	d804      	bhi.n	8007aa6 <_strtol_l.constprop.0+0xc6>
 8007a9c:	3c57      	subs	r4, #87	; 0x57
 8007a9e:	e7db      	b.n	8007a58 <_strtol_l.constprop.0+0x78>
 8007aa0:	f04f 3eff 	mov.w	lr, #4294967295
 8007aa4:	e7e6      	b.n	8007a74 <_strtol_l.constprop.0+0x94>
 8007aa6:	f1be 3fff 	cmp.w	lr, #4294967295
 8007aaa:	d105      	bne.n	8007ab8 <_strtol_l.constprop.0+0xd8>
 8007aac:	2322      	movs	r3, #34	; 0x22
 8007aae:	6003      	str	r3, [r0, #0]
 8007ab0:	4646      	mov	r6, r8
 8007ab2:	b942      	cbnz	r2, 8007ac6 <_strtol_l.constprop.0+0xe6>
 8007ab4:	4630      	mov	r0, r6
 8007ab6:	e79e      	b.n	80079f6 <_strtol_l.constprop.0+0x16>
 8007ab8:	b107      	cbz	r7, 8007abc <_strtol_l.constprop.0+0xdc>
 8007aba:	4276      	negs	r6, r6
 8007abc:	2a00      	cmp	r2, #0
 8007abe:	d0f9      	beq.n	8007ab4 <_strtol_l.constprop.0+0xd4>
 8007ac0:	f1be 0f00 	cmp.w	lr, #0
 8007ac4:	d000      	beq.n	8007ac8 <_strtol_l.constprop.0+0xe8>
 8007ac6:	1e69      	subs	r1, r5, #1
 8007ac8:	6011      	str	r1, [r2, #0]
 8007aca:	e7f3      	b.n	8007ab4 <_strtol_l.constprop.0+0xd4>
 8007acc:	2430      	movs	r4, #48	; 0x30
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d1b1      	bne.n	8007a36 <_strtol_l.constprop.0+0x56>
 8007ad2:	2308      	movs	r3, #8
 8007ad4:	e7af      	b.n	8007a36 <_strtol_l.constprop.0+0x56>
 8007ad6:	2c30      	cmp	r4, #48	; 0x30
 8007ad8:	d0a5      	beq.n	8007a26 <_strtol_l.constprop.0+0x46>
 8007ada:	230a      	movs	r3, #10
 8007adc:	e7ab      	b.n	8007a36 <_strtol_l.constprop.0+0x56>
 8007ade:	bf00      	nop
 8007ae0:	08009011 	.word	0x08009011

08007ae4 <_strtol_r>:
 8007ae4:	f7ff bf7c 	b.w	80079e0 <_strtol_l.constprop.0>

08007ae8 <__ssputs_r>:
 8007ae8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007aec:	688e      	ldr	r6, [r1, #8]
 8007aee:	461f      	mov	r7, r3
 8007af0:	42be      	cmp	r6, r7
 8007af2:	680b      	ldr	r3, [r1, #0]
 8007af4:	4682      	mov	sl, r0
 8007af6:	460c      	mov	r4, r1
 8007af8:	4690      	mov	r8, r2
 8007afa:	d82c      	bhi.n	8007b56 <__ssputs_r+0x6e>
 8007afc:	898a      	ldrh	r2, [r1, #12]
 8007afe:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007b02:	d026      	beq.n	8007b52 <__ssputs_r+0x6a>
 8007b04:	6965      	ldr	r5, [r4, #20]
 8007b06:	6909      	ldr	r1, [r1, #16]
 8007b08:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007b0c:	eba3 0901 	sub.w	r9, r3, r1
 8007b10:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007b14:	1c7b      	adds	r3, r7, #1
 8007b16:	444b      	add	r3, r9
 8007b18:	106d      	asrs	r5, r5, #1
 8007b1a:	429d      	cmp	r5, r3
 8007b1c:	bf38      	it	cc
 8007b1e:	461d      	movcc	r5, r3
 8007b20:	0553      	lsls	r3, r2, #21
 8007b22:	d527      	bpl.n	8007b74 <__ssputs_r+0x8c>
 8007b24:	4629      	mov	r1, r5
 8007b26:	f7fe fc53 	bl	80063d0 <_malloc_r>
 8007b2a:	4606      	mov	r6, r0
 8007b2c:	b360      	cbz	r0, 8007b88 <__ssputs_r+0xa0>
 8007b2e:	6921      	ldr	r1, [r4, #16]
 8007b30:	464a      	mov	r2, r9
 8007b32:	f000 fa1b 	bl	8007f6c <memcpy>
 8007b36:	89a3      	ldrh	r3, [r4, #12]
 8007b38:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007b3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007b40:	81a3      	strh	r3, [r4, #12]
 8007b42:	6126      	str	r6, [r4, #16]
 8007b44:	6165      	str	r5, [r4, #20]
 8007b46:	444e      	add	r6, r9
 8007b48:	eba5 0509 	sub.w	r5, r5, r9
 8007b4c:	6026      	str	r6, [r4, #0]
 8007b4e:	60a5      	str	r5, [r4, #8]
 8007b50:	463e      	mov	r6, r7
 8007b52:	42be      	cmp	r6, r7
 8007b54:	d900      	bls.n	8007b58 <__ssputs_r+0x70>
 8007b56:	463e      	mov	r6, r7
 8007b58:	6820      	ldr	r0, [r4, #0]
 8007b5a:	4632      	mov	r2, r6
 8007b5c:	4641      	mov	r1, r8
 8007b5e:	f000 f9c9 	bl	8007ef4 <memmove>
 8007b62:	68a3      	ldr	r3, [r4, #8]
 8007b64:	1b9b      	subs	r3, r3, r6
 8007b66:	60a3      	str	r3, [r4, #8]
 8007b68:	6823      	ldr	r3, [r4, #0]
 8007b6a:	4433      	add	r3, r6
 8007b6c:	6023      	str	r3, [r4, #0]
 8007b6e:	2000      	movs	r0, #0
 8007b70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b74:	462a      	mov	r2, r5
 8007b76:	f000 fdac 	bl	80086d2 <_realloc_r>
 8007b7a:	4606      	mov	r6, r0
 8007b7c:	2800      	cmp	r0, #0
 8007b7e:	d1e0      	bne.n	8007b42 <__ssputs_r+0x5a>
 8007b80:	6921      	ldr	r1, [r4, #16]
 8007b82:	4650      	mov	r0, sl
 8007b84:	f7fe fbb0 	bl	80062e8 <_free_r>
 8007b88:	230c      	movs	r3, #12
 8007b8a:	f8ca 3000 	str.w	r3, [sl]
 8007b8e:	89a3      	ldrh	r3, [r4, #12]
 8007b90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007b94:	81a3      	strh	r3, [r4, #12]
 8007b96:	f04f 30ff 	mov.w	r0, #4294967295
 8007b9a:	e7e9      	b.n	8007b70 <__ssputs_r+0x88>

08007b9c <_svfiprintf_r>:
 8007b9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ba0:	4698      	mov	r8, r3
 8007ba2:	898b      	ldrh	r3, [r1, #12]
 8007ba4:	061b      	lsls	r3, r3, #24
 8007ba6:	b09d      	sub	sp, #116	; 0x74
 8007ba8:	4607      	mov	r7, r0
 8007baa:	460d      	mov	r5, r1
 8007bac:	4614      	mov	r4, r2
 8007bae:	d50e      	bpl.n	8007bce <_svfiprintf_r+0x32>
 8007bb0:	690b      	ldr	r3, [r1, #16]
 8007bb2:	b963      	cbnz	r3, 8007bce <_svfiprintf_r+0x32>
 8007bb4:	2140      	movs	r1, #64	; 0x40
 8007bb6:	f7fe fc0b 	bl	80063d0 <_malloc_r>
 8007bba:	6028      	str	r0, [r5, #0]
 8007bbc:	6128      	str	r0, [r5, #16]
 8007bbe:	b920      	cbnz	r0, 8007bca <_svfiprintf_r+0x2e>
 8007bc0:	230c      	movs	r3, #12
 8007bc2:	603b      	str	r3, [r7, #0]
 8007bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8007bc8:	e0d0      	b.n	8007d6c <_svfiprintf_r+0x1d0>
 8007bca:	2340      	movs	r3, #64	; 0x40
 8007bcc:	616b      	str	r3, [r5, #20]
 8007bce:	2300      	movs	r3, #0
 8007bd0:	9309      	str	r3, [sp, #36]	; 0x24
 8007bd2:	2320      	movs	r3, #32
 8007bd4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007bd8:	f8cd 800c 	str.w	r8, [sp, #12]
 8007bdc:	2330      	movs	r3, #48	; 0x30
 8007bde:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007d84 <_svfiprintf_r+0x1e8>
 8007be2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007be6:	f04f 0901 	mov.w	r9, #1
 8007bea:	4623      	mov	r3, r4
 8007bec:	469a      	mov	sl, r3
 8007bee:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007bf2:	b10a      	cbz	r2, 8007bf8 <_svfiprintf_r+0x5c>
 8007bf4:	2a25      	cmp	r2, #37	; 0x25
 8007bf6:	d1f9      	bne.n	8007bec <_svfiprintf_r+0x50>
 8007bf8:	ebba 0b04 	subs.w	fp, sl, r4
 8007bfc:	d00b      	beq.n	8007c16 <_svfiprintf_r+0x7a>
 8007bfe:	465b      	mov	r3, fp
 8007c00:	4622      	mov	r2, r4
 8007c02:	4629      	mov	r1, r5
 8007c04:	4638      	mov	r0, r7
 8007c06:	f7ff ff6f 	bl	8007ae8 <__ssputs_r>
 8007c0a:	3001      	adds	r0, #1
 8007c0c:	f000 80a9 	beq.w	8007d62 <_svfiprintf_r+0x1c6>
 8007c10:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c12:	445a      	add	r2, fp
 8007c14:	9209      	str	r2, [sp, #36]	; 0x24
 8007c16:	f89a 3000 	ldrb.w	r3, [sl]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	f000 80a1 	beq.w	8007d62 <_svfiprintf_r+0x1c6>
 8007c20:	2300      	movs	r3, #0
 8007c22:	f04f 32ff 	mov.w	r2, #4294967295
 8007c26:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007c2a:	f10a 0a01 	add.w	sl, sl, #1
 8007c2e:	9304      	str	r3, [sp, #16]
 8007c30:	9307      	str	r3, [sp, #28]
 8007c32:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007c36:	931a      	str	r3, [sp, #104]	; 0x68
 8007c38:	4654      	mov	r4, sl
 8007c3a:	2205      	movs	r2, #5
 8007c3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c40:	4850      	ldr	r0, [pc, #320]	; (8007d84 <_svfiprintf_r+0x1e8>)
 8007c42:	f7f8 fafd 	bl	8000240 <memchr>
 8007c46:	9a04      	ldr	r2, [sp, #16]
 8007c48:	b9d8      	cbnz	r0, 8007c82 <_svfiprintf_r+0xe6>
 8007c4a:	06d0      	lsls	r0, r2, #27
 8007c4c:	bf44      	itt	mi
 8007c4e:	2320      	movmi	r3, #32
 8007c50:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007c54:	0711      	lsls	r1, r2, #28
 8007c56:	bf44      	itt	mi
 8007c58:	232b      	movmi	r3, #43	; 0x2b
 8007c5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007c5e:	f89a 3000 	ldrb.w	r3, [sl]
 8007c62:	2b2a      	cmp	r3, #42	; 0x2a
 8007c64:	d015      	beq.n	8007c92 <_svfiprintf_r+0xf6>
 8007c66:	9a07      	ldr	r2, [sp, #28]
 8007c68:	4654      	mov	r4, sl
 8007c6a:	2000      	movs	r0, #0
 8007c6c:	f04f 0c0a 	mov.w	ip, #10
 8007c70:	4621      	mov	r1, r4
 8007c72:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007c76:	3b30      	subs	r3, #48	; 0x30
 8007c78:	2b09      	cmp	r3, #9
 8007c7a:	d94d      	bls.n	8007d18 <_svfiprintf_r+0x17c>
 8007c7c:	b1b0      	cbz	r0, 8007cac <_svfiprintf_r+0x110>
 8007c7e:	9207      	str	r2, [sp, #28]
 8007c80:	e014      	b.n	8007cac <_svfiprintf_r+0x110>
 8007c82:	eba0 0308 	sub.w	r3, r0, r8
 8007c86:	fa09 f303 	lsl.w	r3, r9, r3
 8007c8a:	4313      	orrs	r3, r2
 8007c8c:	9304      	str	r3, [sp, #16]
 8007c8e:	46a2      	mov	sl, r4
 8007c90:	e7d2      	b.n	8007c38 <_svfiprintf_r+0x9c>
 8007c92:	9b03      	ldr	r3, [sp, #12]
 8007c94:	1d19      	adds	r1, r3, #4
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	9103      	str	r1, [sp, #12]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	bfbb      	ittet	lt
 8007c9e:	425b      	neglt	r3, r3
 8007ca0:	f042 0202 	orrlt.w	r2, r2, #2
 8007ca4:	9307      	strge	r3, [sp, #28]
 8007ca6:	9307      	strlt	r3, [sp, #28]
 8007ca8:	bfb8      	it	lt
 8007caa:	9204      	strlt	r2, [sp, #16]
 8007cac:	7823      	ldrb	r3, [r4, #0]
 8007cae:	2b2e      	cmp	r3, #46	; 0x2e
 8007cb0:	d10c      	bne.n	8007ccc <_svfiprintf_r+0x130>
 8007cb2:	7863      	ldrb	r3, [r4, #1]
 8007cb4:	2b2a      	cmp	r3, #42	; 0x2a
 8007cb6:	d134      	bne.n	8007d22 <_svfiprintf_r+0x186>
 8007cb8:	9b03      	ldr	r3, [sp, #12]
 8007cba:	1d1a      	adds	r2, r3, #4
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	9203      	str	r2, [sp, #12]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	bfb8      	it	lt
 8007cc4:	f04f 33ff 	movlt.w	r3, #4294967295
 8007cc8:	3402      	adds	r4, #2
 8007cca:	9305      	str	r3, [sp, #20]
 8007ccc:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8007d94 <_svfiprintf_r+0x1f8>
 8007cd0:	7821      	ldrb	r1, [r4, #0]
 8007cd2:	2203      	movs	r2, #3
 8007cd4:	4650      	mov	r0, sl
 8007cd6:	f7f8 fab3 	bl	8000240 <memchr>
 8007cda:	b138      	cbz	r0, 8007cec <_svfiprintf_r+0x150>
 8007cdc:	9b04      	ldr	r3, [sp, #16]
 8007cde:	eba0 000a 	sub.w	r0, r0, sl
 8007ce2:	2240      	movs	r2, #64	; 0x40
 8007ce4:	4082      	lsls	r2, r0
 8007ce6:	4313      	orrs	r3, r2
 8007ce8:	3401      	adds	r4, #1
 8007cea:	9304      	str	r3, [sp, #16]
 8007cec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007cf0:	4825      	ldr	r0, [pc, #148]	; (8007d88 <_svfiprintf_r+0x1ec>)
 8007cf2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007cf6:	2206      	movs	r2, #6
 8007cf8:	f7f8 faa2 	bl	8000240 <memchr>
 8007cfc:	2800      	cmp	r0, #0
 8007cfe:	d038      	beq.n	8007d72 <_svfiprintf_r+0x1d6>
 8007d00:	4b22      	ldr	r3, [pc, #136]	; (8007d8c <_svfiprintf_r+0x1f0>)
 8007d02:	bb1b      	cbnz	r3, 8007d4c <_svfiprintf_r+0x1b0>
 8007d04:	9b03      	ldr	r3, [sp, #12]
 8007d06:	3307      	adds	r3, #7
 8007d08:	f023 0307 	bic.w	r3, r3, #7
 8007d0c:	3308      	adds	r3, #8
 8007d0e:	9303      	str	r3, [sp, #12]
 8007d10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d12:	4433      	add	r3, r6
 8007d14:	9309      	str	r3, [sp, #36]	; 0x24
 8007d16:	e768      	b.n	8007bea <_svfiprintf_r+0x4e>
 8007d18:	fb0c 3202 	mla	r2, ip, r2, r3
 8007d1c:	460c      	mov	r4, r1
 8007d1e:	2001      	movs	r0, #1
 8007d20:	e7a6      	b.n	8007c70 <_svfiprintf_r+0xd4>
 8007d22:	2300      	movs	r3, #0
 8007d24:	3401      	adds	r4, #1
 8007d26:	9305      	str	r3, [sp, #20]
 8007d28:	4619      	mov	r1, r3
 8007d2a:	f04f 0c0a 	mov.w	ip, #10
 8007d2e:	4620      	mov	r0, r4
 8007d30:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007d34:	3a30      	subs	r2, #48	; 0x30
 8007d36:	2a09      	cmp	r2, #9
 8007d38:	d903      	bls.n	8007d42 <_svfiprintf_r+0x1a6>
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d0c6      	beq.n	8007ccc <_svfiprintf_r+0x130>
 8007d3e:	9105      	str	r1, [sp, #20]
 8007d40:	e7c4      	b.n	8007ccc <_svfiprintf_r+0x130>
 8007d42:	fb0c 2101 	mla	r1, ip, r1, r2
 8007d46:	4604      	mov	r4, r0
 8007d48:	2301      	movs	r3, #1
 8007d4a:	e7f0      	b.n	8007d2e <_svfiprintf_r+0x192>
 8007d4c:	ab03      	add	r3, sp, #12
 8007d4e:	9300      	str	r3, [sp, #0]
 8007d50:	462a      	mov	r2, r5
 8007d52:	4b0f      	ldr	r3, [pc, #60]	; (8007d90 <_svfiprintf_r+0x1f4>)
 8007d54:	a904      	add	r1, sp, #16
 8007d56:	4638      	mov	r0, r7
 8007d58:	f7fc fd8a 	bl	8004870 <_printf_float>
 8007d5c:	1c42      	adds	r2, r0, #1
 8007d5e:	4606      	mov	r6, r0
 8007d60:	d1d6      	bne.n	8007d10 <_svfiprintf_r+0x174>
 8007d62:	89ab      	ldrh	r3, [r5, #12]
 8007d64:	065b      	lsls	r3, r3, #25
 8007d66:	f53f af2d 	bmi.w	8007bc4 <_svfiprintf_r+0x28>
 8007d6a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007d6c:	b01d      	add	sp, #116	; 0x74
 8007d6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d72:	ab03      	add	r3, sp, #12
 8007d74:	9300      	str	r3, [sp, #0]
 8007d76:	462a      	mov	r2, r5
 8007d78:	4b05      	ldr	r3, [pc, #20]	; (8007d90 <_svfiprintf_r+0x1f4>)
 8007d7a:	a904      	add	r1, sp, #16
 8007d7c:	4638      	mov	r0, r7
 8007d7e:	f7fc ffff 	bl	8004d80 <_printf_i>
 8007d82:	e7eb      	b.n	8007d5c <_svfiprintf_r+0x1c0>
 8007d84:	08009111 	.word	0x08009111
 8007d88:	0800911b 	.word	0x0800911b
 8007d8c:	08004871 	.word	0x08004871
 8007d90:	08007ae9 	.word	0x08007ae9
 8007d94:	08009117 	.word	0x08009117

08007d98 <__sflush_r>:
 8007d98:	898a      	ldrh	r2, [r1, #12]
 8007d9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d9e:	4605      	mov	r5, r0
 8007da0:	0710      	lsls	r0, r2, #28
 8007da2:	460c      	mov	r4, r1
 8007da4:	d458      	bmi.n	8007e58 <__sflush_r+0xc0>
 8007da6:	684b      	ldr	r3, [r1, #4]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	dc05      	bgt.n	8007db8 <__sflush_r+0x20>
 8007dac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	dc02      	bgt.n	8007db8 <__sflush_r+0x20>
 8007db2:	2000      	movs	r0, #0
 8007db4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007db8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007dba:	2e00      	cmp	r6, #0
 8007dbc:	d0f9      	beq.n	8007db2 <__sflush_r+0x1a>
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007dc4:	682f      	ldr	r7, [r5, #0]
 8007dc6:	6a21      	ldr	r1, [r4, #32]
 8007dc8:	602b      	str	r3, [r5, #0]
 8007dca:	d032      	beq.n	8007e32 <__sflush_r+0x9a>
 8007dcc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007dce:	89a3      	ldrh	r3, [r4, #12]
 8007dd0:	075a      	lsls	r2, r3, #29
 8007dd2:	d505      	bpl.n	8007de0 <__sflush_r+0x48>
 8007dd4:	6863      	ldr	r3, [r4, #4]
 8007dd6:	1ac0      	subs	r0, r0, r3
 8007dd8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007dda:	b10b      	cbz	r3, 8007de0 <__sflush_r+0x48>
 8007ddc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007dde:	1ac0      	subs	r0, r0, r3
 8007de0:	2300      	movs	r3, #0
 8007de2:	4602      	mov	r2, r0
 8007de4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007de6:	6a21      	ldr	r1, [r4, #32]
 8007de8:	4628      	mov	r0, r5
 8007dea:	47b0      	blx	r6
 8007dec:	1c43      	adds	r3, r0, #1
 8007dee:	89a3      	ldrh	r3, [r4, #12]
 8007df0:	d106      	bne.n	8007e00 <__sflush_r+0x68>
 8007df2:	6829      	ldr	r1, [r5, #0]
 8007df4:	291d      	cmp	r1, #29
 8007df6:	d82b      	bhi.n	8007e50 <__sflush_r+0xb8>
 8007df8:	4a29      	ldr	r2, [pc, #164]	; (8007ea0 <__sflush_r+0x108>)
 8007dfa:	410a      	asrs	r2, r1
 8007dfc:	07d6      	lsls	r6, r2, #31
 8007dfe:	d427      	bmi.n	8007e50 <__sflush_r+0xb8>
 8007e00:	2200      	movs	r2, #0
 8007e02:	6062      	str	r2, [r4, #4]
 8007e04:	04d9      	lsls	r1, r3, #19
 8007e06:	6922      	ldr	r2, [r4, #16]
 8007e08:	6022      	str	r2, [r4, #0]
 8007e0a:	d504      	bpl.n	8007e16 <__sflush_r+0x7e>
 8007e0c:	1c42      	adds	r2, r0, #1
 8007e0e:	d101      	bne.n	8007e14 <__sflush_r+0x7c>
 8007e10:	682b      	ldr	r3, [r5, #0]
 8007e12:	b903      	cbnz	r3, 8007e16 <__sflush_r+0x7e>
 8007e14:	6560      	str	r0, [r4, #84]	; 0x54
 8007e16:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007e18:	602f      	str	r7, [r5, #0]
 8007e1a:	2900      	cmp	r1, #0
 8007e1c:	d0c9      	beq.n	8007db2 <__sflush_r+0x1a>
 8007e1e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007e22:	4299      	cmp	r1, r3
 8007e24:	d002      	beq.n	8007e2c <__sflush_r+0x94>
 8007e26:	4628      	mov	r0, r5
 8007e28:	f7fe fa5e 	bl	80062e8 <_free_r>
 8007e2c:	2000      	movs	r0, #0
 8007e2e:	6360      	str	r0, [r4, #52]	; 0x34
 8007e30:	e7c0      	b.n	8007db4 <__sflush_r+0x1c>
 8007e32:	2301      	movs	r3, #1
 8007e34:	4628      	mov	r0, r5
 8007e36:	47b0      	blx	r6
 8007e38:	1c41      	adds	r1, r0, #1
 8007e3a:	d1c8      	bne.n	8007dce <__sflush_r+0x36>
 8007e3c:	682b      	ldr	r3, [r5, #0]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d0c5      	beq.n	8007dce <__sflush_r+0x36>
 8007e42:	2b1d      	cmp	r3, #29
 8007e44:	d001      	beq.n	8007e4a <__sflush_r+0xb2>
 8007e46:	2b16      	cmp	r3, #22
 8007e48:	d101      	bne.n	8007e4e <__sflush_r+0xb6>
 8007e4a:	602f      	str	r7, [r5, #0]
 8007e4c:	e7b1      	b.n	8007db2 <__sflush_r+0x1a>
 8007e4e:	89a3      	ldrh	r3, [r4, #12]
 8007e50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e54:	81a3      	strh	r3, [r4, #12]
 8007e56:	e7ad      	b.n	8007db4 <__sflush_r+0x1c>
 8007e58:	690f      	ldr	r7, [r1, #16]
 8007e5a:	2f00      	cmp	r7, #0
 8007e5c:	d0a9      	beq.n	8007db2 <__sflush_r+0x1a>
 8007e5e:	0793      	lsls	r3, r2, #30
 8007e60:	680e      	ldr	r6, [r1, #0]
 8007e62:	bf08      	it	eq
 8007e64:	694b      	ldreq	r3, [r1, #20]
 8007e66:	600f      	str	r7, [r1, #0]
 8007e68:	bf18      	it	ne
 8007e6a:	2300      	movne	r3, #0
 8007e6c:	eba6 0807 	sub.w	r8, r6, r7
 8007e70:	608b      	str	r3, [r1, #8]
 8007e72:	f1b8 0f00 	cmp.w	r8, #0
 8007e76:	dd9c      	ble.n	8007db2 <__sflush_r+0x1a>
 8007e78:	6a21      	ldr	r1, [r4, #32]
 8007e7a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007e7c:	4643      	mov	r3, r8
 8007e7e:	463a      	mov	r2, r7
 8007e80:	4628      	mov	r0, r5
 8007e82:	47b0      	blx	r6
 8007e84:	2800      	cmp	r0, #0
 8007e86:	dc06      	bgt.n	8007e96 <__sflush_r+0xfe>
 8007e88:	89a3      	ldrh	r3, [r4, #12]
 8007e8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e8e:	81a3      	strh	r3, [r4, #12]
 8007e90:	f04f 30ff 	mov.w	r0, #4294967295
 8007e94:	e78e      	b.n	8007db4 <__sflush_r+0x1c>
 8007e96:	4407      	add	r7, r0
 8007e98:	eba8 0800 	sub.w	r8, r8, r0
 8007e9c:	e7e9      	b.n	8007e72 <__sflush_r+0xda>
 8007e9e:	bf00      	nop
 8007ea0:	dfbffffe 	.word	0xdfbffffe

08007ea4 <_fflush_r>:
 8007ea4:	b538      	push	{r3, r4, r5, lr}
 8007ea6:	690b      	ldr	r3, [r1, #16]
 8007ea8:	4605      	mov	r5, r0
 8007eaa:	460c      	mov	r4, r1
 8007eac:	b913      	cbnz	r3, 8007eb4 <_fflush_r+0x10>
 8007eae:	2500      	movs	r5, #0
 8007eb0:	4628      	mov	r0, r5
 8007eb2:	bd38      	pop	{r3, r4, r5, pc}
 8007eb4:	b118      	cbz	r0, 8007ebe <_fflush_r+0x1a>
 8007eb6:	6a03      	ldr	r3, [r0, #32]
 8007eb8:	b90b      	cbnz	r3, 8007ebe <_fflush_r+0x1a>
 8007eba:	f7fd fb01 	bl	80054c0 <__sinit>
 8007ebe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d0f3      	beq.n	8007eae <_fflush_r+0xa>
 8007ec6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007ec8:	07d0      	lsls	r0, r2, #31
 8007eca:	d404      	bmi.n	8007ed6 <_fflush_r+0x32>
 8007ecc:	0599      	lsls	r1, r3, #22
 8007ece:	d402      	bmi.n	8007ed6 <_fflush_r+0x32>
 8007ed0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007ed2:	f7fd fc0b 	bl	80056ec <__retarget_lock_acquire_recursive>
 8007ed6:	4628      	mov	r0, r5
 8007ed8:	4621      	mov	r1, r4
 8007eda:	f7ff ff5d 	bl	8007d98 <__sflush_r>
 8007ede:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007ee0:	07da      	lsls	r2, r3, #31
 8007ee2:	4605      	mov	r5, r0
 8007ee4:	d4e4      	bmi.n	8007eb0 <_fflush_r+0xc>
 8007ee6:	89a3      	ldrh	r3, [r4, #12]
 8007ee8:	059b      	lsls	r3, r3, #22
 8007eea:	d4e1      	bmi.n	8007eb0 <_fflush_r+0xc>
 8007eec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007eee:	f7fd fbfe 	bl	80056ee <__retarget_lock_release_recursive>
 8007ef2:	e7dd      	b.n	8007eb0 <_fflush_r+0xc>

08007ef4 <memmove>:
 8007ef4:	4288      	cmp	r0, r1
 8007ef6:	b510      	push	{r4, lr}
 8007ef8:	eb01 0402 	add.w	r4, r1, r2
 8007efc:	d902      	bls.n	8007f04 <memmove+0x10>
 8007efe:	4284      	cmp	r4, r0
 8007f00:	4623      	mov	r3, r4
 8007f02:	d807      	bhi.n	8007f14 <memmove+0x20>
 8007f04:	1e43      	subs	r3, r0, #1
 8007f06:	42a1      	cmp	r1, r4
 8007f08:	d008      	beq.n	8007f1c <memmove+0x28>
 8007f0a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007f0e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007f12:	e7f8      	b.n	8007f06 <memmove+0x12>
 8007f14:	4402      	add	r2, r0
 8007f16:	4601      	mov	r1, r0
 8007f18:	428a      	cmp	r2, r1
 8007f1a:	d100      	bne.n	8007f1e <memmove+0x2a>
 8007f1c:	bd10      	pop	{r4, pc}
 8007f1e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007f22:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007f26:	e7f7      	b.n	8007f18 <memmove+0x24>

08007f28 <strncmp>:
 8007f28:	b510      	push	{r4, lr}
 8007f2a:	b16a      	cbz	r2, 8007f48 <strncmp+0x20>
 8007f2c:	3901      	subs	r1, #1
 8007f2e:	1884      	adds	r4, r0, r2
 8007f30:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007f34:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007f38:	429a      	cmp	r2, r3
 8007f3a:	d103      	bne.n	8007f44 <strncmp+0x1c>
 8007f3c:	42a0      	cmp	r0, r4
 8007f3e:	d001      	beq.n	8007f44 <strncmp+0x1c>
 8007f40:	2a00      	cmp	r2, #0
 8007f42:	d1f5      	bne.n	8007f30 <strncmp+0x8>
 8007f44:	1ad0      	subs	r0, r2, r3
 8007f46:	bd10      	pop	{r4, pc}
 8007f48:	4610      	mov	r0, r2
 8007f4a:	e7fc      	b.n	8007f46 <strncmp+0x1e>

08007f4c <_sbrk_r>:
 8007f4c:	b538      	push	{r3, r4, r5, lr}
 8007f4e:	4d06      	ldr	r5, [pc, #24]	; (8007f68 <_sbrk_r+0x1c>)
 8007f50:	2300      	movs	r3, #0
 8007f52:	4604      	mov	r4, r0
 8007f54:	4608      	mov	r0, r1
 8007f56:	602b      	str	r3, [r5, #0]
 8007f58:	f7f9 f998 	bl	800128c <_sbrk>
 8007f5c:	1c43      	adds	r3, r0, #1
 8007f5e:	d102      	bne.n	8007f66 <_sbrk_r+0x1a>
 8007f60:	682b      	ldr	r3, [r5, #0]
 8007f62:	b103      	cbz	r3, 8007f66 <_sbrk_r+0x1a>
 8007f64:	6023      	str	r3, [r4, #0]
 8007f66:	bd38      	pop	{r3, r4, r5, pc}
 8007f68:	20000478 	.word	0x20000478

08007f6c <memcpy>:
 8007f6c:	440a      	add	r2, r1
 8007f6e:	4291      	cmp	r1, r2
 8007f70:	f100 33ff 	add.w	r3, r0, #4294967295
 8007f74:	d100      	bne.n	8007f78 <memcpy+0xc>
 8007f76:	4770      	bx	lr
 8007f78:	b510      	push	{r4, lr}
 8007f7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007f7e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007f82:	4291      	cmp	r1, r2
 8007f84:	d1f9      	bne.n	8007f7a <memcpy+0xe>
 8007f86:	bd10      	pop	{r4, pc}

08007f88 <nan>:
 8007f88:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8007f90 <nan+0x8>
 8007f8c:	4770      	bx	lr
 8007f8e:	bf00      	nop
 8007f90:	00000000 	.word	0x00000000
 8007f94:	7ff80000 	.word	0x7ff80000

08007f98 <__assert_func>:
 8007f98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007f9a:	4614      	mov	r4, r2
 8007f9c:	461a      	mov	r2, r3
 8007f9e:	4b09      	ldr	r3, [pc, #36]	; (8007fc4 <__assert_func+0x2c>)
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	4605      	mov	r5, r0
 8007fa4:	68d8      	ldr	r0, [r3, #12]
 8007fa6:	b14c      	cbz	r4, 8007fbc <__assert_func+0x24>
 8007fa8:	4b07      	ldr	r3, [pc, #28]	; (8007fc8 <__assert_func+0x30>)
 8007faa:	9100      	str	r1, [sp, #0]
 8007fac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007fb0:	4906      	ldr	r1, [pc, #24]	; (8007fcc <__assert_func+0x34>)
 8007fb2:	462b      	mov	r3, r5
 8007fb4:	f000 fbca 	bl	800874c <fiprintf>
 8007fb8:	f000 fbda 	bl	8008770 <abort>
 8007fbc:	4b04      	ldr	r3, [pc, #16]	; (8007fd0 <__assert_func+0x38>)
 8007fbe:	461c      	mov	r4, r3
 8007fc0:	e7f3      	b.n	8007faa <__assert_func+0x12>
 8007fc2:	bf00      	nop
 8007fc4:	20000068 	.word	0x20000068
 8007fc8:	0800912a 	.word	0x0800912a
 8007fcc:	08009137 	.word	0x08009137
 8007fd0:	08009165 	.word	0x08009165

08007fd4 <_calloc_r>:
 8007fd4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007fd6:	fba1 2402 	umull	r2, r4, r1, r2
 8007fda:	b94c      	cbnz	r4, 8007ff0 <_calloc_r+0x1c>
 8007fdc:	4611      	mov	r1, r2
 8007fde:	9201      	str	r2, [sp, #4]
 8007fe0:	f7fe f9f6 	bl	80063d0 <_malloc_r>
 8007fe4:	9a01      	ldr	r2, [sp, #4]
 8007fe6:	4605      	mov	r5, r0
 8007fe8:	b930      	cbnz	r0, 8007ff8 <_calloc_r+0x24>
 8007fea:	4628      	mov	r0, r5
 8007fec:	b003      	add	sp, #12
 8007fee:	bd30      	pop	{r4, r5, pc}
 8007ff0:	220c      	movs	r2, #12
 8007ff2:	6002      	str	r2, [r0, #0]
 8007ff4:	2500      	movs	r5, #0
 8007ff6:	e7f8      	b.n	8007fea <_calloc_r+0x16>
 8007ff8:	4621      	mov	r1, r4
 8007ffa:	f7fd fafa 	bl	80055f2 <memset>
 8007ffe:	e7f4      	b.n	8007fea <_calloc_r+0x16>

08008000 <rshift>:
 8008000:	6903      	ldr	r3, [r0, #16]
 8008002:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008006:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800800a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800800e:	f100 0414 	add.w	r4, r0, #20
 8008012:	dd45      	ble.n	80080a0 <rshift+0xa0>
 8008014:	f011 011f 	ands.w	r1, r1, #31
 8008018:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800801c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008020:	d10c      	bne.n	800803c <rshift+0x3c>
 8008022:	f100 0710 	add.w	r7, r0, #16
 8008026:	4629      	mov	r1, r5
 8008028:	42b1      	cmp	r1, r6
 800802a:	d334      	bcc.n	8008096 <rshift+0x96>
 800802c:	1a9b      	subs	r3, r3, r2
 800802e:	009b      	lsls	r3, r3, #2
 8008030:	1eea      	subs	r2, r5, #3
 8008032:	4296      	cmp	r6, r2
 8008034:	bf38      	it	cc
 8008036:	2300      	movcc	r3, #0
 8008038:	4423      	add	r3, r4
 800803a:	e015      	b.n	8008068 <rshift+0x68>
 800803c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008040:	f1c1 0820 	rsb	r8, r1, #32
 8008044:	40cf      	lsrs	r7, r1
 8008046:	f105 0e04 	add.w	lr, r5, #4
 800804a:	46a1      	mov	r9, r4
 800804c:	4576      	cmp	r6, lr
 800804e:	46f4      	mov	ip, lr
 8008050:	d815      	bhi.n	800807e <rshift+0x7e>
 8008052:	1a9a      	subs	r2, r3, r2
 8008054:	0092      	lsls	r2, r2, #2
 8008056:	3a04      	subs	r2, #4
 8008058:	3501      	adds	r5, #1
 800805a:	42ae      	cmp	r6, r5
 800805c:	bf38      	it	cc
 800805e:	2200      	movcc	r2, #0
 8008060:	18a3      	adds	r3, r4, r2
 8008062:	50a7      	str	r7, [r4, r2]
 8008064:	b107      	cbz	r7, 8008068 <rshift+0x68>
 8008066:	3304      	adds	r3, #4
 8008068:	1b1a      	subs	r2, r3, r4
 800806a:	42a3      	cmp	r3, r4
 800806c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008070:	bf08      	it	eq
 8008072:	2300      	moveq	r3, #0
 8008074:	6102      	str	r2, [r0, #16]
 8008076:	bf08      	it	eq
 8008078:	6143      	streq	r3, [r0, #20]
 800807a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800807e:	f8dc c000 	ldr.w	ip, [ip]
 8008082:	fa0c fc08 	lsl.w	ip, ip, r8
 8008086:	ea4c 0707 	orr.w	r7, ip, r7
 800808a:	f849 7b04 	str.w	r7, [r9], #4
 800808e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008092:	40cf      	lsrs	r7, r1
 8008094:	e7da      	b.n	800804c <rshift+0x4c>
 8008096:	f851 cb04 	ldr.w	ip, [r1], #4
 800809a:	f847 cf04 	str.w	ip, [r7, #4]!
 800809e:	e7c3      	b.n	8008028 <rshift+0x28>
 80080a0:	4623      	mov	r3, r4
 80080a2:	e7e1      	b.n	8008068 <rshift+0x68>

080080a4 <__hexdig_fun>:
 80080a4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80080a8:	2b09      	cmp	r3, #9
 80080aa:	d802      	bhi.n	80080b2 <__hexdig_fun+0xe>
 80080ac:	3820      	subs	r0, #32
 80080ae:	b2c0      	uxtb	r0, r0
 80080b0:	4770      	bx	lr
 80080b2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80080b6:	2b05      	cmp	r3, #5
 80080b8:	d801      	bhi.n	80080be <__hexdig_fun+0x1a>
 80080ba:	3847      	subs	r0, #71	; 0x47
 80080bc:	e7f7      	b.n	80080ae <__hexdig_fun+0xa>
 80080be:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80080c2:	2b05      	cmp	r3, #5
 80080c4:	d801      	bhi.n	80080ca <__hexdig_fun+0x26>
 80080c6:	3827      	subs	r0, #39	; 0x27
 80080c8:	e7f1      	b.n	80080ae <__hexdig_fun+0xa>
 80080ca:	2000      	movs	r0, #0
 80080cc:	4770      	bx	lr
	...

080080d0 <__gethex>:
 80080d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080d4:	4617      	mov	r7, r2
 80080d6:	680a      	ldr	r2, [r1, #0]
 80080d8:	b085      	sub	sp, #20
 80080da:	f102 0b02 	add.w	fp, r2, #2
 80080de:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80080e2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80080e6:	4681      	mov	r9, r0
 80080e8:	468a      	mov	sl, r1
 80080ea:	9302      	str	r3, [sp, #8]
 80080ec:	32fe      	adds	r2, #254	; 0xfe
 80080ee:	eb02 030b 	add.w	r3, r2, fp
 80080f2:	46d8      	mov	r8, fp
 80080f4:	f81b 0b01 	ldrb.w	r0, [fp], #1
 80080f8:	9301      	str	r3, [sp, #4]
 80080fa:	2830      	cmp	r0, #48	; 0x30
 80080fc:	d0f7      	beq.n	80080ee <__gethex+0x1e>
 80080fe:	f7ff ffd1 	bl	80080a4 <__hexdig_fun>
 8008102:	4604      	mov	r4, r0
 8008104:	2800      	cmp	r0, #0
 8008106:	d138      	bne.n	800817a <__gethex+0xaa>
 8008108:	49a7      	ldr	r1, [pc, #668]	; (80083a8 <__gethex+0x2d8>)
 800810a:	2201      	movs	r2, #1
 800810c:	4640      	mov	r0, r8
 800810e:	f7ff ff0b 	bl	8007f28 <strncmp>
 8008112:	4606      	mov	r6, r0
 8008114:	2800      	cmp	r0, #0
 8008116:	d169      	bne.n	80081ec <__gethex+0x11c>
 8008118:	f898 0001 	ldrb.w	r0, [r8, #1]
 800811c:	465d      	mov	r5, fp
 800811e:	f7ff ffc1 	bl	80080a4 <__hexdig_fun>
 8008122:	2800      	cmp	r0, #0
 8008124:	d064      	beq.n	80081f0 <__gethex+0x120>
 8008126:	465a      	mov	r2, fp
 8008128:	7810      	ldrb	r0, [r2, #0]
 800812a:	2830      	cmp	r0, #48	; 0x30
 800812c:	4690      	mov	r8, r2
 800812e:	f102 0201 	add.w	r2, r2, #1
 8008132:	d0f9      	beq.n	8008128 <__gethex+0x58>
 8008134:	f7ff ffb6 	bl	80080a4 <__hexdig_fun>
 8008138:	2301      	movs	r3, #1
 800813a:	fab0 f480 	clz	r4, r0
 800813e:	0964      	lsrs	r4, r4, #5
 8008140:	465e      	mov	r6, fp
 8008142:	9301      	str	r3, [sp, #4]
 8008144:	4642      	mov	r2, r8
 8008146:	4615      	mov	r5, r2
 8008148:	3201      	adds	r2, #1
 800814a:	7828      	ldrb	r0, [r5, #0]
 800814c:	f7ff ffaa 	bl	80080a4 <__hexdig_fun>
 8008150:	2800      	cmp	r0, #0
 8008152:	d1f8      	bne.n	8008146 <__gethex+0x76>
 8008154:	4994      	ldr	r1, [pc, #592]	; (80083a8 <__gethex+0x2d8>)
 8008156:	2201      	movs	r2, #1
 8008158:	4628      	mov	r0, r5
 800815a:	f7ff fee5 	bl	8007f28 <strncmp>
 800815e:	b978      	cbnz	r0, 8008180 <__gethex+0xb0>
 8008160:	b946      	cbnz	r6, 8008174 <__gethex+0xa4>
 8008162:	1c6e      	adds	r6, r5, #1
 8008164:	4632      	mov	r2, r6
 8008166:	4615      	mov	r5, r2
 8008168:	3201      	adds	r2, #1
 800816a:	7828      	ldrb	r0, [r5, #0]
 800816c:	f7ff ff9a 	bl	80080a4 <__hexdig_fun>
 8008170:	2800      	cmp	r0, #0
 8008172:	d1f8      	bne.n	8008166 <__gethex+0x96>
 8008174:	1b73      	subs	r3, r6, r5
 8008176:	009e      	lsls	r6, r3, #2
 8008178:	e004      	b.n	8008184 <__gethex+0xb4>
 800817a:	2400      	movs	r4, #0
 800817c:	4626      	mov	r6, r4
 800817e:	e7e1      	b.n	8008144 <__gethex+0x74>
 8008180:	2e00      	cmp	r6, #0
 8008182:	d1f7      	bne.n	8008174 <__gethex+0xa4>
 8008184:	782b      	ldrb	r3, [r5, #0]
 8008186:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800818a:	2b50      	cmp	r3, #80	; 0x50
 800818c:	d13d      	bne.n	800820a <__gethex+0x13a>
 800818e:	786b      	ldrb	r3, [r5, #1]
 8008190:	2b2b      	cmp	r3, #43	; 0x2b
 8008192:	d02f      	beq.n	80081f4 <__gethex+0x124>
 8008194:	2b2d      	cmp	r3, #45	; 0x2d
 8008196:	d031      	beq.n	80081fc <__gethex+0x12c>
 8008198:	1c69      	adds	r1, r5, #1
 800819a:	f04f 0b00 	mov.w	fp, #0
 800819e:	7808      	ldrb	r0, [r1, #0]
 80081a0:	f7ff ff80 	bl	80080a4 <__hexdig_fun>
 80081a4:	1e42      	subs	r2, r0, #1
 80081a6:	b2d2      	uxtb	r2, r2
 80081a8:	2a18      	cmp	r2, #24
 80081aa:	d82e      	bhi.n	800820a <__gethex+0x13a>
 80081ac:	f1a0 0210 	sub.w	r2, r0, #16
 80081b0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80081b4:	f7ff ff76 	bl	80080a4 <__hexdig_fun>
 80081b8:	f100 3cff 	add.w	ip, r0, #4294967295
 80081bc:	fa5f fc8c 	uxtb.w	ip, ip
 80081c0:	f1bc 0f18 	cmp.w	ip, #24
 80081c4:	d91d      	bls.n	8008202 <__gethex+0x132>
 80081c6:	f1bb 0f00 	cmp.w	fp, #0
 80081ca:	d000      	beq.n	80081ce <__gethex+0xfe>
 80081cc:	4252      	negs	r2, r2
 80081ce:	4416      	add	r6, r2
 80081d0:	f8ca 1000 	str.w	r1, [sl]
 80081d4:	b1dc      	cbz	r4, 800820e <__gethex+0x13e>
 80081d6:	9b01      	ldr	r3, [sp, #4]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	bf14      	ite	ne
 80081dc:	f04f 0800 	movne.w	r8, #0
 80081e0:	f04f 0806 	moveq.w	r8, #6
 80081e4:	4640      	mov	r0, r8
 80081e6:	b005      	add	sp, #20
 80081e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081ec:	4645      	mov	r5, r8
 80081ee:	4626      	mov	r6, r4
 80081f0:	2401      	movs	r4, #1
 80081f2:	e7c7      	b.n	8008184 <__gethex+0xb4>
 80081f4:	f04f 0b00 	mov.w	fp, #0
 80081f8:	1ca9      	adds	r1, r5, #2
 80081fa:	e7d0      	b.n	800819e <__gethex+0xce>
 80081fc:	f04f 0b01 	mov.w	fp, #1
 8008200:	e7fa      	b.n	80081f8 <__gethex+0x128>
 8008202:	230a      	movs	r3, #10
 8008204:	fb03 0002 	mla	r0, r3, r2, r0
 8008208:	e7d0      	b.n	80081ac <__gethex+0xdc>
 800820a:	4629      	mov	r1, r5
 800820c:	e7e0      	b.n	80081d0 <__gethex+0x100>
 800820e:	eba5 0308 	sub.w	r3, r5, r8
 8008212:	3b01      	subs	r3, #1
 8008214:	4621      	mov	r1, r4
 8008216:	2b07      	cmp	r3, #7
 8008218:	dc0a      	bgt.n	8008230 <__gethex+0x160>
 800821a:	4648      	mov	r0, r9
 800821c:	f7fe f964 	bl	80064e8 <_Balloc>
 8008220:	4604      	mov	r4, r0
 8008222:	b940      	cbnz	r0, 8008236 <__gethex+0x166>
 8008224:	4b61      	ldr	r3, [pc, #388]	; (80083ac <__gethex+0x2dc>)
 8008226:	4602      	mov	r2, r0
 8008228:	21e4      	movs	r1, #228	; 0xe4
 800822a:	4861      	ldr	r0, [pc, #388]	; (80083b0 <__gethex+0x2e0>)
 800822c:	f7ff feb4 	bl	8007f98 <__assert_func>
 8008230:	3101      	adds	r1, #1
 8008232:	105b      	asrs	r3, r3, #1
 8008234:	e7ef      	b.n	8008216 <__gethex+0x146>
 8008236:	f100 0a14 	add.w	sl, r0, #20
 800823a:	2300      	movs	r3, #0
 800823c:	495a      	ldr	r1, [pc, #360]	; (80083a8 <__gethex+0x2d8>)
 800823e:	f8cd a004 	str.w	sl, [sp, #4]
 8008242:	469b      	mov	fp, r3
 8008244:	45a8      	cmp	r8, r5
 8008246:	d342      	bcc.n	80082ce <__gethex+0x1fe>
 8008248:	9801      	ldr	r0, [sp, #4]
 800824a:	f840 bb04 	str.w	fp, [r0], #4
 800824e:	eba0 000a 	sub.w	r0, r0, sl
 8008252:	1080      	asrs	r0, r0, #2
 8008254:	6120      	str	r0, [r4, #16]
 8008256:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800825a:	4658      	mov	r0, fp
 800825c:	f7fe fa36 	bl	80066cc <__hi0bits>
 8008260:	683d      	ldr	r5, [r7, #0]
 8008262:	eba8 0000 	sub.w	r0, r8, r0
 8008266:	42a8      	cmp	r0, r5
 8008268:	dd59      	ble.n	800831e <__gethex+0x24e>
 800826a:	eba0 0805 	sub.w	r8, r0, r5
 800826e:	4641      	mov	r1, r8
 8008270:	4620      	mov	r0, r4
 8008272:	f7fe fdc2 	bl	8006dfa <__any_on>
 8008276:	4683      	mov	fp, r0
 8008278:	b1b8      	cbz	r0, 80082aa <__gethex+0x1da>
 800827a:	f108 33ff 	add.w	r3, r8, #4294967295
 800827e:	1159      	asrs	r1, r3, #5
 8008280:	f003 021f 	and.w	r2, r3, #31
 8008284:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008288:	f04f 0b01 	mov.w	fp, #1
 800828c:	fa0b f202 	lsl.w	r2, fp, r2
 8008290:	420a      	tst	r2, r1
 8008292:	d00a      	beq.n	80082aa <__gethex+0x1da>
 8008294:	455b      	cmp	r3, fp
 8008296:	dd06      	ble.n	80082a6 <__gethex+0x1d6>
 8008298:	f1a8 0102 	sub.w	r1, r8, #2
 800829c:	4620      	mov	r0, r4
 800829e:	f7fe fdac 	bl	8006dfa <__any_on>
 80082a2:	2800      	cmp	r0, #0
 80082a4:	d138      	bne.n	8008318 <__gethex+0x248>
 80082a6:	f04f 0b02 	mov.w	fp, #2
 80082aa:	4641      	mov	r1, r8
 80082ac:	4620      	mov	r0, r4
 80082ae:	f7ff fea7 	bl	8008000 <rshift>
 80082b2:	4446      	add	r6, r8
 80082b4:	68bb      	ldr	r3, [r7, #8]
 80082b6:	42b3      	cmp	r3, r6
 80082b8:	da41      	bge.n	800833e <__gethex+0x26e>
 80082ba:	4621      	mov	r1, r4
 80082bc:	4648      	mov	r0, r9
 80082be:	f7fe f953 	bl	8006568 <_Bfree>
 80082c2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80082c4:	2300      	movs	r3, #0
 80082c6:	6013      	str	r3, [r2, #0]
 80082c8:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 80082cc:	e78a      	b.n	80081e4 <__gethex+0x114>
 80082ce:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 80082d2:	2a2e      	cmp	r2, #46	; 0x2e
 80082d4:	d014      	beq.n	8008300 <__gethex+0x230>
 80082d6:	2b20      	cmp	r3, #32
 80082d8:	d106      	bne.n	80082e8 <__gethex+0x218>
 80082da:	9b01      	ldr	r3, [sp, #4]
 80082dc:	f843 bb04 	str.w	fp, [r3], #4
 80082e0:	f04f 0b00 	mov.w	fp, #0
 80082e4:	9301      	str	r3, [sp, #4]
 80082e6:	465b      	mov	r3, fp
 80082e8:	7828      	ldrb	r0, [r5, #0]
 80082ea:	9303      	str	r3, [sp, #12]
 80082ec:	f7ff feda 	bl	80080a4 <__hexdig_fun>
 80082f0:	9b03      	ldr	r3, [sp, #12]
 80082f2:	f000 000f 	and.w	r0, r0, #15
 80082f6:	4098      	lsls	r0, r3
 80082f8:	ea4b 0b00 	orr.w	fp, fp, r0
 80082fc:	3304      	adds	r3, #4
 80082fe:	e7a1      	b.n	8008244 <__gethex+0x174>
 8008300:	45a8      	cmp	r8, r5
 8008302:	d8e8      	bhi.n	80082d6 <__gethex+0x206>
 8008304:	2201      	movs	r2, #1
 8008306:	4628      	mov	r0, r5
 8008308:	9303      	str	r3, [sp, #12]
 800830a:	f7ff fe0d 	bl	8007f28 <strncmp>
 800830e:	4926      	ldr	r1, [pc, #152]	; (80083a8 <__gethex+0x2d8>)
 8008310:	9b03      	ldr	r3, [sp, #12]
 8008312:	2800      	cmp	r0, #0
 8008314:	d1df      	bne.n	80082d6 <__gethex+0x206>
 8008316:	e795      	b.n	8008244 <__gethex+0x174>
 8008318:	f04f 0b03 	mov.w	fp, #3
 800831c:	e7c5      	b.n	80082aa <__gethex+0x1da>
 800831e:	da0b      	bge.n	8008338 <__gethex+0x268>
 8008320:	eba5 0800 	sub.w	r8, r5, r0
 8008324:	4621      	mov	r1, r4
 8008326:	4642      	mov	r2, r8
 8008328:	4648      	mov	r0, r9
 800832a:	f7fe fb37 	bl	800699c <__lshift>
 800832e:	eba6 0608 	sub.w	r6, r6, r8
 8008332:	4604      	mov	r4, r0
 8008334:	f100 0a14 	add.w	sl, r0, #20
 8008338:	f04f 0b00 	mov.w	fp, #0
 800833c:	e7ba      	b.n	80082b4 <__gethex+0x1e4>
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	42b3      	cmp	r3, r6
 8008342:	dd73      	ble.n	800842c <__gethex+0x35c>
 8008344:	1b9e      	subs	r6, r3, r6
 8008346:	42b5      	cmp	r5, r6
 8008348:	dc34      	bgt.n	80083b4 <__gethex+0x2e4>
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	2b02      	cmp	r3, #2
 800834e:	d023      	beq.n	8008398 <__gethex+0x2c8>
 8008350:	2b03      	cmp	r3, #3
 8008352:	d025      	beq.n	80083a0 <__gethex+0x2d0>
 8008354:	2b01      	cmp	r3, #1
 8008356:	d115      	bne.n	8008384 <__gethex+0x2b4>
 8008358:	42b5      	cmp	r5, r6
 800835a:	d113      	bne.n	8008384 <__gethex+0x2b4>
 800835c:	2d01      	cmp	r5, #1
 800835e:	d10b      	bne.n	8008378 <__gethex+0x2a8>
 8008360:	9a02      	ldr	r2, [sp, #8]
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	6013      	str	r3, [r2, #0]
 8008366:	2301      	movs	r3, #1
 8008368:	6123      	str	r3, [r4, #16]
 800836a:	f8ca 3000 	str.w	r3, [sl]
 800836e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008370:	f04f 0862 	mov.w	r8, #98	; 0x62
 8008374:	601c      	str	r4, [r3, #0]
 8008376:	e735      	b.n	80081e4 <__gethex+0x114>
 8008378:	1e69      	subs	r1, r5, #1
 800837a:	4620      	mov	r0, r4
 800837c:	f7fe fd3d 	bl	8006dfa <__any_on>
 8008380:	2800      	cmp	r0, #0
 8008382:	d1ed      	bne.n	8008360 <__gethex+0x290>
 8008384:	4621      	mov	r1, r4
 8008386:	4648      	mov	r0, r9
 8008388:	f7fe f8ee 	bl	8006568 <_Bfree>
 800838c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800838e:	2300      	movs	r3, #0
 8008390:	6013      	str	r3, [r2, #0]
 8008392:	f04f 0850 	mov.w	r8, #80	; 0x50
 8008396:	e725      	b.n	80081e4 <__gethex+0x114>
 8008398:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800839a:	2b00      	cmp	r3, #0
 800839c:	d1f2      	bne.n	8008384 <__gethex+0x2b4>
 800839e:	e7df      	b.n	8008360 <__gethex+0x290>
 80083a0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d1dc      	bne.n	8008360 <__gethex+0x290>
 80083a6:	e7ed      	b.n	8008384 <__gethex+0x2b4>
 80083a8:	08008fbc 	.word	0x08008fbc
 80083ac:	08008e51 	.word	0x08008e51
 80083b0:	08009166 	.word	0x08009166
 80083b4:	f106 38ff 	add.w	r8, r6, #4294967295
 80083b8:	f1bb 0f00 	cmp.w	fp, #0
 80083bc:	d133      	bne.n	8008426 <__gethex+0x356>
 80083be:	f1b8 0f00 	cmp.w	r8, #0
 80083c2:	d004      	beq.n	80083ce <__gethex+0x2fe>
 80083c4:	4641      	mov	r1, r8
 80083c6:	4620      	mov	r0, r4
 80083c8:	f7fe fd17 	bl	8006dfa <__any_on>
 80083cc:	4683      	mov	fp, r0
 80083ce:	ea4f 1268 	mov.w	r2, r8, asr #5
 80083d2:	2301      	movs	r3, #1
 80083d4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80083d8:	f008 081f 	and.w	r8, r8, #31
 80083dc:	fa03 f308 	lsl.w	r3, r3, r8
 80083e0:	4213      	tst	r3, r2
 80083e2:	4631      	mov	r1, r6
 80083e4:	4620      	mov	r0, r4
 80083e6:	bf18      	it	ne
 80083e8:	f04b 0b02 	orrne.w	fp, fp, #2
 80083ec:	1bad      	subs	r5, r5, r6
 80083ee:	f7ff fe07 	bl	8008000 <rshift>
 80083f2:	687e      	ldr	r6, [r7, #4]
 80083f4:	f04f 0802 	mov.w	r8, #2
 80083f8:	f1bb 0f00 	cmp.w	fp, #0
 80083fc:	d04a      	beq.n	8008494 <__gethex+0x3c4>
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	2b02      	cmp	r3, #2
 8008402:	d016      	beq.n	8008432 <__gethex+0x362>
 8008404:	2b03      	cmp	r3, #3
 8008406:	d018      	beq.n	800843a <__gethex+0x36a>
 8008408:	2b01      	cmp	r3, #1
 800840a:	d109      	bne.n	8008420 <__gethex+0x350>
 800840c:	f01b 0f02 	tst.w	fp, #2
 8008410:	d006      	beq.n	8008420 <__gethex+0x350>
 8008412:	f8da 3000 	ldr.w	r3, [sl]
 8008416:	ea4b 0b03 	orr.w	fp, fp, r3
 800841a:	f01b 0f01 	tst.w	fp, #1
 800841e:	d10f      	bne.n	8008440 <__gethex+0x370>
 8008420:	f048 0810 	orr.w	r8, r8, #16
 8008424:	e036      	b.n	8008494 <__gethex+0x3c4>
 8008426:	f04f 0b01 	mov.w	fp, #1
 800842a:	e7d0      	b.n	80083ce <__gethex+0x2fe>
 800842c:	f04f 0801 	mov.w	r8, #1
 8008430:	e7e2      	b.n	80083f8 <__gethex+0x328>
 8008432:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008434:	f1c3 0301 	rsb	r3, r3, #1
 8008438:	930f      	str	r3, [sp, #60]	; 0x3c
 800843a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800843c:	2b00      	cmp	r3, #0
 800843e:	d0ef      	beq.n	8008420 <__gethex+0x350>
 8008440:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008444:	f104 0214 	add.w	r2, r4, #20
 8008448:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800844c:	9301      	str	r3, [sp, #4]
 800844e:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8008452:	2300      	movs	r3, #0
 8008454:	4694      	mov	ip, r2
 8008456:	f852 1b04 	ldr.w	r1, [r2], #4
 800845a:	f1b1 3fff 	cmp.w	r1, #4294967295
 800845e:	d01e      	beq.n	800849e <__gethex+0x3ce>
 8008460:	3101      	adds	r1, #1
 8008462:	f8cc 1000 	str.w	r1, [ip]
 8008466:	f1b8 0f02 	cmp.w	r8, #2
 800846a:	f104 0214 	add.w	r2, r4, #20
 800846e:	d13d      	bne.n	80084ec <__gethex+0x41c>
 8008470:	683b      	ldr	r3, [r7, #0]
 8008472:	3b01      	subs	r3, #1
 8008474:	42ab      	cmp	r3, r5
 8008476:	d10b      	bne.n	8008490 <__gethex+0x3c0>
 8008478:	1169      	asrs	r1, r5, #5
 800847a:	2301      	movs	r3, #1
 800847c:	f005 051f 	and.w	r5, r5, #31
 8008480:	fa03 f505 	lsl.w	r5, r3, r5
 8008484:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008488:	421d      	tst	r5, r3
 800848a:	bf18      	it	ne
 800848c:	f04f 0801 	movne.w	r8, #1
 8008490:	f048 0820 	orr.w	r8, r8, #32
 8008494:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008496:	601c      	str	r4, [r3, #0]
 8008498:	9b02      	ldr	r3, [sp, #8]
 800849a:	601e      	str	r6, [r3, #0]
 800849c:	e6a2      	b.n	80081e4 <__gethex+0x114>
 800849e:	4290      	cmp	r0, r2
 80084a0:	f842 3c04 	str.w	r3, [r2, #-4]
 80084a4:	d8d6      	bhi.n	8008454 <__gethex+0x384>
 80084a6:	68a2      	ldr	r2, [r4, #8]
 80084a8:	4593      	cmp	fp, r2
 80084aa:	db17      	blt.n	80084dc <__gethex+0x40c>
 80084ac:	6861      	ldr	r1, [r4, #4]
 80084ae:	4648      	mov	r0, r9
 80084b0:	3101      	adds	r1, #1
 80084b2:	f7fe f819 	bl	80064e8 <_Balloc>
 80084b6:	4682      	mov	sl, r0
 80084b8:	b918      	cbnz	r0, 80084c2 <__gethex+0x3f2>
 80084ba:	4b1b      	ldr	r3, [pc, #108]	; (8008528 <__gethex+0x458>)
 80084bc:	4602      	mov	r2, r0
 80084be:	2184      	movs	r1, #132	; 0x84
 80084c0:	e6b3      	b.n	800822a <__gethex+0x15a>
 80084c2:	6922      	ldr	r2, [r4, #16]
 80084c4:	3202      	adds	r2, #2
 80084c6:	f104 010c 	add.w	r1, r4, #12
 80084ca:	0092      	lsls	r2, r2, #2
 80084cc:	300c      	adds	r0, #12
 80084ce:	f7ff fd4d 	bl	8007f6c <memcpy>
 80084d2:	4621      	mov	r1, r4
 80084d4:	4648      	mov	r0, r9
 80084d6:	f7fe f847 	bl	8006568 <_Bfree>
 80084da:	4654      	mov	r4, sl
 80084dc:	6922      	ldr	r2, [r4, #16]
 80084de:	1c51      	adds	r1, r2, #1
 80084e0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80084e4:	6121      	str	r1, [r4, #16]
 80084e6:	2101      	movs	r1, #1
 80084e8:	6151      	str	r1, [r2, #20]
 80084ea:	e7bc      	b.n	8008466 <__gethex+0x396>
 80084ec:	6921      	ldr	r1, [r4, #16]
 80084ee:	4559      	cmp	r1, fp
 80084f0:	dd0b      	ble.n	800850a <__gethex+0x43a>
 80084f2:	2101      	movs	r1, #1
 80084f4:	4620      	mov	r0, r4
 80084f6:	f7ff fd83 	bl	8008000 <rshift>
 80084fa:	68bb      	ldr	r3, [r7, #8]
 80084fc:	3601      	adds	r6, #1
 80084fe:	42b3      	cmp	r3, r6
 8008500:	f6ff aedb 	blt.w	80082ba <__gethex+0x1ea>
 8008504:	f04f 0801 	mov.w	r8, #1
 8008508:	e7c2      	b.n	8008490 <__gethex+0x3c0>
 800850a:	f015 051f 	ands.w	r5, r5, #31
 800850e:	d0f9      	beq.n	8008504 <__gethex+0x434>
 8008510:	9b01      	ldr	r3, [sp, #4]
 8008512:	441a      	add	r2, r3
 8008514:	f1c5 0520 	rsb	r5, r5, #32
 8008518:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800851c:	f7fe f8d6 	bl	80066cc <__hi0bits>
 8008520:	42a8      	cmp	r0, r5
 8008522:	dbe6      	blt.n	80084f2 <__gethex+0x422>
 8008524:	e7ee      	b.n	8008504 <__gethex+0x434>
 8008526:	bf00      	nop
 8008528:	08008e51 	.word	0x08008e51

0800852c <L_shift>:
 800852c:	f1c2 0208 	rsb	r2, r2, #8
 8008530:	0092      	lsls	r2, r2, #2
 8008532:	b570      	push	{r4, r5, r6, lr}
 8008534:	f1c2 0620 	rsb	r6, r2, #32
 8008538:	6843      	ldr	r3, [r0, #4]
 800853a:	6804      	ldr	r4, [r0, #0]
 800853c:	fa03 f506 	lsl.w	r5, r3, r6
 8008540:	432c      	orrs	r4, r5
 8008542:	40d3      	lsrs	r3, r2
 8008544:	6004      	str	r4, [r0, #0]
 8008546:	f840 3f04 	str.w	r3, [r0, #4]!
 800854a:	4288      	cmp	r0, r1
 800854c:	d3f4      	bcc.n	8008538 <L_shift+0xc>
 800854e:	bd70      	pop	{r4, r5, r6, pc}

08008550 <__match>:
 8008550:	b530      	push	{r4, r5, lr}
 8008552:	6803      	ldr	r3, [r0, #0]
 8008554:	3301      	adds	r3, #1
 8008556:	f811 4b01 	ldrb.w	r4, [r1], #1
 800855a:	b914      	cbnz	r4, 8008562 <__match+0x12>
 800855c:	6003      	str	r3, [r0, #0]
 800855e:	2001      	movs	r0, #1
 8008560:	bd30      	pop	{r4, r5, pc}
 8008562:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008566:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800856a:	2d19      	cmp	r5, #25
 800856c:	bf98      	it	ls
 800856e:	3220      	addls	r2, #32
 8008570:	42a2      	cmp	r2, r4
 8008572:	d0f0      	beq.n	8008556 <__match+0x6>
 8008574:	2000      	movs	r0, #0
 8008576:	e7f3      	b.n	8008560 <__match+0x10>

08008578 <__hexnan>:
 8008578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800857c:	680b      	ldr	r3, [r1, #0]
 800857e:	6801      	ldr	r1, [r0, #0]
 8008580:	115e      	asrs	r6, r3, #5
 8008582:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008586:	f013 031f 	ands.w	r3, r3, #31
 800858a:	b087      	sub	sp, #28
 800858c:	bf18      	it	ne
 800858e:	3604      	addne	r6, #4
 8008590:	2500      	movs	r5, #0
 8008592:	1f37      	subs	r7, r6, #4
 8008594:	4682      	mov	sl, r0
 8008596:	4690      	mov	r8, r2
 8008598:	9301      	str	r3, [sp, #4]
 800859a:	f846 5c04 	str.w	r5, [r6, #-4]
 800859e:	46b9      	mov	r9, r7
 80085a0:	463c      	mov	r4, r7
 80085a2:	9502      	str	r5, [sp, #8]
 80085a4:	46ab      	mov	fp, r5
 80085a6:	784a      	ldrb	r2, [r1, #1]
 80085a8:	1c4b      	adds	r3, r1, #1
 80085aa:	9303      	str	r3, [sp, #12]
 80085ac:	b342      	cbz	r2, 8008600 <__hexnan+0x88>
 80085ae:	4610      	mov	r0, r2
 80085b0:	9105      	str	r1, [sp, #20]
 80085b2:	9204      	str	r2, [sp, #16]
 80085b4:	f7ff fd76 	bl	80080a4 <__hexdig_fun>
 80085b8:	2800      	cmp	r0, #0
 80085ba:	d14f      	bne.n	800865c <__hexnan+0xe4>
 80085bc:	9a04      	ldr	r2, [sp, #16]
 80085be:	9905      	ldr	r1, [sp, #20]
 80085c0:	2a20      	cmp	r2, #32
 80085c2:	d818      	bhi.n	80085f6 <__hexnan+0x7e>
 80085c4:	9b02      	ldr	r3, [sp, #8]
 80085c6:	459b      	cmp	fp, r3
 80085c8:	dd13      	ble.n	80085f2 <__hexnan+0x7a>
 80085ca:	454c      	cmp	r4, r9
 80085cc:	d206      	bcs.n	80085dc <__hexnan+0x64>
 80085ce:	2d07      	cmp	r5, #7
 80085d0:	dc04      	bgt.n	80085dc <__hexnan+0x64>
 80085d2:	462a      	mov	r2, r5
 80085d4:	4649      	mov	r1, r9
 80085d6:	4620      	mov	r0, r4
 80085d8:	f7ff ffa8 	bl	800852c <L_shift>
 80085dc:	4544      	cmp	r4, r8
 80085de:	d950      	bls.n	8008682 <__hexnan+0x10a>
 80085e0:	2300      	movs	r3, #0
 80085e2:	f1a4 0904 	sub.w	r9, r4, #4
 80085e6:	f844 3c04 	str.w	r3, [r4, #-4]
 80085ea:	f8cd b008 	str.w	fp, [sp, #8]
 80085ee:	464c      	mov	r4, r9
 80085f0:	461d      	mov	r5, r3
 80085f2:	9903      	ldr	r1, [sp, #12]
 80085f4:	e7d7      	b.n	80085a6 <__hexnan+0x2e>
 80085f6:	2a29      	cmp	r2, #41	; 0x29
 80085f8:	d155      	bne.n	80086a6 <__hexnan+0x12e>
 80085fa:	3102      	adds	r1, #2
 80085fc:	f8ca 1000 	str.w	r1, [sl]
 8008600:	f1bb 0f00 	cmp.w	fp, #0
 8008604:	d04f      	beq.n	80086a6 <__hexnan+0x12e>
 8008606:	454c      	cmp	r4, r9
 8008608:	d206      	bcs.n	8008618 <__hexnan+0xa0>
 800860a:	2d07      	cmp	r5, #7
 800860c:	dc04      	bgt.n	8008618 <__hexnan+0xa0>
 800860e:	462a      	mov	r2, r5
 8008610:	4649      	mov	r1, r9
 8008612:	4620      	mov	r0, r4
 8008614:	f7ff ff8a 	bl	800852c <L_shift>
 8008618:	4544      	cmp	r4, r8
 800861a:	d934      	bls.n	8008686 <__hexnan+0x10e>
 800861c:	f1a8 0204 	sub.w	r2, r8, #4
 8008620:	4623      	mov	r3, r4
 8008622:	f853 1b04 	ldr.w	r1, [r3], #4
 8008626:	f842 1f04 	str.w	r1, [r2, #4]!
 800862a:	429f      	cmp	r7, r3
 800862c:	d2f9      	bcs.n	8008622 <__hexnan+0xaa>
 800862e:	1b3b      	subs	r3, r7, r4
 8008630:	f023 0303 	bic.w	r3, r3, #3
 8008634:	3304      	adds	r3, #4
 8008636:	3e03      	subs	r6, #3
 8008638:	3401      	adds	r4, #1
 800863a:	42a6      	cmp	r6, r4
 800863c:	bf38      	it	cc
 800863e:	2304      	movcc	r3, #4
 8008640:	4443      	add	r3, r8
 8008642:	2200      	movs	r2, #0
 8008644:	f843 2b04 	str.w	r2, [r3], #4
 8008648:	429f      	cmp	r7, r3
 800864a:	d2fb      	bcs.n	8008644 <__hexnan+0xcc>
 800864c:	683b      	ldr	r3, [r7, #0]
 800864e:	b91b      	cbnz	r3, 8008658 <__hexnan+0xe0>
 8008650:	4547      	cmp	r7, r8
 8008652:	d126      	bne.n	80086a2 <__hexnan+0x12a>
 8008654:	2301      	movs	r3, #1
 8008656:	603b      	str	r3, [r7, #0]
 8008658:	2005      	movs	r0, #5
 800865a:	e025      	b.n	80086a8 <__hexnan+0x130>
 800865c:	3501      	adds	r5, #1
 800865e:	2d08      	cmp	r5, #8
 8008660:	f10b 0b01 	add.w	fp, fp, #1
 8008664:	dd06      	ble.n	8008674 <__hexnan+0xfc>
 8008666:	4544      	cmp	r4, r8
 8008668:	d9c3      	bls.n	80085f2 <__hexnan+0x7a>
 800866a:	2300      	movs	r3, #0
 800866c:	f844 3c04 	str.w	r3, [r4, #-4]
 8008670:	2501      	movs	r5, #1
 8008672:	3c04      	subs	r4, #4
 8008674:	6822      	ldr	r2, [r4, #0]
 8008676:	f000 000f 	and.w	r0, r0, #15
 800867a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800867e:	6020      	str	r0, [r4, #0]
 8008680:	e7b7      	b.n	80085f2 <__hexnan+0x7a>
 8008682:	2508      	movs	r5, #8
 8008684:	e7b5      	b.n	80085f2 <__hexnan+0x7a>
 8008686:	9b01      	ldr	r3, [sp, #4]
 8008688:	2b00      	cmp	r3, #0
 800868a:	d0df      	beq.n	800864c <__hexnan+0xd4>
 800868c:	f1c3 0320 	rsb	r3, r3, #32
 8008690:	f04f 32ff 	mov.w	r2, #4294967295
 8008694:	40da      	lsrs	r2, r3
 8008696:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800869a:	4013      	ands	r3, r2
 800869c:	f846 3c04 	str.w	r3, [r6, #-4]
 80086a0:	e7d4      	b.n	800864c <__hexnan+0xd4>
 80086a2:	3f04      	subs	r7, #4
 80086a4:	e7d2      	b.n	800864c <__hexnan+0xd4>
 80086a6:	2004      	movs	r0, #4
 80086a8:	b007      	add	sp, #28
 80086aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080086ae <__ascii_mbtowc>:
 80086ae:	b082      	sub	sp, #8
 80086b0:	b901      	cbnz	r1, 80086b4 <__ascii_mbtowc+0x6>
 80086b2:	a901      	add	r1, sp, #4
 80086b4:	b142      	cbz	r2, 80086c8 <__ascii_mbtowc+0x1a>
 80086b6:	b14b      	cbz	r3, 80086cc <__ascii_mbtowc+0x1e>
 80086b8:	7813      	ldrb	r3, [r2, #0]
 80086ba:	600b      	str	r3, [r1, #0]
 80086bc:	7812      	ldrb	r2, [r2, #0]
 80086be:	1e10      	subs	r0, r2, #0
 80086c0:	bf18      	it	ne
 80086c2:	2001      	movne	r0, #1
 80086c4:	b002      	add	sp, #8
 80086c6:	4770      	bx	lr
 80086c8:	4610      	mov	r0, r2
 80086ca:	e7fb      	b.n	80086c4 <__ascii_mbtowc+0x16>
 80086cc:	f06f 0001 	mvn.w	r0, #1
 80086d0:	e7f8      	b.n	80086c4 <__ascii_mbtowc+0x16>

080086d2 <_realloc_r>:
 80086d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086d6:	4680      	mov	r8, r0
 80086d8:	4614      	mov	r4, r2
 80086da:	460e      	mov	r6, r1
 80086dc:	b921      	cbnz	r1, 80086e8 <_realloc_r+0x16>
 80086de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80086e2:	4611      	mov	r1, r2
 80086e4:	f7fd be74 	b.w	80063d0 <_malloc_r>
 80086e8:	b92a      	cbnz	r2, 80086f6 <_realloc_r+0x24>
 80086ea:	f7fd fdfd 	bl	80062e8 <_free_r>
 80086ee:	4625      	mov	r5, r4
 80086f0:	4628      	mov	r0, r5
 80086f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086f6:	f000 f842 	bl	800877e <_malloc_usable_size_r>
 80086fa:	4284      	cmp	r4, r0
 80086fc:	4607      	mov	r7, r0
 80086fe:	d802      	bhi.n	8008706 <_realloc_r+0x34>
 8008700:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008704:	d812      	bhi.n	800872c <_realloc_r+0x5a>
 8008706:	4621      	mov	r1, r4
 8008708:	4640      	mov	r0, r8
 800870a:	f7fd fe61 	bl	80063d0 <_malloc_r>
 800870e:	4605      	mov	r5, r0
 8008710:	2800      	cmp	r0, #0
 8008712:	d0ed      	beq.n	80086f0 <_realloc_r+0x1e>
 8008714:	42bc      	cmp	r4, r7
 8008716:	4622      	mov	r2, r4
 8008718:	4631      	mov	r1, r6
 800871a:	bf28      	it	cs
 800871c:	463a      	movcs	r2, r7
 800871e:	f7ff fc25 	bl	8007f6c <memcpy>
 8008722:	4631      	mov	r1, r6
 8008724:	4640      	mov	r0, r8
 8008726:	f7fd fddf 	bl	80062e8 <_free_r>
 800872a:	e7e1      	b.n	80086f0 <_realloc_r+0x1e>
 800872c:	4635      	mov	r5, r6
 800872e:	e7df      	b.n	80086f0 <_realloc_r+0x1e>

08008730 <__ascii_wctomb>:
 8008730:	b149      	cbz	r1, 8008746 <__ascii_wctomb+0x16>
 8008732:	2aff      	cmp	r2, #255	; 0xff
 8008734:	bf85      	ittet	hi
 8008736:	238a      	movhi	r3, #138	; 0x8a
 8008738:	6003      	strhi	r3, [r0, #0]
 800873a:	700a      	strbls	r2, [r1, #0]
 800873c:	f04f 30ff 	movhi.w	r0, #4294967295
 8008740:	bf98      	it	ls
 8008742:	2001      	movls	r0, #1
 8008744:	4770      	bx	lr
 8008746:	4608      	mov	r0, r1
 8008748:	4770      	bx	lr
	...

0800874c <fiprintf>:
 800874c:	b40e      	push	{r1, r2, r3}
 800874e:	b503      	push	{r0, r1, lr}
 8008750:	4601      	mov	r1, r0
 8008752:	ab03      	add	r3, sp, #12
 8008754:	4805      	ldr	r0, [pc, #20]	; (800876c <fiprintf+0x20>)
 8008756:	f853 2b04 	ldr.w	r2, [r3], #4
 800875a:	6800      	ldr	r0, [r0, #0]
 800875c:	9301      	str	r3, [sp, #4]
 800875e:	f000 f83f 	bl	80087e0 <_vfiprintf_r>
 8008762:	b002      	add	sp, #8
 8008764:	f85d eb04 	ldr.w	lr, [sp], #4
 8008768:	b003      	add	sp, #12
 800876a:	4770      	bx	lr
 800876c:	20000068 	.word	0x20000068

08008770 <abort>:
 8008770:	b508      	push	{r3, lr}
 8008772:	2006      	movs	r0, #6
 8008774:	f000 fa0c 	bl	8008b90 <raise>
 8008778:	2001      	movs	r0, #1
 800877a:	f7f8 fd0f 	bl	800119c <_exit>

0800877e <_malloc_usable_size_r>:
 800877e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008782:	1f18      	subs	r0, r3, #4
 8008784:	2b00      	cmp	r3, #0
 8008786:	bfbc      	itt	lt
 8008788:	580b      	ldrlt	r3, [r1, r0]
 800878a:	18c0      	addlt	r0, r0, r3
 800878c:	4770      	bx	lr

0800878e <__sfputc_r>:
 800878e:	6893      	ldr	r3, [r2, #8]
 8008790:	3b01      	subs	r3, #1
 8008792:	2b00      	cmp	r3, #0
 8008794:	b410      	push	{r4}
 8008796:	6093      	str	r3, [r2, #8]
 8008798:	da08      	bge.n	80087ac <__sfputc_r+0x1e>
 800879a:	6994      	ldr	r4, [r2, #24]
 800879c:	42a3      	cmp	r3, r4
 800879e:	db01      	blt.n	80087a4 <__sfputc_r+0x16>
 80087a0:	290a      	cmp	r1, #10
 80087a2:	d103      	bne.n	80087ac <__sfputc_r+0x1e>
 80087a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80087a8:	f000 b934 	b.w	8008a14 <__swbuf_r>
 80087ac:	6813      	ldr	r3, [r2, #0]
 80087ae:	1c58      	adds	r0, r3, #1
 80087b0:	6010      	str	r0, [r2, #0]
 80087b2:	7019      	strb	r1, [r3, #0]
 80087b4:	4608      	mov	r0, r1
 80087b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80087ba:	4770      	bx	lr

080087bc <__sfputs_r>:
 80087bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087be:	4606      	mov	r6, r0
 80087c0:	460f      	mov	r7, r1
 80087c2:	4614      	mov	r4, r2
 80087c4:	18d5      	adds	r5, r2, r3
 80087c6:	42ac      	cmp	r4, r5
 80087c8:	d101      	bne.n	80087ce <__sfputs_r+0x12>
 80087ca:	2000      	movs	r0, #0
 80087cc:	e007      	b.n	80087de <__sfputs_r+0x22>
 80087ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087d2:	463a      	mov	r2, r7
 80087d4:	4630      	mov	r0, r6
 80087d6:	f7ff ffda 	bl	800878e <__sfputc_r>
 80087da:	1c43      	adds	r3, r0, #1
 80087dc:	d1f3      	bne.n	80087c6 <__sfputs_r+0xa>
 80087de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080087e0 <_vfiprintf_r>:
 80087e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087e4:	460d      	mov	r5, r1
 80087e6:	b09d      	sub	sp, #116	; 0x74
 80087e8:	4614      	mov	r4, r2
 80087ea:	4698      	mov	r8, r3
 80087ec:	4606      	mov	r6, r0
 80087ee:	b118      	cbz	r0, 80087f8 <_vfiprintf_r+0x18>
 80087f0:	6a03      	ldr	r3, [r0, #32]
 80087f2:	b90b      	cbnz	r3, 80087f8 <_vfiprintf_r+0x18>
 80087f4:	f7fc fe64 	bl	80054c0 <__sinit>
 80087f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80087fa:	07d9      	lsls	r1, r3, #31
 80087fc:	d405      	bmi.n	800880a <_vfiprintf_r+0x2a>
 80087fe:	89ab      	ldrh	r3, [r5, #12]
 8008800:	059a      	lsls	r2, r3, #22
 8008802:	d402      	bmi.n	800880a <_vfiprintf_r+0x2a>
 8008804:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008806:	f7fc ff71 	bl	80056ec <__retarget_lock_acquire_recursive>
 800880a:	89ab      	ldrh	r3, [r5, #12]
 800880c:	071b      	lsls	r3, r3, #28
 800880e:	d501      	bpl.n	8008814 <_vfiprintf_r+0x34>
 8008810:	692b      	ldr	r3, [r5, #16]
 8008812:	b99b      	cbnz	r3, 800883c <_vfiprintf_r+0x5c>
 8008814:	4629      	mov	r1, r5
 8008816:	4630      	mov	r0, r6
 8008818:	f000 f93a 	bl	8008a90 <__swsetup_r>
 800881c:	b170      	cbz	r0, 800883c <_vfiprintf_r+0x5c>
 800881e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008820:	07dc      	lsls	r4, r3, #31
 8008822:	d504      	bpl.n	800882e <_vfiprintf_r+0x4e>
 8008824:	f04f 30ff 	mov.w	r0, #4294967295
 8008828:	b01d      	add	sp, #116	; 0x74
 800882a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800882e:	89ab      	ldrh	r3, [r5, #12]
 8008830:	0598      	lsls	r0, r3, #22
 8008832:	d4f7      	bmi.n	8008824 <_vfiprintf_r+0x44>
 8008834:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008836:	f7fc ff5a 	bl	80056ee <__retarget_lock_release_recursive>
 800883a:	e7f3      	b.n	8008824 <_vfiprintf_r+0x44>
 800883c:	2300      	movs	r3, #0
 800883e:	9309      	str	r3, [sp, #36]	; 0x24
 8008840:	2320      	movs	r3, #32
 8008842:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008846:	f8cd 800c 	str.w	r8, [sp, #12]
 800884a:	2330      	movs	r3, #48	; 0x30
 800884c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008a00 <_vfiprintf_r+0x220>
 8008850:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008854:	f04f 0901 	mov.w	r9, #1
 8008858:	4623      	mov	r3, r4
 800885a:	469a      	mov	sl, r3
 800885c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008860:	b10a      	cbz	r2, 8008866 <_vfiprintf_r+0x86>
 8008862:	2a25      	cmp	r2, #37	; 0x25
 8008864:	d1f9      	bne.n	800885a <_vfiprintf_r+0x7a>
 8008866:	ebba 0b04 	subs.w	fp, sl, r4
 800886a:	d00b      	beq.n	8008884 <_vfiprintf_r+0xa4>
 800886c:	465b      	mov	r3, fp
 800886e:	4622      	mov	r2, r4
 8008870:	4629      	mov	r1, r5
 8008872:	4630      	mov	r0, r6
 8008874:	f7ff ffa2 	bl	80087bc <__sfputs_r>
 8008878:	3001      	adds	r0, #1
 800887a:	f000 80a9 	beq.w	80089d0 <_vfiprintf_r+0x1f0>
 800887e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008880:	445a      	add	r2, fp
 8008882:	9209      	str	r2, [sp, #36]	; 0x24
 8008884:	f89a 3000 	ldrb.w	r3, [sl]
 8008888:	2b00      	cmp	r3, #0
 800888a:	f000 80a1 	beq.w	80089d0 <_vfiprintf_r+0x1f0>
 800888e:	2300      	movs	r3, #0
 8008890:	f04f 32ff 	mov.w	r2, #4294967295
 8008894:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008898:	f10a 0a01 	add.w	sl, sl, #1
 800889c:	9304      	str	r3, [sp, #16]
 800889e:	9307      	str	r3, [sp, #28]
 80088a0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80088a4:	931a      	str	r3, [sp, #104]	; 0x68
 80088a6:	4654      	mov	r4, sl
 80088a8:	2205      	movs	r2, #5
 80088aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088ae:	4854      	ldr	r0, [pc, #336]	; (8008a00 <_vfiprintf_r+0x220>)
 80088b0:	f7f7 fcc6 	bl	8000240 <memchr>
 80088b4:	9a04      	ldr	r2, [sp, #16]
 80088b6:	b9d8      	cbnz	r0, 80088f0 <_vfiprintf_r+0x110>
 80088b8:	06d1      	lsls	r1, r2, #27
 80088ba:	bf44      	itt	mi
 80088bc:	2320      	movmi	r3, #32
 80088be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80088c2:	0713      	lsls	r3, r2, #28
 80088c4:	bf44      	itt	mi
 80088c6:	232b      	movmi	r3, #43	; 0x2b
 80088c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80088cc:	f89a 3000 	ldrb.w	r3, [sl]
 80088d0:	2b2a      	cmp	r3, #42	; 0x2a
 80088d2:	d015      	beq.n	8008900 <_vfiprintf_r+0x120>
 80088d4:	9a07      	ldr	r2, [sp, #28]
 80088d6:	4654      	mov	r4, sl
 80088d8:	2000      	movs	r0, #0
 80088da:	f04f 0c0a 	mov.w	ip, #10
 80088de:	4621      	mov	r1, r4
 80088e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80088e4:	3b30      	subs	r3, #48	; 0x30
 80088e6:	2b09      	cmp	r3, #9
 80088e8:	d94d      	bls.n	8008986 <_vfiprintf_r+0x1a6>
 80088ea:	b1b0      	cbz	r0, 800891a <_vfiprintf_r+0x13a>
 80088ec:	9207      	str	r2, [sp, #28]
 80088ee:	e014      	b.n	800891a <_vfiprintf_r+0x13a>
 80088f0:	eba0 0308 	sub.w	r3, r0, r8
 80088f4:	fa09 f303 	lsl.w	r3, r9, r3
 80088f8:	4313      	orrs	r3, r2
 80088fa:	9304      	str	r3, [sp, #16]
 80088fc:	46a2      	mov	sl, r4
 80088fe:	e7d2      	b.n	80088a6 <_vfiprintf_r+0xc6>
 8008900:	9b03      	ldr	r3, [sp, #12]
 8008902:	1d19      	adds	r1, r3, #4
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	9103      	str	r1, [sp, #12]
 8008908:	2b00      	cmp	r3, #0
 800890a:	bfbb      	ittet	lt
 800890c:	425b      	neglt	r3, r3
 800890e:	f042 0202 	orrlt.w	r2, r2, #2
 8008912:	9307      	strge	r3, [sp, #28]
 8008914:	9307      	strlt	r3, [sp, #28]
 8008916:	bfb8      	it	lt
 8008918:	9204      	strlt	r2, [sp, #16]
 800891a:	7823      	ldrb	r3, [r4, #0]
 800891c:	2b2e      	cmp	r3, #46	; 0x2e
 800891e:	d10c      	bne.n	800893a <_vfiprintf_r+0x15a>
 8008920:	7863      	ldrb	r3, [r4, #1]
 8008922:	2b2a      	cmp	r3, #42	; 0x2a
 8008924:	d134      	bne.n	8008990 <_vfiprintf_r+0x1b0>
 8008926:	9b03      	ldr	r3, [sp, #12]
 8008928:	1d1a      	adds	r2, r3, #4
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	9203      	str	r2, [sp, #12]
 800892e:	2b00      	cmp	r3, #0
 8008930:	bfb8      	it	lt
 8008932:	f04f 33ff 	movlt.w	r3, #4294967295
 8008936:	3402      	adds	r4, #2
 8008938:	9305      	str	r3, [sp, #20]
 800893a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008a10 <_vfiprintf_r+0x230>
 800893e:	7821      	ldrb	r1, [r4, #0]
 8008940:	2203      	movs	r2, #3
 8008942:	4650      	mov	r0, sl
 8008944:	f7f7 fc7c 	bl	8000240 <memchr>
 8008948:	b138      	cbz	r0, 800895a <_vfiprintf_r+0x17a>
 800894a:	9b04      	ldr	r3, [sp, #16]
 800894c:	eba0 000a 	sub.w	r0, r0, sl
 8008950:	2240      	movs	r2, #64	; 0x40
 8008952:	4082      	lsls	r2, r0
 8008954:	4313      	orrs	r3, r2
 8008956:	3401      	adds	r4, #1
 8008958:	9304      	str	r3, [sp, #16]
 800895a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800895e:	4829      	ldr	r0, [pc, #164]	; (8008a04 <_vfiprintf_r+0x224>)
 8008960:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008964:	2206      	movs	r2, #6
 8008966:	f7f7 fc6b 	bl	8000240 <memchr>
 800896a:	2800      	cmp	r0, #0
 800896c:	d03f      	beq.n	80089ee <_vfiprintf_r+0x20e>
 800896e:	4b26      	ldr	r3, [pc, #152]	; (8008a08 <_vfiprintf_r+0x228>)
 8008970:	bb1b      	cbnz	r3, 80089ba <_vfiprintf_r+0x1da>
 8008972:	9b03      	ldr	r3, [sp, #12]
 8008974:	3307      	adds	r3, #7
 8008976:	f023 0307 	bic.w	r3, r3, #7
 800897a:	3308      	adds	r3, #8
 800897c:	9303      	str	r3, [sp, #12]
 800897e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008980:	443b      	add	r3, r7
 8008982:	9309      	str	r3, [sp, #36]	; 0x24
 8008984:	e768      	b.n	8008858 <_vfiprintf_r+0x78>
 8008986:	fb0c 3202 	mla	r2, ip, r2, r3
 800898a:	460c      	mov	r4, r1
 800898c:	2001      	movs	r0, #1
 800898e:	e7a6      	b.n	80088de <_vfiprintf_r+0xfe>
 8008990:	2300      	movs	r3, #0
 8008992:	3401      	adds	r4, #1
 8008994:	9305      	str	r3, [sp, #20]
 8008996:	4619      	mov	r1, r3
 8008998:	f04f 0c0a 	mov.w	ip, #10
 800899c:	4620      	mov	r0, r4
 800899e:	f810 2b01 	ldrb.w	r2, [r0], #1
 80089a2:	3a30      	subs	r2, #48	; 0x30
 80089a4:	2a09      	cmp	r2, #9
 80089a6:	d903      	bls.n	80089b0 <_vfiprintf_r+0x1d0>
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d0c6      	beq.n	800893a <_vfiprintf_r+0x15a>
 80089ac:	9105      	str	r1, [sp, #20]
 80089ae:	e7c4      	b.n	800893a <_vfiprintf_r+0x15a>
 80089b0:	fb0c 2101 	mla	r1, ip, r1, r2
 80089b4:	4604      	mov	r4, r0
 80089b6:	2301      	movs	r3, #1
 80089b8:	e7f0      	b.n	800899c <_vfiprintf_r+0x1bc>
 80089ba:	ab03      	add	r3, sp, #12
 80089bc:	9300      	str	r3, [sp, #0]
 80089be:	462a      	mov	r2, r5
 80089c0:	4b12      	ldr	r3, [pc, #72]	; (8008a0c <_vfiprintf_r+0x22c>)
 80089c2:	a904      	add	r1, sp, #16
 80089c4:	4630      	mov	r0, r6
 80089c6:	f7fb ff53 	bl	8004870 <_printf_float>
 80089ca:	4607      	mov	r7, r0
 80089cc:	1c78      	adds	r0, r7, #1
 80089ce:	d1d6      	bne.n	800897e <_vfiprintf_r+0x19e>
 80089d0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80089d2:	07d9      	lsls	r1, r3, #31
 80089d4:	d405      	bmi.n	80089e2 <_vfiprintf_r+0x202>
 80089d6:	89ab      	ldrh	r3, [r5, #12]
 80089d8:	059a      	lsls	r2, r3, #22
 80089da:	d402      	bmi.n	80089e2 <_vfiprintf_r+0x202>
 80089dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80089de:	f7fc fe86 	bl	80056ee <__retarget_lock_release_recursive>
 80089e2:	89ab      	ldrh	r3, [r5, #12]
 80089e4:	065b      	lsls	r3, r3, #25
 80089e6:	f53f af1d 	bmi.w	8008824 <_vfiprintf_r+0x44>
 80089ea:	9809      	ldr	r0, [sp, #36]	; 0x24
 80089ec:	e71c      	b.n	8008828 <_vfiprintf_r+0x48>
 80089ee:	ab03      	add	r3, sp, #12
 80089f0:	9300      	str	r3, [sp, #0]
 80089f2:	462a      	mov	r2, r5
 80089f4:	4b05      	ldr	r3, [pc, #20]	; (8008a0c <_vfiprintf_r+0x22c>)
 80089f6:	a904      	add	r1, sp, #16
 80089f8:	4630      	mov	r0, r6
 80089fa:	f7fc f9c1 	bl	8004d80 <_printf_i>
 80089fe:	e7e4      	b.n	80089ca <_vfiprintf_r+0x1ea>
 8008a00:	08009111 	.word	0x08009111
 8008a04:	0800911b 	.word	0x0800911b
 8008a08:	08004871 	.word	0x08004871
 8008a0c:	080087bd 	.word	0x080087bd
 8008a10:	08009117 	.word	0x08009117

08008a14 <__swbuf_r>:
 8008a14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a16:	460e      	mov	r6, r1
 8008a18:	4614      	mov	r4, r2
 8008a1a:	4605      	mov	r5, r0
 8008a1c:	b118      	cbz	r0, 8008a26 <__swbuf_r+0x12>
 8008a1e:	6a03      	ldr	r3, [r0, #32]
 8008a20:	b90b      	cbnz	r3, 8008a26 <__swbuf_r+0x12>
 8008a22:	f7fc fd4d 	bl	80054c0 <__sinit>
 8008a26:	69a3      	ldr	r3, [r4, #24]
 8008a28:	60a3      	str	r3, [r4, #8]
 8008a2a:	89a3      	ldrh	r3, [r4, #12]
 8008a2c:	071a      	lsls	r2, r3, #28
 8008a2e:	d525      	bpl.n	8008a7c <__swbuf_r+0x68>
 8008a30:	6923      	ldr	r3, [r4, #16]
 8008a32:	b31b      	cbz	r3, 8008a7c <__swbuf_r+0x68>
 8008a34:	6823      	ldr	r3, [r4, #0]
 8008a36:	6922      	ldr	r2, [r4, #16]
 8008a38:	1a98      	subs	r0, r3, r2
 8008a3a:	6963      	ldr	r3, [r4, #20]
 8008a3c:	b2f6      	uxtb	r6, r6
 8008a3e:	4283      	cmp	r3, r0
 8008a40:	4637      	mov	r7, r6
 8008a42:	dc04      	bgt.n	8008a4e <__swbuf_r+0x3a>
 8008a44:	4621      	mov	r1, r4
 8008a46:	4628      	mov	r0, r5
 8008a48:	f7ff fa2c 	bl	8007ea4 <_fflush_r>
 8008a4c:	b9e0      	cbnz	r0, 8008a88 <__swbuf_r+0x74>
 8008a4e:	68a3      	ldr	r3, [r4, #8]
 8008a50:	3b01      	subs	r3, #1
 8008a52:	60a3      	str	r3, [r4, #8]
 8008a54:	6823      	ldr	r3, [r4, #0]
 8008a56:	1c5a      	adds	r2, r3, #1
 8008a58:	6022      	str	r2, [r4, #0]
 8008a5a:	701e      	strb	r6, [r3, #0]
 8008a5c:	6962      	ldr	r2, [r4, #20]
 8008a5e:	1c43      	adds	r3, r0, #1
 8008a60:	429a      	cmp	r2, r3
 8008a62:	d004      	beq.n	8008a6e <__swbuf_r+0x5a>
 8008a64:	89a3      	ldrh	r3, [r4, #12]
 8008a66:	07db      	lsls	r3, r3, #31
 8008a68:	d506      	bpl.n	8008a78 <__swbuf_r+0x64>
 8008a6a:	2e0a      	cmp	r6, #10
 8008a6c:	d104      	bne.n	8008a78 <__swbuf_r+0x64>
 8008a6e:	4621      	mov	r1, r4
 8008a70:	4628      	mov	r0, r5
 8008a72:	f7ff fa17 	bl	8007ea4 <_fflush_r>
 8008a76:	b938      	cbnz	r0, 8008a88 <__swbuf_r+0x74>
 8008a78:	4638      	mov	r0, r7
 8008a7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a7c:	4621      	mov	r1, r4
 8008a7e:	4628      	mov	r0, r5
 8008a80:	f000 f806 	bl	8008a90 <__swsetup_r>
 8008a84:	2800      	cmp	r0, #0
 8008a86:	d0d5      	beq.n	8008a34 <__swbuf_r+0x20>
 8008a88:	f04f 37ff 	mov.w	r7, #4294967295
 8008a8c:	e7f4      	b.n	8008a78 <__swbuf_r+0x64>
	...

08008a90 <__swsetup_r>:
 8008a90:	b538      	push	{r3, r4, r5, lr}
 8008a92:	4b2a      	ldr	r3, [pc, #168]	; (8008b3c <__swsetup_r+0xac>)
 8008a94:	4605      	mov	r5, r0
 8008a96:	6818      	ldr	r0, [r3, #0]
 8008a98:	460c      	mov	r4, r1
 8008a9a:	b118      	cbz	r0, 8008aa4 <__swsetup_r+0x14>
 8008a9c:	6a03      	ldr	r3, [r0, #32]
 8008a9e:	b90b      	cbnz	r3, 8008aa4 <__swsetup_r+0x14>
 8008aa0:	f7fc fd0e 	bl	80054c0 <__sinit>
 8008aa4:	89a3      	ldrh	r3, [r4, #12]
 8008aa6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008aaa:	0718      	lsls	r0, r3, #28
 8008aac:	d422      	bmi.n	8008af4 <__swsetup_r+0x64>
 8008aae:	06d9      	lsls	r1, r3, #27
 8008ab0:	d407      	bmi.n	8008ac2 <__swsetup_r+0x32>
 8008ab2:	2309      	movs	r3, #9
 8008ab4:	602b      	str	r3, [r5, #0]
 8008ab6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008aba:	81a3      	strh	r3, [r4, #12]
 8008abc:	f04f 30ff 	mov.w	r0, #4294967295
 8008ac0:	e034      	b.n	8008b2c <__swsetup_r+0x9c>
 8008ac2:	0758      	lsls	r0, r3, #29
 8008ac4:	d512      	bpl.n	8008aec <__swsetup_r+0x5c>
 8008ac6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008ac8:	b141      	cbz	r1, 8008adc <__swsetup_r+0x4c>
 8008aca:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008ace:	4299      	cmp	r1, r3
 8008ad0:	d002      	beq.n	8008ad8 <__swsetup_r+0x48>
 8008ad2:	4628      	mov	r0, r5
 8008ad4:	f7fd fc08 	bl	80062e8 <_free_r>
 8008ad8:	2300      	movs	r3, #0
 8008ada:	6363      	str	r3, [r4, #52]	; 0x34
 8008adc:	89a3      	ldrh	r3, [r4, #12]
 8008ade:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008ae2:	81a3      	strh	r3, [r4, #12]
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	6063      	str	r3, [r4, #4]
 8008ae8:	6923      	ldr	r3, [r4, #16]
 8008aea:	6023      	str	r3, [r4, #0]
 8008aec:	89a3      	ldrh	r3, [r4, #12]
 8008aee:	f043 0308 	orr.w	r3, r3, #8
 8008af2:	81a3      	strh	r3, [r4, #12]
 8008af4:	6923      	ldr	r3, [r4, #16]
 8008af6:	b94b      	cbnz	r3, 8008b0c <__swsetup_r+0x7c>
 8008af8:	89a3      	ldrh	r3, [r4, #12]
 8008afa:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008afe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008b02:	d003      	beq.n	8008b0c <__swsetup_r+0x7c>
 8008b04:	4621      	mov	r1, r4
 8008b06:	4628      	mov	r0, r5
 8008b08:	f000 f884 	bl	8008c14 <__smakebuf_r>
 8008b0c:	89a0      	ldrh	r0, [r4, #12]
 8008b0e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008b12:	f010 0301 	ands.w	r3, r0, #1
 8008b16:	d00a      	beq.n	8008b2e <__swsetup_r+0x9e>
 8008b18:	2300      	movs	r3, #0
 8008b1a:	60a3      	str	r3, [r4, #8]
 8008b1c:	6963      	ldr	r3, [r4, #20]
 8008b1e:	425b      	negs	r3, r3
 8008b20:	61a3      	str	r3, [r4, #24]
 8008b22:	6923      	ldr	r3, [r4, #16]
 8008b24:	b943      	cbnz	r3, 8008b38 <__swsetup_r+0xa8>
 8008b26:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008b2a:	d1c4      	bne.n	8008ab6 <__swsetup_r+0x26>
 8008b2c:	bd38      	pop	{r3, r4, r5, pc}
 8008b2e:	0781      	lsls	r1, r0, #30
 8008b30:	bf58      	it	pl
 8008b32:	6963      	ldrpl	r3, [r4, #20]
 8008b34:	60a3      	str	r3, [r4, #8]
 8008b36:	e7f4      	b.n	8008b22 <__swsetup_r+0x92>
 8008b38:	2000      	movs	r0, #0
 8008b3a:	e7f7      	b.n	8008b2c <__swsetup_r+0x9c>
 8008b3c:	20000068 	.word	0x20000068

08008b40 <_raise_r>:
 8008b40:	291f      	cmp	r1, #31
 8008b42:	b538      	push	{r3, r4, r5, lr}
 8008b44:	4604      	mov	r4, r0
 8008b46:	460d      	mov	r5, r1
 8008b48:	d904      	bls.n	8008b54 <_raise_r+0x14>
 8008b4a:	2316      	movs	r3, #22
 8008b4c:	6003      	str	r3, [r0, #0]
 8008b4e:	f04f 30ff 	mov.w	r0, #4294967295
 8008b52:	bd38      	pop	{r3, r4, r5, pc}
 8008b54:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008b56:	b112      	cbz	r2, 8008b5e <_raise_r+0x1e>
 8008b58:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008b5c:	b94b      	cbnz	r3, 8008b72 <_raise_r+0x32>
 8008b5e:	4620      	mov	r0, r4
 8008b60:	f000 f830 	bl	8008bc4 <_getpid_r>
 8008b64:	462a      	mov	r2, r5
 8008b66:	4601      	mov	r1, r0
 8008b68:	4620      	mov	r0, r4
 8008b6a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b6e:	f000 b817 	b.w	8008ba0 <_kill_r>
 8008b72:	2b01      	cmp	r3, #1
 8008b74:	d00a      	beq.n	8008b8c <_raise_r+0x4c>
 8008b76:	1c59      	adds	r1, r3, #1
 8008b78:	d103      	bne.n	8008b82 <_raise_r+0x42>
 8008b7a:	2316      	movs	r3, #22
 8008b7c:	6003      	str	r3, [r0, #0]
 8008b7e:	2001      	movs	r0, #1
 8008b80:	e7e7      	b.n	8008b52 <_raise_r+0x12>
 8008b82:	2400      	movs	r4, #0
 8008b84:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008b88:	4628      	mov	r0, r5
 8008b8a:	4798      	blx	r3
 8008b8c:	2000      	movs	r0, #0
 8008b8e:	e7e0      	b.n	8008b52 <_raise_r+0x12>

08008b90 <raise>:
 8008b90:	4b02      	ldr	r3, [pc, #8]	; (8008b9c <raise+0xc>)
 8008b92:	4601      	mov	r1, r0
 8008b94:	6818      	ldr	r0, [r3, #0]
 8008b96:	f7ff bfd3 	b.w	8008b40 <_raise_r>
 8008b9a:	bf00      	nop
 8008b9c:	20000068 	.word	0x20000068

08008ba0 <_kill_r>:
 8008ba0:	b538      	push	{r3, r4, r5, lr}
 8008ba2:	4d07      	ldr	r5, [pc, #28]	; (8008bc0 <_kill_r+0x20>)
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	4604      	mov	r4, r0
 8008ba8:	4608      	mov	r0, r1
 8008baa:	4611      	mov	r1, r2
 8008bac:	602b      	str	r3, [r5, #0]
 8008bae:	f7f8 fae5 	bl	800117c <_kill>
 8008bb2:	1c43      	adds	r3, r0, #1
 8008bb4:	d102      	bne.n	8008bbc <_kill_r+0x1c>
 8008bb6:	682b      	ldr	r3, [r5, #0]
 8008bb8:	b103      	cbz	r3, 8008bbc <_kill_r+0x1c>
 8008bba:	6023      	str	r3, [r4, #0]
 8008bbc:	bd38      	pop	{r3, r4, r5, pc}
 8008bbe:	bf00      	nop
 8008bc0:	20000478 	.word	0x20000478

08008bc4 <_getpid_r>:
 8008bc4:	f7f8 bad2 	b.w	800116c <_getpid>

08008bc8 <__swhatbuf_r>:
 8008bc8:	b570      	push	{r4, r5, r6, lr}
 8008bca:	460c      	mov	r4, r1
 8008bcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bd0:	2900      	cmp	r1, #0
 8008bd2:	b096      	sub	sp, #88	; 0x58
 8008bd4:	4615      	mov	r5, r2
 8008bd6:	461e      	mov	r6, r3
 8008bd8:	da0d      	bge.n	8008bf6 <__swhatbuf_r+0x2e>
 8008bda:	89a3      	ldrh	r3, [r4, #12]
 8008bdc:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008be0:	f04f 0100 	mov.w	r1, #0
 8008be4:	bf0c      	ite	eq
 8008be6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008bea:	2340      	movne	r3, #64	; 0x40
 8008bec:	2000      	movs	r0, #0
 8008bee:	6031      	str	r1, [r6, #0]
 8008bf0:	602b      	str	r3, [r5, #0]
 8008bf2:	b016      	add	sp, #88	; 0x58
 8008bf4:	bd70      	pop	{r4, r5, r6, pc}
 8008bf6:	466a      	mov	r2, sp
 8008bf8:	f000 f848 	bl	8008c8c <_fstat_r>
 8008bfc:	2800      	cmp	r0, #0
 8008bfe:	dbec      	blt.n	8008bda <__swhatbuf_r+0x12>
 8008c00:	9901      	ldr	r1, [sp, #4]
 8008c02:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008c06:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008c0a:	4259      	negs	r1, r3
 8008c0c:	4159      	adcs	r1, r3
 8008c0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008c12:	e7eb      	b.n	8008bec <__swhatbuf_r+0x24>

08008c14 <__smakebuf_r>:
 8008c14:	898b      	ldrh	r3, [r1, #12]
 8008c16:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008c18:	079d      	lsls	r5, r3, #30
 8008c1a:	4606      	mov	r6, r0
 8008c1c:	460c      	mov	r4, r1
 8008c1e:	d507      	bpl.n	8008c30 <__smakebuf_r+0x1c>
 8008c20:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008c24:	6023      	str	r3, [r4, #0]
 8008c26:	6123      	str	r3, [r4, #16]
 8008c28:	2301      	movs	r3, #1
 8008c2a:	6163      	str	r3, [r4, #20]
 8008c2c:	b002      	add	sp, #8
 8008c2e:	bd70      	pop	{r4, r5, r6, pc}
 8008c30:	ab01      	add	r3, sp, #4
 8008c32:	466a      	mov	r2, sp
 8008c34:	f7ff ffc8 	bl	8008bc8 <__swhatbuf_r>
 8008c38:	9900      	ldr	r1, [sp, #0]
 8008c3a:	4605      	mov	r5, r0
 8008c3c:	4630      	mov	r0, r6
 8008c3e:	f7fd fbc7 	bl	80063d0 <_malloc_r>
 8008c42:	b948      	cbnz	r0, 8008c58 <__smakebuf_r+0x44>
 8008c44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c48:	059a      	lsls	r2, r3, #22
 8008c4a:	d4ef      	bmi.n	8008c2c <__smakebuf_r+0x18>
 8008c4c:	f023 0303 	bic.w	r3, r3, #3
 8008c50:	f043 0302 	orr.w	r3, r3, #2
 8008c54:	81a3      	strh	r3, [r4, #12]
 8008c56:	e7e3      	b.n	8008c20 <__smakebuf_r+0xc>
 8008c58:	89a3      	ldrh	r3, [r4, #12]
 8008c5a:	6020      	str	r0, [r4, #0]
 8008c5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c60:	81a3      	strh	r3, [r4, #12]
 8008c62:	9b00      	ldr	r3, [sp, #0]
 8008c64:	6163      	str	r3, [r4, #20]
 8008c66:	9b01      	ldr	r3, [sp, #4]
 8008c68:	6120      	str	r0, [r4, #16]
 8008c6a:	b15b      	cbz	r3, 8008c84 <__smakebuf_r+0x70>
 8008c6c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008c70:	4630      	mov	r0, r6
 8008c72:	f000 f81d 	bl	8008cb0 <_isatty_r>
 8008c76:	b128      	cbz	r0, 8008c84 <__smakebuf_r+0x70>
 8008c78:	89a3      	ldrh	r3, [r4, #12]
 8008c7a:	f023 0303 	bic.w	r3, r3, #3
 8008c7e:	f043 0301 	orr.w	r3, r3, #1
 8008c82:	81a3      	strh	r3, [r4, #12]
 8008c84:	89a3      	ldrh	r3, [r4, #12]
 8008c86:	431d      	orrs	r5, r3
 8008c88:	81a5      	strh	r5, [r4, #12]
 8008c8a:	e7cf      	b.n	8008c2c <__smakebuf_r+0x18>

08008c8c <_fstat_r>:
 8008c8c:	b538      	push	{r3, r4, r5, lr}
 8008c8e:	4d07      	ldr	r5, [pc, #28]	; (8008cac <_fstat_r+0x20>)
 8008c90:	2300      	movs	r3, #0
 8008c92:	4604      	mov	r4, r0
 8008c94:	4608      	mov	r0, r1
 8008c96:	4611      	mov	r1, r2
 8008c98:	602b      	str	r3, [r5, #0]
 8008c9a:	f7f8 face 	bl	800123a <_fstat>
 8008c9e:	1c43      	adds	r3, r0, #1
 8008ca0:	d102      	bne.n	8008ca8 <_fstat_r+0x1c>
 8008ca2:	682b      	ldr	r3, [r5, #0]
 8008ca4:	b103      	cbz	r3, 8008ca8 <_fstat_r+0x1c>
 8008ca6:	6023      	str	r3, [r4, #0]
 8008ca8:	bd38      	pop	{r3, r4, r5, pc}
 8008caa:	bf00      	nop
 8008cac:	20000478 	.word	0x20000478

08008cb0 <_isatty_r>:
 8008cb0:	b538      	push	{r3, r4, r5, lr}
 8008cb2:	4d06      	ldr	r5, [pc, #24]	; (8008ccc <_isatty_r+0x1c>)
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	4604      	mov	r4, r0
 8008cb8:	4608      	mov	r0, r1
 8008cba:	602b      	str	r3, [r5, #0]
 8008cbc:	f7f8 facd 	bl	800125a <_isatty>
 8008cc0:	1c43      	adds	r3, r0, #1
 8008cc2:	d102      	bne.n	8008cca <_isatty_r+0x1a>
 8008cc4:	682b      	ldr	r3, [r5, #0]
 8008cc6:	b103      	cbz	r3, 8008cca <_isatty_r+0x1a>
 8008cc8:	6023      	str	r3, [r4, #0]
 8008cca:	bd38      	pop	{r3, r4, r5, pc}
 8008ccc:	20000478 	.word	0x20000478

08008cd0 <_init>:
 8008cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cd2:	bf00      	nop
 8008cd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008cd6:	bc08      	pop	{r3}
 8008cd8:	469e      	mov	lr, r3
 8008cda:	4770      	bx	lr

08008cdc <_fini>:
 8008cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cde:	bf00      	nop
 8008ce0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ce2:	bc08      	pop	{r3}
 8008ce4:	469e      	mov	lr, r3
 8008ce6:	4770      	bx	lr
