INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phony/Desktop/Poli/SOC/lab03/lab03.srcs/sources_1/new/numarator_59_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numarator_59_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phony/Desktop/Poli/SOC/lab03/lab03.ip_user_files/bd/cronometru/ip/cronometru_numarator_59_0_0_0/sim/cronometru_numarator_59_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cronometru_numarator_59_0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phony/Desktop/Poli/SOC/lab03/lab03.ip_user_files/bd/cronometru/sim/cronometru.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cronometru
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phony/Desktop/Poli/SOC/lab03/lab03.srcs/sim_1/new/sim_num_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_num_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phony/Desktop/Poli/SOC/lab03/lab03.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
