
Lab678.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008f3c  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003028  080090c4  080090c4  000190c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c0ec  0800c0ec  0002002c  2**0
                  CONTENTS
  4 .ARM          00000008  0800c0ec  0800c0ec  0001c0ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c0f4  0800c0f4  0002002c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c0f4  0800c0f4  0001c0f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c0f8  0800c0f8  0001c0f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000002c  20000000  0800c0fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002002c  2**0
                  CONTENTS
 10 .bss          0000040c  2000002c  2000002c  0002002c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000438  20000438  0002002c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000206bc  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004562  00000000  00000000  00040718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001700  00000000  00000000  00044c80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001520  00000000  00000000  00046380  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026e06  00000000  00000000  000478a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00020063  00000000  00000000  0006e6a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e0ca7  00000000  00000000  0008e709  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0016f3b0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005ec0  00000000  00000000  0016f404  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000002c 	.word	0x2000002c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080090ac 	.word	0x080090ac

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000030 	.word	0x20000030
 80001c4:	080090ac 	.word	0x080090ac

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__aeabi_d2f>:
 8000974:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000978:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800097c:	bf24      	itt	cs
 800097e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000982:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000986:	d90d      	bls.n	80009a4 <__aeabi_d2f+0x30>
 8000988:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800098c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000990:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000994:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000998:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800099c:	bf08      	it	eq
 800099e:	f020 0001 	biceq.w	r0, r0, #1
 80009a2:	4770      	bx	lr
 80009a4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009a8:	d121      	bne.n	80009ee <__aeabi_d2f+0x7a>
 80009aa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009ae:	bfbc      	itt	lt
 80009b0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009b4:	4770      	bxlt	lr
 80009b6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ba:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009be:	f1c2 0218 	rsb	r2, r2, #24
 80009c2:	f1c2 0c20 	rsb	ip, r2, #32
 80009c6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009ca:	fa20 f002 	lsr.w	r0, r0, r2
 80009ce:	bf18      	it	ne
 80009d0:	f040 0001 	orrne.w	r0, r0, #1
 80009d4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009d8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009dc:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009e0:	ea40 000c 	orr.w	r0, r0, ip
 80009e4:	fa23 f302 	lsr.w	r3, r3, r2
 80009e8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009ec:	e7cc      	b.n	8000988 <__aeabi_d2f+0x14>
 80009ee:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009f2:	d107      	bne.n	8000a04 <__aeabi_d2f+0x90>
 80009f4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009f8:	bf1e      	ittt	ne
 80009fa:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009fe:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a02:	4770      	bxne	lr
 8000a04:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a08:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop

08000a14 <__aeabi_uldivmod>:
 8000a14:	b953      	cbnz	r3, 8000a2c <__aeabi_uldivmod+0x18>
 8000a16:	b94a      	cbnz	r2, 8000a2c <__aeabi_uldivmod+0x18>
 8000a18:	2900      	cmp	r1, #0
 8000a1a:	bf08      	it	eq
 8000a1c:	2800      	cmpeq	r0, #0
 8000a1e:	bf1c      	itt	ne
 8000a20:	f04f 31ff 	movne.w	r1, #4294967295
 8000a24:	f04f 30ff 	movne.w	r0, #4294967295
 8000a28:	f000 b96e 	b.w	8000d08 <__aeabi_idiv0>
 8000a2c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a30:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a34:	f000 f806 	bl	8000a44 <__udivmoddi4>
 8000a38:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a40:	b004      	add	sp, #16
 8000a42:	4770      	bx	lr

08000a44 <__udivmoddi4>:
 8000a44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a48:	9d08      	ldr	r5, [sp, #32]
 8000a4a:	4604      	mov	r4, r0
 8000a4c:	468c      	mov	ip, r1
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	f040 8083 	bne.w	8000b5a <__udivmoddi4+0x116>
 8000a54:	428a      	cmp	r2, r1
 8000a56:	4617      	mov	r7, r2
 8000a58:	d947      	bls.n	8000aea <__udivmoddi4+0xa6>
 8000a5a:	fab2 f282 	clz	r2, r2
 8000a5e:	b142      	cbz	r2, 8000a72 <__udivmoddi4+0x2e>
 8000a60:	f1c2 0020 	rsb	r0, r2, #32
 8000a64:	fa24 f000 	lsr.w	r0, r4, r0
 8000a68:	4091      	lsls	r1, r2
 8000a6a:	4097      	lsls	r7, r2
 8000a6c:	ea40 0c01 	orr.w	ip, r0, r1
 8000a70:	4094      	lsls	r4, r2
 8000a72:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000a76:	0c23      	lsrs	r3, r4, #16
 8000a78:	fbbc f6f8 	udiv	r6, ip, r8
 8000a7c:	fa1f fe87 	uxth.w	lr, r7
 8000a80:	fb08 c116 	mls	r1, r8, r6, ip
 8000a84:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a88:	fb06 f10e 	mul.w	r1, r6, lr
 8000a8c:	4299      	cmp	r1, r3
 8000a8e:	d909      	bls.n	8000aa4 <__udivmoddi4+0x60>
 8000a90:	18fb      	adds	r3, r7, r3
 8000a92:	f106 30ff 	add.w	r0, r6, #4294967295
 8000a96:	f080 8119 	bcs.w	8000ccc <__udivmoddi4+0x288>
 8000a9a:	4299      	cmp	r1, r3
 8000a9c:	f240 8116 	bls.w	8000ccc <__udivmoddi4+0x288>
 8000aa0:	3e02      	subs	r6, #2
 8000aa2:	443b      	add	r3, r7
 8000aa4:	1a5b      	subs	r3, r3, r1
 8000aa6:	b2a4      	uxth	r4, r4
 8000aa8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000aac:	fb08 3310 	mls	r3, r8, r0, r3
 8000ab0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ab4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ab8:	45a6      	cmp	lr, r4
 8000aba:	d909      	bls.n	8000ad0 <__udivmoddi4+0x8c>
 8000abc:	193c      	adds	r4, r7, r4
 8000abe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ac2:	f080 8105 	bcs.w	8000cd0 <__udivmoddi4+0x28c>
 8000ac6:	45a6      	cmp	lr, r4
 8000ac8:	f240 8102 	bls.w	8000cd0 <__udivmoddi4+0x28c>
 8000acc:	3802      	subs	r0, #2
 8000ace:	443c      	add	r4, r7
 8000ad0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ad4:	eba4 040e 	sub.w	r4, r4, lr
 8000ad8:	2600      	movs	r6, #0
 8000ada:	b11d      	cbz	r5, 8000ae4 <__udivmoddi4+0xa0>
 8000adc:	40d4      	lsrs	r4, r2
 8000ade:	2300      	movs	r3, #0
 8000ae0:	e9c5 4300 	strd	r4, r3, [r5]
 8000ae4:	4631      	mov	r1, r6
 8000ae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000aea:	b902      	cbnz	r2, 8000aee <__udivmoddi4+0xaa>
 8000aec:	deff      	udf	#255	; 0xff
 8000aee:	fab2 f282 	clz	r2, r2
 8000af2:	2a00      	cmp	r2, #0
 8000af4:	d150      	bne.n	8000b98 <__udivmoddi4+0x154>
 8000af6:	1bcb      	subs	r3, r1, r7
 8000af8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000afc:	fa1f f887 	uxth.w	r8, r7
 8000b00:	2601      	movs	r6, #1
 8000b02:	fbb3 fcfe 	udiv	ip, r3, lr
 8000b06:	0c21      	lsrs	r1, r4, #16
 8000b08:	fb0e 331c 	mls	r3, lr, ip, r3
 8000b0c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b10:	fb08 f30c 	mul.w	r3, r8, ip
 8000b14:	428b      	cmp	r3, r1
 8000b16:	d907      	bls.n	8000b28 <__udivmoddi4+0xe4>
 8000b18:	1879      	adds	r1, r7, r1
 8000b1a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000b1e:	d202      	bcs.n	8000b26 <__udivmoddi4+0xe2>
 8000b20:	428b      	cmp	r3, r1
 8000b22:	f200 80e9 	bhi.w	8000cf8 <__udivmoddi4+0x2b4>
 8000b26:	4684      	mov	ip, r0
 8000b28:	1ac9      	subs	r1, r1, r3
 8000b2a:	b2a3      	uxth	r3, r4
 8000b2c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000b30:	fb0e 1110 	mls	r1, lr, r0, r1
 8000b34:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000b38:	fb08 f800 	mul.w	r8, r8, r0
 8000b3c:	45a0      	cmp	r8, r4
 8000b3e:	d907      	bls.n	8000b50 <__udivmoddi4+0x10c>
 8000b40:	193c      	adds	r4, r7, r4
 8000b42:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b46:	d202      	bcs.n	8000b4e <__udivmoddi4+0x10a>
 8000b48:	45a0      	cmp	r8, r4
 8000b4a:	f200 80d9 	bhi.w	8000d00 <__udivmoddi4+0x2bc>
 8000b4e:	4618      	mov	r0, r3
 8000b50:	eba4 0408 	sub.w	r4, r4, r8
 8000b54:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000b58:	e7bf      	b.n	8000ada <__udivmoddi4+0x96>
 8000b5a:	428b      	cmp	r3, r1
 8000b5c:	d909      	bls.n	8000b72 <__udivmoddi4+0x12e>
 8000b5e:	2d00      	cmp	r5, #0
 8000b60:	f000 80b1 	beq.w	8000cc6 <__udivmoddi4+0x282>
 8000b64:	2600      	movs	r6, #0
 8000b66:	e9c5 0100 	strd	r0, r1, [r5]
 8000b6a:	4630      	mov	r0, r6
 8000b6c:	4631      	mov	r1, r6
 8000b6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b72:	fab3 f683 	clz	r6, r3
 8000b76:	2e00      	cmp	r6, #0
 8000b78:	d14a      	bne.n	8000c10 <__udivmoddi4+0x1cc>
 8000b7a:	428b      	cmp	r3, r1
 8000b7c:	d302      	bcc.n	8000b84 <__udivmoddi4+0x140>
 8000b7e:	4282      	cmp	r2, r0
 8000b80:	f200 80b8 	bhi.w	8000cf4 <__udivmoddi4+0x2b0>
 8000b84:	1a84      	subs	r4, r0, r2
 8000b86:	eb61 0103 	sbc.w	r1, r1, r3
 8000b8a:	2001      	movs	r0, #1
 8000b8c:	468c      	mov	ip, r1
 8000b8e:	2d00      	cmp	r5, #0
 8000b90:	d0a8      	beq.n	8000ae4 <__udivmoddi4+0xa0>
 8000b92:	e9c5 4c00 	strd	r4, ip, [r5]
 8000b96:	e7a5      	b.n	8000ae4 <__udivmoddi4+0xa0>
 8000b98:	f1c2 0320 	rsb	r3, r2, #32
 8000b9c:	fa20 f603 	lsr.w	r6, r0, r3
 8000ba0:	4097      	lsls	r7, r2
 8000ba2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ba6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000baa:	40d9      	lsrs	r1, r3
 8000bac:	4330      	orrs	r0, r6
 8000bae:	0c03      	lsrs	r3, r0, #16
 8000bb0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000bb4:	fa1f f887 	uxth.w	r8, r7
 8000bb8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000bbc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bc0:	fb06 f108 	mul.w	r1, r6, r8
 8000bc4:	4299      	cmp	r1, r3
 8000bc6:	fa04 f402 	lsl.w	r4, r4, r2
 8000bca:	d909      	bls.n	8000be0 <__udivmoddi4+0x19c>
 8000bcc:	18fb      	adds	r3, r7, r3
 8000bce:	f106 3cff 	add.w	ip, r6, #4294967295
 8000bd2:	f080 808d 	bcs.w	8000cf0 <__udivmoddi4+0x2ac>
 8000bd6:	4299      	cmp	r1, r3
 8000bd8:	f240 808a 	bls.w	8000cf0 <__udivmoddi4+0x2ac>
 8000bdc:	3e02      	subs	r6, #2
 8000bde:	443b      	add	r3, r7
 8000be0:	1a5b      	subs	r3, r3, r1
 8000be2:	b281      	uxth	r1, r0
 8000be4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000be8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000bec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000bf0:	fb00 f308 	mul.w	r3, r0, r8
 8000bf4:	428b      	cmp	r3, r1
 8000bf6:	d907      	bls.n	8000c08 <__udivmoddi4+0x1c4>
 8000bf8:	1879      	adds	r1, r7, r1
 8000bfa:	f100 3cff 	add.w	ip, r0, #4294967295
 8000bfe:	d273      	bcs.n	8000ce8 <__udivmoddi4+0x2a4>
 8000c00:	428b      	cmp	r3, r1
 8000c02:	d971      	bls.n	8000ce8 <__udivmoddi4+0x2a4>
 8000c04:	3802      	subs	r0, #2
 8000c06:	4439      	add	r1, r7
 8000c08:	1acb      	subs	r3, r1, r3
 8000c0a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000c0e:	e778      	b.n	8000b02 <__udivmoddi4+0xbe>
 8000c10:	f1c6 0c20 	rsb	ip, r6, #32
 8000c14:	fa03 f406 	lsl.w	r4, r3, r6
 8000c18:	fa22 f30c 	lsr.w	r3, r2, ip
 8000c1c:	431c      	orrs	r4, r3
 8000c1e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000c22:	fa01 f306 	lsl.w	r3, r1, r6
 8000c26:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000c2a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000c2e:	431f      	orrs	r7, r3
 8000c30:	0c3b      	lsrs	r3, r7, #16
 8000c32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c36:	fa1f f884 	uxth.w	r8, r4
 8000c3a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000c3e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000c42:	fb09 fa08 	mul.w	sl, r9, r8
 8000c46:	458a      	cmp	sl, r1
 8000c48:	fa02 f206 	lsl.w	r2, r2, r6
 8000c4c:	fa00 f306 	lsl.w	r3, r0, r6
 8000c50:	d908      	bls.n	8000c64 <__udivmoddi4+0x220>
 8000c52:	1861      	adds	r1, r4, r1
 8000c54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000c58:	d248      	bcs.n	8000cec <__udivmoddi4+0x2a8>
 8000c5a:	458a      	cmp	sl, r1
 8000c5c:	d946      	bls.n	8000cec <__udivmoddi4+0x2a8>
 8000c5e:	f1a9 0902 	sub.w	r9, r9, #2
 8000c62:	4421      	add	r1, r4
 8000c64:	eba1 010a 	sub.w	r1, r1, sl
 8000c68:	b2bf      	uxth	r7, r7
 8000c6a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c6e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c72:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000c76:	fb00 f808 	mul.w	r8, r0, r8
 8000c7a:	45b8      	cmp	r8, r7
 8000c7c:	d907      	bls.n	8000c8e <__udivmoddi4+0x24a>
 8000c7e:	19e7      	adds	r7, r4, r7
 8000c80:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c84:	d22e      	bcs.n	8000ce4 <__udivmoddi4+0x2a0>
 8000c86:	45b8      	cmp	r8, r7
 8000c88:	d92c      	bls.n	8000ce4 <__udivmoddi4+0x2a0>
 8000c8a:	3802      	subs	r0, #2
 8000c8c:	4427      	add	r7, r4
 8000c8e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c92:	eba7 0708 	sub.w	r7, r7, r8
 8000c96:	fba0 8902 	umull	r8, r9, r0, r2
 8000c9a:	454f      	cmp	r7, r9
 8000c9c:	46c6      	mov	lr, r8
 8000c9e:	4649      	mov	r1, r9
 8000ca0:	d31a      	bcc.n	8000cd8 <__udivmoddi4+0x294>
 8000ca2:	d017      	beq.n	8000cd4 <__udivmoddi4+0x290>
 8000ca4:	b15d      	cbz	r5, 8000cbe <__udivmoddi4+0x27a>
 8000ca6:	ebb3 020e 	subs.w	r2, r3, lr
 8000caa:	eb67 0701 	sbc.w	r7, r7, r1
 8000cae:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000cb2:	40f2      	lsrs	r2, r6
 8000cb4:	ea4c 0202 	orr.w	r2, ip, r2
 8000cb8:	40f7      	lsrs	r7, r6
 8000cba:	e9c5 2700 	strd	r2, r7, [r5]
 8000cbe:	2600      	movs	r6, #0
 8000cc0:	4631      	mov	r1, r6
 8000cc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc6:	462e      	mov	r6, r5
 8000cc8:	4628      	mov	r0, r5
 8000cca:	e70b      	b.n	8000ae4 <__udivmoddi4+0xa0>
 8000ccc:	4606      	mov	r6, r0
 8000cce:	e6e9      	b.n	8000aa4 <__udivmoddi4+0x60>
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	e6fd      	b.n	8000ad0 <__udivmoddi4+0x8c>
 8000cd4:	4543      	cmp	r3, r8
 8000cd6:	d2e5      	bcs.n	8000ca4 <__udivmoddi4+0x260>
 8000cd8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000cdc:	eb69 0104 	sbc.w	r1, r9, r4
 8000ce0:	3801      	subs	r0, #1
 8000ce2:	e7df      	b.n	8000ca4 <__udivmoddi4+0x260>
 8000ce4:	4608      	mov	r0, r1
 8000ce6:	e7d2      	b.n	8000c8e <__udivmoddi4+0x24a>
 8000ce8:	4660      	mov	r0, ip
 8000cea:	e78d      	b.n	8000c08 <__udivmoddi4+0x1c4>
 8000cec:	4681      	mov	r9, r0
 8000cee:	e7b9      	b.n	8000c64 <__udivmoddi4+0x220>
 8000cf0:	4666      	mov	r6, ip
 8000cf2:	e775      	b.n	8000be0 <__udivmoddi4+0x19c>
 8000cf4:	4630      	mov	r0, r6
 8000cf6:	e74a      	b.n	8000b8e <__udivmoddi4+0x14a>
 8000cf8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000cfc:	4439      	add	r1, r7
 8000cfe:	e713      	b.n	8000b28 <__udivmoddi4+0xe4>
 8000d00:	3802      	subs	r0, #2
 8000d02:	443c      	add	r4, r7
 8000d04:	e724      	b.n	8000b50 <__udivmoddi4+0x10c>
 8000d06:	bf00      	nop

08000d08 <__aeabi_idiv0>:
 8000d08:	4770      	bx	lr
 8000d0a:	bf00      	nop

08000d0c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b084      	sub	sp, #16
 8000d10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d12:	463b      	mov	r3, r7
 8000d14:	2200      	movs	r2, #0
 8000d16:	601a      	str	r2, [r3, #0]
 8000d18:	605a      	str	r2, [r3, #4]
 8000d1a:	609a      	str	r2, [r3, #8]
 8000d1c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000d1e:	4b3d      	ldr	r3, [pc, #244]	; (8000e14 <MX_ADC1_Init+0x108>)
 8000d20:	4a3d      	ldr	r2, [pc, #244]	; (8000e18 <MX_ADC1_Init+0x10c>)
 8000d22:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000d24:	4b3b      	ldr	r3, [pc, #236]	; (8000e14 <MX_ADC1_Init+0x108>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d2a:	4b3a      	ldr	r3, [pc, #232]	; (8000e14 <MX_ADC1_Init+0x108>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000d30:	4b38      	ldr	r3, [pc, #224]	; (8000e14 <MX_ADC1_Init+0x108>)
 8000d32:	2201      	movs	r2, #1
 8000d34:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000d36:	4b37      	ldr	r3, [pc, #220]	; (8000e14 <MX_ADC1_Init+0x108>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d3c:	4b35      	ldr	r3, [pc, #212]	; (8000e14 <MX_ADC1_Init+0x108>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d44:	4b33      	ldr	r3, [pc, #204]	; (8000e14 <MX_ADC1_Init+0x108>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d4a:	4b32      	ldr	r3, [pc, #200]	; (8000e14 <MX_ADC1_Init+0x108>)
 8000d4c:	4a33      	ldr	r2, [pc, #204]	; (8000e1c <MX_ADC1_Init+0x110>)
 8000d4e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d50:	4b30      	ldr	r3, [pc, #192]	; (8000e14 <MX_ADC1_Init+0x108>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 8000d56:	4b2f      	ldr	r3, [pc, #188]	; (8000e14 <MX_ADC1_Init+0x108>)
 8000d58:	2205      	movs	r2, #5
 8000d5a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000d5c:	4b2d      	ldr	r3, [pc, #180]	; (8000e14 <MX_ADC1_Init+0x108>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d64:	4b2b      	ldr	r3, [pc, #172]	; (8000e14 <MX_ADC1_Init+0x108>)
 8000d66:	2201      	movs	r2, #1
 8000d68:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d6a:	482a      	ldr	r0, [pc, #168]	; (8000e14 <MX_ADC1_Init+0x108>)
 8000d6c:	f002 fba2 	bl	80034b4 <HAL_ADC_Init>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d001      	beq.n	8000d7a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000d76:	f001 fe1a 	bl	80029ae <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000d7a:	2308      	movs	r3, #8
 8000d7c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000d7e:	2301      	movs	r3, #1
 8000d80:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000d82:	2300      	movs	r3, #0
 8000d84:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d86:	463b      	mov	r3, r7
 8000d88:	4619      	mov	r1, r3
 8000d8a:	4822      	ldr	r0, [pc, #136]	; (8000e14 <MX_ADC1_Init+0x108>)
 8000d8c:	f002 fd04 	bl	8003798 <HAL_ADC_ConfigChannel>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d001      	beq.n	8000d9a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000d96:	f001 fe0a 	bl	80029ae <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000d9a:	2309      	movs	r3, #9
 8000d9c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000d9e:	2302      	movs	r3, #2
 8000da0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000da2:	463b      	mov	r3, r7
 8000da4:	4619      	mov	r1, r3
 8000da6:	481b      	ldr	r0, [pc, #108]	; (8000e14 <MX_ADC1_Init+0x108>)
 8000da8:	f002 fcf6 	bl	8003798 <HAL_ADC_ConfigChannel>
 8000dac:	4603      	mov	r3, r0
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d001      	beq.n	8000db6 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000db2:	f001 fdfc 	bl	80029ae <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000db6:	230a      	movs	r3, #10
 8000db8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000dba:	2303      	movs	r3, #3
 8000dbc:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000dbe:	463b      	mov	r3, r7
 8000dc0:	4619      	mov	r1, r3
 8000dc2:	4814      	ldr	r0, [pc, #80]	; (8000e14 <MX_ADC1_Init+0x108>)
 8000dc4:	f002 fce8 	bl	8003798 <HAL_ADC_ConfigChannel>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d001      	beq.n	8000dd2 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8000dce:	f001 fdee 	bl	80029ae <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000dd2:	230b      	movs	r3, #11
 8000dd4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000dd6:	2304      	movs	r3, #4
 8000dd8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000dda:	463b      	mov	r3, r7
 8000ddc:	4619      	mov	r1, r3
 8000dde:	480d      	ldr	r0, [pc, #52]	; (8000e14 <MX_ADC1_Init+0x108>)
 8000de0:	f002 fcda 	bl	8003798 <HAL_ADC_ConfigChannel>
 8000de4:	4603      	mov	r3, r0
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d001      	beq.n	8000dee <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000dea:	f001 fde0 	bl	80029ae <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000dee:	230c      	movs	r3, #12
 8000df0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8000df2:	2305      	movs	r3, #5
 8000df4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000df6:	463b      	mov	r3, r7
 8000df8:	4619      	mov	r1, r3
 8000dfa:	4806      	ldr	r0, [pc, #24]	; (8000e14 <MX_ADC1_Init+0x108>)
 8000dfc:	f002 fccc 	bl	8003798 <HAL_ADC_ConfigChannel>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d001      	beq.n	8000e0a <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000e06:	f001 fdd2 	bl	80029ae <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000e0a:	bf00      	nop
 8000e0c:	3710      	adds	r7, #16
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	200000d8 	.word	0x200000d8
 8000e18:	40012000 	.word	0x40012000
 8000e1c:	0f000001 	.word	0x0f000001

08000e20 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b08a      	sub	sp, #40	; 0x28
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e28:	f107 0314 	add.w	r3, r7, #20
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	601a      	str	r2, [r3, #0]
 8000e30:	605a      	str	r2, [r3, #4]
 8000e32:	609a      	str	r2, [r3, #8]
 8000e34:	60da      	str	r2, [r3, #12]
 8000e36:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	4a3c      	ldr	r2, [pc, #240]	; (8000f30 <HAL_ADC_MspInit+0x110>)
 8000e3e:	4293      	cmp	r3, r2
 8000e40:	d171      	bne.n	8000f26 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000e42:	2300      	movs	r3, #0
 8000e44:	613b      	str	r3, [r7, #16]
 8000e46:	4b3b      	ldr	r3, [pc, #236]	; (8000f34 <HAL_ADC_MspInit+0x114>)
 8000e48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e4a:	4a3a      	ldr	r2, [pc, #232]	; (8000f34 <HAL_ADC_MspInit+0x114>)
 8000e4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e50:	6453      	str	r3, [r2, #68]	; 0x44
 8000e52:	4b38      	ldr	r3, [pc, #224]	; (8000f34 <HAL_ADC_MspInit+0x114>)
 8000e54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e5a:	613b      	str	r3, [r7, #16]
 8000e5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e5e:	2300      	movs	r3, #0
 8000e60:	60fb      	str	r3, [r7, #12]
 8000e62:	4b34      	ldr	r3, [pc, #208]	; (8000f34 <HAL_ADC_MspInit+0x114>)
 8000e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e66:	4a33      	ldr	r2, [pc, #204]	; (8000f34 <HAL_ADC_MspInit+0x114>)
 8000e68:	f043 0304 	orr.w	r3, r3, #4
 8000e6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e6e:	4b31      	ldr	r3, [pc, #196]	; (8000f34 <HAL_ADC_MspInit+0x114>)
 8000e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e72:	f003 0304 	and.w	r3, r3, #4
 8000e76:	60fb      	str	r3, [r7, #12]
 8000e78:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	60bb      	str	r3, [r7, #8]
 8000e7e:	4b2d      	ldr	r3, [pc, #180]	; (8000f34 <HAL_ADC_MspInit+0x114>)
 8000e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e82:	4a2c      	ldr	r2, [pc, #176]	; (8000f34 <HAL_ADC_MspInit+0x114>)
 8000e84:	f043 0302 	orr.w	r3, r3, #2
 8000e88:	6313      	str	r3, [r2, #48]	; 0x30
 8000e8a:	4b2a      	ldr	r3, [pc, #168]	; (8000f34 <HAL_ADC_MspInit+0x114>)
 8000e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e8e:	f003 0302 	and.w	r3, r3, #2
 8000e92:	60bb      	str	r3, [r7, #8]
 8000e94:	68bb      	ldr	r3, [r7, #8]
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000e96:	2307      	movs	r3, #7
 8000e98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e9a:	2303      	movs	r3, #3
 8000e9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ea2:	f107 0314 	add.w	r3, r7, #20
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	4823      	ldr	r0, [pc, #140]	; (8000f38 <HAL_ADC_MspInit+0x118>)
 8000eaa:	f003 fc29 	bl	8004700 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000eae:	2303      	movs	r3, #3
 8000eb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000eb2:	2303      	movs	r3, #3
 8000eb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eba:	f107 0314 	add.w	r3, r7, #20
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	481e      	ldr	r0, [pc, #120]	; (8000f3c <HAL_ADC_MspInit+0x11c>)
 8000ec2:	f003 fc1d 	bl	8004700 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000ec6:	4b1e      	ldr	r3, [pc, #120]	; (8000f40 <HAL_ADC_MspInit+0x120>)
 8000ec8:	4a1e      	ldr	r2, [pc, #120]	; (8000f44 <HAL_ADC_MspInit+0x124>)
 8000eca:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000ecc:	4b1c      	ldr	r3, [pc, #112]	; (8000f40 <HAL_ADC_MspInit+0x120>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ed2:	4b1b      	ldr	r3, [pc, #108]	; (8000f40 <HAL_ADC_MspInit+0x120>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ed8:	4b19      	ldr	r3, [pc, #100]	; (8000f40 <HAL_ADC_MspInit+0x120>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000ede:	4b18      	ldr	r3, [pc, #96]	; (8000f40 <HAL_ADC_MspInit+0x120>)
 8000ee0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000ee4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000ee6:	4b16      	ldr	r3, [pc, #88]	; (8000f40 <HAL_ADC_MspInit+0x120>)
 8000ee8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000eec:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000eee:	4b14      	ldr	r3, [pc, #80]	; (8000f40 <HAL_ADC_MspInit+0x120>)
 8000ef0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ef4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000ef6:	4b12      	ldr	r3, [pc, #72]	; (8000f40 <HAL_ADC_MspInit+0x120>)
 8000ef8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000efc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000efe:	4b10      	ldr	r3, [pc, #64]	; (8000f40 <HAL_ADC_MspInit+0x120>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000f04:	4b0e      	ldr	r3, [pc, #56]	; (8000f40 <HAL_ADC_MspInit+0x120>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000f0a:	480d      	ldr	r0, [pc, #52]	; (8000f40 <HAL_ADC_MspInit+0x120>)
 8000f0c:	f002 fff6 	bl	8003efc <HAL_DMA_Init>
 8000f10:	4603      	mov	r3, r0
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d001      	beq.n	8000f1a <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8000f16:	f001 fd4a 	bl	80029ae <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	4a08      	ldr	r2, [pc, #32]	; (8000f40 <HAL_ADC_MspInit+0x120>)
 8000f1e:	639a      	str	r2, [r3, #56]	; 0x38
 8000f20:	4a07      	ldr	r2, [pc, #28]	; (8000f40 <HAL_ADC_MspInit+0x120>)
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000f26:	bf00      	nop
 8000f28:	3728      	adds	r7, #40	; 0x28
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	40012000 	.word	0x40012000
 8000f34:	40023800 	.word	0x40023800
 8000f38:	40020800 	.word	0x40020800
 8000f3c:	40020400 	.word	0x40020400
 8000f40:	20000120 	.word	0x20000120
 8000f44:	40026410 	.word	0x40026410

08000f48 <button_init>:
#include "button.h"

uint16_t button_count[16];
uint16_t spi_button = 0x0000;

void button_init(){
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	2108      	movs	r1, #8
 8000f50:	4802      	ldr	r0, [pc, #8]	; (8000f5c <button_init+0x14>)
 8000f52:	f003 fd71 	bl	8004a38 <HAL_GPIO_WritePin>
}
 8000f56:	bf00      	nop
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	40020c00 	.word	0x40020c00

08000f60 <button_Scan>:

void button_Scan(){
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b084      	sub	sp, #16
 8000f64:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 8000f66:	2200      	movs	r2, #0
 8000f68:	2108      	movs	r1, #8
 8000f6a:	482f      	ldr	r0, [pc, #188]	; (8001028 <button_Scan+0xc8>)
 8000f6c:	f003 fd64 	bl	8004a38 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000f70:	2201      	movs	r2, #1
 8000f72:	2108      	movs	r1, #8
 8000f74:	482c      	ldr	r0, [pc, #176]	; (8001028 <button_Scan+0xc8>)
 8000f76:	f003 fd5f 	bl	8004a38 <HAL_GPIO_WritePin>
	  HAL_SPI_Receive(&hspi1, (void*)&spi_button, 2, 10);
 8000f7a:	230a      	movs	r3, #10
 8000f7c:	2202      	movs	r2, #2
 8000f7e:	492b      	ldr	r1, [pc, #172]	; (800102c <button_Scan+0xcc>)
 8000f80:	482b      	ldr	r0, [pc, #172]	; (8001030 <button_Scan+0xd0>)
 8000f82:	f005 fb6c 	bl	800665e <HAL_SPI_Receive>
	  int button_index = 0;
 8000f86:	2300      	movs	r3, #0
 8000f88:	60fb      	str	r3, [r7, #12]
	  uint16_t mask = 0x8000;
 8000f8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000f8e:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 8000f90:	2300      	movs	r3, #0
 8000f92:	607b      	str	r3, [r7, #4]
 8000f94:	e03f      	b.n	8001016 <button_Scan+0xb6>
		  if(i >= 0 && i <= 3){
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	db06      	blt.n	8000faa <button_Scan+0x4a>
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	2b03      	cmp	r3, #3
 8000fa0:	dc03      	bgt.n	8000faa <button_Scan+0x4a>
			  button_index = i + 4; // do theo schematic th spi gi ko ging nh button trn mch
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	3304      	adds	r3, #4
 8000fa6:	60fb      	str	r3, [r7, #12]
 8000fa8:	e018      	b.n	8000fdc <button_Scan+0x7c>
		  } else if (i >= 4 && i <= 7){  //-> cn convert li cho n ng vi th t mnh mn
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	2b03      	cmp	r3, #3
 8000fae:	dd07      	ble.n	8000fc0 <button_Scan+0x60>
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	2b07      	cmp	r3, #7
 8000fb4:	dc04      	bgt.n	8000fc0 <button_Scan+0x60>
			  button_index = 7 - i;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	f1c3 0307 	rsb	r3, r3, #7
 8000fbc:	60fb      	str	r3, [r7, #12]
 8000fbe:	e00d      	b.n	8000fdc <button_Scan+0x7c>
		  } else if (i >= 8 && i <= 11){
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	2b07      	cmp	r3, #7
 8000fc4:	dd06      	ble.n	8000fd4 <button_Scan+0x74>
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	2b0b      	cmp	r3, #11
 8000fca:	dc03      	bgt.n	8000fd4 <button_Scan+0x74>
			  button_index = i + 4;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	3304      	adds	r3, #4
 8000fd0:	60fb      	str	r3, [r7, #12]
 8000fd2:	e003      	b.n	8000fdc <button_Scan+0x7c>
		  } else {
			  button_index = 23 - i;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	f1c3 0317 	rsb	r3, r3, #23
 8000fda:	60fb      	str	r3, [r7, #12]
		  }
		  if(spi_button & mask) button_count[button_index] = 0;
 8000fdc:	4b13      	ldr	r3, [pc, #76]	; (800102c <button_Scan+0xcc>)
 8000fde:	881a      	ldrh	r2, [r3, #0]
 8000fe0:	897b      	ldrh	r3, [r7, #10]
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	b29b      	uxth	r3, r3
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d005      	beq.n	8000ff6 <button_Scan+0x96>
 8000fea:	4a12      	ldr	r2, [pc, #72]	; (8001034 <button_Scan+0xd4>)
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	2100      	movs	r1, #0
 8000ff0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000ff4:	e009      	b.n	800100a <button_Scan+0xaa>
		  else button_count[button_index]++;
 8000ff6:	4a0f      	ldr	r2, [pc, #60]	; (8001034 <button_Scan+0xd4>)
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ffe:	3301      	adds	r3, #1
 8001000:	b299      	uxth	r1, r3
 8001002:	4a0c      	ldr	r2, [pc, #48]	; (8001034 <button_Scan+0xd4>)
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
//		  if(spi_button & mask) button_count[i] = 0;
//		  else button_count[i]++;
		  mask = mask >> 1;
 800100a:	897b      	ldrh	r3, [r7, #10]
 800100c:	085b      	lsrs	r3, r3, #1
 800100e:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	3301      	adds	r3, #1
 8001014:	607b      	str	r3, [r7, #4]
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	2b0f      	cmp	r3, #15
 800101a:	ddbc      	ble.n	8000f96 <button_Scan+0x36>
	  }
}
 800101c:	bf00      	nop
 800101e:	bf00      	nop
 8001020:	3710      	adds	r7, #16
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	40020c00 	.word	0x40020c00
 800102c:	20000048 	.word	0x20000048
 8001030:	200002a4 	.word	0x200002a4
 8001034:	20000180 	.word	0x20000180

08001038 <buzzer_init>:

#include "buzzer.h"

uint8_t duty_cycle = 0;

void buzzer_init(){
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 800103c:	2100      	movs	r1, #0
 800103e:	4802      	ldr	r0, [pc, #8]	; (8001048 <buzzer_init+0x10>)
 8001040:	f006 f84e 	bl	80070e0 <HAL_TIM_PWM_Start>
}
 8001044:	bf00      	nop
 8001046:	bd80      	pop	{r7, pc}
 8001048:	200002fc 	.word	0x200002fc

0800104c <buzzer_SetVolume>:

void buzzer_SetVolume(uint8_t _duty_cycle){
 800104c:	b480      	push	{r7}
 800104e:	b083      	sub	sp, #12
 8001050:	af00      	add	r7, sp, #0
 8001052:	4603      	mov	r3, r0
 8001054:	71fb      	strb	r3, [r7, #7]
	duty_cycle = _duty_cycle;
 8001056:	4a07      	ldr	r2, [pc, #28]	; (8001074 <buzzer_SetVolume+0x28>)
 8001058:	79fb      	ldrb	r3, [r7, #7]
 800105a:	7013      	strb	r3, [r2, #0]
	__HAL_TIM_SET_COMPARE(&htim13, TIM_CHANNEL_1,duty_cycle);
 800105c:	4b05      	ldr	r3, [pc, #20]	; (8001074 <buzzer_SetVolume+0x28>)
 800105e:	781a      	ldrb	r2, [r3, #0]
 8001060:	4b05      	ldr	r3, [pc, #20]	; (8001078 <buzzer_SetVolume+0x2c>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001066:	bf00      	nop
 8001068:	370c      	adds	r7, #12
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop
 8001074:	2000004a 	.word	0x2000004a
 8001078:	200002fc 	.word	0x200002fc

0800107c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001082:	2300      	movs	r3, #0
 8001084:	607b      	str	r3, [r7, #4]
 8001086:	4b0c      	ldr	r3, [pc, #48]	; (80010b8 <MX_DMA_Init+0x3c>)
 8001088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800108a:	4a0b      	ldr	r2, [pc, #44]	; (80010b8 <MX_DMA_Init+0x3c>)
 800108c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001090:	6313      	str	r3, [r2, #48]	; 0x30
 8001092:	4b09      	ldr	r3, [pc, #36]	; (80010b8 <MX_DMA_Init+0x3c>)
 8001094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001096:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800109a:	607b      	str	r3, [r7, #4]
 800109c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800109e:	2200      	movs	r2, #0
 80010a0:	2100      	movs	r1, #0
 80010a2:	2038      	movs	r0, #56	; 0x38
 80010a4:	f002 fef3 	bl	8003e8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80010a8:	2038      	movs	r0, #56	; 0x38
 80010aa:	f002 ff0c 	bl	8003ec6 <HAL_NVIC_EnableIRQ>

}
 80010ae:	bf00      	nop
 80010b0:	3708      	adds	r7, #8
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	40023800 	.word	0x40023800

080010bc <ds3231_init>:
uint8_t ds3231_date;
uint8_t ds3231_day;
uint8_t ds3231_month;
uint8_t ds3231_year;

void ds3231_init(){
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
	ds3231_buffer[0] = DEC2BCD(30); //second
 80010c0:	201e      	movs	r0, #30
 80010c2:	f002 f913 	bl	80032ec <DEC2BCD>
 80010c6:	4603      	mov	r3, r0
 80010c8:	461a      	mov	r2, r3
 80010ca:	4b17      	ldr	r3, [pc, #92]	; (8001128 <ds3231_init+0x6c>)
 80010cc:	701a      	strb	r2, [r3, #0]
	ds3231_buffer[1] = DEC2BCD(22); //minute
 80010ce:	2016      	movs	r0, #22
 80010d0:	f002 f90c 	bl	80032ec <DEC2BCD>
 80010d4:	4603      	mov	r3, r0
 80010d6:	461a      	mov	r2, r3
 80010d8:	4b13      	ldr	r3, [pc, #76]	; (8001128 <ds3231_init+0x6c>)
 80010da:	705a      	strb	r2, [r3, #1]
	ds3231_buffer[2] = DEC2BCD(21); //hour
 80010dc:	2015      	movs	r0, #21
 80010de:	f002 f905 	bl	80032ec <DEC2BCD>
 80010e2:	4603      	mov	r3, r0
 80010e4:	461a      	mov	r2, r3
 80010e6:	4b10      	ldr	r3, [pc, #64]	; (8001128 <ds3231_init+0x6c>)
 80010e8:	709a      	strb	r2, [r3, #2]
	ds3231_buffer[3] = DEC2BCD(6);  //day
 80010ea:	2006      	movs	r0, #6
 80010ec:	f002 f8fe 	bl	80032ec <DEC2BCD>
 80010f0:	4603      	mov	r3, r0
 80010f2:	461a      	mov	r2, r3
 80010f4:	4b0c      	ldr	r3, [pc, #48]	; (8001128 <ds3231_init+0x6c>)
 80010f6:	70da      	strb	r2, [r3, #3]
	ds3231_buffer[4] = DEC2BCD(15); //date
 80010f8:	200f      	movs	r0, #15
 80010fa:	f002 f8f7 	bl	80032ec <DEC2BCD>
 80010fe:	4603      	mov	r3, r0
 8001100:	461a      	mov	r2, r3
 8001102:	4b09      	ldr	r3, [pc, #36]	; (8001128 <ds3231_init+0x6c>)
 8001104:	711a      	strb	r2, [r3, #4]
	ds3231_buffer[5] = DEC2BCD(9);  //month
 8001106:	2009      	movs	r0, #9
 8001108:	f002 f8f0 	bl	80032ec <DEC2BCD>
 800110c:	4603      	mov	r3, r0
 800110e:	461a      	mov	r2, r3
 8001110:	4b05      	ldr	r3, [pc, #20]	; (8001128 <ds3231_init+0x6c>)
 8001112:	715a      	strb	r2, [r3, #5]
	ds3231_buffer[6] = DEC2BCD(23); //year
 8001114:	2017      	movs	r0, #23
 8001116:	f002 f8e9 	bl	80032ec <DEC2BCD>
 800111a:	4603      	mov	r3, r0
 800111c:	461a      	mov	r2, r3
 800111e:	4b02      	ldr	r3, [pc, #8]	; (8001128 <ds3231_init+0x6c>)
 8001120:	719a      	strb	r2, [r3, #6]
}
 8001122:	bf00      	nop
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	200001a8 	.word	0x200001a8

0800112c <ds3231_Write>:

void ds3231_Write(uint8_t address, uint8_t value){
 800112c:	b580      	push	{r7, lr}
 800112e:	b088      	sub	sp, #32
 8001130:	af04      	add	r7, sp, #16
 8001132:	4603      	mov	r3, r0
 8001134:	460a      	mov	r2, r1
 8001136:	71fb      	strb	r3, [r7, #7]
 8001138:	4613      	mov	r3, r2
 800113a:	71bb      	strb	r3, [r7, #6]
	uint8_t temp = DEC2BCD(value);
 800113c:	79bb      	ldrb	r3, [r7, #6]
 800113e:	4618      	mov	r0, r3
 8001140:	f002 f8d4 	bl	80032ec <DEC2BCD>
 8001144:	4603      	mov	r3, r0
 8001146:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, address, I2C_MEMADD_SIZE_8BIT, &temp, 1,10);
 8001148:	79fb      	ldrb	r3, [r7, #7]
 800114a:	b29a      	uxth	r2, r3
 800114c:	230a      	movs	r3, #10
 800114e:	9302      	str	r3, [sp, #8]
 8001150:	2301      	movs	r3, #1
 8001152:	9301      	str	r3, [sp, #4]
 8001154:	f107 030f 	add.w	r3, r7, #15
 8001158:	9300      	str	r3, [sp, #0]
 800115a:	2301      	movs	r3, #1
 800115c:	21d0      	movs	r1, #208	; 0xd0
 800115e:	4803      	ldr	r0, [pc, #12]	; (800116c <ds3231_Write+0x40>)
 8001160:	f003 fdc8 	bl	8004cf4 <HAL_I2C_Mem_Write>
}
 8001164:	bf00      	nop
 8001166:	3710      	adds	r7, #16
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}
 800116c:	20000200 	.word	0x20000200

08001170 <ds3231_ReadTime>:

void ds3231_ReadTime(){
 8001170:	b580      	push	{r7, lr}
 8001172:	b084      	sub	sp, #16
 8001174:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Read(&hi2c1, DS3231_ADDRESS, 0x00, I2C_MEMADD_SIZE_8BIT, ds3231_buffer, 7, 10);
 8001176:	230a      	movs	r3, #10
 8001178:	9302      	str	r3, [sp, #8]
 800117a:	2307      	movs	r3, #7
 800117c:	9301      	str	r3, [sp, #4]
 800117e:	4b25      	ldr	r3, [pc, #148]	; (8001214 <ds3231_ReadTime+0xa4>)
 8001180:	9300      	str	r3, [sp, #0]
 8001182:	2301      	movs	r3, #1
 8001184:	2200      	movs	r2, #0
 8001186:	21d0      	movs	r1, #208	; 0xd0
 8001188:	4823      	ldr	r0, [pc, #140]	; (8001218 <ds3231_ReadTime+0xa8>)
 800118a:	f003 fead 	bl	8004ee8 <HAL_I2C_Mem_Read>
	ds3231_sec = BCD2DEC(ds3231_buffer[0]);
 800118e:	4b21      	ldr	r3, [pc, #132]	; (8001214 <ds3231_ReadTime+0xa4>)
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	4618      	mov	r0, r3
 8001194:	f002 f890 	bl	80032b8 <BCD2DEC>
 8001198:	4603      	mov	r3, r0
 800119a:	461a      	mov	r2, r3
 800119c:	4b1f      	ldr	r3, [pc, #124]	; (800121c <ds3231_ReadTime+0xac>)
 800119e:	701a      	strb	r2, [r3, #0]
	ds3231_min = BCD2DEC(ds3231_buffer[1]);
 80011a0:	4b1c      	ldr	r3, [pc, #112]	; (8001214 <ds3231_ReadTime+0xa4>)
 80011a2:	785b      	ldrb	r3, [r3, #1]
 80011a4:	4618      	mov	r0, r3
 80011a6:	f002 f887 	bl	80032b8 <BCD2DEC>
 80011aa:	4603      	mov	r3, r0
 80011ac:	461a      	mov	r2, r3
 80011ae:	4b1c      	ldr	r3, [pc, #112]	; (8001220 <ds3231_ReadTime+0xb0>)
 80011b0:	701a      	strb	r2, [r3, #0]
	ds3231_hours = BCD2DEC(ds3231_buffer[2]);
 80011b2:	4b18      	ldr	r3, [pc, #96]	; (8001214 <ds3231_ReadTime+0xa4>)
 80011b4:	789b      	ldrb	r3, [r3, #2]
 80011b6:	4618      	mov	r0, r3
 80011b8:	f002 f87e 	bl	80032b8 <BCD2DEC>
 80011bc:	4603      	mov	r3, r0
 80011be:	461a      	mov	r2, r3
 80011c0:	4b18      	ldr	r3, [pc, #96]	; (8001224 <ds3231_ReadTime+0xb4>)
 80011c2:	701a      	strb	r2, [r3, #0]
	ds3231_day = BCD2DEC(ds3231_buffer[3]);
 80011c4:	4b13      	ldr	r3, [pc, #76]	; (8001214 <ds3231_ReadTime+0xa4>)
 80011c6:	78db      	ldrb	r3, [r3, #3]
 80011c8:	4618      	mov	r0, r3
 80011ca:	f002 f875 	bl	80032b8 <BCD2DEC>
 80011ce:	4603      	mov	r3, r0
 80011d0:	461a      	mov	r2, r3
 80011d2:	4b15      	ldr	r3, [pc, #84]	; (8001228 <ds3231_ReadTime+0xb8>)
 80011d4:	701a      	strb	r2, [r3, #0]
	ds3231_date = BCD2DEC(ds3231_buffer[4]);
 80011d6:	4b0f      	ldr	r3, [pc, #60]	; (8001214 <ds3231_ReadTime+0xa4>)
 80011d8:	791b      	ldrb	r3, [r3, #4]
 80011da:	4618      	mov	r0, r3
 80011dc:	f002 f86c 	bl	80032b8 <BCD2DEC>
 80011e0:	4603      	mov	r3, r0
 80011e2:	461a      	mov	r2, r3
 80011e4:	4b11      	ldr	r3, [pc, #68]	; (800122c <ds3231_ReadTime+0xbc>)
 80011e6:	701a      	strb	r2, [r3, #0]
	ds3231_month = BCD2DEC(ds3231_buffer[5]);
 80011e8:	4b0a      	ldr	r3, [pc, #40]	; (8001214 <ds3231_ReadTime+0xa4>)
 80011ea:	795b      	ldrb	r3, [r3, #5]
 80011ec:	4618      	mov	r0, r3
 80011ee:	f002 f863 	bl	80032b8 <BCD2DEC>
 80011f2:	4603      	mov	r3, r0
 80011f4:	461a      	mov	r2, r3
 80011f6:	4b0e      	ldr	r3, [pc, #56]	; (8001230 <ds3231_ReadTime+0xc0>)
 80011f8:	701a      	strb	r2, [r3, #0]
	ds3231_year = BCD2DEC(ds3231_buffer[6]);
 80011fa:	4b06      	ldr	r3, [pc, #24]	; (8001214 <ds3231_ReadTime+0xa4>)
 80011fc:	799b      	ldrb	r3, [r3, #6]
 80011fe:	4618      	mov	r0, r3
 8001200:	f002 f85a 	bl	80032b8 <BCD2DEC>
 8001204:	4603      	mov	r3, r0
 8001206:	461a      	mov	r2, r3
 8001208:	4b0a      	ldr	r3, [pc, #40]	; (8001234 <ds3231_ReadTime+0xc4>)
 800120a:	701a      	strb	r2, [r3, #0]
}
 800120c:	bf00      	nop
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	200001a8 	.word	0x200001a8
 8001218:	20000200 	.word	0x20000200
 800121c:	200001a0 	.word	0x200001a0
 8001220:	200001a2 	.word	0x200001a2
 8001224:	200001a5 	.word	0x200001a5
 8001228:	200001a4 	.word	0x200001a4
 800122c:	200001a3 	.word	0x200001a3
 8001230:	200001a6 	.word	0x200001a6
 8001234:	200001a1 	.word	0x200001a1

08001238 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b08e      	sub	sp, #56	; 0x38
 800123c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 800123e:	f107 031c 	add.w	r3, r7, #28
 8001242:	2200      	movs	r2, #0
 8001244:	601a      	str	r2, [r3, #0]
 8001246:	605a      	str	r2, [r3, #4]
 8001248:	609a      	str	r2, [r3, #8]
 800124a:	60da      	str	r2, [r3, #12]
 800124c:	611a      	str	r2, [r3, #16]
 800124e:	615a      	str	r2, [r3, #20]
 8001250:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8001252:	463b      	mov	r3, r7
 8001254:	2200      	movs	r2, #0
 8001256:	601a      	str	r2, [r3, #0]
 8001258:	605a      	str	r2, [r3, #4]
 800125a:	609a      	str	r2, [r3, #8]
 800125c:	60da      	str	r2, [r3, #12]
 800125e:	611a      	str	r2, [r3, #16]
 8001260:	615a      	str	r2, [r3, #20]
 8001262:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8001264:	4b2f      	ldr	r3, [pc, #188]	; (8001324 <MX_FSMC_Init+0xec>)
 8001266:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 800126a:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 800126c:	4b2d      	ldr	r3, [pc, #180]	; (8001324 <MX_FSMC_Init+0xec>)
 800126e:	4a2e      	ldr	r2, [pc, #184]	; (8001328 <MX_FSMC_Init+0xf0>)
 8001270:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8001272:	4b2c      	ldr	r3, [pc, #176]	; (8001324 <MX_FSMC_Init+0xec>)
 8001274:	2200      	movs	r2, #0
 8001276:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001278:	4b2a      	ldr	r3, [pc, #168]	; (8001324 <MX_FSMC_Init+0xec>)
 800127a:	2200      	movs	r2, #0
 800127c:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 800127e:	4b29      	ldr	r3, [pc, #164]	; (8001324 <MX_FSMC_Init+0xec>)
 8001280:	2200      	movs	r2, #0
 8001282:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001284:	4b27      	ldr	r3, [pc, #156]	; (8001324 <MX_FSMC_Init+0xec>)
 8001286:	2210      	movs	r2, #16
 8001288:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 800128a:	4b26      	ldr	r3, [pc, #152]	; (8001324 <MX_FSMC_Init+0xec>)
 800128c:	2200      	movs	r2, #0
 800128e:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001290:	4b24      	ldr	r3, [pc, #144]	; (8001324 <MX_FSMC_Init+0xec>)
 8001292:	2200      	movs	r2, #0
 8001294:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8001296:	4b23      	ldr	r3, [pc, #140]	; (8001324 <MX_FSMC_Init+0xec>)
 8001298:	2200      	movs	r2, #0
 800129a:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 800129c:	4b21      	ldr	r3, [pc, #132]	; (8001324 <MX_FSMC_Init+0xec>)
 800129e:	2200      	movs	r2, #0
 80012a0:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80012a2:	4b20      	ldr	r3, [pc, #128]	; (8001324 <MX_FSMC_Init+0xec>)
 80012a4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80012a8:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80012aa:	4b1e      	ldr	r3, [pc, #120]	; (8001324 <MX_FSMC_Init+0xec>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 80012b0:	4b1c      	ldr	r3, [pc, #112]	; (8001324 <MX_FSMC_Init+0xec>)
 80012b2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80012b6:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80012b8:	4b1a      	ldr	r3, [pc, #104]	; (8001324 <MX_FSMC_Init+0xec>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80012be:	4b19      	ldr	r3, [pc, #100]	; (8001324 <MX_FSMC_Init+0xec>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 80012c4:	4b17      	ldr	r3, [pc, #92]	; (8001324 <MX_FSMC_Init+0xec>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 80012ca:	230f      	movs	r3, #15
 80012cc:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 80012ce:	230f      	movs	r3, #15
 80012d0:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 80012d2:	233c      	movs	r3, #60	; 0x3c
 80012d4:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 80012d6:	2300      	movs	r3, #0
 80012d8:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 80012da:	2310      	movs	r3, #16
 80012dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 80012de:	2311      	movs	r3, #17
 80012e0:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80012e2:	2300      	movs	r3, #0
 80012e4:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 80012e6:	2308      	movs	r3, #8
 80012e8:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 80012ea:	230f      	movs	r3, #15
 80012ec:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 80012ee:	2309      	movs	r3, #9
 80012f0:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 80012f2:	2300      	movs	r3, #0
 80012f4:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 80012f6:	2310      	movs	r3, #16
 80012f8:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 80012fa:	2311      	movs	r3, #17
 80012fc:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 80012fe:	2300      	movs	r3, #0
 8001300:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8001302:	463a      	mov	r2, r7
 8001304:	f107 031c 	add.w	r3, r7, #28
 8001308:	4619      	mov	r1, r3
 800130a:	4806      	ldr	r0, [pc, #24]	; (8001324 <MX_FSMC_Init+0xec>)
 800130c:	f005 fd8a 	bl	8006e24 <HAL_SRAM_Init>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 8001316:	f001 fb4a 	bl	80029ae <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 800131a:	bf00      	nop
 800131c:	3738      	adds	r7, #56	; 0x38
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	200001b0 	.word	0x200001b0
 8001328:	a0000104 	.word	0xa0000104

0800132c <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 800132c:	b580      	push	{r7, lr}
 800132e:	b086      	sub	sp, #24
 8001330:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001332:	1d3b      	adds	r3, r7, #4
 8001334:	2200      	movs	r2, #0
 8001336:	601a      	str	r2, [r3, #0]
 8001338:	605a      	str	r2, [r3, #4]
 800133a:	609a      	str	r2, [r3, #8]
 800133c:	60da      	str	r2, [r3, #12]
 800133e:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8001340:	4b1c      	ldr	r3, [pc, #112]	; (80013b4 <HAL_FSMC_MspInit+0x88>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d131      	bne.n	80013ac <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8001348:	4b1a      	ldr	r3, [pc, #104]	; (80013b4 <HAL_FSMC_MspInit+0x88>)
 800134a:	2201      	movs	r2, #1
 800134c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 800134e:	2300      	movs	r3, #0
 8001350:	603b      	str	r3, [r7, #0]
 8001352:	4b19      	ldr	r3, [pc, #100]	; (80013b8 <HAL_FSMC_MspInit+0x8c>)
 8001354:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001356:	4a18      	ldr	r2, [pc, #96]	; (80013b8 <HAL_FSMC_MspInit+0x8c>)
 8001358:	f043 0301 	orr.w	r3, r3, #1
 800135c:	6393      	str	r3, [r2, #56]	; 0x38
 800135e:	4b16      	ldr	r3, [pc, #88]	; (80013b8 <HAL_FSMC_MspInit+0x8c>)
 8001360:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001362:	f003 0301 	and.w	r3, r3, #1
 8001366:	603b      	str	r3, [r7, #0]
 8001368:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 800136a:	f64f 7388 	movw	r3, #65416	; 0xff88
 800136e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001370:	2302      	movs	r3, #2
 8001372:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001374:	2300      	movs	r3, #0
 8001376:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001378:	2303      	movs	r3, #3
 800137a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 800137c:	230c      	movs	r3, #12
 800137e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001380:	1d3b      	adds	r3, r7, #4
 8001382:	4619      	mov	r1, r3
 8001384:	480d      	ldr	r0, [pc, #52]	; (80013bc <HAL_FSMC_MspInit+0x90>)
 8001386:	f003 f9bb 	bl	8004700 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 800138a:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 800138e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001390:	2302      	movs	r3, #2
 8001392:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001394:	2300      	movs	r3, #0
 8001396:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001398:	2303      	movs	r3, #3
 800139a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 800139c:	230c      	movs	r3, #12
 800139e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013a0:	1d3b      	adds	r3, r7, #4
 80013a2:	4619      	mov	r1, r3
 80013a4:	4806      	ldr	r0, [pc, #24]	; (80013c0 <HAL_FSMC_MspInit+0x94>)
 80013a6:	f003 f9ab 	bl	8004700 <HAL_GPIO_Init>
 80013aa:	e000      	b.n	80013ae <HAL_FSMC_MspInit+0x82>
    return;
 80013ac:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80013ae:	3718      	adds	r7, #24
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	2000004c 	.word	0x2000004c
 80013b8:	40023800 	.word	0x40023800
 80013bc:	40021000 	.word	0x40021000
 80013c0:	40020c00 	.word	0x40020c00

080013c4 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 80013cc:	f7ff ffae 	bl	800132c <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80013d0:	bf00      	nop
 80013d2:	3708      	adds	r7, #8
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}

080013d8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b08e      	sub	sp, #56	; 0x38
 80013dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013e2:	2200      	movs	r2, #0
 80013e4:	601a      	str	r2, [r3, #0]
 80013e6:	605a      	str	r2, [r3, #4]
 80013e8:	609a      	str	r2, [r3, #8]
 80013ea:	60da      	str	r2, [r3, #12]
 80013ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80013ee:	2300      	movs	r3, #0
 80013f0:	623b      	str	r3, [r7, #32]
 80013f2:	4b76      	ldr	r3, [pc, #472]	; (80015cc <MX_GPIO_Init+0x1f4>)
 80013f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f6:	4a75      	ldr	r2, [pc, #468]	; (80015cc <MX_GPIO_Init+0x1f4>)
 80013f8:	f043 0310 	orr.w	r3, r3, #16
 80013fc:	6313      	str	r3, [r2, #48]	; 0x30
 80013fe:	4b73      	ldr	r3, [pc, #460]	; (80015cc <MX_GPIO_Init+0x1f4>)
 8001400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001402:	f003 0310 	and.w	r3, r3, #16
 8001406:	623b      	str	r3, [r7, #32]
 8001408:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800140a:	2300      	movs	r3, #0
 800140c:	61fb      	str	r3, [r7, #28]
 800140e:	4b6f      	ldr	r3, [pc, #444]	; (80015cc <MX_GPIO_Init+0x1f4>)
 8001410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001412:	4a6e      	ldr	r2, [pc, #440]	; (80015cc <MX_GPIO_Init+0x1f4>)
 8001414:	f043 0304 	orr.w	r3, r3, #4
 8001418:	6313      	str	r3, [r2, #48]	; 0x30
 800141a:	4b6c      	ldr	r3, [pc, #432]	; (80015cc <MX_GPIO_Init+0x1f4>)
 800141c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141e:	f003 0304 	and.w	r3, r3, #4
 8001422:	61fb      	str	r3, [r7, #28]
 8001424:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001426:	2300      	movs	r3, #0
 8001428:	61bb      	str	r3, [r7, #24]
 800142a:	4b68      	ldr	r3, [pc, #416]	; (80015cc <MX_GPIO_Init+0x1f4>)
 800142c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800142e:	4a67      	ldr	r2, [pc, #412]	; (80015cc <MX_GPIO_Init+0x1f4>)
 8001430:	f043 0320 	orr.w	r3, r3, #32
 8001434:	6313      	str	r3, [r2, #48]	; 0x30
 8001436:	4b65      	ldr	r3, [pc, #404]	; (80015cc <MX_GPIO_Init+0x1f4>)
 8001438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800143a:	f003 0320 	and.w	r3, r3, #32
 800143e:	61bb      	str	r3, [r7, #24]
 8001440:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001442:	2300      	movs	r3, #0
 8001444:	617b      	str	r3, [r7, #20]
 8001446:	4b61      	ldr	r3, [pc, #388]	; (80015cc <MX_GPIO_Init+0x1f4>)
 8001448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800144a:	4a60      	ldr	r2, [pc, #384]	; (80015cc <MX_GPIO_Init+0x1f4>)
 800144c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001450:	6313      	str	r3, [r2, #48]	; 0x30
 8001452:	4b5e      	ldr	r3, [pc, #376]	; (80015cc <MX_GPIO_Init+0x1f4>)
 8001454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001456:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800145a:	617b      	str	r3, [r7, #20]
 800145c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800145e:	2300      	movs	r3, #0
 8001460:	613b      	str	r3, [r7, #16]
 8001462:	4b5a      	ldr	r3, [pc, #360]	; (80015cc <MX_GPIO_Init+0x1f4>)
 8001464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001466:	4a59      	ldr	r2, [pc, #356]	; (80015cc <MX_GPIO_Init+0x1f4>)
 8001468:	f043 0301 	orr.w	r3, r3, #1
 800146c:	6313      	str	r3, [r2, #48]	; 0x30
 800146e:	4b57      	ldr	r3, [pc, #348]	; (80015cc <MX_GPIO_Init+0x1f4>)
 8001470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001472:	f003 0301 	and.w	r3, r3, #1
 8001476:	613b      	str	r3, [r7, #16]
 8001478:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800147a:	2300      	movs	r3, #0
 800147c:	60fb      	str	r3, [r7, #12]
 800147e:	4b53      	ldr	r3, [pc, #332]	; (80015cc <MX_GPIO_Init+0x1f4>)
 8001480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001482:	4a52      	ldr	r2, [pc, #328]	; (80015cc <MX_GPIO_Init+0x1f4>)
 8001484:	f043 0302 	orr.w	r3, r3, #2
 8001488:	6313      	str	r3, [r2, #48]	; 0x30
 800148a:	4b50      	ldr	r3, [pc, #320]	; (80015cc <MX_GPIO_Init+0x1f4>)
 800148c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800148e:	f003 0302 	and.w	r3, r3, #2
 8001492:	60fb      	str	r3, [r7, #12]
 8001494:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001496:	2300      	movs	r3, #0
 8001498:	60bb      	str	r3, [r7, #8]
 800149a:	4b4c      	ldr	r3, [pc, #304]	; (80015cc <MX_GPIO_Init+0x1f4>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149e:	4a4b      	ldr	r2, [pc, #300]	; (80015cc <MX_GPIO_Init+0x1f4>)
 80014a0:	f043 0308 	orr.w	r3, r3, #8
 80014a4:	6313      	str	r3, [r2, #48]	; 0x30
 80014a6:	4b49      	ldr	r3, [pc, #292]	; (80015cc <MX_GPIO_Init+0x1f4>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014aa:	f003 0308 	and.w	r3, r3, #8
 80014ae:	60bb      	str	r3, [r7, #8]
 80014b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80014b2:	2300      	movs	r3, #0
 80014b4:	607b      	str	r3, [r7, #4]
 80014b6:	4b45      	ldr	r3, [pc, #276]	; (80015cc <MX_GPIO_Init+0x1f4>)
 80014b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ba:	4a44      	ldr	r2, [pc, #272]	; (80015cc <MX_GPIO_Init+0x1f4>)
 80014bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80014c0:	6313      	str	r3, [r2, #48]	; 0x30
 80014c2:	4b42      	ldr	r3, [pc, #264]	; (80015cc <MX_GPIO_Init+0x1f4>)
 80014c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80014ca:	607b      	str	r3, [r7, #4]
 80014cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 80014ce:	2200      	movs	r2, #0
 80014d0:	2170      	movs	r1, #112	; 0x70
 80014d2:	483f      	ldr	r0, [pc, #252]	; (80015d0 <MX_GPIO_Init+0x1f8>)
 80014d4:	f003 fab0 	bl	8004a38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 80014d8:	2200      	movs	r2, #0
 80014da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014de:	483d      	ldr	r0, [pc, #244]	; (80015d4 <MX_GPIO_Init+0x1fc>)
 80014e0:	f003 faaa 	bl	8004a38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 80014e4:	2200      	movs	r2, #0
 80014e6:	2140      	movs	r1, #64	; 0x40
 80014e8:	483b      	ldr	r0, [pc, #236]	; (80015d8 <MX_GPIO_Init+0x200>)
 80014ea:	f003 faa5 	bl	8004a38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 80014ee:	2200      	movs	r2, #0
 80014f0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014f4:	4839      	ldr	r0, [pc, #228]	; (80015dc <MX_GPIO_Init+0x204>)
 80014f6:	f003 fa9f 	bl	8004a38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 80014fa:	2200      	movs	r2, #0
 80014fc:	2108      	movs	r1, #8
 80014fe:	4838      	ldr	r0, [pc, #224]	; (80015e0 <MX_GPIO_Init+0x208>)
 8001500:	f003 fa9a 	bl	8004a38 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 8001504:	2370      	movs	r3, #112	; 0x70
 8001506:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001508:	2301      	movs	r3, #1
 800150a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150c:	2300      	movs	r3, #0
 800150e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001510:	2300      	movs	r3, #0
 8001512:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001514:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001518:	4619      	mov	r1, r3
 800151a:	482d      	ldr	r0, [pc, #180]	; (80015d0 <MX_GPIO_Init+0x1f8>)
 800151c:	f003 f8f0 	bl	8004700 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 8001520:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001524:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001526:	2301      	movs	r3, #1
 8001528:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152a:	2300      	movs	r3, #0
 800152c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800152e:	2300      	movs	r3, #0
 8001530:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 8001532:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001536:	4619      	mov	r1, r3
 8001538:	4826      	ldr	r0, [pc, #152]	; (80015d4 <MX_GPIO_Init+0x1fc>)
 800153a:	f003 f8e1 	bl	8004700 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 800153e:	23c0      	movs	r3, #192	; 0xc0
 8001540:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001542:	2300      	movs	r3, #0
 8001544:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001546:	2300      	movs	r3, #0
 8001548:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800154a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800154e:	4619      	mov	r1, r3
 8001550:	4822      	ldr	r0, [pc, #136]	; (80015dc <MX_GPIO_Init+0x204>)
 8001552:	f003 f8d5 	bl	8004700 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 8001556:	2330      	movs	r3, #48	; 0x30
 8001558:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800155a:	2300      	movs	r3, #0
 800155c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155e:	2300      	movs	r3, #0
 8001560:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001562:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001566:	4619      	mov	r1, r3
 8001568:	481a      	ldr	r0, [pc, #104]	; (80015d4 <MX_GPIO_Init+0x1fc>)
 800156a:	f003 f8c9 	bl	8004700 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 800156e:	2340      	movs	r3, #64	; 0x40
 8001570:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001572:	2301      	movs	r3, #1
 8001574:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001576:	2300      	movs	r3, #0
 8001578:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800157a:	2300      	movs	r3, #0
 800157c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 800157e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001582:	4619      	mov	r1, r3
 8001584:	4814      	ldr	r0, [pc, #80]	; (80015d8 <MX_GPIO_Init+0x200>)
 8001586:	f003 f8bb 	bl	8004700 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 800158a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800158e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001590:	2301      	movs	r3, #1
 8001592:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001594:	2300      	movs	r3, #0
 8001596:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001598:	2300      	movs	r3, #0
 800159a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 800159c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015a0:	4619      	mov	r1, r3
 80015a2:	480e      	ldr	r0, [pc, #56]	; (80015dc <MX_GPIO_Init+0x204>)
 80015a4:	f003 f8ac 	bl	8004700 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 80015a8:	2308      	movs	r3, #8
 80015aa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ac:	2301      	movs	r3, #1
 80015ae:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b0:	2300      	movs	r3, #0
 80015b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b4:	2300      	movs	r3, #0
 80015b6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 80015b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015bc:	4619      	mov	r1, r3
 80015be:	4808      	ldr	r0, [pc, #32]	; (80015e0 <MX_GPIO_Init+0x208>)
 80015c0:	f003 f89e 	bl	8004700 <HAL_GPIO_Init>

}
 80015c4:	bf00      	nop
 80015c6:	3738      	adds	r7, #56	; 0x38
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	40023800 	.word	0x40023800
 80015d0:	40021000 	.word	0x40021000
 80015d4:	40020800 	.word	0x40020800
 80015d8:	40021800 	.word	0x40021800
 80015dc:	40020000 	.word	0x40020000
 80015e0:	40020c00 	.word	0x40020c00

080015e4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80015e8:	4b12      	ldr	r3, [pc, #72]	; (8001634 <MX_I2C1_Init+0x50>)
 80015ea:	4a13      	ldr	r2, [pc, #76]	; (8001638 <MX_I2C1_Init+0x54>)
 80015ec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80015ee:	4b11      	ldr	r3, [pc, #68]	; (8001634 <MX_I2C1_Init+0x50>)
 80015f0:	4a12      	ldr	r2, [pc, #72]	; (800163c <MX_I2C1_Init+0x58>)
 80015f2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015f4:	4b0f      	ldr	r3, [pc, #60]	; (8001634 <MX_I2C1_Init+0x50>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80015fa:	4b0e      	ldr	r3, [pc, #56]	; (8001634 <MX_I2C1_Init+0x50>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001600:	4b0c      	ldr	r3, [pc, #48]	; (8001634 <MX_I2C1_Init+0x50>)
 8001602:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001606:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001608:	4b0a      	ldr	r3, [pc, #40]	; (8001634 <MX_I2C1_Init+0x50>)
 800160a:	2200      	movs	r2, #0
 800160c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800160e:	4b09      	ldr	r3, [pc, #36]	; (8001634 <MX_I2C1_Init+0x50>)
 8001610:	2200      	movs	r2, #0
 8001612:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001614:	4b07      	ldr	r3, [pc, #28]	; (8001634 <MX_I2C1_Init+0x50>)
 8001616:	2200      	movs	r2, #0
 8001618:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800161a:	4b06      	ldr	r3, [pc, #24]	; (8001634 <MX_I2C1_Init+0x50>)
 800161c:	2200      	movs	r2, #0
 800161e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001620:	4804      	ldr	r0, [pc, #16]	; (8001634 <MX_I2C1_Init+0x50>)
 8001622:	f003 fa23 	bl	8004a6c <HAL_I2C_Init>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800162c:	f001 f9bf 	bl	80029ae <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001630:	bf00      	nop
 8001632:	bd80      	pop	{r7, pc}
 8001634:	20000200 	.word	0x20000200
 8001638:	40005400 	.word	0x40005400
 800163c:	000186a0 	.word	0x000186a0

08001640 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b08a      	sub	sp, #40	; 0x28
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001648:	f107 0314 	add.w	r3, r7, #20
 800164c:	2200      	movs	r2, #0
 800164e:	601a      	str	r2, [r3, #0]
 8001650:	605a      	str	r2, [r3, #4]
 8001652:	609a      	str	r2, [r3, #8]
 8001654:	60da      	str	r2, [r3, #12]
 8001656:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a19      	ldr	r2, [pc, #100]	; (80016c4 <HAL_I2C_MspInit+0x84>)
 800165e:	4293      	cmp	r3, r2
 8001660:	d12b      	bne.n	80016ba <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001662:	2300      	movs	r3, #0
 8001664:	613b      	str	r3, [r7, #16]
 8001666:	4b18      	ldr	r3, [pc, #96]	; (80016c8 <HAL_I2C_MspInit+0x88>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166a:	4a17      	ldr	r2, [pc, #92]	; (80016c8 <HAL_I2C_MspInit+0x88>)
 800166c:	f043 0302 	orr.w	r3, r3, #2
 8001670:	6313      	str	r3, [r2, #48]	; 0x30
 8001672:	4b15      	ldr	r3, [pc, #84]	; (80016c8 <HAL_I2C_MspInit+0x88>)
 8001674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001676:	f003 0302 	and.w	r3, r3, #2
 800167a:	613b      	str	r3, [r7, #16]
 800167c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800167e:	23c0      	movs	r3, #192	; 0xc0
 8001680:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001682:	2312      	movs	r3, #18
 8001684:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001686:	2300      	movs	r3, #0
 8001688:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800168a:	2303      	movs	r3, #3
 800168c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800168e:	2304      	movs	r3, #4
 8001690:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001692:	f107 0314 	add.w	r3, r7, #20
 8001696:	4619      	mov	r1, r3
 8001698:	480c      	ldr	r0, [pc, #48]	; (80016cc <HAL_I2C_MspInit+0x8c>)
 800169a:	f003 f831 	bl	8004700 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800169e:	2300      	movs	r3, #0
 80016a0:	60fb      	str	r3, [r7, #12]
 80016a2:	4b09      	ldr	r3, [pc, #36]	; (80016c8 <HAL_I2C_MspInit+0x88>)
 80016a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a6:	4a08      	ldr	r2, [pc, #32]	; (80016c8 <HAL_I2C_MspInit+0x88>)
 80016a8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80016ac:	6413      	str	r3, [r2, #64]	; 0x40
 80016ae:	4b06      	ldr	r3, [pc, #24]	; (80016c8 <HAL_I2C_MspInit+0x88>)
 80016b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016b6:	60fb      	str	r3, [r7, #12]
 80016b8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80016ba:	bf00      	nop
 80016bc:	3728      	adds	r7, #40	; 0x28
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	40005400 	.word	0x40005400
 80016c8:	40023800 	.word	0x40023800
 80016cc:	40020400 	.word	0x40020400

080016d0 <lab6_init>:
#include "lab6.h"

void lab6_init() {
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
    timerInit();
 80016d4:	f001 fa5a 	bl	8002b8c <timerInit>
    button_init();
 80016d8:	f7ff fc36 	bl	8000f48 <button_init>
    led7_init();
 80016dc:	f000 ffe8 	bl	80026b0 <led7_init>
    lcd_init();
 80016e0:	f000 fe22 	bl	8002328 <lcd_init>
    ds3231_init();
 80016e4:	f7ff fcea 	bl	80010bc <ds3231_init>
    sensor_init();
 80016e8:	f001 f966 	bl	80029b8 <sensor_init>
    buzzer_init();
 80016ec:	f7ff fca4 	bl	8001038 <buzzer_init>
    setTimer(0, 50);
 80016f0:	2132      	movs	r1, #50	; 0x32
 80016f2:	2000      	movs	r0, #0
 80016f4:	f001 fa54 	bl	8002ba0 <setTimer>
    setTimer(1, 1000);
 80016f8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80016fc:	2001      	movs	r0, #1
 80016fe:	f001 fa4f 	bl	8002ba0 <setTimer>
    setTimer(2, 15000);
 8001702:	f643 2198 	movw	r1, #15000	; 0x3a98
 8001706:	2002      	movs	r0, #2
 8001708:	f001 fa4a 	bl	8002ba0 <setTimer>
	ds3231_Write(ADDRESS_HOUR, 12);
 800170c:	210c      	movs	r1, #12
 800170e:	2002      	movs	r0, #2
 8001710:	f7ff fd0c 	bl	800112c <ds3231_Write>
	ds3231_Write(ADDRESS_MIN, 34);
 8001714:	2122      	movs	r1, #34	; 0x22
 8001716:	2001      	movs	r0, #1
 8001718:	f7ff fd08 	bl	800112c <ds3231_Write>
	ds3231_Write(ADDRESS_SEC, 56);
 800171c:	2138      	movs	r1, #56	; 0x38
 800171e:	2000      	movs	r0, #0
 8001720:	f7ff fd04 	bl	800112c <ds3231_Write>
	ds3231_ReadTime();
 8001724:	f7ff fd24 	bl	8001170 <ds3231_ReadTime>
	task_update_led7();
 8001728:	f000 f98a 	bl	8001a40 <task_update_led7>
	lcd_Clear(BLACK);
 800172c:	2000      	movs	r0, #0
 800172e:	f000 fb29 	bl	8001d84 <lcd_Clear>
	chart_init();
 8001732:	f000 fa0d 	bl	8001b50 <chart_init>
	task_get_power();
 8001736:	f000 f92b 	bl	8001990 <task_get_power>
	task_adc();
 800173a:	f000 f829 	bl	8001790 <task_adc>
	task_chart_update();
 800173e:	f000 fa59 	bl	8001bf4 <task_chart_update>
}
 8001742:	bf00      	nop
 8001744:	bd80      	pop	{r7, pc}

08001746 <lab6_run>:

void lab6_run() {
 8001746:	b580      	push	{r7, lr}
 8001748:	af00      	add	r7, sp, #0
	if (checkTimerFlag(0)) {
 800174a:	2000      	movs	r0, #0
 800174c:	f001 fa52 	bl	8002bf4 <checkTimerFlag>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d003      	beq.n	800175e <lab6_run+0x18>
        button_Scan();
 8001756:	f7ff fc03 	bl	8000f60 <button_Scan>
        task_adc();
 800175a:	f000 f819 	bl	8001790 <task_adc>
	}
	if (checkTimerFlag(1)) {
 800175e:	2001      	movs	r0, #1
 8001760:	f001 fa48 	bl	8002bf4 <checkTimerFlag>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d005      	beq.n	8001776 <lab6_run+0x30>
        task_buzzer();
 800176a:	f000 f929 	bl	80019c0 <task_buzzer>
        task_update_led7();
 800176e:	f000 f967 	bl	8001a40 <task_update_led7>
        task_chart_update();
 8001772:	f000 fa3f 	bl	8001bf4 <task_chart_update>
	}
	if (checkTimerFlag(2)) {
 8001776:	2002      	movs	r0, #2
 8001778:	f001 fa3c 	bl	8002bf4 <checkTimerFlag>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <lab6_run+0x40>
		task_get_power();
 8001782:	f000 f905 	bl	8001990 <task_get_power>
	}
}
 8001786:	bf00      	nop
 8001788:	bd80      	pop	{r7, pc}
 800178a:	0000      	movs	r0, r0
 800178c:	0000      	movs	r0, r0
	...

08001790 <task_adc>:

uint8_t count_adc = 0;
float power, humi;
void task_adc() {
 8001790:	b580      	push	{r7, lr}
 8001792:	b086      	sub	sp, #24
 8001794:	af04      	add	r7, sp, #16
    count_adc = (count_adc + 1) % 20;
 8001796:	4b70      	ldr	r3, [pc, #448]	; (8001958 <task_adc+0x1c8>)
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	1c5a      	adds	r2, r3, #1
 800179c:	4b6f      	ldr	r3, [pc, #444]	; (800195c <task_adc+0x1cc>)
 800179e:	fb83 1302 	smull	r1, r3, r3, r2
 80017a2:	10d9      	asrs	r1, r3, #3
 80017a4:	17d3      	asrs	r3, r2, #31
 80017a6:	1ac9      	subs	r1, r1, r3
 80017a8:	460b      	mov	r3, r1
 80017aa:	009b      	lsls	r3, r3, #2
 80017ac:	440b      	add	r3, r1
 80017ae:	009b      	lsls	r3, r3, #2
 80017b0:	1ad1      	subs	r1, r2, r3
 80017b2:	b2ca      	uxtb	r2, r1
 80017b4:	4b68      	ldr	r3, [pc, #416]	; (8001958 <task_adc+0x1c8>)
 80017b6:	701a      	strb	r2, [r3, #0]
    if (count_adc == 0) {
 80017b8:	4b67      	ldr	r3, [pc, #412]	; (8001958 <task_adc+0x1c8>)
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	f040 80c2 	bne.w	8001946 <task_adc+0x1b6>
        sensor_Read();
 80017c2:	f001 f907 	bl	80029d4 <sensor_Read>
        lcd_ShowStr(30, 10, "Power:", WHITE, BLACK, 16, 0);
 80017c6:	2300      	movs	r3, #0
 80017c8:	9302      	str	r3, [sp, #8]
 80017ca:	2310      	movs	r3, #16
 80017cc:	9301      	str	r3, [sp, #4]
 80017ce:	2300      	movs	r3, #0
 80017d0:	9300      	str	r3, [sp, #0]
 80017d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017d6:	4a62      	ldr	r2, [pc, #392]	; (8001960 <task_adc+0x1d0>)
 80017d8:	210a      	movs	r1, #10
 80017da:	201e      	movs	r0, #30
 80017dc:	f000 ff04 	bl	80025e8 <lcd_ShowStr>
        lcd_ShowFloatNum(130, 10, power, 7, WHITE, BLACK, 16);
 80017e0:	4b60      	ldr	r3, [pc, #384]	; (8001964 <task_adc+0x1d4>)
 80017e2:	edd3 7a00 	vldr	s15, [r3]
 80017e6:	2310      	movs	r3, #16
 80017e8:	9301      	str	r3, [sp, #4]
 80017ea:	2300      	movs	r3, #0
 80017ec:	9300      	str	r3, [sp, #0]
 80017ee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017f2:	2207      	movs	r2, #7
 80017f4:	eeb0 0a67 	vmov.f32	s0, s15
 80017f8:	210a      	movs	r1, #10
 80017fa:	2082      	movs	r0, #130	; 0x82
 80017fc:	f000 fce8 	bl	80021d0 <lcd_ShowFloatNum>
        lcd_ShowStr(195, 10, "mW", WHITE, BLACK, 16, 0);
 8001800:	2300      	movs	r3, #0
 8001802:	9302      	str	r3, [sp, #8]
 8001804:	2310      	movs	r3, #16
 8001806:	9301      	str	r3, [sp, #4]
 8001808:	2300      	movs	r3, #0
 800180a:	9300      	str	r3, [sp, #0]
 800180c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001810:	4a55      	ldr	r2, [pc, #340]	; (8001968 <task_adc+0x1d8>)
 8001812:	210a      	movs	r1, #10
 8001814:	20c3      	movs	r0, #195	; 0xc3
 8001816:	f000 fee7 	bl	80025e8 <lcd_ShowStr>
        
        char* light = (sensor_GetLight() > 2048) ? "Strong" : "Weak  ";
 800181a:	f001 f8e9 	bl	80029f0 <sensor_GetLight>
 800181e:	4603      	mov	r3, r0
 8001820:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001824:	d901      	bls.n	800182a <task_adc+0x9a>
 8001826:	4b51      	ldr	r3, [pc, #324]	; (800196c <task_adc+0x1dc>)
 8001828:	e000      	b.n	800182c <task_adc+0x9c>
 800182a:	4b51      	ldr	r3, [pc, #324]	; (8001970 <task_adc+0x1e0>)
 800182c:	607b      	str	r3, [r7, #4]
        lcd_ShowStr(30, 30, "Light:", WHITE, BLACK, 16, 0);
 800182e:	2300      	movs	r3, #0
 8001830:	9302      	str	r3, [sp, #8]
 8001832:	2310      	movs	r3, #16
 8001834:	9301      	str	r3, [sp, #4]
 8001836:	2300      	movs	r3, #0
 8001838:	9300      	str	r3, [sp, #0]
 800183a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800183e:	4a4d      	ldr	r2, [pc, #308]	; (8001974 <task_adc+0x1e4>)
 8001840:	211e      	movs	r1, #30
 8001842:	201e      	movs	r0, #30
 8001844:	f000 fed0 	bl	80025e8 <lcd_ShowStr>
        lcd_ShowStr(130, 30, light, WHITE, BLACK, 16, 0);
 8001848:	2300      	movs	r3, #0
 800184a:	9302      	str	r3, [sp, #8]
 800184c:	2310      	movs	r3, #16
 800184e:	9301      	str	r3, [sp, #4]
 8001850:	2300      	movs	r3, #0
 8001852:	9300      	str	r3, [sp, #0]
 8001854:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001858:	687a      	ldr	r2, [r7, #4]
 800185a:	211e      	movs	r1, #30
 800185c:	2082      	movs	r0, #130	; 0x82
 800185e:	f000 fec3 	bl	80025e8 <lcd_ShowStr>

        lcd_ShowStr(30, 50, "Temperature:", WHITE, BLACK, 16, 0);
 8001862:	2300      	movs	r3, #0
 8001864:	9302      	str	r3, [sp, #8]
 8001866:	2310      	movs	r3, #16
 8001868:	9301      	str	r3, [sp, #4]
 800186a:	2300      	movs	r3, #0
 800186c:	9300      	str	r3, [sp, #0]
 800186e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001872:	4a41      	ldr	r2, [pc, #260]	; (8001978 <task_adc+0x1e8>)
 8001874:	2132      	movs	r1, #50	; 0x32
 8001876:	201e      	movs	r0, #30
 8001878:	f000 feb6 	bl	80025e8 <lcd_ShowStr>
        lcd_ShowFloatNum(130, 50, sensor_GetTemperature(), 4, WHITE, BLACK, 16);
 800187c:	f001 f968 	bl	8002b50 <sensor_GetTemperature>
 8001880:	eef0 7a40 	vmov.f32	s15, s0
 8001884:	2310      	movs	r3, #16
 8001886:	9301      	str	r3, [sp, #4]
 8001888:	2300      	movs	r3, #0
 800188a:	9300      	str	r3, [sp, #0]
 800188c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001890:	2204      	movs	r2, #4
 8001892:	eeb0 0a67 	vmov.f32	s0, s15
 8001896:	2132      	movs	r1, #50	; 0x32
 8001898:	2082      	movs	r0, #130	; 0x82
 800189a:	f000 fc99 	bl	80021d0 <lcd_ShowFloatNum>
        lcd_ShowStr(170, 50, "*C", WHITE, BLACK, 16, 0);
 800189e:	2300      	movs	r3, #0
 80018a0:	9302      	str	r3, [sp, #8]
 80018a2:	2310      	movs	r3, #16
 80018a4:	9301      	str	r3, [sp, #4]
 80018a6:	2300      	movs	r3, #0
 80018a8:	9300      	str	r3, [sp, #0]
 80018aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018ae:	4a33      	ldr	r2, [pc, #204]	; (800197c <task_adc+0x1ec>)
 80018b0:	2132      	movs	r1, #50	; 0x32
 80018b2:	20aa      	movs	r0, #170	; 0xaa
 80018b4:	f000 fe98 	bl	80025e8 <lcd_ShowStr>

        humi = sensor_GetPotentiometer() / 4095.0 * 100.0;
 80018b8:	f001 f8a6 	bl	8002a08 <sensor_GetPotentiometer>
 80018bc:	4603      	mov	r3, r0
 80018be:	4618      	mov	r0, r3
 80018c0:	f7fe fddc 	bl	800047c <__aeabi_i2d>
 80018c4:	a322      	add	r3, pc, #136	; (adr r3, 8001950 <task_adc+0x1c0>)
 80018c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ca:	f7fe ff6b 	bl	80007a4 <__aeabi_ddiv>
 80018ce:	4602      	mov	r2, r0
 80018d0:	460b      	mov	r3, r1
 80018d2:	4610      	mov	r0, r2
 80018d4:	4619      	mov	r1, r3
 80018d6:	f04f 0200 	mov.w	r2, #0
 80018da:	4b29      	ldr	r3, [pc, #164]	; (8001980 <task_adc+0x1f0>)
 80018dc:	f7fe fe38 	bl	8000550 <__aeabi_dmul>
 80018e0:	4602      	mov	r2, r0
 80018e2:	460b      	mov	r3, r1
 80018e4:	4610      	mov	r0, r2
 80018e6:	4619      	mov	r1, r3
 80018e8:	f7ff f844 	bl	8000974 <__aeabi_d2f>
 80018ec:	4603      	mov	r3, r0
 80018ee:	4a25      	ldr	r2, [pc, #148]	; (8001984 <task_adc+0x1f4>)
 80018f0:	6013      	str	r3, [r2, #0]
        lcd_ShowStr(30, 70, "Humidity:", WHITE, BLACK, 16, 0);
 80018f2:	2300      	movs	r3, #0
 80018f4:	9302      	str	r3, [sp, #8]
 80018f6:	2310      	movs	r3, #16
 80018f8:	9301      	str	r3, [sp, #4]
 80018fa:	2300      	movs	r3, #0
 80018fc:	9300      	str	r3, [sp, #0]
 80018fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001902:	4a21      	ldr	r2, [pc, #132]	; (8001988 <task_adc+0x1f8>)
 8001904:	2146      	movs	r1, #70	; 0x46
 8001906:	201e      	movs	r0, #30
 8001908:	f000 fe6e 	bl	80025e8 <lcd_ShowStr>
        lcd_ShowFloatNum(130, 70, humi, 4, WHITE, BLACK, 16);
 800190c:	4b1d      	ldr	r3, [pc, #116]	; (8001984 <task_adc+0x1f4>)
 800190e:	edd3 7a00 	vldr	s15, [r3]
 8001912:	2310      	movs	r3, #16
 8001914:	9301      	str	r3, [sp, #4]
 8001916:	2300      	movs	r3, #0
 8001918:	9300      	str	r3, [sp, #0]
 800191a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800191e:	2204      	movs	r2, #4
 8001920:	eeb0 0a67 	vmov.f32	s0, s15
 8001924:	2146      	movs	r1, #70	; 0x46
 8001926:	2082      	movs	r0, #130	; 0x82
 8001928:	f000 fc52 	bl	80021d0 <lcd_ShowFloatNum>
        lcd_ShowStr(170, 70, "%", WHITE, BLACK, 16, 0);
 800192c:	2300      	movs	r3, #0
 800192e:	9302      	str	r3, [sp, #8]
 8001930:	2310      	movs	r3, #16
 8001932:	9301      	str	r3, [sp, #4]
 8001934:	2300      	movs	r3, #0
 8001936:	9300      	str	r3, [sp, #0]
 8001938:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800193c:	4a13      	ldr	r2, [pc, #76]	; (800198c <task_adc+0x1fc>)
 800193e:	2146      	movs	r1, #70	; 0x46
 8001940:	20aa      	movs	r0, #170	; 0xaa
 8001942:	f000 fe51 	bl	80025e8 <lcd_ShowStr>
    }
}
 8001946:	bf00      	nop
 8001948:	3708      	adds	r7, #8
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	00000000 	.word	0x00000000
 8001954:	40affe00 	.word	0x40affe00
 8001958:	20000050 	.word	0x20000050
 800195c:	66666667 	.word	0x66666667
 8001960:	080090c4 	.word	0x080090c4
 8001964:	20000258 	.word	0x20000258
 8001968:	080090cc 	.word	0x080090cc
 800196c:	080090d0 	.word	0x080090d0
 8001970:	080090d8 	.word	0x080090d8
 8001974:	080090e0 	.word	0x080090e0
 8001978:	080090e8 	.word	0x080090e8
 800197c:	080090f8 	.word	0x080090f8
 8001980:	40590000 	.word	0x40590000
 8001984:	20000254 	.word	0x20000254
 8001988:	080090fc 	.word	0x080090fc
 800198c:	08009108 	.word	0x08009108

08001990 <task_get_power>:

void task_get_power() { power = sensor_GetCurrent() * sensor_GetVoltage(); }
 8001990:	b580      	push	{r7, lr}
 8001992:	ed2d 8b02 	vpush	{d8}
 8001996:	af00      	add	r7, sp, #0
 8001998:	f001 f87e 	bl	8002a98 <sensor_GetCurrent>
 800199c:	eeb0 8a40 	vmov.f32	s16, s0
 80019a0:	f001 f83e 	bl	8002a20 <sensor_GetVoltage>
 80019a4:	eef0 7a40 	vmov.f32	s15, s0
 80019a8:	ee68 7a27 	vmul.f32	s15, s16, s15
 80019ac:	4b03      	ldr	r3, [pc, #12]	; (80019bc <task_get_power+0x2c>)
 80019ae:	edc3 7a00 	vstr	s15, [r3]
 80019b2:	bf00      	nop
 80019b4:	46bd      	mov	sp, r7
 80019b6:	ecbd 8b02 	vpop	{d8}
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	20000258 	.word	0x20000258

080019c0 <task_buzzer>:

int alert_state = 1;
void task_buzzer() {
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
    if (humi > 70.0) {
 80019c4:	4b11      	ldr	r3, [pc, #68]	; (8001a0c <task_buzzer+0x4c>)
 80019c6:	edd3 7a00 	vldr	s15, [r3]
 80019ca:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8001a10 <task_buzzer+0x50>
 80019ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019d6:	dd14      	ble.n	8001a02 <task_buzzer+0x42>
        if (alert_state) {
 80019d8:	4b0e      	ldr	r3, [pc, #56]	; (8001a14 <task_buzzer+0x54>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d006      	beq.n	80019ee <task_buzzer+0x2e>
        	buzzer_SetVolume(50);
 80019e0:	2032      	movs	r0, #50	; 0x32
 80019e2:	f7ff fb33 	bl	800104c <buzzer_SetVolume>
        	uart_Rs232SendString("Humidity exceeds threshold!!!\n");
 80019e6:	480c      	ldr	r0, [pc, #48]	; (8001a18 <task_buzzer+0x58>)
 80019e8:	f001 fb6a 	bl	80030c0 <uart_Rs232SendString>
 80019ec:	e002      	b.n	80019f4 <task_buzzer+0x34>
        }
        else buzzer_SetVolume(0);
 80019ee:	2000      	movs	r0, #0
 80019f0:	f7ff fb2c 	bl	800104c <buzzer_SetVolume>
        alert_state = 1 - alert_state;
 80019f4:	4b07      	ldr	r3, [pc, #28]	; (8001a14 <task_buzzer+0x54>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f1c3 0301 	rsb	r3, r3, #1
 80019fc:	4a05      	ldr	r2, [pc, #20]	; (8001a14 <task_buzzer+0x54>)
 80019fe:	6013      	str	r3, [r2, #0]
    }
    else buzzer_SetVolume(0);
}
 8001a00:	e002      	b.n	8001a08 <task_buzzer+0x48>
    else buzzer_SetVolume(0);
 8001a02:	2000      	movs	r0, #0
 8001a04:	f7ff fb22 	bl	800104c <buzzer_SetVolume>
}
 8001a08:	bf00      	nop
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	20000254 	.word	0x20000254
 8001a10:	428c0000 	.word	0x428c0000
 8001a14:	20000000 	.word	0x20000000
 8001a18:	0800910c 	.word	0x0800910c

08001a1c <toggle_colon>:

int colon_state = 1;
void toggle_colon() {
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
	led7_SetColon(colon_state);
 8001a20:	4b06      	ldr	r3, [pc, #24]	; (8001a3c <toggle_colon+0x20>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	b2db      	uxtb	r3, r3
 8001a26:	4618      	mov	r0, r3
 8001a28:	f000 ff08 	bl	800283c <led7_SetColon>
	colon_state = 1 - colon_state;
 8001a2c:	4b03      	ldr	r3, [pc, #12]	; (8001a3c <toggle_colon+0x20>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f1c3 0301 	rsb	r3, r3, #1
 8001a34:	4a01      	ldr	r2, [pc, #4]	; (8001a3c <toggle_colon+0x20>)
 8001a36:	6013      	str	r3, [r2, #0]
}
 8001a38:	bf00      	nop
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	20000004 	.word	0x20000004

08001a40 <task_update_led7>:

void task_update_led7() {
 8001a40:	b580      	push	{r7, lr}
 8001a42:	af00      	add	r7, sp, #0
	ds3231_ReadTime();
 8001a44:	f7ff fb94 	bl	8001170 <ds3231_ReadTime>
	led7_SetDigit(ds3231_hours / 10, 0, 0);
 8001a48:	4b1e      	ldr	r3, [pc, #120]	; (8001ac4 <task_update_led7+0x84>)
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	4a1e      	ldr	r2, [pc, #120]	; (8001ac8 <task_update_led7+0x88>)
 8001a4e:	fba2 2303 	umull	r2, r3, r2, r3
 8001a52:	08db      	lsrs	r3, r3, #3
 8001a54:	b2db      	uxtb	r3, r3
 8001a56:	2200      	movs	r2, #0
 8001a58:	2100      	movs	r1, #0
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f000 fec0 	bl	80027e0 <led7_SetDigit>
	led7_SetDigit(ds3231_hours % 10, 1, 0);
 8001a60:	4b18      	ldr	r3, [pc, #96]	; (8001ac4 <task_update_led7+0x84>)
 8001a62:	781a      	ldrb	r2, [r3, #0]
 8001a64:	4b18      	ldr	r3, [pc, #96]	; (8001ac8 <task_update_led7+0x88>)
 8001a66:	fba3 1302 	umull	r1, r3, r3, r2
 8001a6a:	08d9      	lsrs	r1, r3, #3
 8001a6c:	460b      	mov	r3, r1
 8001a6e:	009b      	lsls	r3, r3, #2
 8001a70:	440b      	add	r3, r1
 8001a72:	005b      	lsls	r3, r3, #1
 8001a74:	1ad3      	subs	r3, r2, r3
 8001a76:	b2db      	uxtb	r3, r3
 8001a78:	2200      	movs	r2, #0
 8001a7a:	2101      	movs	r1, #1
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f000 feaf 	bl	80027e0 <led7_SetDigit>
	led7_SetDigit(ds3231_min / 10, 2, 0);
 8001a82:	4b12      	ldr	r3, [pc, #72]	; (8001acc <task_update_led7+0x8c>)
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	4a10      	ldr	r2, [pc, #64]	; (8001ac8 <task_update_led7+0x88>)
 8001a88:	fba2 2303 	umull	r2, r3, r2, r3
 8001a8c:	08db      	lsrs	r3, r3, #3
 8001a8e:	b2db      	uxtb	r3, r3
 8001a90:	2200      	movs	r2, #0
 8001a92:	2102      	movs	r1, #2
 8001a94:	4618      	mov	r0, r3
 8001a96:	f000 fea3 	bl	80027e0 <led7_SetDigit>
	led7_SetDigit(ds3231_min % 10, 3, 0);
 8001a9a:	4b0c      	ldr	r3, [pc, #48]	; (8001acc <task_update_led7+0x8c>)
 8001a9c:	781a      	ldrb	r2, [r3, #0]
 8001a9e:	4b0a      	ldr	r3, [pc, #40]	; (8001ac8 <task_update_led7+0x88>)
 8001aa0:	fba3 1302 	umull	r1, r3, r3, r2
 8001aa4:	08d9      	lsrs	r1, r3, #3
 8001aa6:	460b      	mov	r3, r1
 8001aa8:	009b      	lsls	r3, r3, #2
 8001aaa:	440b      	add	r3, r1
 8001aac:	005b      	lsls	r3, r3, #1
 8001aae:	1ad3      	subs	r3, r2, r3
 8001ab0:	b2db      	uxtb	r3, r3
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	2103      	movs	r1, #3
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f000 fe92 	bl	80027e0 <led7_SetDigit>
	toggle_colon();
 8001abc:	f7ff ffae 	bl	8001a1c <toggle_colon>
}
 8001ac0:	bf00      	nop
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	200001a5 	.word	0x200001a5
 8001ac8:	cccccccd 	.word	0xcccccccd
 8001acc:	200001a2 	.word	0x200001a2

08001ad0 <scale_power_to_y>:

static uint16_t g_current_x = CHART_X_START;
static uint16_t g_last_y = CHART_Y_END;
static uint16_t scale_power_to_y() {
 8001ad0:	b480      	push	{r7}
 8001ad2:	b083      	sub	sp, #12
 8001ad4:	af00      	add	r7, sp, #0
    // 1. Kp gi tr (m bo n nm trong khong min/max)
    if (power < POWER_MIN) power = POWER_MIN;
 8001ad6:	4b1a      	ldr	r3, [pc, #104]	; (8001b40 <scale_power_to_y+0x70>)
 8001ad8:	edd3 7a00 	vldr	s15, [r3]
 8001adc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ae0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ae4:	d503      	bpl.n	8001aee <scale_power_to_y+0x1e>
 8001ae6:	4b16      	ldr	r3, [pc, #88]	; (8001b40 <scale_power_to_y+0x70>)
 8001ae8:	f04f 0200 	mov.w	r2, #0
 8001aec:	601a      	str	r2, [r3, #0]
    if (power > POWER_MAX) power = POWER_MAX;
 8001aee:	4b14      	ldr	r3, [pc, #80]	; (8001b40 <scale_power_to_y+0x70>)
 8001af0:	edd3 7a00 	vldr	s15, [r3]
 8001af4:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8001b44 <scale_power_to_y+0x74>
 8001af8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001afc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b00:	dd02      	ble.n	8001b08 <scale_power_to_y+0x38>
 8001b02:	4b0f      	ldr	r3, [pc, #60]	; (8001b40 <scale_power_to_y+0x70>)
 8001b04:	4a10      	ldr	r2, [pc, #64]	; (8001b48 <scale_power_to_y+0x78>)
 8001b06:	601a      	str	r2, [r3, #0]
    // 2. Tnh ton t l (dng 'long'  trnh trn s khi nhn)
    // (power - MIN) / (MAX - MIN) -> T l 0.0 -> 1.0
    // T l * CHART_HEIGHT -> s pixel offset t di ln
    long y_offset = ((long)(power - POWER_MIN) * CHART_HEIGHT) / (POWER_MAX - POWER_MIN);
 8001b08:	4b0d      	ldr	r3, [pc, #52]	; (8001b40 <scale_power_to_y+0x70>)
 8001b0a:	edd3 7a00 	vldr	s15, [r3]
 8001b0e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b12:	ee17 2a90 	vmov	r2, s15
 8001b16:	23b4      	movs	r3, #180	; 0xb4
 8001b18:	fb03 f302 	mul.w	r3, r3, r2
 8001b1c:	4a0b      	ldr	r2, [pc, #44]	; (8001b4c <scale_power_to_y+0x7c>)
 8001b1e:	fb82 1203 	smull	r1, r2, r2, r3
 8001b22:	1352      	asrs	r2, r2, #13
 8001b24:	17db      	asrs	r3, r3, #31
 8001b26:	1ad3      	subs	r3, r2, r3
 8001b28:	607b      	str	r3, [r7, #4]
    // 3. Tr v ta  Y
    // (Lu : Ta  Y ca LCD_0  trn cng, nn ta phi ly Y_max tr i offset)
    return CHART_Y_END - (uint16_t)y_offset;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	b29b      	uxth	r3, r3
 8001b2e:	f5c3 7396 	rsb	r3, r3, #300	; 0x12c
 8001b32:	b29b      	uxth	r3, r3
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	370c      	adds	r7, #12
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr
 8001b40:	20000258 	.word	0x20000258
 8001b44:	4788b800 	.word	0x4788b800
 8001b48:	4788b800 	.word	0x4788b800
 8001b4c:	1df5959f 	.word	0x1df5959f

08001b50 <chart_init>:

void chart_init() {
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b084      	sub	sp, #16
 8001b54:	af04      	add	r7, sp, #16
    // 1. V tiu 
    lcd_ShowStr(90, CHART_Y_START - 20, "Power Consumption", YELLOW, BLACK, 16, 0);
 8001b56:	2300      	movs	r3, #0
 8001b58:	9302      	str	r3, [sp, #8]
 8001b5a:	2310      	movs	r3, #16
 8001b5c:	9301      	str	r3, [sp, #4]
 8001b5e:	2300      	movs	r3, #0
 8001b60:	9300      	str	r3, [sp, #0]
 8001b62:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8001b66:	4a1e      	ldr	r2, [pc, #120]	; (8001be0 <chart_init+0x90>)
 8001b68:	2164      	movs	r1, #100	; 0x64
 8001b6a:	205a      	movs	r0, #90	; 0x5a
 8001b6c:	f000 fd3c 	bl	80025e8 <lcd_ShowStr>
    // 2. V khung ch nht cho biu 
    lcd_DrawRectangle(CHART_X_START - 5, CHART_Y_START, CHART_X_END - 5, CHART_Y_END, WHITE);
 8001b70:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b74:	9300      	str	r3, [sp, #0]
 8001b76:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8001b7a:	22e1      	movs	r2, #225	; 0xe1
 8001b7c:	2178      	movs	r1, #120	; 0x78
 8001b7e:	2019      	movs	r0, #25
 8001b80:	f000 fa03 	bl	8001f8a <lcd_DrawRectangle>
    // 3. V nhn cho trc Y (gi tr Max v Min)
    // Dng lcd_ShowIntNum  hin th s
    lcd_ShowStr(5, CHART_Y_START - 20, "70000", WHITE, BLACK, 16, 0);
 8001b84:	2300      	movs	r3, #0
 8001b86:	9302      	str	r3, [sp, #8]
 8001b88:	2310      	movs	r3, #16
 8001b8a:	9301      	str	r3, [sp, #4]
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	9300      	str	r3, [sp, #0]
 8001b90:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b94:	4a13      	ldr	r2, [pc, #76]	; (8001be4 <chart_init+0x94>)
 8001b96:	2164      	movs	r1, #100	; 0x64
 8001b98:	2005      	movs	r0, #5
 8001b9a:	f000 fd25 	bl	80025e8 <lcd_ShowStr>
    lcd_ShowStr(10, CHART_Y_END - 16, "0", WHITE, BLACK, 16, 0);
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	9302      	str	r3, [sp, #8]
 8001ba2:	2310      	movs	r3, #16
 8001ba4:	9301      	str	r3, [sp, #4]
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	9300      	str	r3, [sp, #0]
 8001baa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bae:	4a0e      	ldr	r2, [pc, #56]	; (8001be8 <chart_init+0x98>)
 8001bb0:	f44f 718e 	mov.w	r1, #284	; 0x11c
 8001bb4:	200a      	movs	r0, #10
 8001bb6:	f000 fd17 	bl	80025e8 <lcd_ShowStr>
    // 4. Reset li v tr v
    g_current_x = CHART_X_START;
 8001bba:	4b0c      	ldr	r3, [pc, #48]	; (8001bec <chart_init+0x9c>)
 8001bbc:	221e      	movs	r2, #30
 8001bbe:	801a      	strh	r2, [r3, #0]
    g_last_y = CHART_Y_END;
 8001bc0:	4b0b      	ldr	r3, [pc, #44]	; (8001bf0 <chart_init+0xa0>)
 8001bc2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001bc6:	801a      	strh	r2, [r3, #0]
    // 5. Xa sch vng v bn trong  chun b
    lcd_Fill(CHART_X_START - 5 + 1, CHART_Y_START + 1, CHART_X_END - 5 - 1, CHART_Y_END, BLACK);
 8001bc8:	2300      	movs	r3, #0
 8001bca:	9300      	str	r3, [sp, #0]
 8001bcc:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8001bd0:	22e0      	movs	r2, #224	; 0xe0
 8001bd2:	2179      	movs	r1, #121	; 0x79
 8001bd4:	201a      	movs	r0, #26
 8001bd6:	f000 f907 	bl	8001de8 <lcd_Fill>
}
 8001bda:	bf00      	nop
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	0800912c 	.word	0x0800912c
 8001be4:	08009140 	.word	0x08009140
 8001be8:	08009148 	.word	0x08009148
 8001bec:	20000008 	.word	0x20000008
 8001bf0:	2000000a 	.word	0x2000000a

08001bf4 <task_chart_update>:


void task_chart_update() {
 8001bf4:	b590      	push	{r4, r7, lr}
 8001bf6:	b085      	sub	sp, #20
 8001bf8:	af02      	add	r7, sp, #8
    // 1. Chuyn i gi tr power sang ta  Y
    uint16_t new_y = scale_power_to_y();
 8001bfa:	f7ff ff69 	bl	8001ad0 <scale_power_to_y>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	80fb      	strh	r3, [r7, #6]
    // 2. Kim tra xem  v n ht cnh phi cha
    if (g_current_x >= CHART_X_END - 10) {
 8001c02:	4b1f      	ldr	r3, [pc, #124]	; (8001c80 <task_chart_update+0x8c>)
 8001c04:	881b      	ldrh	r3, [r3, #0]
 8001c06:	2bdb      	cmp	r3, #219	; 0xdb
 8001c08:	d91e      	bls.n	8001c48 <task_chart_update+0x54>
        //  ht, quay li t u (kiu oscilloscope)
        g_current_x = CHART_X_START;
 8001c0a:	4b1d      	ldr	r3, [pc, #116]	; (8001c80 <task_chart_update+0x8c>)
 8001c0c:	221e      	movs	r2, #30
 8001c0e:	801a      	strh	r2, [r3, #0]
        // Xa vng v bn trong
        lcd_Fill(CHART_X_START - 5 + 1, CHART_Y_START + 1, CHART_X_END - 5 - 1, CHART_Y_END, BLACK);
 8001c10:	2300      	movs	r3, #0
 8001c12:	9300      	str	r3, [sp, #0]
 8001c14:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8001c18:	22e0      	movs	r2, #224	; 0xe0
 8001c1a:	2179      	movs	r1, #121	; 0x79
 8001c1c:	201a      	movs	r0, #26
 8001c1e:	f000 f8e3 	bl	8001de8 <lcd_Fill>
        lcd_DrawRectangle(CHART_X_START - 5, CHART_Y_START, CHART_X_END - 5, CHART_Y_END, WHITE);
 8001c22:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c26:	9300      	str	r3, [sp, #0]
 8001c28:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8001c2c:	22e1      	movs	r2, #225	; 0xe1
 8001c2e:	2178      	movs	r1, #120	; 0x78
 8001c30:	2019      	movs	r0, #25
 8001c32:	f000 f9aa 	bl	8001f8a <lcd_DrawRectangle>
        // V im u tin ca ln qut mi
        lcd_DrawPoint(g_current_x, new_y, GREEN);
 8001c36:	4b12      	ldr	r3, [pc, #72]	; (8001c80 <task_chart_update+0x8c>)
 8001c38:	881b      	ldrh	r3, [r3, #0]
 8001c3a:	88f9      	ldrh	r1, [r7, #6]
 8001c3c:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001c40:	4618      	mov	r0, r3
 8001c42:	f000 f907 	bl	8001e54 <lcd_DrawPoint>
 8001c46:	e013      	b.n	8001c70 <task_chart_update+0x7c>
    }
    else {
        // 2a. V ng thng t im c (g_current_x, g_last_y)
        //     n im mi (g_current_x + 1, new_y)
        lcd_DrawLine(g_current_x, g_last_y, g_current_x + 1, new_y, GREEN);
 8001c48:	4b0d      	ldr	r3, [pc, #52]	; (8001c80 <task_chart_update+0x8c>)
 8001c4a:	8818      	ldrh	r0, [r3, #0]
 8001c4c:	4b0d      	ldr	r3, [pc, #52]	; (8001c84 <task_chart_update+0x90>)
 8001c4e:	8819      	ldrh	r1, [r3, #0]
 8001c50:	4b0b      	ldr	r3, [pc, #44]	; (8001c80 <task_chart_update+0x8c>)
 8001c52:	881b      	ldrh	r3, [r3, #0]
 8001c54:	3301      	adds	r3, #1
 8001c56:	b29a      	uxth	r2, r3
 8001c58:	88fb      	ldrh	r3, [r7, #6]
 8001c5a:	f44f 64fc 	mov.w	r4, #2016	; 0x7e0
 8001c5e:	9400      	str	r4, [sp, #0]
 8001c60:	f000 f90f 	bl	8001e82 <lcd_DrawLine>
        // 2b. Tng ta  X ln 1 pixel cho ln v sau
        g_current_x++;
 8001c64:	4b06      	ldr	r3, [pc, #24]	; (8001c80 <task_chart_update+0x8c>)
 8001c66:	881b      	ldrh	r3, [r3, #0]
 8001c68:	3301      	adds	r3, #1
 8001c6a:	b29a      	uxth	r2, r3
 8001c6c:	4b04      	ldr	r3, [pc, #16]	; (8001c80 <task_chart_update+0x8c>)
 8001c6e:	801a      	strh	r2, [r3, #0]
    }
    // 3. Lu li ta  Y ny cho ln lp tip theo
    g_last_y = new_y;
 8001c70:	4a04      	ldr	r2, [pc, #16]	; (8001c84 <task_chart_update+0x90>)
 8001c72:	88fb      	ldrh	r3, [r7, #6]
 8001c74:	8013      	strh	r3, [r2, #0]
}
 8001c76:	bf00      	nop
 8001c78:	370c      	adds	r7, #12
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd90      	pop	{r4, r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	20000008 	.word	0x20000008
 8001c84:	2000000a 	.word	0x2000000a

08001c88 <LCD_WR_REG>:
unsigned char s[50];

_lcd_dev lcddev;

void LCD_WR_REG(uint16_t reg)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b083      	sub	sp, #12
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	4603      	mov	r3, r0
 8001c90:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=reg;
 8001c92:	4a04      	ldr	r2, [pc, #16]	; (8001ca4 <LCD_WR_REG+0x1c>)
 8001c94:	88fb      	ldrh	r3, [r7, #6]
 8001c96:	8013      	strh	r3, [r2, #0]
}
 8001c98:	bf00      	nop
 8001c9a:	370c      	adds	r7, #12
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca2:	4770      	bx	lr
 8001ca4:	600ffffe 	.word	0x600ffffe

08001ca8 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	4603      	mov	r3, r0
 8001cb0:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 8001cb2:	4a04      	ldr	r2, [pc, #16]	; (8001cc4 <LCD_WR_DATA+0x1c>)
 8001cb4:	88fb      	ldrh	r3, [r7, #6]
 8001cb6:	8053      	strh	r3, [r2, #2]
}
 8001cb8:	bf00      	nop
 8001cba:	370c      	adds	r7, #12
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc2:	4770      	bx	lr
 8001cc4:	600ffffe 	.word	0x600ffffe

08001cc8 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b083      	sub	sp, #12
 8001ccc:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram=LCD->LCD_RAM;
 8001cce:	4b06      	ldr	r3, [pc, #24]	; (8001ce8 <LCD_RD_DATA+0x20>)
 8001cd0:	885b      	ldrh	r3, [r3, #2]
 8001cd2:	b29b      	uxth	r3, r3
 8001cd4:	80fb      	strh	r3, [r7, #6]
	return ram;
 8001cd6:	88fb      	ldrh	r3, [r7, #6]
 8001cd8:	b29b      	uxth	r3, r3
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	370c      	adds	r7, #12
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr
 8001ce6:	bf00      	nop
 8001ce8:	600ffffe 	.word	0x600ffffe

08001cec <lcd_AddressSet>:


void lcd_AddressSet(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 8001cec:	b590      	push	{r4, r7, lr}
 8001cee:	b083      	sub	sp, #12
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	4604      	mov	r4, r0
 8001cf4:	4608      	mov	r0, r1
 8001cf6:	4611      	mov	r1, r2
 8001cf8:	461a      	mov	r2, r3
 8001cfa:	4623      	mov	r3, r4
 8001cfc:	80fb      	strh	r3, [r7, #6]
 8001cfe:	4603      	mov	r3, r0
 8001d00:	80bb      	strh	r3, [r7, #4]
 8001d02:	460b      	mov	r3, r1
 8001d04:	807b      	strh	r3, [r7, #2]
 8001d06:	4613      	mov	r3, r2
 8001d08:	803b      	strh	r3, [r7, #0]
		LCD_WR_REG(0x2a);
 8001d0a:	202a      	movs	r0, #42	; 0x2a
 8001d0c:	f7ff ffbc 	bl	8001c88 <LCD_WR_REG>
		LCD_WR_DATA(x1>>8);
 8001d10:	88fb      	ldrh	r3, [r7, #6]
 8001d12:	0a1b      	lsrs	r3, r3, #8
 8001d14:	b29b      	uxth	r3, r3
 8001d16:	4618      	mov	r0, r3
 8001d18:	f7ff ffc6 	bl	8001ca8 <LCD_WR_DATA>
		LCD_WR_DATA(x1&0xff);
 8001d1c:	88fb      	ldrh	r3, [r7, #6]
 8001d1e:	b2db      	uxtb	r3, r3
 8001d20:	b29b      	uxth	r3, r3
 8001d22:	4618      	mov	r0, r3
 8001d24:	f7ff ffc0 	bl	8001ca8 <LCD_WR_DATA>
		LCD_WR_DATA(x2>>8);
 8001d28:	887b      	ldrh	r3, [r7, #2]
 8001d2a:	0a1b      	lsrs	r3, r3, #8
 8001d2c:	b29b      	uxth	r3, r3
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f7ff ffba 	bl	8001ca8 <LCD_WR_DATA>
		LCD_WR_DATA(x2&0xff);
 8001d34:	887b      	ldrh	r3, [r7, #2]
 8001d36:	b2db      	uxtb	r3, r3
 8001d38:	b29b      	uxth	r3, r3
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f7ff ffb4 	bl	8001ca8 <LCD_WR_DATA>
		LCD_WR_REG(0x2b);
 8001d40:	202b      	movs	r0, #43	; 0x2b
 8001d42:	f7ff ffa1 	bl	8001c88 <LCD_WR_REG>
		LCD_WR_DATA(y1>>8);
 8001d46:	88bb      	ldrh	r3, [r7, #4]
 8001d48:	0a1b      	lsrs	r3, r3, #8
 8001d4a:	b29b      	uxth	r3, r3
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f7ff ffab 	bl	8001ca8 <LCD_WR_DATA>
		LCD_WR_DATA(y1&0xff);
 8001d52:	88bb      	ldrh	r3, [r7, #4]
 8001d54:	b2db      	uxtb	r3, r3
 8001d56:	b29b      	uxth	r3, r3
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f7ff ffa5 	bl	8001ca8 <LCD_WR_DATA>
		LCD_WR_DATA(y2>>8);
 8001d5e:	883b      	ldrh	r3, [r7, #0]
 8001d60:	0a1b      	lsrs	r3, r3, #8
 8001d62:	b29b      	uxth	r3, r3
 8001d64:	4618      	mov	r0, r3
 8001d66:	f7ff ff9f 	bl	8001ca8 <LCD_WR_DATA>
		LCD_WR_DATA(y2&0xff);
 8001d6a:	883b      	ldrh	r3, [r7, #0]
 8001d6c:	b2db      	uxtb	r3, r3
 8001d6e:	b29b      	uxth	r3, r3
 8001d70:	4618      	mov	r0, r3
 8001d72:	f7ff ff99 	bl	8001ca8 <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 8001d76:	202c      	movs	r0, #44	; 0x2c
 8001d78:	f7ff ff86 	bl	8001c88 <LCD_WR_REG>
}
 8001d7c:	bf00      	nop
 8001d7e:	370c      	adds	r7, #12
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd90      	pop	{r4, r7, pc}

08001d84 <lcd_Clear>:
  * @brief  Fill all pixels with a color
  * @param  color Color to fill the screen
  * @retval None
  */
void lcd_Clear(uint16_t color) //
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b084      	sub	sp, #16
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j;
	lcd_AddressSet(0,0,lcddev.width-1,lcddev.height-1);
 8001d8e:	4b15      	ldr	r3, [pc, #84]	; (8001de4 <lcd_Clear+0x60>)
 8001d90:	881b      	ldrh	r3, [r3, #0]
 8001d92:	3b01      	subs	r3, #1
 8001d94:	b29a      	uxth	r2, r3
 8001d96:	4b13      	ldr	r3, [pc, #76]	; (8001de4 <lcd_Clear+0x60>)
 8001d98:	885b      	ldrh	r3, [r3, #2]
 8001d9a:	3b01      	subs	r3, #1
 8001d9c:	b29b      	uxth	r3, r3
 8001d9e:	2100      	movs	r1, #0
 8001da0:	2000      	movs	r0, #0
 8001da2:	f7ff ffa3 	bl	8001cec <lcd_AddressSet>
	for(i=0;i<lcddev.width;i++)
 8001da6:	2300      	movs	r3, #0
 8001da8:	81fb      	strh	r3, [r7, #14]
 8001daa:	e011      	b.n	8001dd0 <lcd_Clear+0x4c>
	{
		for(j=0;j<lcddev.height;j++)
 8001dac:	2300      	movs	r3, #0
 8001dae:	81bb      	strh	r3, [r7, #12]
 8001db0:	e006      	b.n	8001dc0 <lcd_Clear+0x3c>
		{
			LCD_WR_DATA(color);
 8001db2:	88fb      	ldrh	r3, [r7, #6]
 8001db4:	4618      	mov	r0, r3
 8001db6:	f7ff ff77 	bl	8001ca8 <LCD_WR_DATA>
		for(j=0;j<lcddev.height;j++)
 8001dba:	89bb      	ldrh	r3, [r7, #12]
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	81bb      	strh	r3, [r7, #12]
 8001dc0:	4b08      	ldr	r3, [pc, #32]	; (8001de4 <lcd_Clear+0x60>)
 8001dc2:	885b      	ldrh	r3, [r3, #2]
 8001dc4:	89ba      	ldrh	r2, [r7, #12]
 8001dc6:	429a      	cmp	r2, r3
 8001dc8:	d3f3      	bcc.n	8001db2 <lcd_Clear+0x2e>
	for(i=0;i<lcddev.width;i++)
 8001dca:	89fb      	ldrh	r3, [r7, #14]
 8001dcc:	3301      	adds	r3, #1
 8001dce:	81fb      	strh	r3, [r7, #14]
 8001dd0:	4b04      	ldr	r3, [pc, #16]	; (8001de4 <lcd_Clear+0x60>)
 8001dd2:	881b      	ldrh	r3, [r3, #0]
 8001dd4:	89fa      	ldrh	r2, [r7, #14]
 8001dd6:	429a      	cmp	r2, r3
 8001dd8:	d3e8      	bcc.n	8001dac <lcd_Clear+0x28>
		}
	}
}
 8001dda:	bf00      	nop
 8001ddc:	bf00      	nop
 8001dde:	3710      	adds	r7, #16
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	2000025c 	.word	0x2000025c

08001de8 <lcd_Fill>:
  * @param  yend	End row
  * @param  color Color to fill
  * @retval None
  */
void lcd_Fill(uint16_t xsta,uint16_t ysta,uint16_t xend,uint16_t yend,uint16_t color) //add a hcn = 1 mau car been trogn
{
 8001de8:	b590      	push	{r4, r7, lr}
 8001dea:	b085      	sub	sp, #20
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	4604      	mov	r4, r0
 8001df0:	4608      	mov	r0, r1
 8001df2:	4611      	mov	r1, r2
 8001df4:	461a      	mov	r2, r3
 8001df6:	4623      	mov	r3, r4
 8001df8:	80fb      	strh	r3, [r7, #6]
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	80bb      	strh	r3, [r7, #4]
 8001dfe:	460b      	mov	r3, r1
 8001e00:	807b      	strh	r3, [r7, #2]
 8001e02:	4613      	mov	r3, r2
 8001e04:	803b      	strh	r3, [r7, #0]
	uint16_t i,j;
	lcd_AddressSet(xsta,ysta,xend-1,yend-1);
 8001e06:	887b      	ldrh	r3, [r7, #2]
 8001e08:	3b01      	subs	r3, #1
 8001e0a:	b29a      	uxth	r2, r3
 8001e0c:	883b      	ldrh	r3, [r7, #0]
 8001e0e:	3b01      	subs	r3, #1
 8001e10:	b29b      	uxth	r3, r3
 8001e12:	88b9      	ldrh	r1, [r7, #4]
 8001e14:	88f8      	ldrh	r0, [r7, #6]
 8001e16:	f7ff ff69 	bl	8001cec <lcd_AddressSet>
	for(i=ysta;i<yend;i++)
 8001e1a:	88bb      	ldrh	r3, [r7, #4]
 8001e1c:	81fb      	strh	r3, [r7, #14]
 8001e1e:	e010      	b.n	8001e42 <lcd_Fill+0x5a>
	{
		for(j=xsta;j<xend;j++)
 8001e20:	88fb      	ldrh	r3, [r7, #6]
 8001e22:	81bb      	strh	r3, [r7, #12]
 8001e24:	e006      	b.n	8001e34 <lcd_Fill+0x4c>
		{
			LCD_WR_DATA(color);
 8001e26:	8c3b      	ldrh	r3, [r7, #32]
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f7ff ff3d 	bl	8001ca8 <LCD_WR_DATA>
		for(j=xsta;j<xend;j++)
 8001e2e:	89bb      	ldrh	r3, [r7, #12]
 8001e30:	3301      	adds	r3, #1
 8001e32:	81bb      	strh	r3, [r7, #12]
 8001e34:	89ba      	ldrh	r2, [r7, #12]
 8001e36:	887b      	ldrh	r3, [r7, #2]
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	d3f4      	bcc.n	8001e26 <lcd_Fill+0x3e>
	for(i=ysta;i<yend;i++)
 8001e3c:	89fb      	ldrh	r3, [r7, #14]
 8001e3e:	3301      	adds	r3, #1
 8001e40:	81fb      	strh	r3, [r7, #14]
 8001e42:	89fa      	ldrh	r2, [r7, #14]
 8001e44:	883b      	ldrh	r3, [r7, #0]
 8001e46:	429a      	cmp	r2, r3
 8001e48:	d3ea      	bcc.n	8001e20 <lcd_Fill+0x38>
		}
	}
}
 8001e4a:	bf00      	nop
 8001e4c:	bf00      	nop
 8001e4e:	3714      	adds	r7, #20
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd90      	pop	{r4, r7, pc}

08001e54 <lcd_DrawPoint>:
  * @param  y Y coordinate
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawPoint(uint16_t x,uint16_t y,uint16_t color) // 1 ddieemr anhr
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b082      	sub	sp, #8
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	80fb      	strh	r3, [r7, #6]
 8001e5e:	460b      	mov	r3, r1
 8001e60:	80bb      	strh	r3, [r7, #4]
 8001e62:	4613      	mov	r3, r2
 8001e64:	807b      	strh	r3, [r7, #2]
	lcd_AddressSet(x,y,x,y);//
 8001e66:	88bb      	ldrh	r3, [r7, #4]
 8001e68:	88fa      	ldrh	r2, [r7, #6]
 8001e6a:	88b9      	ldrh	r1, [r7, #4]
 8001e6c:	88f8      	ldrh	r0, [r7, #6]
 8001e6e:	f7ff ff3d 	bl	8001cec <lcd_AddressSet>
	LCD_WR_DATA(color);
 8001e72:	887b      	ldrh	r3, [r7, #2]
 8001e74:	4618      	mov	r0, r3
 8001e76:	f7ff ff17 	bl	8001ca8 <LCD_WR_DATA>
}
 8001e7a:	bf00      	nop
 8001e7c:	3708      	adds	r7, #8
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}

08001e82 <lcd_DrawLine>:
  * @param  y2 Y coordinate of end point
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawLine(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2,uint16_t color) // ve duong
{
 8001e82:	b590      	push	{r4, r7, lr}
 8001e84:	b08d      	sub	sp, #52	; 0x34
 8001e86:	af00      	add	r7, sp, #0
 8001e88:	4604      	mov	r4, r0
 8001e8a:	4608      	mov	r0, r1
 8001e8c:	4611      	mov	r1, r2
 8001e8e:	461a      	mov	r2, r3
 8001e90:	4623      	mov	r3, r4
 8001e92:	80fb      	strh	r3, [r7, #6]
 8001e94:	4603      	mov	r3, r0
 8001e96:	80bb      	strh	r3, [r7, #4]
 8001e98:	460b      	mov	r3, r1
 8001e9a:	807b      	strh	r3, [r7, #2]
 8001e9c:	4613      	mov	r3, r2
 8001e9e:	803b      	strh	r3, [r7, #0]
	uint16_t t;
	int xerr=0,yerr=0,delta_x,delta_y,distance;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	627b      	str	r3, [r7, #36]	; 0x24
	int incx,incy,uRow,uCol;
	delta_x=x2-x1;
 8001ea8:	887a      	ldrh	r2, [r7, #2]
 8001eaa:	88fb      	ldrh	r3, [r7, #6]
 8001eac:	1ad3      	subs	r3, r2, r3
 8001eae:	623b      	str	r3, [r7, #32]
	delta_y=y2-y1;
 8001eb0:	883a      	ldrh	r2, [r7, #0]
 8001eb2:	88bb      	ldrh	r3, [r7, #4]
 8001eb4:	1ad3      	subs	r3, r2, r3
 8001eb6:	61fb      	str	r3, [r7, #28]
	uRow=x1;
 8001eb8:	88fb      	ldrh	r3, [r7, #6]
 8001eba:	60fb      	str	r3, [r7, #12]
	uCol=y1;
 8001ebc:	88bb      	ldrh	r3, [r7, #4]
 8001ebe:	60bb      	str	r3, [r7, #8]
	if(delta_x>0)incx=1;
 8001ec0:	6a3b      	ldr	r3, [r7, #32]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	dd02      	ble.n	8001ecc <lcd_DrawLine+0x4a>
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	617b      	str	r3, [r7, #20]
 8001eca:	e00b      	b.n	8001ee4 <lcd_DrawLine+0x62>
	else if (delta_x==0)incx=0;
 8001ecc:	6a3b      	ldr	r3, [r7, #32]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d102      	bne.n	8001ed8 <lcd_DrawLine+0x56>
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	617b      	str	r3, [r7, #20]
 8001ed6:	e005      	b.n	8001ee4 <lcd_DrawLine+0x62>
	else {incx=-1;delta_x=-delta_x;}
 8001ed8:	f04f 33ff 	mov.w	r3, #4294967295
 8001edc:	617b      	str	r3, [r7, #20]
 8001ede:	6a3b      	ldr	r3, [r7, #32]
 8001ee0:	425b      	negs	r3, r3
 8001ee2:	623b      	str	r3, [r7, #32]
	if(delta_y>0)incy=1;
 8001ee4:	69fb      	ldr	r3, [r7, #28]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	dd02      	ble.n	8001ef0 <lcd_DrawLine+0x6e>
 8001eea:	2301      	movs	r3, #1
 8001eec:	613b      	str	r3, [r7, #16]
 8001eee:	e00b      	b.n	8001f08 <lcd_DrawLine+0x86>
	else if (delta_y==0)incy=0;
 8001ef0:	69fb      	ldr	r3, [r7, #28]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d102      	bne.n	8001efc <lcd_DrawLine+0x7a>
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	613b      	str	r3, [r7, #16]
 8001efa:	e005      	b.n	8001f08 <lcd_DrawLine+0x86>
	else {incy=-1;delta_y=-delta_y;}
 8001efc:	f04f 33ff 	mov.w	r3, #4294967295
 8001f00:	613b      	str	r3, [r7, #16]
 8001f02:	69fb      	ldr	r3, [r7, #28]
 8001f04:	425b      	negs	r3, r3
 8001f06:	61fb      	str	r3, [r7, #28]
	if(delta_x>delta_y)distance=delta_x;
 8001f08:	6a3a      	ldr	r2, [r7, #32]
 8001f0a:	69fb      	ldr	r3, [r7, #28]
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	dd02      	ble.n	8001f16 <lcd_DrawLine+0x94>
 8001f10:	6a3b      	ldr	r3, [r7, #32]
 8001f12:	61bb      	str	r3, [r7, #24]
 8001f14:	e001      	b.n	8001f1a <lcd_DrawLine+0x98>
	else distance=delta_y;
 8001f16:	69fb      	ldr	r3, [r7, #28]
 8001f18:	61bb      	str	r3, [r7, #24]
	for(t=0;t<distance+1;t++)
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001f1e:	e02b      	b.n	8001f78 <lcd_DrawLine+0xf6>
	{
		lcd_DrawPoint(uRow,uCol,color);
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	b29b      	uxth	r3, r3
 8001f24:	68ba      	ldr	r2, [r7, #8]
 8001f26:	b291      	uxth	r1, r2
 8001f28:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f7ff ff91 	bl	8001e54 <lcd_DrawPoint>
		xerr+=delta_x;
 8001f32:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001f34:	6a3b      	ldr	r3, [r7, #32]
 8001f36:	4413      	add	r3, r2
 8001f38:	62bb      	str	r3, [r7, #40]	; 0x28
		yerr+=delta_y;
 8001f3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f3c:	69fb      	ldr	r3, [r7, #28]
 8001f3e:	4413      	add	r3, r2
 8001f40:	627b      	str	r3, [r7, #36]	; 0x24
		if(xerr>distance)
 8001f42:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001f44:	69bb      	ldr	r3, [r7, #24]
 8001f46:	429a      	cmp	r2, r3
 8001f48:	dd07      	ble.n	8001f5a <lcd_DrawLine+0xd8>
		{
			xerr-=distance;
 8001f4a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001f4c:	69bb      	ldr	r3, [r7, #24]
 8001f4e:	1ad3      	subs	r3, r2, r3
 8001f50:	62bb      	str	r3, [r7, #40]	; 0x28
			uRow+=incx;
 8001f52:	68fa      	ldr	r2, [r7, #12]
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	4413      	add	r3, r2
 8001f58:	60fb      	str	r3, [r7, #12]
		}
		if(yerr>distance)
 8001f5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f5c:	69bb      	ldr	r3, [r7, #24]
 8001f5e:	429a      	cmp	r2, r3
 8001f60:	dd07      	ble.n	8001f72 <lcd_DrawLine+0xf0>
		{
			yerr-=distance;
 8001f62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f64:	69bb      	ldr	r3, [r7, #24]
 8001f66:	1ad3      	subs	r3, r2, r3
 8001f68:	627b      	str	r3, [r7, #36]	; 0x24
			uCol+=incy;
 8001f6a:	68ba      	ldr	r2, [r7, #8]
 8001f6c:	693b      	ldr	r3, [r7, #16]
 8001f6e:	4413      	add	r3, r2
 8001f70:	60bb      	str	r3, [r7, #8]
	for(t=0;t<distance+1;t++)
 8001f72:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001f74:	3301      	adds	r3, #1
 8001f76:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001f78:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001f7a:	69ba      	ldr	r2, [r7, #24]
 8001f7c:	429a      	cmp	r2, r3
 8001f7e:	dacf      	bge.n	8001f20 <lcd_DrawLine+0x9e>
		}
	}
}
 8001f80:	bf00      	nop
 8001f82:	bf00      	nop
 8001f84:	3734      	adds	r7, #52	; 0x34
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd90      	pop	{r4, r7, pc}

08001f8a <lcd_DrawRectangle>:


void lcd_DrawRectangle(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2,uint16_t color) // ve hcn(vien
{
 8001f8a:	b590      	push	{r4, r7, lr}
 8001f8c:	b085      	sub	sp, #20
 8001f8e:	af02      	add	r7, sp, #8
 8001f90:	4604      	mov	r4, r0
 8001f92:	4608      	mov	r0, r1
 8001f94:	4611      	mov	r1, r2
 8001f96:	461a      	mov	r2, r3
 8001f98:	4623      	mov	r3, r4
 8001f9a:	80fb      	strh	r3, [r7, #6]
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	80bb      	strh	r3, [r7, #4]
 8001fa0:	460b      	mov	r3, r1
 8001fa2:	807b      	strh	r3, [r7, #2]
 8001fa4:	4613      	mov	r3, r2
 8001fa6:	803b      	strh	r3, [r7, #0]
	lcd_DrawLine(x1,y1,x2,y1,color);
 8001fa8:	88bc      	ldrh	r4, [r7, #4]
 8001faa:	887a      	ldrh	r2, [r7, #2]
 8001fac:	88b9      	ldrh	r1, [r7, #4]
 8001fae:	88f8      	ldrh	r0, [r7, #6]
 8001fb0:	8b3b      	ldrh	r3, [r7, #24]
 8001fb2:	9300      	str	r3, [sp, #0]
 8001fb4:	4623      	mov	r3, r4
 8001fb6:	f7ff ff64 	bl	8001e82 <lcd_DrawLine>
	lcd_DrawLine(x1,y1,x1,y2,color);
 8001fba:	883c      	ldrh	r4, [r7, #0]
 8001fbc:	88fa      	ldrh	r2, [r7, #6]
 8001fbe:	88b9      	ldrh	r1, [r7, #4]
 8001fc0:	88f8      	ldrh	r0, [r7, #6]
 8001fc2:	8b3b      	ldrh	r3, [r7, #24]
 8001fc4:	9300      	str	r3, [sp, #0]
 8001fc6:	4623      	mov	r3, r4
 8001fc8:	f7ff ff5b 	bl	8001e82 <lcd_DrawLine>
	lcd_DrawLine(x1,y2,x2,y2,color);
 8001fcc:	883c      	ldrh	r4, [r7, #0]
 8001fce:	887a      	ldrh	r2, [r7, #2]
 8001fd0:	8839      	ldrh	r1, [r7, #0]
 8001fd2:	88f8      	ldrh	r0, [r7, #6]
 8001fd4:	8b3b      	ldrh	r3, [r7, #24]
 8001fd6:	9300      	str	r3, [sp, #0]
 8001fd8:	4623      	mov	r3, r4
 8001fda:	f7ff ff52 	bl	8001e82 <lcd_DrawLine>
	lcd_DrawLine(x2,y1,x2,y2,color);
 8001fde:	883c      	ldrh	r4, [r7, #0]
 8001fe0:	887a      	ldrh	r2, [r7, #2]
 8001fe2:	88b9      	ldrh	r1, [r7, #4]
 8001fe4:	8878      	ldrh	r0, [r7, #2]
 8001fe6:	8b3b      	ldrh	r3, [r7, #24]
 8001fe8:	9300      	str	r3, [sp, #0]
 8001fea:	4623      	mov	r3, r4
 8001fec:	f7ff ff49 	bl	8001e82 <lcd_DrawLine>
}
 8001ff0:	bf00      	nop
 8001ff2:	370c      	adds	r7, #12
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd90      	pop	{r4, r7, pc}

08001ff8 <lcd_ShowChar>:

void lcd_ShowChar(uint16_t x,uint16_t y,uint8_t character,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode) // 1ky tu size = 12 16 24 32, fc: mau chuw, bc, mauf neefn, mode: hien neen
{
 8001ff8:	b590      	push	{r4, r7, lr}
 8001ffa:	b087      	sub	sp, #28
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	4604      	mov	r4, r0
 8002000:	4608      	mov	r0, r1
 8002002:	4611      	mov	r1, r2
 8002004:	461a      	mov	r2, r3
 8002006:	4623      	mov	r3, r4
 8002008:	80fb      	strh	r3, [r7, #6]
 800200a:	4603      	mov	r3, r0
 800200c:	80bb      	strh	r3, [r7, #4]
 800200e:	460b      	mov	r3, r1
 8002010:	70fb      	strb	r3, [r7, #3]
 8002012:	4613      	mov	r3, r2
 8002014:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 8002016:	2300      	movs	r3, #0
 8002018:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;
	uint16_t x0=x;
 800201a:	88fb      	ldrh	r3, [r7, #6]
 800201c:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 800201e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002022:	085b      	lsrs	r3, r3, #1
 8002024:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 8002026:	7bfb      	ldrb	r3, [r7, #15]
 8002028:	08db      	lsrs	r3, r3, #3
 800202a:	b2db      	uxtb	r3, r3
 800202c:	461a      	mov	r2, r3
 800202e:	7bfb      	ldrb	r3, [r7, #15]
 8002030:	f003 0307 	and.w	r3, r3, #7
 8002034:	b2db      	uxtb	r3, r3
 8002036:	2b00      	cmp	r3, #0
 8002038:	bf14      	ite	ne
 800203a:	2301      	movne	r3, #1
 800203c:	2300      	moveq	r3, #0
 800203e:	b2db      	uxtb	r3, r3
 8002040:	4413      	add	r3, r2
 8002042:	b29a      	uxth	r2, r3
 8002044:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002048:	b29b      	uxth	r3, r3
 800204a:	fb12 f303 	smulbb	r3, r2, r3
 800204e:	81bb      	strh	r3, [r7, #12]
	character=character-' ';
 8002050:	78fb      	ldrb	r3, [r7, #3]
 8002052:	3b20      	subs	r3, #32
 8002054:	70fb      	strb	r3, [r7, #3]
	lcd_AddressSet(x,y,x+sizex-1,y+sizey-1);
 8002056:	7bfb      	ldrb	r3, [r7, #15]
 8002058:	b29a      	uxth	r2, r3
 800205a:	88fb      	ldrh	r3, [r7, #6]
 800205c:	4413      	add	r3, r2
 800205e:	b29b      	uxth	r3, r3
 8002060:	3b01      	subs	r3, #1
 8002062:	b29c      	uxth	r4, r3
 8002064:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002068:	b29a      	uxth	r2, r3
 800206a:	88bb      	ldrh	r3, [r7, #4]
 800206c:	4413      	add	r3, r2
 800206e:	b29b      	uxth	r3, r3
 8002070:	3b01      	subs	r3, #1
 8002072:	b29b      	uxth	r3, r3
 8002074:	88b9      	ldrh	r1, [r7, #4]
 8002076:	88f8      	ldrh	r0, [r7, #6]
 8002078:	4622      	mov	r2, r4
 800207a:	f7ff fe37 	bl	8001cec <lcd_AddressSet>
	for(i=0;i<TypefaceNum;i++)
 800207e:	2300      	movs	r3, #0
 8002080:	827b      	strh	r3, [r7, #18]
 8002082:	e07a      	b.n	800217a <lcd_ShowChar+0x182>
	{
		if(sizey==12);
 8002084:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002088:	2b0c      	cmp	r3, #12
 800208a:	d028      	beq.n	80020de <lcd_ShowChar+0xe6>
		else if(sizey==16)temp=ascii_1608[character][i];
 800208c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002090:	2b10      	cmp	r3, #16
 8002092:	d108      	bne.n	80020a6 <lcd_ShowChar+0xae>
 8002094:	78fa      	ldrb	r2, [r7, #3]
 8002096:	8a7b      	ldrh	r3, [r7, #18]
 8002098:	493c      	ldr	r1, [pc, #240]	; (800218c <lcd_ShowChar+0x194>)
 800209a:	0112      	lsls	r2, r2, #4
 800209c:	440a      	add	r2, r1
 800209e:	4413      	add	r3, r2
 80020a0:	781b      	ldrb	r3, [r3, #0]
 80020a2:	75fb      	strb	r3, [r7, #23]
 80020a4:	e01b      	b.n	80020de <lcd_ShowChar+0xe6>
		else if(sizey==24)temp=ascii_2412[character][i];
 80020a6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80020aa:	2b18      	cmp	r3, #24
 80020ac:	d10b      	bne.n	80020c6 <lcd_ShowChar+0xce>
 80020ae:	78fa      	ldrb	r2, [r7, #3]
 80020b0:	8a79      	ldrh	r1, [r7, #18]
 80020b2:	4837      	ldr	r0, [pc, #220]	; (8002190 <lcd_ShowChar+0x198>)
 80020b4:	4613      	mov	r3, r2
 80020b6:	005b      	lsls	r3, r3, #1
 80020b8:	4413      	add	r3, r2
 80020ba:	011b      	lsls	r3, r3, #4
 80020bc:	4403      	add	r3, r0
 80020be:	440b      	add	r3, r1
 80020c0:	781b      	ldrb	r3, [r3, #0]
 80020c2:	75fb      	strb	r3, [r7, #23]
 80020c4:	e00b      	b.n	80020de <lcd_ShowChar+0xe6>
		else if(sizey==32)temp=ascii_3216[character][i];
 80020c6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80020ca:	2b20      	cmp	r3, #32
 80020cc:	d15a      	bne.n	8002184 <lcd_ShowChar+0x18c>
 80020ce:	78fa      	ldrb	r2, [r7, #3]
 80020d0:	8a7b      	ldrh	r3, [r7, #18]
 80020d2:	4930      	ldr	r1, [pc, #192]	; (8002194 <lcd_ShowChar+0x19c>)
 80020d4:	0192      	lsls	r2, r2, #6
 80020d6:	440a      	add	r2, r1
 80020d8:	4413      	add	r3, r2
 80020da:	781b      	ldrb	r3, [r3, #0]
 80020dc:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 80020de:	2300      	movs	r3, #0
 80020e0:	75bb      	strb	r3, [r7, #22]
 80020e2:	e044      	b.n	800216e <lcd_ShowChar+0x176>
		{
			if(!mode)
 80020e4:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d120      	bne.n	800212e <lcd_ShowChar+0x136>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 80020ec:	7dfa      	ldrb	r2, [r7, #23]
 80020ee:	7dbb      	ldrb	r3, [r7, #22]
 80020f0:	fa42 f303 	asr.w	r3, r2, r3
 80020f4:	f003 0301 	and.w	r3, r3, #1
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d004      	beq.n	8002106 <lcd_ShowChar+0x10e>
 80020fc:	883b      	ldrh	r3, [r7, #0]
 80020fe:	4618      	mov	r0, r3
 8002100:	f7ff fdd2 	bl	8001ca8 <LCD_WR_DATA>
 8002104:	e003      	b.n	800210e <lcd_ShowChar+0x116>
				else LCD_WR_DATA(bc);
 8002106:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002108:	4618      	mov	r0, r3
 800210a:	f7ff fdcd 	bl	8001ca8 <LCD_WR_DATA>
				m++;
 800210e:	7d7b      	ldrb	r3, [r7, #21]
 8002110:	3301      	adds	r3, #1
 8002112:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 8002114:	7d7b      	ldrb	r3, [r7, #21]
 8002116:	7bfa      	ldrb	r2, [r7, #15]
 8002118:	fbb3 f1f2 	udiv	r1, r3, r2
 800211c:	fb02 f201 	mul.w	r2, r2, r1
 8002120:	1a9b      	subs	r3, r3, r2
 8002122:	b2db      	uxtb	r3, r3
 8002124:	2b00      	cmp	r3, #0
 8002126:	d11f      	bne.n	8002168 <lcd_ShowChar+0x170>
				{
					m=0;
 8002128:	2300      	movs	r3, #0
 800212a:	757b      	strb	r3, [r7, #21]
					break;
 800212c:	e022      	b.n	8002174 <lcd_ShowChar+0x17c>
				}
			}
			else
			{
				if(temp&(0x01<<t))lcd_DrawPoint(x,y,fc);
 800212e:	7dfa      	ldrb	r2, [r7, #23]
 8002130:	7dbb      	ldrb	r3, [r7, #22]
 8002132:	fa42 f303 	asr.w	r3, r2, r3
 8002136:	f003 0301 	and.w	r3, r3, #1
 800213a:	2b00      	cmp	r3, #0
 800213c:	d005      	beq.n	800214a <lcd_ShowChar+0x152>
 800213e:	883a      	ldrh	r2, [r7, #0]
 8002140:	88b9      	ldrh	r1, [r7, #4]
 8002142:	88fb      	ldrh	r3, [r7, #6]
 8002144:	4618      	mov	r0, r3
 8002146:	f7ff fe85 	bl	8001e54 <lcd_DrawPoint>
				x++;
 800214a:	88fb      	ldrh	r3, [r7, #6]
 800214c:	3301      	adds	r3, #1
 800214e:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 8002150:	88fa      	ldrh	r2, [r7, #6]
 8002152:	8a3b      	ldrh	r3, [r7, #16]
 8002154:	1ad2      	subs	r2, r2, r3
 8002156:	7bfb      	ldrb	r3, [r7, #15]
 8002158:	429a      	cmp	r2, r3
 800215a:	d105      	bne.n	8002168 <lcd_ShowChar+0x170>
				{
					x=x0;
 800215c:	8a3b      	ldrh	r3, [r7, #16]
 800215e:	80fb      	strh	r3, [r7, #6]
					y++;
 8002160:	88bb      	ldrh	r3, [r7, #4]
 8002162:	3301      	adds	r3, #1
 8002164:	80bb      	strh	r3, [r7, #4]
					break;
 8002166:	e005      	b.n	8002174 <lcd_ShowChar+0x17c>
		for(t=0;t<8;t++)
 8002168:	7dbb      	ldrb	r3, [r7, #22]
 800216a:	3301      	adds	r3, #1
 800216c:	75bb      	strb	r3, [r7, #22]
 800216e:	7dbb      	ldrb	r3, [r7, #22]
 8002170:	2b07      	cmp	r3, #7
 8002172:	d9b7      	bls.n	80020e4 <lcd_ShowChar+0xec>
	for(i=0;i<TypefaceNum;i++)
 8002174:	8a7b      	ldrh	r3, [r7, #18]
 8002176:	3301      	adds	r3, #1
 8002178:	827b      	strh	r3, [r7, #18]
 800217a:	8a7a      	ldrh	r2, [r7, #18]
 800217c:	89bb      	ldrh	r3, [r7, #12]
 800217e:	429a      	cmp	r2, r3
 8002180:	d380      	bcc.n	8002084 <lcd_ShowChar+0x8c>
 8002182:	e000      	b.n	8002186 <lcd_ShowChar+0x18e>
		else return;
 8002184:	bf00      	nop
				}
			}
		}
	}
}
 8002186:	371c      	adds	r7, #28
 8002188:	46bd      	mov	sp, r7
 800218a:	bd90      	pop	{r4, r7, pc}
 800218c:	0800914c 	.word	0x0800914c
 8002190:	0800973c 	.word	0x0800973c
 8002194:	0800a90c 	.word	0x0800a90c

08002198 <mypow>:

uint32_t mypow(uint8_t m,uint8_t n)
{
 8002198:	b480      	push	{r7}
 800219a:	b085      	sub	sp, #20
 800219c:	af00      	add	r7, sp, #0
 800219e:	4603      	mov	r3, r0
 80021a0:	460a      	mov	r2, r1
 80021a2:	71fb      	strb	r3, [r7, #7]
 80021a4:	4613      	mov	r3, r2
 80021a6:	71bb      	strb	r3, [r7, #6]
	uint32_t result=1;
 80021a8:	2301      	movs	r3, #1
 80021aa:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;
 80021ac:	e004      	b.n	80021b8 <mypow+0x20>
 80021ae:	79fa      	ldrb	r2, [r7, #7]
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	fb02 f303 	mul.w	r3, r2, r3
 80021b6:	60fb      	str	r3, [r7, #12]
 80021b8:	79bb      	ldrb	r3, [r7, #6]
 80021ba:	1e5a      	subs	r2, r3, #1
 80021bc:	71ba      	strb	r2, [r7, #6]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d1f5      	bne.n	80021ae <mypow+0x16>
	return result;
 80021c2:	68fb      	ldr	r3, [r7, #12]
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	3714      	adds	r7, #20
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr

080021d0 <lcd_ShowFloatNum>:
	}
}


void lcd_ShowFloatNum(uint16_t x,uint16_t y,float num,uint8_t len,uint16_t fc,uint16_t bc,uint8_t sizey)
{
 80021d0:	b590      	push	{r4, r7, lr}
 80021d2:	b08d      	sub	sp, #52	; 0x34
 80021d4:	af04      	add	r7, sp, #16
 80021d6:	4604      	mov	r4, r0
 80021d8:	4608      	mov	r0, r1
 80021da:	ed87 0a02 	vstr	s0, [r7, #8]
 80021de:	4611      	mov	r1, r2
 80021e0:	461a      	mov	r2, r3
 80021e2:	4623      	mov	r3, r4
 80021e4:	81fb      	strh	r3, [r7, #14]
 80021e6:	4603      	mov	r3, r0
 80021e8:	81bb      	strh	r3, [r7, #12]
 80021ea:	460b      	mov	r3, r1
 80021ec:	71fb      	strb	r3, [r7, #7]
 80021ee:	4613      	mov	r3, r2
 80021f0:	80bb      	strh	r3, [r7, #4]
	uint8_t t,temp,sizex;
	uint32_t num1;
	sizex=sizey/2;
 80021f2:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80021f6:	085b      	lsrs	r3, r3, #1
 80021f8:	77bb      	strb	r3, [r7, #30]
	num1=num*100;
 80021fa:	edd7 7a02 	vldr	s15, [r7, #8]
 80021fe:	ed9f 7a36 	vldr	s14, [pc, #216]	; 80022d8 <lcd_ShowFloatNum+0x108>
 8002202:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002206:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800220a:	ee17 3a90 	vmov	r3, s15
 800220e:	61bb      	str	r3, [r7, #24]
	for(t=0;t<len;t++)
 8002210:	2300      	movs	r3, #0
 8002212:	77fb      	strb	r3, [r7, #31]
 8002214:	e057      	b.n	80022c6 <lcd_ShowFloatNum+0xf6>
	{
		temp=(num1/mypow(10,len-t-1))%10;
 8002216:	79fa      	ldrb	r2, [r7, #7]
 8002218:	7ffb      	ldrb	r3, [r7, #31]
 800221a:	1ad3      	subs	r3, r2, r3
 800221c:	b2db      	uxtb	r3, r3
 800221e:	3b01      	subs	r3, #1
 8002220:	b2db      	uxtb	r3, r3
 8002222:	4619      	mov	r1, r3
 8002224:	200a      	movs	r0, #10
 8002226:	f7ff ffb7 	bl	8002198 <mypow>
 800222a:	4602      	mov	r2, r0
 800222c:	69bb      	ldr	r3, [r7, #24]
 800222e:	fbb3 f1f2 	udiv	r1, r3, r2
 8002232:	4b2a      	ldr	r3, [pc, #168]	; (80022dc <lcd_ShowFloatNum+0x10c>)
 8002234:	fba3 2301 	umull	r2, r3, r3, r1
 8002238:	08da      	lsrs	r2, r3, #3
 800223a:	4613      	mov	r3, r2
 800223c:	009b      	lsls	r3, r3, #2
 800223e:	4413      	add	r3, r2
 8002240:	005b      	lsls	r3, r3, #1
 8002242:	1aca      	subs	r2, r1, r3
 8002244:	4613      	mov	r3, r2
 8002246:	75fb      	strb	r3, [r7, #23]
		if(t==(len-2))
 8002248:	7ffa      	ldrb	r2, [r7, #31]
 800224a:	79fb      	ldrb	r3, [r7, #7]
 800224c:	3b02      	subs	r3, #2
 800224e:	429a      	cmp	r2, r3
 8002250:	d11d      	bne.n	800228e <lcd_ShowFloatNum+0xbe>
		{
			lcd_ShowChar(x+(len-2)*sizex,y,'.',fc,bc,sizey,0);
 8002252:	79fb      	ldrb	r3, [r7, #7]
 8002254:	3b02      	subs	r3, #2
 8002256:	b29a      	uxth	r2, r3
 8002258:	7fbb      	ldrb	r3, [r7, #30]
 800225a:	b29b      	uxth	r3, r3
 800225c:	fb12 f303 	smulbb	r3, r2, r3
 8002260:	b29a      	uxth	r2, r3
 8002262:	89fb      	ldrh	r3, [r7, #14]
 8002264:	4413      	add	r3, r2
 8002266:	b298      	uxth	r0, r3
 8002268:	88ba      	ldrh	r2, [r7, #4]
 800226a:	89b9      	ldrh	r1, [r7, #12]
 800226c:	2300      	movs	r3, #0
 800226e:	9302      	str	r3, [sp, #8]
 8002270:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002274:	9301      	str	r3, [sp, #4]
 8002276:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8002278:	9300      	str	r3, [sp, #0]
 800227a:	4613      	mov	r3, r2
 800227c:	222e      	movs	r2, #46	; 0x2e
 800227e:	f7ff febb 	bl	8001ff8 <lcd_ShowChar>
			t++;
 8002282:	7ffb      	ldrb	r3, [r7, #31]
 8002284:	3301      	adds	r3, #1
 8002286:	77fb      	strb	r3, [r7, #31]
			len+=1;
 8002288:	79fb      	ldrb	r3, [r7, #7]
 800228a:	3301      	adds	r3, #1
 800228c:	71fb      	strb	r3, [r7, #7]
		}
	 	lcd_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
 800228e:	7ffb      	ldrb	r3, [r7, #31]
 8002290:	b29a      	uxth	r2, r3
 8002292:	7fbb      	ldrb	r3, [r7, #30]
 8002294:	b29b      	uxth	r3, r3
 8002296:	fb12 f303 	smulbb	r3, r2, r3
 800229a:	b29a      	uxth	r2, r3
 800229c:	89fb      	ldrh	r3, [r7, #14]
 800229e:	4413      	add	r3, r2
 80022a0:	b298      	uxth	r0, r3
 80022a2:	7dfb      	ldrb	r3, [r7, #23]
 80022a4:	3330      	adds	r3, #48	; 0x30
 80022a6:	b2da      	uxtb	r2, r3
 80022a8:	88bc      	ldrh	r4, [r7, #4]
 80022aa:	89b9      	ldrh	r1, [r7, #12]
 80022ac:	2300      	movs	r3, #0
 80022ae:	9302      	str	r3, [sp, #8]
 80022b0:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80022b4:	9301      	str	r3, [sp, #4]
 80022b6:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80022b8:	9300      	str	r3, [sp, #0]
 80022ba:	4623      	mov	r3, r4
 80022bc:	f7ff fe9c 	bl	8001ff8 <lcd_ShowChar>
	for(t=0;t<len;t++)
 80022c0:	7ffb      	ldrb	r3, [r7, #31]
 80022c2:	3301      	adds	r3, #1
 80022c4:	77fb      	strb	r3, [r7, #31]
 80022c6:	7ffa      	ldrb	r2, [r7, #31]
 80022c8:	79fb      	ldrb	r3, [r7, #7]
 80022ca:	429a      	cmp	r2, r3
 80022cc:	d3a3      	bcc.n	8002216 <lcd_ShowFloatNum+0x46>
	}
}
 80022ce:	bf00      	nop
 80022d0:	bf00      	nop
 80022d2:	3724      	adds	r7, #36	; 0x24
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd90      	pop	{r4, r7, pc}
 80022d8:	42c80000 	.word	0x42c80000
 80022dc:	cccccccd 	.word	0xcccccccd

080022e0 <lcd_SetDir>:
	}
}


void lcd_SetDir(uint8_t dir) //chinh huong man hinh
{
 80022e0:	b480      	push	{r7}
 80022e2:	b083      	sub	sp, #12
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	4603      	mov	r3, r0
 80022e8:	71fb      	strb	r3, [r7, #7]
	if((dir>>4)%4)
 80022ea:	79fb      	ldrb	r3, [r7, #7]
 80022ec:	091b      	lsrs	r3, r3, #4
 80022ee:	b2db      	uxtb	r3, r3
 80022f0:	f003 0303 	and.w	r3, r3, #3
 80022f4:	b2db      	uxtb	r3, r3
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d007      	beq.n	800230a <lcd_SetDir+0x2a>
	{
		lcddev.width=320;
 80022fa:	4b0a      	ldr	r3, [pc, #40]	; (8002324 <lcd_SetDir+0x44>)
 80022fc:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002300:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 8002302:	4b08      	ldr	r3, [pc, #32]	; (8002324 <lcd_SetDir+0x44>)
 8002304:	22f0      	movs	r2, #240	; 0xf0
 8002306:	805a      	strh	r2, [r3, #2]
	}else
	{
		lcddev.width=240;
		lcddev.height=320;
	}
}
 8002308:	e006      	b.n	8002318 <lcd_SetDir+0x38>
		lcddev.width=240;
 800230a:	4b06      	ldr	r3, [pc, #24]	; (8002324 <lcd_SetDir+0x44>)
 800230c:	22f0      	movs	r2, #240	; 0xf0
 800230e:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 8002310:	4b04      	ldr	r3, [pc, #16]	; (8002324 <lcd_SetDir+0x44>)
 8002312:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002316:	805a      	strh	r2, [r3, #2]
}
 8002318:	bf00      	nop
 800231a:	370c      	adds	r7, #12
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr
 8002324:	2000025c 	.word	0x2000025c

08002328 <lcd_init>:


void lcd_init(void)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 800232c:	2200      	movs	r2, #0
 800232e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002332:	48aa      	ldr	r0, [pc, #680]	; (80025dc <lcd_init+0x2b4>)
 8002334:	f002 fb80 	bl	8004a38 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8002338:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800233c:	f001 f896 	bl	800346c <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8002340:	2201      	movs	r2, #1
 8002342:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002346:	48a5      	ldr	r0, [pc, #660]	; (80025dc <lcd_init+0x2b4>)
 8002348:	f002 fb76 	bl	8004a38 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 800234c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002350:	f001 f88c 	bl	800346c <HAL_Delay>
	lcd_SetDir(DFT_SCAN_DIR);
 8002354:	2000      	movs	r0, #0
 8002356:	f7ff ffc3 	bl	80022e0 <lcd_SetDir>
	LCD_WR_REG(0XD3);
 800235a:	20d3      	movs	r0, #211	; 0xd3
 800235c:	f7ff fc94 	bl	8001c88 <LCD_WR_REG>
	lcddev.id=LCD_RD_DATA();	//dummy read
 8002360:	f7ff fcb2 	bl	8001cc8 <LCD_RD_DATA>
 8002364:	4603      	mov	r3, r0
 8002366:	461a      	mov	r2, r3
 8002368:	4b9d      	ldr	r3, [pc, #628]	; (80025e0 <lcd_init+0x2b8>)
 800236a:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 800236c:	f7ff fcac 	bl	8001cc8 <LCD_RD_DATA>
 8002370:	4603      	mov	r3, r0
 8002372:	461a      	mov	r2, r3
 8002374:	4b9a      	ldr	r3, [pc, #616]	; (80025e0 <lcd_init+0x2b8>)
 8002376:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8002378:	f7ff fca6 	bl	8001cc8 <LCD_RD_DATA>
 800237c:	4603      	mov	r3, r0
 800237e:	461a      	mov	r2, r3
 8002380:	4b97      	ldr	r3, [pc, #604]	; (80025e0 <lcd_init+0x2b8>)
 8002382:	809a      	strh	r2, [r3, #4]
	lcddev.id<<=8;
 8002384:	4b96      	ldr	r3, [pc, #600]	; (80025e0 <lcd_init+0x2b8>)
 8002386:	889b      	ldrh	r3, [r3, #4]
 8002388:	021b      	lsls	r3, r3, #8
 800238a:	b29a      	uxth	r2, r3
 800238c:	4b94      	ldr	r3, [pc, #592]	; (80025e0 <lcd_init+0x2b8>)
 800238e:	809a      	strh	r2, [r3, #4]
	lcddev.id|=LCD_RD_DATA();
 8002390:	f7ff fc9a 	bl	8001cc8 <LCD_RD_DATA>
 8002394:	4603      	mov	r3, r0
 8002396:	461a      	mov	r2, r3
 8002398:	4b91      	ldr	r3, [pc, #580]	; (80025e0 <lcd_init+0x2b8>)
 800239a:	889b      	ldrh	r3, [r3, #4]
 800239c:	4313      	orrs	r3, r2
 800239e:	b29a      	uxth	r2, r3
 80023a0:	4b8f      	ldr	r3, [pc, #572]	; (80025e0 <lcd_init+0x2b8>)
 80023a2:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 80023a4:	20cf      	movs	r0, #207	; 0xcf
 80023a6:	f7ff fc6f 	bl	8001c88 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80023aa:	2000      	movs	r0, #0
 80023ac:	f7ff fc7c 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 80023b0:	20c1      	movs	r0, #193	; 0xc1
 80023b2:	f7ff fc79 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 80023b6:	2030      	movs	r0, #48	; 0x30
 80023b8:	f7ff fc76 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 80023bc:	20ed      	movs	r0, #237	; 0xed
 80023be:	f7ff fc63 	bl	8001c88 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 80023c2:	2064      	movs	r0, #100	; 0x64
 80023c4:	f7ff fc70 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 80023c8:	2003      	movs	r0, #3
 80023ca:	f7ff fc6d 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 80023ce:	2012      	movs	r0, #18
 80023d0:	f7ff fc6a 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 80023d4:	2081      	movs	r0, #129	; 0x81
 80023d6:	f7ff fc67 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 80023da:	20e8      	movs	r0, #232	; 0xe8
 80023dc:	f7ff fc54 	bl	8001c88 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 80023e0:	2085      	movs	r0, #133	; 0x85
 80023e2:	f7ff fc61 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 80023e6:	2010      	movs	r0, #16
 80023e8:	f7ff fc5e 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 80023ec:	207a      	movs	r0, #122	; 0x7a
 80023ee:	f7ff fc5b 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 80023f2:	20cb      	movs	r0, #203	; 0xcb
 80023f4:	f7ff fc48 	bl	8001c88 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 80023f8:	2039      	movs	r0, #57	; 0x39
 80023fa:	f7ff fc55 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 80023fe:	202c      	movs	r0, #44	; 0x2c
 8002400:	f7ff fc52 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002404:	2000      	movs	r0, #0
 8002406:	f7ff fc4f 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 800240a:	2034      	movs	r0, #52	; 0x34
 800240c:	f7ff fc4c 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8002410:	2002      	movs	r0, #2
 8002412:	f7ff fc49 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8002416:	20f7      	movs	r0, #247	; 0xf7
 8002418:	f7ff fc36 	bl	8001c88 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 800241c:	2020      	movs	r0, #32
 800241e:	f7ff fc43 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 8002422:	20ea      	movs	r0, #234	; 0xea
 8002424:	f7ff fc30 	bl	8001c88 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002428:	2000      	movs	r0, #0
 800242a:	f7ff fc3d 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800242e:	2000      	movs	r0, #0
 8002430:	f7ff fc3a 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8002434:	20c0      	movs	r0, #192	; 0xc0
 8002436:	f7ff fc27 	bl	8001c88 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 800243a:	201b      	movs	r0, #27
 800243c:	f7ff fc34 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8002440:	20c1      	movs	r0, #193	; 0xc1
 8002442:	f7ff fc21 	bl	8001c88 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8002446:	2001      	movs	r0, #1
 8002448:	f7ff fc2e 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 800244c:	20c5      	movs	r0, #197	; 0xc5
 800244e:	f7ff fc1b 	bl	8001c88 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 8002452:	2030      	movs	r0, #48	; 0x30
 8002454:	f7ff fc28 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8002458:	2030      	movs	r0, #48	; 0x30
 800245a:	f7ff fc25 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 800245e:	20c7      	movs	r0, #199	; 0xc7
 8002460:	f7ff fc12 	bl	8001c88 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8002464:	20b7      	movs	r0, #183	; 0xb7
 8002466:	f7ff fc1f 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 800246a:	2036      	movs	r0, #54	; 0x36
 800246c:	f7ff fc0c 	bl	8001c88 <LCD_WR_REG>

	LCD_WR_DATA(0x08|DFT_SCAN_DIR);
 8002470:	2008      	movs	r0, #8
 8002472:	f7ff fc19 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 8002476:	203a      	movs	r0, #58	; 0x3a
 8002478:	f7ff fc06 	bl	8001c88 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 800247c:	2055      	movs	r0, #85	; 0x55
 800247e:	f7ff fc13 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 8002482:	20b1      	movs	r0, #177	; 0xb1
 8002484:	f7ff fc00 	bl	8001c88 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002488:	2000      	movs	r0, #0
 800248a:	f7ff fc0d 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 800248e:	201a      	movs	r0, #26
 8002490:	f7ff fc0a 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8002494:	20b6      	movs	r0, #182	; 0xb6
 8002496:	f7ff fbf7 	bl	8001c88 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 800249a:	200a      	movs	r0, #10
 800249c:	f7ff fc04 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 80024a0:	20a2      	movs	r0, #162	; 0xa2
 80024a2:	f7ff fc01 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 80024a6:	20f2      	movs	r0, #242	; 0xf2
 80024a8:	f7ff fbee 	bl	8001c88 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80024ac:	2000      	movs	r0, #0
 80024ae:	f7ff fbfb 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 80024b2:	2026      	movs	r0, #38	; 0x26
 80024b4:	f7ff fbe8 	bl	8001c88 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 80024b8:	2001      	movs	r0, #1
 80024ba:	f7ff fbf5 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 80024be:	20e0      	movs	r0, #224	; 0xe0
 80024c0:	f7ff fbe2 	bl	8001c88 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 80024c4:	200f      	movs	r0, #15
 80024c6:	f7ff fbef 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 80024ca:	202a      	movs	r0, #42	; 0x2a
 80024cc:	f7ff fbec 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 80024d0:	2028      	movs	r0, #40	; 0x28
 80024d2:	f7ff fbe9 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 80024d6:	2008      	movs	r0, #8
 80024d8:	f7ff fbe6 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 80024dc:	200e      	movs	r0, #14
 80024de:	f7ff fbe3 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 80024e2:	2008      	movs	r0, #8
 80024e4:	f7ff fbe0 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 80024e8:	2054      	movs	r0, #84	; 0x54
 80024ea:	f7ff fbdd 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 80024ee:	20a9      	movs	r0, #169	; 0xa9
 80024f0:	f7ff fbda 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 80024f4:	2043      	movs	r0, #67	; 0x43
 80024f6:	f7ff fbd7 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 80024fa:	200a      	movs	r0, #10
 80024fc:	f7ff fbd4 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8002500:	200f      	movs	r0, #15
 8002502:	f7ff fbd1 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002506:	2000      	movs	r0, #0
 8002508:	f7ff fbce 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800250c:	2000      	movs	r0, #0
 800250e:	f7ff fbcb 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002512:	2000      	movs	r0, #0
 8002514:	f7ff fbc8 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002518:	2000      	movs	r0, #0
 800251a:	f7ff fbc5 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 800251e:	20e1      	movs	r0, #225	; 0xe1
 8002520:	f7ff fbb2 	bl	8001c88 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002524:	2000      	movs	r0, #0
 8002526:	f7ff fbbf 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 800252a:	2015      	movs	r0, #21
 800252c:	f7ff fbbc 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 8002530:	2017      	movs	r0, #23
 8002532:	f7ff fbb9 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8002536:	2007      	movs	r0, #7
 8002538:	f7ff fbb6 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 800253c:	2011      	movs	r0, #17
 800253e:	f7ff fbb3 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 8002542:	2006      	movs	r0, #6
 8002544:	f7ff fbb0 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8002548:	202b      	movs	r0, #43	; 0x2b
 800254a:	f7ff fbad 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 800254e:	2056      	movs	r0, #86	; 0x56
 8002550:	f7ff fbaa 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8002554:	203c      	movs	r0, #60	; 0x3c
 8002556:	f7ff fba7 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 800255a:	2005      	movs	r0, #5
 800255c:	f7ff fba4 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8002560:	2010      	movs	r0, #16
 8002562:	f7ff fba1 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8002566:	200f      	movs	r0, #15
 8002568:	f7ff fb9e 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 800256c:	203f      	movs	r0, #63	; 0x3f
 800256e:	f7ff fb9b 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8002572:	203f      	movs	r0, #63	; 0x3f
 8002574:	f7ff fb98 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8002578:	200f      	movs	r0, #15
 800257a:	f7ff fb95 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 800257e:	202b      	movs	r0, #43	; 0x2b
 8002580:	f7ff fb82 	bl	8001c88 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002584:	2000      	movs	r0, #0
 8002586:	f7ff fb8f 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800258a:	2000      	movs	r0, #0
 800258c:	f7ff fb8c 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 8002590:	2001      	movs	r0, #1
 8002592:	f7ff fb89 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8002596:	203f      	movs	r0, #63	; 0x3f
 8002598:	f7ff fb86 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 800259c:	202a      	movs	r0, #42	; 0x2a
 800259e:	f7ff fb73 	bl	8001c88 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80025a2:	2000      	movs	r0, #0
 80025a4:	f7ff fb80 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80025a8:	2000      	movs	r0, #0
 80025aa:	f7ff fb7d 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80025ae:	2000      	movs	r0, #0
 80025b0:	f7ff fb7a 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 80025b4:	20ef      	movs	r0, #239	; 0xef
 80025b6:	f7ff fb77 	bl	8001ca8 <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 80025ba:	2011      	movs	r0, #17
 80025bc:	f7ff fb64 	bl	8001c88 <LCD_WR_REG>
	HAL_Delay(120);
 80025c0:	2078      	movs	r0, #120	; 0x78
 80025c2:	f000 ff53 	bl	800346c <HAL_Delay>
	LCD_WR_REG(0x29); //display on
 80025c6:	2029      	movs	r0, #41	; 0x29
 80025c8:	f7ff fb5e 	bl	8001c88 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 80025cc:	2201      	movs	r2, #1
 80025ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80025d2:	4804      	ldr	r0, [pc, #16]	; (80025e4 <lcd_init+0x2bc>)
 80025d4:	f002 fa30 	bl	8004a38 <HAL_GPIO_WritePin>
}
 80025d8:	bf00      	nop
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	40020800 	.word	0x40020800
 80025e0:	2000025c 	.word	0x2000025c
 80025e4:	40020000 	.word	0x40020000

080025e8 <lcd_ShowStr>:
		}
	}
}

void lcd_ShowStr(uint16_t x, uint16_t y,char *str,uint16_t fc, uint16_t bc,uint8_t sizey,uint8_t mode)
{
 80025e8:	b590      	push	{r4, r7, lr}
 80025ea:	b08b      	sub	sp, #44	; 0x2c
 80025ec:	af04      	add	r7, sp, #16
 80025ee:	60ba      	str	r2, [r7, #8]
 80025f0:	461a      	mov	r2, r3
 80025f2:	4603      	mov	r3, r0
 80025f4:	81fb      	strh	r3, [r7, #14]
 80025f6:	460b      	mov	r3, r1
 80025f8:	81bb      	strh	r3, [r7, #12]
 80025fa:	4613      	mov	r3, r2
 80025fc:	80fb      	strh	r3, [r7, #6]
	uint16_t x0=x;
 80025fe:	89fb      	ldrh	r3, [r7, #14]
 8002600:	82bb      	strh	r3, [r7, #20]
    uint8_t bHz=0;
 8002602:	2300      	movs	r3, #0
 8002604:	75fb      	strb	r3, [r7, #23]
	while(*str!=0)
 8002606:	e048      	b.n	800269a <lcd_ShowStr+0xb2>
	{
		if(!bHz)
 8002608:	7dfb      	ldrb	r3, [r7, #23]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d145      	bne.n	800269a <lcd_ShowStr+0xb2>
		{
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 800260e:	89fa      	ldrh	r2, [r7, #14]
 8002610:	4b26      	ldr	r3, [pc, #152]	; (80026ac <lcd_ShowStr+0xc4>)
 8002612:	881b      	ldrh	r3, [r3, #0]
 8002614:	4619      	mov	r1, r3
 8002616:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800261a:	085b      	lsrs	r3, r3, #1
 800261c:	b2db      	uxtb	r3, r3
 800261e:	1acb      	subs	r3, r1, r3
 8002620:	429a      	cmp	r2, r3
 8002622:	dc3f      	bgt.n	80026a4 <lcd_ShowStr+0xbc>
 8002624:	89ba      	ldrh	r2, [r7, #12]
 8002626:	4b21      	ldr	r3, [pc, #132]	; (80026ac <lcd_ShowStr+0xc4>)
 8002628:	885b      	ldrh	r3, [r3, #2]
 800262a:	4619      	mov	r1, r3
 800262c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002630:	1acb      	subs	r3, r1, r3
 8002632:	429a      	cmp	r2, r3
 8002634:	dc36      	bgt.n	80026a4 <lcd_ShowStr+0xbc>
			if(*str>0x80)bHz=1;
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	781b      	ldrb	r3, [r3, #0]
 800263a:	2b80      	cmp	r3, #128	; 0x80
 800263c:	d902      	bls.n	8002644 <lcd_ShowStr+0x5c>
 800263e:	2301      	movs	r3, #1
 8002640:	75fb      	strb	r3, [r7, #23]
 8002642:	e02a      	b.n	800269a <lcd_ShowStr+0xb2>
			else
			{
				if(*str==0x0D)
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	781b      	ldrb	r3, [r3, #0]
 8002648:	2b0d      	cmp	r3, #13
 800264a:	d10b      	bne.n	8002664 <lcd_ShowStr+0x7c>
				{
					y+=sizey;
 800264c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002650:	b29a      	uxth	r2, r3
 8002652:	89bb      	ldrh	r3, [r7, #12]
 8002654:	4413      	add	r3, r2
 8002656:	81bb      	strh	r3, [r7, #12]
					x=x0;
 8002658:	8abb      	ldrh	r3, [r7, #20]
 800265a:	81fb      	strh	r3, [r7, #14]
					str++;
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	3301      	adds	r3, #1
 8002660:	60bb      	str	r3, [r7, #8]
 8002662:	e017      	b.n	8002694 <lcd_ShowStr+0xac>
				}else
				{
					lcd_ShowChar(x,y,*str,fc,bc,sizey,mode);
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	781a      	ldrb	r2, [r3, #0]
 8002668:	88fc      	ldrh	r4, [r7, #6]
 800266a:	89b9      	ldrh	r1, [r7, #12]
 800266c:	89f8      	ldrh	r0, [r7, #14]
 800266e:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002672:	9302      	str	r3, [sp, #8]
 8002674:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002678:	9301      	str	r3, [sp, #4]
 800267a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800267c:	9300      	str	r3, [sp, #0]
 800267e:	4623      	mov	r3, r4
 8002680:	f7ff fcba 	bl	8001ff8 <lcd_ShowChar>
					x+=sizey/2;
 8002684:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002688:	085b      	lsrs	r3, r3, #1
 800268a:	b2db      	uxtb	r3, r3
 800268c:	b29a      	uxth	r2, r3
 800268e:	89fb      	ldrh	r3, [r7, #14]
 8002690:	4413      	add	r3, r2
 8002692:	81fb      	strh	r3, [r7, #14]
				}
			  str++;
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	3301      	adds	r3, #1
 8002698:	60bb      	str	r3, [r7, #8]
	while(*str!=0)
 800269a:	68bb      	ldr	r3, [r7, #8]
 800269c:	781b      	ldrb	r3, [r3, #0]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d1b2      	bne.n	8002608 <lcd_ShowStr+0x20>
 80026a2:	e000      	b.n	80026a6 <lcd_ShowStr+0xbe>
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 80026a4:	bf00      	nop
			}
		}
	}
}
 80026a6:	371c      	adds	r7, #28
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd90      	pop	{r4, r7, pc}
 80026ac:	2000025c 	.word	0x2000025c

080026b0 <led7_init>:
uint8_t arrayOfNum[10] = {0x03, 0x9f, 0x25, 0x0d, 0x99, 0x49, 0x41, 0x1f, 0x01, 0x09};// 9 numbers
uint16_t spi_buffer = 0xffff;

int led7_index = 0;

void led7_init(){
 80026b0:	b580      	push	{r7, lr}
 80026b2:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 80026b4:	2201      	movs	r2, #1
 80026b6:	2140      	movs	r1, #64	; 0x40
 80026b8:	4802      	ldr	r0, [pc, #8]	; (80026c4 <led7_init+0x14>)
 80026ba:	f002 f9bd 	bl	8004a38 <HAL_GPIO_WritePin>
}
 80026be:	bf00      	nop
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	bf00      	nop
 80026c4:	40021800 	.word	0x40021800

080026c8 <led7_Scan>:

void led7_Scan(){
 80026c8:	b580      	push	{r7, lr}
 80026ca:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 80026cc:	4b3f      	ldr	r3, [pc, #252]	; (80027cc <led7_Scan+0x104>)
 80026ce:	881b      	ldrh	r3, [r3, #0]
 80026d0:	b2db      	uxtb	r3, r3
 80026d2:	b29a      	uxth	r2, r3
 80026d4:	4b3d      	ldr	r3, [pc, #244]	; (80027cc <led7_Scan+0x104>)
 80026d6:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led7seg[led7_index] << 8;
 80026d8:	4b3d      	ldr	r3, [pc, #244]	; (80027d0 <led7_Scan+0x108>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a3d      	ldr	r2, [pc, #244]	; (80027d4 <led7_Scan+0x10c>)
 80026de:	5cd3      	ldrb	r3, [r2, r3]
 80026e0:	021b      	lsls	r3, r3, #8
 80026e2:	b21a      	sxth	r2, r3
 80026e4:	4b39      	ldr	r3, [pc, #228]	; (80027cc <led7_Scan+0x104>)
 80026e6:	881b      	ldrh	r3, [r3, #0]
 80026e8:	b21b      	sxth	r3, r3
 80026ea:	4313      	orrs	r3, r2
 80026ec:	b21b      	sxth	r3, r3
 80026ee:	b29a      	uxth	r2, r3
 80026f0:	4b36      	ldr	r3, [pc, #216]	; (80027cc <led7_Scan+0x104>)
 80026f2:	801a      	strh	r2, [r3, #0]
	switch(led7_index){
 80026f4:	4b36      	ldr	r3, [pc, #216]	; (80027d0 <led7_Scan+0x108>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	2b03      	cmp	r3, #3
 80026fa:	d847      	bhi.n	800278c <led7_Scan+0xc4>
 80026fc:	a201      	add	r2, pc, #4	; (adr r2, 8002704 <led7_Scan+0x3c>)
 80026fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002702:	bf00      	nop
 8002704:	08002715 	.word	0x08002715
 8002708:	08002733 	.word	0x08002733
 800270c:	08002751 	.word	0x08002751
 8002710:	0800276f 	.word	0x0800276f
	case 0:
		spi_buffer |= 0x00b0;
 8002714:	4b2d      	ldr	r3, [pc, #180]	; (80027cc <led7_Scan+0x104>)
 8002716:	881b      	ldrh	r3, [r3, #0]
 8002718:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800271c:	b29a      	uxth	r2, r3
 800271e:	4b2b      	ldr	r3, [pc, #172]	; (80027cc <led7_Scan+0x104>)
 8002720:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;//1011
 8002722:	4b2a      	ldr	r3, [pc, #168]	; (80027cc <led7_Scan+0x104>)
 8002724:	881b      	ldrh	r3, [r3, #0]
 8002726:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800272a:	b29a      	uxth	r2, r3
 800272c:	4b27      	ldr	r3, [pc, #156]	; (80027cc <led7_Scan+0x104>)
 800272e:	801a      	strh	r2, [r3, #0]
		break;
 8002730:	e02d      	b.n	800278e <led7_Scan+0xc6>
	case 1:
		spi_buffer |= 0x00d0;
 8002732:	4b26      	ldr	r3, [pc, #152]	; (80027cc <led7_Scan+0x104>)
 8002734:	881b      	ldrh	r3, [r3, #0]
 8002736:	f043 03d0 	orr.w	r3, r3, #208	; 0xd0
 800273a:	b29a      	uxth	r2, r3
 800273c:	4b23      	ldr	r3, [pc, #140]	; (80027cc <led7_Scan+0x104>)
 800273e:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;//1101
 8002740:	4b22      	ldr	r3, [pc, #136]	; (80027cc <led7_Scan+0x104>)
 8002742:	881b      	ldrh	r3, [r3, #0]
 8002744:	f023 0320 	bic.w	r3, r3, #32
 8002748:	b29a      	uxth	r2, r3
 800274a:	4b20      	ldr	r3, [pc, #128]	; (80027cc <led7_Scan+0x104>)
 800274c:	801a      	strh	r2, [r3, #0]
		break;
 800274e:	e01e      	b.n	800278e <led7_Scan+0xc6>
	case 2:
		spi_buffer |= 0x00e0;
 8002750:	4b1e      	ldr	r3, [pc, #120]	; (80027cc <led7_Scan+0x104>)
 8002752:	881b      	ldrh	r3, [r3, #0]
 8002754:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 8002758:	b29a      	uxth	r2, r3
 800275a:	4b1c      	ldr	r3, [pc, #112]	; (80027cc <led7_Scan+0x104>)
 800275c:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;//1110
 800275e:	4b1b      	ldr	r3, [pc, #108]	; (80027cc <led7_Scan+0x104>)
 8002760:	881b      	ldrh	r3, [r3, #0]
 8002762:	f023 0310 	bic.w	r3, r3, #16
 8002766:	b29a      	uxth	r2, r3
 8002768:	4b18      	ldr	r3, [pc, #96]	; (80027cc <led7_Scan+0x104>)
 800276a:	801a      	strh	r2, [r3, #0]
		break;
 800276c:	e00f      	b.n	800278e <led7_Scan+0xc6>
	case 3:
		spi_buffer |= 0x0070;
 800276e:	4b17      	ldr	r3, [pc, #92]	; (80027cc <led7_Scan+0x104>)
 8002770:	881b      	ldrh	r3, [r3, #0]
 8002772:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8002776:	b29a      	uxth	r2, r3
 8002778:	4b14      	ldr	r3, [pc, #80]	; (80027cc <led7_Scan+0x104>)
 800277a:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;//0111
 800277c:	4b13      	ldr	r3, [pc, #76]	; (80027cc <led7_Scan+0x104>)
 800277e:	881b      	ldrh	r3, [r3, #0]
 8002780:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002784:	b29a      	uxth	r2, r3
 8002786:	4b11      	ldr	r3, [pc, #68]	; (80027cc <led7_Scan+0x104>)
 8002788:	801a      	strh	r2, [r3, #0]
		break;
 800278a:	e000      	b.n	800278e <led7_Scan+0xc6>
	default:
		break;
 800278c:	bf00      	nop
	}
	led7_index = (led7_index + 1)%4;
 800278e:	4b10      	ldr	r3, [pc, #64]	; (80027d0 <led7_Scan+0x108>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	3301      	adds	r3, #1
 8002794:	425a      	negs	r2, r3
 8002796:	f003 0303 	and.w	r3, r3, #3
 800279a:	f002 0203 	and.w	r2, r2, #3
 800279e:	bf58      	it	pl
 80027a0:	4253      	negpl	r3, r2
 80027a2:	4a0b      	ldr	r2, [pc, #44]	; (80027d0 <led7_Scan+0x108>)
 80027a4:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 80027a6:	2200      	movs	r2, #0
 80027a8:	2140      	movs	r1, #64	; 0x40
 80027aa:	480b      	ldr	r0, [pc, #44]	; (80027d8 <led7_Scan+0x110>)
 80027ac:	f002 f944 	bl	8004a38 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*)&spi_buffer, 2, 1);
 80027b0:	2301      	movs	r3, #1
 80027b2:	2202      	movs	r2, #2
 80027b4:	4905      	ldr	r1, [pc, #20]	; (80027cc <led7_Scan+0x104>)
 80027b6:	4809      	ldr	r0, [pc, #36]	; (80027dc <led7_Scan+0x114>)
 80027b8:	f003 fe15 	bl	80063e6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 80027bc:	2201      	movs	r2, #1
 80027be:	2140      	movs	r1, #64	; 0x40
 80027c0:	4805      	ldr	r0, [pc, #20]	; (80027d8 <led7_Scan+0x110>)
 80027c2:	f002 f939 	bl	8004a38 <HAL_GPIO_WritePin>
}
 80027c6:	bf00      	nop
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	bf00      	nop
 80027cc:	2000001a 	.word	0x2000001a
 80027d0:	20000054 	.word	0x20000054
 80027d4:	2000000c 	.word	0x2000000c
 80027d8:	40021800 	.word	0x40021800
 80027dc:	200002a4 	.word	0x200002a4

080027e0 <led7_SetDigit>:

void led7_SetDigit(int num, int position, uint8_t show_dot){
 80027e0:	b480      	push	{r7}
 80027e2:	b085      	sub	sp, #20
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	60f8      	str	r0, [r7, #12]
 80027e8:	60b9      	str	r1, [r7, #8]
 80027ea:	4613      	mov	r3, r2
 80027ec:	71fb      	strb	r3, [r7, #7]
	if (num == -1)
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027f4:	d105      	bne.n	8002802 <led7_SetDigit+0x22>
		led7seg[position] = 0xff;
 80027f6:	4a0f      	ldr	r2, [pc, #60]	; (8002834 <led7_SetDigit+0x54>)
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	4413      	add	r3, r2
 80027fc:	22ff      	movs	r2, #255	; 0xff
 80027fe:	701a      	strb	r2, [r3, #0]
	else if (num >= 0 && num <= 9)
		led7seg[position] = arrayOfNum[num] - show_dot;
}
 8002800:	e011      	b.n	8002826 <led7_SetDigit+0x46>
	else if (num >= 0 && num <= 9)
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	2b00      	cmp	r3, #0
 8002806:	db0e      	blt.n	8002826 <led7_SetDigit+0x46>
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	2b09      	cmp	r3, #9
 800280c:	dc0b      	bgt.n	8002826 <led7_SetDigit+0x46>
		led7seg[position] = arrayOfNum[num] - show_dot;
 800280e:	4a0a      	ldr	r2, [pc, #40]	; (8002838 <led7_SetDigit+0x58>)
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	4413      	add	r3, r2
 8002814:	781a      	ldrb	r2, [r3, #0]
 8002816:	79fb      	ldrb	r3, [r7, #7]
 8002818:	1ad3      	subs	r3, r2, r3
 800281a:	b2d9      	uxtb	r1, r3
 800281c:	4a05      	ldr	r2, [pc, #20]	; (8002834 <led7_SetDigit+0x54>)
 800281e:	68bb      	ldr	r3, [r7, #8]
 8002820:	4413      	add	r3, r2
 8002822:	460a      	mov	r2, r1
 8002824:	701a      	strb	r2, [r3, #0]
}
 8002826:	bf00      	nop
 8002828:	3714      	adds	r7, #20
 800282a:	46bd      	mov	sp, r7
 800282c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002830:	4770      	bx	lr
 8002832:	bf00      	nop
 8002834:	2000000c 	.word	0x2000000c
 8002838:	20000010 	.word	0x20000010

0800283c <led7_SetColon>:

void led7_SetColon(uint8_t status){
 800283c:	b480      	push	{r7}
 800283e:	b083      	sub	sp, #12
 8002840:	af00      	add	r7, sp, #0
 8002842:	4603      	mov	r3, r0
 8002844:	71fb      	strb	r3, [r7, #7]
	if(status == 1) spi_buffer &= ~(1 << 3);
 8002846:	79fb      	ldrb	r3, [r7, #7]
 8002848:	2b01      	cmp	r3, #1
 800284a:	d107      	bne.n	800285c <led7_SetColon+0x20>
 800284c:	4b0a      	ldr	r3, [pc, #40]	; (8002878 <led7_SetColon+0x3c>)
 800284e:	881b      	ldrh	r3, [r3, #0]
 8002850:	f023 0308 	bic.w	r3, r3, #8
 8002854:	b29a      	uxth	r2, r3
 8002856:	4b08      	ldr	r3, [pc, #32]	; (8002878 <led7_SetColon+0x3c>)
 8002858:	801a      	strh	r2, [r3, #0]
	else spi_buffer |= (1 << 3);
}
 800285a:	e006      	b.n	800286a <led7_SetColon+0x2e>
	else spi_buffer |= (1 << 3);
 800285c:	4b06      	ldr	r3, [pc, #24]	; (8002878 <led7_SetColon+0x3c>)
 800285e:	881b      	ldrh	r3, [r3, #0]
 8002860:	f043 0308 	orr.w	r3, r3, #8
 8002864:	b29a      	uxth	r2, r3
 8002866:	4b04      	ldr	r3, [pc, #16]	; (8002878 <led7_SetColon+0x3c>)
 8002868:	801a      	strh	r2, [r3, #0]
}
 800286a:	bf00      	nop
 800286c:	370c      	adds	r7, #12
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr
 8002876:	bf00      	nop
 8002878:	2000001a 	.word	0x2000001a

0800287c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002880:	f000 fd82 	bl	8003388 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002884:	f000 f818 	bl	80028b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002888:	f7fe fda6 	bl	80013d8 <MX_GPIO_Init>
  MX_TIM2_Init();
 800288c:	f000 fb08 	bl	8002ea0 <MX_TIM2_Init>
  MX_SPI1_Init();
 8002890:	f000 fa06 	bl	8002ca0 <MX_SPI1_Init>
  MX_FSMC_Init();
 8002894:	f7fe fcd0 	bl	8001238 <MX_FSMC_Init>
  MX_I2C1_Init();
 8002898:	f7fe fea4 	bl	80015e4 <MX_I2C1_Init>
  MX_TIM13_Init();
 800289c:	f000 fb4c 	bl	8002f38 <MX_TIM13_Init>
  MX_DMA_Init();
 80028a0:	f7fe fbec 	bl	800107c <MX_DMA_Init>
  MX_ADC1_Init();
 80028a4:	f7fe fa32 	bl	8000d0c <MX_ADC1_Init>
  MX_USART1_UART_Init();
 80028a8:	f000 fc8c 	bl	80031c4 <MX_USART1_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  lab6_init();
 80028ac:	f7fe ff10 	bl	80016d0 <lab6_init>
  while (1)
  {
	  lab6_run();
 80028b0:	f7fe ff49 	bl	8001746 <lab6_run>
 80028b4:	e7fc      	b.n	80028b0 <main+0x34>
	...

080028b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b094      	sub	sp, #80	; 0x50
 80028bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80028be:	f107 0320 	add.w	r3, r7, #32
 80028c2:	2230      	movs	r2, #48	; 0x30
 80028c4:	2100      	movs	r1, #0
 80028c6:	4618      	mov	r0, r3
 80028c8:	f006 fbe8 	bl	800909c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80028cc:	f107 030c 	add.w	r3, r7, #12
 80028d0:	2200      	movs	r2, #0
 80028d2:	601a      	str	r2, [r3, #0]
 80028d4:	605a      	str	r2, [r3, #4]
 80028d6:	609a      	str	r2, [r3, #8]
 80028d8:	60da      	str	r2, [r3, #12]
 80028da:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80028dc:	2300      	movs	r3, #0
 80028de:	60bb      	str	r3, [r7, #8]
 80028e0:	4b28      	ldr	r3, [pc, #160]	; (8002984 <SystemClock_Config+0xcc>)
 80028e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e4:	4a27      	ldr	r2, [pc, #156]	; (8002984 <SystemClock_Config+0xcc>)
 80028e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028ea:	6413      	str	r3, [r2, #64]	; 0x40
 80028ec:	4b25      	ldr	r3, [pc, #148]	; (8002984 <SystemClock_Config+0xcc>)
 80028ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028f4:	60bb      	str	r3, [r7, #8]
 80028f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80028f8:	2300      	movs	r3, #0
 80028fa:	607b      	str	r3, [r7, #4]
 80028fc:	4b22      	ldr	r3, [pc, #136]	; (8002988 <SystemClock_Config+0xd0>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a21      	ldr	r2, [pc, #132]	; (8002988 <SystemClock_Config+0xd0>)
 8002902:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002906:	6013      	str	r3, [r2, #0]
 8002908:	4b1f      	ldr	r3, [pc, #124]	; (8002988 <SystemClock_Config+0xd0>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002910:	607b      	str	r3, [r7, #4]
 8002912:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002914:	2302      	movs	r3, #2
 8002916:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002918:	2301      	movs	r3, #1
 800291a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800291c:	2310      	movs	r3, #16
 800291e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002920:	2302      	movs	r3, #2
 8002922:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002924:	2300      	movs	r3, #0
 8002926:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002928:	2308      	movs	r3, #8
 800292a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800292c:	23a8      	movs	r3, #168	; 0xa8
 800292e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002930:	2302      	movs	r3, #2
 8002932:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002934:	2304      	movs	r3, #4
 8002936:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002938:	f107 0320 	add.w	r3, r7, #32
 800293c:	4618      	mov	r0, r3
 800293e:	f003 f855 	bl	80059ec <HAL_RCC_OscConfig>
 8002942:	4603      	mov	r3, r0
 8002944:	2b00      	cmp	r3, #0
 8002946:	d001      	beq.n	800294c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002948:	f000 f831 	bl	80029ae <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800294c:	230f      	movs	r3, #15
 800294e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002950:	2302      	movs	r3, #2
 8002952:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002954:	2300      	movs	r3, #0
 8002956:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002958:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800295c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800295e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002962:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002964:	f107 030c 	add.w	r3, r7, #12
 8002968:	2105      	movs	r1, #5
 800296a:	4618      	mov	r0, r3
 800296c:	f003 fab6 	bl	8005edc <HAL_RCC_ClockConfig>
 8002970:	4603      	mov	r3, r0
 8002972:	2b00      	cmp	r3, #0
 8002974:	d001      	beq.n	800297a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002976:	f000 f81a 	bl	80029ae <Error_Handler>
  }
}
 800297a:	bf00      	nop
 800297c:	3750      	adds	r7, #80	; 0x50
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	40023800 	.word	0x40023800
 8002988:	40007000 	.word	0x40007000

0800298c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800298c:	b580      	push	{r7, lr}
 800298e:	b082      	sub	sp, #8
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800299c:	d103      	bne.n	80029a6 <HAL_TIM_PeriodElapsedCallback+0x1a>
		timerRun();
 800299e:	f000 f943 	bl	8002c28 <timerRun>
		led7_Scan();
 80029a2:	f7ff fe91 	bl	80026c8 <led7_Scan>
	}
}
 80029a6:	bf00      	nop
 80029a8:	3708      	adds	r7, #8
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}

080029ae <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80029ae:	b480      	push	{r7}
 80029b0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80029b2:	b672      	cpsid	i
}
 80029b4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80029b6:	e7fe      	b.n	80029b6 <Error_Handler+0x8>

080029b8 <sensor_init>:
 */
#include "sensor.h"

uint16_t adc_receive[5];

void sensor_init(){
 80029b8:	b580      	push	{r7, lr}
 80029ba:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint16_t*)adc_receive, 5);
 80029bc:	2205      	movs	r2, #5
 80029be:	4903      	ldr	r1, [pc, #12]	; (80029cc <sensor_init+0x14>)
 80029c0:	4803      	ldr	r0, [pc, #12]	; (80029d0 <sensor_init+0x18>)
 80029c2:	f000 fdbb 	bl	800353c <HAL_ADC_Start_DMA>
}
 80029c6:	bf00      	nop
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	bf00      	nop
 80029cc:	20000298 	.word	0x20000298
 80029d0:	200000d8 	.word	0x200000d8

080029d4 <sensor_Read>:

void sensor_Read(){
 80029d4:	b580      	push	{r7, lr}
 80029d6:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_receive, 5);
 80029d8:	2205      	movs	r2, #5
 80029da:	4903      	ldr	r1, [pc, #12]	; (80029e8 <sensor_Read+0x14>)
 80029dc:	4803      	ldr	r0, [pc, #12]	; (80029ec <sensor_Read+0x18>)
 80029de:	f000 fdad 	bl	800353c <HAL_ADC_Start_DMA>
}
 80029e2:	bf00      	nop
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	20000298 	.word	0x20000298
 80029ec:	200000d8 	.word	0x200000d8

080029f0 <sensor_GetLight>:

uint16_t sensor_GetLight(){
 80029f0:	b480      	push	{r7}
 80029f2:	af00      	add	r7, sp, #0
	return adc_receive[2];
 80029f4:	4b03      	ldr	r3, [pc, #12]	; (8002a04 <sensor_GetLight+0x14>)
 80029f6:	889b      	ldrh	r3, [r3, #4]
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr
 8002a02:	bf00      	nop
 8002a04:	20000298 	.word	0x20000298

08002a08 <sensor_GetPotentiometer>:

uint16_t sensor_GetPotentiometer(){
 8002a08:	b480      	push	{r7}
 8002a0a:	af00      	add	r7, sp, #0
	return adc_receive[3];
 8002a0c:	4b03      	ldr	r3, [pc, #12]	; (8002a1c <sensor_GetPotentiometer+0x14>)
 8002a0e:	88db      	ldrh	r3, [r3, #6]
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	46bd      	mov	sp, r7
 8002a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a18:	4770      	bx	lr
 8002a1a:	bf00      	nop
 8002a1c:	20000298 	.word	0x20000298

08002a20 <sensor_GetVoltage>:

float sensor_GetVoltage(){
 8002a20:	b580      	push	{r7, lr}
 8002a22:	af00      	add	r7, sp, #0
	return ((float)adc_receive[0]*3.3*12)/(4095*1.565);
 8002a24:	4b1a      	ldr	r3, [pc, #104]	; (8002a90 <sensor_GetVoltage+0x70>)
 8002a26:	881b      	ldrh	r3, [r3, #0]
 8002a28:	ee07 3a90 	vmov	s15, r3
 8002a2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a30:	ee17 0a90 	vmov	r0, s15
 8002a34:	f7fd fd34 	bl	80004a0 <__aeabi_f2d>
 8002a38:	a311      	add	r3, pc, #68	; (adr r3, 8002a80 <sensor_GetVoltage+0x60>)
 8002a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a3e:	f7fd fd87 	bl	8000550 <__aeabi_dmul>
 8002a42:	4602      	mov	r2, r0
 8002a44:	460b      	mov	r3, r1
 8002a46:	4610      	mov	r0, r2
 8002a48:	4619      	mov	r1, r3
 8002a4a:	f04f 0200 	mov.w	r2, #0
 8002a4e:	4b11      	ldr	r3, [pc, #68]	; (8002a94 <sensor_GetVoltage+0x74>)
 8002a50:	f7fd fd7e 	bl	8000550 <__aeabi_dmul>
 8002a54:	4602      	mov	r2, r0
 8002a56:	460b      	mov	r3, r1
 8002a58:	4610      	mov	r0, r2
 8002a5a:	4619      	mov	r1, r3
 8002a5c:	a30a      	add	r3, pc, #40	; (adr r3, 8002a88 <sensor_GetVoltage+0x68>)
 8002a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a62:	f7fd fe9f 	bl	80007a4 <__aeabi_ddiv>
 8002a66:	4602      	mov	r2, r0
 8002a68:	460b      	mov	r3, r1
 8002a6a:	4610      	mov	r0, r2
 8002a6c:	4619      	mov	r1, r3
 8002a6e:	f7fd ff81 	bl	8000974 <__aeabi_d2f>
 8002a72:	4603      	mov	r3, r0
 8002a74:	ee07 3a90 	vmov	s15, r3
}
 8002a78:	eeb0 0a67 	vmov.f32	s0, s15
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	66666666 	.word	0x66666666
 8002a84:	400a6666 	.word	0x400a6666
 8002a88:	cccccccd 	.word	0xcccccccd
 8002a8c:	40b908ac 	.word	0x40b908ac
 8002a90:	20000298 	.word	0x20000298
 8002a94:	40280000 	.word	0x40280000

08002a98 <sensor_GetCurrent>:

float sensor_GetCurrent(){
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	af00      	add	r7, sp, #0
	return (((float)adc_receive[1]*3.3*1000)/(4095*0.647)-2.5)*5/2.5;
 8002a9c:	4b28      	ldr	r3, [pc, #160]	; (8002b40 <sensor_GetCurrent+0xa8>)
 8002a9e:	885b      	ldrh	r3, [r3, #2]
 8002aa0:	ee07 3a90 	vmov	s15, r3
 8002aa4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002aa8:	ee17 0a90 	vmov	r0, s15
 8002aac:	f7fd fcf8 	bl	80004a0 <__aeabi_f2d>
 8002ab0:	a31f      	add	r3, pc, #124	; (adr r3, 8002b30 <sensor_GetCurrent+0x98>)
 8002ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ab6:	f7fd fd4b 	bl	8000550 <__aeabi_dmul>
 8002aba:	4602      	mov	r2, r0
 8002abc:	460b      	mov	r3, r1
 8002abe:	4610      	mov	r0, r2
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	f04f 0200 	mov.w	r2, #0
 8002ac6:	4b1f      	ldr	r3, [pc, #124]	; (8002b44 <sensor_GetCurrent+0xac>)
 8002ac8:	f7fd fd42 	bl	8000550 <__aeabi_dmul>
 8002acc:	4602      	mov	r2, r0
 8002ace:	460b      	mov	r3, r1
 8002ad0:	4610      	mov	r0, r2
 8002ad2:	4619      	mov	r1, r3
 8002ad4:	a318      	add	r3, pc, #96	; (adr r3, 8002b38 <sensor_GetCurrent+0xa0>)
 8002ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ada:	f7fd fe63 	bl	80007a4 <__aeabi_ddiv>
 8002ade:	4602      	mov	r2, r0
 8002ae0:	460b      	mov	r3, r1
 8002ae2:	4610      	mov	r0, r2
 8002ae4:	4619      	mov	r1, r3
 8002ae6:	f04f 0200 	mov.w	r2, #0
 8002aea:	4b17      	ldr	r3, [pc, #92]	; (8002b48 <sensor_GetCurrent+0xb0>)
 8002aec:	f7fd fb78 	bl	80001e0 <__aeabi_dsub>
 8002af0:	4602      	mov	r2, r0
 8002af2:	460b      	mov	r3, r1
 8002af4:	4610      	mov	r0, r2
 8002af6:	4619      	mov	r1, r3
 8002af8:	f04f 0200 	mov.w	r2, #0
 8002afc:	4b13      	ldr	r3, [pc, #76]	; (8002b4c <sensor_GetCurrent+0xb4>)
 8002afe:	f7fd fd27 	bl	8000550 <__aeabi_dmul>
 8002b02:	4602      	mov	r2, r0
 8002b04:	460b      	mov	r3, r1
 8002b06:	4610      	mov	r0, r2
 8002b08:	4619      	mov	r1, r3
 8002b0a:	f04f 0200 	mov.w	r2, #0
 8002b0e:	4b0e      	ldr	r3, [pc, #56]	; (8002b48 <sensor_GetCurrent+0xb0>)
 8002b10:	f7fd fe48 	bl	80007a4 <__aeabi_ddiv>
 8002b14:	4602      	mov	r2, r0
 8002b16:	460b      	mov	r3, r1
 8002b18:	4610      	mov	r0, r2
 8002b1a:	4619      	mov	r1, r3
 8002b1c:	f7fd ff2a 	bl	8000974 <__aeabi_d2f>
 8002b20:	4603      	mov	r3, r0
 8002b22:	ee07 3a90 	vmov	s15, r3
}
 8002b26:	eeb0 0a67 	vmov.f32	s0, s15
 8002b2a:	bd80      	pop	{r7, pc}
 8002b2c:	f3af 8000 	nop.w
 8002b30:	66666666 	.word	0x66666666
 8002b34:	400a6666 	.word	0x400a6666
 8002b38:	147ae148 	.word	0x147ae148
 8002b3c:	40a4b2ee 	.word	0x40a4b2ee
 8002b40:	20000298 	.word	0x20000298
 8002b44:	408f4000 	.word	0x408f4000
 8002b48:	40040000 	.word	0x40040000
 8002b4c:	40140000 	.word	0x40140000

08002b50 <sensor_GetTemperature>:

float sensor_GetTemperature(){
 8002b50:	b480      	push	{r7}
 8002b52:	af00      	add	r7, sp, #0
	return ((float)adc_receive[4]*330)/(4095);
 8002b54:	4b0a      	ldr	r3, [pc, #40]	; (8002b80 <sensor_GetTemperature+0x30>)
 8002b56:	891b      	ldrh	r3, [r3, #8]
 8002b58:	ee07 3a90 	vmov	s15, r3
 8002b5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b60:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8002b84 <sensor_GetTemperature+0x34>
 8002b64:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b68:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8002b88 <sensor_GetTemperature+0x38>
 8002b6c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002b70:	eef0 7a66 	vmov.f32	s15, s13
}
 8002b74:	eeb0 0a67 	vmov.f32	s0, s15
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7e:	4770      	bx	lr
 8002b80:	20000298 	.word	0x20000298
 8002b84:	43a50000 	.word	0x43a50000
 8002b88:	457ff000 	.word	0x457ff000

08002b8c <timerInit>:
int timer_counter[TIMER_IDX] = {0};
int timer_buffer[TIMER_IDX] = {0};
int timer_flag[TIMER_IDX] = {0};
int TIMER_CYCLE = 1;

void timerInit() {
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8002b90:	4802      	ldr	r0, [pc, #8]	; (8002b9c <timerInit+0x10>)
 8002b92:	f004 f9db 	bl	8006f4c <HAL_TIM_Base_Start_IT>
}
 8002b96:	bf00      	nop
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	20000344 	.word	0x20000344

08002ba0 <setTimer>:

void setTimer(int idx, int duration) {
 8002ba0:	b480      	push	{r7}
 8002ba2:	b083      	sub	sp, #12
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
 8002ba8:	6039      	str	r1, [r7, #0]
	timer_counter[idx] = duration / TIMER_CYCLE;
 8002baa:	4b0e      	ldr	r3, [pc, #56]	; (8002be4 <setTimer+0x44>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	683a      	ldr	r2, [r7, #0]
 8002bb0:	fb92 f2f3 	sdiv	r2, r2, r3
 8002bb4:	490c      	ldr	r1, [pc, #48]	; (8002be8 <setTimer+0x48>)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_buffer[idx] = duration / TIMER_CYCLE;
 8002bbc:	4b09      	ldr	r3, [pc, #36]	; (8002be4 <setTimer+0x44>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	683a      	ldr	r2, [r7, #0]
 8002bc2:	fb92 f2f3 	sdiv	r2, r2, r3
 8002bc6:	4909      	ldr	r1, [pc, #36]	; (8002bec <setTimer+0x4c>)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[idx] = 0;
 8002bce:	4a08      	ldr	r2, [pc, #32]	; (8002bf0 <setTimer+0x50>)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2100      	movs	r1, #0
 8002bd4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8002bd8:	bf00      	nop
 8002bda:	370c      	adds	r7, #12
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be2:	4770      	bx	lr
 8002be4:	2000001c 	.word	0x2000001c
 8002be8:	20000058 	.word	0x20000058
 8002bec:	20000080 	.word	0x20000080
 8002bf0:	200000a8 	.word	0x200000a8

08002bf4 <checkTimerFlag>:

int checkTimerFlag(int idx) {
 8002bf4:	b480      	push	{r7}
 8002bf6:	b083      	sub	sp, #12
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
	if (timer_flag[idx] == 1) {
 8002bfc:	4a09      	ldr	r2, [pc, #36]	; (8002c24 <checkTimerFlag+0x30>)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c04:	2b01      	cmp	r3, #1
 8002c06:	d106      	bne.n	8002c16 <checkTimerFlag+0x22>
		timer_flag[idx] = 0;
 8002c08:	4a06      	ldr	r2, [pc, #24]	; (8002c24 <checkTimerFlag+0x30>)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2100      	movs	r1, #0
 8002c0e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 8002c12:	2301      	movs	r3, #1
 8002c14:	e000      	b.n	8002c18 <checkTimerFlag+0x24>
	}
	return 0;
 8002c16:	2300      	movs	r3, #0
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	370c      	adds	r7, #12
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c22:	4770      	bx	lr
 8002c24:	200000a8 	.word	0x200000a8

08002c28 <timerRun>:

void timerRun() {
 8002c28:	b480      	push	{r7}
 8002c2a:	b083      	sub	sp, #12
 8002c2c:	af00      	add	r7, sp, #0
	for (int i = 0; i < TIMER_IDX; i++) {
 8002c2e:	2300      	movs	r3, #0
 8002c30:	607b      	str	r3, [r7, #4]
 8002c32:	e024      	b.n	8002c7e <timerRun+0x56>
		if (timer_counter[i] > 0) {
 8002c34:	4a17      	ldr	r2, [pc, #92]	; (8002c94 <timerRun+0x6c>)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	dd1b      	ble.n	8002c78 <timerRun+0x50>
			timer_counter[i]--;
 8002c40:	4a14      	ldr	r2, [pc, #80]	; (8002c94 <timerRun+0x6c>)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c48:	1e5a      	subs	r2, r3, #1
 8002c4a:	4912      	ldr	r1, [pc, #72]	; (8002c94 <timerRun+0x6c>)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (timer_counter[i] == 0) {
 8002c52:	4a10      	ldr	r2, [pc, #64]	; (8002c94 <timerRun+0x6c>)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d10c      	bne.n	8002c78 <timerRun+0x50>
				timer_flag[i] = 1;
 8002c5e:	4a0e      	ldr	r2, [pc, #56]	; (8002c98 <timerRun+0x70>)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2101      	movs	r1, #1
 8002c64:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				timer_counter[i] = timer_buffer[i];
 8002c68:	4a0c      	ldr	r2, [pc, #48]	; (8002c9c <timerRun+0x74>)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002c70:	4908      	ldr	r1, [pc, #32]	; (8002c94 <timerRun+0x6c>)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (int i = 0; i < TIMER_IDX; i++) {
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	3301      	adds	r3, #1
 8002c7c:	607b      	str	r3, [r7, #4]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2b09      	cmp	r3, #9
 8002c82:	ddd7      	ble.n	8002c34 <timerRun+0xc>
			}
		}
	}
}
 8002c84:	bf00      	nop
 8002c86:	bf00      	nop
 8002c88:	370c      	adds	r7, #12
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c90:	4770      	bx	lr
 8002c92:	bf00      	nop
 8002c94:	20000058 	.word	0x20000058
 8002c98:	200000a8 	.word	0x200000a8
 8002c9c:	20000080 	.word	0x20000080

08002ca0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002ca4:	4b17      	ldr	r3, [pc, #92]	; (8002d04 <MX_SPI1_Init+0x64>)
 8002ca6:	4a18      	ldr	r2, [pc, #96]	; (8002d08 <MX_SPI1_Init+0x68>)
 8002ca8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002caa:	4b16      	ldr	r3, [pc, #88]	; (8002d04 <MX_SPI1_Init+0x64>)
 8002cac:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002cb0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002cb2:	4b14      	ldr	r3, [pc, #80]	; (8002d04 <MX_SPI1_Init+0x64>)
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002cb8:	4b12      	ldr	r3, [pc, #72]	; (8002d04 <MX_SPI1_Init+0x64>)
 8002cba:	2200      	movs	r2, #0
 8002cbc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002cbe:	4b11      	ldr	r3, [pc, #68]	; (8002d04 <MX_SPI1_Init+0x64>)
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002cc4:	4b0f      	ldr	r3, [pc, #60]	; (8002d04 <MX_SPI1_Init+0x64>)
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002cca:	4b0e      	ldr	r3, [pc, #56]	; (8002d04 <MX_SPI1_Init+0x64>)
 8002ccc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002cd0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002cd2:	4b0c      	ldr	r3, [pc, #48]	; (8002d04 <MX_SPI1_Init+0x64>)
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002cd8:	4b0a      	ldr	r3, [pc, #40]	; (8002d04 <MX_SPI1_Init+0x64>)
 8002cda:	2200      	movs	r2, #0
 8002cdc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002cde:	4b09      	ldr	r3, [pc, #36]	; (8002d04 <MX_SPI1_Init+0x64>)
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ce4:	4b07      	ldr	r3, [pc, #28]	; (8002d04 <MX_SPI1_Init+0x64>)
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002cea:	4b06      	ldr	r3, [pc, #24]	; (8002d04 <MX_SPI1_Init+0x64>)
 8002cec:	220a      	movs	r2, #10
 8002cee:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002cf0:	4804      	ldr	r0, [pc, #16]	; (8002d04 <MX_SPI1_Init+0x64>)
 8002cf2:	f003 faef 	bl	80062d4 <HAL_SPI_Init>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d001      	beq.n	8002d00 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002cfc:	f7ff fe57 	bl	80029ae <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002d00:	bf00      	nop
 8002d02:	bd80      	pop	{r7, pc}
 8002d04:	200002a4 	.word	0x200002a4
 8002d08:	40013000 	.word	0x40013000

08002d0c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b08a      	sub	sp, #40	; 0x28
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d14:	f107 0314 	add.w	r3, r7, #20
 8002d18:	2200      	movs	r2, #0
 8002d1a:	601a      	str	r2, [r3, #0]
 8002d1c:	605a      	str	r2, [r3, #4]
 8002d1e:	609a      	str	r2, [r3, #8]
 8002d20:	60da      	str	r2, [r3, #12]
 8002d22:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a19      	ldr	r2, [pc, #100]	; (8002d90 <HAL_SPI_MspInit+0x84>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d12b      	bne.n	8002d86 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002d2e:	2300      	movs	r3, #0
 8002d30:	613b      	str	r3, [r7, #16]
 8002d32:	4b18      	ldr	r3, [pc, #96]	; (8002d94 <HAL_SPI_MspInit+0x88>)
 8002d34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d36:	4a17      	ldr	r2, [pc, #92]	; (8002d94 <HAL_SPI_MspInit+0x88>)
 8002d38:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002d3c:	6453      	str	r3, [r2, #68]	; 0x44
 8002d3e:	4b15      	ldr	r3, [pc, #84]	; (8002d94 <HAL_SPI_MspInit+0x88>)
 8002d40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d42:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d46:	613b      	str	r3, [r7, #16]
 8002d48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	60fb      	str	r3, [r7, #12]
 8002d4e:	4b11      	ldr	r3, [pc, #68]	; (8002d94 <HAL_SPI_MspInit+0x88>)
 8002d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d52:	4a10      	ldr	r2, [pc, #64]	; (8002d94 <HAL_SPI_MspInit+0x88>)
 8002d54:	f043 0302 	orr.w	r3, r3, #2
 8002d58:	6313      	str	r3, [r2, #48]	; 0x30
 8002d5a:	4b0e      	ldr	r3, [pc, #56]	; (8002d94 <HAL_SPI_MspInit+0x88>)
 8002d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d5e:	f003 0302 	and.w	r3, r3, #2
 8002d62:	60fb      	str	r3, [r7, #12]
 8002d64:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002d66:	2338      	movs	r3, #56	; 0x38
 8002d68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d6a:	2302      	movs	r3, #2
 8002d6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d72:	2303      	movs	r3, #3
 8002d74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002d76:	2305      	movs	r3, #5
 8002d78:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d7a:	f107 0314 	add.w	r3, r7, #20
 8002d7e:	4619      	mov	r1, r3
 8002d80:	4805      	ldr	r0, [pc, #20]	; (8002d98 <HAL_SPI_MspInit+0x8c>)
 8002d82:	f001 fcbd 	bl	8004700 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002d86:	bf00      	nop
 8002d88:	3728      	adds	r7, #40	; 0x28
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	40013000 	.word	0x40013000
 8002d94:	40023800 	.word	0x40023800
 8002d98:	40020400 	.word	0x40020400

08002d9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b083      	sub	sp, #12
 8002da0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002da2:	2300      	movs	r3, #0
 8002da4:	607b      	str	r3, [r7, #4]
 8002da6:	4b10      	ldr	r3, [pc, #64]	; (8002de8 <HAL_MspInit+0x4c>)
 8002da8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002daa:	4a0f      	ldr	r2, [pc, #60]	; (8002de8 <HAL_MspInit+0x4c>)
 8002dac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002db0:	6453      	str	r3, [r2, #68]	; 0x44
 8002db2:	4b0d      	ldr	r3, [pc, #52]	; (8002de8 <HAL_MspInit+0x4c>)
 8002db4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002db6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002dba:	607b      	str	r3, [r7, #4]
 8002dbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	603b      	str	r3, [r7, #0]
 8002dc2:	4b09      	ldr	r3, [pc, #36]	; (8002de8 <HAL_MspInit+0x4c>)
 8002dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc6:	4a08      	ldr	r2, [pc, #32]	; (8002de8 <HAL_MspInit+0x4c>)
 8002dc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002dcc:	6413      	str	r3, [r2, #64]	; 0x40
 8002dce:	4b06      	ldr	r3, [pc, #24]	; (8002de8 <HAL_MspInit+0x4c>)
 8002dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dd6:	603b      	str	r3, [r7, #0]
 8002dd8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002dda:	bf00      	nop
 8002ddc:	370c      	adds	r7, #12
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr
 8002de6:	bf00      	nop
 8002de8:	40023800 	.word	0x40023800

08002dec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002dec:	b480      	push	{r7}
 8002dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002df0:	e7fe      	b.n	8002df0 <NMI_Handler+0x4>

08002df2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002df2:	b480      	push	{r7}
 8002df4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002df6:	e7fe      	b.n	8002df6 <HardFault_Handler+0x4>

08002df8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002dfc:	e7fe      	b.n	8002dfc <MemManage_Handler+0x4>

08002dfe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002dfe:	b480      	push	{r7}
 8002e00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e02:	e7fe      	b.n	8002e02 <BusFault_Handler+0x4>

08002e04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e04:	b480      	push	{r7}
 8002e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e08:	e7fe      	b.n	8002e08 <UsageFault_Handler+0x4>

08002e0a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e0a:	b480      	push	{r7}
 8002e0c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e0e:	bf00      	nop
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr

08002e18 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e1c:	bf00      	nop
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e24:	4770      	bx	lr

08002e26 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e26:	b480      	push	{r7}
 8002e28:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e2a:	bf00      	nop
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e32:	4770      	bx	lr

08002e34 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e38:	f000 faf8 	bl	800342c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e3c:	bf00      	nop
 8002e3e:	bd80      	pop	{r7, pc}

08002e40 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002e44:	4802      	ldr	r0, [pc, #8]	; (8002e50 <TIM2_IRQHandler+0x10>)
 8002e46:	f004 fa13 	bl	8007270 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002e4a:	bf00      	nop
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	bf00      	nop
 8002e50:	20000344 	.word	0x20000344

08002e54 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002e58:	4802      	ldr	r0, [pc, #8]	; (8002e64 <USART1_IRQHandler+0x10>)
 8002e5a:	f005 f973 	bl	8008144 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002e5e:	bf00      	nop
 8002e60:	bd80      	pop	{r7, pc}
 8002e62:	bf00      	nop
 8002e64:	200003f0 	.word	0x200003f0

08002e68 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002e6c:	4802      	ldr	r0, [pc, #8]	; (8002e78 <DMA2_Stream0_IRQHandler+0x10>)
 8002e6e:	f001 f9dd 	bl	800422c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002e72:	bf00      	nop
 8002e74:	bd80      	pop	{r7, pc}
 8002e76:	bf00      	nop
 8002e78:	20000120 	.word	0x20000120

08002e7c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e80:	4b06      	ldr	r3, [pc, #24]	; (8002e9c <SystemInit+0x20>)
 8002e82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e86:	4a05      	ldr	r2, [pc, #20]	; (8002e9c <SystemInit+0x20>)
 8002e88:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002e8c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e90:	bf00      	nop
 8002e92:	46bd      	mov	sp, r7
 8002e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e98:	4770      	bx	lr
 8002e9a:	bf00      	nop
 8002e9c:	e000ed00 	.word	0xe000ed00

08002ea0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim13;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b086      	sub	sp, #24
 8002ea4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ea6:	f107 0308 	add.w	r3, r7, #8
 8002eaa:	2200      	movs	r2, #0
 8002eac:	601a      	str	r2, [r3, #0]
 8002eae:	605a      	str	r2, [r3, #4]
 8002eb0:	609a      	str	r2, [r3, #8]
 8002eb2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002eb4:	463b      	mov	r3, r7
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	601a      	str	r2, [r3, #0]
 8002eba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002ebc:	4b1d      	ldr	r3, [pc, #116]	; (8002f34 <MX_TIM2_Init+0x94>)
 8002ebe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002ec2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 8002ec4:	4b1b      	ldr	r3, [pc, #108]	; (8002f34 <MX_TIM2_Init+0x94>)
 8002ec6:	f240 3247 	movw	r2, #839	; 0x347
 8002eca:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ecc:	4b19      	ldr	r3, [pc, #100]	; (8002f34 <MX_TIM2_Init+0x94>)
 8002ece:	2200      	movs	r2, #0
 8002ed0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8002ed2:	4b18      	ldr	r3, [pc, #96]	; (8002f34 <MX_TIM2_Init+0x94>)
 8002ed4:	2263      	movs	r2, #99	; 0x63
 8002ed6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ed8:	4b16      	ldr	r3, [pc, #88]	; (8002f34 <MX_TIM2_Init+0x94>)
 8002eda:	2200      	movs	r2, #0
 8002edc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ede:	4b15      	ldr	r3, [pc, #84]	; (8002f34 <MX_TIM2_Init+0x94>)
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002ee4:	4813      	ldr	r0, [pc, #76]	; (8002f34 <MX_TIM2_Init+0x94>)
 8002ee6:	f003 ffe1 	bl	8006eac <HAL_TIM_Base_Init>
 8002eea:	4603      	mov	r3, r0
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d001      	beq.n	8002ef4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002ef0:	f7ff fd5d 	bl	80029ae <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ef4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ef8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002efa:	f107 0308 	add.w	r3, r7, #8
 8002efe:	4619      	mov	r1, r3
 8002f00:	480c      	ldr	r0, [pc, #48]	; (8002f34 <MX_TIM2_Init+0x94>)
 8002f02:	f004 fb7f 	bl	8007604 <HAL_TIM_ConfigClockSource>
 8002f06:	4603      	mov	r3, r0
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d001      	beq.n	8002f10 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002f0c:	f7ff fd4f 	bl	80029ae <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f10:	2300      	movs	r3, #0
 8002f12:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f14:	2300      	movs	r3, #0
 8002f16:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002f18:	463b      	mov	r3, r7
 8002f1a:	4619      	mov	r1, r3
 8002f1c:	4805      	ldr	r0, [pc, #20]	; (8002f34 <MX_TIM2_Init+0x94>)
 8002f1e:	f004 ff71 	bl	8007e04 <HAL_TIMEx_MasterConfigSynchronization>
 8002f22:	4603      	mov	r3, r0
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d001      	beq.n	8002f2c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002f28:	f7ff fd41 	bl	80029ae <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002f2c:	bf00      	nop
 8002f2e:	3718      	adds	r7, #24
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}
 8002f34:	20000344 	.word	0x20000344

08002f38 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b088      	sub	sp, #32
 8002f3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002f3e:	1d3b      	adds	r3, r7, #4
 8002f40:	2200      	movs	r2, #0
 8002f42:	601a      	str	r2, [r3, #0]
 8002f44:	605a      	str	r2, [r3, #4]
 8002f46:	609a      	str	r2, [r3, #8]
 8002f48:	60da      	str	r2, [r3, #12]
 8002f4a:	611a      	str	r2, [r3, #16]
 8002f4c:	615a      	str	r2, [r3, #20]
 8002f4e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8002f50:	4b1e      	ldr	r3, [pc, #120]	; (8002fcc <MX_TIM13_Init+0x94>)
 8002f52:	4a1f      	ldr	r2, [pc, #124]	; (8002fd0 <MX_TIM13_Init+0x98>)
 8002f54:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 840-1;
 8002f56:	4b1d      	ldr	r3, [pc, #116]	; (8002fcc <MX_TIM13_Init+0x94>)
 8002f58:	f240 3247 	movw	r2, #839	; 0x347
 8002f5c:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f5e:	4b1b      	ldr	r3, [pc, #108]	; (8002fcc <MX_TIM13_Init+0x94>)
 8002f60:	2200      	movs	r2, #0
 8002f62:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 100-1;
 8002f64:	4b19      	ldr	r3, [pc, #100]	; (8002fcc <MX_TIM13_Init+0x94>)
 8002f66:	2263      	movs	r2, #99	; 0x63
 8002f68:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f6a:	4b18      	ldr	r3, [pc, #96]	; (8002fcc <MX_TIM13_Init+0x94>)
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f70:	4b16      	ldr	r3, [pc, #88]	; (8002fcc <MX_TIM13_Init+0x94>)
 8002f72:	2200      	movs	r2, #0
 8002f74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8002f76:	4815      	ldr	r0, [pc, #84]	; (8002fcc <MX_TIM13_Init+0x94>)
 8002f78:	f003 ff98 	bl	8006eac <HAL_TIM_Base_Init>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d001      	beq.n	8002f86 <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8002f82:	f7ff fd14 	bl	80029ae <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8002f86:	4811      	ldr	r0, [pc, #68]	; (8002fcc <MX_TIM13_Init+0x94>)
 8002f88:	f004 f850 	bl	800702c <HAL_TIM_PWM_Init>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d001      	beq.n	8002f96 <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8002f92:	f7ff fd0c 	bl	80029ae <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002f96:	2360      	movs	r3, #96	; 0x60
 8002f98:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002fa6:	1d3b      	adds	r3, r7, #4
 8002fa8:	2200      	movs	r2, #0
 8002faa:	4619      	mov	r1, r3
 8002fac:	4807      	ldr	r0, [pc, #28]	; (8002fcc <MX_TIM13_Init+0x94>)
 8002fae:	f004 fa67 	bl	8007480 <HAL_TIM_PWM_ConfigChannel>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d001      	beq.n	8002fbc <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 8002fb8:	f7ff fcf9 	bl	80029ae <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8002fbc:	4803      	ldr	r0, [pc, #12]	; (8002fcc <MX_TIM13_Init+0x94>)
 8002fbe:	f000 f845 	bl	800304c <HAL_TIM_MspPostInit>

}
 8002fc2:	bf00      	nop
 8002fc4:	3720      	adds	r7, #32
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	200002fc 	.word	0x200002fc
 8002fd0:	40001c00 	.word	0x40001c00

08002fd4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b084      	sub	sp, #16
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fe4:	d116      	bne.n	8003014 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	60fb      	str	r3, [r7, #12]
 8002fea:	4b16      	ldr	r3, [pc, #88]	; (8003044 <HAL_TIM_Base_MspInit+0x70>)
 8002fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fee:	4a15      	ldr	r2, [pc, #84]	; (8003044 <HAL_TIM_Base_MspInit+0x70>)
 8002ff0:	f043 0301 	orr.w	r3, r3, #1
 8002ff4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ff6:	4b13      	ldr	r3, [pc, #76]	; (8003044 <HAL_TIM_Base_MspInit+0x70>)
 8002ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ffa:	f003 0301 	and.w	r3, r3, #1
 8002ffe:	60fb      	str	r3, [r7, #12]
 8003000:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003002:	2200      	movs	r2, #0
 8003004:	2100      	movs	r1, #0
 8003006:	201c      	movs	r0, #28
 8003008:	f000 ff41 	bl	8003e8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800300c:	201c      	movs	r0, #28
 800300e:	f000 ff5a 	bl	8003ec6 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM13_CLK_ENABLE();
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
}
 8003012:	e012      	b.n	800303a <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM13)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a0b      	ldr	r2, [pc, #44]	; (8003048 <HAL_TIM_Base_MspInit+0x74>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d10d      	bne.n	800303a <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM13_CLK_ENABLE();
 800301e:	2300      	movs	r3, #0
 8003020:	60bb      	str	r3, [r7, #8]
 8003022:	4b08      	ldr	r3, [pc, #32]	; (8003044 <HAL_TIM_Base_MspInit+0x70>)
 8003024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003026:	4a07      	ldr	r2, [pc, #28]	; (8003044 <HAL_TIM_Base_MspInit+0x70>)
 8003028:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800302c:	6413      	str	r3, [r2, #64]	; 0x40
 800302e:	4b05      	ldr	r3, [pc, #20]	; (8003044 <HAL_TIM_Base_MspInit+0x70>)
 8003030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003032:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003036:	60bb      	str	r3, [r7, #8]
 8003038:	68bb      	ldr	r3, [r7, #8]
}
 800303a:	bf00      	nop
 800303c:	3710      	adds	r7, #16
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}
 8003042:	bf00      	nop
 8003044:	40023800 	.word	0x40023800
 8003048:	40001c00 	.word	0x40001c00

0800304c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b088      	sub	sp, #32
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003054:	f107 030c 	add.w	r3, r7, #12
 8003058:	2200      	movs	r2, #0
 800305a:	601a      	str	r2, [r3, #0]
 800305c:	605a      	str	r2, [r3, #4]
 800305e:	609a      	str	r2, [r3, #8]
 8003060:	60da      	str	r2, [r3, #12]
 8003062:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM13)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a12      	ldr	r2, [pc, #72]	; (80030b4 <HAL_TIM_MspPostInit+0x68>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d11e      	bne.n	80030ac <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM13_MspPostInit 0 */

  /* USER CODE END TIM13_MspPostInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800306e:	2300      	movs	r3, #0
 8003070:	60bb      	str	r3, [r7, #8]
 8003072:	4b11      	ldr	r3, [pc, #68]	; (80030b8 <HAL_TIM_MspPostInit+0x6c>)
 8003074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003076:	4a10      	ldr	r2, [pc, #64]	; (80030b8 <HAL_TIM_MspPostInit+0x6c>)
 8003078:	f043 0320 	orr.w	r3, r3, #32
 800307c:	6313      	str	r3, [r2, #48]	; 0x30
 800307e:	4b0e      	ldr	r3, [pc, #56]	; (80030b8 <HAL_TIM_MspPostInit+0x6c>)
 8003080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003082:	f003 0320 	and.w	r3, r3, #32
 8003086:	60bb      	str	r3, [r7, #8]
 8003088:	68bb      	ldr	r3, [r7, #8]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800308a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800308e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003090:	2302      	movs	r3, #2
 8003092:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003094:	2300      	movs	r3, #0
 8003096:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003098:	2300      	movs	r3, #0
 800309a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 800309c:	2309      	movs	r3, #9
 800309e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80030a0:	f107 030c 	add.w	r3, r7, #12
 80030a4:	4619      	mov	r1, r3
 80030a6:	4805      	ldr	r0, [pc, #20]	; (80030bc <HAL_TIM_MspPostInit+0x70>)
 80030a8:	f001 fb2a 	bl	8004700 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 80030ac:	bf00      	nop
 80030ae:	3720      	adds	r7, #32
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bd80      	pop	{r7, pc}
 80030b4:	40001c00 	.word	0x40001c00
 80030b8:	40023800 	.word	0x40023800
 80030bc:	40021400 	.word	0x40021400

080030c0 <uart_Rs232SendString>:
/**
 * @brief Sends a null-terminated string over UART.
 * @param str: The C-string (const char*) to send.
 */
void uart_Rs232SendString(const char *str)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b082      	sub	sp, #8
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)str, strlen(str), 10);
 80030c8:	6878      	ldr	r0, [r7, #4]
 80030ca:	f7fd f87d 	bl	80001c8 <strlen>
 80030ce:	4603      	mov	r3, r0
 80030d0:	b29a      	uxth	r2, r3
 80030d2:	230a      	movs	r3, #10
 80030d4:	6879      	ldr	r1, [r7, #4]
 80030d6:	4803      	ldr	r0, [pc, #12]	; (80030e4 <uart_Rs232SendString+0x24>)
 80030d8:	f004 ff71 	bl	8007fbe <HAL_UART_Transmit>
}
 80030dc:	bf00      	nop
 80030de:	3708      	adds	r7, #8
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}
 80030e4:	200003f0 	.word	0x200003f0

080030e8 <HAL_UART_RxCpltCallback>:
	int len = sprintf((char *)msg, "%lu.%02lu", num / 100, num % 100);
	HAL_UART_Transmit(&huart1, msg, len, 10);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b082      	sub	sp, #8
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]

	if (huart->Instance == USART1)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a06      	ldr	r2, [pc, #24]	; (8003110 <HAL_UART_RxCpltCallback+0x28>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d106      	bne.n	8003108 <HAL_UART_RxCpltCallback+0x20>
	{
		// rs232 isr
		// This is a simple echo-back
//		HAL_UART_Transmit(&huart1, &receive_buffer1, 1, 10);

		 fsm_uart();
 80030fa:	f000 f80f 	bl	800311c <fsm_uart>
		// Re-arm the receive interrupt
		HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 80030fe:	2201      	movs	r2, #1
 8003100:	4904      	ldr	r1, [pc, #16]	; (8003114 <HAL_UART_RxCpltCallback+0x2c>)
 8003102:	4805      	ldr	r0, [pc, #20]	; (8003118 <HAL_UART_RxCpltCallback+0x30>)
 8003104:	f004 ffed 	bl	80080e2 <HAL_UART_Receive_IT>
	}
}
 8003108:	bf00      	nop
 800310a:	3708      	adds	r7, #8
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}
 8003110:	40011000 	.word	0x40011000
 8003114:	200000d0 	.word	0x200000d0
 8003118:	200003f0 	.word	0x200003f0

0800311c <fsm_uart>:
	{
		msg[i] = 0;
	}
}
void fsm_uart(void)
{
 800311c:	b480      	push	{r7}
 800311e:	af00      	add	r7, sp, #0
	switch (bufferState)
 8003120:	4b23      	ldr	r3, [pc, #140]	; (80031b0 <fsm_uart+0x94>)
 8003122:	781b      	ldrb	r3, [r3, #0]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d002      	beq.n	800312e <fsm_uart+0x12>
 8003128:	2b01      	cmp	r3, #1
 800312a:	d00b      	beq.n	8003144 <fsm_uart+0x28>
 800312c:	e033      	b.n	8003196 <fsm_uart+0x7a>
	{
	case STANDBY:
		// i k t bt u '#'
		if (receive_buffer1 == '#')
 800312e:	4b21      	ldr	r3, [pc, #132]	; (80031b4 <fsm_uart+0x98>)
 8003130:	781b      	ldrb	r3, [r3, #0]
 8003132:	2b23      	cmp	r3, #35	; 0x23
 8003134:	d133      	bne.n	800319e <fsm_uart+0x82>
		{
			bufferState = STARTREAD;
 8003136:	4b1e      	ldr	r3, [pc, #120]	; (80031b0 <fsm_uart+0x94>)
 8003138:	2201      	movs	r2, #1
 800313a:	701a      	strb	r2, [r3, #0]
			buffer_index = 0; // Reset ch s
 800313c:	4b1e      	ldr	r3, [pc, #120]	; (80031b8 <fsm_uart+0x9c>)
 800313e:	2200      	movs	r2, #0
 8003140:	801a      	strh	r2, [r3, #0]
		}
		break;
 8003142:	e02c      	b.n	800319e <fsm_uart+0x82>

	case STARTREAD:
		// ang  gia mt tin nhn
		if (receive_buffer1 == '#')
 8003144:	4b1b      	ldr	r3, [pc, #108]	; (80031b4 <fsm_uart+0x98>)
 8003146:	781b      	ldrb	r3, [r3, #0]
 8003148:	2b23      	cmp	r3, #35	; 0x23
 800314a:	d10c      	bne.n	8003166 <fsm_uart+0x4a>
		{
			//  gp k t kt thc '#'
			msg[buffer_index] = '\0'; // 1. Thm k t kt thc chui
 800314c:	4b1a      	ldr	r3, [pc, #104]	; (80031b8 <fsm_uart+0x9c>)
 800314e:	881b      	ldrh	r3, [r3, #0]
 8003150:	461a      	mov	r2, r3
 8003152:	4b1a      	ldr	r3, [pc, #104]	; (80031bc <fsm_uart+0xa0>)
 8003154:	2100      	movs	r1, #0
 8003156:	5499      	strb	r1, [r3, r2]
			flag_buffer = 1;		  // 2. Bt c bo cho main loop
 8003158:	4b19      	ldr	r3, [pc, #100]	; (80031c0 <fsm_uart+0xa4>)
 800315a:	2201      	movs	r2, #1
 800315c:	701a      	strb	r2, [r3, #0]
			bufferState = STANDBY;	  // 3. Quay li ch tin nhn mi
 800315e:	4b14      	ldr	r3, [pc, #80]	; (80031b0 <fsm_uart+0x94>)
 8003160:	2200      	movs	r2, #0
 8003162:	701a      	strb	r2, [r3, #0]
				// Trn, hy tin nhn ny v reset
				bufferState = STANDBY;
				buffer_index = 0;
			}
		}
		break;
 8003164:	e01d      	b.n	80031a2 <fsm_uart+0x86>
			msg[buffer_index] = receive_buffer1;
 8003166:	4b14      	ldr	r3, [pc, #80]	; (80031b8 <fsm_uart+0x9c>)
 8003168:	881b      	ldrh	r3, [r3, #0]
 800316a:	461a      	mov	r2, r3
 800316c:	4b11      	ldr	r3, [pc, #68]	; (80031b4 <fsm_uart+0x98>)
 800316e:	7819      	ldrb	r1, [r3, #0]
 8003170:	4b12      	ldr	r3, [pc, #72]	; (80031bc <fsm_uart+0xa0>)
 8003172:	5499      	strb	r1, [r3, r2]
			buffer_index++;
 8003174:	4b10      	ldr	r3, [pc, #64]	; (80031b8 <fsm_uart+0x9c>)
 8003176:	881b      	ldrh	r3, [r3, #0]
 8003178:	3301      	adds	r3, #1
 800317a:	b29a      	uxth	r2, r3
 800317c:	4b0e      	ldr	r3, [pc, #56]	; (80031b8 <fsm_uart+0x9c>)
 800317e:	801a      	strh	r2, [r3, #0]
			if (buffer_index >= 99)
 8003180:	4b0d      	ldr	r3, [pc, #52]	; (80031b8 <fsm_uart+0x9c>)
 8003182:	881b      	ldrh	r3, [r3, #0]
 8003184:	2b62      	cmp	r3, #98	; 0x62
 8003186:	d90c      	bls.n	80031a2 <fsm_uart+0x86>
				bufferState = STANDBY;
 8003188:	4b09      	ldr	r3, [pc, #36]	; (80031b0 <fsm_uart+0x94>)
 800318a:	2200      	movs	r2, #0
 800318c:	701a      	strb	r2, [r3, #0]
				buffer_index = 0;
 800318e:	4b0a      	ldr	r3, [pc, #40]	; (80031b8 <fsm_uart+0x9c>)
 8003190:	2200      	movs	r2, #0
 8003192:	801a      	strh	r2, [r3, #0]
		break;
 8003194:	e005      	b.n	80031a2 <fsm_uart+0x86>

		// Trng thi ENDREAD  c loi b v khng cn thit

	default:
		// Trng hp khng xc nh, quay v standby cho an ton
		bufferState = STANDBY;
 8003196:	4b06      	ldr	r3, [pc, #24]	; (80031b0 <fsm_uart+0x94>)
 8003198:	2200      	movs	r2, #0
 800319a:	701a      	strb	r2, [r3, #0]
		break;
 800319c:	e002      	b.n	80031a4 <fsm_uart+0x88>
		break;
 800319e:	bf00      	nop
 80031a0:	e000      	b.n	80031a4 <fsm_uart+0x88>
		break;
 80031a2:	bf00      	nop
	// if (receive_buffer1 == '#')
	// {
	// 	receive_buffer1 = ' ';
	// 	// avoid loop a case I think it can happen but not know clearly
	// }
}
 80031a4:	bf00      	nop
 80031a6:	46bd      	mov	sp, r7
 80031a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ac:	4770      	bx	lr
 80031ae:	bf00      	nop
 80031b0:	200000d4 	.word	0x200000d4
 80031b4:	200000d0 	.word	0x200000d0
 80031b8:	200000d2 	.word	0x200000d2
 80031bc:	2000038c 	.word	0x2000038c
 80031c0:	200000d1 	.word	0x200000d1

080031c4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80031c8:	4b11      	ldr	r3, [pc, #68]	; (8003210 <MX_USART1_UART_Init+0x4c>)
 80031ca:	4a12      	ldr	r2, [pc, #72]	; (8003214 <MX_USART1_UART_Init+0x50>)
 80031cc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80031ce:	4b10      	ldr	r3, [pc, #64]	; (8003210 <MX_USART1_UART_Init+0x4c>)
 80031d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80031d4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80031d6:	4b0e      	ldr	r3, [pc, #56]	; (8003210 <MX_USART1_UART_Init+0x4c>)
 80031d8:	2200      	movs	r2, #0
 80031da:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80031dc:	4b0c      	ldr	r3, [pc, #48]	; (8003210 <MX_USART1_UART_Init+0x4c>)
 80031de:	2200      	movs	r2, #0
 80031e0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80031e2:	4b0b      	ldr	r3, [pc, #44]	; (8003210 <MX_USART1_UART_Init+0x4c>)
 80031e4:	2200      	movs	r2, #0
 80031e6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80031e8:	4b09      	ldr	r3, [pc, #36]	; (8003210 <MX_USART1_UART_Init+0x4c>)
 80031ea:	220c      	movs	r2, #12
 80031ec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80031ee:	4b08      	ldr	r3, [pc, #32]	; (8003210 <MX_USART1_UART_Init+0x4c>)
 80031f0:	2200      	movs	r2, #0
 80031f2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80031f4:	4b06      	ldr	r3, [pc, #24]	; (8003210 <MX_USART1_UART_Init+0x4c>)
 80031f6:	2200      	movs	r2, #0
 80031f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80031fa:	4805      	ldr	r0, [pc, #20]	; (8003210 <MX_USART1_UART_Init+0x4c>)
 80031fc:	f004 fe92 	bl	8007f24 <HAL_UART_Init>
 8003200:	4603      	mov	r3, r0
 8003202:	2b00      	cmp	r3, #0
 8003204:	d001      	beq.n	800320a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003206:	f7ff fbd2 	bl	80029ae <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800320a:	bf00      	nop
 800320c:	bd80      	pop	{r7, pc}
 800320e:	bf00      	nop
 8003210:	200003f0 	.word	0x200003f0
 8003214:	40011000 	.word	0x40011000

08003218 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b08a      	sub	sp, #40	; 0x28
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003220:	f107 0314 	add.w	r3, r7, #20
 8003224:	2200      	movs	r2, #0
 8003226:	601a      	str	r2, [r3, #0]
 8003228:	605a      	str	r2, [r3, #4]
 800322a:	609a      	str	r2, [r3, #8]
 800322c:	60da      	str	r2, [r3, #12]
 800322e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a1d      	ldr	r2, [pc, #116]	; (80032ac <HAL_UART_MspInit+0x94>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d134      	bne.n	80032a4 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800323a:	2300      	movs	r3, #0
 800323c:	613b      	str	r3, [r7, #16]
 800323e:	4b1c      	ldr	r3, [pc, #112]	; (80032b0 <HAL_UART_MspInit+0x98>)
 8003240:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003242:	4a1b      	ldr	r2, [pc, #108]	; (80032b0 <HAL_UART_MspInit+0x98>)
 8003244:	f043 0310 	orr.w	r3, r3, #16
 8003248:	6453      	str	r3, [r2, #68]	; 0x44
 800324a:	4b19      	ldr	r3, [pc, #100]	; (80032b0 <HAL_UART_MspInit+0x98>)
 800324c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800324e:	f003 0310 	and.w	r3, r3, #16
 8003252:	613b      	str	r3, [r7, #16]
 8003254:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003256:	2300      	movs	r3, #0
 8003258:	60fb      	str	r3, [r7, #12]
 800325a:	4b15      	ldr	r3, [pc, #84]	; (80032b0 <HAL_UART_MspInit+0x98>)
 800325c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800325e:	4a14      	ldr	r2, [pc, #80]	; (80032b0 <HAL_UART_MspInit+0x98>)
 8003260:	f043 0301 	orr.w	r3, r3, #1
 8003264:	6313      	str	r3, [r2, #48]	; 0x30
 8003266:	4b12      	ldr	r3, [pc, #72]	; (80032b0 <HAL_UART_MspInit+0x98>)
 8003268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800326a:	f003 0301 	and.w	r3, r3, #1
 800326e:	60fb      	str	r3, [r7, #12]
 8003270:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003272:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003276:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003278:	2302      	movs	r3, #2
 800327a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800327c:	2300      	movs	r3, #0
 800327e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003280:	2303      	movs	r3, #3
 8003282:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003284:	2307      	movs	r3, #7
 8003286:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003288:	f107 0314 	add.w	r3, r7, #20
 800328c:	4619      	mov	r1, r3
 800328e:	4809      	ldr	r0, [pc, #36]	; (80032b4 <HAL_UART_MspInit+0x9c>)
 8003290:	f001 fa36 	bl	8004700 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003294:	2200      	movs	r2, #0
 8003296:	2100      	movs	r1, #0
 8003298:	2025      	movs	r0, #37	; 0x25
 800329a:	f000 fdf8 	bl	8003e8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800329e:	2025      	movs	r0, #37	; 0x25
 80032a0:	f000 fe11 	bl	8003ec6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80032a4:	bf00      	nop
 80032a6:	3728      	adds	r7, #40	; 0x28
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bd80      	pop	{r7, pc}
 80032ac:	40011000 	.word	0x40011000
 80032b0:	40023800 	.word	0x40023800
 80032b4:	40020000 	.word	0x40020000

080032b8 <BCD2DEC>:
 *  Created on: Sep 26, 2023
 *      Author: HaHuyen
 */
#include "utils.h"

uint8_t BCD2DEC(uint8_t data) {
 80032b8:	b480      	push	{r7}
 80032ba:	b083      	sub	sp, #12
 80032bc:	af00      	add	r7, sp, #0
 80032be:	4603      	mov	r3, r0
 80032c0:	71fb      	strb	r3, [r7, #7]
	return (data >> 4) * 10 + (data & 0x0f);
 80032c2:	79fb      	ldrb	r3, [r7, #7]
 80032c4:	091b      	lsrs	r3, r3, #4
 80032c6:	b2db      	uxtb	r3, r3
 80032c8:	461a      	mov	r2, r3
 80032ca:	0092      	lsls	r2, r2, #2
 80032cc:	4413      	add	r3, r2
 80032ce:	005b      	lsls	r3, r3, #1
 80032d0:	b2da      	uxtb	r2, r3
 80032d2:	79fb      	ldrb	r3, [r7, #7]
 80032d4:	f003 030f 	and.w	r3, r3, #15
 80032d8:	b2db      	uxtb	r3, r3
 80032da:	4413      	add	r3, r2
 80032dc:	b2db      	uxtb	r3, r3
}
 80032de:	4618      	mov	r0, r3
 80032e0:	370c      	adds	r7, #12
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr
	...

080032ec <DEC2BCD>:

uint8_t DEC2BCD(uint8_t data) {
 80032ec:	b480      	push	{r7}
 80032ee:	b083      	sub	sp, #12
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	4603      	mov	r3, r0
 80032f4:	71fb      	strb	r3, [r7, #7]
	return (data / 10) << 4 | (data % 10);
 80032f6:	79fb      	ldrb	r3, [r7, #7]
 80032f8:	4a0d      	ldr	r2, [pc, #52]	; (8003330 <DEC2BCD+0x44>)
 80032fa:	fba2 2303 	umull	r2, r3, r2, r3
 80032fe:	08db      	lsrs	r3, r3, #3
 8003300:	b2db      	uxtb	r3, r3
 8003302:	011b      	lsls	r3, r3, #4
 8003304:	b258      	sxtb	r0, r3
 8003306:	79fa      	ldrb	r2, [r7, #7]
 8003308:	4b09      	ldr	r3, [pc, #36]	; (8003330 <DEC2BCD+0x44>)
 800330a:	fba3 1302 	umull	r1, r3, r3, r2
 800330e:	08d9      	lsrs	r1, r3, #3
 8003310:	460b      	mov	r3, r1
 8003312:	009b      	lsls	r3, r3, #2
 8003314:	440b      	add	r3, r1
 8003316:	005b      	lsls	r3, r3, #1
 8003318:	1ad3      	subs	r3, r2, r3
 800331a:	b2db      	uxtb	r3, r3
 800331c:	b25b      	sxtb	r3, r3
 800331e:	4303      	orrs	r3, r0
 8003320:	b25b      	sxtb	r3, r3
 8003322:	b2db      	uxtb	r3, r3
}
 8003324:	4618      	mov	r0, r3
 8003326:	370c      	adds	r7, #12
 8003328:	46bd      	mov	sp, r7
 800332a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332e:	4770      	bx	lr
 8003330:	cccccccd 	.word	0xcccccccd

08003334 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003334:	f8df d034 	ldr.w	sp, [pc, #52]	; 800336c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003338:	480d      	ldr	r0, [pc, #52]	; (8003370 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800333a:	490e      	ldr	r1, [pc, #56]	; (8003374 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800333c:	4a0e      	ldr	r2, [pc, #56]	; (8003378 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800333e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003340:	e002      	b.n	8003348 <LoopCopyDataInit>

08003342 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003342:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003344:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003346:	3304      	adds	r3, #4

08003348 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003348:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800334a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800334c:	d3f9      	bcc.n	8003342 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800334e:	4a0b      	ldr	r2, [pc, #44]	; (800337c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003350:	4c0b      	ldr	r4, [pc, #44]	; (8003380 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003352:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003354:	e001      	b.n	800335a <LoopFillZerobss>

08003356 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003356:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003358:	3204      	adds	r2, #4

0800335a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800335a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800335c:	d3fb      	bcc.n	8003356 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800335e:	f7ff fd8d 	bl	8002e7c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003362:	f005 fe77 	bl	8009054 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003366:	f7ff fa89 	bl	800287c <main>
  bx  lr    
 800336a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800336c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003370:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003374:	2000002c 	.word	0x2000002c
  ldr r2, =_sidata
 8003378:	0800c0fc 	.word	0x0800c0fc
  ldr r2, =_sbss
 800337c:	2000002c 	.word	0x2000002c
  ldr r4, =_ebss
 8003380:	20000438 	.word	0x20000438

08003384 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003384:	e7fe      	b.n	8003384 <ADC_IRQHandler>
	...

08003388 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800338c:	4b0e      	ldr	r3, [pc, #56]	; (80033c8 <HAL_Init+0x40>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a0d      	ldr	r2, [pc, #52]	; (80033c8 <HAL_Init+0x40>)
 8003392:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003396:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003398:	4b0b      	ldr	r3, [pc, #44]	; (80033c8 <HAL_Init+0x40>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a0a      	ldr	r2, [pc, #40]	; (80033c8 <HAL_Init+0x40>)
 800339e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80033a2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80033a4:	4b08      	ldr	r3, [pc, #32]	; (80033c8 <HAL_Init+0x40>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a07      	ldr	r2, [pc, #28]	; (80033c8 <HAL_Init+0x40>)
 80033aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80033b0:	2003      	movs	r0, #3
 80033b2:	f000 fd61 	bl	8003e78 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80033b6:	200f      	movs	r0, #15
 80033b8:	f000 f808 	bl	80033cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80033bc:	f7ff fcee 	bl	8002d9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80033c0:	2300      	movs	r3, #0
}
 80033c2:	4618      	mov	r0, r3
 80033c4:	bd80      	pop	{r7, pc}
 80033c6:	bf00      	nop
 80033c8:	40023c00 	.word	0x40023c00

080033cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b082      	sub	sp, #8
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80033d4:	4b12      	ldr	r3, [pc, #72]	; (8003420 <HAL_InitTick+0x54>)
 80033d6:	681a      	ldr	r2, [r3, #0]
 80033d8:	4b12      	ldr	r3, [pc, #72]	; (8003424 <HAL_InitTick+0x58>)
 80033da:	781b      	ldrb	r3, [r3, #0]
 80033dc:	4619      	mov	r1, r3
 80033de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80033e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80033e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80033ea:	4618      	mov	r0, r3
 80033ec:	f000 fd79 	bl	8003ee2 <HAL_SYSTICK_Config>
 80033f0:	4603      	mov	r3, r0
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d001      	beq.n	80033fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	e00e      	b.n	8003418 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2b0f      	cmp	r3, #15
 80033fe:	d80a      	bhi.n	8003416 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003400:	2200      	movs	r2, #0
 8003402:	6879      	ldr	r1, [r7, #4]
 8003404:	f04f 30ff 	mov.w	r0, #4294967295
 8003408:	f000 fd41 	bl	8003e8e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800340c:	4a06      	ldr	r2, [pc, #24]	; (8003428 <HAL_InitTick+0x5c>)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003412:	2300      	movs	r3, #0
 8003414:	e000      	b.n	8003418 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003416:	2301      	movs	r3, #1
}
 8003418:	4618      	mov	r0, r3
 800341a:	3708      	adds	r7, #8
 800341c:	46bd      	mov	sp, r7
 800341e:	bd80      	pop	{r7, pc}
 8003420:	20000020 	.word	0x20000020
 8003424:	20000028 	.word	0x20000028
 8003428:	20000024 	.word	0x20000024

0800342c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800342c:	b480      	push	{r7}
 800342e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003430:	4b06      	ldr	r3, [pc, #24]	; (800344c <HAL_IncTick+0x20>)
 8003432:	781b      	ldrb	r3, [r3, #0]
 8003434:	461a      	mov	r2, r3
 8003436:	4b06      	ldr	r3, [pc, #24]	; (8003450 <HAL_IncTick+0x24>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4413      	add	r3, r2
 800343c:	4a04      	ldr	r2, [pc, #16]	; (8003450 <HAL_IncTick+0x24>)
 800343e:	6013      	str	r3, [r2, #0]
}
 8003440:	bf00      	nop
 8003442:	46bd      	mov	sp, r7
 8003444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003448:	4770      	bx	lr
 800344a:	bf00      	nop
 800344c:	20000028 	.word	0x20000028
 8003450:	20000434 	.word	0x20000434

08003454 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003454:	b480      	push	{r7}
 8003456:	af00      	add	r7, sp, #0
  return uwTick;
 8003458:	4b03      	ldr	r3, [pc, #12]	; (8003468 <HAL_GetTick+0x14>)
 800345a:	681b      	ldr	r3, [r3, #0]
}
 800345c:	4618      	mov	r0, r3
 800345e:	46bd      	mov	sp, r7
 8003460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003464:	4770      	bx	lr
 8003466:	bf00      	nop
 8003468:	20000434 	.word	0x20000434

0800346c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b084      	sub	sp, #16
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003474:	f7ff ffee 	bl	8003454 <HAL_GetTick>
 8003478:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003484:	d005      	beq.n	8003492 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003486:	4b0a      	ldr	r3, [pc, #40]	; (80034b0 <HAL_Delay+0x44>)
 8003488:	781b      	ldrb	r3, [r3, #0]
 800348a:	461a      	mov	r2, r3
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	4413      	add	r3, r2
 8003490:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003492:	bf00      	nop
 8003494:	f7ff ffde 	bl	8003454 <HAL_GetTick>
 8003498:	4602      	mov	r2, r0
 800349a:	68bb      	ldr	r3, [r7, #8]
 800349c:	1ad3      	subs	r3, r2, r3
 800349e:	68fa      	ldr	r2, [r7, #12]
 80034a0:	429a      	cmp	r2, r3
 80034a2:	d8f7      	bhi.n	8003494 <HAL_Delay+0x28>
  {
  }
}
 80034a4:	bf00      	nop
 80034a6:	bf00      	nop
 80034a8:	3710      	adds	r7, #16
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}
 80034ae:	bf00      	nop
 80034b0:	20000028 	.word	0x20000028

080034b4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b084      	sub	sp, #16
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80034bc:	2300      	movs	r3, #0
 80034be:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d101      	bne.n	80034ca <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	e033      	b.n	8003532 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d109      	bne.n	80034e6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	f7fd fca4 	bl	8000e20 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2200      	movs	r2, #0
 80034dc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2200      	movs	r2, #0
 80034e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ea:	f003 0310 	and.w	r3, r3, #16
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d118      	bne.n	8003524 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80034fa:	f023 0302 	bic.w	r3, r3, #2
 80034fe:	f043 0202 	orr.w	r2, r3, #2
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f000 fa68 	bl	80039dc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2200      	movs	r2, #0
 8003510:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003516:	f023 0303 	bic.w	r3, r3, #3
 800351a:	f043 0201 	orr.w	r2, r3, #1
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	641a      	str	r2, [r3, #64]	; 0x40
 8003522:	e001      	b.n	8003528 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2200      	movs	r2, #0
 800352c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003530:	7bfb      	ldrb	r3, [r7, #15]
}
 8003532:	4618      	mov	r0, r3
 8003534:	3710      	adds	r7, #16
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}
	...

0800353c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b086      	sub	sp, #24
 8003540:	af00      	add	r7, sp, #0
 8003542:	60f8      	str	r0, [r7, #12]
 8003544:	60b9      	str	r1, [r7, #8]
 8003546:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003548:	2300      	movs	r3, #0
 800354a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003552:	2b01      	cmp	r3, #1
 8003554:	d101      	bne.n	800355a <HAL_ADC_Start_DMA+0x1e>
 8003556:	2302      	movs	r3, #2
 8003558:	e0e9      	b.n	800372e <HAL_ADC_Start_DMA+0x1f2>
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	2201      	movs	r2, #1
 800355e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	689b      	ldr	r3, [r3, #8]
 8003568:	f003 0301 	and.w	r3, r3, #1
 800356c:	2b01      	cmp	r3, #1
 800356e:	d018      	beq.n	80035a2 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	689a      	ldr	r2, [r3, #8]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f042 0201 	orr.w	r2, r2, #1
 800357e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003580:	4b6d      	ldr	r3, [pc, #436]	; (8003738 <HAL_ADC_Start_DMA+0x1fc>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a6d      	ldr	r2, [pc, #436]	; (800373c <HAL_ADC_Start_DMA+0x200>)
 8003586:	fba2 2303 	umull	r2, r3, r2, r3
 800358a:	0c9a      	lsrs	r2, r3, #18
 800358c:	4613      	mov	r3, r2
 800358e:	005b      	lsls	r3, r3, #1
 8003590:	4413      	add	r3, r2
 8003592:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003594:	e002      	b.n	800359c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003596:	693b      	ldr	r3, [r7, #16]
 8003598:	3b01      	subs	r3, #1
 800359a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800359c:	693b      	ldr	r3, [r7, #16]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d1f9      	bne.n	8003596 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80035b0:	d107      	bne.n	80035c2 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	689a      	ldr	r2, [r3, #8]
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80035c0:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	689b      	ldr	r3, [r3, #8]
 80035c8:	f003 0301 	and.w	r3, r3, #1
 80035cc:	2b01      	cmp	r3, #1
 80035ce:	f040 80a1 	bne.w	8003714 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035d6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80035da:	f023 0301 	bic.w	r3, r3, #1
 80035de:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d007      	beq.n	8003604 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035f8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80035fc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003608:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800360c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003610:	d106      	bne.n	8003620 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003616:	f023 0206 	bic.w	r2, r3, #6
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	645a      	str	r2, [r3, #68]	; 0x44
 800361e:	e002      	b.n	8003626 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2200      	movs	r2, #0
 8003624:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2200      	movs	r2, #0
 800362a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800362e:	4b44      	ldr	r3, [pc, #272]	; (8003740 <HAL_ADC_Start_DMA+0x204>)
 8003630:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003636:	4a43      	ldr	r2, [pc, #268]	; (8003744 <HAL_ADC_Start_DMA+0x208>)
 8003638:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800363e:	4a42      	ldr	r2, [pc, #264]	; (8003748 <HAL_ADC_Start_DMA+0x20c>)
 8003640:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003646:	4a41      	ldr	r2, [pc, #260]	; (800374c <HAL_ADC_Start_DMA+0x210>)
 8003648:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003652:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	685a      	ldr	r2, [r3, #4]
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003662:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	689a      	ldr	r2, [r3, #8]
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003672:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	334c      	adds	r3, #76	; 0x4c
 800367e:	4619      	mov	r1, r3
 8003680:	68ba      	ldr	r2, [r7, #8]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	f000 fce8 	bl	8004058 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003688:	697b      	ldr	r3, [r7, #20]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	f003 031f 	and.w	r3, r3, #31
 8003690:	2b00      	cmp	r3, #0
 8003692:	d12a      	bne.n	80036ea <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a2d      	ldr	r2, [pc, #180]	; (8003750 <HAL_ADC_Start_DMA+0x214>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d015      	beq.n	80036ca <HAL_ADC_Start_DMA+0x18e>
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a2c      	ldr	r2, [pc, #176]	; (8003754 <HAL_ADC_Start_DMA+0x218>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d105      	bne.n	80036b4 <HAL_ADC_Start_DMA+0x178>
 80036a8:	4b25      	ldr	r3, [pc, #148]	; (8003740 <HAL_ADC_Start_DMA+0x204>)
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	f003 031f 	and.w	r3, r3, #31
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d00a      	beq.n	80036ca <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a27      	ldr	r2, [pc, #156]	; (8003758 <HAL_ADC_Start_DMA+0x21c>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d136      	bne.n	800372c <HAL_ADC_Start_DMA+0x1f0>
 80036be:	4b20      	ldr	r3, [pc, #128]	; (8003740 <HAL_ADC_Start_DMA+0x204>)
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	f003 0310 	and.w	r3, r3, #16
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d130      	bne.n	800372c <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d129      	bne.n	800372c <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	689a      	ldr	r2, [r3, #8]
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80036e6:	609a      	str	r2, [r3, #8]
 80036e8:	e020      	b.n	800372c <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a18      	ldr	r2, [pc, #96]	; (8003750 <HAL_ADC_Start_DMA+0x214>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d11b      	bne.n	800372c <HAL_ADC_Start_DMA+0x1f0>
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	689b      	ldr	r3, [r3, #8]
 80036fa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d114      	bne.n	800372c <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	689a      	ldr	r2, [r3, #8]
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003710:	609a      	str	r2, [r3, #8]
 8003712:	e00b      	b.n	800372c <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003718:	f043 0210 	orr.w	r2, r3, #16
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003724:	f043 0201 	orr.w	r2, r3, #1
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800372c:	2300      	movs	r3, #0
}
 800372e:	4618      	mov	r0, r3
 8003730:	3718      	adds	r7, #24
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}
 8003736:	bf00      	nop
 8003738:	20000020 	.word	0x20000020
 800373c:	431bde83 	.word	0x431bde83
 8003740:	40012300 	.word	0x40012300
 8003744:	08003bd5 	.word	0x08003bd5
 8003748:	08003c8f 	.word	0x08003c8f
 800374c:	08003cab 	.word	0x08003cab
 8003750:	40012000 	.word	0x40012000
 8003754:	40012100 	.word	0x40012100
 8003758:	40012200 	.word	0x40012200

0800375c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800375c:	b480      	push	{r7}
 800375e:	b083      	sub	sp, #12
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003764:	bf00      	nop
 8003766:	370c      	adds	r7, #12
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr

08003770 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003770:	b480      	push	{r7}
 8003772:	b083      	sub	sp, #12
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003778:	bf00      	nop
 800377a:	370c      	adds	r7, #12
 800377c:	46bd      	mov	sp, r7
 800377e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003782:	4770      	bx	lr

08003784 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003784:	b480      	push	{r7}
 8003786:	b083      	sub	sp, #12
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800378c:	bf00      	nop
 800378e:	370c      	adds	r7, #12
 8003790:	46bd      	mov	sp, r7
 8003792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003796:	4770      	bx	lr

08003798 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003798:	b480      	push	{r7}
 800379a:	b085      	sub	sp, #20
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
 80037a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80037a2:	2300      	movs	r3, #0
 80037a4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037ac:	2b01      	cmp	r3, #1
 80037ae:	d101      	bne.n	80037b4 <HAL_ADC_ConfigChannel+0x1c>
 80037b0:	2302      	movs	r3, #2
 80037b2:	e105      	b.n	80039c0 <HAL_ADC_ConfigChannel+0x228>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2201      	movs	r2, #1
 80037b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	2b09      	cmp	r3, #9
 80037c2:	d925      	bls.n	8003810 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	68d9      	ldr	r1, [r3, #12]
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	b29b      	uxth	r3, r3
 80037d0:	461a      	mov	r2, r3
 80037d2:	4613      	mov	r3, r2
 80037d4:	005b      	lsls	r3, r3, #1
 80037d6:	4413      	add	r3, r2
 80037d8:	3b1e      	subs	r3, #30
 80037da:	2207      	movs	r2, #7
 80037dc:	fa02 f303 	lsl.w	r3, r2, r3
 80037e0:	43da      	mvns	r2, r3
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	400a      	ands	r2, r1
 80037e8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	68d9      	ldr	r1, [r3, #12]
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	689a      	ldr	r2, [r3, #8]
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	b29b      	uxth	r3, r3
 80037fa:	4618      	mov	r0, r3
 80037fc:	4603      	mov	r3, r0
 80037fe:	005b      	lsls	r3, r3, #1
 8003800:	4403      	add	r3, r0
 8003802:	3b1e      	subs	r3, #30
 8003804:	409a      	lsls	r2, r3
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	430a      	orrs	r2, r1
 800380c:	60da      	str	r2, [r3, #12]
 800380e:	e022      	b.n	8003856 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	6919      	ldr	r1, [r3, #16]
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	b29b      	uxth	r3, r3
 800381c:	461a      	mov	r2, r3
 800381e:	4613      	mov	r3, r2
 8003820:	005b      	lsls	r3, r3, #1
 8003822:	4413      	add	r3, r2
 8003824:	2207      	movs	r2, #7
 8003826:	fa02 f303 	lsl.w	r3, r2, r3
 800382a:	43da      	mvns	r2, r3
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	400a      	ands	r2, r1
 8003832:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	6919      	ldr	r1, [r3, #16]
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	689a      	ldr	r2, [r3, #8]
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	b29b      	uxth	r3, r3
 8003844:	4618      	mov	r0, r3
 8003846:	4603      	mov	r3, r0
 8003848:	005b      	lsls	r3, r3, #1
 800384a:	4403      	add	r3, r0
 800384c:	409a      	lsls	r2, r3
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	430a      	orrs	r2, r1
 8003854:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	2b06      	cmp	r3, #6
 800385c:	d824      	bhi.n	80038a8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	685a      	ldr	r2, [r3, #4]
 8003868:	4613      	mov	r3, r2
 800386a:	009b      	lsls	r3, r3, #2
 800386c:	4413      	add	r3, r2
 800386e:	3b05      	subs	r3, #5
 8003870:	221f      	movs	r2, #31
 8003872:	fa02 f303 	lsl.w	r3, r2, r3
 8003876:	43da      	mvns	r2, r3
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	400a      	ands	r2, r1
 800387e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	b29b      	uxth	r3, r3
 800388c:	4618      	mov	r0, r3
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	685a      	ldr	r2, [r3, #4]
 8003892:	4613      	mov	r3, r2
 8003894:	009b      	lsls	r3, r3, #2
 8003896:	4413      	add	r3, r2
 8003898:	3b05      	subs	r3, #5
 800389a:	fa00 f203 	lsl.w	r2, r0, r3
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	430a      	orrs	r2, r1
 80038a4:	635a      	str	r2, [r3, #52]	; 0x34
 80038a6:	e04c      	b.n	8003942 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	2b0c      	cmp	r3, #12
 80038ae:	d824      	bhi.n	80038fa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	685a      	ldr	r2, [r3, #4]
 80038ba:	4613      	mov	r3, r2
 80038bc:	009b      	lsls	r3, r3, #2
 80038be:	4413      	add	r3, r2
 80038c0:	3b23      	subs	r3, #35	; 0x23
 80038c2:	221f      	movs	r2, #31
 80038c4:	fa02 f303 	lsl.w	r3, r2, r3
 80038c8:	43da      	mvns	r2, r3
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	400a      	ands	r2, r1
 80038d0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	b29b      	uxth	r3, r3
 80038de:	4618      	mov	r0, r3
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	685a      	ldr	r2, [r3, #4]
 80038e4:	4613      	mov	r3, r2
 80038e6:	009b      	lsls	r3, r3, #2
 80038e8:	4413      	add	r3, r2
 80038ea:	3b23      	subs	r3, #35	; 0x23
 80038ec:	fa00 f203 	lsl.w	r2, r0, r3
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	430a      	orrs	r2, r1
 80038f6:	631a      	str	r2, [r3, #48]	; 0x30
 80038f8:	e023      	b.n	8003942 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	685a      	ldr	r2, [r3, #4]
 8003904:	4613      	mov	r3, r2
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	4413      	add	r3, r2
 800390a:	3b41      	subs	r3, #65	; 0x41
 800390c:	221f      	movs	r2, #31
 800390e:	fa02 f303 	lsl.w	r3, r2, r3
 8003912:	43da      	mvns	r2, r3
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	400a      	ands	r2, r1
 800391a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	b29b      	uxth	r3, r3
 8003928:	4618      	mov	r0, r3
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	685a      	ldr	r2, [r3, #4]
 800392e:	4613      	mov	r3, r2
 8003930:	009b      	lsls	r3, r3, #2
 8003932:	4413      	add	r3, r2
 8003934:	3b41      	subs	r3, #65	; 0x41
 8003936:	fa00 f203 	lsl.w	r2, r0, r3
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	430a      	orrs	r2, r1
 8003940:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003942:	4b22      	ldr	r3, [pc, #136]	; (80039cc <HAL_ADC_ConfigChannel+0x234>)
 8003944:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a21      	ldr	r2, [pc, #132]	; (80039d0 <HAL_ADC_ConfigChannel+0x238>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d109      	bne.n	8003964 <HAL_ADC_ConfigChannel+0x1cc>
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	2b12      	cmp	r3, #18
 8003956:	d105      	bne.n	8003964 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a19      	ldr	r2, [pc, #100]	; (80039d0 <HAL_ADC_ConfigChannel+0x238>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d123      	bne.n	80039b6 <HAL_ADC_ConfigChannel+0x21e>
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	2b10      	cmp	r3, #16
 8003974:	d003      	beq.n	800397e <HAL_ADC_ConfigChannel+0x1e6>
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	2b11      	cmp	r3, #17
 800397c:	d11b      	bne.n	80039b6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	2b10      	cmp	r3, #16
 8003990:	d111      	bne.n	80039b6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003992:	4b10      	ldr	r3, [pc, #64]	; (80039d4 <HAL_ADC_ConfigChannel+0x23c>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4a10      	ldr	r2, [pc, #64]	; (80039d8 <HAL_ADC_ConfigChannel+0x240>)
 8003998:	fba2 2303 	umull	r2, r3, r2, r3
 800399c:	0c9a      	lsrs	r2, r3, #18
 800399e:	4613      	mov	r3, r2
 80039a0:	009b      	lsls	r3, r3, #2
 80039a2:	4413      	add	r3, r2
 80039a4:	005b      	lsls	r3, r3, #1
 80039a6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80039a8:	e002      	b.n	80039b0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80039aa:	68bb      	ldr	r3, [r7, #8]
 80039ac:	3b01      	subs	r3, #1
 80039ae:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d1f9      	bne.n	80039aa <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2200      	movs	r2, #0
 80039ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80039be:	2300      	movs	r3, #0
}
 80039c0:	4618      	mov	r0, r3
 80039c2:	3714      	adds	r7, #20
 80039c4:	46bd      	mov	sp, r7
 80039c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ca:	4770      	bx	lr
 80039cc:	40012300 	.word	0x40012300
 80039d0:	40012000 	.word	0x40012000
 80039d4:	20000020 	.word	0x20000020
 80039d8:	431bde83 	.word	0x431bde83

080039dc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80039dc:	b480      	push	{r7}
 80039de:	b085      	sub	sp, #20
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80039e4:	4b79      	ldr	r3, [pc, #484]	; (8003bcc <ADC_Init+0x1f0>)
 80039e6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	685b      	ldr	r3, [r3, #4]
 80039ec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	685a      	ldr	r2, [r3, #4]
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	431a      	orrs	r2, r3
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	685a      	ldr	r2, [r3, #4]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003a10:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	6859      	ldr	r1, [r3, #4]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	691b      	ldr	r3, [r3, #16]
 8003a1c:	021a      	lsls	r2, r3, #8
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	430a      	orrs	r2, r1
 8003a24:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	685a      	ldr	r2, [r3, #4]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003a34:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	6859      	ldr	r1, [r3, #4]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	689a      	ldr	r2, [r3, #8]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	430a      	orrs	r2, r1
 8003a46:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	689a      	ldr	r2, [r3, #8]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a56:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	6899      	ldr	r1, [r3, #8]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	68da      	ldr	r2, [r3, #12]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	430a      	orrs	r2, r1
 8003a68:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a6e:	4a58      	ldr	r2, [pc, #352]	; (8003bd0 <ADC_Init+0x1f4>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d022      	beq.n	8003aba <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	689a      	ldr	r2, [r3, #8]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003a82:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	6899      	ldr	r1, [r3, #8]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	430a      	orrs	r2, r1
 8003a94:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	689a      	ldr	r2, [r3, #8]
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003aa4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	6899      	ldr	r1, [r3, #8]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	430a      	orrs	r2, r1
 8003ab6:	609a      	str	r2, [r3, #8]
 8003ab8:	e00f      	b.n	8003ada <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	689a      	ldr	r2, [r3, #8]
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003ac8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	689a      	ldr	r2, [r3, #8]
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003ad8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	689a      	ldr	r2, [r3, #8]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f022 0202 	bic.w	r2, r2, #2
 8003ae8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	6899      	ldr	r1, [r3, #8]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	7e1b      	ldrb	r3, [r3, #24]
 8003af4:	005a      	lsls	r2, r3, #1
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	430a      	orrs	r2, r1
 8003afc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d01b      	beq.n	8003b40 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	685a      	ldr	r2, [r3, #4]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b16:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	685a      	ldr	r2, [r3, #4]
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003b26:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	6859      	ldr	r1, [r3, #4]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b32:	3b01      	subs	r3, #1
 8003b34:	035a      	lsls	r2, r3, #13
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	430a      	orrs	r2, r1
 8003b3c:	605a      	str	r2, [r3, #4]
 8003b3e:	e007      	b.n	8003b50 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	685a      	ldr	r2, [r3, #4]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b4e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003b5e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	69db      	ldr	r3, [r3, #28]
 8003b6a:	3b01      	subs	r3, #1
 8003b6c:	051a      	lsls	r2, r3, #20
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	430a      	orrs	r2, r1
 8003b74:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	689a      	ldr	r2, [r3, #8]
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003b84:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	6899      	ldr	r1, [r3, #8]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003b92:	025a      	lsls	r2, r3, #9
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	430a      	orrs	r2, r1
 8003b9a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	689a      	ldr	r2, [r3, #8]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003baa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	6899      	ldr	r1, [r3, #8]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	695b      	ldr	r3, [r3, #20]
 8003bb6:	029a      	lsls	r2, r3, #10
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	430a      	orrs	r2, r1
 8003bbe:	609a      	str	r2, [r3, #8]
}
 8003bc0:	bf00      	nop
 8003bc2:	3714      	adds	r7, #20
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bca:	4770      	bx	lr
 8003bcc:	40012300 	.word	0x40012300
 8003bd0:	0f000001 	.word	0x0f000001

08003bd4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b084      	sub	sp, #16
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003be0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d13c      	bne.n	8003c68 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bf2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	689b      	ldr	r3, [r3, #8]
 8003c00:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d12b      	bne.n	8003c60 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d127      	bne.n	8003c60 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c16:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d006      	beq.n	8003c2c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	689b      	ldr	r3, [r3, #8]
 8003c24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d119      	bne.n	8003c60 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	685a      	ldr	r2, [r3, #4]
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f022 0220 	bic.w	r2, r2, #32
 8003c3a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c40:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c4c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d105      	bne.n	8003c60 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c58:	f043 0201 	orr.w	r2, r3, #1
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003c60:	68f8      	ldr	r0, [r7, #12]
 8003c62:	f7ff fd7b 	bl	800375c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003c66:	e00e      	b.n	8003c86 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c6c:	f003 0310 	and.w	r3, r3, #16
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d003      	beq.n	8003c7c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003c74:	68f8      	ldr	r0, [r7, #12]
 8003c76:	f7ff fd85 	bl	8003784 <HAL_ADC_ErrorCallback>
}
 8003c7a:	e004      	b.n	8003c86 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c82:	6878      	ldr	r0, [r7, #4]
 8003c84:	4798      	blx	r3
}
 8003c86:	bf00      	nop
 8003c88:	3710      	adds	r7, #16
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bd80      	pop	{r7, pc}

08003c8e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003c8e:	b580      	push	{r7, lr}
 8003c90:	b084      	sub	sp, #16
 8003c92:	af00      	add	r7, sp, #0
 8003c94:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c9a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003c9c:	68f8      	ldr	r0, [r7, #12]
 8003c9e:	f7ff fd67 	bl	8003770 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003ca2:	bf00      	nop
 8003ca4:	3710      	adds	r7, #16
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}

08003caa <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003caa:	b580      	push	{r7, lr}
 8003cac:	b084      	sub	sp, #16
 8003cae:	af00      	add	r7, sp, #0
 8003cb0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cb6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2240      	movs	r2, #64	; 0x40
 8003cbc:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cc2:	f043 0204 	orr.w	r2, r3, #4
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003cca:	68f8      	ldr	r0, [r7, #12]
 8003ccc:	f7ff fd5a 	bl	8003784 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003cd0:	bf00      	nop
 8003cd2:	3710      	adds	r7, #16
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	bd80      	pop	{r7, pc}

08003cd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b085      	sub	sp, #20
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	f003 0307 	and.w	r3, r3, #7
 8003ce6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ce8:	4b0c      	ldr	r3, [pc, #48]	; (8003d1c <__NVIC_SetPriorityGrouping+0x44>)
 8003cea:	68db      	ldr	r3, [r3, #12]
 8003cec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003cee:	68ba      	ldr	r2, [r7, #8]
 8003cf0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003cf4:	4013      	ands	r3, r2
 8003cf6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d00:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003d04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d0a:	4a04      	ldr	r2, [pc, #16]	; (8003d1c <__NVIC_SetPriorityGrouping+0x44>)
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	60d3      	str	r3, [r2, #12]
}
 8003d10:	bf00      	nop
 8003d12:	3714      	adds	r7, #20
 8003d14:	46bd      	mov	sp, r7
 8003d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1a:	4770      	bx	lr
 8003d1c:	e000ed00 	.word	0xe000ed00

08003d20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d20:	b480      	push	{r7}
 8003d22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d24:	4b04      	ldr	r3, [pc, #16]	; (8003d38 <__NVIC_GetPriorityGrouping+0x18>)
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	0a1b      	lsrs	r3, r3, #8
 8003d2a:	f003 0307 	and.w	r3, r3, #7
}
 8003d2e:	4618      	mov	r0, r3
 8003d30:	46bd      	mov	sp, r7
 8003d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d36:	4770      	bx	lr
 8003d38:	e000ed00 	.word	0xe000ed00

08003d3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b083      	sub	sp, #12
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	4603      	mov	r3, r0
 8003d44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	db0b      	blt.n	8003d66 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d4e:	79fb      	ldrb	r3, [r7, #7]
 8003d50:	f003 021f 	and.w	r2, r3, #31
 8003d54:	4907      	ldr	r1, [pc, #28]	; (8003d74 <__NVIC_EnableIRQ+0x38>)
 8003d56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d5a:	095b      	lsrs	r3, r3, #5
 8003d5c:	2001      	movs	r0, #1
 8003d5e:	fa00 f202 	lsl.w	r2, r0, r2
 8003d62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003d66:	bf00      	nop
 8003d68:	370c      	adds	r7, #12
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d70:	4770      	bx	lr
 8003d72:	bf00      	nop
 8003d74:	e000e100 	.word	0xe000e100

08003d78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b083      	sub	sp, #12
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	4603      	mov	r3, r0
 8003d80:	6039      	str	r1, [r7, #0]
 8003d82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	db0a      	blt.n	8003da2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	b2da      	uxtb	r2, r3
 8003d90:	490c      	ldr	r1, [pc, #48]	; (8003dc4 <__NVIC_SetPriority+0x4c>)
 8003d92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d96:	0112      	lsls	r2, r2, #4
 8003d98:	b2d2      	uxtb	r2, r2
 8003d9a:	440b      	add	r3, r1
 8003d9c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003da0:	e00a      	b.n	8003db8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	b2da      	uxtb	r2, r3
 8003da6:	4908      	ldr	r1, [pc, #32]	; (8003dc8 <__NVIC_SetPriority+0x50>)
 8003da8:	79fb      	ldrb	r3, [r7, #7]
 8003daa:	f003 030f 	and.w	r3, r3, #15
 8003dae:	3b04      	subs	r3, #4
 8003db0:	0112      	lsls	r2, r2, #4
 8003db2:	b2d2      	uxtb	r2, r2
 8003db4:	440b      	add	r3, r1
 8003db6:	761a      	strb	r2, [r3, #24]
}
 8003db8:	bf00      	nop
 8003dba:	370c      	adds	r7, #12
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc2:	4770      	bx	lr
 8003dc4:	e000e100 	.word	0xe000e100
 8003dc8:	e000ed00 	.word	0xe000ed00

08003dcc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b089      	sub	sp, #36	; 0x24
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	60f8      	str	r0, [r7, #12]
 8003dd4:	60b9      	str	r1, [r7, #8]
 8003dd6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	f003 0307 	and.w	r3, r3, #7
 8003dde:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003de0:	69fb      	ldr	r3, [r7, #28]
 8003de2:	f1c3 0307 	rsb	r3, r3, #7
 8003de6:	2b04      	cmp	r3, #4
 8003de8:	bf28      	it	cs
 8003dea:	2304      	movcs	r3, #4
 8003dec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003dee:	69fb      	ldr	r3, [r7, #28]
 8003df0:	3304      	adds	r3, #4
 8003df2:	2b06      	cmp	r3, #6
 8003df4:	d902      	bls.n	8003dfc <NVIC_EncodePriority+0x30>
 8003df6:	69fb      	ldr	r3, [r7, #28]
 8003df8:	3b03      	subs	r3, #3
 8003dfa:	e000      	b.n	8003dfe <NVIC_EncodePriority+0x32>
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e00:	f04f 32ff 	mov.w	r2, #4294967295
 8003e04:	69bb      	ldr	r3, [r7, #24]
 8003e06:	fa02 f303 	lsl.w	r3, r2, r3
 8003e0a:	43da      	mvns	r2, r3
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	401a      	ands	r2, r3
 8003e10:	697b      	ldr	r3, [r7, #20]
 8003e12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e14:	f04f 31ff 	mov.w	r1, #4294967295
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	fa01 f303 	lsl.w	r3, r1, r3
 8003e1e:	43d9      	mvns	r1, r3
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e24:	4313      	orrs	r3, r2
         );
}
 8003e26:	4618      	mov	r0, r3
 8003e28:	3724      	adds	r7, #36	; 0x24
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e30:	4770      	bx	lr
	...

08003e34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b082      	sub	sp, #8
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	3b01      	subs	r3, #1
 8003e40:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003e44:	d301      	bcc.n	8003e4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e46:	2301      	movs	r3, #1
 8003e48:	e00f      	b.n	8003e6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e4a:	4a0a      	ldr	r2, [pc, #40]	; (8003e74 <SysTick_Config+0x40>)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	3b01      	subs	r3, #1
 8003e50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e52:	210f      	movs	r1, #15
 8003e54:	f04f 30ff 	mov.w	r0, #4294967295
 8003e58:	f7ff ff8e 	bl	8003d78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e5c:	4b05      	ldr	r3, [pc, #20]	; (8003e74 <SysTick_Config+0x40>)
 8003e5e:	2200      	movs	r2, #0
 8003e60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e62:	4b04      	ldr	r3, [pc, #16]	; (8003e74 <SysTick_Config+0x40>)
 8003e64:	2207      	movs	r2, #7
 8003e66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e68:	2300      	movs	r3, #0
}
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	3708      	adds	r7, #8
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bd80      	pop	{r7, pc}
 8003e72:	bf00      	nop
 8003e74:	e000e010 	.word	0xe000e010

08003e78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b082      	sub	sp, #8
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e80:	6878      	ldr	r0, [r7, #4]
 8003e82:	f7ff ff29 	bl	8003cd8 <__NVIC_SetPriorityGrouping>
}
 8003e86:	bf00      	nop
 8003e88:	3708      	adds	r7, #8
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}

08003e8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003e8e:	b580      	push	{r7, lr}
 8003e90:	b086      	sub	sp, #24
 8003e92:	af00      	add	r7, sp, #0
 8003e94:	4603      	mov	r3, r0
 8003e96:	60b9      	str	r1, [r7, #8]
 8003e98:	607a      	str	r2, [r7, #4]
 8003e9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ea0:	f7ff ff3e 	bl	8003d20 <__NVIC_GetPriorityGrouping>
 8003ea4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ea6:	687a      	ldr	r2, [r7, #4]
 8003ea8:	68b9      	ldr	r1, [r7, #8]
 8003eaa:	6978      	ldr	r0, [r7, #20]
 8003eac:	f7ff ff8e 	bl	8003dcc <NVIC_EncodePriority>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003eb6:	4611      	mov	r1, r2
 8003eb8:	4618      	mov	r0, r3
 8003eba:	f7ff ff5d 	bl	8003d78 <__NVIC_SetPriority>
}
 8003ebe:	bf00      	nop
 8003ec0:	3718      	adds	r7, #24
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}

08003ec6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ec6:	b580      	push	{r7, lr}
 8003ec8:	b082      	sub	sp, #8
 8003eca:	af00      	add	r7, sp, #0
 8003ecc:	4603      	mov	r3, r0
 8003ece:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ed0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	f7ff ff31 	bl	8003d3c <__NVIC_EnableIRQ>
}
 8003eda:	bf00      	nop
 8003edc:	3708      	adds	r7, #8
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	bd80      	pop	{r7, pc}

08003ee2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ee2:	b580      	push	{r7, lr}
 8003ee4:	b082      	sub	sp, #8
 8003ee6:	af00      	add	r7, sp, #0
 8003ee8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003eea:	6878      	ldr	r0, [r7, #4]
 8003eec:	f7ff ffa2 	bl	8003e34 <SysTick_Config>
 8003ef0:	4603      	mov	r3, r0
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	3708      	adds	r7, #8
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}
	...

08003efc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b086      	sub	sp, #24
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003f04:	2300      	movs	r3, #0
 8003f06:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003f08:	f7ff faa4 	bl	8003454 <HAL_GetTick>
 8003f0c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d101      	bne.n	8003f18 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	e099      	b.n	800404c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2202      	movs	r2, #2
 8003f1c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2200      	movs	r2, #0
 8003f24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	681a      	ldr	r2, [r3, #0]
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f022 0201 	bic.w	r2, r2, #1
 8003f36:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f38:	e00f      	b.n	8003f5a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003f3a:	f7ff fa8b 	bl	8003454 <HAL_GetTick>
 8003f3e:	4602      	mov	r2, r0
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	1ad3      	subs	r3, r2, r3
 8003f44:	2b05      	cmp	r3, #5
 8003f46:	d908      	bls.n	8003f5a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2220      	movs	r2, #32
 8003f4c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2203      	movs	r2, #3
 8003f52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003f56:	2303      	movs	r3, #3
 8003f58:	e078      	b.n	800404c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f003 0301 	and.w	r3, r3, #1
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d1e8      	bne.n	8003f3a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003f70:	697a      	ldr	r2, [r7, #20]
 8003f72:	4b38      	ldr	r3, [pc, #224]	; (8004054 <HAL_DMA_Init+0x158>)
 8003f74:	4013      	ands	r3, r2
 8003f76:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	685a      	ldr	r2, [r3, #4]
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f86:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	691b      	ldr	r3, [r3, #16]
 8003f8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f92:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	699b      	ldr	r3, [r3, #24]
 8003f98:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f9e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6a1b      	ldr	r3, [r3, #32]
 8003fa4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003fa6:	697a      	ldr	r2, [r7, #20]
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fb0:	2b04      	cmp	r3, #4
 8003fb2:	d107      	bne.n	8003fc4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	697a      	ldr	r2, [r7, #20]
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	697a      	ldr	r2, [r7, #20]
 8003fca:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	695b      	ldr	r3, [r3, #20]
 8003fd2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	f023 0307 	bic.w	r3, r3, #7
 8003fda:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fe0:	697a      	ldr	r2, [r7, #20]
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fea:	2b04      	cmp	r3, #4
 8003fec:	d117      	bne.n	800401e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ff2:	697a      	ldr	r2, [r7, #20]
 8003ff4:	4313      	orrs	r3, r2
 8003ff6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d00e      	beq.n	800401e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004000:	6878      	ldr	r0, [r7, #4]
 8004002:	f000 fb01 	bl	8004608 <DMA_CheckFifoParam>
 8004006:	4603      	mov	r3, r0
 8004008:	2b00      	cmp	r3, #0
 800400a:	d008      	beq.n	800401e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2240      	movs	r2, #64	; 0x40
 8004010:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2201      	movs	r2, #1
 8004016:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800401a:	2301      	movs	r3, #1
 800401c:	e016      	b.n	800404c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	697a      	ldr	r2, [r7, #20]
 8004024:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004026:	6878      	ldr	r0, [r7, #4]
 8004028:	f000 fab8 	bl	800459c <DMA_CalcBaseAndBitshift>
 800402c:	4603      	mov	r3, r0
 800402e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004034:	223f      	movs	r2, #63	; 0x3f
 8004036:	409a      	lsls	r2, r3
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2200      	movs	r2, #0
 8004040:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2201      	movs	r2, #1
 8004046:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800404a:	2300      	movs	r3, #0
}
 800404c:	4618      	mov	r0, r3
 800404e:	3718      	adds	r7, #24
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}
 8004054:	f010803f 	.word	0xf010803f

08004058 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b086      	sub	sp, #24
 800405c:	af00      	add	r7, sp, #0
 800405e:	60f8      	str	r0, [r7, #12]
 8004060:	60b9      	str	r1, [r7, #8]
 8004062:	607a      	str	r2, [r7, #4]
 8004064:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004066:	2300      	movs	r3, #0
 8004068:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800406e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004076:	2b01      	cmp	r3, #1
 8004078:	d101      	bne.n	800407e <HAL_DMA_Start_IT+0x26>
 800407a:	2302      	movs	r3, #2
 800407c:	e040      	b.n	8004100 <HAL_DMA_Start_IT+0xa8>
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2201      	movs	r2, #1
 8004082:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800408c:	b2db      	uxtb	r3, r3
 800408e:	2b01      	cmp	r3, #1
 8004090:	d12f      	bne.n	80040f2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	2202      	movs	r2, #2
 8004096:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	2200      	movs	r2, #0
 800409e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	687a      	ldr	r2, [r7, #4]
 80040a4:	68b9      	ldr	r1, [r7, #8]
 80040a6:	68f8      	ldr	r0, [r7, #12]
 80040a8:	f000 fa4a 	bl	8004540 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040b0:	223f      	movs	r2, #63	; 0x3f
 80040b2:	409a      	lsls	r2, r3
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	681a      	ldr	r2, [r3, #0]
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f042 0216 	orr.w	r2, r2, #22
 80040c6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d007      	beq.n	80040e0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	681a      	ldr	r2, [r3, #0]
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f042 0208 	orr.w	r2, r2, #8
 80040de:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	681a      	ldr	r2, [r3, #0]
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f042 0201 	orr.w	r2, r2, #1
 80040ee:	601a      	str	r2, [r3, #0]
 80040f0:	e005      	b.n	80040fe <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2200      	movs	r2, #0
 80040f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80040fa:	2302      	movs	r3, #2
 80040fc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80040fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8004100:	4618      	mov	r0, r3
 8004102:	3718      	adds	r7, #24
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}

08004108 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b084      	sub	sp, #16
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004114:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004116:	f7ff f99d 	bl	8003454 <HAL_GetTick>
 800411a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004122:	b2db      	uxtb	r3, r3
 8004124:	2b02      	cmp	r3, #2
 8004126:	d008      	beq.n	800413a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2280      	movs	r2, #128	; 0x80
 800412c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2200      	movs	r2, #0
 8004132:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004136:	2301      	movs	r3, #1
 8004138:	e052      	b.n	80041e0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	681a      	ldr	r2, [r3, #0]
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f022 0216 	bic.w	r2, r2, #22
 8004148:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	695a      	ldr	r2, [r3, #20]
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004158:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800415e:	2b00      	cmp	r3, #0
 8004160:	d103      	bne.n	800416a <HAL_DMA_Abort+0x62>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004166:	2b00      	cmp	r3, #0
 8004168:	d007      	beq.n	800417a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	681a      	ldr	r2, [r3, #0]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f022 0208 	bic.w	r2, r2, #8
 8004178:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	681a      	ldr	r2, [r3, #0]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f022 0201 	bic.w	r2, r2, #1
 8004188:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800418a:	e013      	b.n	80041b4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800418c:	f7ff f962 	bl	8003454 <HAL_GetTick>
 8004190:	4602      	mov	r2, r0
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	1ad3      	subs	r3, r2, r3
 8004196:	2b05      	cmp	r3, #5
 8004198:	d90c      	bls.n	80041b4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2220      	movs	r2, #32
 800419e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2203      	movs	r2, #3
 80041a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2200      	movs	r2, #0
 80041ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80041b0:	2303      	movs	r3, #3
 80041b2:	e015      	b.n	80041e0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f003 0301 	and.w	r3, r3, #1
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d1e4      	bne.n	800418c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041c6:	223f      	movs	r2, #63	; 0x3f
 80041c8:	409a      	lsls	r2, r3
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2201      	movs	r2, #1
 80041d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2200      	movs	r2, #0
 80041da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80041de:	2300      	movs	r3, #0
}
 80041e0:	4618      	mov	r0, r3
 80041e2:	3710      	adds	r7, #16
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bd80      	pop	{r7, pc}

080041e8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80041e8:	b480      	push	{r7}
 80041ea:	b083      	sub	sp, #12
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80041f6:	b2db      	uxtb	r3, r3
 80041f8:	2b02      	cmp	r3, #2
 80041fa:	d004      	beq.n	8004206 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2280      	movs	r2, #128	; 0x80
 8004200:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	e00c      	b.n	8004220 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2205      	movs	r2, #5
 800420a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	681a      	ldr	r2, [r3, #0]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f022 0201 	bic.w	r2, r2, #1
 800421c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800421e:	2300      	movs	r3, #0
}
 8004220:	4618      	mov	r0, r3
 8004222:	370c      	adds	r7, #12
 8004224:	46bd      	mov	sp, r7
 8004226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422a:	4770      	bx	lr

0800422c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b086      	sub	sp, #24
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004234:	2300      	movs	r3, #0
 8004236:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004238:	4b92      	ldr	r3, [pc, #584]	; (8004484 <HAL_DMA_IRQHandler+0x258>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a92      	ldr	r2, [pc, #584]	; (8004488 <HAL_DMA_IRQHandler+0x25c>)
 800423e:	fba2 2303 	umull	r2, r3, r2, r3
 8004242:	0a9b      	lsrs	r3, r3, #10
 8004244:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800424a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004256:	2208      	movs	r2, #8
 8004258:	409a      	lsls	r2, r3
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	4013      	ands	r3, r2
 800425e:	2b00      	cmp	r3, #0
 8004260:	d01a      	beq.n	8004298 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f003 0304 	and.w	r3, r3, #4
 800426c:	2b00      	cmp	r3, #0
 800426e:	d013      	beq.n	8004298 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	681a      	ldr	r2, [r3, #0]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f022 0204 	bic.w	r2, r2, #4
 800427e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004284:	2208      	movs	r2, #8
 8004286:	409a      	lsls	r2, r3
 8004288:	693b      	ldr	r3, [r7, #16]
 800428a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004290:	f043 0201 	orr.w	r2, r3, #1
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800429c:	2201      	movs	r2, #1
 800429e:	409a      	lsls	r2, r3
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	4013      	ands	r3, r2
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d012      	beq.n	80042ce <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	695b      	ldr	r3, [r3, #20]
 80042ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d00b      	beq.n	80042ce <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042ba:	2201      	movs	r2, #1
 80042bc:	409a      	lsls	r2, r3
 80042be:	693b      	ldr	r3, [r7, #16]
 80042c0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042c6:	f043 0202 	orr.w	r2, r3, #2
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042d2:	2204      	movs	r2, #4
 80042d4:	409a      	lsls	r2, r3
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	4013      	ands	r3, r2
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d012      	beq.n	8004304 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f003 0302 	and.w	r3, r3, #2
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d00b      	beq.n	8004304 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042f0:	2204      	movs	r2, #4
 80042f2:	409a      	lsls	r2, r3
 80042f4:	693b      	ldr	r3, [r7, #16]
 80042f6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042fc:	f043 0204 	orr.w	r2, r3, #4
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004308:	2210      	movs	r2, #16
 800430a:	409a      	lsls	r2, r3
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	4013      	ands	r3, r2
 8004310:	2b00      	cmp	r3, #0
 8004312:	d043      	beq.n	800439c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f003 0308 	and.w	r3, r3, #8
 800431e:	2b00      	cmp	r3, #0
 8004320:	d03c      	beq.n	800439c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004326:	2210      	movs	r2, #16
 8004328:	409a      	lsls	r2, r3
 800432a:	693b      	ldr	r3, [r7, #16]
 800432c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004338:	2b00      	cmp	r3, #0
 800433a:	d018      	beq.n	800436e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004346:	2b00      	cmp	r3, #0
 8004348:	d108      	bne.n	800435c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800434e:	2b00      	cmp	r3, #0
 8004350:	d024      	beq.n	800439c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004356:	6878      	ldr	r0, [r7, #4]
 8004358:	4798      	blx	r3
 800435a:	e01f      	b.n	800439c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004360:	2b00      	cmp	r3, #0
 8004362:	d01b      	beq.n	800439c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004368:	6878      	ldr	r0, [r7, #4]
 800436a:	4798      	blx	r3
 800436c:	e016      	b.n	800439c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004378:	2b00      	cmp	r3, #0
 800437a:	d107      	bne.n	800438c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	681a      	ldr	r2, [r3, #0]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f022 0208 	bic.w	r2, r2, #8
 800438a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004390:	2b00      	cmp	r3, #0
 8004392:	d003      	beq.n	800439c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004398:	6878      	ldr	r0, [r7, #4]
 800439a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043a0:	2220      	movs	r2, #32
 80043a2:	409a      	lsls	r2, r3
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	4013      	ands	r3, r2
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	f000 808e 	beq.w	80044ca <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f003 0310 	and.w	r3, r3, #16
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	f000 8086 	beq.w	80044ca <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043c2:	2220      	movs	r2, #32
 80043c4:	409a      	lsls	r2, r3
 80043c6:	693b      	ldr	r3, [r7, #16]
 80043c8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80043d0:	b2db      	uxtb	r3, r3
 80043d2:	2b05      	cmp	r3, #5
 80043d4:	d136      	bne.n	8004444 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	681a      	ldr	r2, [r3, #0]
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f022 0216 	bic.w	r2, r2, #22
 80043e4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	695a      	ldr	r2, [r3, #20]
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80043f4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d103      	bne.n	8004406 <HAL_DMA_IRQHandler+0x1da>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004402:	2b00      	cmp	r3, #0
 8004404:	d007      	beq.n	8004416 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	681a      	ldr	r2, [r3, #0]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f022 0208 	bic.w	r2, r2, #8
 8004414:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800441a:	223f      	movs	r2, #63	; 0x3f
 800441c:	409a      	lsls	r2, r3
 800441e:	693b      	ldr	r3, [r7, #16]
 8004420:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2201      	movs	r2, #1
 8004426:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2200      	movs	r2, #0
 800442e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004436:	2b00      	cmp	r3, #0
 8004438:	d07d      	beq.n	8004536 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800443e:	6878      	ldr	r0, [r7, #4]
 8004440:	4798      	blx	r3
        }
        return;
 8004442:	e078      	b.n	8004536 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800444e:	2b00      	cmp	r3, #0
 8004450:	d01c      	beq.n	800448c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800445c:	2b00      	cmp	r3, #0
 800445e:	d108      	bne.n	8004472 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004464:	2b00      	cmp	r3, #0
 8004466:	d030      	beq.n	80044ca <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800446c:	6878      	ldr	r0, [r7, #4]
 800446e:	4798      	blx	r3
 8004470:	e02b      	b.n	80044ca <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004476:	2b00      	cmp	r3, #0
 8004478:	d027      	beq.n	80044ca <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	4798      	blx	r3
 8004482:	e022      	b.n	80044ca <HAL_DMA_IRQHandler+0x29e>
 8004484:	20000020 	.word	0x20000020
 8004488:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004496:	2b00      	cmp	r3, #0
 8004498:	d10f      	bne.n	80044ba <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	681a      	ldr	r2, [r3, #0]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f022 0210 	bic.w	r2, r2, #16
 80044a8:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2201      	movs	r2, #1
 80044ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2200      	movs	r2, #0
 80044b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d003      	beq.n	80044ca <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044c6:	6878      	ldr	r0, [r7, #4]
 80044c8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d032      	beq.n	8004538 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044d6:	f003 0301 	and.w	r3, r3, #1
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d022      	beq.n	8004524 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2205      	movs	r2, #5
 80044e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f022 0201 	bic.w	r2, r2, #1
 80044f4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	3301      	adds	r3, #1
 80044fa:	60bb      	str	r3, [r7, #8]
 80044fc:	697a      	ldr	r2, [r7, #20]
 80044fe:	429a      	cmp	r2, r3
 8004500:	d307      	bcc.n	8004512 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f003 0301 	and.w	r3, r3, #1
 800450c:	2b00      	cmp	r3, #0
 800450e:	d1f2      	bne.n	80044f6 <HAL_DMA_IRQHandler+0x2ca>
 8004510:	e000      	b.n	8004514 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004512:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2201      	movs	r2, #1
 8004518:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2200      	movs	r2, #0
 8004520:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004528:	2b00      	cmp	r3, #0
 800452a:	d005      	beq.n	8004538 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004530:	6878      	ldr	r0, [r7, #4]
 8004532:	4798      	blx	r3
 8004534:	e000      	b.n	8004538 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004536:	bf00      	nop
    }
  }
}
 8004538:	3718      	adds	r7, #24
 800453a:	46bd      	mov	sp, r7
 800453c:	bd80      	pop	{r7, pc}
 800453e:	bf00      	nop

08004540 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004540:	b480      	push	{r7}
 8004542:	b085      	sub	sp, #20
 8004544:	af00      	add	r7, sp, #0
 8004546:	60f8      	str	r0, [r7, #12]
 8004548:	60b9      	str	r1, [r7, #8]
 800454a:	607a      	str	r2, [r7, #4]
 800454c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	681a      	ldr	r2, [r3, #0]
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800455c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	683a      	ldr	r2, [r7, #0]
 8004564:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	2b40      	cmp	r3, #64	; 0x40
 800456c:	d108      	bne.n	8004580 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	687a      	ldr	r2, [r7, #4]
 8004574:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	68ba      	ldr	r2, [r7, #8]
 800457c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800457e:	e007      	b.n	8004590 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	68ba      	ldr	r2, [r7, #8]
 8004586:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	687a      	ldr	r2, [r7, #4]
 800458e:	60da      	str	r2, [r3, #12]
}
 8004590:	bf00      	nop
 8004592:	3714      	adds	r7, #20
 8004594:	46bd      	mov	sp, r7
 8004596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459a:	4770      	bx	lr

0800459c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800459c:	b480      	push	{r7}
 800459e:	b085      	sub	sp, #20
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	b2db      	uxtb	r3, r3
 80045aa:	3b10      	subs	r3, #16
 80045ac:	4a14      	ldr	r2, [pc, #80]	; (8004600 <DMA_CalcBaseAndBitshift+0x64>)
 80045ae:	fba2 2303 	umull	r2, r3, r2, r3
 80045b2:	091b      	lsrs	r3, r3, #4
 80045b4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80045b6:	4a13      	ldr	r2, [pc, #76]	; (8004604 <DMA_CalcBaseAndBitshift+0x68>)
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	4413      	add	r3, r2
 80045bc:	781b      	ldrb	r3, [r3, #0]
 80045be:	461a      	mov	r2, r3
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2b03      	cmp	r3, #3
 80045c8:	d909      	bls.n	80045de <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80045d2:	f023 0303 	bic.w	r3, r3, #3
 80045d6:	1d1a      	adds	r2, r3, #4
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	659a      	str	r2, [r3, #88]	; 0x58
 80045dc:	e007      	b.n	80045ee <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80045e6:	f023 0303 	bic.w	r3, r3, #3
 80045ea:	687a      	ldr	r2, [r7, #4]
 80045ec:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80045f2:	4618      	mov	r0, r3
 80045f4:	3714      	adds	r7, #20
 80045f6:	46bd      	mov	sp, r7
 80045f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fc:	4770      	bx	lr
 80045fe:	bf00      	nop
 8004600:	aaaaaaab 	.word	0xaaaaaaab
 8004604:	0800c0e4 	.word	0x0800c0e4

08004608 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004608:	b480      	push	{r7}
 800460a:	b085      	sub	sp, #20
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004610:	2300      	movs	r3, #0
 8004612:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004618:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	699b      	ldr	r3, [r3, #24]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d11f      	bne.n	8004662 <DMA_CheckFifoParam+0x5a>
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	2b03      	cmp	r3, #3
 8004626:	d856      	bhi.n	80046d6 <DMA_CheckFifoParam+0xce>
 8004628:	a201      	add	r2, pc, #4	; (adr r2, 8004630 <DMA_CheckFifoParam+0x28>)
 800462a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800462e:	bf00      	nop
 8004630:	08004641 	.word	0x08004641
 8004634:	08004653 	.word	0x08004653
 8004638:	08004641 	.word	0x08004641
 800463c:	080046d7 	.word	0x080046d7
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004644:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004648:	2b00      	cmp	r3, #0
 800464a:	d046      	beq.n	80046da <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800464c:	2301      	movs	r3, #1
 800464e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004650:	e043      	b.n	80046da <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004656:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800465a:	d140      	bne.n	80046de <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800465c:	2301      	movs	r3, #1
 800465e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004660:	e03d      	b.n	80046de <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	699b      	ldr	r3, [r3, #24]
 8004666:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800466a:	d121      	bne.n	80046b0 <DMA_CheckFifoParam+0xa8>
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	2b03      	cmp	r3, #3
 8004670:	d837      	bhi.n	80046e2 <DMA_CheckFifoParam+0xda>
 8004672:	a201      	add	r2, pc, #4	; (adr r2, 8004678 <DMA_CheckFifoParam+0x70>)
 8004674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004678:	08004689 	.word	0x08004689
 800467c:	0800468f 	.word	0x0800468f
 8004680:	08004689 	.word	0x08004689
 8004684:	080046a1 	.word	0x080046a1
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004688:	2301      	movs	r3, #1
 800468a:	73fb      	strb	r3, [r7, #15]
      break;
 800468c:	e030      	b.n	80046f0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004692:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004696:	2b00      	cmp	r3, #0
 8004698:	d025      	beq.n	80046e6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800469a:	2301      	movs	r3, #1
 800469c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800469e:	e022      	b.n	80046e6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046a4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80046a8:	d11f      	bne.n	80046ea <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80046aa:	2301      	movs	r3, #1
 80046ac:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80046ae:	e01c      	b.n	80046ea <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	2b02      	cmp	r3, #2
 80046b4:	d903      	bls.n	80046be <DMA_CheckFifoParam+0xb6>
 80046b6:	68bb      	ldr	r3, [r7, #8]
 80046b8:	2b03      	cmp	r3, #3
 80046ba:	d003      	beq.n	80046c4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80046bc:	e018      	b.n	80046f0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80046be:	2301      	movs	r3, #1
 80046c0:	73fb      	strb	r3, [r7, #15]
      break;
 80046c2:	e015      	b.n	80046f0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046c8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d00e      	beq.n	80046ee <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80046d0:	2301      	movs	r3, #1
 80046d2:	73fb      	strb	r3, [r7, #15]
      break;
 80046d4:	e00b      	b.n	80046ee <DMA_CheckFifoParam+0xe6>
      break;
 80046d6:	bf00      	nop
 80046d8:	e00a      	b.n	80046f0 <DMA_CheckFifoParam+0xe8>
      break;
 80046da:	bf00      	nop
 80046dc:	e008      	b.n	80046f0 <DMA_CheckFifoParam+0xe8>
      break;
 80046de:	bf00      	nop
 80046e0:	e006      	b.n	80046f0 <DMA_CheckFifoParam+0xe8>
      break;
 80046e2:	bf00      	nop
 80046e4:	e004      	b.n	80046f0 <DMA_CheckFifoParam+0xe8>
      break;
 80046e6:	bf00      	nop
 80046e8:	e002      	b.n	80046f0 <DMA_CheckFifoParam+0xe8>
      break;   
 80046ea:	bf00      	nop
 80046ec:	e000      	b.n	80046f0 <DMA_CheckFifoParam+0xe8>
      break;
 80046ee:	bf00      	nop
    }
  } 
  
  return status; 
 80046f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	3714      	adds	r7, #20
 80046f6:	46bd      	mov	sp, r7
 80046f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fc:	4770      	bx	lr
 80046fe:	bf00      	nop

08004700 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004700:	b480      	push	{r7}
 8004702:	b089      	sub	sp, #36	; 0x24
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
 8004708:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800470a:	2300      	movs	r3, #0
 800470c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800470e:	2300      	movs	r3, #0
 8004710:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004712:	2300      	movs	r3, #0
 8004714:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004716:	2300      	movs	r3, #0
 8004718:	61fb      	str	r3, [r7, #28]
 800471a:	e16b      	b.n	80049f4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800471c:	2201      	movs	r2, #1
 800471e:	69fb      	ldr	r3, [r7, #28]
 8004720:	fa02 f303 	lsl.w	r3, r2, r3
 8004724:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	697a      	ldr	r2, [r7, #20]
 800472c:	4013      	ands	r3, r2
 800472e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004730:	693a      	ldr	r2, [r7, #16]
 8004732:	697b      	ldr	r3, [r7, #20]
 8004734:	429a      	cmp	r2, r3
 8004736:	f040 815a 	bne.w	80049ee <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	685b      	ldr	r3, [r3, #4]
 800473e:	f003 0303 	and.w	r3, r3, #3
 8004742:	2b01      	cmp	r3, #1
 8004744:	d005      	beq.n	8004752 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800474e:	2b02      	cmp	r3, #2
 8004750:	d130      	bne.n	80047b4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004758:	69fb      	ldr	r3, [r7, #28]
 800475a:	005b      	lsls	r3, r3, #1
 800475c:	2203      	movs	r2, #3
 800475e:	fa02 f303 	lsl.w	r3, r2, r3
 8004762:	43db      	mvns	r3, r3
 8004764:	69ba      	ldr	r2, [r7, #24]
 8004766:	4013      	ands	r3, r2
 8004768:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	68da      	ldr	r2, [r3, #12]
 800476e:	69fb      	ldr	r3, [r7, #28]
 8004770:	005b      	lsls	r3, r3, #1
 8004772:	fa02 f303 	lsl.w	r3, r2, r3
 8004776:	69ba      	ldr	r2, [r7, #24]
 8004778:	4313      	orrs	r3, r2
 800477a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	69ba      	ldr	r2, [r7, #24]
 8004780:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004788:	2201      	movs	r2, #1
 800478a:	69fb      	ldr	r3, [r7, #28]
 800478c:	fa02 f303 	lsl.w	r3, r2, r3
 8004790:	43db      	mvns	r3, r3
 8004792:	69ba      	ldr	r2, [r7, #24]
 8004794:	4013      	ands	r3, r2
 8004796:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	091b      	lsrs	r3, r3, #4
 800479e:	f003 0201 	and.w	r2, r3, #1
 80047a2:	69fb      	ldr	r3, [r7, #28]
 80047a4:	fa02 f303 	lsl.w	r3, r2, r3
 80047a8:	69ba      	ldr	r2, [r7, #24]
 80047aa:	4313      	orrs	r3, r2
 80047ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	69ba      	ldr	r2, [r7, #24]
 80047b2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	f003 0303 	and.w	r3, r3, #3
 80047bc:	2b03      	cmp	r3, #3
 80047be:	d017      	beq.n	80047f0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	68db      	ldr	r3, [r3, #12]
 80047c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80047c6:	69fb      	ldr	r3, [r7, #28]
 80047c8:	005b      	lsls	r3, r3, #1
 80047ca:	2203      	movs	r2, #3
 80047cc:	fa02 f303 	lsl.w	r3, r2, r3
 80047d0:	43db      	mvns	r3, r3
 80047d2:	69ba      	ldr	r2, [r7, #24]
 80047d4:	4013      	ands	r3, r2
 80047d6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	689a      	ldr	r2, [r3, #8]
 80047dc:	69fb      	ldr	r3, [r7, #28]
 80047de:	005b      	lsls	r3, r3, #1
 80047e0:	fa02 f303 	lsl.w	r3, r2, r3
 80047e4:	69ba      	ldr	r2, [r7, #24]
 80047e6:	4313      	orrs	r3, r2
 80047e8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	69ba      	ldr	r2, [r7, #24]
 80047ee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	f003 0303 	and.w	r3, r3, #3
 80047f8:	2b02      	cmp	r3, #2
 80047fa:	d123      	bne.n	8004844 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80047fc:	69fb      	ldr	r3, [r7, #28]
 80047fe:	08da      	lsrs	r2, r3, #3
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	3208      	adds	r2, #8
 8004804:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004808:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800480a:	69fb      	ldr	r3, [r7, #28]
 800480c:	f003 0307 	and.w	r3, r3, #7
 8004810:	009b      	lsls	r3, r3, #2
 8004812:	220f      	movs	r2, #15
 8004814:	fa02 f303 	lsl.w	r3, r2, r3
 8004818:	43db      	mvns	r3, r3
 800481a:	69ba      	ldr	r2, [r7, #24]
 800481c:	4013      	ands	r3, r2
 800481e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	691a      	ldr	r2, [r3, #16]
 8004824:	69fb      	ldr	r3, [r7, #28]
 8004826:	f003 0307 	and.w	r3, r3, #7
 800482a:	009b      	lsls	r3, r3, #2
 800482c:	fa02 f303 	lsl.w	r3, r2, r3
 8004830:	69ba      	ldr	r2, [r7, #24]
 8004832:	4313      	orrs	r3, r2
 8004834:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004836:	69fb      	ldr	r3, [r7, #28]
 8004838:	08da      	lsrs	r2, r3, #3
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	3208      	adds	r2, #8
 800483e:	69b9      	ldr	r1, [r7, #24]
 8004840:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800484a:	69fb      	ldr	r3, [r7, #28]
 800484c:	005b      	lsls	r3, r3, #1
 800484e:	2203      	movs	r2, #3
 8004850:	fa02 f303 	lsl.w	r3, r2, r3
 8004854:	43db      	mvns	r3, r3
 8004856:	69ba      	ldr	r2, [r7, #24]
 8004858:	4013      	ands	r3, r2
 800485a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	f003 0203 	and.w	r2, r3, #3
 8004864:	69fb      	ldr	r3, [r7, #28]
 8004866:	005b      	lsls	r3, r3, #1
 8004868:	fa02 f303 	lsl.w	r3, r2, r3
 800486c:	69ba      	ldr	r2, [r7, #24]
 800486e:	4313      	orrs	r3, r2
 8004870:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	69ba      	ldr	r2, [r7, #24]
 8004876:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004880:	2b00      	cmp	r3, #0
 8004882:	f000 80b4 	beq.w	80049ee <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004886:	2300      	movs	r3, #0
 8004888:	60fb      	str	r3, [r7, #12]
 800488a:	4b60      	ldr	r3, [pc, #384]	; (8004a0c <HAL_GPIO_Init+0x30c>)
 800488c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800488e:	4a5f      	ldr	r2, [pc, #380]	; (8004a0c <HAL_GPIO_Init+0x30c>)
 8004890:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004894:	6453      	str	r3, [r2, #68]	; 0x44
 8004896:	4b5d      	ldr	r3, [pc, #372]	; (8004a0c <HAL_GPIO_Init+0x30c>)
 8004898:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800489a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800489e:	60fb      	str	r3, [r7, #12]
 80048a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80048a2:	4a5b      	ldr	r2, [pc, #364]	; (8004a10 <HAL_GPIO_Init+0x310>)
 80048a4:	69fb      	ldr	r3, [r7, #28]
 80048a6:	089b      	lsrs	r3, r3, #2
 80048a8:	3302      	adds	r3, #2
 80048aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80048b0:	69fb      	ldr	r3, [r7, #28]
 80048b2:	f003 0303 	and.w	r3, r3, #3
 80048b6:	009b      	lsls	r3, r3, #2
 80048b8:	220f      	movs	r2, #15
 80048ba:	fa02 f303 	lsl.w	r3, r2, r3
 80048be:	43db      	mvns	r3, r3
 80048c0:	69ba      	ldr	r2, [r7, #24]
 80048c2:	4013      	ands	r3, r2
 80048c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	4a52      	ldr	r2, [pc, #328]	; (8004a14 <HAL_GPIO_Init+0x314>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d02b      	beq.n	8004926 <HAL_GPIO_Init+0x226>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	4a51      	ldr	r2, [pc, #324]	; (8004a18 <HAL_GPIO_Init+0x318>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d025      	beq.n	8004922 <HAL_GPIO_Init+0x222>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	4a50      	ldr	r2, [pc, #320]	; (8004a1c <HAL_GPIO_Init+0x31c>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d01f      	beq.n	800491e <HAL_GPIO_Init+0x21e>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	4a4f      	ldr	r2, [pc, #316]	; (8004a20 <HAL_GPIO_Init+0x320>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d019      	beq.n	800491a <HAL_GPIO_Init+0x21a>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	4a4e      	ldr	r2, [pc, #312]	; (8004a24 <HAL_GPIO_Init+0x324>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d013      	beq.n	8004916 <HAL_GPIO_Init+0x216>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	4a4d      	ldr	r2, [pc, #308]	; (8004a28 <HAL_GPIO_Init+0x328>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d00d      	beq.n	8004912 <HAL_GPIO_Init+0x212>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	4a4c      	ldr	r2, [pc, #304]	; (8004a2c <HAL_GPIO_Init+0x32c>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d007      	beq.n	800490e <HAL_GPIO_Init+0x20e>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	4a4b      	ldr	r2, [pc, #300]	; (8004a30 <HAL_GPIO_Init+0x330>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d101      	bne.n	800490a <HAL_GPIO_Init+0x20a>
 8004906:	2307      	movs	r3, #7
 8004908:	e00e      	b.n	8004928 <HAL_GPIO_Init+0x228>
 800490a:	2308      	movs	r3, #8
 800490c:	e00c      	b.n	8004928 <HAL_GPIO_Init+0x228>
 800490e:	2306      	movs	r3, #6
 8004910:	e00a      	b.n	8004928 <HAL_GPIO_Init+0x228>
 8004912:	2305      	movs	r3, #5
 8004914:	e008      	b.n	8004928 <HAL_GPIO_Init+0x228>
 8004916:	2304      	movs	r3, #4
 8004918:	e006      	b.n	8004928 <HAL_GPIO_Init+0x228>
 800491a:	2303      	movs	r3, #3
 800491c:	e004      	b.n	8004928 <HAL_GPIO_Init+0x228>
 800491e:	2302      	movs	r3, #2
 8004920:	e002      	b.n	8004928 <HAL_GPIO_Init+0x228>
 8004922:	2301      	movs	r3, #1
 8004924:	e000      	b.n	8004928 <HAL_GPIO_Init+0x228>
 8004926:	2300      	movs	r3, #0
 8004928:	69fa      	ldr	r2, [r7, #28]
 800492a:	f002 0203 	and.w	r2, r2, #3
 800492e:	0092      	lsls	r2, r2, #2
 8004930:	4093      	lsls	r3, r2
 8004932:	69ba      	ldr	r2, [r7, #24]
 8004934:	4313      	orrs	r3, r2
 8004936:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004938:	4935      	ldr	r1, [pc, #212]	; (8004a10 <HAL_GPIO_Init+0x310>)
 800493a:	69fb      	ldr	r3, [r7, #28]
 800493c:	089b      	lsrs	r3, r3, #2
 800493e:	3302      	adds	r3, #2
 8004940:	69ba      	ldr	r2, [r7, #24]
 8004942:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004946:	4b3b      	ldr	r3, [pc, #236]	; (8004a34 <HAL_GPIO_Init+0x334>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800494c:	693b      	ldr	r3, [r7, #16]
 800494e:	43db      	mvns	r3, r3
 8004950:	69ba      	ldr	r2, [r7, #24]
 8004952:	4013      	ands	r3, r2
 8004954:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800495e:	2b00      	cmp	r3, #0
 8004960:	d003      	beq.n	800496a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004962:	69ba      	ldr	r2, [r7, #24]
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	4313      	orrs	r3, r2
 8004968:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800496a:	4a32      	ldr	r2, [pc, #200]	; (8004a34 <HAL_GPIO_Init+0x334>)
 800496c:	69bb      	ldr	r3, [r7, #24]
 800496e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004970:	4b30      	ldr	r3, [pc, #192]	; (8004a34 <HAL_GPIO_Init+0x334>)
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	43db      	mvns	r3, r3
 800497a:	69ba      	ldr	r2, [r7, #24]
 800497c:	4013      	ands	r3, r2
 800497e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	685b      	ldr	r3, [r3, #4]
 8004984:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004988:	2b00      	cmp	r3, #0
 800498a:	d003      	beq.n	8004994 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800498c:	69ba      	ldr	r2, [r7, #24]
 800498e:	693b      	ldr	r3, [r7, #16]
 8004990:	4313      	orrs	r3, r2
 8004992:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004994:	4a27      	ldr	r2, [pc, #156]	; (8004a34 <HAL_GPIO_Init+0x334>)
 8004996:	69bb      	ldr	r3, [r7, #24]
 8004998:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800499a:	4b26      	ldr	r3, [pc, #152]	; (8004a34 <HAL_GPIO_Init+0x334>)
 800499c:	689b      	ldr	r3, [r3, #8]
 800499e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	43db      	mvns	r3, r3
 80049a4:	69ba      	ldr	r2, [r7, #24]
 80049a6:	4013      	ands	r3, r2
 80049a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d003      	beq.n	80049be <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80049b6:	69ba      	ldr	r2, [r7, #24]
 80049b8:	693b      	ldr	r3, [r7, #16]
 80049ba:	4313      	orrs	r3, r2
 80049bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80049be:	4a1d      	ldr	r2, [pc, #116]	; (8004a34 <HAL_GPIO_Init+0x334>)
 80049c0:	69bb      	ldr	r3, [r7, #24]
 80049c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80049c4:	4b1b      	ldr	r3, [pc, #108]	; (8004a34 <HAL_GPIO_Init+0x334>)
 80049c6:	68db      	ldr	r3, [r3, #12]
 80049c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049ca:	693b      	ldr	r3, [r7, #16]
 80049cc:	43db      	mvns	r3, r3
 80049ce:	69ba      	ldr	r2, [r7, #24]
 80049d0:	4013      	ands	r3, r2
 80049d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d003      	beq.n	80049e8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80049e0:	69ba      	ldr	r2, [r7, #24]
 80049e2:	693b      	ldr	r3, [r7, #16]
 80049e4:	4313      	orrs	r3, r2
 80049e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80049e8:	4a12      	ldr	r2, [pc, #72]	; (8004a34 <HAL_GPIO_Init+0x334>)
 80049ea:	69bb      	ldr	r3, [r7, #24]
 80049ec:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80049ee:	69fb      	ldr	r3, [r7, #28]
 80049f0:	3301      	adds	r3, #1
 80049f2:	61fb      	str	r3, [r7, #28]
 80049f4:	69fb      	ldr	r3, [r7, #28]
 80049f6:	2b0f      	cmp	r3, #15
 80049f8:	f67f ae90 	bls.w	800471c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80049fc:	bf00      	nop
 80049fe:	bf00      	nop
 8004a00:	3724      	adds	r7, #36	; 0x24
 8004a02:	46bd      	mov	sp, r7
 8004a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a08:	4770      	bx	lr
 8004a0a:	bf00      	nop
 8004a0c:	40023800 	.word	0x40023800
 8004a10:	40013800 	.word	0x40013800
 8004a14:	40020000 	.word	0x40020000
 8004a18:	40020400 	.word	0x40020400
 8004a1c:	40020800 	.word	0x40020800
 8004a20:	40020c00 	.word	0x40020c00
 8004a24:	40021000 	.word	0x40021000
 8004a28:	40021400 	.word	0x40021400
 8004a2c:	40021800 	.word	0x40021800
 8004a30:	40021c00 	.word	0x40021c00
 8004a34:	40013c00 	.word	0x40013c00

08004a38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	b083      	sub	sp, #12
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
 8004a40:	460b      	mov	r3, r1
 8004a42:	807b      	strh	r3, [r7, #2]
 8004a44:	4613      	mov	r3, r2
 8004a46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004a48:	787b      	ldrb	r3, [r7, #1]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d003      	beq.n	8004a56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004a4e:	887a      	ldrh	r2, [r7, #2]
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004a54:	e003      	b.n	8004a5e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004a56:	887b      	ldrh	r3, [r7, #2]
 8004a58:	041a      	lsls	r2, r3, #16
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	619a      	str	r2, [r3, #24]
}
 8004a5e:	bf00      	nop
 8004a60:	370c      	adds	r7, #12
 8004a62:	46bd      	mov	sp, r7
 8004a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a68:	4770      	bx	lr
	...

08004a6c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b084      	sub	sp, #16
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d101      	bne.n	8004a7e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	e12b      	b.n	8004cd6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a84:	b2db      	uxtb	r3, r3
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d106      	bne.n	8004a98 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004a92:	6878      	ldr	r0, [r7, #4]
 8004a94:	f7fc fdd4 	bl	8001640 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2224      	movs	r2, #36	; 0x24
 8004a9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	681a      	ldr	r2, [r3, #0]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f022 0201 	bic.w	r2, r2, #1
 8004aae:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	681a      	ldr	r2, [r3, #0]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004abe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	681a      	ldr	r2, [r3, #0]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004ace:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004ad0:	f001 fbd8 	bl	8006284 <HAL_RCC_GetPCLK1Freq>
 8004ad4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	4a81      	ldr	r2, [pc, #516]	; (8004ce0 <HAL_I2C_Init+0x274>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d807      	bhi.n	8004af0 <HAL_I2C_Init+0x84>
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	4a80      	ldr	r2, [pc, #512]	; (8004ce4 <HAL_I2C_Init+0x278>)
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	bf94      	ite	ls
 8004ae8:	2301      	movls	r3, #1
 8004aea:	2300      	movhi	r3, #0
 8004aec:	b2db      	uxtb	r3, r3
 8004aee:	e006      	b.n	8004afe <HAL_I2C_Init+0x92>
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	4a7d      	ldr	r2, [pc, #500]	; (8004ce8 <HAL_I2C_Init+0x27c>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	bf94      	ite	ls
 8004af8:	2301      	movls	r3, #1
 8004afa:	2300      	movhi	r3, #0
 8004afc:	b2db      	uxtb	r3, r3
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d001      	beq.n	8004b06 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004b02:	2301      	movs	r3, #1
 8004b04:	e0e7      	b.n	8004cd6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	4a78      	ldr	r2, [pc, #480]	; (8004cec <HAL_I2C_Init+0x280>)
 8004b0a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b0e:	0c9b      	lsrs	r3, r3, #18
 8004b10:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	68ba      	ldr	r2, [r7, #8]
 8004b22:	430a      	orrs	r2, r1
 8004b24:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	6a1b      	ldr	r3, [r3, #32]
 8004b2c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	4a6a      	ldr	r2, [pc, #424]	; (8004ce0 <HAL_I2C_Init+0x274>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d802      	bhi.n	8004b40 <HAL_I2C_Init+0xd4>
 8004b3a:	68bb      	ldr	r3, [r7, #8]
 8004b3c:	3301      	adds	r3, #1
 8004b3e:	e009      	b.n	8004b54 <HAL_I2C_Init+0xe8>
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004b46:	fb02 f303 	mul.w	r3, r2, r3
 8004b4a:	4a69      	ldr	r2, [pc, #420]	; (8004cf0 <HAL_I2C_Init+0x284>)
 8004b4c:	fba2 2303 	umull	r2, r3, r2, r3
 8004b50:	099b      	lsrs	r3, r3, #6
 8004b52:	3301      	adds	r3, #1
 8004b54:	687a      	ldr	r2, [r7, #4]
 8004b56:	6812      	ldr	r2, [r2, #0]
 8004b58:	430b      	orrs	r3, r1
 8004b5a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	69db      	ldr	r3, [r3, #28]
 8004b62:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004b66:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	495c      	ldr	r1, [pc, #368]	; (8004ce0 <HAL_I2C_Init+0x274>)
 8004b70:	428b      	cmp	r3, r1
 8004b72:	d819      	bhi.n	8004ba8 <HAL_I2C_Init+0x13c>
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	1e59      	subs	r1, r3, #1
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	685b      	ldr	r3, [r3, #4]
 8004b7c:	005b      	lsls	r3, r3, #1
 8004b7e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004b82:	1c59      	adds	r1, r3, #1
 8004b84:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004b88:	400b      	ands	r3, r1
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d00a      	beq.n	8004ba4 <HAL_I2C_Init+0x138>
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	1e59      	subs	r1, r3, #1
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	005b      	lsls	r3, r3, #1
 8004b98:	fbb1 f3f3 	udiv	r3, r1, r3
 8004b9c:	3301      	adds	r3, #1
 8004b9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ba2:	e051      	b.n	8004c48 <HAL_I2C_Init+0x1dc>
 8004ba4:	2304      	movs	r3, #4
 8004ba6:	e04f      	b.n	8004c48 <HAL_I2C_Init+0x1dc>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	689b      	ldr	r3, [r3, #8]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d111      	bne.n	8004bd4 <HAL_I2C_Init+0x168>
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	1e58      	subs	r0, r3, #1
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6859      	ldr	r1, [r3, #4]
 8004bb8:	460b      	mov	r3, r1
 8004bba:	005b      	lsls	r3, r3, #1
 8004bbc:	440b      	add	r3, r1
 8004bbe:	fbb0 f3f3 	udiv	r3, r0, r3
 8004bc2:	3301      	adds	r3, #1
 8004bc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	bf0c      	ite	eq
 8004bcc:	2301      	moveq	r3, #1
 8004bce:	2300      	movne	r3, #0
 8004bd0:	b2db      	uxtb	r3, r3
 8004bd2:	e012      	b.n	8004bfa <HAL_I2C_Init+0x18e>
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	1e58      	subs	r0, r3, #1
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6859      	ldr	r1, [r3, #4]
 8004bdc:	460b      	mov	r3, r1
 8004bde:	009b      	lsls	r3, r3, #2
 8004be0:	440b      	add	r3, r1
 8004be2:	0099      	lsls	r1, r3, #2
 8004be4:	440b      	add	r3, r1
 8004be6:	fbb0 f3f3 	udiv	r3, r0, r3
 8004bea:	3301      	adds	r3, #1
 8004bec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	bf0c      	ite	eq
 8004bf4:	2301      	moveq	r3, #1
 8004bf6:	2300      	movne	r3, #0
 8004bf8:	b2db      	uxtb	r3, r3
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d001      	beq.n	8004c02 <HAL_I2C_Init+0x196>
 8004bfe:	2301      	movs	r3, #1
 8004c00:	e022      	b.n	8004c48 <HAL_I2C_Init+0x1dc>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	689b      	ldr	r3, [r3, #8]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d10e      	bne.n	8004c28 <HAL_I2C_Init+0x1bc>
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	1e58      	subs	r0, r3, #1
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6859      	ldr	r1, [r3, #4]
 8004c12:	460b      	mov	r3, r1
 8004c14:	005b      	lsls	r3, r3, #1
 8004c16:	440b      	add	r3, r1
 8004c18:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c1c:	3301      	adds	r3, #1
 8004c1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c22:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004c26:	e00f      	b.n	8004c48 <HAL_I2C_Init+0x1dc>
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	1e58      	subs	r0, r3, #1
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6859      	ldr	r1, [r3, #4]
 8004c30:	460b      	mov	r3, r1
 8004c32:	009b      	lsls	r3, r3, #2
 8004c34:	440b      	add	r3, r1
 8004c36:	0099      	lsls	r1, r3, #2
 8004c38:	440b      	add	r3, r1
 8004c3a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c3e:	3301      	adds	r3, #1
 8004c40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c44:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004c48:	6879      	ldr	r1, [r7, #4]
 8004c4a:	6809      	ldr	r1, [r1, #0]
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	69da      	ldr	r2, [r3, #28]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6a1b      	ldr	r3, [r3, #32]
 8004c62:	431a      	orrs	r2, r3
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	430a      	orrs	r2, r1
 8004c6a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	689b      	ldr	r3, [r3, #8]
 8004c72:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004c76:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004c7a:	687a      	ldr	r2, [r7, #4]
 8004c7c:	6911      	ldr	r1, [r2, #16]
 8004c7e:	687a      	ldr	r2, [r7, #4]
 8004c80:	68d2      	ldr	r2, [r2, #12]
 8004c82:	4311      	orrs	r1, r2
 8004c84:	687a      	ldr	r2, [r7, #4]
 8004c86:	6812      	ldr	r2, [r2, #0]
 8004c88:	430b      	orrs	r3, r1
 8004c8a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	68db      	ldr	r3, [r3, #12]
 8004c92:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	695a      	ldr	r2, [r3, #20]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	699b      	ldr	r3, [r3, #24]
 8004c9e:	431a      	orrs	r2, r3
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	430a      	orrs	r2, r1
 8004ca6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	681a      	ldr	r2, [r3, #0]
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f042 0201 	orr.w	r2, r2, #1
 8004cb6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2220      	movs	r2, #32
 8004cc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2200      	movs	r2, #0
 8004cca:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004cd4:	2300      	movs	r3, #0
}
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	3710      	adds	r7, #16
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bd80      	pop	{r7, pc}
 8004cde:	bf00      	nop
 8004ce0:	000186a0 	.word	0x000186a0
 8004ce4:	001e847f 	.word	0x001e847f
 8004ce8:	003d08ff 	.word	0x003d08ff
 8004cec:	431bde83 	.word	0x431bde83
 8004cf0:	10624dd3 	.word	0x10624dd3

08004cf4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b088      	sub	sp, #32
 8004cf8:	af02      	add	r7, sp, #8
 8004cfa:	60f8      	str	r0, [r7, #12]
 8004cfc:	4608      	mov	r0, r1
 8004cfe:	4611      	mov	r1, r2
 8004d00:	461a      	mov	r2, r3
 8004d02:	4603      	mov	r3, r0
 8004d04:	817b      	strh	r3, [r7, #10]
 8004d06:	460b      	mov	r3, r1
 8004d08:	813b      	strh	r3, [r7, #8]
 8004d0a:	4613      	mov	r3, r2
 8004d0c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004d0e:	f7fe fba1 	bl	8003454 <HAL_GetTick>
 8004d12:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d1a:	b2db      	uxtb	r3, r3
 8004d1c:	2b20      	cmp	r3, #32
 8004d1e:	f040 80d9 	bne.w	8004ed4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004d22:	697b      	ldr	r3, [r7, #20]
 8004d24:	9300      	str	r3, [sp, #0]
 8004d26:	2319      	movs	r3, #25
 8004d28:	2201      	movs	r2, #1
 8004d2a:	496d      	ldr	r1, [pc, #436]	; (8004ee0 <HAL_I2C_Mem_Write+0x1ec>)
 8004d2c:	68f8      	ldr	r0, [r7, #12]
 8004d2e:	f000 fc7f 	bl	8005630 <I2C_WaitOnFlagUntilTimeout>
 8004d32:	4603      	mov	r3, r0
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d001      	beq.n	8004d3c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004d38:	2302      	movs	r3, #2
 8004d3a:	e0cc      	b.n	8004ed6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d42:	2b01      	cmp	r3, #1
 8004d44:	d101      	bne.n	8004d4a <HAL_I2C_Mem_Write+0x56>
 8004d46:	2302      	movs	r3, #2
 8004d48:	e0c5      	b.n	8004ed6 <HAL_I2C_Mem_Write+0x1e2>
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	2201      	movs	r2, #1
 8004d4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f003 0301 	and.w	r3, r3, #1
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d007      	beq.n	8004d70 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	681a      	ldr	r2, [r3, #0]
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f042 0201 	orr.w	r2, r2, #1
 8004d6e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004d7e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2221      	movs	r2, #33	; 0x21
 8004d84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2240      	movs	r2, #64	; 0x40
 8004d8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2200      	movs	r2, #0
 8004d94:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	6a3a      	ldr	r2, [r7, #32]
 8004d9a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004da0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004da6:	b29a      	uxth	r2, r3
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	4a4d      	ldr	r2, [pc, #308]	; (8004ee4 <HAL_I2C_Mem_Write+0x1f0>)
 8004db0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004db2:	88f8      	ldrh	r0, [r7, #6]
 8004db4:	893a      	ldrh	r2, [r7, #8]
 8004db6:	8979      	ldrh	r1, [r7, #10]
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	9301      	str	r3, [sp, #4]
 8004dbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dbe:	9300      	str	r3, [sp, #0]
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	68f8      	ldr	r0, [r7, #12]
 8004dc4:	f000 fab6 	bl	8005334 <I2C_RequestMemoryWrite>
 8004dc8:	4603      	mov	r3, r0
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d052      	beq.n	8004e74 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004dce:	2301      	movs	r3, #1
 8004dd0:	e081      	b.n	8004ed6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004dd2:	697a      	ldr	r2, [r7, #20]
 8004dd4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004dd6:	68f8      	ldr	r0, [r7, #12]
 8004dd8:	f000 fd00 	bl	80057dc <I2C_WaitOnTXEFlagUntilTimeout>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d00d      	beq.n	8004dfe <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004de6:	2b04      	cmp	r3, #4
 8004de8:	d107      	bne.n	8004dfa <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	681a      	ldr	r2, [r3, #0]
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004df8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	e06b      	b.n	8004ed6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e02:	781a      	ldrb	r2, [r3, #0]
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e0e:	1c5a      	adds	r2, r3, #1
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e18:	3b01      	subs	r3, #1
 8004e1a:	b29a      	uxth	r2, r3
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e24:	b29b      	uxth	r3, r3
 8004e26:	3b01      	subs	r3, #1
 8004e28:	b29a      	uxth	r2, r3
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	695b      	ldr	r3, [r3, #20]
 8004e34:	f003 0304 	and.w	r3, r3, #4
 8004e38:	2b04      	cmp	r3, #4
 8004e3a:	d11b      	bne.n	8004e74 <HAL_I2C_Mem_Write+0x180>
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d017      	beq.n	8004e74 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e48:	781a      	ldrb	r2, [r3, #0]
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e54:	1c5a      	adds	r2, r3, #1
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e5e:	3b01      	subs	r3, #1
 8004e60:	b29a      	uxth	r2, r3
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e6a:	b29b      	uxth	r3, r3
 8004e6c:	3b01      	subs	r3, #1
 8004e6e:	b29a      	uxth	r2, r3
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d1aa      	bne.n	8004dd2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e7c:	697a      	ldr	r2, [r7, #20]
 8004e7e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004e80:	68f8      	ldr	r0, [r7, #12]
 8004e82:	f000 fcec 	bl	800585e <I2C_WaitOnBTFFlagUntilTimeout>
 8004e86:	4603      	mov	r3, r0
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d00d      	beq.n	8004ea8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e90:	2b04      	cmp	r3, #4
 8004e92:	d107      	bne.n	8004ea4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	681a      	ldr	r2, [r3, #0]
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ea2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	e016      	b.n	8004ed6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	681a      	ldr	r2, [r3, #0]
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004eb6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2220      	movs	r2, #32
 8004ebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	2200      	movs	r2, #0
 8004ecc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	e000      	b.n	8004ed6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004ed4:	2302      	movs	r3, #2
  }
}
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	3718      	adds	r7, #24
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bd80      	pop	{r7, pc}
 8004ede:	bf00      	nop
 8004ee0:	00100002 	.word	0x00100002
 8004ee4:	ffff0000 	.word	0xffff0000

08004ee8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b08c      	sub	sp, #48	; 0x30
 8004eec:	af02      	add	r7, sp, #8
 8004eee:	60f8      	str	r0, [r7, #12]
 8004ef0:	4608      	mov	r0, r1
 8004ef2:	4611      	mov	r1, r2
 8004ef4:	461a      	mov	r2, r3
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	817b      	strh	r3, [r7, #10]
 8004efa:	460b      	mov	r3, r1
 8004efc:	813b      	strh	r3, [r7, #8]
 8004efe:	4613      	mov	r3, r2
 8004f00:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004f02:	f7fe faa7 	bl	8003454 <HAL_GetTick>
 8004f06:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f0e:	b2db      	uxtb	r3, r3
 8004f10:	2b20      	cmp	r3, #32
 8004f12:	f040 8208 	bne.w	8005326 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f18:	9300      	str	r3, [sp, #0]
 8004f1a:	2319      	movs	r3, #25
 8004f1c:	2201      	movs	r2, #1
 8004f1e:	497b      	ldr	r1, [pc, #492]	; (800510c <HAL_I2C_Mem_Read+0x224>)
 8004f20:	68f8      	ldr	r0, [r7, #12]
 8004f22:	f000 fb85 	bl	8005630 <I2C_WaitOnFlagUntilTimeout>
 8004f26:	4603      	mov	r3, r0
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d001      	beq.n	8004f30 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004f2c:	2302      	movs	r3, #2
 8004f2e:	e1fb      	b.n	8005328 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f36:	2b01      	cmp	r3, #1
 8004f38:	d101      	bne.n	8004f3e <HAL_I2C_Mem_Read+0x56>
 8004f3a:	2302      	movs	r3, #2
 8004f3c:	e1f4      	b.n	8005328 <HAL_I2C_Mem_Read+0x440>
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	2201      	movs	r2, #1
 8004f42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f003 0301 	and.w	r3, r3, #1
 8004f50:	2b01      	cmp	r3, #1
 8004f52:	d007      	beq.n	8004f64 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	681a      	ldr	r2, [r3, #0]
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f042 0201 	orr.w	r2, r2, #1
 8004f62:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	681a      	ldr	r2, [r3, #0]
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004f72:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	2222      	movs	r2, #34	; 0x22
 8004f78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	2240      	movs	r2, #64	; 0x40
 8004f80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	2200      	movs	r2, #0
 8004f88:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f8e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004f94:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f9a:	b29a      	uxth	r2, r3
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	4a5b      	ldr	r2, [pc, #364]	; (8005110 <HAL_I2C_Mem_Read+0x228>)
 8004fa4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004fa6:	88f8      	ldrh	r0, [r7, #6]
 8004fa8:	893a      	ldrh	r2, [r7, #8]
 8004faa:	8979      	ldrh	r1, [r7, #10]
 8004fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fae:	9301      	str	r3, [sp, #4]
 8004fb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fb2:	9300      	str	r3, [sp, #0]
 8004fb4:	4603      	mov	r3, r0
 8004fb6:	68f8      	ldr	r0, [r7, #12]
 8004fb8:	f000 fa52 	bl	8005460 <I2C_RequestMemoryRead>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d001      	beq.n	8004fc6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	e1b0      	b.n	8005328 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d113      	bne.n	8004ff6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fce:	2300      	movs	r3, #0
 8004fd0:	623b      	str	r3, [r7, #32]
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	695b      	ldr	r3, [r3, #20]
 8004fd8:	623b      	str	r3, [r7, #32]
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	699b      	ldr	r3, [r3, #24]
 8004fe0:	623b      	str	r3, [r7, #32]
 8004fe2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	681a      	ldr	r2, [r3, #0]
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ff2:	601a      	str	r2, [r3, #0]
 8004ff4:	e184      	b.n	8005300 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ffa:	2b01      	cmp	r3, #1
 8004ffc:	d11b      	bne.n	8005036 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	681a      	ldr	r2, [r3, #0]
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800500c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800500e:	2300      	movs	r3, #0
 8005010:	61fb      	str	r3, [r7, #28]
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	695b      	ldr	r3, [r3, #20]
 8005018:	61fb      	str	r3, [r7, #28]
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	699b      	ldr	r3, [r3, #24]
 8005020:	61fb      	str	r3, [r7, #28]
 8005022:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	681a      	ldr	r2, [r3, #0]
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005032:	601a      	str	r2, [r3, #0]
 8005034:	e164      	b.n	8005300 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800503a:	2b02      	cmp	r3, #2
 800503c:	d11b      	bne.n	8005076 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	681a      	ldr	r2, [r3, #0]
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800504c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800505c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800505e:	2300      	movs	r3, #0
 8005060:	61bb      	str	r3, [r7, #24]
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	695b      	ldr	r3, [r3, #20]
 8005068:	61bb      	str	r3, [r7, #24]
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	699b      	ldr	r3, [r3, #24]
 8005070:	61bb      	str	r3, [r7, #24]
 8005072:	69bb      	ldr	r3, [r7, #24]
 8005074:	e144      	b.n	8005300 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005076:	2300      	movs	r3, #0
 8005078:	617b      	str	r3, [r7, #20]
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	695b      	ldr	r3, [r3, #20]
 8005080:	617b      	str	r3, [r7, #20]
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	699b      	ldr	r3, [r3, #24]
 8005088:	617b      	str	r3, [r7, #20]
 800508a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800508c:	e138      	b.n	8005300 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005092:	2b03      	cmp	r3, #3
 8005094:	f200 80f1 	bhi.w	800527a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800509c:	2b01      	cmp	r3, #1
 800509e:	d123      	bne.n	80050e8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80050a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050a2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80050a4:	68f8      	ldr	r0, [r7, #12]
 80050a6:	f000 fc1b 	bl	80058e0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80050aa:	4603      	mov	r3, r0
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d001      	beq.n	80050b4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80050b0:	2301      	movs	r3, #1
 80050b2:	e139      	b.n	8005328 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	691a      	ldr	r2, [r3, #16]
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050be:	b2d2      	uxtb	r2, r2
 80050c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050c6:	1c5a      	adds	r2, r3, #1
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050d0:	3b01      	subs	r3, #1
 80050d2:	b29a      	uxth	r2, r3
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050dc:	b29b      	uxth	r3, r3
 80050de:	3b01      	subs	r3, #1
 80050e0:	b29a      	uxth	r2, r3
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80050e6:	e10b      	b.n	8005300 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050ec:	2b02      	cmp	r3, #2
 80050ee:	d14e      	bne.n	800518e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80050f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050f2:	9300      	str	r3, [sp, #0]
 80050f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050f6:	2200      	movs	r2, #0
 80050f8:	4906      	ldr	r1, [pc, #24]	; (8005114 <HAL_I2C_Mem_Read+0x22c>)
 80050fa:	68f8      	ldr	r0, [r7, #12]
 80050fc:	f000 fa98 	bl	8005630 <I2C_WaitOnFlagUntilTimeout>
 8005100:	4603      	mov	r3, r0
 8005102:	2b00      	cmp	r3, #0
 8005104:	d008      	beq.n	8005118 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005106:	2301      	movs	r3, #1
 8005108:	e10e      	b.n	8005328 <HAL_I2C_Mem_Read+0x440>
 800510a:	bf00      	nop
 800510c:	00100002 	.word	0x00100002
 8005110:	ffff0000 	.word	0xffff0000
 8005114:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	681a      	ldr	r2, [r3, #0]
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005126:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	691a      	ldr	r2, [r3, #16]
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005132:	b2d2      	uxtb	r2, r2
 8005134:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800513a:	1c5a      	adds	r2, r3, #1
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005144:	3b01      	subs	r3, #1
 8005146:	b29a      	uxth	r2, r3
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005150:	b29b      	uxth	r3, r3
 8005152:	3b01      	subs	r3, #1
 8005154:	b29a      	uxth	r2, r3
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	691a      	ldr	r2, [r3, #16]
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005164:	b2d2      	uxtb	r2, r2
 8005166:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800516c:	1c5a      	adds	r2, r3, #1
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005176:	3b01      	subs	r3, #1
 8005178:	b29a      	uxth	r2, r3
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005182:	b29b      	uxth	r3, r3
 8005184:	3b01      	subs	r3, #1
 8005186:	b29a      	uxth	r2, r3
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800518c:	e0b8      	b.n	8005300 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800518e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005190:	9300      	str	r3, [sp, #0]
 8005192:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005194:	2200      	movs	r2, #0
 8005196:	4966      	ldr	r1, [pc, #408]	; (8005330 <HAL_I2C_Mem_Read+0x448>)
 8005198:	68f8      	ldr	r0, [r7, #12]
 800519a:	f000 fa49 	bl	8005630 <I2C_WaitOnFlagUntilTimeout>
 800519e:	4603      	mov	r3, r0
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d001      	beq.n	80051a8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80051a4:	2301      	movs	r3, #1
 80051a6:	e0bf      	b.n	8005328 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	681a      	ldr	r2, [r3, #0]
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051b6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	691a      	ldr	r2, [r3, #16]
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051c2:	b2d2      	uxtb	r2, r2
 80051c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051ca:	1c5a      	adds	r2, r3, #1
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051d4:	3b01      	subs	r3, #1
 80051d6:	b29a      	uxth	r2, r3
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051e0:	b29b      	uxth	r3, r3
 80051e2:	3b01      	subs	r3, #1
 80051e4:	b29a      	uxth	r2, r3
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80051ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ec:	9300      	str	r3, [sp, #0]
 80051ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051f0:	2200      	movs	r2, #0
 80051f2:	494f      	ldr	r1, [pc, #316]	; (8005330 <HAL_I2C_Mem_Read+0x448>)
 80051f4:	68f8      	ldr	r0, [r7, #12]
 80051f6:	f000 fa1b 	bl	8005630 <I2C_WaitOnFlagUntilTimeout>
 80051fa:	4603      	mov	r3, r0
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d001      	beq.n	8005204 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005200:	2301      	movs	r3, #1
 8005202:	e091      	b.n	8005328 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	681a      	ldr	r2, [r3, #0]
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005212:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	691a      	ldr	r2, [r3, #16]
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800521e:	b2d2      	uxtb	r2, r2
 8005220:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005226:	1c5a      	adds	r2, r3, #1
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005230:	3b01      	subs	r3, #1
 8005232:	b29a      	uxth	r2, r3
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800523c:	b29b      	uxth	r3, r3
 800523e:	3b01      	subs	r3, #1
 8005240:	b29a      	uxth	r2, r3
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	691a      	ldr	r2, [r3, #16]
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005250:	b2d2      	uxtb	r2, r2
 8005252:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005258:	1c5a      	adds	r2, r3, #1
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005262:	3b01      	subs	r3, #1
 8005264:	b29a      	uxth	r2, r3
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800526e:	b29b      	uxth	r3, r3
 8005270:	3b01      	subs	r3, #1
 8005272:	b29a      	uxth	r2, r3
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005278:	e042      	b.n	8005300 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800527a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800527c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800527e:	68f8      	ldr	r0, [r7, #12]
 8005280:	f000 fb2e 	bl	80058e0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005284:	4603      	mov	r3, r0
 8005286:	2b00      	cmp	r3, #0
 8005288:	d001      	beq.n	800528e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800528a:	2301      	movs	r3, #1
 800528c:	e04c      	b.n	8005328 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	691a      	ldr	r2, [r3, #16]
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005298:	b2d2      	uxtb	r2, r2
 800529a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052a0:	1c5a      	adds	r2, r3, #1
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052aa:	3b01      	subs	r3, #1
 80052ac:	b29a      	uxth	r2, r3
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052b6:	b29b      	uxth	r3, r3
 80052b8:	3b01      	subs	r3, #1
 80052ba:	b29a      	uxth	r2, r3
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	695b      	ldr	r3, [r3, #20]
 80052c6:	f003 0304 	and.w	r3, r3, #4
 80052ca:	2b04      	cmp	r3, #4
 80052cc:	d118      	bne.n	8005300 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	691a      	ldr	r2, [r3, #16]
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052d8:	b2d2      	uxtb	r2, r2
 80052da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052e0:	1c5a      	adds	r2, r3, #1
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052ea:	3b01      	subs	r3, #1
 80052ec:	b29a      	uxth	r2, r3
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052f6:	b29b      	uxth	r3, r3
 80052f8:	3b01      	subs	r3, #1
 80052fa:	b29a      	uxth	r2, r3
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005304:	2b00      	cmp	r3, #0
 8005306:	f47f aec2 	bne.w	800508e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	2220      	movs	r2, #32
 800530e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	2200      	movs	r2, #0
 8005316:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	2200      	movs	r2, #0
 800531e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005322:	2300      	movs	r3, #0
 8005324:	e000      	b.n	8005328 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005326:	2302      	movs	r3, #2
  }
}
 8005328:	4618      	mov	r0, r3
 800532a:	3728      	adds	r7, #40	; 0x28
 800532c:	46bd      	mov	sp, r7
 800532e:	bd80      	pop	{r7, pc}
 8005330:	00010004 	.word	0x00010004

08005334 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b088      	sub	sp, #32
 8005338:	af02      	add	r7, sp, #8
 800533a:	60f8      	str	r0, [r7, #12]
 800533c:	4608      	mov	r0, r1
 800533e:	4611      	mov	r1, r2
 8005340:	461a      	mov	r2, r3
 8005342:	4603      	mov	r3, r0
 8005344:	817b      	strh	r3, [r7, #10]
 8005346:	460b      	mov	r3, r1
 8005348:	813b      	strh	r3, [r7, #8]
 800534a:	4613      	mov	r3, r2
 800534c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	681a      	ldr	r2, [r3, #0]
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800535c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800535e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005360:	9300      	str	r3, [sp, #0]
 8005362:	6a3b      	ldr	r3, [r7, #32]
 8005364:	2200      	movs	r2, #0
 8005366:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800536a:	68f8      	ldr	r0, [r7, #12]
 800536c:	f000 f960 	bl	8005630 <I2C_WaitOnFlagUntilTimeout>
 8005370:	4603      	mov	r3, r0
 8005372:	2b00      	cmp	r3, #0
 8005374:	d00d      	beq.n	8005392 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005380:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005384:	d103      	bne.n	800538e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	f44f 7200 	mov.w	r2, #512	; 0x200
 800538c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800538e:	2303      	movs	r3, #3
 8005390:	e05f      	b.n	8005452 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005392:	897b      	ldrh	r3, [r7, #10]
 8005394:	b2db      	uxtb	r3, r3
 8005396:	461a      	mov	r2, r3
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80053a0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80053a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053a4:	6a3a      	ldr	r2, [r7, #32]
 80053a6:	492d      	ldr	r1, [pc, #180]	; (800545c <I2C_RequestMemoryWrite+0x128>)
 80053a8:	68f8      	ldr	r0, [r7, #12]
 80053aa:	f000 f998 	bl	80056de <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80053ae:	4603      	mov	r3, r0
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d001      	beq.n	80053b8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80053b4:	2301      	movs	r3, #1
 80053b6:	e04c      	b.n	8005452 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80053b8:	2300      	movs	r3, #0
 80053ba:	617b      	str	r3, [r7, #20]
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	695b      	ldr	r3, [r3, #20]
 80053c2:	617b      	str	r3, [r7, #20]
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	699b      	ldr	r3, [r3, #24]
 80053ca:	617b      	str	r3, [r7, #20]
 80053cc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80053ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053d0:	6a39      	ldr	r1, [r7, #32]
 80053d2:	68f8      	ldr	r0, [r7, #12]
 80053d4:	f000 fa02 	bl	80057dc <I2C_WaitOnTXEFlagUntilTimeout>
 80053d8:	4603      	mov	r3, r0
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d00d      	beq.n	80053fa <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053e2:	2b04      	cmp	r3, #4
 80053e4:	d107      	bne.n	80053f6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	681a      	ldr	r2, [r3, #0]
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80053f4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80053f6:	2301      	movs	r3, #1
 80053f8:	e02b      	b.n	8005452 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80053fa:	88fb      	ldrh	r3, [r7, #6]
 80053fc:	2b01      	cmp	r3, #1
 80053fe:	d105      	bne.n	800540c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005400:	893b      	ldrh	r3, [r7, #8]
 8005402:	b2da      	uxtb	r2, r3
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	611a      	str	r2, [r3, #16]
 800540a:	e021      	b.n	8005450 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800540c:	893b      	ldrh	r3, [r7, #8]
 800540e:	0a1b      	lsrs	r3, r3, #8
 8005410:	b29b      	uxth	r3, r3
 8005412:	b2da      	uxtb	r2, r3
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800541a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800541c:	6a39      	ldr	r1, [r7, #32]
 800541e:	68f8      	ldr	r0, [r7, #12]
 8005420:	f000 f9dc 	bl	80057dc <I2C_WaitOnTXEFlagUntilTimeout>
 8005424:	4603      	mov	r3, r0
 8005426:	2b00      	cmp	r3, #0
 8005428:	d00d      	beq.n	8005446 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800542e:	2b04      	cmp	r3, #4
 8005430:	d107      	bne.n	8005442 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	681a      	ldr	r2, [r3, #0]
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005440:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005442:	2301      	movs	r3, #1
 8005444:	e005      	b.n	8005452 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005446:	893b      	ldrh	r3, [r7, #8]
 8005448:	b2da      	uxtb	r2, r3
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005450:	2300      	movs	r3, #0
}
 8005452:	4618      	mov	r0, r3
 8005454:	3718      	adds	r7, #24
 8005456:	46bd      	mov	sp, r7
 8005458:	bd80      	pop	{r7, pc}
 800545a:	bf00      	nop
 800545c:	00010002 	.word	0x00010002

08005460 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b088      	sub	sp, #32
 8005464:	af02      	add	r7, sp, #8
 8005466:	60f8      	str	r0, [r7, #12]
 8005468:	4608      	mov	r0, r1
 800546a:	4611      	mov	r1, r2
 800546c:	461a      	mov	r2, r3
 800546e:	4603      	mov	r3, r0
 8005470:	817b      	strh	r3, [r7, #10]
 8005472:	460b      	mov	r3, r1
 8005474:	813b      	strh	r3, [r7, #8]
 8005476:	4613      	mov	r3, r2
 8005478:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	681a      	ldr	r2, [r3, #0]
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005488:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005498:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800549a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800549c:	9300      	str	r3, [sp, #0]
 800549e:	6a3b      	ldr	r3, [r7, #32]
 80054a0:	2200      	movs	r2, #0
 80054a2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80054a6:	68f8      	ldr	r0, [r7, #12]
 80054a8:	f000 f8c2 	bl	8005630 <I2C_WaitOnFlagUntilTimeout>
 80054ac:	4603      	mov	r3, r0
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d00d      	beq.n	80054ce <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80054c0:	d103      	bne.n	80054ca <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80054c8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80054ca:	2303      	movs	r3, #3
 80054cc:	e0aa      	b.n	8005624 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80054ce:	897b      	ldrh	r3, [r7, #10]
 80054d0:	b2db      	uxtb	r3, r3
 80054d2:	461a      	mov	r2, r3
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80054dc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80054de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054e0:	6a3a      	ldr	r2, [r7, #32]
 80054e2:	4952      	ldr	r1, [pc, #328]	; (800562c <I2C_RequestMemoryRead+0x1cc>)
 80054e4:	68f8      	ldr	r0, [r7, #12]
 80054e6:	f000 f8fa 	bl	80056de <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80054ea:	4603      	mov	r3, r0
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d001      	beq.n	80054f4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80054f0:	2301      	movs	r3, #1
 80054f2:	e097      	b.n	8005624 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054f4:	2300      	movs	r3, #0
 80054f6:	617b      	str	r3, [r7, #20]
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	695b      	ldr	r3, [r3, #20]
 80054fe:	617b      	str	r3, [r7, #20]
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	699b      	ldr	r3, [r3, #24]
 8005506:	617b      	str	r3, [r7, #20]
 8005508:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800550a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800550c:	6a39      	ldr	r1, [r7, #32]
 800550e:	68f8      	ldr	r0, [r7, #12]
 8005510:	f000 f964 	bl	80057dc <I2C_WaitOnTXEFlagUntilTimeout>
 8005514:	4603      	mov	r3, r0
 8005516:	2b00      	cmp	r3, #0
 8005518:	d00d      	beq.n	8005536 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800551e:	2b04      	cmp	r3, #4
 8005520:	d107      	bne.n	8005532 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	681a      	ldr	r2, [r3, #0]
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005530:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005532:	2301      	movs	r3, #1
 8005534:	e076      	b.n	8005624 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005536:	88fb      	ldrh	r3, [r7, #6]
 8005538:	2b01      	cmp	r3, #1
 800553a:	d105      	bne.n	8005548 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800553c:	893b      	ldrh	r3, [r7, #8]
 800553e:	b2da      	uxtb	r2, r3
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	611a      	str	r2, [r3, #16]
 8005546:	e021      	b.n	800558c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005548:	893b      	ldrh	r3, [r7, #8]
 800554a:	0a1b      	lsrs	r3, r3, #8
 800554c:	b29b      	uxth	r3, r3
 800554e:	b2da      	uxtb	r2, r3
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005556:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005558:	6a39      	ldr	r1, [r7, #32]
 800555a:	68f8      	ldr	r0, [r7, #12]
 800555c:	f000 f93e 	bl	80057dc <I2C_WaitOnTXEFlagUntilTimeout>
 8005560:	4603      	mov	r3, r0
 8005562:	2b00      	cmp	r3, #0
 8005564:	d00d      	beq.n	8005582 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800556a:	2b04      	cmp	r3, #4
 800556c:	d107      	bne.n	800557e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	681a      	ldr	r2, [r3, #0]
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800557c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800557e:	2301      	movs	r3, #1
 8005580:	e050      	b.n	8005624 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005582:	893b      	ldrh	r3, [r7, #8]
 8005584:	b2da      	uxtb	r2, r3
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800558c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800558e:	6a39      	ldr	r1, [r7, #32]
 8005590:	68f8      	ldr	r0, [r7, #12]
 8005592:	f000 f923 	bl	80057dc <I2C_WaitOnTXEFlagUntilTimeout>
 8005596:	4603      	mov	r3, r0
 8005598:	2b00      	cmp	r3, #0
 800559a:	d00d      	beq.n	80055b8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055a0:	2b04      	cmp	r3, #4
 80055a2:	d107      	bne.n	80055b4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	681a      	ldr	r2, [r3, #0]
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055b2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80055b4:	2301      	movs	r3, #1
 80055b6:	e035      	b.n	8005624 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	681a      	ldr	r2, [r3, #0]
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80055c6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80055c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ca:	9300      	str	r3, [sp, #0]
 80055cc:	6a3b      	ldr	r3, [r7, #32]
 80055ce:	2200      	movs	r2, #0
 80055d0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80055d4:	68f8      	ldr	r0, [r7, #12]
 80055d6:	f000 f82b 	bl	8005630 <I2C_WaitOnFlagUntilTimeout>
 80055da:	4603      	mov	r3, r0
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d00d      	beq.n	80055fc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80055ee:	d103      	bne.n	80055f8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80055f6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80055f8:	2303      	movs	r3, #3
 80055fa:	e013      	b.n	8005624 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80055fc:	897b      	ldrh	r3, [r7, #10]
 80055fe:	b2db      	uxtb	r3, r3
 8005600:	f043 0301 	orr.w	r3, r3, #1
 8005604:	b2da      	uxtb	r2, r3
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800560c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800560e:	6a3a      	ldr	r2, [r7, #32]
 8005610:	4906      	ldr	r1, [pc, #24]	; (800562c <I2C_RequestMemoryRead+0x1cc>)
 8005612:	68f8      	ldr	r0, [r7, #12]
 8005614:	f000 f863 	bl	80056de <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005618:	4603      	mov	r3, r0
 800561a:	2b00      	cmp	r3, #0
 800561c:	d001      	beq.n	8005622 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800561e:	2301      	movs	r3, #1
 8005620:	e000      	b.n	8005624 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005622:	2300      	movs	r3, #0
}
 8005624:	4618      	mov	r0, r3
 8005626:	3718      	adds	r7, #24
 8005628:	46bd      	mov	sp, r7
 800562a:	bd80      	pop	{r7, pc}
 800562c:	00010002 	.word	0x00010002

08005630 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005630:	b580      	push	{r7, lr}
 8005632:	b084      	sub	sp, #16
 8005634:	af00      	add	r7, sp, #0
 8005636:	60f8      	str	r0, [r7, #12]
 8005638:	60b9      	str	r1, [r7, #8]
 800563a:	603b      	str	r3, [r7, #0]
 800563c:	4613      	mov	r3, r2
 800563e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005640:	e025      	b.n	800568e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005648:	d021      	beq.n	800568e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800564a:	f7fd ff03 	bl	8003454 <HAL_GetTick>
 800564e:	4602      	mov	r2, r0
 8005650:	69bb      	ldr	r3, [r7, #24]
 8005652:	1ad3      	subs	r3, r2, r3
 8005654:	683a      	ldr	r2, [r7, #0]
 8005656:	429a      	cmp	r2, r3
 8005658:	d302      	bcc.n	8005660 <I2C_WaitOnFlagUntilTimeout+0x30>
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d116      	bne.n	800568e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2200      	movs	r2, #0
 8005664:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2220      	movs	r2, #32
 800566a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	2200      	movs	r2, #0
 8005672:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800567a:	f043 0220 	orr.w	r2, r3, #32
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2200      	movs	r2, #0
 8005686:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800568a:	2301      	movs	r3, #1
 800568c:	e023      	b.n	80056d6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	0c1b      	lsrs	r3, r3, #16
 8005692:	b2db      	uxtb	r3, r3
 8005694:	2b01      	cmp	r3, #1
 8005696:	d10d      	bne.n	80056b4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	695b      	ldr	r3, [r3, #20]
 800569e:	43da      	mvns	r2, r3
 80056a0:	68bb      	ldr	r3, [r7, #8]
 80056a2:	4013      	ands	r3, r2
 80056a4:	b29b      	uxth	r3, r3
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	bf0c      	ite	eq
 80056aa:	2301      	moveq	r3, #1
 80056ac:	2300      	movne	r3, #0
 80056ae:	b2db      	uxtb	r3, r3
 80056b0:	461a      	mov	r2, r3
 80056b2:	e00c      	b.n	80056ce <I2C_WaitOnFlagUntilTimeout+0x9e>
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	699b      	ldr	r3, [r3, #24]
 80056ba:	43da      	mvns	r2, r3
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	4013      	ands	r3, r2
 80056c0:	b29b      	uxth	r3, r3
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	bf0c      	ite	eq
 80056c6:	2301      	moveq	r3, #1
 80056c8:	2300      	movne	r3, #0
 80056ca:	b2db      	uxtb	r3, r3
 80056cc:	461a      	mov	r2, r3
 80056ce:	79fb      	ldrb	r3, [r7, #7]
 80056d0:	429a      	cmp	r2, r3
 80056d2:	d0b6      	beq.n	8005642 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80056d4:	2300      	movs	r3, #0
}
 80056d6:	4618      	mov	r0, r3
 80056d8:	3710      	adds	r7, #16
 80056da:	46bd      	mov	sp, r7
 80056dc:	bd80      	pop	{r7, pc}

080056de <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80056de:	b580      	push	{r7, lr}
 80056e0:	b084      	sub	sp, #16
 80056e2:	af00      	add	r7, sp, #0
 80056e4:	60f8      	str	r0, [r7, #12]
 80056e6:	60b9      	str	r1, [r7, #8]
 80056e8:	607a      	str	r2, [r7, #4]
 80056ea:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80056ec:	e051      	b.n	8005792 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	695b      	ldr	r3, [r3, #20]
 80056f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80056f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056fc:	d123      	bne.n	8005746 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	681a      	ldr	r2, [r3, #0]
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800570c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005716:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2200      	movs	r2, #0
 800571c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	2220      	movs	r2, #32
 8005722:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	2200      	movs	r2, #0
 800572a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005732:	f043 0204 	orr.w	r2, r3, #4
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	2200      	movs	r2, #0
 800573e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005742:	2301      	movs	r3, #1
 8005744:	e046      	b.n	80057d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	f1b3 3fff 	cmp.w	r3, #4294967295
 800574c:	d021      	beq.n	8005792 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800574e:	f7fd fe81 	bl	8003454 <HAL_GetTick>
 8005752:	4602      	mov	r2, r0
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	1ad3      	subs	r3, r2, r3
 8005758:	687a      	ldr	r2, [r7, #4]
 800575a:	429a      	cmp	r2, r3
 800575c:	d302      	bcc.n	8005764 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d116      	bne.n	8005792 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	2200      	movs	r2, #0
 8005768:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	2220      	movs	r2, #32
 800576e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2200      	movs	r2, #0
 8005776:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800577e:	f043 0220 	orr.w	r2, r3, #32
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	2200      	movs	r2, #0
 800578a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800578e:	2301      	movs	r3, #1
 8005790:	e020      	b.n	80057d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005792:	68bb      	ldr	r3, [r7, #8]
 8005794:	0c1b      	lsrs	r3, r3, #16
 8005796:	b2db      	uxtb	r3, r3
 8005798:	2b01      	cmp	r3, #1
 800579a:	d10c      	bne.n	80057b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	695b      	ldr	r3, [r3, #20]
 80057a2:	43da      	mvns	r2, r3
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	4013      	ands	r3, r2
 80057a8:	b29b      	uxth	r3, r3
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	bf14      	ite	ne
 80057ae:	2301      	movne	r3, #1
 80057b0:	2300      	moveq	r3, #0
 80057b2:	b2db      	uxtb	r3, r3
 80057b4:	e00b      	b.n	80057ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	699b      	ldr	r3, [r3, #24]
 80057bc:	43da      	mvns	r2, r3
 80057be:	68bb      	ldr	r3, [r7, #8]
 80057c0:	4013      	ands	r3, r2
 80057c2:	b29b      	uxth	r3, r3
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	bf14      	ite	ne
 80057c8:	2301      	movne	r3, #1
 80057ca:	2300      	moveq	r3, #0
 80057cc:	b2db      	uxtb	r3, r3
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d18d      	bne.n	80056ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80057d2:	2300      	movs	r3, #0
}
 80057d4:	4618      	mov	r0, r3
 80057d6:	3710      	adds	r7, #16
 80057d8:	46bd      	mov	sp, r7
 80057da:	bd80      	pop	{r7, pc}

080057dc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	b084      	sub	sp, #16
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	60f8      	str	r0, [r7, #12]
 80057e4:	60b9      	str	r1, [r7, #8]
 80057e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80057e8:	e02d      	b.n	8005846 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80057ea:	68f8      	ldr	r0, [r7, #12]
 80057ec:	f000 f8ce 	bl	800598c <I2C_IsAcknowledgeFailed>
 80057f0:	4603      	mov	r3, r0
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d001      	beq.n	80057fa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80057f6:	2301      	movs	r3, #1
 80057f8:	e02d      	b.n	8005856 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057fa:	68bb      	ldr	r3, [r7, #8]
 80057fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005800:	d021      	beq.n	8005846 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005802:	f7fd fe27 	bl	8003454 <HAL_GetTick>
 8005806:	4602      	mov	r2, r0
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	1ad3      	subs	r3, r2, r3
 800580c:	68ba      	ldr	r2, [r7, #8]
 800580e:	429a      	cmp	r2, r3
 8005810:	d302      	bcc.n	8005818 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d116      	bne.n	8005846 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	2200      	movs	r2, #0
 800581c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	2220      	movs	r2, #32
 8005822:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	2200      	movs	r2, #0
 800582a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005832:	f043 0220 	orr.w	r2, r3, #32
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	2200      	movs	r2, #0
 800583e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005842:	2301      	movs	r3, #1
 8005844:	e007      	b.n	8005856 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	695b      	ldr	r3, [r3, #20]
 800584c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005850:	2b80      	cmp	r3, #128	; 0x80
 8005852:	d1ca      	bne.n	80057ea <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005854:	2300      	movs	r3, #0
}
 8005856:	4618      	mov	r0, r3
 8005858:	3710      	adds	r7, #16
 800585a:	46bd      	mov	sp, r7
 800585c:	bd80      	pop	{r7, pc}

0800585e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800585e:	b580      	push	{r7, lr}
 8005860:	b084      	sub	sp, #16
 8005862:	af00      	add	r7, sp, #0
 8005864:	60f8      	str	r0, [r7, #12]
 8005866:	60b9      	str	r1, [r7, #8]
 8005868:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800586a:	e02d      	b.n	80058c8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800586c:	68f8      	ldr	r0, [r7, #12]
 800586e:	f000 f88d 	bl	800598c <I2C_IsAcknowledgeFailed>
 8005872:	4603      	mov	r3, r0
 8005874:	2b00      	cmp	r3, #0
 8005876:	d001      	beq.n	800587c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005878:	2301      	movs	r3, #1
 800587a:	e02d      	b.n	80058d8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005882:	d021      	beq.n	80058c8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005884:	f7fd fde6 	bl	8003454 <HAL_GetTick>
 8005888:	4602      	mov	r2, r0
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	1ad3      	subs	r3, r2, r3
 800588e:	68ba      	ldr	r2, [r7, #8]
 8005890:	429a      	cmp	r2, r3
 8005892:	d302      	bcc.n	800589a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d116      	bne.n	80058c8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	2200      	movs	r2, #0
 800589e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	2220      	movs	r2, #32
 80058a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	2200      	movs	r2, #0
 80058ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058b4:	f043 0220 	orr.w	r2, r3, #32
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	2200      	movs	r2, #0
 80058c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80058c4:	2301      	movs	r3, #1
 80058c6:	e007      	b.n	80058d8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	695b      	ldr	r3, [r3, #20]
 80058ce:	f003 0304 	and.w	r3, r3, #4
 80058d2:	2b04      	cmp	r3, #4
 80058d4:	d1ca      	bne.n	800586c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80058d6:	2300      	movs	r3, #0
}
 80058d8:	4618      	mov	r0, r3
 80058da:	3710      	adds	r7, #16
 80058dc:	46bd      	mov	sp, r7
 80058de:	bd80      	pop	{r7, pc}

080058e0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b084      	sub	sp, #16
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	60f8      	str	r0, [r7, #12]
 80058e8:	60b9      	str	r1, [r7, #8]
 80058ea:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80058ec:	e042      	b.n	8005974 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	695b      	ldr	r3, [r3, #20]
 80058f4:	f003 0310 	and.w	r3, r3, #16
 80058f8:	2b10      	cmp	r3, #16
 80058fa:	d119      	bne.n	8005930 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f06f 0210 	mvn.w	r2, #16
 8005904:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	2200      	movs	r2, #0
 800590a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	2220      	movs	r2, #32
 8005910:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	2200      	movs	r2, #0
 8005918:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	2200      	movs	r2, #0
 8005928:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800592c:	2301      	movs	r3, #1
 800592e:	e029      	b.n	8005984 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005930:	f7fd fd90 	bl	8003454 <HAL_GetTick>
 8005934:	4602      	mov	r2, r0
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	1ad3      	subs	r3, r2, r3
 800593a:	68ba      	ldr	r2, [r7, #8]
 800593c:	429a      	cmp	r2, r3
 800593e:	d302      	bcc.n	8005946 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005940:	68bb      	ldr	r3, [r7, #8]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d116      	bne.n	8005974 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	2200      	movs	r2, #0
 800594a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	2220      	movs	r2, #32
 8005950:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	2200      	movs	r2, #0
 8005958:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005960:	f043 0220 	orr.w	r2, r3, #32
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2200      	movs	r2, #0
 800596c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005970:	2301      	movs	r3, #1
 8005972:	e007      	b.n	8005984 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	695b      	ldr	r3, [r3, #20]
 800597a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800597e:	2b40      	cmp	r3, #64	; 0x40
 8005980:	d1b5      	bne.n	80058ee <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005982:	2300      	movs	r3, #0
}
 8005984:	4618      	mov	r0, r3
 8005986:	3710      	adds	r7, #16
 8005988:	46bd      	mov	sp, r7
 800598a:	bd80      	pop	{r7, pc}

0800598c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800598c:	b480      	push	{r7}
 800598e:	b083      	sub	sp, #12
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	695b      	ldr	r3, [r3, #20]
 800599a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800599e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059a2:	d11b      	bne.n	80059dc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80059ac:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2200      	movs	r2, #0
 80059b2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2220      	movs	r2, #32
 80059b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2200      	movs	r2, #0
 80059c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059c8:	f043 0204 	orr.w	r2, r3, #4
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2200      	movs	r2, #0
 80059d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80059d8:	2301      	movs	r3, #1
 80059da:	e000      	b.n	80059de <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80059dc:	2300      	movs	r3, #0
}
 80059de:	4618      	mov	r0, r3
 80059e0:	370c      	adds	r7, #12
 80059e2:	46bd      	mov	sp, r7
 80059e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e8:	4770      	bx	lr
	...

080059ec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b086      	sub	sp, #24
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d101      	bne.n	80059fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80059fa:	2301      	movs	r3, #1
 80059fc:	e264      	b.n	8005ec8 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f003 0301 	and.w	r3, r3, #1
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d075      	beq.n	8005af6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005a0a:	4ba3      	ldr	r3, [pc, #652]	; (8005c98 <HAL_RCC_OscConfig+0x2ac>)
 8005a0c:	689b      	ldr	r3, [r3, #8]
 8005a0e:	f003 030c 	and.w	r3, r3, #12
 8005a12:	2b04      	cmp	r3, #4
 8005a14:	d00c      	beq.n	8005a30 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a16:	4ba0      	ldr	r3, [pc, #640]	; (8005c98 <HAL_RCC_OscConfig+0x2ac>)
 8005a18:	689b      	ldr	r3, [r3, #8]
 8005a1a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005a1e:	2b08      	cmp	r3, #8
 8005a20:	d112      	bne.n	8005a48 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a22:	4b9d      	ldr	r3, [pc, #628]	; (8005c98 <HAL_RCC_OscConfig+0x2ac>)
 8005a24:	685b      	ldr	r3, [r3, #4]
 8005a26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a2a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005a2e:	d10b      	bne.n	8005a48 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a30:	4b99      	ldr	r3, [pc, #612]	; (8005c98 <HAL_RCC_OscConfig+0x2ac>)
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d05b      	beq.n	8005af4 <HAL_RCC_OscConfig+0x108>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d157      	bne.n	8005af4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005a44:	2301      	movs	r3, #1
 8005a46:	e23f      	b.n	8005ec8 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a50:	d106      	bne.n	8005a60 <HAL_RCC_OscConfig+0x74>
 8005a52:	4b91      	ldr	r3, [pc, #580]	; (8005c98 <HAL_RCC_OscConfig+0x2ac>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4a90      	ldr	r2, [pc, #576]	; (8005c98 <HAL_RCC_OscConfig+0x2ac>)
 8005a58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a5c:	6013      	str	r3, [r2, #0]
 8005a5e:	e01d      	b.n	8005a9c <HAL_RCC_OscConfig+0xb0>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	685b      	ldr	r3, [r3, #4]
 8005a64:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005a68:	d10c      	bne.n	8005a84 <HAL_RCC_OscConfig+0x98>
 8005a6a:	4b8b      	ldr	r3, [pc, #556]	; (8005c98 <HAL_RCC_OscConfig+0x2ac>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	4a8a      	ldr	r2, [pc, #552]	; (8005c98 <HAL_RCC_OscConfig+0x2ac>)
 8005a70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005a74:	6013      	str	r3, [r2, #0]
 8005a76:	4b88      	ldr	r3, [pc, #544]	; (8005c98 <HAL_RCC_OscConfig+0x2ac>)
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4a87      	ldr	r2, [pc, #540]	; (8005c98 <HAL_RCC_OscConfig+0x2ac>)
 8005a7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a80:	6013      	str	r3, [r2, #0]
 8005a82:	e00b      	b.n	8005a9c <HAL_RCC_OscConfig+0xb0>
 8005a84:	4b84      	ldr	r3, [pc, #528]	; (8005c98 <HAL_RCC_OscConfig+0x2ac>)
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4a83      	ldr	r2, [pc, #524]	; (8005c98 <HAL_RCC_OscConfig+0x2ac>)
 8005a8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a8e:	6013      	str	r3, [r2, #0]
 8005a90:	4b81      	ldr	r3, [pc, #516]	; (8005c98 <HAL_RCC_OscConfig+0x2ac>)
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4a80      	ldr	r2, [pc, #512]	; (8005c98 <HAL_RCC_OscConfig+0x2ac>)
 8005a96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005a9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	685b      	ldr	r3, [r3, #4]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d013      	beq.n	8005acc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005aa4:	f7fd fcd6 	bl	8003454 <HAL_GetTick>
 8005aa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005aaa:	e008      	b.n	8005abe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005aac:	f7fd fcd2 	bl	8003454 <HAL_GetTick>
 8005ab0:	4602      	mov	r2, r0
 8005ab2:	693b      	ldr	r3, [r7, #16]
 8005ab4:	1ad3      	subs	r3, r2, r3
 8005ab6:	2b64      	cmp	r3, #100	; 0x64
 8005ab8:	d901      	bls.n	8005abe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005aba:	2303      	movs	r3, #3
 8005abc:	e204      	b.n	8005ec8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005abe:	4b76      	ldr	r3, [pc, #472]	; (8005c98 <HAL_RCC_OscConfig+0x2ac>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d0f0      	beq.n	8005aac <HAL_RCC_OscConfig+0xc0>
 8005aca:	e014      	b.n	8005af6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005acc:	f7fd fcc2 	bl	8003454 <HAL_GetTick>
 8005ad0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ad2:	e008      	b.n	8005ae6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005ad4:	f7fd fcbe 	bl	8003454 <HAL_GetTick>
 8005ad8:	4602      	mov	r2, r0
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	1ad3      	subs	r3, r2, r3
 8005ade:	2b64      	cmp	r3, #100	; 0x64
 8005ae0:	d901      	bls.n	8005ae6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005ae2:	2303      	movs	r3, #3
 8005ae4:	e1f0      	b.n	8005ec8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ae6:	4b6c      	ldr	r3, [pc, #432]	; (8005c98 <HAL_RCC_OscConfig+0x2ac>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d1f0      	bne.n	8005ad4 <HAL_RCC_OscConfig+0xe8>
 8005af2:	e000      	b.n	8005af6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005af4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f003 0302 	and.w	r3, r3, #2
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d063      	beq.n	8005bca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005b02:	4b65      	ldr	r3, [pc, #404]	; (8005c98 <HAL_RCC_OscConfig+0x2ac>)
 8005b04:	689b      	ldr	r3, [r3, #8]
 8005b06:	f003 030c 	and.w	r3, r3, #12
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d00b      	beq.n	8005b26 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005b0e:	4b62      	ldr	r3, [pc, #392]	; (8005c98 <HAL_RCC_OscConfig+0x2ac>)
 8005b10:	689b      	ldr	r3, [r3, #8]
 8005b12:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005b16:	2b08      	cmp	r3, #8
 8005b18:	d11c      	bne.n	8005b54 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005b1a:	4b5f      	ldr	r3, [pc, #380]	; (8005c98 <HAL_RCC_OscConfig+0x2ac>)
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d116      	bne.n	8005b54 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b26:	4b5c      	ldr	r3, [pc, #368]	; (8005c98 <HAL_RCC_OscConfig+0x2ac>)
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f003 0302 	and.w	r3, r3, #2
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d005      	beq.n	8005b3e <HAL_RCC_OscConfig+0x152>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	68db      	ldr	r3, [r3, #12]
 8005b36:	2b01      	cmp	r3, #1
 8005b38:	d001      	beq.n	8005b3e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005b3a:	2301      	movs	r3, #1
 8005b3c:	e1c4      	b.n	8005ec8 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b3e:	4b56      	ldr	r3, [pc, #344]	; (8005c98 <HAL_RCC_OscConfig+0x2ac>)
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	691b      	ldr	r3, [r3, #16]
 8005b4a:	00db      	lsls	r3, r3, #3
 8005b4c:	4952      	ldr	r1, [pc, #328]	; (8005c98 <HAL_RCC_OscConfig+0x2ac>)
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b52:	e03a      	b.n	8005bca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	68db      	ldr	r3, [r3, #12]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d020      	beq.n	8005b9e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005b5c:	4b4f      	ldr	r3, [pc, #316]	; (8005c9c <HAL_RCC_OscConfig+0x2b0>)
 8005b5e:	2201      	movs	r2, #1
 8005b60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b62:	f7fd fc77 	bl	8003454 <HAL_GetTick>
 8005b66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b68:	e008      	b.n	8005b7c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005b6a:	f7fd fc73 	bl	8003454 <HAL_GetTick>
 8005b6e:	4602      	mov	r2, r0
 8005b70:	693b      	ldr	r3, [r7, #16]
 8005b72:	1ad3      	subs	r3, r2, r3
 8005b74:	2b02      	cmp	r3, #2
 8005b76:	d901      	bls.n	8005b7c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005b78:	2303      	movs	r3, #3
 8005b7a:	e1a5      	b.n	8005ec8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b7c:	4b46      	ldr	r3, [pc, #280]	; (8005c98 <HAL_RCC_OscConfig+0x2ac>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f003 0302 	and.w	r3, r3, #2
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d0f0      	beq.n	8005b6a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b88:	4b43      	ldr	r3, [pc, #268]	; (8005c98 <HAL_RCC_OscConfig+0x2ac>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	691b      	ldr	r3, [r3, #16]
 8005b94:	00db      	lsls	r3, r3, #3
 8005b96:	4940      	ldr	r1, [pc, #256]	; (8005c98 <HAL_RCC_OscConfig+0x2ac>)
 8005b98:	4313      	orrs	r3, r2
 8005b9a:	600b      	str	r3, [r1, #0]
 8005b9c:	e015      	b.n	8005bca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b9e:	4b3f      	ldr	r3, [pc, #252]	; (8005c9c <HAL_RCC_OscConfig+0x2b0>)
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ba4:	f7fd fc56 	bl	8003454 <HAL_GetTick>
 8005ba8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005baa:	e008      	b.n	8005bbe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005bac:	f7fd fc52 	bl	8003454 <HAL_GetTick>
 8005bb0:	4602      	mov	r2, r0
 8005bb2:	693b      	ldr	r3, [r7, #16]
 8005bb4:	1ad3      	subs	r3, r2, r3
 8005bb6:	2b02      	cmp	r3, #2
 8005bb8:	d901      	bls.n	8005bbe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005bba:	2303      	movs	r3, #3
 8005bbc:	e184      	b.n	8005ec8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005bbe:	4b36      	ldr	r3, [pc, #216]	; (8005c98 <HAL_RCC_OscConfig+0x2ac>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f003 0302 	and.w	r3, r3, #2
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d1f0      	bne.n	8005bac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f003 0308 	and.w	r3, r3, #8
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d030      	beq.n	8005c38 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	695b      	ldr	r3, [r3, #20]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d016      	beq.n	8005c0c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005bde:	4b30      	ldr	r3, [pc, #192]	; (8005ca0 <HAL_RCC_OscConfig+0x2b4>)
 8005be0:	2201      	movs	r2, #1
 8005be2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005be4:	f7fd fc36 	bl	8003454 <HAL_GetTick>
 8005be8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005bea:	e008      	b.n	8005bfe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005bec:	f7fd fc32 	bl	8003454 <HAL_GetTick>
 8005bf0:	4602      	mov	r2, r0
 8005bf2:	693b      	ldr	r3, [r7, #16]
 8005bf4:	1ad3      	subs	r3, r2, r3
 8005bf6:	2b02      	cmp	r3, #2
 8005bf8:	d901      	bls.n	8005bfe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005bfa:	2303      	movs	r3, #3
 8005bfc:	e164      	b.n	8005ec8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005bfe:	4b26      	ldr	r3, [pc, #152]	; (8005c98 <HAL_RCC_OscConfig+0x2ac>)
 8005c00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c02:	f003 0302 	and.w	r3, r3, #2
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d0f0      	beq.n	8005bec <HAL_RCC_OscConfig+0x200>
 8005c0a:	e015      	b.n	8005c38 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005c0c:	4b24      	ldr	r3, [pc, #144]	; (8005ca0 <HAL_RCC_OscConfig+0x2b4>)
 8005c0e:	2200      	movs	r2, #0
 8005c10:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c12:	f7fd fc1f 	bl	8003454 <HAL_GetTick>
 8005c16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c18:	e008      	b.n	8005c2c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005c1a:	f7fd fc1b 	bl	8003454 <HAL_GetTick>
 8005c1e:	4602      	mov	r2, r0
 8005c20:	693b      	ldr	r3, [r7, #16]
 8005c22:	1ad3      	subs	r3, r2, r3
 8005c24:	2b02      	cmp	r3, #2
 8005c26:	d901      	bls.n	8005c2c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005c28:	2303      	movs	r3, #3
 8005c2a:	e14d      	b.n	8005ec8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c2c:	4b1a      	ldr	r3, [pc, #104]	; (8005c98 <HAL_RCC_OscConfig+0x2ac>)
 8005c2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c30:	f003 0302 	and.w	r3, r3, #2
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d1f0      	bne.n	8005c1a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f003 0304 	and.w	r3, r3, #4
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	f000 80a0 	beq.w	8005d86 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c46:	2300      	movs	r3, #0
 8005c48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c4a:	4b13      	ldr	r3, [pc, #76]	; (8005c98 <HAL_RCC_OscConfig+0x2ac>)
 8005c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d10f      	bne.n	8005c76 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c56:	2300      	movs	r3, #0
 8005c58:	60bb      	str	r3, [r7, #8]
 8005c5a:	4b0f      	ldr	r3, [pc, #60]	; (8005c98 <HAL_RCC_OscConfig+0x2ac>)
 8005c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c5e:	4a0e      	ldr	r2, [pc, #56]	; (8005c98 <HAL_RCC_OscConfig+0x2ac>)
 8005c60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c64:	6413      	str	r3, [r2, #64]	; 0x40
 8005c66:	4b0c      	ldr	r3, [pc, #48]	; (8005c98 <HAL_RCC_OscConfig+0x2ac>)
 8005c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c6e:	60bb      	str	r3, [r7, #8]
 8005c70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c72:	2301      	movs	r3, #1
 8005c74:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c76:	4b0b      	ldr	r3, [pc, #44]	; (8005ca4 <HAL_RCC_OscConfig+0x2b8>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d121      	bne.n	8005cc6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005c82:	4b08      	ldr	r3, [pc, #32]	; (8005ca4 <HAL_RCC_OscConfig+0x2b8>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	4a07      	ldr	r2, [pc, #28]	; (8005ca4 <HAL_RCC_OscConfig+0x2b8>)
 8005c88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c8e:	f7fd fbe1 	bl	8003454 <HAL_GetTick>
 8005c92:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c94:	e011      	b.n	8005cba <HAL_RCC_OscConfig+0x2ce>
 8005c96:	bf00      	nop
 8005c98:	40023800 	.word	0x40023800
 8005c9c:	42470000 	.word	0x42470000
 8005ca0:	42470e80 	.word	0x42470e80
 8005ca4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ca8:	f7fd fbd4 	bl	8003454 <HAL_GetTick>
 8005cac:	4602      	mov	r2, r0
 8005cae:	693b      	ldr	r3, [r7, #16]
 8005cb0:	1ad3      	subs	r3, r2, r3
 8005cb2:	2b02      	cmp	r3, #2
 8005cb4:	d901      	bls.n	8005cba <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005cb6:	2303      	movs	r3, #3
 8005cb8:	e106      	b.n	8005ec8 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cba:	4b85      	ldr	r3, [pc, #532]	; (8005ed0 <HAL_RCC_OscConfig+0x4e4>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d0f0      	beq.n	8005ca8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	689b      	ldr	r3, [r3, #8]
 8005cca:	2b01      	cmp	r3, #1
 8005ccc:	d106      	bne.n	8005cdc <HAL_RCC_OscConfig+0x2f0>
 8005cce:	4b81      	ldr	r3, [pc, #516]	; (8005ed4 <HAL_RCC_OscConfig+0x4e8>)
 8005cd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cd2:	4a80      	ldr	r2, [pc, #512]	; (8005ed4 <HAL_RCC_OscConfig+0x4e8>)
 8005cd4:	f043 0301 	orr.w	r3, r3, #1
 8005cd8:	6713      	str	r3, [r2, #112]	; 0x70
 8005cda:	e01c      	b.n	8005d16 <HAL_RCC_OscConfig+0x32a>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	689b      	ldr	r3, [r3, #8]
 8005ce0:	2b05      	cmp	r3, #5
 8005ce2:	d10c      	bne.n	8005cfe <HAL_RCC_OscConfig+0x312>
 8005ce4:	4b7b      	ldr	r3, [pc, #492]	; (8005ed4 <HAL_RCC_OscConfig+0x4e8>)
 8005ce6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ce8:	4a7a      	ldr	r2, [pc, #488]	; (8005ed4 <HAL_RCC_OscConfig+0x4e8>)
 8005cea:	f043 0304 	orr.w	r3, r3, #4
 8005cee:	6713      	str	r3, [r2, #112]	; 0x70
 8005cf0:	4b78      	ldr	r3, [pc, #480]	; (8005ed4 <HAL_RCC_OscConfig+0x4e8>)
 8005cf2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cf4:	4a77      	ldr	r2, [pc, #476]	; (8005ed4 <HAL_RCC_OscConfig+0x4e8>)
 8005cf6:	f043 0301 	orr.w	r3, r3, #1
 8005cfa:	6713      	str	r3, [r2, #112]	; 0x70
 8005cfc:	e00b      	b.n	8005d16 <HAL_RCC_OscConfig+0x32a>
 8005cfe:	4b75      	ldr	r3, [pc, #468]	; (8005ed4 <HAL_RCC_OscConfig+0x4e8>)
 8005d00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d02:	4a74      	ldr	r2, [pc, #464]	; (8005ed4 <HAL_RCC_OscConfig+0x4e8>)
 8005d04:	f023 0301 	bic.w	r3, r3, #1
 8005d08:	6713      	str	r3, [r2, #112]	; 0x70
 8005d0a:	4b72      	ldr	r3, [pc, #456]	; (8005ed4 <HAL_RCC_OscConfig+0x4e8>)
 8005d0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d0e:	4a71      	ldr	r2, [pc, #452]	; (8005ed4 <HAL_RCC_OscConfig+0x4e8>)
 8005d10:	f023 0304 	bic.w	r3, r3, #4
 8005d14:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	689b      	ldr	r3, [r3, #8]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d015      	beq.n	8005d4a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d1e:	f7fd fb99 	bl	8003454 <HAL_GetTick>
 8005d22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d24:	e00a      	b.n	8005d3c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d26:	f7fd fb95 	bl	8003454 <HAL_GetTick>
 8005d2a:	4602      	mov	r2, r0
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	1ad3      	subs	r3, r2, r3
 8005d30:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d34:	4293      	cmp	r3, r2
 8005d36:	d901      	bls.n	8005d3c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005d38:	2303      	movs	r3, #3
 8005d3a:	e0c5      	b.n	8005ec8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d3c:	4b65      	ldr	r3, [pc, #404]	; (8005ed4 <HAL_RCC_OscConfig+0x4e8>)
 8005d3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d40:	f003 0302 	and.w	r3, r3, #2
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d0ee      	beq.n	8005d26 <HAL_RCC_OscConfig+0x33a>
 8005d48:	e014      	b.n	8005d74 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d4a:	f7fd fb83 	bl	8003454 <HAL_GetTick>
 8005d4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d50:	e00a      	b.n	8005d68 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d52:	f7fd fb7f 	bl	8003454 <HAL_GetTick>
 8005d56:	4602      	mov	r2, r0
 8005d58:	693b      	ldr	r3, [r7, #16]
 8005d5a:	1ad3      	subs	r3, r2, r3
 8005d5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d60:	4293      	cmp	r3, r2
 8005d62:	d901      	bls.n	8005d68 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005d64:	2303      	movs	r3, #3
 8005d66:	e0af      	b.n	8005ec8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d68:	4b5a      	ldr	r3, [pc, #360]	; (8005ed4 <HAL_RCC_OscConfig+0x4e8>)
 8005d6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d6c:	f003 0302 	and.w	r3, r3, #2
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d1ee      	bne.n	8005d52 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005d74:	7dfb      	ldrb	r3, [r7, #23]
 8005d76:	2b01      	cmp	r3, #1
 8005d78:	d105      	bne.n	8005d86 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d7a:	4b56      	ldr	r3, [pc, #344]	; (8005ed4 <HAL_RCC_OscConfig+0x4e8>)
 8005d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d7e:	4a55      	ldr	r2, [pc, #340]	; (8005ed4 <HAL_RCC_OscConfig+0x4e8>)
 8005d80:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005d84:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	699b      	ldr	r3, [r3, #24]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	f000 809b 	beq.w	8005ec6 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005d90:	4b50      	ldr	r3, [pc, #320]	; (8005ed4 <HAL_RCC_OscConfig+0x4e8>)
 8005d92:	689b      	ldr	r3, [r3, #8]
 8005d94:	f003 030c 	and.w	r3, r3, #12
 8005d98:	2b08      	cmp	r3, #8
 8005d9a:	d05c      	beq.n	8005e56 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	699b      	ldr	r3, [r3, #24]
 8005da0:	2b02      	cmp	r3, #2
 8005da2:	d141      	bne.n	8005e28 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005da4:	4b4c      	ldr	r3, [pc, #304]	; (8005ed8 <HAL_RCC_OscConfig+0x4ec>)
 8005da6:	2200      	movs	r2, #0
 8005da8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005daa:	f7fd fb53 	bl	8003454 <HAL_GetTick>
 8005dae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005db0:	e008      	b.n	8005dc4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005db2:	f7fd fb4f 	bl	8003454 <HAL_GetTick>
 8005db6:	4602      	mov	r2, r0
 8005db8:	693b      	ldr	r3, [r7, #16]
 8005dba:	1ad3      	subs	r3, r2, r3
 8005dbc:	2b02      	cmp	r3, #2
 8005dbe:	d901      	bls.n	8005dc4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005dc0:	2303      	movs	r3, #3
 8005dc2:	e081      	b.n	8005ec8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005dc4:	4b43      	ldr	r3, [pc, #268]	; (8005ed4 <HAL_RCC_OscConfig+0x4e8>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d1f0      	bne.n	8005db2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	69da      	ldr	r2, [r3, #28]
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6a1b      	ldr	r3, [r3, #32]
 8005dd8:	431a      	orrs	r2, r3
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dde:	019b      	lsls	r3, r3, #6
 8005de0:	431a      	orrs	r2, r3
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005de6:	085b      	lsrs	r3, r3, #1
 8005de8:	3b01      	subs	r3, #1
 8005dea:	041b      	lsls	r3, r3, #16
 8005dec:	431a      	orrs	r2, r3
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005df2:	061b      	lsls	r3, r3, #24
 8005df4:	4937      	ldr	r1, [pc, #220]	; (8005ed4 <HAL_RCC_OscConfig+0x4e8>)
 8005df6:	4313      	orrs	r3, r2
 8005df8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005dfa:	4b37      	ldr	r3, [pc, #220]	; (8005ed8 <HAL_RCC_OscConfig+0x4ec>)
 8005dfc:	2201      	movs	r2, #1
 8005dfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e00:	f7fd fb28 	bl	8003454 <HAL_GetTick>
 8005e04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e06:	e008      	b.n	8005e1a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005e08:	f7fd fb24 	bl	8003454 <HAL_GetTick>
 8005e0c:	4602      	mov	r2, r0
 8005e0e:	693b      	ldr	r3, [r7, #16]
 8005e10:	1ad3      	subs	r3, r2, r3
 8005e12:	2b02      	cmp	r3, #2
 8005e14:	d901      	bls.n	8005e1a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8005e16:	2303      	movs	r3, #3
 8005e18:	e056      	b.n	8005ec8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e1a:	4b2e      	ldr	r3, [pc, #184]	; (8005ed4 <HAL_RCC_OscConfig+0x4e8>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d0f0      	beq.n	8005e08 <HAL_RCC_OscConfig+0x41c>
 8005e26:	e04e      	b.n	8005ec6 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e28:	4b2b      	ldr	r3, [pc, #172]	; (8005ed8 <HAL_RCC_OscConfig+0x4ec>)
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e2e:	f7fd fb11 	bl	8003454 <HAL_GetTick>
 8005e32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e34:	e008      	b.n	8005e48 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005e36:	f7fd fb0d 	bl	8003454 <HAL_GetTick>
 8005e3a:	4602      	mov	r2, r0
 8005e3c:	693b      	ldr	r3, [r7, #16]
 8005e3e:	1ad3      	subs	r3, r2, r3
 8005e40:	2b02      	cmp	r3, #2
 8005e42:	d901      	bls.n	8005e48 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005e44:	2303      	movs	r3, #3
 8005e46:	e03f      	b.n	8005ec8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e48:	4b22      	ldr	r3, [pc, #136]	; (8005ed4 <HAL_RCC_OscConfig+0x4e8>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d1f0      	bne.n	8005e36 <HAL_RCC_OscConfig+0x44a>
 8005e54:	e037      	b.n	8005ec6 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	699b      	ldr	r3, [r3, #24]
 8005e5a:	2b01      	cmp	r3, #1
 8005e5c:	d101      	bne.n	8005e62 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005e5e:	2301      	movs	r3, #1
 8005e60:	e032      	b.n	8005ec8 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005e62:	4b1c      	ldr	r3, [pc, #112]	; (8005ed4 <HAL_RCC_OscConfig+0x4e8>)
 8005e64:	685b      	ldr	r3, [r3, #4]
 8005e66:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	699b      	ldr	r3, [r3, #24]
 8005e6c:	2b01      	cmp	r3, #1
 8005e6e:	d028      	beq.n	8005ec2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e7a:	429a      	cmp	r2, r3
 8005e7c:	d121      	bne.n	8005ec2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e88:	429a      	cmp	r2, r3
 8005e8a:	d11a      	bne.n	8005ec2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005e8c:	68fa      	ldr	r2, [r7, #12]
 8005e8e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005e92:	4013      	ands	r3, r2
 8005e94:	687a      	ldr	r2, [r7, #4]
 8005e96:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005e98:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d111      	bne.n	8005ec2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ea8:	085b      	lsrs	r3, r3, #1
 8005eaa:	3b01      	subs	r3, #1
 8005eac:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005eae:	429a      	cmp	r2, r3
 8005eb0:	d107      	bne.n	8005ec2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ebc:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005ebe:	429a      	cmp	r2, r3
 8005ec0:	d001      	beq.n	8005ec6 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	e000      	b.n	8005ec8 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8005ec6:	2300      	movs	r3, #0
}
 8005ec8:	4618      	mov	r0, r3
 8005eca:	3718      	adds	r7, #24
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	bd80      	pop	{r7, pc}
 8005ed0:	40007000 	.word	0x40007000
 8005ed4:	40023800 	.word	0x40023800
 8005ed8:	42470060 	.word	0x42470060

08005edc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b084      	sub	sp, #16
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
 8005ee4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d101      	bne.n	8005ef0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005eec:	2301      	movs	r3, #1
 8005eee:	e0cc      	b.n	800608a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005ef0:	4b68      	ldr	r3, [pc, #416]	; (8006094 <HAL_RCC_ClockConfig+0x1b8>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f003 0307 	and.w	r3, r3, #7
 8005ef8:	683a      	ldr	r2, [r7, #0]
 8005efa:	429a      	cmp	r2, r3
 8005efc:	d90c      	bls.n	8005f18 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005efe:	4b65      	ldr	r3, [pc, #404]	; (8006094 <HAL_RCC_ClockConfig+0x1b8>)
 8005f00:	683a      	ldr	r2, [r7, #0]
 8005f02:	b2d2      	uxtb	r2, r2
 8005f04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f06:	4b63      	ldr	r3, [pc, #396]	; (8006094 <HAL_RCC_ClockConfig+0x1b8>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f003 0307 	and.w	r3, r3, #7
 8005f0e:	683a      	ldr	r2, [r7, #0]
 8005f10:	429a      	cmp	r2, r3
 8005f12:	d001      	beq.n	8005f18 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005f14:	2301      	movs	r3, #1
 8005f16:	e0b8      	b.n	800608a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f003 0302 	and.w	r3, r3, #2
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d020      	beq.n	8005f66 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f003 0304 	and.w	r3, r3, #4
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d005      	beq.n	8005f3c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005f30:	4b59      	ldr	r3, [pc, #356]	; (8006098 <HAL_RCC_ClockConfig+0x1bc>)
 8005f32:	689b      	ldr	r3, [r3, #8]
 8005f34:	4a58      	ldr	r2, [pc, #352]	; (8006098 <HAL_RCC_ClockConfig+0x1bc>)
 8005f36:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005f3a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f003 0308 	and.w	r3, r3, #8
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d005      	beq.n	8005f54 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005f48:	4b53      	ldr	r3, [pc, #332]	; (8006098 <HAL_RCC_ClockConfig+0x1bc>)
 8005f4a:	689b      	ldr	r3, [r3, #8]
 8005f4c:	4a52      	ldr	r2, [pc, #328]	; (8006098 <HAL_RCC_ClockConfig+0x1bc>)
 8005f4e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005f52:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f54:	4b50      	ldr	r3, [pc, #320]	; (8006098 <HAL_RCC_ClockConfig+0x1bc>)
 8005f56:	689b      	ldr	r3, [r3, #8]
 8005f58:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	689b      	ldr	r3, [r3, #8]
 8005f60:	494d      	ldr	r1, [pc, #308]	; (8006098 <HAL_RCC_ClockConfig+0x1bc>)
 8005f62:	4313      	orrs	r3, r2
 8005f64:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f003 0301 	and.w	r3, r3, #1
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d044      	beq.n	8005ffc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	685b      	ldr	r3, [r3, #4]
 8005f76:	2b01      	cmp	r3, #1
 8005f78:	d107      	bne.n	8005f8a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f7a:	4b47      	ldr	r3, [pc, #284]	; (8006098 <HAL_RCC_ClockConfig+0x1bc>)
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d119      	bne.n	8005fba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f86:	2301      	movs	r3, #1
 8005f88:	e07f      	b.n	800608a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	685b      	ldr	r3, [r3, #4]
 8005f8e:	2b02      	cmp	r3, #2
 8005f90:	d003      	beq.n	8005f9a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f96:	2b03      	cmp	r3, #3
 8005f98:	d107      	bne.n	8005faa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f9a:	4b3f      	ldr	r3, [pc, #252]	; (8006098 <HAL_RCC_ClockConfig+0x1bc>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d109      	bne.n	8005fba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	e06f      	b.n	800608a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005faa:	4b3b      	ldr	r3, [pc, #236]	; (8006098 <HAL_RCC_ClockConfig+0x1bc>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f003 0302 	and.w	r3, r3, #2
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d101      	bne.n	8005fba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	e067      	b.n	800608a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005fba:	4b37      	ldr	r3, [pc, #220]	; (8006098 <HAL_RCC_ClockConfig+0x1bc>)
 8005fbc:	689b      	ldr	r3, [r3, #8]
 8005fbe:	f023 0203 	bic.w	r2, r3, #3
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	685b      	ldr	r3, [r3, #4]
 8005fc6:	4934      	ldr	r1, [pc, #208]	; (8006098 <HAL_RCC_ClockConfig+0x1bc>)
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005fcc:	f7fd fa42 	bl	8003454 <HAL_GetTick>
 8005fd0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fd2:	e00a      	b.n	8005fea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005fd4:	f7fd fa3e 	bl	8003454 <HAL_GetTick>
 8005fd8:	4602      	mov	r2, r0
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	1ad3      	subs	r3, r2, r3
 8005fde:	f241 3288 	movw	r2, #5000	; 0x1388
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d901      	bls.n	8005fea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005fe6:	2303      	movs	r3, #3
 8005fe8:	e04f      	b.n	800608a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fea:	4b2b      	ldr	r3, [pc, #172]	; (8006098 <HAL_RCC_ClockConfig+0x1bc>)
 8005fec:	689b      	ldr	r3, [r3, #8]
 8005fee:	f003 020c 	and.w	r2, r3, #12
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	009b      	lsls	r3, r3, #2
 8005ff8:	429a      	cmp	r2, r3
 8005ffa:	d1eb      	bne.n	8005fd4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005ffc:	4b25      	ldr	r3, [pc, #148]	; (8006094 <HAL_RCC_ClockConfig+0x1b8>)
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f003 0307 	and.w	r3, r3, #7
 8006004:	683a      	ldr	r2, [r7, #0]
 8006006:	429a      	cmp	r2, r3
 8006008:	d20c      	bcs.n	8006024 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800600a:	4b22      	ldr	r3, [pc, #136]	; (8006094 <HAL_RCC_ClockConfig+0x1b8>)
 800600c:	683a      	ldr	r2, [r7, #0]
 800600e:	b2d2      	uxtb	r2, r2
 8006010:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006012:	4b20      	ldr	r3, [pc, #128]	; (8006094 <HAL_RCC_ClockConfig+0x1b8>)
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f003 0307 	and.w	r3, r3, #7
 800601a:	683a      	ldr	r2, [r7, #0]
 800601c:	429a      	cmp	r2, r3
 800601e:	d001      	beq.n	8006024 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006020:	2301      	movs	r3, #1
 8006022:	e032      	b.n	800608a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f003 0304 	and.w	r3, r3, #4
 800602c:	2b00      	cmp	r3, #0
 800602e:	d008      	beq.n	8006042 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006030:	4b19      	ldr	r3, [pc, #100]	; (8006098 <HAL_RCC_ClockConfig+0x1bc>)
 8006032:	689b      	ldr	r3, [r3, #8]
 8006034:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	68db      	ldr	r3, [r3, #12]
 800603c:	4916      	ldr	r1, [pc, #88]	; (8006098 <HAL_RCC_ClockConfig+0x1bc>)
 800603e:	4313      	orrs	r3, r2
 8006040:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f003 0308 	and.w	r3, r3, #8
 800604a:	2b00      	cmp	r3, #0
 800604c:	d009      	beq.n	8006062 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800604e:	4b12      	ldr	r3, [pc, #72]	; (8006098 <HAL_RCC_ClockConfig+0x1bc>)
 8006050:	689b      	ldr	r3, [r3, #8]
 8006052:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	691b      	ldr	r3, [r3, #16]
 800605a:	00db      	lsls	r3, r3, #3
 800605c:	490e      	ldr	r1, [pc, #56]	; (8006098 <HAL_RCC_ClockConfig+0x1bc>)
 800605e:	4313      	orrs	r3, r2
 8006060:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006062:	f000 f821 	bl	80060a8 <HAL_RCC_GetSysClockFreq>
 8006066:	4602      	mov	r2, r0
 8006068:	4b0b      	ldr	r3, [pc, #44]	; (8006098 <HAL_RCC_ClockConfig+0x1bc>)
 800606a:	689b      	ldr	r3, [r3, #8]
 800606c:	091b      	lsrs	r3, r3, #4
 800606e:	f003 030f 	and.w	r3, r3, #15
 8006072:	490a      	ldr	r1, [pc, #40]	; (800609c <HAL_RCC_ClockConfig+0x1c0>)
 8006074:	5ccb      	ldrb	r3, [r1, r3]
 8006076:	fa22 f303 	lsr.w	r3, r2, r3
 800607a:	4a09      	ldr	r2, [pc, #36]	; (80060a0 <HAL_RCC_ClockConfig+0x1c4>)
 800607c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800607e:	4b09      	ldr	r3, [pc, #36]	; (80060a4 <HAL_RCC_ClockConfig+0x1c8>)
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	4618      	mov	r0, r3
 8006084:	f7fd f9a2 	bl	80033cc <HAL_InitTick>

  return HAL_OK;
 8006088:	2300      	movs	r3, #0
}
 800608a:	4618      	mov	r0, r3
 800608c:	3710      	adds	r7, #16
 800608e:	46bd      	mov	sp, r7
 8006090:	bd80      	pop	{r7, pc}
 8006092:	bf00      	nop
 8006094:	40023c00 	.word	0x40023c00
 8006098:	40023800 	.word	0x40023800
 800609c:	0800c0cc 	.word	0x0800c0cc
 80060a0:	20000020 	.word	0x20000020
 80060a4:	20000024 	.word	0x20000024

080060a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80060a8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80060ac:	b084      	sub	sp, #16
 80060ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80060b0:	2300      	movs	r3, #0
 80060b2:	607b      	str	r3, [r7, #4]
 80060b4:	2300      	movs	r3, #0
 80060b6:	60fb      	str	r3, [r7, #12]
 80060b8:	2300      	movs	r3, #0
 80060ba:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80060bc:	2300      	movs	r3, #0
 80060be:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80060c0:	4b67      	ldr	r3, [pc, #412]	; (8006260 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80060c2:	689b      	ldr	r3, [r3, #8]
 80060c4:	f003 030c 	and.w	r3, r3, #12
 80060c8:	2b08      	cmp	r3, #8
 80060ca:	d00d      	beq.n	80060e8 <HAL_RCC_GetSysClockFreq+0x40>
 80060cc:	2b08      	cmp	r3, #8
 80060ce:	f200 80bd 	bhi.w	800624c <HAL_RCC_GetSysClockFreq+0x1a4>
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d002      	beq.n	80060dc <HAL_RCC_GetSysClockFreq+0x34>
 80060d6:	2b04      	cmp	r3, #4
 80060d8:	d003      	beq.n	80060e2 <HAL_RCC_GetSysClockFreq+0x3a>
 80060da:	e0b7      	b.n	800624c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80060dc:	4b61      	ldr	r3, [pc, #388]	; (8006264 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80060de:	60bb      	str	r3, [r7, #8]
       break;
 80060e0:	e0b7      	b.n	8006252 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80060e2:	4b61      	ldr	r3, [pc, #388]	; (8006268 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80060e4:	60bb      	str	r3, [r7, #8]
      break;
 80060e6:	e0b4      	b.n	8006252 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80060e8:	4b5d      	ldr	r3, [pc, #372]	; (8006260 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80060f0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80060f2:	4b5b      	ldr	r3, [pc, #364]	; (8006260 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80060f4:	685b      	ldr	r3, [r3, #4]
 80060f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d04d      	beq.n	800619a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80060fe:	4b58      	ldr	r3, [pc, #352]	; (8006260 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006100:	685b      	ldr	r3, [r3, #4]
 8006102:	099b      	lsrs	r3, r3, #6
 8006104:	461a      	mov	r2, r3
 8006106:	f04f 0300 	mov.w	r3, #0
 800610a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800610e:	f04f 0100 	mov.w	r1, #0
 8006112:	ea02 0800 	and.w	r8, r2, r0
 8006116:	ea03 0901 	and.w	r9, r3, r1
 800611a:	4640      	mov	r0, r8
 800611c:	4649      	mov	r1, r9
 800611e:	f04f 0200 	mov.w	r2, #0
 8006122:	f04f 0300 	mov.w	r3, #0
 8006126:	014b      	lsls	r3, r1, #5
 8006128:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800612c:	0142      	lsls	r2, r0, #5
 800612e:	4610      	mov	r0, r2
 8006130:	4619      	mov	r1, r3
 8006132:	ebb0 0008 	subs.w	r0, r0, r8
 8006136:	eb61 0109 	sbc.w	r1, r1, r9
 800613a:	f04f 0200 	mov.w	r2, #0
 800613e:	f04f 0300 	mov.w	r3, #0
 8006142:	018b      	lsls	r3, r1, #6
 8006144:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006148:	0182      	lsls	r2, r0, #6
 800614a:	1a12      	subs	r2, r2, r0
 800614c:	eb63 0301 	sbc.w	r3, r3, r1
 8006150:	f04f 0000 	mov.w	r0, #0
 8006154:	f04f 0100 	mov.w	r1, #0
 8006158:	00d9      	lsls	r1, r3, #3
 800615a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800615e:	00d0      	lsls	r0, r2, #3
 8006160:	4602      	mov	r2, r0
 8006162:	460b      	mov	r3, r1
 8006164:	eb12 0208 	adds.w	r2, r2, r8
 8006168:	eb43 0309 	adc.w	r3, r3, r9
 800616c:	f04f 0000 	mov.w	r0, #0
 8006170:	f04f 0100 	mov.w	r1, #0
 8006174:	0259      	lsls	r1, r3, #9
 8006176:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800617a:	0250      	lsls	r0, r2, #9
 800617c:	4602      	mov	r2, r0
 800617e:	460b      	mov	r3, r1
 8006180:	4610      	mov	r0, r2
 8006182:	4619      	mov	r1, r3
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	461a      	mov	r2, r3
 8006188:	f04f 0300 	mov.w	r3, #0
 800618c:	f7fa fc42 	bl	8000a14 <__aeabi_uldivmod>
 8006190:	4602      	mov	r2, r0
 8006192:	460b      	mov	r3, r1
 8006194:	4613      	mov	r3, r2
 8006196:	60fb      	str	r3, [r7, #12]
 8006198:	e04a      	b.n	8006230 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800619a:	4b31      	ldr	r3, [pc, #196]	; (8006260 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800619c:	685b      	ldr	r3, [r3, #4]
 800619e:	099b      	lsrs	r3, r3, #6
 80061a0:	461a      	mov	r2, r3
 80061a2:	f04f 0300 	mov.w	r3, #0
 80061a6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80061aa:	f04f 0100 	mov.w	r1, #0
 80061ae:	ea02 0400 	and.w	r4, r2, r0
 80061b2:	ea03 0501 	and.w	r5, r3, r1
 80061b6:	4620      	mov	r0, r4
 80061b8:	4629      	mov	r1, r5
 80061ba:	f04f 0200 	mov.w	r2, #0
 80061be:	f04f 0300 	mov.w	r3, #0
 80061c2:	014b      	lsls	r3, r1, #5
 80061c4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80061c8:	0142      	lsls	r2, r0, #5
 80061ca:	4610      	mov	r0, r2
 80061cc:	4619      	mov	r1, r3
 80061ce:	1b00      	subs	r0, r0, r4
 80061d0:	eb61 0105 	sbc.w	r1, r1, r5
 80061d4:	f04f 0200 	mov.w	r2, #0
 80061d8:	f04f 0300 	mov.w	r3, #0
 80061dc:	018b      	lsls	r3, r1, #6
 80061de:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80061e2:	0182      	lsls	r2, r0, #6
 80061e4:	1a12      	subs	r2, r2, r0
 80061e6:	eb63 0301 	sbc.w	r3, r3, r1
 80061ea:	f04f 0000 	mov.w	r0, #0
 80061ee:	f04f 0100 	mov.w	r1, #0
 80061f2:	00d9      	lsls	r1, r3, #3
 80061f4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80061f8:	00d0      	lsls	r0, r2, #3
 80061fa:	4602      	mov	r2, r0
 80061fc:	460b      	mov	r3, r1
 80061fe:	1912      	adds	r2, r2, r4
 8006200:	eb45 0303 	adc.w	r3, r5, r3
 8006204:	f04f 0000 	mov.w	r0, #0
 8006208:	f04f 0100 	mov.w	r1, #0
 800620c:	0299      	lsls	r1, r3, #10
 800620e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006212:	0290      	lsls	r0, r2, #10
 8006214:	4602      	mov	r2, r0
 8006216:	460b      	mov	r3, r1
 8006218:	4610      	mov	r0, r2
 800621a:	4619      	mov	r1, r3
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	461a      	mov	r2, r3
 8006220:	f04f 0300 	mov.w	r3, #0
 8006224:	f7fa fbf6 	bl	8000a14 <__aeabi_uldivmod>
 8006228:	4602      	mov	r2, r0
 800622a:	460b      	mov	r3, r1
 800622c:	4613      	mov	r3, r2
 800622e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006230:	4b0b      	ldr	r3, [pc, #44]	; (8006260 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	0c1b      	lsrs	r3, r3, #16
 8006236:	f003 0303 	and.w	r3, r3, #3
 800623a:	3301      	adds	r3, #1
 800623c:	005b      	lsls	r3, r3, #1
 800623e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006240:	68fa      	ldr	r2, [r7, #12]
 8006242:	683b      	ldr	r3, [r7, #0]
 8006244:	fbb2 f3f3 	udiv	r3, r2, r3
 8006248:	60bb      	str	r3, [r7, #8]
      break;
 800624a:	e002      	b.n	8006252 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800624c:	4b05      	ldr	r3, [pc, #20]	; (8006264 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800624e:	60bb      	str	r3, [r7, #8]
      break;
 8006250:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006252:	68bb      	ldr	r3, [r7, #8]
}
 8006254:	4618      	mov	r0, r3
 8006256:	3710      	adds	r7, #16
 8006258:	46bd      	mov	sp, r7
 800625a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800625e:	bf00      	nop
 8006260:	40023800 	.word	0x40023800
 8006264:	00f42400 	.word	0x00f42400
 8006268:	007a1200 	.word	0x007a1200

0800626c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800626c:	b480      	push	{r7}
 800626e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006270:	4b03      	ldr	r3, [pc, #12]	; (8006280 <HAL_RCC_GetHCLKFreq+0x14>)
 8006272:	681b      	ldr	r3, [r3, #0]
}
 8006274:	4618      	mov	r0, r3
 8006276:	46bd      	mov	sp, r7
 8006278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627c:	4770      	bx	lr
 800627e:	bf00      	nop
 8006280:	20000020 	.word	0x20000020

08006284 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006284:	b580      	push	{r7, lr}
 8006286:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006288:	f7ff fff0 	bl	800626c <HAL_RCC_GetHCLKFreq>
 800628c:	4602      	mov	r2, r0
 800628e:	4b05      	ldr	r3, [pc, #20]	; (80062a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006290:	689b      	ldr	r3, [r3, #8]
 8006292:	0a9b      	lsrs	r3, r3, #10
 8006294:	f003 0307 	and.w	r3, r3, #7
 8006298:	4903      	ldr	r1, [pc, #12]	; (80062a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800629a:	5ccb      	ldrb	r3, [r1, r3]
 800629c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	bd80      	pop	{r7, pc}
 80062a4:	40023800 	.word	0x40023800
 80062a8:	0800c0dc 	.word	0x0800c0dc

080062ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80062b0:	f7ff ffdc 	bl	800626c <HAL_RCC_GetHCLKFreq>
 80062b4:	4602      	mov	r2, r0
 80062b6:	4b05      	ldr	r3, [pc, #20]	; (80062cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80062b8:	689b      	ldr	r3, [r3, #8]
 80062ba:	0b5b      	lsrs	r3, r3, #13
 80062bc:	f003 0307 	and.w	r3, r3, #7
 80062c0:	4903      	ldr	r1, [pc, #12]	; (80062d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80062c2:	5ccb      	ldrb	r3, [r1, r3]
 80062c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80062c8:	4618      	mov	r0, r3
 80062ca:	bd80      	pop	{r7, pc}
 80062cc:	40023800 	.word	0x40023800
 80062d0:	0800c0dc 	.word	0x0800c0dc

080062d4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b082      	sub	sp, #8
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d101      	bne.n	80062e6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80062e2:	2301      	movs	r3, #1
 80062e4:	e07b      	b.n	80063de <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d108      	bne.n	8006300 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	685b      	ldr	r3, [r3, #4]
 80062f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80062f6:	d009      	beq.n	800630c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2200      	movs	r2, #0
 80062fc:	61da      	str	r2, [r3, #28]
 80062fe:	e005      	b.n	800630c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2200      	movs	r2, #0
 8006304:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2200      	movs	r2, #0
 800630a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2200      	movs	r2, #0
 8006310:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006318:	b2db      	uxtb	r3, r3
 800631a:	2b00      	cmp	r3, #0
 800631c:	d106      	bne.n	800632c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2200      	movs	r2, #0
 8006322:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006326:	6878      	ldr	r0, [r7, #4]
 8006328:	f7fc fcf0 	bl	8002d0c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2202      	movs	r2, #2
 8006330:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	681a      	ldr	r2, [r3, #0]
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006342:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	685b      	ldr	r3, [r3, #4]
 8006348:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	689b      	ldr	r3, [r3, #8]
 8006350:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006354:	431a      	orrs	r2, r3
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	68db      	ldr	r3, [r3, #12]
 800635a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800635e:	431a      	orrs	r2, r3
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	691b      	ldr	r3, [r3, #16]
 8006364:	f003 0302 	and.w	r3, r3, #2
 8006368:	431a      	orrs	r2, r3
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	695b      	ldr	r3, [r3, #20]
 800636e:	f003 0301 	and.w	r3, r3, #1
 8006372:	431a      	orrs	r2, r3
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	699b      	ldr	r3, [r3, #24]
 8006378:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800637c:	431a      	orrs	r2, r3
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	69db      	ldr	r3, [r3, #28]
 8006382:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006386:	431a      	orrs	r2, r3
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6a1b      	ldr	r3, [r3, #32]
 800638c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006390:	ea42 0103 	orr.w	r1, r2, r3
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006398:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	430a      	orrs	r2, r1
 80063a2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	699b      	ldr	r3, [r3, #24]
 80063a8:	0c1b      	lsrs	r3, r3, #16
 80063aa:	f003 0104 	and.w	r1, r3, #4
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063b2:	f003 0210 	and.w	r2, r3, #16
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	430a      	orrs	r2, r1
 80063bc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	69da      	ldr	r2, [r3, #28]
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80063cc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2200      	movs	r2, #0
 80063d2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2201      	movs	r2, #1
 80063d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80063dc:	2300      	movs	r3, #0
}
 80063de:	4618      	mov	r0, r3
 80063e0:	3708      	adds	r7, #8
 80063e2:	46bd      	mov	sp, r7
 80063e4:	bd80      	pop	{r7, pc}

080063e6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063e6:	b580      	push	{r7, lr}
 80063e8:	b088      	sub	sp, #32
 80063ea:	af00      	add	r7, sp, #0
 80063ec:	60f8      	str	r0, [r7, #12]
 80063ee:	60b9      	str	r1, [r7, #8]
 80063f0:	603b      	str	r3, [r7, #0]
 80063f2:	4613      	mov	r3, r2
 80063f4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80063f6:	2300      	movs	r3, #0
 80063f8:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006400:	2b01      	cmp	r3, #1
 8006402:	d101      	bne.n	8006408 <HAL_SPI_Transmit+0x22>
 8006404:	2302      	movs	r3, #2
 8006406:	e126      	b.n	8006656 <HAL_SPI_Transmit+0x270>
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	2201      	movs	r2, #1
 800640c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006410:	f7fd f820 	bl	8003454 <HAL_GetTick>
 8006414:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006416:	88fb      	ldrh	r3, [r7, #6]
 8006418:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006420:	b2db      	uxtb	r3, r3
 8006422:	2b01      	cmp	r3, #1
 8006424:	d002      	beq.n	800642c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006426:	2302      	movs	r3, #2
 8006428:	77fb      	strb	r3, [r7, #31]
    goto error;
 800642a:	e10b      	b.n	8006644 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800642c:	68bb      	ldr	r3, [r7, #8]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d002      	beq.n	8006438 <HAL_SPI_Transmit+0x52>
 8006432:	88fb      	ldrh	r3, [r7, #6]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d102      	bne.n	800643e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006438:	2301      	movs	r3, #1
 800643a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800643c:	e102      	b.n	8006644 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	2203      	movs	r2, #3
 8006442:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	2200      	movs	r2, #0
 800644a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	68ba      	ldr	r2, [r7, #8]
 8006450:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	88fa      	ldrh	r2, [r7, #6]
 8006456:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	88fa      	ldrh	r2, [r7, #6]
 800645c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	2200      	movs	r2, #0
 8006462:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	2200      	movs	r2, #0
 8006468:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	2200      	movs	r2, #0
 800646e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	2200      	movs	r2, #0
 8006474:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	2200      	movs	r2, #0
 800647a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	689b      	ldr	r3, [r3, #8]
 8006480:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006484:	d10f      	bne.n	80064a6 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	681a      	ldr	r2, [r3, #0]
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006494:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	681a      	ldr	r2, [r3, #0]
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80064a4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064b0:	2b40      	cmp	r3, #64	; 0x40
 80064b2:	d007      	beq.n	80064c4 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	681a      	ldr	r2, [r3, #0]
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80064c2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	68db      	ldr	r3, [r3, #12]
 80064c8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80064cc:	d14b      	bne.n	8006566 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	685b      	ldr	r3, [r3, #4]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d002      	beq.n	80064dc <HAL_SPI_Transmit+0xf6>
 80064d6:	8afb      	ldrh	r3, [r7, #22]
 80064d8:	2b01      	cmp	r3, #1
 80064da:	d13e      	bne.n	800655a <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064e0:	881a      	ldrh	r2, [r3, #0]
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064ec:	1c9a      	adds	r2, r3, #2
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80064f6:	b29b      	uxth	r3, r3
 80064f8:	3b01      	subs	r3, #1
 80064fa:	b29a      	uxth	r2, r3
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006500:	e02b      	b.n	800655a <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	689b      	ldr	r3, [r3, #8]
 8006508:	f003 0302 	and.w	r3, r3, #2
 800650c:	2b02      	cmp	r3, #2
 800650e:	d112      	bne.n	8006536 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006514:	881a      	ldrh	r2, [r3, #0]
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006520:	1c9a      	adds	r2, r3, #2
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800652a:	b29b      	uxth	r3, r3
 800652c:	3b01      	subs	r3, #1
 800652e:	b29a      	uxth	r2, r3
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	86da      	strh	r2, [r3, #54]	; 0x36
 8006534:	e011      	b.n	800655a <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006536:	f7fc ff8d 	bl	8003454 <HAL_GetTick>
 800653a:	4602      	mov	r2, r0
 800653c:	69bb      	ldr	r3, [r7, #24]
 800653e:	1ad3      	subs	r3, r2, r3
 8006540:	683a      	ldr	r2, [r7, #0]
 8006542:	429a      	cmp	r2, r3
 8006544:	d803      	bhi.n	800654e <HAL_SPI_Transmit+0x168>
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	f1b3 3fff 	cmp.w	r3, #4294967295
 800654c:	d102      	bne.n	8006554 <HAL_SPI_Transmit+0x16e>
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d102      	bne.n	800655a <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8006554:	2303      	movs	r3, #3
 8006556:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006558:	e074      	b.n	8006644 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800655e:	b29b      	uxth	r3, r3
 8006560:	2b00      	cmp	r3, #0
 8006562:	d1ce      	bne.n	8006502 <HAL_SPI_Transmit+0x11c>
 8006564:	e04c      	b.n	8006600 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	685b      	ldr	r3, [r3, #4]
 800656a:	2b00      	cmp	r3, #0
 800656c:	d002      	beq.n	8006574 <HAL_SPI_Transmit+0x18e>
 800656e:	8afb      	ldrh	r3, [r7, #22]
 8006570:	2b01      	cmp	r3, #1
 8006572:	d140      	bne.n	80065f6 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	330c      	adds	r3, #12
 800657e:	7812      	ldrb	r2, [r2, #0]
 8006580:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006586:	1c5a      	adds	r2, r3, #1
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006590:	b29b      	uxth	r3, r3
 8006592:	3b01      	subs	r3, #1
 8006594:	b29a      	uxth	r2, r3
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800659a:	e02c      	b.n	80065f6 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	689b      	ldr	r3, [r3, #8]
 80065a2:	f003 0302 	and.w	r3, r3, #2
 80065a6:	2b02      	cmp	r3, #2
 80065a8:	d113      	bne.n	80065d2 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	330c      	adds	r3, #12
 80065b4:	7812      	ldrb	r2, [r2, #0]
 80065b6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065bc:	1c5a      	adds	r2, r3, #1
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80065c6:	b29b      	uxth	r3, r3
 80065c8:	3b01      	subs	r3, #1
 80065ca:	b29a      	uxth	r2, r3
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	86da      	strh	r2, [r3, #54]	; 0x36
 80065d0:	e011      	b.n	80065f6 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80065d2:	f7fc ff3f 	bl	8003454 <HAL_GetTick>
 80065d6:	4602      	mov	r2, r0
 80065d8:	69bb      	ldr	r3, [r7, #24]
 80065da:	1ad3      	subs	r3, r2, r3
 80065dc:	683a      	ldr	r2, [r7, #0]
 80065de:	429a      	cmp	r2, r3
 80065e0:	d803      	bhi.n	80065ea <HAL_SPI_Transmit+0x204>
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065e8:	d102      	bne.n	80065f0 <HAL_SPI_Transmit+0x20a>
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d102      	bne.n	80065f6 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80065f0:	2303      	movs	r3, #3
 80065f2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80065f4:	e026      	b.n	8006644 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80065fa:	b29b      	uxth	r3, r3
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d1cd      	bne.n	800659c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006600:	69ba      	ldr	r2, [r7, #24]
 8006602:	6839      	ldr	r1, [r7, #0]
 8006604:	68f8      	ldr	r0, [r7, #12]
 8006606:	f000 fbcb 	bl	8006da0 <SPI_EndRxTxTransaction>
 800660a:	4603      	mov	r3, r0
 800660c:	2b00      	cmp	r3, #0
 800660e:	d002      	beq.n	8006616 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	2220      	movs	r2, #32
 8006614:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	689b      	ldr	r3, [r3, #8]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d10a      	bne.n	8006634 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800661e:	2300      	movs	r3, #0
 8006620:	613b      	str	r3, [r7, #16]
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	68db      	ldr	r3, [r3, #12]
 8006628:	613b      	str	r3, [r7, #16]
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	689b      	ldr	r3, [r3, #8]
 8006630:	613b      	str	r3, [r7, #16]
 8006632:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006638:	2b00      	cmp	r3, #0
 800663a:	d002      	beq.n	8006642 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800663c:	2301      	movs	r3, #1
 800663e:	77fb      	strb	r3, [r7, #31]
 8006640:	e000      	b.n	8006644 <HAL_SPI_Transmit+0x25e>
  }

error:
 8006642:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	2201      	movs	r2, #1
 8006648:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	2200      	movs	r2, #0
 8006650:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006654:	7ffb      	ldrb	r3, [r7, #31]
}
 8006656:	4618      	mov	r0, r3
 8006658:	3720      	adds	r7, #32
 800665a:	46bd      	mov	sp, r7
 800665c:	bd80      	pop	{r7, pc}

0800665e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800665e:	b580      	push	{r7, lr}
 8006660:	b088      	sub	sp, #32
 8006662:	af02      	add	r7, sp, #8
 8006664:	60f8      	str	r0, [r7, #12]
 8006666:	60b9      	str	r1, [r7, #8]
 8006668:	603b      	str	r3, [r7, #0]
 800666a:	4613      	mov	r3, r2
 800666c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800666e:	2300      	movs	r3, #0
 8006670:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	685b      	ldr	r3, [r3, #4]
 8006676:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800667a:	d112      	bne.n	80066a2 <HAL_SPI_Receive+0x44>
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	689b      	ldr	r3, [r3, #8]
 8006680:	2b00      	cmp	r3, #0
 8006682:	d10e      	bne.n	80066a2 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	2204      	movs	r2, #4
 8006688:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800668c:	88fa      	ldrh	r2, [r7, #6]
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	9300      	str	r3, [sp, #0]
 8006692:	4613      	mov	r3, r2
 8006694:	68ba      	ldr	r2, [r7, #8]
 8006696:	68b9      	ldr	r1, [r7, #8]
 8006698:	68f8      	ldr	r0, [r7, #12]
 800669a:	f000 f8f1 	bl	8006880 <HAL_SPI_TransmitReceive>
 800669e:	4603      	mov	r3, r0
 80066a0:	e0ea      	b.n	8006878 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80066a8:	2b01      	cmp	r3, #1
 80066aa:	d101      	bne.n	80066b0 <HAL_SPI_Receive+0x52>
 80066ac:	2302      	movs	r3, #2
 80066ae:	e0e3      	b.n	8006878 <HAL_SPI_Receive+0x21a>
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	2201      	movs	r2, #1
 80066b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80066b8:	f7fc fecc 	bl	8003454 <HAL_GetTick>
 80066bc:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80066c4:	b2db      	uxtb	r3, r3
 80066c6:	2b01      	cmp	r3, #1
 80066c8:	d002      	beq.n	80066d0 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80066ca:	2302      	movs	r3, #2
 80066cc:	75fb      	strb	r3, [r7, #23]
    goto error;
 80066ce:	e0ca      	b.n	8006866 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d002      	beq.n	80066dc <HAL_SPI_Receive+0x7e>
 80066d6:	88fb      	ldrh	r3, [r7, #6]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d102      	bne.n	80066e2 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80066dc:	2301      	movs	r3, #1
 80066de:	75fb      	strb	r3, [r7, #23]
    goto error;
 80066e0:	e0c1      	b.n	8006866 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	2204      	movs	r2, #4
 80066e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	2200      	movs	r2, #0
 80066ee:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	68ba      	ldr	r2, [r7, #8]
 80066f4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	88fa      	ldrh	r2, [r7, #6]
 80066fa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	88fa      	ldrh	r2, [r7, #6]
 8006700:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	2200      	movs	r2, #0
 8006706:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	2200      	movs	r2, #0
 800670c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	2200      	movs	r2, #0
 8006712:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	2200      	movs	r2, #0
 8006718:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	2200      	movs	r2, #0
 800671e:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	689b      	ldr	r3, [r3, #8]
 8006724:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006728:	d10f      	bne.n	800674a <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	681a      	ldr	r2, [r3, #0]
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006738:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	681a      	ldr	r2, [r3, #0]
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006748:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006754:	2b40      	cmp	r3, #64	; 0x40
 8006756:	d007      	beq.n	8006768 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	681a      	ldr	r2, [r3, #0]
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006766:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	68db      	ldr	r3, [r3, #12]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d162      	bne.n	8006836 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006770:	e02e      	b.n	80067d0 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	689b      	ldr	r3, [r3, #8]
 8006778:	f003 0301 	and.w	r3, r3, #1
 800677c:	2b01      	cmp	r3, #1
 800677e:	d115      	bne.n	80067ac <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f103 020c 	add.w	r2, r3, #12
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800678c:	7812      	ldrb	r2, [r2, #0]
 800678e:	b2d2      	uxtb	r2, r2
 8006790:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006796:	1c5a      	adds	r2, r3, #1
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067a0:	b29b      	uxth	r3, r3
 80067a2:	3b01      	subs	r3, #1
 80067a4:	b29a      	uxth	r2, r3
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80067aa:	e011      	b.n	80067d0 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80067ac:	f7fc fe52 	bl	8003454 <HAL_GetTick>
 80067b0:	4602      	mov	r2, r0
 80067b2:	693b      	ldr	r3, [r7, #16]
 80067b4:	1ad3      	subs	r3, r2, r3
 80067b6:	683a      	ldr	r2, [r7, #0]
 80067b8:	429a      	cmp	r2, r3
 80067ba:	d803      	bhi.n	80067c4 <HAL_SPI_Receive+0x166>
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067c2:	d102      	bne.n	80067ca <HAL_SPI_Receive+0x16c>
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d102      	bne.n	80067d0 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80067ca:	2303      	movs	r3, #3
 80067cc:	75fb      	strb	r3, [r7, #23]
          goto error;
 80067ce:	e04a      	b.n	8006866 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067d4:	b29b      	uxth	r3, r3
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d1cb      	bne.n	8006772 <HAL_SPI_Receive+0x114>
 80067da:	e031      	b.n	8006840 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	689b      	ldr	r3, [r3, #8]
 80067e2:	f003 0301 	and.w	r3, r3, #1
 80067e6:	2b01      	cmp	r3, #1
 80067e8:	d113      	bne.n	8006812 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	68da      	ldr	r2, [r3, #12]
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067f4:	b292      	uxth	r2, r2
 80067f6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067fc:	1c9a      	adds	r2, r3, #2
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006806:	b29b      	uxth	r3, r3
 8006808:	3b01      	subs	r3, #1
 800680a:	b29a      	uxth	r2, r3
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006810:	e011      	b.n	8006836 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006812:	f7fc fe1f 	bl	8003454 <HAL_GetTick>
 8006816:	4602      	mov	r2, r0
 8006818:	693b      	ldr	r3, [r7, #16]
 800681a:	1ad3      	subs	r3, r2, r3
 800681c:	683a      	ldr	r2, [r7, #0]
 800681e:	429a      	cmp	r2, r3
 8006820:	d803      	bhi.n	800682a <HAL_SPI_Receive+0x1cc>
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006828:	d102      	bne.n	8006830 <HAL_SPI_Receive+0x1d2>
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d102      	bne.n	8006836 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8006830:	2303      	movs	r3, #3
 8006832:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006834:	e017      	b.n	8006866 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800683a:	b29b      	uxth	r3, r3
 800683c:	2b00      	cmp	r3, #0
 800683e:	d1cd      	bne.n	80067dc <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006840:	693a      	ldr	r2, [r7, #16]
 8006842:	6839      	ldr	r1, [r7, #0]
 8006844:	68f8      	ldr	r0, [r7, #12]
 8006846:	f000 fa45 	bl	8006cd4 <SPI_EndRxTransaction>
 800684a:	4603      	mov	r3, r0
 800684c:	2b00      	cmp	r3, #0
 800684e:	d002      	beq.n	8006856 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	2220      	movs	r2, #32
 8006854:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800685a:	2b00      	cmp	r3, #0
 800685c:	d002      	beq.n	8006864 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800685e:	2301      	movs	r3, #1
 8006860:	75fb      	strb	r3, [r7, #23]
 8006862:	e000      	b.n	8006866 <HAL_SPI_Receive+0x208>
  }

error :
 8006864:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	2201      	movs	r2, #1
 800686a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	2200      	movs	r2, #0
 8006872:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006876:	7dfb      	ldrb	r3, [r7, #23]
}
 8006878:	4618      	mov	r0, r3
 800687a:	3718      	adds	r7, #24
 800687c:	46bd      	mov	sp, r7
 800687e:	bd80      	pop	{r7, pc}

08006880 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b08c      	sub	sp, #48	; 0x30
 8006884:	af00      	add	r7, sp, #0
 8006886:	60f8      	str	r0, [r7, #12]
 8006888:	60b9      	str	r1, [r7, #8]
 800688a:	607a      	str	r2, [r7, #4]
 800688c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800688e:	2301      	movs	r3, #1
 8006890:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006892:	2300      	movs	r3, #0
 8006894:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800689e:	2b01      	cmp	r3, #1
 80068a0:	d101      	bne.n	80068a6 <HAL_SPI_TransmitReceive+0x26>
 80068a2:	2302      	movs	r3, #2
 80068a4:	e18a      	b.n	8006bbc <HAL_SPI_TransmitReceive+0x33c>
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	2201      	movs	r2, #1
 80068aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80068ae:	f7fc fdd1 	bl	8003454 <HAL_GetTick>
 80068b2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80068ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	685b      	ldr	r3, [r3, #4]
 80068c2:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80068c4:	887b      	ldrh	r3, [r7, #2]
 80068c6:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80068c8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80068cc:	2b01      	cmp	r3, #1
 80068ce:	d00f      	beq.n	80068f0 <HAL_SPI_TransmitReceive+0x70>
 80068d0:	69fb      	ldr	r3, [r7, #28]
 80068d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80068d6:	d107      	bne.n	80068e8 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	689b      	ldr	r3, [r3, #8]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d103      	bne.n	80068e8 <HAL_SPI_TransmitReceive+0x68>
 80068e0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80068e4:	2b04      	cmp	r3, #4
 80068e6:	d003      	beq.n	80068f0 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80068e8:	2302      	movs	r3, #2
 80068ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80068ee:	e15b      	b.n	8006ba8 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d005      	beq.n	8006902 <HAL_SPI_TransmitReceive+0x82>
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d002      	beq.n	8006902 <HAL_SPI_TransmitReceive+0x82>
 80068fc:	887b      	ldrh	r3, [r7, #2]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d103      	bne.n	800690a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006902:	2301      	movs	r3, #1
 8006904:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006908:	e14e      	b.n	8006ba8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006910:	b2db      	uxtb	r3, r3
 8006912:	2b04      	cmp	r3, #4
 8006914:	d003      	beq.n	800691e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	2205      	movs	r2, #5
 800691a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	2200      	movs	r2, #0
 8006922:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	687a      	ldr	r2, [r7, #4]
 8006928:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	887a      	ldrh	r2, [r7, #2]
 800692e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	887a      	ldrh	r2, [r7, #2]
 8006934:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	68ba      	ldr	r2, [r7, #8]
 800693a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	887a      	ldrh	r2, [r7, #2]
 8006940:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	887a      	ldrh	r2, [r7, #2]
 8006946:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	2200      	movs	r2, #0
 800694c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	2200      	movs	r2, #0
 8006952:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800695e:	2b40      	cmp	r3, #64	; 0x40
 8006960:	d007      	beq.n	8006972 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	681a      	ldr	r2, [r3, #0]
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006970:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	68db      	ldr	r3, [r3, #12]
 8006976:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800697a:	d178      	bne.n	8006a6e <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	685b      	ldr	r3, [r3, #4]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d002      	beq.n	800698a <HAL_SPI_TransmitReceive+0x10a>
 8006984:	8b7b      	ldrh	r3, [r7, #26]
 8006986:	2b01      	cmp	r3, #1
 8006988:	d166      	bne.n	8006a58 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800698e:	881a      	ldrh	r2, [r3, #0]
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800699a:	1c9a      	adds	r2, r3, #2
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80069a4:	b29b      	uxth	r3, r3
 80069a6:	3b01      	subs	r3, #1
 80069a8:	b29a      	uxth	r2, r3
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80069ae:	e053      	b.n	8006a58 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	689b      	ldr	r3, [r3, #8]
 80069b6:	f003 0302 	and.w	r3, r3, #2
 80069ba:	2b02      	cmp	r3, #2
 80069bc:	d11b      	bne.n	80069f6 <HAL_SPI_TransmitReceive+0x176>
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80069c2:	b29b      	uxth	r3, r3
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d016      	beq.n	80069f6 <HAL_SPI_TransmitReceive+0x176>
 80069c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069ca:	2b01      	cmp	r3, #1
 80069cc:	d113      	bne.n	80069f6 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069d2:	881a      	ldrh	r2, [r3, #0]
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069de:	1c9a      	adds	r2, r3, #2
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80069e8:	b29b      	uxth	r3, r3
 80069ea:	3b01      	subs	r3, #1
 80069ec:	b29a      	uxth	r2, r3
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80069f2:	2300      	movs	r3, #0
 80069f4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	689b      	ldr	r3, [r3, #8]
 80069fc:	f003 0301 	and.w	r3, r3, #1
 8006a00:	2b01      	cmp	r3, #1
 8006a02:	d119      	bne.n	8006a38 <HAL_SPI_TransmitReceive+0x1b8>
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a08:	b29b      	uxth	r3, r3
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d014      	beq.n	8006a38 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	68da      	ldr	r2, [r3, #12]
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a18:	b292      	uxth	r2, r2
 8006a1a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a20:	1c9a      	adds	r2, r3, #2
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a2a:	b29b      	uxth	r3, r3
 8006a2c:	3b01      	subs	r3, #1
 8006a2e:	b29a      	uxth	r2, r3
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006a34:	2301      	movs	r3, #1
 8006a36:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006a38:	f7fc fd0c 	bl	8003454 <HAL_GetTick>
 8006a3c:	4602      	mov	r2, r0
 8006a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a40:	1ad3      	subs	r3, r2, r3
 8006a42:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006a44:	429a      	cmp	r2, r3
 8006a46:	d807      	bhi.n	8006a58 <HAL_SPI_TransmitReceive+0x1d8>
 8006a48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a4e:	d003      	beq.n	8006a58 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8006a50:	2303      	movs	r3, #3
 8006a52:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006a56:	e0a7      	b.n	8006ba8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a5c:	b29b      	uxth	r3, r3
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d1a6      	bne.n	80069b0 <HAL_SPI_TransmitReceive+0x130>
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a66:	b29b      	uxth	r3, r3
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d1a1      	bne.n	80069b0 <HAL_SPI_TransmitReceive+0x130>
 8006a6c:	e07c      	b.n	8006b68 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	685b      	ldr	r3, [r3, #4]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d002      	beq.n	8006a7c <HAL_SPI_TransmitReceive+0x1fc>
 8006a76:	8b7b      	ldrh	r3, [r7, #26]
 8006a78:	2b01      	cmp	r3, #1
 8006a7a:	d16b      	bne.n	8006b54 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	330c      	adds	r3, #12
 8006a86:	7812      	ldrb	r2, [r2, #0]
 8006a88:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a8e:	1c5a      	adds	r2, r3, #1
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a98:	b29b      	uxth	r3, r3
 8006a9a:	3b01      	subs	r3, #1
 8006a9c:	b29a      	uxth	r2, r3
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006aa2:	e057      	b.n	8006b54 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	689b      	ldr	r3, [r3, #8]
 8006aaa:	f003 0302 	and.w	r3, r3, #2
 8006aae:	2b02      	cmp	r3, #2
 8006ab0:	d11c      	bne.n	8006aec <HAL_SPI_TransmitReceive+0x26c>
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006ab6:	b29b      	uxth	r3, r3
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d017      	beq.n	8006aec <HAL_SPI_TransmitReceive+0x26c>
 8006abc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006abe:	2b01      	cmp	r3, #1
 8006ac0:	d114      	bne.n	8006aec <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	330c      	adds	r3, #12
 8006acc:	7812      	ldrb	r2, [r2, #0]
 8006ace:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ad4:	1c5a      	adds	r2, r3, #1
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006ade:	b29b      	uxth	r3, r3
 8006ae0:	3b01      	subs	r3, #1
 8006ae2:	b29a      	uxth	r2, r3
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006ae8:	2300      	movs	r3, #0
 8006aea:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	689b      	ldr	r3, [r3, #8]
 8006af2:	f003 0301 	and.w	r3, r3, #1
 8006af6:	2b01      	cmp	r3, #1
 8006af8:	d119      	bne.n	8006b2e <HAL_SPI_TransmitReceive+0x2ae>
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006afe:	b29b      	uxth	r3, r3
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d014      	beq.n	8006b2e <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	68da      	ldr	r2, [r3, #12]
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b0e:	b2d2      	uxtb	r2, r2
 8006b10:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b16:	1c5a      	adds	r2, r3, #1
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b20:	b29b      	uxth	r3, r3
 8006b22:	3b01      	subs	r3, #1
 8006b24:	b29a      	uxth	r2, r3
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006b2a:	2301      	movs	r3, #1
 8006b2c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006b2e:	f7fc fc91 	bl	8003454 <HAL_GetTick>
 8006b32:	4602      	mov	r2, r0
 8006b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b36:	1ad3      	subs	r3, r2, r3
 8006b38:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006b3a:	429a      	cmp	r2, r3
 8006b3c:	d803      	bhi.n	8006b46 <HAL_SPI_TransmitReceive+0x2c6>
 8006b3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b44:	d102      	bne.n	8006b4c <HAL_SPI_TransmitReceive+0x2cc>
 8006b46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d103      	bne.n	8006b54 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006b4c:	2303      	movs	r3, #3
 8006b4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006b52:	e029      	b.n	8006ba8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b58:	b29b      	uxth	r3, r3
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d1a2      	bne.n	8006aa4 <HAL_SPI_TransmitReceive+0x224>
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b62:	b29b      	uxth	r3, r3
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d19d      	bne.n	8006aa4 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006b68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b6a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006b6c:	68f8      	ldr	r0, [r7, #12]
 8006b6e:	f000 f917 	bl	8006da0 <SPI_EndRxTxTransaction>
 8006b72:	4603      	mov	r3, r0
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d006      	beq.n	8006b86 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006b78:	2301      	movs	r3, #1
 8006b7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	2220      	movs	r2, #32
 8006b82:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006b84:	e010      	b.n	8006ba8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	689b      	ldr	r3, [r3, #8]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d10b      	bne.n	8006ba6 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006b8e:	2300      	movs	r3, #0
 8006b90:	617b      	str	r3, [r7, #20]
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	68db      	ldr	r3, [r3, #12]
 8006b98:	617b      	str	r3, [r7, #20]
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	689b      	ldr	r3, [r3, #8]
 8006ba0:	617b      	str	r3, [r7, #20]
 8006ba2:	697b      	ldr	r3, [r7, #20]
 8006ba4:	e000      	b.n	8006ba8 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006ba6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	2201      	movs	r2, #1
 8006bac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006bb8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	3730      	adds	r7, #48	; 0x30
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	bd80      	pop	{r7, pc}

08006bc4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b088      	sub	sp, #32
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	60f8      	str	r0, [r7, #12]
 8006bcc:	60b9      	str	r1, [r7, #8]
 8006bce:	603b      	str	r3, [r7, #0]
 8006bd0:	4613      	mov	r3, r2
 8006bd2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006bd4:	f7fc fc3e 	bl	8003454 <HAL_GetTick>
 8006bd8:	4602      	mov	r2, r0
 8006bda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bdc:	1a9b      	subs	r3, r3, r2
 8006bde:	683a      	ldr	r2, [r7, #0]
 8006be0:	4413      	add	r3, r2
 8006be2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006be4:	f7fc fc36 	bl	8003454 <HAL_GetTick>
 8006be8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006bea:	4b39      	ldr	r3, [pc, #228]	; (8006cd0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	015b      	lsls	r3, r3, #5
 8006bf0:	0d1b      	lsrs	r3, r3, #20
 8006bf2:	69fa      	ldr	r2, [r7, #28]
 8006bf4:	fb02 f303 	mul.w	r3, r2, r3
 8006bf8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006bfa:	e054      	b.n	8006ca6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c02:	d050      	beq.n	8006ca6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006c04:	f7fc fc26 	bl	8003454 <HAL_GetTick>
 8006c08:	4602      	mov	r2, r0
 8006c0a:	69bb      	ldr	r3, [r7, #24]
 8006c0c:	1ad3      	subs	r3, r2, r3
 8006c0e:	69fa      	ldr	r2, [r7, #28]
 8006c10:	429a      	cmp	r2, r3
 8006c12:	d902      	bls.n	8006c1a <SPI_WaitFlagStateUntilTimeout+0x56>
 8006c14:	69fb      	ldr	r3, [r7, #28]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d13d      	bne.n	8006c96 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	685a      	ldr	r2, [r3, #4]
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006c28:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	685b      	ldr	r3, [r3, #4]
 8006c2e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006c32:	d111      	bne.n	8006c58 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	689b      	ldr	r3, [r3, #8]
 8006c38:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c3c:	d004      	beq.n	8006c48 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	689b      	ldr	r3, [r3, #8]
 8006c42:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c46:	d107      	bne.n	8006c58 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	681a      	ldr	r2, [r3, #0]
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c56:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c5c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c60:	d10f      	bne.n	8006c82 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	681a      	ldr	r2, [r3, #0]
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006c70:	601a      	str	r2, [r3, #0]
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	681a      	ldr	r2, [r3, #0]
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006c80:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	2201      	movs	r2, #1
 8006c86:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006c92:	2303      	movs	r3, #3
 8006c94:	e017      	b.n	8006cc6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006c96:	697b      	ldr	r3, [r7, #20]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d101      	bne.n	8006ca0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006ca0:	697b      	ldr	r3, [r7, #20]
 8006ca2:	3b01      	subs	r3, #1
 8006ca4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	689a      	ldr	r2, [r3, #8]
 8006cac:	68bb      	ldr	r3, [r7, #8]
 8006cae:	4013      	ands	r3, r2
 8006cb0:	68ba      	ldr	r2, [r7, #8]
 8006cb2:	429a      	cmp	r2, r3
 8006cb4:	bf0c      	ite	eq
 8006cb6:	2301      	moveq	r3, #1
 8006cb8:	2300      	movne	r3, #0
 8006cba:	b2db      	uxtb	r3, r3
 8006cbc:	461a      	mov	r2, r3
 8006cbe:	79fb      	ldrb	r3, [r7, #7]
 8006cc0:	429a      	cmp	r2, r3
 8006cc2:	d19b      	bne.n	8006bfc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006cc4:	2300      	movs	r3, #0
}
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	3720      	adds	r7, #32
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	bd80      	pop	{r7, pc}
 8006cce:	bf00      	nop
 8006cd0:	20000020 	.word	0x20000020

08006cd4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b086      	sub	sp, #24
 8006cd8:	af02      	add	r7, sp, #8
 8006cda:	60f8      	str	r0, [r7, #12]
 8006cdc:	60b9      	str	r1, [r7, #8]
 8006cde:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	685b      	ldr	r3, [r3, #4]
 8006ce4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006ce8:	d111      	bne.n	8006d0e <SPI_EndRxTransaction+0x3a>
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	689b      	ldr	r3, [r3, #8]
 8006cee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006cf2:	d004      	beq.n	8006cfe <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	689b      	ldr	r3, [r3, #8]
 8006cf8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006cfc:	d107      	bne.n	8006d0e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	681a      	ldr	r2, [r3, #0]
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006d0c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	685b      	ldr	r3, [r3, #4]
 8006d12:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006d16:	d12a      	bne.n	8006d6e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	689b      	ldr	r3, [r3, #8]
 8006d1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d20:	d012      	beq.n	8006d48 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	9300      	str	r3, [sp, #0]
 8006d26:	68bb      	ldr	r3, [r7, #8]
 8006d28:	2200      	movs	r2, #0
 8006d2a:	2180      	movs	r1, #128	; 0x80
 8006d2c:	68f8      	ldr	r0, [r7, #12]
 8006d2e:	f7ff ff49 	bl	8006bc4 <SPI_WaitFlagStateUntilTimeout>
 8006d32:	4603      	mov	r3, r0
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d02d      	beq.n	8006d94 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d3c:	f043 0220 	orr.w	r2, r3, #32
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006d44:	2303      	movs	r3, #3
 8006d46:	e026      	b.n	8006d96 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	9300      	str	r3, [sp, #0]
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	2200      	movs	r2, #0
 8006d50:	2101      	movs	r1, #1
 8006d52:	68f8      	ldr	r0, [r7, #12]
 8006d54:	f7ff ff36 	bl	8006bc4 <SPI_WaitFlagStateUntilTimeout>
 8006d58:	4603      	mov	r3, r0
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d01a      	beq.n	8006d94 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d62:	f043 0220 	orr.w	r2, r3, #32
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006d6a:	2303      	movs	r3, #3
 8006d6c:	e013      	b.n	8006d96 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	9300      	str	r3, [sp, #0]
 8006d72:	68bb      	ldr	r3, [r7, #8]
 8006d74:	2200      	movs	r2, #0
 8006d76:	2101      	movs	r1, #1
 8006d78:	68f8      	ldr	r0, [r7, #12]
 8006d7a:	f7ff ff23 	bl	8006bc4 <SPI_WaitFlagStateUntilTimeout>
 8006d7e:	4603      	mov	r3, r0
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d007      	beq.n	8006d94 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d88:	f043 0220 	orr.w	r2, r3, #32
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006d90:	2303      	movs	r3, #3
 8006d92:	e000      	b.n	8006d96 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006d94:	2300      	movs	r3, #0
}
 8006d96:	4618      	mov	r0, r3
 8006d98:	3710      	adds	r7, #16
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	bd80      	pop	{r7, pc}
	...

08006da0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b088      	sub	sp, #32
 8006da4:	af02      	add	r7, sp, #8
 8006da6:	60f8      	str	r0, [r7, #12]
 8006da8:	60b9      	str	r1, [r7, #8]
 8006daa:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006dac:	4b1b      	ldr	r3, [pc, #108]	; (8006e1c <SPI_EndRxTxTransaction+0x7c>)
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	4a1b      	ldr	r2, [pc, #108]	; (8006e20 <SPI_EndRxTxTransaction+0x80>)
 8006db2:	fba2 2303 	umull	r2, r3, r2, r3
 8006db6:	0d5b      	lsrs	r3, r3, #21
 8006db8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006dbc:	fb02 f303 	mul.w	r3, r2, r3
 8006dc0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	685b      	ldr	r3, [r3, #4]
 8006dc6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006dca:	d112      	bne.n	8006df2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	9300      	str	r3, [sp, #0]
 8006dd0:	68bb      	ldr	r3, [r7, #8]
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	2180      	movs	r1, #128	; 0x80
 8006dd6:	68f8      	ldr	r0, [r7, #12]
 8006dd8:	f7ff fef4 	bl	8006bc4 <SPI_WaitFlagStateUntilTimeout>
 8006ddc:	4603      	mov	r3, r0
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d016      	beq.n	8006e10 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006de6:	f043 0220 	orr.w	r2, r3, #32
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006dee:	2303      	movs	r3, #3
 8006df0:	e00f      	b.n	8006e12 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006df2:	697b      	ldr	r3, [r7, #20]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d00a      	beq.n	8006e0e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006df8:	697b      	ldr	r3, [r7, #20]
 8006dfa:	3b01      	subs	r3, #1
 8006dfc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	689b      	ldr	r3, [r3, #8]
 8006e04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e08:	2b80      	cmp	r3, #128	; 0x80
 8006e0a:	d0f2      	beq.n	8006df2 <SPI_EndRxTxTransaction+0x52>
 8006e0c:	e000      	b.n	8006e10 <SPI_EndRxTxTransaction+0x70>
        break;
 8006e0e:	bf00      	nop
  }

  return HAL_OK;
 8006e10:	2300      	movs	r3, #0
}
 8006e12:	4618      	mov	r0, r3
 8006e14:	3718      	adds	r7, #24
 8006e16:	46bd      	mov	sp, r7
 8006e18:	bd80      	pop	{r7, pc}
 8006e1a:	bf00      	nop
 8006e1c:	20000020 	.word	0x20000020
 8006e20:	165e9f81 	.word	0x165e9f81

08006e24 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b084      	sub	sp, #16
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	60f8      	str	r0, [r7, #12]
 8006e2c:	60b9      	str	r1, [r7, #8]
 8006e2e:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d101      	bne.n	8006e3a <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8006e36:	2301      	movs	r3, #1
 8006e38:	e034      	b.n	8006ea4 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8006e40:	b2db      	uxtb	r3, r3
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d106      	bne.n	8006e54 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	2200      	movs	r2, #0
 8006e4a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8006e4e:	68f8      	ldr	r0, [r7, #12]
 8006e50:	f7fa fab8 	bl	80013c4 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681a      	ldr	r2, [r3, #0]
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	3308      	adds	r3, #8
 8006e5c:	4619      	mov	r1, r3
 8006e5e:	4610      	mov	r0, r2
 8006e60:	f002 f828 	bl	8008eb4 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	6818      	ldr	r0, [r3, #0]
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	689b      	ldr	r3, [r3, #8]
 8006e6c:	461a      	mov	r2, r3
 8006e6e:	68b9      	ldr	r1, [r7, #8]
 8006e70:	f002 f872 	bl	8008f58 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	6858      	ldr	r0, [r3, #4]
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	689a      	ldr	r2, [r3, #8]
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e80:	6879      	ldr	r1, [r7, #4]
 8006e82:	f002 f8a7 	bl	8008fd4 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	68fa      	ldr	r2, [r7, #12]
 8006e8c:	6892      	ldr	r2, [r2, #8]
 8006e8e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	68fa      	ldr	r2, [r7, #12]
 8006e98:	6892      	ldr	r2, [r2, #8]
 8006e9a:	f041 0101 	orr.w	r1, r1, #1
 8006e9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8006ea2:	2300      	movs	r3, #0
}
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	3710      	adds	r7, #16
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	bd80      	pop	{r7, pc}

08006eac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	b082      	sub	sp, #8
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d101      	bne.n	8006ebe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006eba:	2301      	movs	r3, #1
 8006ebc:	e041      	b.n	8006f42 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ec4:	b2db      	uxtb	r3, r3
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d106      	bne.n	8006ed8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006ed2:	6878      	ldr	r0, [r7, #4]
 8006ed4:	f7fc f87e 	bl	8002fd4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2202      	movs	r2, #2
 8006edc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681a      	ldr	r2, [r3, #0]
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	3304      	adds	r3, #4
 8006ee8:	4619      	mov	r1, r3
 8006eea:	4610      	mov	r0, r2
 8006eec:	f000 fc7a 	bl	80077e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2201      	movs	r2, #1
 8006ef4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2201      	movs	r2, #1
 8006efc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2201      	movs	r2, #1
 8006f04:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2201      	movs	r2, #1
 8006f0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2201      	movs	r2, #1
 8006f14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2201      	movs	r2, #1
 8006f1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2201      	movs	r2, #1
 8006f24:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2201      	movs	r2, #1
 8006f2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2201      	movs	r2, #1
 8006f34:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2201      	movs	r2, #1
 8006f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006f40:	2300      	movs	r3, #0
}
 8006f42:	4618      	mov	r0, r3
 8006f44:	3708      	adds	r7, #8
 8006f46:	46bd      	mov	sp, r7
 8006f48:	bd80      	pop	{r7, pc}
	...

08006f4c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006f4c:	b480      	push	{r7}
 8006f4e:	b085      	sub	sp, #20
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f5a:	b2db      	uxtb	r3, r3
 8006f5c:	2b01      	cmp	r3, #1
 8006f5e:	d001      	beq.n	8006f64 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006f60:	2301      	movs	r3, #1
 8006f62:	e04e      	b.n	8007002 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2202      	movs	r2, #2
 8006f68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	68da      	ldr	r2, [r3, #12]
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f042 0201 	orr.w	r2, r2, #1
 8006f7a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	4a23      	ldr	r2, [pc, #140]	; (8007010 <HAL_TIM_Base_Start_IT+0xc4>)
 8006f82:	4293      	cmp	r3, r2
 8006f84:	d022      	beq.n	8006fcc <HAL_TIM_Base_Start_IT+0x80>
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f8e:	d01d      	beq.n	8006fcc <HAL_TIM_Base_Start_IT+0x80>
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	4a1f      	ldr	r2, [pc, #124]	; (8007014 <HAL_TIM_Base_Start_IT+0xc8>)
 8006f96:	4293      	cmp	r3, r2
 8006f98:	d018      	beq.n	8006fcc <HAL_TIM_Base_Start_IT+0x80>
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	4a1e      	ldr	r2, [pc, #120]	; (8007018 <HAL_TIM_Base_Start_IT+0xcc>)
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d013      	beq.n	8006fcc <HAL_TIM_Base_Start_IT+0x80>
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	4a1c      	ldr	r2, [pc, #112]	; (800701c <HAL_TIM_Base_Start_IT+0xd0>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d00e      	beq.n	8006fcc <HAL_TIM_Base_Start_IT+0x80>
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	4a1b      	ldr	r2, [pc, #108]	; (8007020 <HAL_TIM_Base_Start_IT+0xd4>)
 8006fb4:	4293      	cmp	r3, r2
 8006fb6:	d009      	beq.n	8006fcc <HAL_TIM_Base_Start_IT+0x80>
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	4a19      	ldr	r2, [pc, #100]	; (8007024 <HAL_TIM_Base_Start_IT+0xd8>)
 8006fbe:	4293      	cmp	r3, r2
 8006fc0:	d004      	beq.n	8006fcc <HAL_TIM_Base_Start_IT+0x80>
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	4a18      	ldr	r2, [pc, #96]	; (8007028 <HAL_TIM_Base_Start_IT+0xdc>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d111      	bne.n	8006ff0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	689b      	ldr	r3, [r3, #8]
 8006fd2:	f003 0307 	and.w	r3, r3, #7
 8006fd6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	2b06      	cmp	r3, #6
 8006fdc:	d010      	beq.n	8007000 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	681a      	ldr	r2, [r3, #0]
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f042 0201 	orr.w	r2, r2, #1
 8006fec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fee:	e007      	b.n	8007000 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	681a      	ldr	r2, [r3, #0]
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f042 0201 	orr.w	r2, r2, #1
 8006ffe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007000:	2300      	movs	r3, #0
}
 8007002:	4618      	mov	r0, r3
 8007004:	3714      	adds	r7, #20
 8007006:	46bd      	mov	sp, r7
 8007008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700c:	4770      	bx	lr
 800700e:	bf00      	nop
 8007010:	40010000 	.word	0x40010000
 8007014:	40000400 	.word	0x40000400
 8007018:	40000800 	.word	0x40000800
 800701c:	40000c00 	.word	0x40000c00
 8007020:	40010400 	.word	0x40010400
 8007024:	40014000 	.word	0x40014000
 8007028:	40001800 	.word	0x40001800

0800702c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800702c:	b580      	push	{r7, lr}
 800702e:	b082      	sub	sp, #8
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d101      	bne.n	800703e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800703a:	2301      	movs	r3, #1
 800703c:	e041      	b.n	80070c2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007044:	b2db      	uxtb	r3, r3
 8007046:	2b00      	cmp	r3, #0
 8007048:	d106      	bne.n	8007058 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	2200      	movs	r2, #0
 800704e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007052:	6878      	ldr	r0, [r7, #4]
 8007054:	f000 f839 	bl	80070ca <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2202      	movs	r2, #2
 800705c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681a      	ldr	r2, [r3, #0]
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	3304      	adds	r3, #4
 8007068:	4619      	mov	r1, r3
 800706a:	4610      	mov	r0, r2
 800706c:	f000 fbba 	bl	80077e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2201      	movs	r2, #1
 8007074:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2201      	movs	r2, #1
 800707c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2201      	movs	r2, #1
 8007084:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2201      	movs	r2, #1
 800708c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2201      	movs	r2, #1
 8007094:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2201      	movs	r2, #1
 800709c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2201      	movs	r2, #1
 80070a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2201      	movs	r2, #1
 80070ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2201      	movs	r2, #1
 80070b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2201      	movs	r2, #1
 80070bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80070c0:	2300      	movs	r3, #0
}
 80070c2:	4618      	mov	r0, r3
 80070c4:	3708      	adds	r7, #8
 80070c6:	46bd      	mov	sp, r7
 80070c8:	bd80      	pop	{r7, pc}

080070ca <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80070ca:	b480      	push	{r7}
 80070cc:	b083      	sub	sp, #12
 80070ce:	af00      	add	r7, sp, #0
 80070d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80070d2:	bf00      	nop
 80070d4:	370c      	adds	r7, #12
 80070d6:	46bd      	mov	sp, r7
 80070d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070dc:	4770      	bx	lr
	...

080070e0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80070e0:	b580      	push	{r7, lr}
 80070e2:	b084      	sub	sp, #16
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	6078      	str	r0, [r7, #4]
 80070e8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80070ea:	683b      	ldr	r3, [r7, #0]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d109      	bne.n	8007104 <HAL_TIM_PWM_Start+0x24>
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80070f6:	b2db      	uxtb	r3, r3
 80070f8:	2b01      	cmp	r3, #1
 80070fa:	bf14      	ite	ne
 80070fc:	2301      	movne	r3, #1
 80070fe:	2300      	moveq	r3, #0
 8007100:	b2db      	uxtb	r3, r3
 8007102:	e022      	b.n	800714a <HAL_TIM_PWM_Start+0x6a>
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	2b04      	cmp	r3, #4
 8007108:	d109      	bne.n	800711e <HAL_TIM_PWM_Start+0x3e>
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007110:	b2db      	uxtb	r3, r3
 8007112:	2b01      	cmp	r3, #1
 8007114:	bf14      	ite	ne
 8007116:	2301      	movne	r3, #1
 8007118:	2300      	moveq	r3, #0
 800711a:	b2db      	uxtb	r3, r3
 800711c:	e015      	b.n	800714a <HAL_TIM_PWM_Start+0x6a>
 800711e:	683b      	ldr	r3, [r7, #0]
 8007120:	2b08      	cmp	r3, #8
 8007122:	d109      	bne.n	8007138 <HAL_TIM_PWM_Start+0x58>
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800712a:	b2db      	uxtb	r3, r3
 800712c:	2b01      	cmp	r3, #1
 800712e:	bf14      	ite	ne
 8007130:	2301      	movne	r3, #1
 8007132:	2300      	moveq	r3, #0
 8007134:	b2db      	uxtb	r3, r3
 8007136:	e008      	b.n	800714a <HAL_TIM_PWM_Start+0x6a>
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800713e:	b2db      	uxtb	r3, r3
 8007140:	2b01      	cmp	r3, #1
 8007142:	bf14      	ite	ne
 8007144:	2301      	movne	r3, #1
 8007146:	2300      	moveq	r3, #0
 8007148:	b2db      	uxtb	r3, r3
 800714a:	2b00      	cmp	r3, #0
 800714c:	d001      	beq.n	8007152 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800714e:	2301      	movs	r3, #1
 8007150:	e07c      	b.n	800724c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d104      	bne.n	8007162 <HAL_TIM_PWM_Start+0x82>
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2202      	movs	r2, #2
 800715c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007160:	e013      	b.n	800718a <HAL_TIM_PWM_Start+0xaa>
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	2b04      	cmp	r3, #4
 8007166:	d104      	bne.n	8007172 <HAL_TIM_PWM_Start+0x92>
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2202      	movs	r2, #2
 800716c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007170:	e00b      	b.n	800718a <HAL_TIM_PWM_Start+0xaa>
 8007172:	683b      	ldr	r3, [r7, #0]
 8007174:	2b08      	cmp	r3, #8
 8007176:	d104      	bne.n	8007182 <HAL_TIM_PWM_Start+0xa2>
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2202      	movs	r2, #2
 800717c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007180:	e003      	b.n	800718a <HAL_TIM_PWM_Start+0xaa>
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2202      	movs	r2, #2
 8007186:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	2201      	movs	r2, #1
 8007190:	6839      	ldr	r1, [r7, #0]
 8007192:	4618      	mov	r0, r3
 8007194:	f000 fe10 	bl	8007db8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	4a2d      	ldr	r2, [pc, #180]	; (8007254 <HAL_TIM_PWM_Start+0x174>)
 800719e:	4293      	cmp	r3, r2
 80071a0:	d004      	beq.n	80071ac <HAL_TIM_PWM_Start+0xcc>
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	4a2c      	ldr	r2, [pc, #176]	; (8007258 <HAL_TIM_PWM_Start+0x178>)
 80071a8:	4293      	cmp	r3, r2
 80071aa:	d101      	bne.n	80071b0 <HAL_TIM_PWM_Start+0xd0>
 80071ac:	2301      	movs	r3, #1
 80071ae:	e000      	b.n	80071b2 <HAL_TIM_PWM_Start+0xd2>
 80071b0:	2300      	movs	r3, #0
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d007      	beq.n	80071c6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80071c4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	4a22      	ldr	r2, [pc, #136]	; (8007254 <HAL_TIM_PWM_Start+0x174>)
 80071cc:	4293      	cmp	r3, r2
 80071ce:	d022      	beq.n	8007216 <HAL_TIM_PWM_Start+0x136>
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071d8:	d01d      	beq.n	8007216 <HAL_TIM_PWM_Start+0x136>
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	4a1f      	ldr	r2, [pc, #124]	; (800725c <HAL_TIM_PWM_Start+0x17c>)
 80071e0:	4293      	cmp	r3, r2
 80071e2:	d018      	beq.n	8007216 <HAL_TIM_PWM_Start+0x136>
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	4a1d      	ldr	r2, [pc, #116]	; (8007260 <HAL_TIM_PWM_Start+0x180>)
 80071ea:	4293      	cmp	r3, r2
 80071ec:	d013      	beq.n	8007216 <HAL_TIM_PWM_Start+0x136>
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	4a1c      	ldr	r2, [pc, #112]	; (8007264 <HAL_TIM_PWM_Start+0x184>)
 80071f4:	4293      	cmp	r3, r2
 80071f6:	d00e      	beq.n	8007216 <HAL_TIM_PWM_Start+0x136>
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	4a16      	ldr	r2, [pc, #88]	; (8007258 <HAL_TIM_PWM_Start+0x178>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d009      	beq.n	8007216 <HAL_TIM_PWM_Start+0x136>
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	4a18      	ldr	r2, [pc, #96]	; (8007268 <HAL_TIM_PWM_Start+0x188>)
 8007208:	4293      	cmp	r3, r2
 800720a:	d004      	beq.n	8007216 <HAL_TIM_PWM_Start+0x136>
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	4a16      	ldr	r2, [pc, #88]	; (800726c <HAL_TIM_PWM_Start+0x18c>)
 8007212:	4293      	cmp	r3, r2
 8007214:	d111      	bne.n	800723a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	689b      	ldr	r3, [r3, #8]
 800721c:	f003 0307 	and.w	r3, r3, #7
 8007220:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	2b06      	cmp	r3, #6
 8007226:	d010      	beq.n	800724a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	681a      	ldr	r2, [r3, #0]
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f042 0201 	orr.w	r2, r2, #1
 8007236:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007238:	e007      	b.n	800724a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	681a      	ldr	r2, [r3, #0]
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f042 0201 	orr.w	r2, r2, #1
 8007248:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800724a:	2300      	movs	r3, #0
}
 800724c:	4618      	mov	r0, r3
 800724e:	3710      	adds	r7, #16
 8007250:	46bd      	mov	sp, r7
 8007252:	bd80      	pop	{r7, pc}
 8007254:	40010000 	.word	0x40010000
 8007258:	40010400 	.word	0x40010400
 800725c:	40000400 	.word	0x40000400
 8007260:	40000800 	.word	0x40000800
 8007264:	40000c00 	.word	0x40000c00
 8007268:	40014000 	.word	0x40014000
 800726c:	40001800 	.word	0x40001800

08007270 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007270:	b580      	push	{r7, lr}
 8007272:	b082      	sub	sp, #8
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	691b      	ldr	r3, [r3, #16]
 800727e:	f003 0302 	and.w	r3, r3, #2
 8007282:	2b02      	cmp	r3, #2
 8007284:	d122      	bne.n	80072cc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	68db      	ldr	r3, [r3, #12]
 800728c:	f003 0302 	and.w	r3, r3, #2
 8007290:	2b02      	cmp	r3, #2
 8007292:	d11b      	bne.n	80072cc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f06f 0202 	mvn.w	r2, #2
 800729c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2201      	movs	r2, #1
 80072a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	699b      	ldr	r3, [r3, #24]
 80072aa:	f003 0303 	and.w	r3, r3, #3
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d003      	beq.n	80072ba <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80072b2:	6878      	ldr	r0, [r7, #4]
 80072b4:	f000 fa77 	bl	80077a6 <HAL_TIM_IC_CaptureCallback>
 80072b8:	e005      	b.n	80072c6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80072ba:	6878      	ldr	r0, [r7, #4]
 80072bc:	f000 fa69 	bl	8007792 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072c0:	6878      	ldr	r0, [r7, #4]
 80072c2:	f000 fa7a 	bl	80077ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2200      	movs	r2, #0
 80072ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	691b      	ldr	r3, [r3, #16]
 80072d2:	f003 0304 	and.w	r3, r3, #4
 80072d6:	2b04      	cmp	r3, #4
 80072d8:	d122      	bne.n	8007320 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	68db      	ldr	r3, [r3, #12]
 80072e0:	f003 0304 	and.w	r3, r3, #4
 80072e4:	2b04      	cmp	r3, #4
 80072e6:	d11b      	bne.n	8007320 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f06f 0204 	mvn.w	r2, #4
 80072f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2202      	movs	r2, #2
 80072f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	699b      	ldr	r3, [r3, #24]
 80072fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007302:	2b00      	cmp	r3, #0
 8007304:	d003      	beq.n	800730e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	f000 fa4d 	bl	80077a6 <HAL_TIM_IC_CaptureCallback>
 800730c:	e005      	b.n	800731a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800730e:	6878      	ldr	r0, [r7, #4]
 8007310:	f000 fa3f 	bl	8007792 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007314:	6878      	ldr	r0, [r7, #4]
 8007316:	f000 fa50 	bl	80077ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2200      	movs	r2, #0
 800731e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	691b      	ldr	r3, [r3, #16]
 8007326:	f003 0308 	and.w	r3, r3, #8
 800732a:	2b08      	cmp	r3, #8
 800732c:	d122      	bne.n	8007374 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	68db      	ldr	r3, [r3, #12]
 8007334:	f003 0308 	and.w	r3, r3, #8
 8007338:	2b08      	cmp	r3, #8
 800733a:	d11b      	bne.n	8007374 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	f06f 0208 	mvn.w	r2, #8
 8007344:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	2204      	movs	r2, #4
 800734a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	69db      	ldr	r3, [r3, #28]
 8007352:	f003 0303 	and.w	r3, r3, #3
 8007356:	2b00      	cmp	r3, #0
 8007358:	d003      	beq.n	8007362 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800735a:	6878      	ldr	r0, [r7, #4]
 800735c:	f000 fa23 	bl	80077a6 <HAL_TIM_IC_CaptureCallback>
 8007360:	e005      	b.n	800736e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	f000 fa15 	bl	8007792 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007368:	6878      	ldr	r0, [r7, #4]
 800736a:	f000 fa26 	bl	80077ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	2200      	movs	r2, #0
 8007372:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	691b      	ldr	r3, [r3, #16]
 800737a:	f003 0310 	and.w	r3, r3, #16
 800737e:	2b10      	cmp	r3, #16
 8007380:	d122      	bne.n	80073c8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	68db      	ldr	r3, [r3, #12]
 8007388:	f003 0310 	and.w	r3, r3, #16
 800738c:	2b10      	cmp	r3, #16
 800738e:	d11b      	bne.n	80073c8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f06f 0210 	mvn.w	r2, #16
 8007398:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2208      	movs	r2, #8
 800739e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	69db      	ldr	r3, [r3, #28]
 80073a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d003      	beq.n	80073b6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80073ae:	6878      	ldr	r0, [r7, #4]
 80073b0:	f000 f9f9 	bl	80077a6 <HAL_TIM_IC_CaptureCallback>
 80073b4:	e005      	b.n	80073c2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80073b6:	6878      	ldr	r0, [r7, #4]
 80073b8:	f000 f9eb 	bl	8007792 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073bc:	6878      	ldr	r0, [r7, #4]
 80073be:	f000 f9fc 	bl	80077ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	2200      	movs	r2, #0
 80073c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	691b      	ldr	r3, [r3, #16]
 80073ce:	f003 0301 	and.w	r3, r3, #1
 80073d2:	2b01      	cmp	r3, #1
 80073d4:	d10e      	bne.n	80073f4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	68db      	ldr	r3, [r3, #12]
 80073dc:	f003 0301 	and.w	r3, r3, #1
 80073e0:	2b01      	cmp	r3, #1
 80073e2:	d107      	bne.n	80073f4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	f06f 0201 	mvn.w	r2, #1
 80073ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80073ee:	6878      	ldr	r0, [r7, #4]
 80073f0:	f7fb facc 	bl	800298c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	691b      	ldr	r3, [r3, #16]
 80073fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073fe:	2b80      	cmp	r3, #128	; 0x80
 8007400:	d10e      	bne.n	8007420 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	68db      	ldr	r3, [r3, #12]
 8007408:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800740c:	2b80      	cmp	r3, #128	; 0x80
 800740e:	d107      	bne.n	8007420 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007418:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800741a:	6878      	ldr	r0, [r7, #4]
 800741c:	f000 fd78 	bl	8007f10 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	691b      	ldr	r3, [r3, #16]
 8007426:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800742a:	2b40      	cmp	r3, #64	; 0x40
 800742c:	d10e      	bne.n	800744c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	68db      	ldr	r3, [r3, #12]
 8007434:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007438:	2b40      	cmp	r3, #64	; 0x40
 800743a:	d107      	bne.n	800744c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007444:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007446:	6878      	ldr	r0, [r7, #4]
 8007448:	f000 f9c1 	bl	80077ce <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	691b      	ldr	r3, [r3, #16]
 8007452:	f003 0320 	and.w	r3, r3, #32
 8007456:	2b20      	cmp	r3, #32
 8007458:	d10e      	bne.n	8007478 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	68db      	ldr	r3, [r3, #12]
 8007460:	f003 0320 	and.w	r3, r3, #32
 8007464:	2b20      	cmp	r3, #32
 8007466:	d107      	bne.n	8007478 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f06f 0220 	mvn.w	r2, #32
 8007470:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007472:	6878      	ldr	r0, [r7, #4]
 8007474:	f000 fd42 	bl	8007efc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007478:	bf00      	nop
 800747a:	3708      	adds	r7, #8
 800747c:	46bd      	mov	sp, r7
 800747e:	bd80      	pop	{r7, pc}

08007480 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b086      	sub	sp, #24
 8007484:	af00      	add	r7, sp, #0
 8007486:	60f8      	str	r0, [r7, #12]
 8007488:	60b9      	str	r1, [r7, #8]
 800748a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800748c:	2300      	movs	r3, #0
 800748e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007496:	2b01      	cmp	r3, #1
 8007498:	d101      	bne.n	800749e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800749a:	2302      	movs	r3, #2
 800749c:	e0ae      	b.n	80075fc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	2201      	movs	r2, #1
 80074a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2b0c      	cmp	r3, #12
 80074aa:	f200 809f 	bhi.w	80075ec <HAL_TIM_PWM_ConfigChannel+0x16c>
 80074ae:	a201      	add	r2, pc, #4	; (adr r2, 80074b4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80074b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074b4:	080074e9 	.word	0x080074e9
 80074b8:	080075ed 	.word	0x080075ed
 80074bc:	080075ed 	.word	0x080075ed
 80074c0:	080075ed 	.word	0x080075ed
 80074c4:	08007529 	.word	0x08007529
 80074c8:	080075ed 	.word	0x080075ed
 80074cc:	080075ed 	.word	0x080075ed
 80074d0:	080075ed 	.word	0x080075ed
 80074d4:	0800756b 	.word	0x0800756b
 80074d8:	080075ed 	.word	0x080075ed
 80074dc:	080075ed 	.word	0x080075ed
 80074e0:	080075ed 	.word	0x080075ed
 80074e4:	080075ab 	.word	0x080075ab
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	68b9      	ldr	r1, [r7, #8]
 80074ee:	4618      	mov	r0, r3
 80074f0:	f000 fa18 	bl	8007924 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	699a      	ldr	r2, [r3, #24]
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	f042 0208 	orr.w	r2, r2, #8
 8007502:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	699a      	ldr	r2, [r3, #24]
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	f022 0204 	bic.w	r2, r2, #4
 8007512:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	6999      	ldr	r1, [r3, #24]
 800751a:	68bb      	ldr	r3, [r7, #8]
 800751c:	691a      	ldr	r2, [r3, #16]
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	430a      	orrs	r2, r1
 8007524:	619a      	str	r2, [r3, #24]
      break;
 8007526:	e064      	b.n	80075f2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	68b9      	ldr	r1, [r7, #8]
 800752e:	4618      	mov	r0, r3
 8007530:	f000 fa68 	bl	8007a04 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	699a      	ldr	r2, [r3, #24]
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007542:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	699a      	ldr	r2, [r3, #24]
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007552:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	6999      	ldr	r1, [r3, #24]
 800755a:	68bb      	ldr	r3, [r7, #8]
 800755c:	691b      	ldr	r3, [r3, #16]
 800755e:	021a      	lsls	r2, r3, #8
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	430a      	orrs	r2, r1
 8007566:	619a      	str	r2, [r3, #24]
      break;
 8007568:	e043      	b.n	80075f2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	68b9      	ldr	r1, [r7, #8]
 8007570:	4618      	mov	r0, r3
 8007572:	f000 fabd 	bl	8007af0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	69da      	ldr	r2, [r3, #28]
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f042 0208 	orr.w	r2, r2, #8
 8007584:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	69da      	ldr	r2, [r3, #28]
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f022 0204 	bic.w	r2, r2, #4
 8007594:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	69d9      	ldr	r1, [r3, #28]
 800759c:	68bb      	ldr	r3, [r7, #8]
 800759e:	691a      	ldr	r2, [r3, #16]
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	430a      	orrs	r2, r1
 80075a6:	61da      	str	r2, [r3, #28]
      break;
 80075a8:	e023      	b.n	80075f2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	68b9      	ldr	r1, [r7, #8]
 80075b0:	4618      	mov	r0, r3
 80075b2:	f000 fb11 	bl	8007bd8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	69da      	ldr	r2, [r3, #28]
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80075c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	69da      	ldr	r2, [r3, #28]
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80075d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	69d9      	ldr	r1, [r3, #28]
 80075dc:	68bb      	ldr	r3, [r7, #8]
 80075de:	691b      	ldr	r3, [r3, #16]
 80075e0:	021a      	lsls	r2, r3, #8
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	430a      	orrs	r2, r1
 80075e8:	61da      	str	r2, [r3, #28]
      break;
 80075ea:	e002      	b.n	80075f2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80075ec:	2301      	movs	r3, #1
 80075ee:	75fb      	strb	r3, [r7, #23]
      break;
 80075f0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	2200      	movs	r2, #0
 80075f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80075fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80075fc:	4618      	mov	r0, r3
 80075fe:	3718      	adds	r7, #24
 8007600:	46bd      	mov	sp, r7
 8007602:	bd80      	pop	{r7, pc}

08007604 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007604:	b580      	push	{r7, lr}
 8007606:	b084      	sub	sp, #16
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
 800760c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800760e:	2300      	movs	r3, #0
 8007610:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007618:	2b01      	cmp	r3, #1
 800761a:	d101      	bne.n	8007620 <HAL_TIM_ConfigClockSource+0x1c>
 800761c:	2302      	movs	r3, #2
 800761e:	e0b4      	b.n	800778a <HAL_TIM_ConfigClockSource+0x186>
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2201      	movs	r2, #1
 8007624:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2202      	movs	r2, #2
 800762c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	689b      	ldr	r3, [r3, #8]
 8007636:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007638:	68bb      	ldr	r3, [r7, #8]
 800763a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800763e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007646:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	68ba      	ldr	r2, [r7, #8]
 800764e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007658:	d03e      	beq.n	80076d8 <HAL_TIM_ConfigClockSource+0xd4>
 800765a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800765e:	f200 8087 	bhi.w	8007770 <HAL_TIM_ConfigClockSource+0x16c>
 8007662:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007666:	f000 8086 	beq.w	8007776 <HAL_TIM_ConfigClockSource+0x172>
 800766a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800766e:	d87f      	bhi.n	8007770 <HAL_TIM_ConfigClockSource+0x16c>
 8007670:	2b70      	cmp	r3, #112	; 0x70
 8007672:	d01a      	beq.n	80076aa <HAL_TIM_ConfigClockSource+0xa6>
 8007674:	2b70      	cmp	r3, #112	; 0x70
 8007676:	d87b      	bhi.n	8007770 <HAL_TIM_ConfigClockSource+0x16c>
 8007678:	2b60      	cmp	r3, #96	; 0x60
 800767a:	d050      	beq.n	800771e <HAL_TIM_ConfigClockSource+0x11a>
 800767c:	2b60      	cmp	r3, #96	; 0x60
 800767e:	d877      	bhi.n	8007770 <HAL_TIM_ConfigClockSource+0x16c>
 8007680:	2b50      	cmp	r3, #80	; 0x50
 8007682:	d03c      	beq.n	80076fe <HAL_TIM_ConfigClockSource+0xfa>
 8007684:	2b50      	cmp	r3, #80	; 0x50
 8007686:	d873      	bhi.n	8007770 <HAL_TIM_ConfigClockSource+0x16c>
 8007688:	2b40      	cmp	r3, #64	; 0x40
 800768a:	d058      	beq.n	800773e <HAL_TIM_ConfigClockSource+0x13a>
 800768c:	2b40      	cmp	r3, #64	; 0x40
 800768e:	d86f      	bhi.n	8007770 <HAL_TIM_ConfigClockSource+0x16c>
 8007690:	2b30      	cmp	r3, #48	; 0x30
 8007692:	d064      	beq.n	800775e <HAL_TIM_ConfigClockSource+0x15a>
 8007694:	2b30      	cmp	r3, #48	; 0x30
 8007696:	d86b      	bhi.n	8007770 <HAL_TIM_ConfigClockSource+0x16c>
 8007698:	2b20      	cmp	r3, #32
 800769a:	d060      	beq.n	800775e <HAL_TIM_ConfigClockSource+0x15a>
 800769c:	2b20      	cmp	r3, #32
 800769e:	d867      	bhi.n	8007770 <HAL_TIM_ConfigClockSource+0x16c>
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d05c      	beq.n	800775e <HAL_TIM_ConfigClockSource+0x15a>
 80076a4:	2b10      	cmp	r3, #16
 80076a6:	d05a      	beq.n	800775e <HAL_TIM_ConfigClockSource+0x15a>
 80076a8:	e062      	b.n	8007770 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6818      	ldr	r0, [r3, #0]
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	6899      	ldr	r1, [r3, #8]
 80076b2:	683b      	ldr	r3, [r7, #0]
 80076b4:	685a      	ldr	r2, [r3, #4]
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	68db      	ldr	r3, [r3, #12]
 80076ba:	f000 fb5d 	bl	8007d78 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	689b      	ldr	r3, [r3, #8]
 80076c4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80076c6:	68bb      	ldr	r3, [r7, #8]
 80076c8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80076cc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	68ba      	ldr	r2, [r7, #8]
 80076d4:	609a      	str	r2, [r3, #8]
      break;
 80076d6:	e04f      	b.n	8007778 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	6818      	ldr	r0, [r3, #0]
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	6899      	ldr	r1, [r3, #8]
 80076e0:	683b      	ldr	r3, [r7, #0]
 80076e2:	685a      	ldr	r2, [r3, #4]
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	68db      	ldr	r3, [r3, #12]
 80076e8:	f000 fb46 	bl	8007d78 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	689a      	ldr	r2, [r3, #8]
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80076fa:	609a      	str	r2, [r3, #8]
      break;
 80076fc:	e03c      	b.n	8007778 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6818      	ldr	r0, [r3, #0]
 8007702:	683b      	ldr	r3, [r7, #0]
 8007704:	6859      	ldr	r1, [r3, #4]
 8007706:	683b      	ldr	r3, [r7, #0]
 8007708:	68db      	ldr	r3, [r3, #12]
 800770a:	461a      	mov	r2, r3
 800770c:	f000 faba 	bl	8007c84 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	2150      	movs	r1, #80	; 0x50
 8007716:	4618      	mov	r0, r3
 8007718:	f000 fb13 	bl	8007d42 <TIM_ITRx_SetConfig>
      break;
 800771c:	e02c      	b.n	8007778 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6818      	ldr	r0, [r3, #0]
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	6859      	ldr	r1, [r3, #4]
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	68db      	ldr	r3, [r3, #12]
 800772a:	461a      	mov	r2, r3
 800772c:	f000 fad9 	bl	8007ce2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	2160      	movs	r1, #96	; 0x60
 8007736:	4618      	mov	r0, r3
 8007738:	f000 fb03 	bl	8007d42 <TIM_ITRx_SetConfig>
      break;
 800773c:	e01c      	b.n	8007778 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	6818      	ldr	r0, [r3, #0]
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	6859      	ldr	r1, [r3, #4]
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	68db      	ldr	r3, [r3, #12]
 800774a:	461a      	mov	r2, r3
 800774c:	f000 fa9a 	bl	8007c84 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	2140      	movs	r1, #64	; 0x40
 8007756:	4618      	mov	r0, r3
 8007758:	f000 faf3 	bl	8007d42 <TIM_ITRx_SetConfig>
      break;
 800775c:	e00c      	b.n	8007778 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681a      	ldr	r2, [r3, #0]
 8007762:	683b      	ldr	r3, [r7, #0]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	4619      	mov	r1, r3
 8007768:	4610      	mov	r0, r2
 800776a:	f000 faea 	bl	8007d42 <TIM_ITRx_SetConfig>
      break;
 800776e:	e003      	b.n	8007778 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007770:	2301      	movs	r3, #1
 8007772:	73fb      	strb	r3, [r7, #15]
      break;
 8007774:	e000      	b.n	8007778 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007776:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2201      	movs	r2, #1
 800777c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	2200      	movs	r2, #0
 8007784:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007788:	7bfb      	ldrb	r3, [r7, #15]
}
 800778a:	4618      	mov	r0, r3
 800778c:	3710      	adds	r7, #16
 800778e:	46bd      	mov	sp, r7
 8007790:	bd80      	pop	{r7, pc}

08007792 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007792:	b480      	push	{r7}
 8007794:	b083      	sub	sp, #12
 8007796:	af00      	add	r7, sp, #0
 8007798:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800779a:	bf00      	nop
 800779c:	370c      	adds	r7, #12
 800779e:	46bd      	mov	sp, r7
 80077a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a4:	4770      	bx	lr

080077a6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80077a6:	b480      	push	{r7}
 80077a8:	b083      	sub	sp, #12
 80077aa:	af00      	add	r7, sp, #0
 80077ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80077ae:	bf00      	nop
 80077b0:	370c      	adds	r7, #12
 80077b2:	46bd      	mov	sp, r7
 80077b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b8:	4770      	bx	lr

080077ba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80077ba:	b480      	push	{r7}
 80077bc:	b083      	sub	sp, #12
 80077be:	af00      	add	r7, sp, #0
 80077c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80077c2:	bf00      	nop
 80077c4:	370c      	adds	r7, #12
 80077c6:	46bd      	mov	sp, r7
 80077c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077cc:	4770      	bx	lr

080077ce <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80077ce:	b480      	push	{r7}
 80077d0:	b083      	sub	sp, #12
 80077d2:	af00      	add	r7, sp, #0
 80077d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80077d6:	bf00      	nop
 80077d8:	370c      	adds	r7, #12
 80077da:	46bd      	mov	sp, r7
 80077dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e0:	4770      	bx	lr
	...

080077e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80077e4:	b480      	push	{r7}
 80077e6:	b085      	sub	sp, #20
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]
 80077ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	4a40      	ldr	r2, [pc, #256]	; (80078f8 <TIM_Base_SetConfig+0x114>)
 80077f8:	4293      	cmp	r3, r2
 80077fa:	d013      	beq.n	8007824 <TIM_Base_SetConfig+0x40>
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007802:	d00f      	beq.n	8007824 <TIM_Base_SetConfig+0x40>
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	4a3d      	ldr	r2, [pc, #244]	; (80078fc <TIM_Base_SetConfig+0x118>)
 8007808:	4293      	cmp	r3, r2
 800780a:	d00b      	beq.n	8007824 <TIM_Base_SetConfig+0x40>
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	4a3c      	ldr	r2, [pc, #240]	; (8007900 <TIM_Base_SetConfig+0x11c>)
 8007810:	4293      	cmp	r3, r2
 8007812:	d007      	beq.n	8007824 <TIM_Base_SetConfig+0x40>
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	4a3b      	ldr	r2, [pc, #236]	; (8007904 <TIM_Base_SetConfig+0x120>)
 8007818:	4293      	cmp	r3, r2
 800781a:	d003      	beq.n	8007824 <TIM_Base_SetConfig+0x40>
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	4a3a      	ldr	r2, [pc, #232]	; (8007908 <TIM_Base_SetConfig+0x124>)
 8007820:	4293      	cmp	r3, r2
 8007822:	d108      	bne.n	8007836 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800782a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	685b      	ldr	r3, [r3, #4]
 8007830:	68fa      	ldr	r2, [r7, #12]
 8007832:	4313      	orrs	r3, r2
 8007834:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	4a2f      	ldr	r2, [pc, #188]	; (80078f8 <TIM_Base_SetConfig+0x114>)
 800783a:	4293      	cmp	r3, r2
 800783c:	d02b      	beq.n	8007896 <TIM_Base_SetConfig+0xb2>
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007844:	d027      	beq.n	8007896 <TIM_Base_SetConfig+0xb2>
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	4a2c      	ldr	r2, [pc, #176]	; (80078fc <TIM_Base_SetConfig+0x118>)
 800784a:	4293      	cmp	r3, r2
 800784c:	d023      	beq.n	8007896 <TIM_Base_SetConfig+0xb2>
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	4a2b      	ldr	r2, [pc, #172]	; (8007900 <TIM_Base_SetConfig+0x11c>)
 8007852:	4293      	cmp	r3, r2
 8007854:	d01f      	beq.n	8007896 <TIM_Base_SetConfig+0xb2>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	4a2a      	ldr	r2, [pc, #168]	; (8007904 <TIM_Base_SetConfig+0x120>)
 800785a:	4293      	cmp	r3, r2
 800785c:	d01b      	beq.n	8007896 <TIM_Base_SetConfig+0xb2>
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	4a29      	ldr	r2, [pc, #164]	; (8007908 <TIM_Base_SetConfig+0x124>)
 8007862:	4293      	cmp	r3, r2
 8007864:	d017      	beq.n	8007896 <TIM_Base_SetConfig+0xb2>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	4a28      	ldr	r2, [pc, #160]	; (800790c <TIM_Base_SetConfig+0x128>)
 800786a:	4293      	cmp	r3, r2
 800786c:	d013      	beq.n	8007896 <TIM_Base_SetConfig+0xb2>
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	4a27      	ldr	r2, [pc, #156]	; (8007910 <TIM_Base_SetConfig+0x12c>)
 8007872:	4293      	cmp	r3, r2
 8007874:	d00f      	beq.n	8007896 <TIM_Base_SetConfig+0xb2>
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	4a26      	ldr	r2, [pc, #152]	; (8007914 <TIM_Base_SetConfig+0x130>)
 800787a:	4293      	cmp	r3, r2
 800787c:	d00b      	beq.n	8007896 <TIM_Base_SetConfig+0xb2>
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	4a25      	ldr	r2, [pc, #148]	; (8007918 <TIM_Base_SetConfig+0x134>)
 8007882:	4293      	cmp	r3, r2
 8007884:	d007      	beq.n	8007896 <TIM_Base_SetConfig+0xb2>
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	4a24      	ldr	r2, [pc, #144]	; (800791c <TIM_Base_SetConfig+0x138>)
 800788a:	4293      	cmp	r3, r2
 800788c:	d003      	beq.n	8007896 <TIM_Base_SetConfig+0xb2>
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	4a23      	ldr	r2, [pc, #140]	; (8007920 <TIM_Base_SetConfig+0x13c>)
 8007892:	4293      	cmp	r3, r2
 8007894:	d108      	bne.n	80078a8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800789c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800789e:	683b      	ldr	r3, [r7, #0]
 80078a0:	68db      	ldr	r3, [r3, #12]
 80078a2:	68fa      	ldr	r2, [r7, #12]
 80078a4:	4313      	orrs	r3, r2
 80078a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80078ae:	683b      	ldr	r3, [r7, #0]
 80078b0:	695b      	ldr	r3, [r3, #20]
 80078b2:	4313      	orrs	r3, r2
 80078b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	68fa      	ldr	r2, [r7, #12]
 80078ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80078bc:	683b      	ldr	r3, [r7, #0]
 80078be:	689a      	ldr	r2, [r3, #8]
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	681a      	ldr	r2, [r3, #0]
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	4a0a      	ldr	r2, [pc, #40]	; (80078f8 <TIM_Base_SetConfig+0x114>)
 80078d0:	4293      	cmp	r3, r2
 80078d2:	d003      	beq.n	80078dc <TIM_Base_SetConfig+0xf8>
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	4a0c      	ldr	r2, [pc, #48]	; (8007908 <TIM_Base_SetConfig+0x124>)
 80078d8:	4293      	cmp	r3, r2
 80078da:	d103      	bne.n	80078e4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80078dc:	683b      	ldr	r3, [r7, #0]
 80078de:	691a      	ldr	r2, [r3, #16]
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2201      	movs	r2, #1
 80078e8:	615a      	str	r2, [r3, #20]
}
 80078ea:	bf00      	nop
 80078ec:	3714      	adds	r7, #20
 80078ee:	46bd      	mov	sp, r7
 80078f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f4:	4770      	bx	lr
 80078f6:	bf00      	nop
 80078f8:	40010000 	.word	0x40010000
 80078fc:	40000400 	.word	0x40000400
 8007900:	40000800 	.word	0x40000800
 8007904:	40000c00 	.word	0x40000c00
 8007908:	40010400 	.word	0x40010400
 800790c:	40014000 	.word	0x40014000
 8007910:	40014400 	.word	0x40014400
 8007914:	40014800 	.word	0x40014800
 8007918:	40001800 	.word	0x40001800
 800791c:	40001c00 	.word	0x40001c00
 8007920:	40002000 	.word	0x40002000

08007924 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007924:	b480      	push	{r7}
 8007926:	b087      	sub	sp, #28
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
 800792c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	6a1b      	ldr	r3, [r3, #32]
 8007932:	f023 0201 	bic.w	r2, r3, #1
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	6a1b      	ldr	r3, [r3, #32]
 800793e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	685b      	ldr	r3, [r3, #4]
 8007944:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	699b      	ldr	r3, [r3, #24]
 800794a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007952:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	f023 0303 	bic.w	r3, r3, #3
 800795a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800795c:	683b      	ldr	r3, [r7, #0]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	68fa      	ldr	r2, [r7, #12]
 8007962:	4313      	orrs	r3, r2
 8007964:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007966:	697b      	ldr	r3, [r7, #20]
 8007968:	f023 0302 	bic.w	r3, r3, #2
 800796c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	689b      	ldr	r3, [r3, #8]
 8007972:	697a      	ldr	r2, [r7, #20]
 8007974:	4313      	orrs	r3, r2
 8007976:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	4a20      	ldr	r2, [pc, #128]	; (80079fc <TIM_OC1_SetConfig+0xd8>)
 800797c:	4293      	cmp	r3, r2
 800797e:	d003      	beq.n	8007988 <TIM_OC1_SetConfig+0x64>
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	4a1f      	ldr	r2, [pc, #124]	; (8007a00 <TIM_OC1_SetConfig+0xdc>)
 8007984:	4293      	cmp	r3, r2
 8007986:	d10c      	bne.n	80079a2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007988:	697b      	ldr	r3, [r7, #20]
 800798a:	f023 0308 	bic.w	r3, r3, #8
 800798e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	68db      	ldr	r3, [r3, #12]
 8007994:	697a      	ldr	r2, [r7, #20]
 8007996:	4313      	orrs	r3, r2
 8007998:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800799a:	697b      	ldr	r3, [r7, #20]
 800799c:	f023 0304 	bic.w	r3, r3, #4
 80079a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	4a15      	ldr	r2, [pc, #84]	; (80079fc <TIM_OC1_SetConfig+0xd8>)
 80079a6:	4293      	cmp	r3, r2
 80079a8:	d003      	beq.n	80079b2 <TIM_OC1_SetConfig+0x8e>
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	4a14      	ldr	r2, [pc, #80]	; (8007a00 <TIM_OC1_SetConfig+0xdc>)
 80079ae:	4293      	cmp	r3, r2
 80079b0:	d111      	bne.n	80079d6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80079b2:	693b      	ldr	r3, [r7, #16]
 80079b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80079b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80079ba:	693b      	ldr	r3, [r7, #16]
 80079bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80079c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	695b      	ldr	r3, [r3, #20]
 80079c6:	693a      	ldr	r2, [r7, #16]
 80079c8:	4313      	orrs	r3, r2
 80079ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80079cc:	683b      	ldr	r3, [r7, #0]
 80079ce:	699b      	ldr	r3, [r3, #24]
 80079d0:	693a      	ldr	r2, [r7, #16]
 80079d2:	4313      	orrs	r3, r2
 80079d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	693a      	ldr	r2, [r7, #16]
 80079da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	68fa      	ldr	r2, [r7, #12]
 80079e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	685a      	ldr	r2, [r3, #4]
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	697a      	ldr	r2, [r7, #20]
 80079ee:	621a      	str	r2, [r3, #32]
}
 80079f0:	bf00      	nop
 80079f2:	371c      	adds	r7, #28
 80079f4:	46bd      	mov	sp, r7
 80079f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fa:	4770      	bx	lr
 80079fc:	40010000 	.word	0x40010000
 8007a00:	40010400 	.word	0x40010400

08007a04 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007a04:	b480      	push	{r7}
 8007a06:	b087      	sub	sp, #28
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	6078      	str	r0, [r7, #4]
 8007a0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6a1b      	ldr	r3, [r3, #32]
 8007a12:	f023 0210 	bic.w	r2, r3, #16
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	6a1b      	ldr	r3, [r3, #32]
 8007a1e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	685b      	ldr	r3, [r3, #4]
 8007a24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	699b      	ldr	r3, [r3, #24]
 8007a2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a3c:	683b      	ldr	r3, [r7, #0]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	021b      	lsls	r3, r3, #8
 8007a42:	68fa      	ldr	r2, [r7, #12]
 8007a44:	4313      	orrs	r3, r2
 8007a46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007a48:	697b      	ldr	r3, [r7, #20]
 8007a4a:	f023 0320 	bic.w	r3, r3, #32
 8007a4e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007a50:	683b      	ldr	r3, [r7, #0]
 8007a52:	689b      	ldr	r3, [r3, #8]
 8007a54:	011b      	lsls	r3, r3, #4
 8007a56:	697a      	ldr	r2, [r7, #20]
 8007a58:	4313      	orrs	r3, r2
 8007a5a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	4a22      	ldr	r2, [pc, #136]	; (8007ae8 <TIM_OC2_SetConfig+0xe4>)
 8007a60:	4293      	cmp	r3, r2
 8007a62:	d003      	beq.n	8007a6c <TIM_OC2_SetConfig+0x68>
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	4a21      	ldr	r2, [pc, #132]	; (8007aec <TIM_OC2_SetConfig+0xe8>)
 8007a68:	4293      	cmp	r3, r2
 8007a6a:	d10d      	bne.n	8007a88 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007a6c:	697b      	ldr	r3, [r7, #20]
 8007a6e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007a72:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007a74:	683b      	ldr	r3, [r7, #0]
 8007a76:	68db      	ldr	r3, [r3, #12]
 8007a78:	011b      	lsls	r3, r3, #4
 8007a7a:	697a      	ldr	r2, [r7, #20]
 8007a7c:	4313      	orrs	r3, r2
 8007a7e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007a80:	697b      	ldr	r3, [r7, #20]
 8007a82:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a86:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	4a17      	ldr	r2, [pc, #92]	; (8007ae8 <TIM_OC2_SetConfig+0xe4>)
 8007a8c:	4293      	cmp	r3, r2
 8007a8e:	d003      	beq.n	8007a98 <TIM_OC2_SetConfig+0x94>
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	4a16      	ldr	r2, [pc, #88]	; (8007aec <TIM_OC2_SetConfig+0xe8>)
 8007a94:	4293      	cmp	r3, r2
 8007a96:	d113      	bne.n	8007ac0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007a98:	693b      	ldr	r3, [r7, #16]
 8007a9a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007a9e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007aa0:	693b      	ldr	r3, [r7, #16]
 8007aa2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007aa6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	695b      	ldr	r3, [r3, #20]
 8007aac:	009b      	lsls	r3, r3, #2
 8007aae:	693a      	ldr	r2, [r7, #16]
 8007ab0:	4313      	orrs	r3, r2
 8007ab2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	699b      	ldr	r3, [r3, #24]
 8007ab8:	009b      	lsls	r3, r3, #2
 8007aba:	693a      	ldr	r2, [r7, #16]
 8007abc:	4313      	orrs	r3, r2
 8007abe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	693a      	ldr	r2, [r7, #16]
 8007ac4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	68fa      	ldr	r2, [r7, #12]
 8007aca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007acc:	683b      	ldr	r3, [r7, #0]
 8007ace:	685a      	ldr	r2, [r3, #4]
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	697a      	ldr	r2, [r7, #20]
 8007ad8:	621a      	str	r2, [r3, #32]
}
 8007ada:	bf00      	nop
 8007adc:	371c      	adds	r7, #28
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae4:	4770      	bx	lr
 8007ae6:	bf00      	nop
 8007ae8:	40010000 	.word	0x40010000
 8007aec:	40010400 	.word	0x40010400

08007af0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007af0:	b480      	push	{r7}
 8007af2:	b087      	sub	sp, #28
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
 8007af8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6a1b      	ldr	r3, [r3, #32]
 8007afe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	6a1b      	ldr	r3, [r3, #32]
 8007b0a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	685b      	ldr	r3, [r3, #4]
 8007b10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	69db      	ldr	r3, [r3, #28]
 8007b16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	f023 0303 	bic.w	r3, r3, #3
 8007b26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	68fa      	ldr	r2, [r7, #12]
 8007b2e:	4313      	orrs	r3, r2
 8007b30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007b32:	697b      	ldr	r3, [r7, #20]
 8007b34:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007b38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	689b      	ldr	r3, [r3, #8]
 8007b3e:	021b      	lsls	r3, r3, #8
 8007b40:	697a      	ldr	r2, [r7, #20]
 8007b42:	4313      	orrs	r3, r2
 8007b44:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	4a21      	ldr	r2, [pc, #132]	; (8007bd0 <TIM_OC3_SetConfig+0xe0>)
 8007b4a:	4293      	cmp	r3, r2
 8007b4c:	d003      	beq.n	8007b56 <TIM_OC3_SetConfig+0x66>
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	4a20      	ldr	r2, [pc, #128]	; (8007bd4 <TIM_OC3_SetConfig+0xe4>)
 8007b52:	4293      	cmp	r3, r2
 8007b54:	d10d      	bne.n	8007b72 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007b56:	697b      	ldr	r3, [r7, #20]
 8007b58:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007b5c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007b5e:	683b      	ldr	r3, [r7, #0]
 8007b60:	68db      	ldr	r3, [r3, #12]
 8007b62:	021b      	lsls	r3, r3, #8
 8007b64:	697a      	ldr	r2, [r7, #20]
 8007b66:	4313      	orrs	r3, r2
 8007b68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007b6a:	697b      	ldr	r3, [r7, #20]
 8007b6c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007b70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	4a16      	ldr	r2, [pc, #88]	; (8007bd0 <TIM_OC3_SetConfig+0xe0>)
 8007b76:	4293      	cmp	r3, r2
 8007b78:	d003      	beq.n	8007b82 <TIM_OC3_SetConfig+0x92>
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	4a15      	ldr	r2, [pc, #84]	; (8007bd4 <TIM_OC3_SetConfig+0xe4>)
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d113      	bne.n	8007baa <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007b82:	693b      	ldr	r3, [r7, #16]
 8007b84:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007b88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007b8a:	693b      	ldr	r3, [r7, #16]
 8007b8c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007b90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007b92:	683b      	ldr	r3, [r7, #0]
 8007b94:	695b      	ldr	r3, [r3, #20]
 8007b96:	011b      	lsls	r3, r3, #4
 8007b98:	693a      	ldr	r2, [r7, #16]
 8007b9a:	4313      	orrs	r3, r2
 8007b9c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	699b      	ldr	r3, [r3, #24]
 8007ba2:	011b      	lsls	r3, r3, #4
 8007ba4:	693a      	ldr	r2, [r7, #16]
 8007ba6:	4313      	orrs	r3, r2
 8007ba8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	693a      	ldr	r2, [r7, #16]
 8007bae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	68fa      	ldr	r2, [r7, #12]
 8007bb4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	685a      	ldr	r2, [r3, #4]
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	697a      	ldr	r2, [r7, #20]
 8007bc2:	621a      	str	r2, [r3, #32]
}
 8007bc4:	bf00      	nop
 8007bc6:	371c      	adds	r7, #28
 8007bc8:	46bd      	mov	sp, r7
 8007bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bce:	4770      	bx	lr
 8007bd0:	40010000 	.word	0x40010000
 8007bd4:	40010400 	.word	0x40010400

08007bd8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007bd8:	b480      	push	{r7}
 8007bda:	b087      	sub	sp, #28
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
 8007be0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6a1b      	ldr	r3, [r3, #32]
 8007be6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	6a1b      	ldr	r3, [r3, #32]
 8007bf2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	685b      	ldr	r3, [r3, #4]
 8007bf8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	69db      	ldr	r3, [r3, #28]
 8007bfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007c06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007c10:	683b      	ldr	r3, [r7, #0]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	021b      	lsls	r3, r3, #8
 8007c16:	68fa      	ldr	r2, [r7, #12]
 8007c18:	4313      	orrs	r3, r2
 8007c1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007c1c:	693b      	ldr	r3, [r7, #16]
 8007c1e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007c22:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	689b      	ldr	r3, [r3, #8]
 8007c28:	031b      	lsls	r3, r3, #12
 8007c2a:	693a      	ldr	r2, [r7, #16]
 8007c2c:	4313      	orrs	r3, r2
 8007c2e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	4a12      	ldr	r2, [pc, #72]	; (8007c7c <TIM_OC4_SetConfig+0xa4>)
 8007c34:	4293      	cmp	r3, r2
 8007c36:	d003      	beq.n	8007c40 <TIM_OC4_SetConfig+0x68>
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	4a11      	ldr	r2, [pc, #68]	; (8007c80 <TIM_OC4_SetConfig+0xa8>)
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	d109      	bne.n	8007c54 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007c40:	697b      	ldr	r3, [r7, #20]
 8007c42:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007c46:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007c48:	683b      	ldr	r3, [r7, #0]
 8007c4a:	695b      	ldr	r3, [r3, #20]
 8007c4c:	019b      	lsls	r3, r3, #6
 8007c4e:	697a      	ldr	r2, [r7, #20]
 8007c50:	4313      	orrs	r3, r2
 8007c52:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	697a      	ldr	r2, [r7, #20]
 8007c58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	68fa      	ldr	r2, [r7, #12]
 8007c5e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007c60:	683b      	ldr	r3, [r7, #0]
 8007c62:	685a      	ldr	r2, [r3, #4]
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	693a      	ldr	r2, [r7, #16]
 8007c6c:	621a      	str	r2, [r3, #32]
}
 8007c6e:	bf00      	nop
 8007c70:	371c      	adds	r7, #28
 8007c72:	46bd      	mov	sp, r7
 8007c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c78:	4770      	bx	lr
 8007c7a:	bf00      	nop
 8007c7c:	40010000 	.word	0x40010000
 8007c80:	40010400 	.word	0x40010400

08007c84 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007c84:	b480      	push	{r7}
 8007c86:	b087      	sub	sp, #28
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	60f8      	str	r0, [r7, #12]
 8007c8c:	60b9      	str	r1, [r7, #8]
 8007c8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	6a1b      	ldr	r3, [r3, #32]
 8007c94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	6a1b      	ldr	r3, [r3, #32]
 8007c9a:	f023 0201 	bic.w	r2, r3, #1
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	699b      	ldr	r3, [r3, #24]
 8007ca6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007ca8:	693b      	ldr	r3, [r7, #16]
 8007caa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007cae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	011b      	lsls	r3, r3, #4
 8007cb4:	693a      	ldr	r2, [r7, #16]
 8007cb6:	4313      	orrs	r3, r2
 8007cb8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007cba:	697b      	ldr	r3, [r7, #20]
 8007cbc:	f023 030a 	bic.w	r3, r3, #10
 8007cc0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007cc2:	697a      	ldr	r2, [r7, #20]
 8007cc4:	68bb      	ldr	r3, [r7, #8]
 8007cc6:	4313      	orrs	r3, r2
 8007cc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	693a      	ldr	r2, [r7, #16]
 8007cce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	697a      	ldr	r2, [r7, #20]
 8007cd4:	621a      	str	r2, [r3, #32]
}
 8007cd6:	bf00      	nop
 8007cd8:	371c      	adds	r7, #28
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce0:	4770      	bx	lr

08007ce2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007ce2:	b480      	push	{r7}
 8007ce4:	b087      	sub	sp, #28
 8007ce6:	af00      	add	r7, sp, #0
 8007ce8:	60f8      	str	r0, [r7, #12]
 8007cea:	60b9      	str	r1, [r7, #8]
 8007cec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	6a1b      	ldr	r3, [r3, #32]
 8007cf2:	f023 0210 	bic.w	r2, r3, #16
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	699b      	ldr	r3, [r3, #24]
 8007cfe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	6a1b      	ldr	r3, [r3, #32]
 8007d04:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007d06:	697b      	ldr	r3, [r7, #20]
 8007d08:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007d0c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	031b      	lsls	r3, r3, #12
 8007d12:	697a      	ldr	r2, [r7, #20]
 8007d14:	4313      	orrs	r3, r2
 8007d16:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007d18:	693b      	ldr	r3, [r7, #16]
 8007d1a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007d1e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007d20:	68bb      	ldr	r3, [r7, #8]
 8007d22:	011b      	lsls	r3, r3, #4
 8007d24:	693a      	ldr	r2, [r7, #16]
 8007d26:	4313      	orrs	r3, r2
 8007d28:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	697a      	ldr	r2, [r7, #20]
 8007d2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	693a      	ldr	r2, [r7, #16]
 8007d34:	621a      	str	r2, [r3, #32]
}
 8007d36:	bf00      	nop
 8007d38:	371c      	adds	r7, #28
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d40:	4770      	bx	lr

08007d42 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007d42:	b480      	push	{r7}
 8007d44:	b085      	sub	sp, #20
 8007d46:	af00      	add	r7, sp, #0
 8007d48:	6078      	str	r0, [r7, #4]
 8007d4a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	689b      	ldr	r3, [r3, #8]
 8007d50:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d58:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007d5a:	683a      	ldr	r2, [r7, #0]
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	4313      	orrs	r3, r2
 8007d60:	f043 0307 	orr.w	r3, r3, #7
 8007d64:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	68fa      	ldr	r2, [r7, #12]
 8007d6a:	609a      	str	r2, [r3, #8]
}
 8007d6c:	bf00      	nop
 8007d6e:	3714      	adds	r7, #20
 8007d70:	46bd      	mov	sp, r7
 8007d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d76:	4770      	bx	lr

08007d78 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007d78:	b480      	push	{r7}
 8007d7a:	b087      	sub	sp, #28
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	60f8      	str	r0, [r7, #12]
 8007d80:	60b9      	str	r1, [r7, #8]
 8007d82:	607a      	str	r2, [r7, #4]
 8007d84:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	689b      	ldr	r3, [r3, #8]
 8007d8a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007d8c:	697b      	ldr	r3, [r7, #20]
 8007d8e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007d92:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	021a      	lsls	r2, r3, #8
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	431a      	orrs	r2, r3
 8007d9c:	68bb      	ldr	r3, [r7, #8]
 8007d9e:	4313      	orrs	r3, r2
 8007da0:	697a      	ldr	r2, [r7, #20]
 8007da2:	4313      	orrs	r3, r2
 8007da4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	697a      	ldr	r2, [r7, #20]
 8007daa:	609a      	str	r2, [r3, #8]
}
 8007dac:	bf00      	nop
 8007dae:	371c      	adds	r7, #28
 8007db0:	46bd      	mov	sp, r7
 8007db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db6:	4770      	bx	lr

08007db8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007db8:	b480      	push	{r7}
 8007dba:	b087      	sub	sp, #28
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	60f8      	str	r0, [r7, #12]
 8007dc0:	60b9      	str	r1, [r7, #8]
 8007dc2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007dc4:	68bb      	ldr	r3, [r7, #8]
 8007dc6:	f003 031f 	and.w	r3, r3, #31
 8007dca:	2201      	movs	r2, #1
 8007dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8007dd0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	6a1a      	ldr	r2, [r3, #32]
 8007dd6:	697b      	ldr	r3, [r7, #20]
 8007dd8:	43db      	mvns	r3, r3
 8007dda:	401a      	ands	r2, r3
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	6a1a      	ldr	r2, [r3, #32]
 8007de4:	68bb      	ldr	r3, [r7, #8]
 8007de6:	f003 031f 	and.w	r3, r3, #31
 8007dea:	6879      	ldr	r1, [r7, #4]
 8007dec:	fa01 f303 	lsl.w	r3, r1, r3
 8007df0:	431a      	orrs	r2, r3
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	621a      	str	r2, [r3, #32]
}
 8007df6:	bf00      	nop
 8007df8:	371c      	adds	r7, #28
 8007dfa:	46bd      	mov	sp, r7
 8007dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e00:	4770      	bx	lr
	...

08007e04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007e04:	b480      	push	{r7}
 8007e06:	b085      	sub	sp, #20
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	6078      	str	r0, [r7, #4]
 8007e0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e14:	2b01      	cmp	r3, #1
 8007e16:	d101      	bne.n	8007e1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007e18:	2302      	movs	r3, #2
 8007e1a:	e05a      	b.n	8007ed2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2201      	movs	r2, #1
 8007e20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2202      	movs	r2, #2
 8007e28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	685b      	ldr	r3, [r3, #4]
 8007e32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	689b      	ldr	r3, [r3, #8]
 8007e3a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e42:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007e44:	683b      	ldr	r3, [r7, #0]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	68fa      	ldr	r2, [r7, #12]
 8007e4a:	4313      	orrs	r3, r2
 8007e4c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	68fa      	ldr	r2, [r7, #12]
 8007e54:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	4a21      	ldr	r2, [pc, #132]	; (8007ee0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007e5c:	4293      	cmp	r3, r2
 8007e5e:	d022      	beq.n	8007ea6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e68:	d01d      	beq.n	8007ea6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	4a1d      	ldr	r2, [pc, #116]	; (8007ee4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007e70:	4293      	cmp	r3, r2
 8007e72:	d018      	beq.n	8007ea6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	4a1b      	ldr	r2, [pc, #108]	; (8007ee8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007e7a:	4293      	cmp	r3, r2
 8007e7c:	d013      	beq.n	8007ea6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	4a1a      	ldr	r2, [pc, #104]	; (8007eec <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007e84:	4293      	cmp	r3, r2
 8007e86:	d00e      	beq.n	8007ea6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	4a18      	ldr	r2, [pc, #96]	; (8007ef0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007e8e:	4293      	cmp	r3, r2
 8007e90:	d009      	beq.n	8007ea6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	4a17      	ldr	r2, [pc, #92]	; (8007ef4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007e98:	4293      	cmp	r3, r2
 8007e9a:	d004      	beq.n	8007ea6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	4a15      	ldr	r2, [pc, #84]	; (8007ef8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007ea2:	4293      	cmp	r3, r2
 8007ea4:	d10c      	bne.n	8007ec0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007ea6:	68bb      	ldr	r3, [r7, #8]
 8007ea8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007eac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007eae:	683b      	ldr	r3, [r7, #0]
 8007eb0:	685b      	ldr	r3, [r3, #4]
 8007eb2:	68ba      	ldr	r2, [r7, #8]
 8007eb4:	4313      	orrs	r3, r2
 8007eb6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	68ba      	ldr	r2, [r7, #8]
 8007ebe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	2201      	movs	r2, #1
 8007ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2200      	movs	r2, #0
 8007ecc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007ed0:	2300      	movs	r3, #0
}
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	3714      	adds	r7, #20
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007edc:	4770      	bx	lr
 8007ede:	bf00      	nop
 8007ee0:	40010000 	.word	0x40010000
 8007ee4:	40000400 	.word	0x40000400
 8007ee8:	40000800 	.word	0x40000800
 8007eec:	40000c00 	.word	0x40000c00
 8007ef0:	40010400 	.word	0x40010400
 8007ef4:	40014000 	.word	0x40014000
 8007ef8:	40001800 	.word	0x40001800

08007efc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007efc:	b480      	push	{r7}
 8007efe:	b083      	sub	sp, #12
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007f04:	bf00      	nop
 8007f06:	370c      	adds	r7, #12
 8007f08:	46bd      	mov	sp, r7
 8007f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0e:	4770      	bx	lr

08007f10 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007f10:	b480      	push	{r7}
 8007f12:	b083      	sub	sp, #12
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007f18:	bf00      	nop
 8007f1a:	370c      	adds	r7, #12
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f22:	4770      	bx	lr

08007f24 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007f24:	b580      	push	{r7, lr}
 8007f26:	b082      	sub	sp, #8
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d101      	bne.n	8007f36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007f32:	2301      	movs	r3, #1
 8007f34:	e03f      	b.n	8007fb6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f3c:	b2db      	uxtb	r3, r3
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d106      	bne.n	8007f50 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	2200      	movs	r2, #0
 8007f46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007f4a:	6878      	ldr	r0, [r7, #4]
 8007f4c:	f7fb f964 	bl	8003218 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2224      	movs	r2, #36	; 0x24
 8007f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	68da      	ldr	r2, [r3, #12]
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007f66:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007f68:	6878      	ldr	r0, [r7, #4]
 8007f6a:	f000 fddb 	bl	8008b24 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	691a      	ldr	r2, [r3, #16]
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007f7c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	695a      	ldr	r2, [r3, #20]
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007f8c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	68da      	ldr	r2, [r3, #12]
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007f9c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2220      	movs	r2, #32
 8007fa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	2220      	movs	r2, #32
 8007fb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007fb4:	2300      	movs	r3, #0
}
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	3708      	adds	r7, #8
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	bd80      	pop	{r7, pc}

08007fbe <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007fbe:	b580      	push	{r7, lr}
 8007fc0:	b08a      	sub	sp, #40	; 0x28
 8007fc2:	af02      	add	r7, sp, #8
 8007fc4:	60f8      	str	r0, [r7, #12]
 8007fc6:	60b9      	str	r1, [r7, #8]
 8007fc8:	603b      	str	r3, [r7, #0]
 8007fca:	4613      	mov	r3, r2
 8007fcc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007fce:	2300      	movs	r3, #0
 8007fd0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007fd8:	b2db      	uxtb	r3, r3
 8007fda:	2b20      	cmp	r3, #32
 8007fdc:	d17c      	bne.n	80080d8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007fde:	68bb      	ldr	r3, [r7, #8]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d002      	beq.n	8007fea <HAL_UART_Transmit+0x2c>
 8007fe4:	88fb      	ldrh	r3, [r7, #6]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d101      	bne.n	8007fee <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007fea:	2301      	movs	r3, #1
 8007fec:	e075      	b.n	80080da <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007ff4:	2b01      	cmp	r3, #1
 8007ff6:	d101      	bne.n	8007ffc <HAL_UART_Transmit+0x3e>
 8007ff8:	2302      	movs	r3, #2
 8007ffa:	e06e      	b.n	80080da <HAL_UART_Transmit+0x11c>
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	2201      	movs	r2, #1
 8008000:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	2200      	movs	r2, #0
 8008008:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	2221      	movs	r2, #33	; 0x21
 800800e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008012:	f7fb fa1f 	bl	8003454 <HAL_GetTick>
 8008016:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	88fa      	ldrh	r2, [r7, #6]
 800801c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	88fa      	ldrh	r2, [r7, #6]
 8008022:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	689b      	ldr	r3, [r3, #8]
 8008028:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800802c:	d108      	bne.n	8008040 <HAL_UART_Transmit+0x82>
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	691b      	ldr	r3, [r3, #16]
 8008032:	2b00      	cmp	r3, #0
 8008034:	d104      	bne.n	8008040 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8008036:	2300      	movs	r3, #0
 8008038:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800803a:	68bb      	ldr	r3, [r7, #8]
 800803c:	61bb      	str	r3, [r7, #24]
 800803e:	e003      	b.n	8008048 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008040:	68bb      	ldr	r3, [r7, #8]
 8008042:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008044:	2300      	movs	r3, #0
 8008046:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	2200      	movs	r2, #0
 800804c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8008050:	e02a      	b.n	80080a8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	9300      	str	r3, [sp, #0]
 8008056:	697b      	ldr	r3, [r7, #20]
 8008058:	2200      	movs	r2, #0
 800805a:	2180      	movs	r1, #128	; 0x80
 800805c:	68f8      	ldr	r0, [r7, #12]
 800805e:	f000 fb1f 	bl	80086a0 <UART_WaitOnFlagUntilTimeout>
 8008062:	4603      	mov	r3, r0
 8008064:	2b00      	cmp	r3, #0
 8008066:	d001      	beq.n	800806c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8008068:	2303      	movs	r3, #3
 800806a:	e036      	b.n	80080da <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800806c:	69fb      	ldr	r3, [r7, #28]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d10b      	bne.n	800808a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008072:	69bb      	ldr	r3, [r7, #24]
 8008074:	881b      	ldrh	r3, [r3, #0]
 8008076:	461a      	mov	r2, r3
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008080:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008082:	69bb      	ldr	r3, [r7, #24]
 8008084:	3302      	adds	r3, #2
 8008086:	61bb      	str	r3, [r7, #24]
 8008088:	e007      	b.n	800809a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800808a:	69fb      	ldr	r3, [r7, #28]
 800808c:	781a      	ldrb	r2, [r3, #0]
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008094:	69fb      	ldr	r3, [r7, #28]
 8008096:	3301      	adds	r3, #1
 8008098:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800809e:	b29b      	uxth	r3, r3
 80080a0:	3b01      	subs	r3, #1
 80080a2:	b29a      	uxth	r2, r3
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80080ac:	b29b      	uxth	r3, r3
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d1cf      	bne.n	8008052 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80080b2:	683b      	ldr	r3, [r7, #0]
 80080b4:	9300      	str	r3, [sp, #0]
 80080b6:	697b      	ldr	r3, [r7, #20]
 80080b8:	2200      	movs	r2, #0
 80080ba:	2140      	movs	r1, #64	; 0x40
 80080bc:	68f8      	ldr	r0, [r7, #12]
 80080be:	f000 faef 	bl	80086a0 <UART_WaitOnFlagUntilTimeout>
 80080c2:	4603      	mov	r3, r0
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d001      	beq.n	80080cc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80080c8:	2303      	movs	r3, #3
 80080ca:	e006      	b.n	80080da <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	2220      	movs	r2, #32
 80080d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80080d4:	2300      	movs	r3, #0
 80080d6:	e000      	b.n	80080da <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80080d8:	2302      	movs	r3, #2
  }
}
 80080da:	4618      	mov	r0, r3
 80080dc:	3720      	adds	r7, #32
 80080de:	46bd      	mov	sp, r7
 80080e0:	bd80      	pop	{r7, pc}

080080e2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80080e2:	b580      	push	{r7, lr}
 80080e4:	b084      	sub	sp, #16
 80080e6:	af00      	add	r7, sp, #0
 80080e8:	60f8      	str	r0, [r7, #12]
 80080ea:	60b9      	str	r1, [r7, #8]
 80080ec:	4613      	mov	r3, r2
 80080ee:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80080f6:	b2db      	uxtb	r3, r3
 80080f8:	2b20      	cmp	r3, #32
 80080fa:	d11d      	bne.n	8008138 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80080fc:	68bb      	ldr	r3, [r7, #8]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d002      	beq.n	8008108 <HAL_UART_Receive_IT+0x26>
 8008102:	88fb      	ldrh	r3, [r7, #6]
 8008104:	2b00      	cmp	r3, #0
 8008106:	d101      	bne.n	800810c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008108:	2301      	movs	r3, #1
 800810a:	e016      	b.n	800813a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008112:	2b01      	cmp	r3, #1
 8008114:	d101      	bne.n	800811a <HAL_UART_Receive_IT+0x38>
 8008116:	2302      	movs	r3, #2
 8008118:	e00f      	b.n	800813a <HAL_UART_Receive_IT+0x58>
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	2201      	movs	r2, #1
 800811e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	2200      	movs	r2, #0
 8008126:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008128:	88fb      	ldrh	r3, [r7, #6]
 800812a:	461a      	mov	r2, r3
 800812c:	68b9      	ldr	r1, [r7, #8]
 800812e:	68f8      	ldr	r0, [r7, #12]
 8008130:	f000 fb24 	bl	800877c <UART_Start_Receive_IT>
 8008134:	4603      	mov	r3, r0
 8008136:	e000      	b.n	800813a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8008138:	2302      	movs	r3, #2
  }
}
 800813a:	4618      	mov	r0, r3
 800813c:	3710      	adds	r7, #16
 800813e:	46bd      	mov	sp, r7
 8008140:	bd80      	pop	{r7, pc}
	...

08008144 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008144:	b580      	push	{r7, lr}
 8008146:	b0ba      	sub	sp, #232	; 0xe8
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	68db      	ldr	r3, [r3, #12]
 800815c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	695b      	ldr	r3, [r3, #20]
 8008166:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800816a:	2300      	movs	r3, #0
 800816c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008170:	2300      	movs	r3, #0
 8008172:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008176:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800817a:	f003 030f 	and.w	r3, r3, #15
 800817e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8008182:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008186:	2b00      	cmp	r3, #0
 8008188:	d10f      	bne.n	80081aa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800818a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800818e:	f003 0320 	and.w	r3, r3, #32
 8008192:	2b00      	cmp	r3, #0
 8008194:	d009      	beq.n	80081aa <HAL_UART_IRQHandler+0x66>
 8008196:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800819a:	f003 0320 	and.w	r3, r3, #32
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d003      	beq.n	80081aa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80081a2:	6878      	ldr	r0, [r7, #4]
 80081a4:	f000 fc03 	bl	80089ae <UART_Receive_IT>
      return;
 80081a8:	e256      	b.n	8008658 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80081aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	f000 80de 	beq.w	8008370 <HAL_UART_IRQHandler+0x22c>
 80081b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80081b8:	f003 0301 	and.w	r3, r3, #1
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d106      	bne.n	80081ce <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80081c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80081c4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	f000 80d1 	beq.w	8008370 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80081ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80081d2:	f003 0301 	and.w	r3, r3, #1
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d00b      	beq.n	80081f2 <HAL_UART_IRQHandler+0xae>
 80081da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80081de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d005      	beq.n	80081f2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081ea:	f043 0201 	orr.w	r2, r3, #1
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80081f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80081f6:	f003 0304 	and.w	r3, r3, #4
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d00b      	beq.n	8008216 <HAL_UART_IRQHandler+0xd2>
 80081fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008202:	f003 0301 	and.w	r3, r3, #1
 8008206:	2b00      	cmp	r3, #0
 8008208:	d005      	beq.n	8008216 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800820e:	f043 0202 	orr.w	r2, r3, #2
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008216:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800821a:	f003 0302 	and.w	r3, r3, #2
 800821e:	2b00      	cmp	r3, #0
 8008220:	d00b      	beq.n	800823a <HAL_UART_IRQHandler+0xf6>
 8008222:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008226:	f003 0301 	and.w	r3, r3, #1
 800822a:	2b00      	cmp	r3, #0
 800822c:	d005      	beq.n	800823a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008232:	f043 0204 	orr.w	r2, r3, #4
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800823a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800823e:	f003 0308 	and.w	r3, r3, #8
 8008242:	2b00      	cmp	r3, #0
 8008244:	d011      	beq.n	800826a <HAL_UART_IRQHandler+0x126>
 8008246:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800824a:	f003 0320 	and.w	r3, r3, #32
 800824e:	2b00      	cmp	r3, #0
 8008250:	d105      	bne.n	800825e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008252:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008256:	f003 0301 	and.w	r3, r3, #1
 800825a:	2b00      	cmp	r3, #0
 800825c:	d005      	beq.n	800826a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008262:	f043 0208 	orr.w	r2, r3, #8
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800826e:	2b00      	cmp	r3, #0
 8008270:	f000 81ed 	beq.w	800864e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008274:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008278:	f003 0320 	and.w	r3, r3, #32
 800827c:	2b00      	cmp	r3, #0
 800827e:	d008      	beq.n	8008292 <HAL_UART_IRQHandler+0x14e>
 8008280:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008284:	f003 0320 	and.w	r3, r3, #32
 8008288:	2b00      	cmp	r3, #0
 800828a:	d002      	beq.n	8008292 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800828c:	6878      	ldr	r0, [r7, #4]
 800828e:	f000 fb8e 	bl	80089ae <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	695b      	ldr	r3, [r3, #20]
 8008298:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800829c:	2b40      	cmp	r3, #64	; 0x40
 800829e:	bf0c      	ite	eq
 80082a0:	2301      	moveq	r3, #1
 80082a2:	2300      	movne	r3, #0
 80082a4:	b2db      	uxtb	r3, r3
 80082a6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082ae:	f003 0308 	and.w	r3, r3, #8
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d103      	bne.n	80082be <HAL_UART_IRQHandler+0x17a>
 80082b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d04f      	beq.n	800835e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	f000 fa96 	bl	80087f0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	695b      	ldr	r3, [r3, #20]
 80082ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082ce:	2b40      	cmp	r3, #64	; 0x40
 80082d0:	d141      	bne.n	8008356 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	3314      	adds	r3, #20
 80082d8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80082e0:	e853 3f00 	ldrex	r3, [r3]
 80082e4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80082e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80082ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80082f0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	3314      	adds	r3, #20
 80082fa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80082fe:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008302:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008306:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800830a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800830e:	e841 2300 	strex	r3, r2, [r1]
 8008312:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008316:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800831a:	2b00      	cmp	r3, #0
 800831c:	d1d9      	bne.n	80082d2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008322:	2b00      	cmp	r3, #0
 8008324:	d013      	beq.n	800834e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800832a:	4a7d      	ldr	r2, [pc, #500]	; (8008520 <HAL_UART_IRQHandler+0x3dc>)
 800832c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008332:	4618      	mov	r0, r3
 8008334:	f7fb ff58 	bl	80041e8 <HAL_DMA_Abort_IT>
 8008338:	4603      	mov	r3, r0
 800833a:	2b00      	cmp	r3, #0
 800833c:	d016      	beq.n	800836c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008342:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008344:	687a      	ldr	r2, [r7, #4]
 8008346:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008348:	4610      	mov	r0, r2
 800834a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800834c:	e00e      	b.n	800836c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800834e:	6878      	ldr	r0, [r7, #4]
 8008350:	f000 f990 	bl	8008674 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008354:	e00a      	b.n	800836c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008356:	6878      	ldr	r0, [r7, #4]
 8008358:	f000 f98c 	bl	8008674 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800835c:	e006      	b.n	800836c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800835e:	6878      	ldr	r0, [r7, #4]
 8008360:	f000 f988 	bl	8008674 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2200      	movs	r2, #0
 8008368:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800836a:	e170      	b.n	800864e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800836c:	bf00      	nop
    return;
 800836e:	e16e      	b.n	800864e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008374:	2b01      	cmp	r3, #1
 8008376:	f040 814a 	bne.w	800860e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800837a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800837e:	f003 0310 	and.w	r3, r3, #16
 8008382:	2b00      	cmp	r3, #0
 8008384:	f000 8143 	beq.w	800860e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008388:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800838c:	f003 0310 	and.w	r3, r3, #16
 8008390:	2b00      	cmp	r3, #0
 8008392:	f000 813c 	beq.w	800860e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008396:	2300      	movs	r3, #0
 8008398:	60bb      	str	r3, [r7, #8]
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	60bb      	str	r3, [r7, #8]
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	685b      	ldr	r3, [r3, #4]
 80083a8:	60bb      	str	r3, [r7, #8]
 80083aa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	695b      	ldr	r3, [r3, #20]
 80083b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083b6:	2b40      	cmp	r3, #64	; 0x40
 80083b8:	f040 80b4 	bne.w	8008524 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	685b      	ldr	r3, [r3, #4]
 80083c4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80083c8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	f000 8140 	beq.w	8008652 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80083d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80083da:	429a      	cmp	r2, r3
 80083dc:	f080 8139 	bcs.w	8008652 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80083e6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083ec:	69db      	ldr	r3, [r3, #28]
 80083ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80083f2:	f000 8088 	beq.w	8008506 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	330c      	adds	r3, #12
 80083fc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008400:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008404:	e853 3f00 	ldrex	r3, [r3]
 8008408:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800840c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008410:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008414:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	330c      	adds	r3, #12
 800841e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008422:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008426:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800842a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800842e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008432:	e841 2300 	strex	r3, r2, [r1]
 8008436:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800843a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800843e:	2b00      	cmp	r3, #0
 8008440:	d1d9      	bne.n	80083f6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	3314      	adds	r3, #20
 8008448:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800844a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800844c:	e853 3f00 	ldrex	r3, [r3]
 8008450:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008452:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008454:	f023 0301 	bic.w	r3, r3, #1
 8008458:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	3314      	adds	r3, #20
 8008462:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008466:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800846a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800846c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800846e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008472:	e841 2300 	strex	r3, r2, [r1]
 8008476:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008478:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800847a:	2b00      	cmp	r3, #0
 800847c:	d1e1      	bne.n	8008442 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	3314      	adds	r3, #20
 8008484:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008486:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008488:	e853 3f00 	ldrex	r3, [r3]
 800848c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800848e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008490:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008494:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	3314      	adds	r3, #20
 800849e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80084a2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80084a4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084a6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80084a8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80084aa:	e841 2300 	strex	r3, r2, [r1]
 80084ae:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80084b0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d1e3      	bne.n	800847e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2220      	movs	r2, #32
 80084ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2200      	movs	r2, #0
 80084c2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	330c      	adds	r3, #12
 80084ca:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80084ce:	e853 3f00 	ldrex	r3, [r3]
 80084d2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80084d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80084d6:	f023 0310 	bic.w	r3, r3, #16
 80084da:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	330c      	adds	r3, #12
 80084e4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80084e8:	65ba      	str	r2, [r7, #88]	; 0x58
 80084ea:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ec:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80084ee:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80084f0:	e841 2300 	strex	r3, r2, [r1]
 80084f4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80084f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d1e3      	bne.n	80084c4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008500:	4618      	mov	r0, r3
 8008502:	f7fb fe01 	bl	8004108 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800850e:	b29b      	uxth	r3, r3
 8008510:	1ad3      	subs	r3, r2, r3
 8008512:	b29b      	uxth	r3, r3
 8008514:	4619      	mov	r1, r3
 8008516:	6878      	ldr	r0, [r7, #4]
 8008518:	f000 f8b6 	bl	8008688 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800851c:	e099      	b.n	8008652 <HAL_UART_IRQHandler+0x50e>
 800851e:	bf00      	nop
 8008520:	080088b7 	.word	0x080088b7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800852c:	b29b      	uxth	r3, r3
 800852e:	1ad3      	subs	r3, r2, r3
 8008530:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008538:	b29b      	uxth	r3, r3
 800853a:	2b00      	cmp	r3, #0
 800853c:	f000 808b 	beq.w	8008656 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008540:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008544:	2b00      	cmp	r3, #0
 8008546:	f000 8086 	beq.w	8008656 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	330c      	adds	r3, #12
 8008550:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008552:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008554:	e853 3f00 	ldrex	r3, [r3]
 8008558:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800855a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800855c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008560:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	330c      	adds	r3, #12
 800856a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800856e:	647a      	str	r2, [r7, #68]	; 0x44
 8008570:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008572:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008574:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008576:	e841 2300 	strex	r3, r2, [r1]
 800857a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800857c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800857e:	2b00      	cmp	r3, #0
 8008580:	d1e3      	bne.n	800854a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	3314      	adds	r3, #20
 8008588:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800858a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800858c:	e853 3f00 	ldrex	r3, [r3]
 8008590:	623b      	str	r3, [r7, #32]
   return(result);
 8008592:	6a3b      	ldr	r3, [r7, #32]
 8008594:	f023 0301 	bic.w	r3, r3, #1
 8008598:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	3314      	adds	r3, #20
 80085a2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80085a6:	633a      	str	r2, [r7, #48]	; 0x30
 80085a8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085aa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80085ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80085ae:	e841 2300 	strex	r3, r2, [r1]
 80085b2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80085b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d1e3      	bne.n	8008582 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	2220      	movs	r2, #32
 80085be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	2200      	movs	r2, #0
 80085c6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	330c      	adds	r3, #12
 80085ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085d0:	693b      	ldr	r3, [r7, #16]
 80085d2:	e853 3f00 	ldrex	r3, [r3]
 80085d6:	60fb      	str	r3, [r7, #12]
   return(result);
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	f023 0310 	bic.w	r3, r3, #16
 80085de:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	330c      	adds	r3, #12
 80085e8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80085ec:	61fa      	str	r2, [r7, #28]
 80085ee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085f0:	69b9      	ldr	r1, [r7, #24]
 80085f2:	69fa      	ldr	r2, [r7, #28]
 80085f4:	e841 2300 	strex	r3, r2, [r1]
 80085f8:	617b      	str	r3, [r7, #20]
   return(result);
 80085fa:	697b      	ldr	r3, [r7, #20]
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d1e3      	bne.n	80085c8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008600:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008604:	4619      	mov	r1, r3
 8008606:	6878      	ldr	r0, [r7, #4]
 8008608:	f000 f83e 	bl	8008688 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800860c:	e023      	b.n	8008656 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800860e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008612:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008616:	2b00      	cmp	r3, #0
 8008618:	d009      	beq.n	800862e <HAL_UART_IRQHandler+0x4ea>
 800861a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800861e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008622:	2b00      	cmp	r3, #0
 8008624:	d003      	beq.n	800862e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008626:	6878      	ldr	r0, [r7, #4]
 8008628:	f000 f959 	bl	80088de <UART_Transmit_IT>
    return;
 800862c:	e014      	b.n	8008658 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800862e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008632:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008636:	2b00      	cmp	r3, #0
 8008638:	d00e      	beq.n	8008658 <HAL_UART_IRQHandler+0x514>
 800863a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800863e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008642:	2b00      	cmp	r3, #0
 8008644:	d008      	beq.n	8008658 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8008646:	6878      	ldr	r0, [r7, #4]
 8008648:	f000 f999 	bl	800897e <UART_EndTransmit_IT>
    return;
 800864c:	e004      	b.n	8008658 <HAL_UART_IRQHandler+0x514>
    return;
 800864e:	bf00      	nop
 8008650:	e002      	b.n	8008658 <HAL_UART_IRQHandler+0x514>
      return;
 8008652:	bf00      	nop
 8008654:	e000      	b.n	8008658 <HAL_UART_IRQHandler+0x514>
      return;
 8008656:	bf00      	nop
  }
}
 8008658:	37e8      	adds	r7, #232	; 0xe8
 800865a:	46bd      	mov	sp, r7
 800865c:	bd80      	pop	{r7, pc}
 800865e:	bf00      	nop

08008660 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008660:	b480      	push	{r7}
 8008662:	b083      	sub	sp, #12
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008668:	bf00      	nop
 800866a:	370c      	adds	r7, #12
 800866c:	46bd      	mov	sp, r7
 800866e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008672:	4770      	bx	lr

08008674 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008674:	b480      	push	{r7}
 8008676:	b083      	sub	sp, #12
 8008678:	af00      	add	r7, sp, #0
 800867a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800867c:	bf00      	nop
 800867e:	370c      	adds	r7, #12
 8008680:	46bd      	mov	sp, r7
 8008682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008686:	4770      	bx	lr

08008688 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008688:	b480      	push	{r7}
 800868a:	b083      	sub	sp, #12
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
 8008690:	460b      	mov	r3, r1
 8008692:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008694:	bf00      	nop
 8008696:	370c      	adds	r7, #12
 8008698:	46bd      	mov	sp, r7
 800869a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869e:	4770      	bx	lr

080086a0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80086a0:	b580      	push	{r7, lr}
 80086a2:	b090      	sub	sp, #64	; 0x40
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	60f8      	str	r0, [r7, #12]
 80086a8:	60b9      	str	r1, [r7, #8]
 80086aa:	603b      	str	r3, [r7, #0]
 80086ac:	4613      	mov	r3, r2
 80086ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80086b0:	e050      	b.n	8008754 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80086b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80086b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086b8:	d04c      	beq.n	8008754 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80086ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d007      	beq.n	80086d0 <UART_WaitOnFlagUntilTimeout+0x30>
 80086c0:	f7fa fec8 	bl	8003454 <HAL_GetTick>
 80086c4:	4602      	mov	r2, r0
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	1ad3      	subs	r3, r2, r3
 80086ca:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80086cc:	429a      	cmp	r2, r3
 80086ce:	d241      	bcs.n	8008754 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	330c      	adds	r3, #12
 80086d6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086da:	e853 3f00 	ldrex	r3, [r3]
 80086de:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80086e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086e2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80086e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	330c      	adds	r3, #12
 80086ee:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80086f0:	637a      	str	r2, [r7, #52]	; 0x34
 80086f2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086f4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80086f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80086f8:	e841 2300 	strex	r3, r2, [r1]
 80086fc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80086fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008700:	2b00      	cmp	r3, #0
 8008702:	d1e5      	bne.n	80086d0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	3314      	adds	r3, #20
 800870a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800870c:	697b      	ldr	r3, [r7, #20]
 800870e:	e853 3f00 	ldrex	r3, [r3]
 8008712:	613b      	str	r3, [r7, #16]
   return(result);
 8008714:	693b      	ldr	r3, [r7, #16]
 8008716:	f023 0301 	bic.w	r3, r3, #1
 800871a:	63bb      	str	r3, [r7, #56]	; 0x38
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	3314      	adds	r3, #20
 8008722:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008724:	623a      	str	r2, [r7, #32]
 8008726:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008728:	69f9      	ldr	r1, [r7, #28]
 800872a:	6a3a      	ldr	r2, [r7, #32]
 800872c:	e841 2300 	strex	r3, r2, [r1]
 8008730:	61bb      	str	r3, [r7, #24]
   return(result);
 8008732:	69bb      	ldr	r3, [r7, #24]
 8008734:	2b00      	cmp	r3, #0
 8008736:	d1e5      	bne.n	8008704 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	2220      	movs	r2, #32
 800873c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	2220      	movs	r2, #32
 8008744:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	2200      	movs	r2, #0
 800874c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008750:	2303      	movs	r3, #3
 8008752:	e00f      	b.n	8008774 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	681a      	ldr	r2, [r3, #0]
 800875a:	68bb      	ldr	r3, [r7, #8]
 800875c:	4013      	ands	r3, r2
 800875e:	68ba      	ldr	r2, [r7, #8]
 8008760:	429a      	cmp	r2, r3
 8008762:	bf0c      	ite	eq
 8008764:	2301      	moveq	r3, #1
 8008766:	2300      	movne	r3, #0
 8008768:	b2db      	uxtb	r3, r3
 800876a:	461a      	mov	r2, r3
 800876c:	79fb      	ldrb	r3, [r7, #7]
 800876e:	429a      	cmp	r2, r3
 8008770:	d09f      	beq.n	80086b2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008772:	2300      	movs	r3, #0
}
 8008774:	4618      	mov	r0, r3
 8008776:	3740      	adds	r7, #64	; 0x40
 8008778:	46bd      	mov	sp, r7
 800877a:	bd80      	pop	{r7, pc}

0800877c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800877c:	b480      	push	{r7}
 800877e:	b085      	sub	sp, #20
 8008780:	af00      	add	r7, sp, #0
 8008782:	60f8      	str	r0, [r7, #12]
 8008784:	60b9      	str	r1, [r7, #8]
 8008786:	4613      	mov	r3, r2
 8008788:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	68ba      	ldr	r2, [r7, #8]
 800878e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	88fa      	ldrh	r2, [r7, #6]
 8008794:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	88fa      	ldrh	r2, [r7, #6]
 800879a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	2200      	movs	r2, #0
 80087a0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	2222      	movs	r2, #34	; 0x22
 80087a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	2200      	movs	r2, #0
 80087ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	68da      	ldr	r2, [r3, #12]
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80087c0:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	695a      	ldr	r2, [r3, #20]
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	f042 0201 	orr.w	r2, r2, #1
 80087d0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	68da      	ldr	r2, [r3, #12]
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	f042 0220 	orr.w	r2, r2, #32
 80087e0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80087e2:	2300      	movs	r3, #0
}
 80087e4:	4618      	mov	r0, r3
 80087e6:	3714      	adds	r7, #20
 80087e8:	46bd      	mov	sp, r7
 80087ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ee:	4770      	bx	lr

080087f0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80087f0:	b480      	push	{r7}
 80087f2:	b095      	sub	sp, #84	; 0x54
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	330c      	adds	r3, #12
 80087fe:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008800:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008802:	e853 3f00 	ldrex	r3, [r3]
 8008806:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008808:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800880a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800880e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	330c      	adds	r3, #12
 8008816:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008818:	643a      	str	r2, [r7, #64]	; 0x40
 800881a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800881c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800881e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008820:	e841 2300 	strex	r3, r2, [r1]
 8008824:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008826:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008828:	2b00      	cmp	r3, #0
 800882a:	d1e5      	bne.n	80087f8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	3314      	adds	r3, #20
 8008832:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008834:	6a3b      	ldr	r3, [r7, #32]
 8008836:	e853 3f00 	ldrex	r3, [r3]
 800883a:	61fb      	str	r3, [r7, #28]
   return(result);
 800883c:	69fb      	ldr	r3, [r7, #28]
 800883e:	f023 0301 	bic.w	r3, r3, #1
 8008842:	64bb      	str	r3, [r7, #72]	; 0x48
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	3314      	adds	r3, #20
 800884a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800884c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800884e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008850:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008852:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008854:	e841 2300 	strex	r3, r2, [r1]
 8008858:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800885a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800885c:	2b00      	cmp	r3, #0
 800885e:	d1e5      	bne.n	800882c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008864:	2b01      	cmp	r3, #1
 8008866:	d119      	bne.n	800889c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	330c      	adds	r3, #12
 800886e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	e853 3f00 	ldrex	r3, [r3]
 8008876:	60bb      	str	r3, [r7, #8]
   return(result);
 8008878:	68bb      	ldr	r3, [r7, #8]
 800887a:	f023 0310 	bic.w	r3, r3, #16
 800887e:	647b      	str	r3, [r7, #68]	; 0x44
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	330c      	adds	r3, #12
 8008886:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008888:	61ba      	str	r2, [r7, #24]
 800888a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800888c:	6979      	ldr	r1, [r7, #20]
 800888e:	69ba      	ldr	r2, [r7, #24]
 8008890:	e841 2300 	strex	r3, r2, [r1]
 8008894:	613b      	str	r3, [r7, #16]
   return(result);
 8008896:	693b      	ldr	r3, [r7, #16]
 8008898:	2b00      	cmp	r3, #0
 800889a:	d1e5      	bne.n	8008868 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2220      	movs	r2, #32
 80088a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2200      	movs	r2, #0
 80088a8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80088aa:	bf00      	nop
 80088ac:	3754      	adds	r7, #84	; 0x54
 80088ae:	46bd      	mov	sp, r7
 80088b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b4:	4770      	bx	lr

080088b6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80088b6:	b580      	push	{r7, lr}
 80088b8:	b084      	sub	sp, #16
 80088ba:	af00      	add	r7, sp, #0
 80088bc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088c2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	2200      	movs	r2, #0
 80088c8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	2200      	movs	r2, #0
 80088ce:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80088d0:	68f8      	ldr	r0, [r7, #12]
 80088d2:	f7ff fecf 	bl	8008674 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80088d6:	bf00      	nop
 80088d8:	3710      	adds	r7, #16
 80088da:	46bd      	mov	sp, r7
 80088dc:	bd80      	pop	{r7, pc}

080088de <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80088de:	b480      	push	{r7}
 80088e0:	b085      	sub	sp, #20
 80088e2:	af00      	add	r7, sp, #0
 80088e4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80088ec:	b2db      	uxtb	r3, r3
 80088ee:	2b21      	cmp	r3, #33	; 0x21
 80088f0:	d13e      	bne.n	8008970 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	689b      	ldr	r3, [r3, #8]
 80088f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80088fa:	d114      	bne.n	8008926 <UART_Transmit_IT+0x48>
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	691b      	ldr	r3, [r3, #16]
 8008900:	2b00      	cmp	r3, #0
 8008902:	d110      	bne.n	8008926 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	6a1b      	ldr	r3, [r3, #32]
 8008908:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	881b      	ldrh	r3, [r3, #0]
 800890e:	461a      	mov	r2, r3
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008918:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	6a1b      	ldr	r3, [r3, #32]
 800891e:	1c9a      	adds	r2, r3, #2
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	621a      	str	r2, [r3, #32]
 8008924:	e008      	b.n	8008938 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	6a1b      	ldr	r3, [r3, #32]
 800892a:	1c59      	adds	r1, r3, #1
 800892c:	687a      	ldr	r2, [r7, #4]
 800892e:	6211      	str	r1, [r2, #32]
 8008930:	781a      	ldrb	r2, [r3, #0]
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800893c:	b29b      	uxth	r3, r3
 800893e:	3b01      	subs	r3, #1
 8008940:	b29b      	uxth	r3, r3
 8008942:	687a      	ldr	r2, [r7, #4]
 8008944:	4619      	mov	r1, r3
 8008946:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008948:	2b00      	cmp	r3, #0
 800894a:	d10f      	bne.n	800896c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	68da      	ldr	r2, [r3, #12]
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800895a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	68da      	ldr	r2, [r3, #12]
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800896a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800896c:	2300      	movs	r3, #0
 800896e:	e000      	b.n	8008972 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008970:	2302      	movs	r3, #2
  }
}
 8008972:	4618      	mov	r0, r3
 8008974:	3714      	adds	r7, #20
 8008976:	46bd      	mov	sp, r7
 8008978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897c:	4770      	bx	lr

0800897e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800897e:	b580      	push	{r7, lr}
 8008980:	b082      	sub	sp, #8
 8008982:	af00      	add	r7, sp, #0
 8008984:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	68da      	ldr	r2, [r3, #12]
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008994:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	2220      	movs	r2, #32
 800899a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800899e:	6878      	ldr	r0, [r7, #4]
 80089a0:	f7ff fe5e 	bl	8008660 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80089a4:	2300      	movs	r3, #0
}
 80089a6:	4618      	mov	r0, r3
 80089a8:	3708      	adds	r7, #8
 80089aa:	46bd      	mov	sp, r7
 80089ac:	bd80      	pop	{r7, pc}

080089ae <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80089ae:	b580      	push	{r7, lr}
 80089b0:	b08c      	sub	sp, #48	; 0x30
 80089b2:	af00      	add	r7, sp, #0
 80089b4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80089bc:	b2db      	uxtb	r3, r3
 80089be:	2b22      	cmp	r3, #34	; 0x22
 80089c0:	f040 80ab 	bne.w	8008b1a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	689b      	ldr	r3, [r3, #8]
 80089c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80089cc:	d117      	bne.n	80089fe <UART_Receive_IT+0x50>
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	691b      	ldr	r3, [r3, #16]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d113      	bne.n	80089fe <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80089d6:	2300      	movs	r3, #0
 80089d8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089de:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	685b      	ldr	r3, [r3, #4]
 80089e6:	b29b      	uxth	r3, r3
 80089e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80089ec:	b29a      	uxth	r2, r3
 80089ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089f0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089f6:	1c9a      	adds	r2, r3, #2
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	629a      	str	r2, [r3, #40]	; 0x28
 80089fc:	e026      	b.n	8008a4c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a02:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008a04:	2300      	movs	r3, #0
 8008a06:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	689b      	ldr	r3, [r3, #8]
 8008a0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a10:	d007      	beq.n	8008a22 <UART_Receive_IT+0x74>
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	689b      	ldr	r3, [r3, #8]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d10a      	bne.n	8008a30 <UART_Receive_IT+0x82>
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	691b      	ldr	r3, [r3, #16]
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d106      	bne.n	8008a30 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	685b      	ldr	r3, [r3, #4]
 8008a28:	b2da      	uxtb	r2, r3
 8008a2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a2c:	701a      	strb	r2, [r3, #0]
 8008a2e:	e008      	b.n	8008a42 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	685b      	ldr	r3, [r3, #4]
 8008a36:	b2db      	uxtb	r3, r3
 8008a38:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008a3c:	b2da      	uxtb	r2, r3
 8008a3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a40:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a46:	1c5a      	adds	r2, r3, #1
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008a50:	b29b      	uxth	r3, r3
 8008a52:	3b01      	subs	r3, #1
 8008a54:	b29b      	uxth	r3, r3
 8008a56:	687a      	ldr	r2, [r7, #4]
 8008a58:	4619      	mov	r1, r3
 8008a5a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d15a      	bne.n	8008b16 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	68da      	ldr	r2, [r3, #12]
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	f022 0220 	bic.w	r2, r2, #32
 8008a6e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	68da      	ldr	r2, [r3, #12]
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008a7e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	695a      	ldr	r2, [r3, #20]
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	f022 0201 	bic.w	r2, r2, #1
 8008a8e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	2220      	movs	r2, #32
 8008a94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a9c:	2b01      	cmp	r3, #1
 8008a9e:	d135      	bne.n	8008b0c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	330c      	adds	r3, #12
 8008aac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aae:	697b      	ldr	r3, [r7, #20]
 8008ab0:	e853 3f00 	ldrex	r3, [r3]
 8008ab4:	613b      	str	r3, [r7, #16]
   return(result);
 8008ab6:	693b      	ldr	r3, [r7, #16]
 8008ab8:	f023 0310 	bic.w	r3, r3, #16
 8008abc:	627b      	str	r3, [r7, #36]	; 0x24
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	330c      	adds	r3, #12
 8008ac4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ac6:	623a      	str	r2, [r7, #32]
 8008ac8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aca:	69f9      	ldr	r1, [r7, #28]
 8008acc:	6a3a      	ldr	r2, [r7, #32]
 8008ace:	e841 2300 	strex	r3, r2, [r1]
 8008ad2:	61bb      	str	r3, [r7, #24]
   return(result);
 8008ad4:	69bb      	ldr	r3, [r7, #24]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d1e5      	bne.n	8008aa6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	f003 0310 	and.w	r3, r3, #16
 8008ae4:	2b10      	cmp	r3, #16
 8008ae6:	d10a      	bne.n	8008afe <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008ae8:	2300      	movs	r3, #0
 8008aea:	60fb      	str	r3, [r7, #12]
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	60fb      	str	r3, [r7, #12]
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	685b      	ldr	r3, [r3, #4]
 8008afa:	60fb      	str	r3, [r7, #12]
 8008afc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008b02:	4619      	mov	r1, r3
 8008b04:	6878      	ldr	r0, [r7, #4]
 8008b06:	f7ff fdbf 	bl	8008688 <HAL_UARTEx_RxEventCallback>
 8008b0a:	e002      	b.n	8008b12 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008b0c:	6878      	ldr	r0, [r7, #4]
 8008b0e:	f7fa faeb 	bl	80030e8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008b12:	2300      	movs	r3, #0
 8008b14:	e002      	b.n	8008b1c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008b16:	2300      	movs	r3, #0
 8008b18:	e000      	b.n	8008b1c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008b1a:	2302      	movs	r3, #2
  }
}
 8008b1c:	4618      	mov	r0, r3
 8008b1e:	3730      	adds	r7, #48	; 0x30
 8008b20:	46bd      	mov	sp, r7
 8008b22:	bd80      	pop	{r7, pc}

08008b24 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008b24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b28:	b09f      	sub	sp, #124	; 0x7c
 8008b2a:	af00      	add	r7, sp, #0
 8008b2c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008b2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	691b      	ldr	r3, [r3, #16]
 8008b34:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008b38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b3a:	68d9      	ldr	r1, [r3, #12]
 8008b3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b3e:	681a      	ldr	r2, [r3, #0]
 8008b40:	ea40 0301 	orr.w	r3, r0, r1
 8008b44:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008b46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b48:	689a      	ldr	r2, [r3, #8]
 8008b4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b4c:	691b      	ldr	r3, [r3, #16]
 8008b4e:	431a      	orrs	r2, r3
 8008b50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b52:	695b      	ldr	r3, [r3, #20]
 8008b54:	431a      	orrs	r2, r3
 8008b56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b58:	69db      	ldr	r3, [r3, #28]
 8008b5a:	4313      	orrs	r3, r2
 8008b5c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8008b5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	68db      	ldr	r3, [r3, #12]
 8008b64:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008b68:	f021 010c 	bic.w	r1, r1, #12
 8008b6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b6e:	681a      	ldr	r2, [r3, #0]
 8008b70:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008b72:	430b      	orrs	r3, r1
 8008b74:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008b76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	695b      	ldr	r3, [r3, #20]
 8008b7c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008b80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b82:	6999      	ldr	r1, [r3, #24]
 8008b84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b86:	681a      	ldr	r2, [r3, #0]
 8008b88:	ea40 0301 	orr.w	r3, r0, r1
 8008b8c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008b8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b90:	681a      	ldr	r2, [r3, #0]
 8008b92:	4bc5      	ldr	r3, [pc, #788]	; (8008ea8 <UART_SetConfig+0x384>)
 8008b94:	429a      	cmp	r2, r3
 8008b96:	d004      	beq.n	8008ba2 <UART_SetConfig+0x7e>
 8008b98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b9a:	681a      	ldr	r2, [r3, #0]
 8008b9c:	4bc3      	ldr	r3, [pc, #780]	; (8008eac <UART_SetConfig+0x388>)
 8008b9e:	429a      	cmp	r2, r3
 8008ba0:	d103      	bne.n	8008baa <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008ba2:	f7fd fb83 	bl	80062ac <HAL_RCC_GetPCLK2Freq>
 8008ba6:	6778      	str	r0, [r7, #116]	; 0x74
 8008ba8:	e002      	b.n	8008bb0 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008baa:	f7fd fb6b 	bl	8006284 <HAL_RCC_GetPCLK1Freq>
 8008bae:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008bb0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008bb2:	69db      	ldr	r3, [r3, #28]
 8008bb4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008bb8:	f040 80b6 	bne.w	8008d28 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008bbc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008bbe:	461c      	mov	r4, r3
 8008bc0:	f04f 0500 	mov.w	r5, #0
 8008bc4:	4622      	mov	r2, r4
 8008bc6:	462b      	mov	r3, r5
 8008bc8:	1891      	adds	r1, r2, r2
 8008bca:	6439      	str	r1, [r7, #64]	; 0x40
 8008bcc:	415b      	adcs	r3, r3
 8008bce:	647b      	str	r3, [r7, #68]	; 0x44
 8008bd0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008bd4:	1912      	adds	r2, r2, r4
 8008bd6:	eb45 0303 	adc.w	r3, r5, r3
 8008bda:	f04f 0000 	mov.w	r0, #0
 8008bde:	f04f 0100 	mov.w	r1, #0
 8008be2:	00d9      	lsls	r1, r3, #3
 8008be4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008be8:	00d0      	lsls	r0, r2, #3
 8008bea:	4602      	mov	r2, r0
 8008bec:	460b      	mov	r3, r1
 8008bee:	1911      	adds	r1, r2, r4
 8008bf0:	6639      	str	r1, [r7, #96]	; 0x60
 8008bf2:	416b      	adcs	r3, r5
 8008bf4:	667b      	str	r3, [r7, #100]	; 0x64
 8008bf6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008bf8:	685b      	ldr	r3, [r3, #4]
 8008bfa:	461a      	mov	r2, r3
 8008bfc:	f04f 0300 	mov.w	r3, #0
 8008c00:	1891      	adds	r1, r2, r2
 8008c02:	63b9      	str	r1, [r7, #56]	; 0x38
 8008c04:	415b      	adcs	r3, r3
 8008c06:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008c08:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008c0c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8008c10:	f7f7 ff00 	bl	8000a14 <__aeabi_uldivmod>
 8008c14:	4602      	mov	r2, r0
 8008c16:	460b      	mov	r3, r1
 8008c18:	4ba5      	ldr	r3, [pc, #660]	; (8008eb0 <UART_SetConfig+0x38c>)
 8008c1a:	fba3 2302 	umull	r2, r3, r3, r2
 8008c1e:	095b      	lsrs	r3, r3, #5
 8008c20:	011e      	lsls	r6, r3, #4
 8008c22:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008c24:	461c      	mov	r4, r3
 8008c26:	f04f 0500 	mov.w	r5, #0
 8008c2a:	4622      	mov	r2, r4
 8008c2c:	462b      	mov	r3, r5
 8008c2e:	1891      	adds	r1, r2, r2
 8008c30:	6339      	str	r1, [r7, #48]	; 0x30
 8008c32:	415b      	adcs	r3, r3
 8008c34:	637b      	str	r3, [r7, #52]	; 0x34
 8008c36:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8008c3a:	1912      	adds	r2, r2, r4
 8008c3c:	eb45 0303 	adc.w	r3, r5, r3
 8008c40:	f04f 0000 	mov.w	r0, #0
 8008c44:	f04f 0100 	mov.w	r1, #0
 8008c48:	00d9      	lsls	r1, r3, #3
 8008c4a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008c4e:	00d0      	lsls	r0, r2, #3
 8008c50:	4602      	mov	r2, r0
 8008c52:	460b      	mov	r3, r1
 8008c54:	1911      	adds	r1, r2, r4
 8008c56:	65b9      	str	r1, [r7, #88]	; 0x58
 8008c58:	416b      	adcs	r3, r5
 8008c5a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008c5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008c5e:	685b      	ldr	r3, [r3, #4]
 8008c60:	461a      	mov	r2, r3
 8008c62:	f04f 0300 	mov.w	r3, #0
 8008c66:	1891      	adds	r1, r2, r2
 8008c68:	62b9      	str	r1, [r7, #40]	; 0x28
 8008c6a:	415b      	adcs	r3, r3
 8008c6c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008c6e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008c72:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8008c76:	f7f7 fecd 	bl	8000a14 <__aeabi_uldivmod>
 8008c7a:	4602      	mov	r2, r0
 8008c7c:	460b      	mov	r3, r1
 8008c7e:	4b8c      	ldr	r3, [pc, #560]	; (8008eb0 <UART_SetConfig+0x38c>)
 8008c80:	fba3 1302 	umull	r1, r3, r3, r2
 8008c84:	095b      	lsrs	r3, r3, #5
 8008c86:	2164      	movs	r1, #100	; 0x64
 8008c88:	fb01 f303 	mul.w	r3, r1, r3
 8008c8c:	1ad3      	subs	r3, r2, r3
 8008c8e:	00db      	lsls	r3, r3, #3
 8008c90:	3332      	adds	r3, #50	; 0x32
 8008c92:	4a87      	ldr	r2, [pc, #540]	; (8008eb0 <UART_SetConfig+0x38c>)
 8008c94:	fba2 2303 	umull	r2, r3, r2, r3
 8008c98:	095b      	lsrs	r3, r3, #5
 8008c9a:	005b      	lsls	r3, r3, #1
 8008c9c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008ca0:	441e      	add	r6, r3
 8008ca2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008ca4:	4618      	mov	r0, r3
 8008ca6:	f04f 0100 	mov.w	r1, #0
 8008caa:	4602      	mov	r2, r0
 8008cac:	460b      	mov	r3, r1
 8008cae:	1894      	adds	r4, r2, r2
 8008cb0:	623c      	str	r4, [r7, #32]
 8008cb2:	415b      	adcs	r3, r3
 8008cb4:	627b      	str	r3, [r7, #36]	; 0x24
 8008cb6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008cba:	1812      	adds	r2, r2, r0
 8008cbc:	eb41 0303 	adc.w	r3, r1, r3
 8008cc0:	f04f 0400 	mov.w	r4, #0
 8008cc4:	f04f 0500 	mov.w	r5, #0
 8008cc8:	00dd      	lsls	r5, r3, #3
 8008cca:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008cce:	00d4      	lsls	r4, r2, #3
 8008cd0:	4622      	mov	r2, r4
 8008cd2:	462b      	mov	r3, r5
 8008cd4:	1814      	adds	r4, r2, r0
 8008cd6:	653c      	str	r4, [r7, #80]	; 0x50
 8008cd8:	414b      	adcs	r3, r1
 8008cda:	657b      	str	r3, [r7, #84]	; 0x54
 8008cdc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008cde:	685b      	ldr	r3, [r3, #4]
 8008ce0:	461a      	mov	r2, r3
 8008ce2:	f04f 0300 	mov.w	r3, #0
 8008ce6:	1891      	adds	r1, r2, r2
 8008ce8:	61b9      	str	r1, [r7, #24]
 8008cea:	415b      	adcs	r3, r3
 8008cec:	61fb      	str	r3, [r7, #28]
 8008cee:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008cf2:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8008cf6:	f7f7 fe8d 	bl	8000a14 <__aeabi_uldivmod>
 8008cfa:	4602      	mov	r2, r0
 8008cfc:	460b      	mov	r3, r1
 8008cfe:	4b6c      	ldr	r3, [pc, #432]	; (8008eb0 <UART_SetConfig+0x38c>)
 8008d00:	fba3 1302 	umull	r1, r3, r3, r2
 8008d04:	095b      	lsrs	r3, r3, #5
 8008d06:	2164      	movs	r1, #100	; 0x64
 8008d08:	fb01 f303 	mul.w	r3, r1, r3
 8008d0c:	1ad3      	subs	r3, r2, r3
 8008d0e:	00db      	lsls	r3, r3, #3
 8008d10:	3332      	adds	r3, #50	; 0x32
 8008d12:	4a67      	ldr	r2, [pc, #412]	; (8008eb0 <UART_SetConfig+0x38c>)
 8008d14:	fba2 2303 	umull	r2, r3, r2, r3
 8008d18:	095b      	lsrs	r3, r3, #5
 8008d1a:	f003 0207 	and.w	r2, r3, #7
 8008d1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	4432      	add	r2, r6
 8008d24:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008d26:	e0b9      	b.n	8008e9c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008d28:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008d2a:	461c      	mov	r4, r3
 8008d2c:	f04f 0500 	mov.w	r5, #0
 8008d30:	4622      	mov	r2, r4
 8008d32:	462b      	mov	r3, r5
 8008d34:	1891      	adds	r1, r2, r2
 8008d36:	6139      	str	r1, [r7, #16]
 8008d38:	415b      	adcs	r3, r3
 8008d3a:	617b      	str	r3, [r7, #20]
 8008d3c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008d40:	1912      	adds	r2, r2, r4
 8008d42:	eb45 0303 	adc.w	r3, r5, r3
 8008d46:	f04f 0000 	mov.w	r0, #0
 8008d4a:	f04f 0100 	mov.w	r1, #0
 8008d4e:	00d9      	lsls	r1, r3, #3
 8008d50:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008d54:	00d0      	lsls	r0, r2, #3
 8008d56:	4602      	mov	r2, r0
 8008d58:	460b      	mov	r3, r1
 8008d5a:	eb12 0804 	adds.w	r8, r2, r4
 8008d5e:	eb43 0905 	adc.w	r9, r3, r5
 8008d62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008d64:	685b      	ldr	r3, [r3, #4]
 8008d66:	4618      	mov	r0, r3
 8008d68:	f04f 0100 	mov.w	r1, #0
 8008d6c:	f04f 0200 	mov.w	r2, #0
 8008d70:	f04f 0300 	mov.w	r3, #0
 8008d74:	008b      	lsls	r3, r1, #2
 8008d76:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008d7a:	0082      	lsls	r2, r0, #2
 8008d7c:	4640      	mov	r0, r8
 8008d7e:	4649      	mov	r1, r9
 8008d80:	f7f7 fe48 	bl	8000a14 <__aeabi_uldivmod>
 8008d84:	4602      	mov	r2, r0
 8008d86:	460b      	mov	r3, r1
 8008d88:	4b49      	ldr	r3, [pc, #292]	; (8008eb0 <UART_SetConfig+0x38c>)
 8008d8a:	fba3 2302 	umull	r2, r3, r3, r2
 8008d8e:	095b      	lsrs	r3, r3, #5
 8008d90:	011e      	lsls	r6, r3, #4
 8008d92:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008d94:	4618      	mov	r0, r3
 8008d96:	f04f 0100 	mov.w	r1, #0
 8008d9a:	4602      	mov	r2, r0
 8008d9c:	460b      	mov	r3, r1
 8008d9e:	1894      	adds	r4, r2, r2
 8008da0:	60bc      	str	r4, [r7, #8]
 8008da2:	415b      	adcs	r3, r3
 8008da4:	60fb      	str	r3, [r7, #12]
 8008da6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008daa:	1812      	adds	r2, r2, r0
 8008dac:	eb41 0303 	adc.w	r3, r1, r3
 8008db0:	f04f 0400 	mov.w	r4, #0
 8008db4:	f04f 0500 	mov.w	r5, #0
 8008db8:	00dd      	lsls	r5, r3, #3
 8008dba:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008dbe:	00d4      	lsls	r4, r2, #3
 8008dc0:	4622      	mov	r2, r4
 8008dc2:	462b      	mov	r3, r5
 8008dc4:	1814      	adds	r4, r2, r0
 8008dc6:	64bc      	str	r4, [r7, #72]	; 0x48
 8008dc8:	414b      	adcs	r3, r1
 8008dca:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008dcc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008dce:	685b      	ldr	r3, [r3, #4]
 8008dd0:	4618      	mov	r0, r3
 8008dd2:	f04f 0100 	mov.w	r1, #0
 8008dd6:	f04f 0200 	mov.w	r2, #0
 8008dda:	f04f 0300 	mov.w	r3, #0
 8008dde:	008b      	lsls	r3, r1, #2
 8008de0:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008de4:	0082      	lsls	r2, r0, #2
 8008de6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8008dea:	f7f7 fe13 	bl	8000a14 <__aeabi_uldivmod>
 8008dee:	4602      	mov	r2, r0
 8008df0:	460b      	mov	r3, r1
 8008df2:	4b2f      	ldr	r3, [pc, #188]	; (8008eb0 <UART_SetConfig+0x38c>)
 8008df4:	fba3 1302 	umull	r1, r3, r3, r2
 8008df8:	095b      	lsrs	r3, r3, #5
 8008dfa:	2164      	movs	r1, #100	; 0x64
 8008dfc:	fb01 f303 	mul.w	r3, r1, r3
 8008e00:	1ad3      	subs	r3, r2, r3
 8008e02:	011b      	lsls	r3, r3, #4
 8008e04:	3332      	adds	r3, #50	; 0x32
 8008e06:	4a2a      	ldr	r2, [pc, #168]	; (8008eb0 <UART_SetConfig+0x38c>)
 8008e08:	fba2 2303 	umull	r2, r3, r2, r3
 8008e0c:	095b      	lsrs	r3, r3, #5
 8008e0e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008e12:	441e      	add	r6, r3
 8008e14:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008e16:	4618      	mov	r0, r3
 8008e18:	f04f 0100 	mov.w	r1, #0
 8008e1c:	4602      	mov	r2, r0
 8008e1e:	460b      	mov	r3, r1
 8008e20:	1894      	adds	r4, r2, r2
 8008e22:	603c      	str	r4, [r7, #0]
 8008e24:	415b      	adcs	r3, r3
 8008e26:	607b      	str	r3, [r7, #4]
 8008e28:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008e2c:	1812      	adds	r2, r2, r0
 8008e2e:	eb41 0303 	adc.w	r3, r1, r3
 8008e32:	f04f 0400 	mov.w	r4, #0
 8008e36:	f04f 0500 	mov.w	r5, #0
 8008e3a:	00dd      	lsls	r5, r3, #3
 8008e3c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008e40:	00d4      	lsls	r4, r2, #3
 8008e42:	4622      	mov	r2, r4
 8008e44:	462b      	mov	r3, r5
 8008e46:	eb12 0a00 	adds.w	sl, r2, r0
 8008e4a:	eb43 0b01 	adc.w	fp, r3, r1
 8008e4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e50:	685b      	ldr	r3, [r3, #4]
 8008e52:	4618      	mov	r0, r3
 8008e54:	f04f 0100 	mov.w	r1, #0
 8008e58:	f04f 0200 	mov.w	r2, #0
 8008e5c:	f04f 0300 	mov.w	r3, #0
 8008e60:	008b      	lsls	r3, r1, #2
 8008e62:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008e66:	0082      	lsls	r2, r0, #2
 8008e68:	4650      	mov	r0, sl
 8008e6a:	4659      	mov	r1, fp
 8008e6c:	f7f7 fdd2 	bl	8000a14 <__aeabi_uldivmod>
 8008e70:	4602      	mov	r2, r0
 8008e72:	460b      	mov	r3, r1
 8008e74:	4b0e      	ldr	r3, [pc, #56]	; (8008eb0 <UART_SetConfig+0x38c>)
 8008e76:	fba3 1302 	umull	r1, r3, r3, r2
 8008e7a:	095b      	lsrs	r3, r3, #5
 8008e7c:	2164      	movs	r1, #100	; 0x64
 8008e7e:	fb01 f303 	mul.w	r3, r1, r3
 8008e82:	1ad3      	subs	r3, r2, r3
 8008e84:	011b      	lsls	r3, r3, #4
 8008e86:	3332      	adds	r3, #50	; 0x32
 8008e88:	4a09      	ldr	r2, [pc, #36]	; (8008eb0 <UART_SetConfig+0x38c>)
 8008e8a:	fba2 2303 	umull	r2, r3, r2, r3
 8008e8e:	095b      	lsrs	r3, r3, #5
 8008e90:	f003 020f 	and.w	r2, r3, #15
 8008e94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	4432      	add	r2, r6
 8008e9a:	609a      	str	r2, [r3, #8]
}
 8008e9c:	bf00      	nop
 8008e9e:	377c      	adds	r7, #124	; 0x7c
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ea6:	bf00      	nop
 8008ea8:	40011000 	.word	0x40011000
 8008eac:	40011400 	.word	0x40011400
 8008eb0:	51eb851f 	.word	0x51eb851f

08008eb4 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8008eb4:	b480      	push	{r7}
 8008eb6:	b085      	sub	sp, #20
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	6078      	str	r0, [r7, #4]
 8008ebc:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8008ec2:	683b      	ldr	r3, [r7, #0]
 8008ec4:	681a      	ldr	r2, [r3, #0]
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ecc:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8008ece:	68fa      	ldr	r2, [r7, #12]
 8008ed0:	4b20      	ldr	r3, [pc, #128]	; (8008f54 <FSMC_NORSRAM_Init+0xa0>)
 8008ed2:	4013      	ands	r3, r2
 8008ed4:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008ed6:	683b      	ldr	r3, [r7, #0]
 8008ed8:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8008eda:	683b      	ldr	r3, [r7, #0]
 8008edc:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008ede:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8008ee0:	683b      	ldr	r3, [r7, #0]
 8008ee2:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8008ee4:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8008ee6:	683b      	ldr	r3, [r7, #0]
 8008ee8:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8008eea:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8008eec:	683b      	ldr	r3, [r7, #0]
 8008eee:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8008ef0:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8008ef6:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8008efc:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8008efe:	683b      	ldr	r3, [r7, #0]
 8008f00:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8008f02:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8008f04:	683b      	ldr	r3, [r7, #0]
 8008f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 8008f08:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8008f0a:	683b      	ldr	r3, [r7, #0]
 8008f0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 8008f0e:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8008f10:	683b      	ldr	r3, [r7, #0]
 8008f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8008f14:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8008f16:	683b      	ldr	r3, [r7, #0]
 8008f18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 8008f1a:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 8008f20:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008f22:	68fa      	ldr	r2, [r7, #12]
 8008f24:	4313      	orrs	r3, r2
 8008f26:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8008f28:	683b      	ldr	r3, [r7, #0]
 8008f2a:	689b      	ldr	r3, [r3, #8]
 8008f2c:	2b08      	cmp	r3, #8
 8008f2e:	d103      	bne.n	8008f38 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f36:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8008f38:	683b      	ldr	r3, [r7, #0]
 8008f3a:	681a      	ldr	r2, [r3, #0]
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	68f9      	ldr	r1, [r7, #12]
 8008f40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8008f44:	2300      	movs	r3, #0
}
 8008f46:	4618      	mov	r0, r3
 8008f48:	3714      	adds	r7, #20
 8008f4a:	46bd      	mov	sp, r7
 8008f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f50:	4770      	bx	lr
 8008f52:	bf00      	nop
 8008f54:	fff00080 	.word	0xfff00080

08008f58 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8008f58:	b480      	push	{r7}
 8008f5a:	b087      	sub	sp, #28
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	60f8      	str	r0, [r7, #12]
 8008f60:	60b9      	str	r1, [r7, #8]
 8008f62:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8008f64:	2300      	movs	r3, #0
 8008f66:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	1c5a      	adds	r2, r3, #1
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f72:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8008f74:	697b      	ldr	r3, [r7, #20]
 8008f76:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8008f7a:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008f7c:	68bb      	ldr	r3, [r7, #8]
 8008f7e:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8008f80:	68bb      	ldr	r3, [r7, #8]
 8008f82:	685b      	ldr	r3, [r3, #4]
 8008f84:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008f86:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8008f88:	68bb      	ldr	r3, [r7, #8]
 8008f8a:	689b      	ldr	r3, [r3, #8]
 8008f8c:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8008f8e:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008f90:	68bb      	ldr	r3, [r7, #8]
 8008f92:	68db      	ldr	r3, [r3, #12]
 8008f94:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 8008f96:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8008f98:	68bb      	ldr	r3, [r7, #8]
 8008f9a:	691b      	ldr	r3, [r3, #16]
 8008f9c:	3b01      	subs	r3, #1
 8008f9e:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8008fa0:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8008fa2:	68bb      	ldr	r3, [r7, #8]
 8008fa4:	695b      	ldr	r3, [r3, #20]
 8008fa6:	3b02      	subs	r3, #2
 8008fa8:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8008faa:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8008fac:	68bb      	ldr	r3, [r7, #8]
 8008fae:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8008fb0:	4313      	orrs	r3, r2
 8008fb2:	697a      	ldr	r2, [r7, #20]
 8008fb4:	4313      	orrs	r3, r2
 8008fb6:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	1c5a      	adds	r2, r3, #1
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	6979      	ldr	r1, [r7, #20]
 8008fc0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8008fc4:	2300      	movs	r3, #0
}
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	371c      	adds	r7, #28
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd0:	4770      	bx	lr
	...

08008fd4 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8008fd4:	b480      	push	{r7}
 8008fd6:	b087      	sub	sp, #28
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	60f8      	str	r0, [r7, #12]
 8008fdc:	60b9      	str	r1, [r7, #8]
 8008fde:	607a      	str	r2, [r7, #4]
 8008fe0:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8008fe6:	683b      	ldr	r3, [r7, #0]
 8008fe8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008fec:	d122      	bne.n	8009034 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	687a      	ldr	r2, [r7, #4]
 8008ff2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ff6:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8008ff8:	697a      	ldr	r2, [r7, #20]
 8008ffa:	4b15      	ldr	r3, [pc, #84]	; (8009050 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8008ffc:	4013      	ands	r3, r2
 8008ffe:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8009000:	68bb      	ldr	r3, [r7, #8]
 8009002:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8009004:	68bb      	ldr	r3, [r7, #8]
 8009006:	685b      	ldr	r3, [r3, #4]
 8009008:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800900a:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 800900c:	68bb      	ldr	r3, [r7, #8]
 800900e:	689b      	ldr	r3, [r3, #8]
 8009010:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8009012:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8009014:	68bb      	ldr	r3, [r7, #8]
 8009016:	68db      	ldr	r3, [r3, #12]
 8009018:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 800901a:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 800901c:	68bb      	ldr	r3, [r7, #8]
 800901e:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8009020:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8009022:	697a      	ldr	r2, [r7, #20]
 8009024:	4313      	orrs	r3, r2
 8009026:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	687a      	ldr	r2, [r7, #4]
 800902c:	6979      	ldr	r1, [r7, #20]
 800902e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8009032:	e005      	b.n	8009040 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	687a      	ldr	r2, [r7, #4]
 8009038:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800903c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8009040:	2300      	movs	r3, #0
}
 8009042:	4618      	mov	r0, r3
 8009044:	371c      	adds	r7, #28
 8009046:	46bd      	mov	sp, r7
 8009048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800904c:	4770      	bx	lr
 800904e:	bf00      	nop
 8009050:	cff00000 	.word	0xcff00000

08009054 <__libc_init_array>:
 8009054:	b570      	push	{r4, r5, r6, lr}
 8009056:	4d0d      	ldr	r5, [pc, #52]	; (800908c <__libc_init_array+0x38>)
 8009058:	4c0d      	ldr	r4, [pc, #52]	; (8009090 <__libc_init_array+0x3c>)
 800905a:	1b64      	subs	r4, r4, r5
 800905c:	10a4      	asrs	r4, r4, #2
 800905e:	2600      	movs	r6, #0
 8009060:	42a6      	cmp	r6, r4
 8009062:	d109      	bne.n	8009078 <__libc_init_array+0x24>
 8009064:	4d0b      	ldr	r5, [pc, #44]	; (8009094 <__libc_init_array+0x40>)
 8009066:	4c0c      	ldr	r4, [pc, #48]	; (8009098 <__libc_init_array+0x44>)
 8009068:	f000 f820 	bl	80090ac <_init>
 800906c:	1b64      	subs	r4, r4, r5
 800906e:	10a4      	asrs	r4, r4, #2
 8009070:	2600      	movs	r6, #0
 8009072:	42a6      	cmp	r6, r4
 8009074:	d105      	bne.n	8009082 <__libc_init_array+0x2e>
 8009076:	bd70      	pop	{r4, r5, r6, pc}
 8009078:	f855 3b04 	ldr.w	r3, [r5], #4
 800907c:	4798      	blx	r3
 800907e:	3601      	adds	r6, #1
 8009080:	e7ee      	b.n	8009060 <__libc_init_array+0xc>
 8009082:	f855 3b04 	ldr.w	r3, [r5], #4
 8009086:	4798      	blx	r3
 8009088:	3601      	adds	r6, #1
 800908a:	e7f2      	b.n	8009072 <__libc_init_array+0x1e>
 800908c:	0800c0f4 	.word	0x0800c0f4
 8009090:	0800c0f4 	.word	0x0800c0f4
 8009094:	0800c0f4 	.word	0x0800c0f4
 8009098:	0800c0f8 	.word	0x0800c0f8

0800909c <memset>:
 800909c:	4402      	add	r2, r0
 800909e:	4603      	mov	r3, r0
 80090a0:	4293      	cmp	r3, r2
 80090a2:	d100      	bne.n	80090a6 <memset+0xa>
 80090a4:	4770      	bx	lr
 80090a6:	f803 1b01 	strb.w	r1, [r3], #1
 80090aa:	e7f9      	b.n	80090a0 <memset+0x4>

080090ac <_init>:
 80090ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090ae:	bf00      	nop
 80090b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090b2:	bc08      	pop	{r3}
 80090b4:	469e      	mov	lr, r3
 80090b6:	4770      	bx	lr

080090b8 <_fini>:
 80090b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090ba:	bf00      	nop
 80090bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090be:	bc08      	pop	{r3}
 80090c0:	469e      	mov	lr, r3
 80090c2:	4770      	bx	lr
