

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Sat Oct 28 18:18:24 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  3190538956|  3190538956|  31.905 sec|  31.905 sec|  3190538956|  3190538956|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+------------+------------+-----------+-----------+-----------+-------+----------+
        |                        |     Latency (cycles)    | Iteration |  Initiation Interval  |  Trip |          |
        |        Loop Name       |     min    |     max    |  Latency  |  achieved |   target  | Count | Pipelined|
        +------------------------+------------+------------+-----------+-----------+-----------+-------+----------+
        |- TILE_J                |  3190538955|  3190538955|  212702597|          -|          -|     15|        no|
        | + TILE_I               |   212702595|   212702595|   14180173|          -|          -|     15|        no|
        |  ++ TILE_I.1           |         625|         625|          1|          -|          -|    625|        no|
        |  ++ IN_BUFFER_BY       |        6925|        6925|        277|          -|          -|     25|        no|
        |   +++ IN_BUFFER_BX     |         275|         275|         11|          -|          -|     25|        no|
        |  ++ NOUT               |    14003776|    14003776|     218809|          -|          -|     64|        no|
        |   +++ TY               |      218807|      218807|      12871|          -|          -|     17|        no|
        |    ++++ TX             |       12869|       12869|        757|          -|          -|     17|        no|
        |     +++++ KY           |         747|         747|         83|          -|          -|      9|        no|
        |      ++++++ KX         |          81|          81|          9|          -|          -|      9|        no|
        |  ++ OUT_BUFFER_NOUT    |      150337|      150337|       2349|          -|          -|     64|        no|
        |   +++ OUT_BUFFER_TY    |        2346|        2346|        138|          -|          -|     17|        no|
        |    ++++ OUT_BUFFER_TX  |         136|         136|          8|          -|          -|     17|        no|
        |  ++ TILE_I.5           |       18496|       18496|          1|          -|          -|  18496|        no|
        +------------------------+------------+------------+-----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 57
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 4 5 
5 --> 6 17 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 6 
17 --> 38 18 
18 --> 19 17 
19 --> 20 18 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 19 
29 --> 30 28 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 29 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 57 
48 --> 49 46 
49 --> 50 48 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 49 
57 --> 57 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 58 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_32, i32 0, i32 0, void @empty_28, i32 0, i32 1, void @empty_14, void @empty_30, void @empty_28, i32 16, i32 16, i32 16, i32 16, void @empty_28, void @empty_28, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%conv1_biases_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_biases" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 60 'read' 'conv1_biases_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_weights" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 61 'read' 'conv1_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 62 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv1_biases_read, i32 2, i32 63" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 63 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln115 = sext i62 %trunc_ln" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 64 'sext' 'sext_ln115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln115" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 65 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 0, i4 %tj" [src/conv1.cpp:31]   --->   Operation 66 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TILE_I" [src/conv1.cpp:31]   --->   Operation 67 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tj_2 = load i4 %tj" [src/conv1.cpp:31]   --->   Operation 68 'load' 'tj_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.79ns)   --->   "%icmp_ln31 = icmp_eq  i4 %tj_2, i4 15" [src/conv1.cpp:31]   --->   Operation 69 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.79ns)   --->   "%add_ln31 = add i4 %tj_2, i4 1" [src/conv1.cpp:31]   --->   Operation 70 'add' 'add_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %TILE_I.split, void %for.end72" [src/conv1.cpp:31]   --->   Operation 71 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv1.cpp:31]   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [src/conv1.cpp:31]   --->   Operation 73 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tj_2, i4 %tj_2" [src/conv1.cpp:31]   --->   Operation 74 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i8 %tmp_1" [src/conv1.cpp:32]   --->   Operation 75 'zext' 'zext_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.42ns)   --->   "%br_ln32 = br void %NOUT" [src/conv1.cpp:32]   --->   Operation 76 'br' 'br_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.42>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln75 = ret" [src/conv1.cpp:75]   --->   Operation 77 'ret' 'ret_ln75' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.22>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%ti = phi i4 %add_ln32, void %_Z21export_buffer_tile_c1PA17_A17_fPA255_A255_fiiPf.exit, i4 0, void %TILE_I.split" [src/conv1.cpp:32]   --->   Operation 78 'phi' 'ti' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.79ns)   --->   "%icmp_ln32 = icmp_eq  i4 %ti, i4 15" [src/conv1.cpp:32]   --->   Operation 79 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.79ns)   --->   "%add_ln32 = add i4 %ti, i4 1" [src/conv1.cpp:32]   --->   Operation 80 'add' 'add_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %NOUT.split, void %for.inc70" [src/conv1.cpp:32]   --->   Operation 81 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv1.cpp:32]   --->   Operation 82 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/conv1.cpp:32]   --->   Operation 83 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.42ns)   --->   "%br_ln91 = br void %memset.loop.i" [src/conv1.cpp:91->src/conv1.cpp:42]   --->   Operation 84 'br' 'br_ln91' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_3 : Operation 85 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 %add_ln31, i4 %tj" [src/conv1.cpp:31]   --->   Operation 85 'store' 'store_ln31' <Predicate = (icmp_ln32)> <Delay = 0.42>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TILE_I" [src/conv1.cpp:31]   --->   Operation 86 'br' 'br_ln31' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.02>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%empty = phi i10 0, void %NOUT.split, i10 %empty_54, void %memset.loop.i.split"   --->   Operation 87 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.78ns)   --->   "%exitcond4 = icmp_eq  i10 %empty, i10 625"   --->   Operation 88 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.78ns)   --->   "%empty_54 = add i10 %empty, i10 1"   --->   Operation 89 'add' 'empty_54' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond4, void %memset.loop.i.split, void %IN_BUFFER_NIN.i"   --->   Operation 90 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 625, i64 625, i64 625"   --->   Operation 91 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%p_cast58 = zext i10 %empty"   --->   Operation 92 'zext' 'p_cast58' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_0_addr = getelementptr i32 %input_fm_buffer_1_0, i64 0, i64 %p_cast58"   --->   Operation 93 'getelementptr' 'input_fm_buffer_1_0_addr' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i10 %input_fm_buffer_1_0_addr"   --->   Operation 94 'store' 'store_ln0' <Predicate = (!exitcond4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 95 'br' 'br_ln0' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %ti, i4 %ti" [src/conv1.cpp:32]   --->   Operation 96 'bitconcatenate' 'tmp_2' <Predicate = (exitcond4)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i8 %tmp_2" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 97 'zext' 'zext_ln94' <Predicate = (exitcond4)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.42ns)   --->   "%br_ln94 = br void %IN_BUFFER_BX.i" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 98 'br' 'br_ln94' <Predicate = (exitcond4)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%by = phi i5 %add_ln94, void %for.inc22.i, i5 0, void %IN_BUFFER_NIN.i" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 99 'phi' 'by' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 %add_ln94_1, void %for.inc22.i, i10 0, void %IN_BUFFER_NIN.i" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 100 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.78ns)   --->   "%add_ln94_1 = add i10 %phi_mul, i10 25" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 101 'add' 'add_ln94_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln94_1 = zext i5 %by" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 102 'zext' 'zext_ln94_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.78ns)   --->   "%icmp_ln94 = icmp_eq  i5 %by, i5 25" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 103 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.78ns)   --->   "%add_ln94 = add i5 %by, i5 1" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 104 'add' 'add_ln94' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %IN_BUFFER_BX.i.split, void %TY.preheader" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 105 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%speclooptripcount_ln94 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 106 'speclooptripcount' 'speclooptripcount_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 107 'specloopname' 'specloopname_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.78ns)   --->   "%tmp = add i6 %zext_ln94_1, i6 60" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 108 'add' 'tmp' <Predicate = (!icmp_ln94)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_cast = sext i6 %tmp" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 109 'sext' 'tmp_cast' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.76ns)   --->   "%empty_55 = add i10 %tmp_cast, i10 %zext_ln32" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 110 'add' 'empty_55' <Predicate = (!icmp_ln94)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_55, i32 9" [src/srcnn.cpp:53->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 111 'bitselect' 'tmp_5' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.78ns)   --->   "%icmp_ln54 = icmp_sgt  i10 %empty_55, i10 254" [src/srcnn.cpp:54->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 112 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln94)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_55, i32 9" [src/srcnn.cpp:53->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 113 'bitselect' 'tmp_6' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%select_ln53 = select i1 %tmp_6, i10 0, i10 254" [src/srcnn.cpp:53->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 114 'select' 'select_ln53' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%or_ln53 = or i1 %tmp_5, i1 %icmp_ln54" [src/srcnn.cpp:53->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 115 'or' 'or_ln53' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.40ns) (out node of the LUT)   --->   "%yClamped = select i1 %or_ln53, i10 %select_ln53, i10 %empty_55" [src/srcnn.cpp:53->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 116 'select' 'yClamped' <Predicate = (!icmp_ln94)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %yClamped, i10 0" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 117 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln102_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %yClamped, i2 0" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 118 'bitconcatenate' 'shl_ln102_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln102 = sext i12 %shl_ln102_1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 119 'sext' 'sext_ln102' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.89ns)   --->   "%sub_ln102 = sub i20 %shl_ln, i20 %sext_ln102" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 120 'sub' 'sub_ln102' <Predicate = (!icmp_ln94)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln95 = sext i20 %sub_ln102" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 121 'sext' 'sext_ln95' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.42ns)   --->   "%br_ln95 = br void %for.inc.i" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 122 'br' 'br_ln95' <Predicate = (!icmp_ln94)> <Delay = 0.42>
ST_5 : Operation 123 [1/1] (0.42ns)   --->   "%br_ln45 = br void %TY" [src/conv1.cpp:45]   --->   Operation 123 'br' 'br_ln45' <Predicate = (icmp_ln94)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 3.56>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%bx = phi i5 %add_ln95, void %for.inc.i.split, i5 0, void %IN_BUFFER_BX.i.split" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 124 'phi' 'bx' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i5 %bx" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 125 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.78ns)   --->   "%add_ln102_2 = add i10 %phi_mul, i10 %zext_ln102" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 126 'add' 'add_ln102_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i10 %add_ln102_2" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 127 'zext' 'zext_ln102_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_0_addr_1 = getelementptr i32 %input_fm_buffer_1_0, i64 0, i64 %zext_ln102_1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 128 'getelementptr' 'input_fm_buffer_1_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i5 %bx" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 129 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.78ns)   --->   "%icmp_ln95 = icmp_eq  i5 %bx, i5 25" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 130 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.78ns)   --->   "%add_ln95 = add i5 %bx, i5 1" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 131 'add' 'add_ln95' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %for.inc.i.split, void %for.inc22.i" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 132 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.78ns)   --->   "%add_ln98_1 = add i6 %zext_ln95, i6 60" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 133 'add' 'add_ln98_1' <Predicate = (!icmp_ln95)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln98 = sext i6 %add_ln98_1" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 134 'sext' 'sext_ln98' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.76ns)   --->   "%add_ln98 = add i10 %sext_ln98, i10 %zext_ln94" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 135 'add' 'add_ln98' <Predicate = (!icmp_ln95)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_3)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln98, i32 9" [src/srcnn.cpp:53->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 136 'bitselect' 'tmp_7' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.78ns)   --->   "%icmp_ln54_1 = icmp_sgt  i10 %add_ln98, i10 254" [src/srcnn.cpp:54->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 137 'icmp' 'icmp_ln54_1' <Predicate = (!icmp_ln95)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_3)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln98, i32 9" [src/srcnn.cpp:53->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 138 'bitselect' 'tmp_8' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_3)   --->   "%or_ln53_1 = or i1 %tmp_7, i1 %icmp_ln54_1" [src/srcnn.cpp:53->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 139 'or' 'or_ln53_1' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_3)   --->   "%select_ln53_2 = select i1 %tmp_8, i10 0, i10 254" [src/srcnn.cpp:53->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 140 'select' 'select_ln53_2' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln53_3 = select i1 %or_ln53_1, i10 %select_ln53_2, i10 %add_ln98" [src/srcnn.cpp:53->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 141 'select' 'select_ln53_3' <Predicate = (!icmp_ln95)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln102_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %select_ln53_3, i2 0" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 142 'bitconcatenate' 'shl_ln102_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln102_2 = sext i12 %shl_ln102_2" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 143 'sext' 'sext_ln102_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102 = add i64 %sext_ln102_2, i64 %input_ftmap_read" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 144 'add' 'add_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 145 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln102_1 = add i64 %add_ln102, i64 %sext_ln95" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 145 'add' 'add_ln102_1' <Predicate = (!icmp_ln95)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln102_1, i32 2, i32 63" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 146 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln102_1 = sext i62 %trunc_ln4" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 147 'sext' 'sext_ln102_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln102_1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 148 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln94 = br void %IN_BUFFER_BX.i" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 149 'br' 'br_ln94' <Predicate = (icmp_ln95)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 150 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 150 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 151 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 151 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 152 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 152 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 153 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 153 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 154 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 154 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 155 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 155 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 156 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 156 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 157 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 157 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 158 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_3" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 158 'read' 'gmem_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 1.23>
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "%speclooptripcount_ln95 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 159 'speclooptripcount' 'speclooptripcount_ln95' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 160 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "%bitcast_ln102 = bitcast i32 %gmem_addr_3_read" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 161 'bitcast' 'bitcast_ln102' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 162 [1/1] (1.23ns)   --->   "%store_ln102 = store i32 %bitcast_ln102, i10 %input_fm_buffer_1_0_addr_1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 162 'store' 'store_ln102' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln95 = br void %for.inc.i" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 163 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>

State 17 <SV = 5> <Delay = 1.08>
ST_17 : Operation 164 [1/1] (0.00ns)   --->   "%nout = phi i7 %add_ln45, void %for.inc64, i7 0, void %TY.preheader" [src/conv1.cpp:45]   --->   Operation 164 'phi' 'nout' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 165 [1/1] (0.00ns)   --->   "%phi_mul53 = phi i15 %add_ln45_1, void %for.inc64, i15 0, void %TY.preheader" [src/conv1.cpp:45]   --->   Operation 165 'phi' 'phi_mul53' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 166 [1/1] (0.84ns)   --->   "%add_ln45_1 = add i15 %phi_mul53, i15 324" [src/conv1.cpp:45]   --->   Operation 166 'add' 'add_ln45_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "%nout_cast = zext i7 %nout" [src/conv1.cpp:45]   --->   Operation 167 'zext' 'nout_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %nout, i4 0" [src/conv1.cpp:45]   --->   Operation 168 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i11 %tmp_s" [src/conv1.cpp:45]   --->   Operation 169 'zext' 'tmp_11_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 170 [1/1] (0.79ns)   --->   "%empty_56 = add i12 %tmp_11_cast, i12 %nout_cast" [src/conv1.cpp:45]   --->   Operation 170 'add' 'empty_56' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 171 [1/1] (0.77ns)   --->   "%icmp_ln45 = icmp_eq  i7 %nout, i7 64" [src/conv1.cpp:45]   --->   Operation 171 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 172 [1/1] (0.77ns)   --->   "%add_ln45 = add i7 %nout, i7 1" [src/conv1.cpp:45]   --->   Operation 172 'add' 'add_ln45' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %TY.split, void %for.inc67" [src/conv1.cpp:45]   --->   Operation 173 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "%speclooptripcount_ln45 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:45]   --->   Operation 174 'speclooptripcount' 'speclooptripcount_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 175 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/conv1.cpp:45]   --->   Operation 175 'specloopname' 'specloopname_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i15 %phi_mul53" [src/conv1.cpp:48]   --->   Operation 176 'zext' 'zext_ln48' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 177 [1/1] (1.08ns)   --->   "%add_ln48 = add i64 %zext_ln48, i64 %conv1_weights_read" [src/conv1.cpp:48]   --->   Operation 177 'add' 'add_ln48' <Predicate = (!icmp_ln45)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln48, i32 2, i32 63" [src/conv1.cpp:52]   --->   Operation 178 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln52 = sext i62 %trunc_ln3" [src/conv1.cpp:52]   --->   Operation 179 'sext' 'sext_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 180 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln52" [src/conv1.cpp:52]   --->   Operation 180 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 181 [1/1] (0.42ns)   --->   "%br_ln48 = br void %TX" [src/conv1.cpp:48]   --->   Operation 181 'br' 'br_ln48' <Predicate = (!icmp_ln45)> <Delay = 0.42>

State 18 <SV = 6> <Delay = 1.65>
ST_18 : Operation 182 [1/1] (0.00ns)   --->   "%ty = phi i5 %add_ln48_1, void %for.inc61, i5 0, void %TY.split" [src/conv1.cpp:48]   --->   Operation 182 'phi' 'ty' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 183 [1/1] (0.00ns)   --->   "%ty_cast = zext i5 %ty" [src/conv1.cpp:48]   --->   Operation 183 'zext' 'ty_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 184 [1/1] (0.80ns)   --->   "%empty_57 = add i12 %empty_56, i12 %ty_cast" [src/conv1.cpp:45]   --->   Operation 184 'add' 'empty_57' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "%p_cast = zext i12 %empty_57" [src/conv1.cpp:45]   --->   Operation 185 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 186 [1/1] (0.00ns)   --->   "%empty_58 = trunc i12 %empty_57" [src/conv1.cpp:45]   --->   Operation 186 'trunc' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 187 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %empty_58, i4 0" [src/conv1.cpp:45]   --->   Operation 187 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 188 [1/1] (0.84ns)   --->   "%empty_59 = add i15 %p_shl1, i15 %p_cast" [src/conv1.cpp:45]   --->   Operation 188 'add' 'empty_59' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 189 [1/1] (0.78ns)   --->   "%icmp_ln48 = icmp_eq  i5 %ty, i5 17" [src/conv1.cpp:48]   --->   Operation 189 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 190 [1/1] (0.78ns)   --->   "%add_ln48_1 = add i5 %ty, i5 1" [src/conv1.cpp:48]   --->   Operation 190 'add' 'add_ln48_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %TX.split, void %for.inc64" [src/conv1.cpp:48]   --->   Operation 191 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 192 [1/1] (0.00ns)   --->   "%speclooptripcount_ln48 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:48]   --->   Operation 192 'speclooptripcount' 'speclooptripcount_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 193 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/conv1.cpp:48]   --->   Operation 193 'specloopname' 'specloopname_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 194 [1/1] (0.42ns)   --->   "%br_ln49 = br void %KY" [src/conv1.cpp:49]   --->   Operation 194 'br' 'br_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.42>
ST_18 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln45 = br void %TY" [src/conv1.cpp:45]   --->   Operation 195 'br' 'br_ln45' <Predicate = (icmp_ln48)> <Delay = 0.00>

State 19 <SV = 7> <Delay = 0.84>
ST_19 : Operation 196 [1/1] (0.00ns)   --->   "%tx = phi i5 %add_ln49, void %for.inc58, i5 0, void %TX.split" [src/conv1.cpp:49]   --->   Operation 196 'phi' 'tx' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 197 [1/1] (0.00ns)   --->   "%tx_cast = zext i5 %tx" [src/conv1.cpp:49]   --->   Operation 197 'zext' 'tx_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 198 [1/1] (0.84ns)   --->   "%empty_60 = add i15 %empty_59, i15 %tx_cast" [src/conv1.cpp:45]   --->   Operation 198 'add' 'empty_60' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 199 [1/1] (0.00ns)   --->   "%p_cast64 = zext i15 %empty_60" [src/conv1.cpp:45]   --->   Operation 199 'zext' 'p_cast64' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 200 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr_1 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast64" [src/conv1.cpp:45]   --->   Operation 200 'getelementptr' 'output_fm_buffer_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 201 [1/1] (0.78ns)   --->   "%icmp_ln49 = icmp_eq  i5 %tx, i5 17" [src/conv1.cpp:49]   --->   Operation 201 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 202 [1/1] (0.78ns)   --->   "%add_ln49 = add i5 %tx, i5 1" [src/conv1.cpp:49]   --->   Operation 202 'add' 'add_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %KY.split, void %for.inc61" [src/conv1.cpp:49]   --->   Operation 203 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln48 = br void %TX" [src/conv1.cpp:48]   --->   Operation 204 'br' 'br_ln48' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 20 <SV = 8> <Delay = 7.30>
ST_20 : Operation 205 [8/8] (7.30ns)   --->   "%empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 81" [src/conv1.cpp:52]   --->   Operation 205 'readreq' 'empty_61' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 9> <Delay = 7.30>
ST_21 : Operation 206 [7/8] (7.30ns)   --->   "%empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 81" [src/conv1.cpp:52]   --->   Operation 206 'readreq' 'empty_61' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 10> <Delay = 7.30>
ST_22 : Operation 207 [6/8] (7.30ns)   --->   "%empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 81" [src/conv1.cpp:52]   --->   Operation 207 'readreq' 'empty_61' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 11> <Delay = 7.30>
ST_23 : Operation 208 [5/8] (7.30ns)   --->   "%empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 81" [src/conv1.cpp:52]   --->   Operation 208 'readreq' 'empty_61' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 12> <Delay = 7.30>
ST_24 : Operation 209 [4/8] (7.30ns)   --->   "%empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 81" [src/conv1.cpp:52]   --->   Operation 209 'readreq' 'empty_61' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 13> <Delay = 7.30>
ST_25 : Operation 210 [3/8] (7.30ns)   --->   "%empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 81" [src/conv1.cpp:52]   --->   Operation 210 'readreq' 'empty_61' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 14> <Delay = 7.30>
ST_26 : Operation 211 [2/2] (1.23ns)   --->   "%output_fm_buffer_1_load = load i15 %output_fm_buffer_1_addr_1" [src/conv1.cpp:62]   --->   Operation 211 'load' 'output_fm_buffer_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_26 : Operation 212 [2/8] (7.30ns)   --->   "%empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 81" [src/conv1.cpp:52]   --->   Operation 212 'readreq' 'empty_61' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 15> <Delay = 7.30>
ST_27 : Operation 213 [1/1] (0.00ns)   --->   "%speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:49]   --->   Operation 213 'speclooptripcount' 'speclooptripcount_ln49' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 214 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv1.cpp:49]   --->   Operation 214 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 215 [1/2] (1.23ns)   --->   "%output_fm_buffer_1_load = load i15 %output_fm_buffer_1_addr_1" [src/conv1.cpp:62]   --->   Operation 215 'load' 'output_fm_buffer_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_27 : Operation 216 [1/8] (7.30ns)   --->   "%empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 81" [src/conv1.cpp:52]   --->   Operation 216 'readreq' 'empty_61' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 217 [1/1] (0.42ns)   --->   "%br_ln52 = br void %KX" [src/conv1.cpp:52]   --->   Operation 217 'br' 'br_ln52' <Predicate = true> <Delay = 0.42>

State 28 <SV = 16> <Delay = 2.03>
ST_28 : Operation 218 [1/1] (0.00ns)   --->   "%ky = phi i4 %add_ln52, void %for.inc55, i4 0, void %KY.split" [src/conv1.cpp:52]   --->   Operation 218 'phi' 'ky' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 219 [1/1] (0.00ns)   --->   "%add51_lcssa_lcssa18 = phi i32 %add51_lcssa17, void %for.inc55, i32 %output_fm_buffer_1_load, void %KY.split" [src/conv1.cpp:62]   --->   Operation 219 'phi' 'add51_lcssa_lcssa18' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i4 %ky" [src/conv1.cpp:52]   --->   Operation 220 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 221 [1/1] (0.79ns)   --->   "%icmp_ln52 = icmp_eq  i4 %ky, i4 9" [src/conv1.cpp:52]   --->   Operation 221 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 222 [1/1] (0.79ns)   --->   "%add_ln52 = add i4 %ky, i4 1" [src/conv1.cpp:52]   --->   Operation 222 'add' 'add_ln52' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %KX.split, void %for.inc58" [src/conv1.cpp:52]   --->   Operation 223 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 224 [1/1] (0.00ns)   --->   "%speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:52]   --->   Operation 224 'speclooptripcount' 'speclooptripcount_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_28 : Operation 225 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv1.cpp:52]   --->   Operation 225 'specloopname' 'specloopname_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_28 : Operation 226 [1/1] (0.78ns)   --->   "%empty_62 = add i5 %zext_ln52, i5 %ty" [src/conv1.cpp:52]   --->   Operation 226 'add' 'empty_62' <Predicate = (!icmp_ln52)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i5 %empty_62" [src/conv1.cpp:62]   --->   Operation 227 'zext' 'zext_ln62' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_28 : Operation 228 [1/1] (1.23ns)   --->   "%mul_ln62 = mul i10 %zext_ln62, i10 25" [src/conv1.cpp:62]   --->   Operation 228 'mul' 'mul_ln62' <Predicate = (!icmp_ln52)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 229 [1/1] (0.42ns)   --->   "%br_ln53 = br void %NIN" [src/conv1.cpp:53]   --->   Operation 229 'br' 'br_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.42>
ST_28 : Operation 230 [1/1] (1.23ns)   --->   "%store_ln62 = store i32 %add51_lcssa_lcssa18, i15 %output_fm_buffer_1_addr_1" [src/conv1.cpp:62]   --->   Operation 230 'store' 'store_ln62' <Predicate = (icmp_ln52)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_28 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln49 = br void %KY" [src/conv1.cpp:49]   --->   Operation 231 'br' 'br_ln49' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 29 <SV = 17> <Delay = 2.81>
ST_29 : Operation 232 [1/1] (0.00ns)   --->   "%kx = phi i4 %add_ln53, void %NIN.split, i4 0, void %KX.split" [src/conv1.cpp:53]   --->   Operation 232 'phi' 'kx' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 233 [1/1] (0.00ns)   --->   "%add51_lcssa17 = phi i32 %add, void %NIN.split, i32 %add51_lcssa_lcssa18, void %KX.split" [src/conv1.cpp:62]   --->   Operation 233 'phi' 'add51_lcssa17' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i4 %kx" [src/conv1.cpp:53]   --->   Operation 234 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 235 [1/1] (0.79ns)   --->   "%icmp_ln53 = icmp_eq  i4 %kx, i4 9" [src/conv1.cpp:53]   --->   Operation 235 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 236 [1/1] (0.79ns)   --->   "%add_ln53 = add i4 %kx, i4 1" [src/conv1.cpp:53]   --->   Operation 236 'add' 'add_ln53' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %NIN.split, void %for.inc55" [src/conv1.cpp:53]   --->   Operation 237 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 238 [1/1] (0.78ns)   --->   "%add_ln57 = add i5 %zext_ln53, i5 %tx" [src/conv1.cpp:57]   --->   Operation 238 'add' 'add_ln57' <Predicate = (!icmp_ln53)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i5 %add_ln57" [src/conv1.cpp:62]   --->   Operation 239 'zext' 'zext_ln62_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_29 : Operation 240 [1/1] (0.78ns)   --->   "%add_ln62 = add i10 %mul_ln62, i10 %zext_ln62_1" [src/conv1.cpp:62]   --->   Operation 240 'add' 'add_ln62' <Predicate = (!icmp_ln53)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln62_2 = zext i10 %add_ln62" [src/conv1.cpp:62]   --->   Operation 241 'zext' 'zext_ln62_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_29 : Operation 242 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_0_addr_2 = getelementptr i32 %input_fm_buffer_1_0, i64 0, i64 %zext_ln62_2" [src/conv1.cpp:62]   --->   Operation 242 'getelementptr' 'input_fm_buffer_1_0_addr_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_29 : Operation 243 [2/2] (1.23ns)   --->   "%input_fm_buffer_1_0_load = load i10 %input_fm_buffer_1_0_addr_2" [src/conv1.cpp:62]   --->   Operation 243 'load' 'input_fm_buffer_1_0_load' <Predicate = (!icmp_ln53)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_29 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln52 = br void %KX" [src/conv1.cpp:52]   --->   Operation 244 'br' 'br_ln52' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 30 <SV = 18> <Delay = 7.30>
ST_30 : Operation 245 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2" [src/conv1.cpp:62]   --->   Operation 245 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 246 [1/2] (1.23ns)   --->   "%input_fm_buffer_1_0_load = load i10 %input_fm_buffer_1_0_addr_2" [src/conv1.cpp:62]   --->   Operation 246 'load' 'input_fm_buffer_1_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>

State 31 <SV = 19> <Delay = 7.01>
ST_31 : Operation 247 [1/1] (0.00ns)   --->   "%bitcast_ln62 = bitcast i32 %gmem_addr_2_read" [src/conv1.cpp:62]   --->   Operation 247 'bitcast' 'bitcast_ln62' <Predicate = true> <Delay = 0.00>
ST_31 : [1/1] (0.42ns)   --->   Input mux for Operation 248 '%mul = fmul i32 %bitcast_ln62, i32 %input_fm_buffer_1_0_load'
ST_31 : Operation 248 [3/3] (6.58ns)   --->   "%mul = fmul i32 %bitcast_ln62, i32 %input_fm_buffer_1_0_load" [src/conv1.cpp:62]   --->   Operation 248 'fmul' 'mul' <Predicate = true> <Delay = 6.58> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 20> <Delay = 7.01>
ST_32 : Operation 249 [2/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln62, i32 %input_fm_buffer_1_0_load" [src/conv1.cpp:62]   --->   Operation 249 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 21> <Delay = 7.01>
ST_33 : Operation 250 [1/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln62, i32 %input_fm_buffer_1_0_load" [src/conv1.cpp:62]   --->   Operation 250 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 22> <Delay = 6.43>
ST_34 : [1/1] (0.47ns)   --->   Input mux for Operation 251 '%add = fadd i32 %add51_lcssa17, i32 %mul'
ST_34 : Operation 251 [4/4] (5.96ns)   --->   "%add = fadd i32 %add51_lcssa17, i32 %mul" [src/conv1.cpp:62]   --->   Operation 251 'fadd' 'add' <Predicate = true> <Delay = 5.96> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 23> <Delay = 6.43>
ST_35 : Operation 252 [3/4] (6.43ns)   --->   "%add = fadd i32 %add51_lcssa17, i32 %mul" [src/conv1.cpp:62]   --->   Operation 252 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 24> <Delay = 6.43>
ST_36 : Operation 253 [2/4] (6.43ns)   --->   "%add = fadd i32 %add51_lcssa17, i32 %mul" [src/conv1.cpp:62]   --->   Operation 253 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 25> <Delay = 6.43>
ST_37 : Operation 254 [1/1] (0.00ns)   --->   "%speclooptripcount_ln53 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:53]   --->   Operation 254 'speclooptripcount' 'speclooptripcount_ln53' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 255 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv1.cpp:53]   --->   Operation 255 'specloopname' 'specloopname_ln53' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 256 [1/4] (6.43ns)   --->   "%add = fadd i32 %add51_lcssa17, i32 %mul" [src/conv1.cpp:62]   --->   Operation 256 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln53 = br void %NIN" [src/conv1.cpp:53]   --->   Operation 257 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>

State 38 <SV = 6> <Delay = 7.30>
ST_38 : Operation 258 [8/8] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 258 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 7> <Delay = 7.30>
ST_39 : Operation 259 [7/8] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 259 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 8> <Delay = 7.30>
ST_40 : Operation 260 [6/8] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 260 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 9> <Delay = 7.30>
ST_41 : Operation 261 [5/8] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 261 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 10> <Delay = 7.30>
ST_42 : Operation 262 [4/8] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 262 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 11> <Delay = 7.30>
ST_43 : Operation 263 [3/8] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 263 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 12> <Delay = 7.30>
ST_44 : Operation 264 [2/8] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 264 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 13> <Delay = 7.30>
ST_45 : Operation 265 [1/8] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 265 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 266 [1/1] (0.42ns)   --->   "%br_ln115 = br void %OUT_BUFFER_TY.i" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 266 'br' 'br_ln115' <Predicate = true> <Delay = 0.42>

State 46 <SV = 14> <Delay = 0.77>
ST_46 : Operation 267 [1/1] (0.00ns)   --->   "%nout_2 = phi i7 %add_ln115, void %for.inc43.i, i7 0, void %for.inc67" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 267 'phi' 'nout_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 268 [1/1] (0.77ns)   --->   "%icmp_ln115 = icmp_eq  i7 %nout_2, i7 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 268 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 269 [1/1] (0.77ns)   --->   "%add_ln115 = add i7 %nout_2, i7 1" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 269 'add' 'add_ln115' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 15> <Delay = 7.30>
ST_47 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i7 %nout_2" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 270 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln119_1 = zext i7 %nout_2" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 271 'zext' 'zext_ln119_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %nout_2, i8 0" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 272 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln119_2 = zext i15 %tmp_9" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 273 'zext' 'zext_ln119_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 274 [1/1] (0.84ns)   --->   "%sub_ln119 = sub i16 %zext_ln119_2, i16 %zext_ln119_1" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 274 'sub' 'sub_ln119' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln119 = sext i16 %sub_ln119" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 275 'sext' 'sext_ln119' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %nout_2, i4 0" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 276 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln119_3 = zext i11 %tmp_10" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 277 'zext' 'zext_ln119_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 278 [1/1] (0.79ns)   --->   "%add_ln119_1 = add i12 %zext_ln119_3, i12 %zext_ln119" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 278 'add' 'add_ln119_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %OUT_BUFFER_TY.i.split, void %memset.loop.i25.preheader" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 279 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 280 [1/1] (0.00ns)   --->   "%speclooptripcount_ln115 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 280 'speclooptripcount' 'speclooptripcount_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_47 : Operation 281 [1/1] (0.00ns)   --->   "%specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 281 'specloopname' 'specloopname_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_47 : Operation 282 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 282 'read' 'gmem_addr_read' <Predicate = (!icmp_ln115)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 283 [1/1] (0.00ns)   --->   "%empty_64 = bitcast i32 %gmem_addr_read" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 283 'bitcast' 'empty_64' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_47 : Operation 284 [1/1] (0.42ns)   --->   "%br_ln116 = br void %OUT_BUFFER_TX.i" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 284 'br' 'br_ln116' <Predicate = (!icmp_ln115)> <Delay = 0.42>
ST_47 : Operation 285 [1/1] (0.42ns)   --->   "%br_ln0 = br void %memset.loop.i25"   --->   Operation 285 'br' 'br_ln0' <Predicate = (icmp_ln115)> <Delay = 0.42>

State 48 <SV = 16> <Delay = 2.53>
ST_48 : Operation 286 [1/1] (0.00ns)   --->   "%ty_1 = phi i5 %add_ln116, void %for.inc40.i, i5 0, void %OUT_BUFFER_TY.i.split" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 286 'phi' 'ty_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln119_4 = zext i5 %ty_1" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 287 'zext' 'zext_ln119_4' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 288 [1/1] (0.80ns)   --->   "%add_ln119_2 = add i12 %add_ln119_1, i12 %zext_ln119_4" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 288 'add' 'add_ln119_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln119_5 = zext i12 %add_ln119_2" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 289 'zext' 'zext_ln119_5' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i12 %add_ln119_2" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 290 'trunc' 'trunc_ln119' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 291 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln119, i4 0" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 291 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 292 [1/1] (0.84ns)   --->   "%add_ln119_3 = add i15 %p_shl4, i15 %zext_ln119_5" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 292 'add' 'add_ln119_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i5 %ty_1" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 293 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 294 [1/1] (0.78ns)   --->   "%icmp_ln116 = icmp_eq  i5 %ty_1, i5 17" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 294 'icmp' 'icmp_ln116' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 295 [1/1] (0.78ns)   --->   "%add_ln116 = add i5 %ty_1, i5 1" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 295 'add' 'add_ln116' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116, void %OUT_BUFFER_TX.i.split, void %for.inc43.i" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 296 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 297 [1/1] (0.00ns)   --->   "%speclooptripcount_ln116 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 297 'speclooptripcount' 'speclooptripcount_ln116' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_48 : Operation 298 [1/1] (0.00ns)   --->   "%specloopname_ln116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 298 'specloopname' 'specloopname_ln116' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_48 : Operation 299 [1/1] (0.76ns)   --->   "%empty_65 = add i8 %zext_ln116, i8 %tmp_1" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 299 'add' 'empty_65' <Predicate = (!icmp_ln116)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln119_6 = zext i8 %empty_65" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 300 'zext' 'zext_ln119_6' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_48 : Operation 301 [1/1] (0.85ns)   --->   "%add_ln119_4 = add i17 %sext_ln119, i17 %zext_ln119_6" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 301 'add' 'add_ln119_4' <Predicate = (!icmp_ln116)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln119_1 = sext i17 %add_ln119_4" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 302 'sext' 'sext_ln119_1' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_48 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln119_1 = trunc i17 %add_ln119_4" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 303 'trunc' 'trunc_ln119_1' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_48 : Operation 304 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln119_1, i8 0" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 304 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_48 : Operation 305 [1/1] (0.91ns)   --->   "%sub_ln119_1 = sub i22 %p_shl5, i22 %sext_ln119_1" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 305 'sub' 'sub_ln119_1' <Predicate = (!icmp_ln116)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 306 [1/1] (0.42ns)   --->   "%br_ln117 = br void %for.body8.i" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 306 'br' 'br_ln117' <Predicate = (!icmp_ln116)> <Delay = 0.42>
ST_48 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln115 = br void %OUT_BUFFER_TY.i" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 307 'br' 'br_ln115' <Predicate = (icmp_ln116)> <Delay = 0.00>

State 49 <SV = 17> <Delay = 2.07>
ST_49 : Operation 308 [1/1] (0.00ns)   --->   "%tx_1 = phi i5 %add_ln117, void %for.body8.i.split, i5 0, void %OUT_BUFFER_TX.i.split" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 308 'phi' 'tx_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln119_7 = zext i5 %tx_1" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 309 'zext' 'zext_ln119_7' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 310 [1/1] (0.84ns)   --->   "%add_ln119_5 = add i15 %add_ln119_3, i15 %zext_ln119_7" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 310 'add' 'add_ln119_5' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln119_8 = zext i15 %add_ln119_5" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 311 'zext' 'zext_ln119_8' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 312 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr_2 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %zext_ln119_8" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 312 'getelementptr' 'output_fm_buffer_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i5 %tx_1" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 313 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 314 [1/1] (0.78ns)   --->   "%icmp_ln117 = icmp_eq  i5 %tx_1, i5 17" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 314 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 315 [1/1] (0.78ns)   --->   "%add_ln117 = add i5 %tx_1, i5 1" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 315 'add' 'add_ln117' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117, void %for.body8.i.split, void %for.inc40.i" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 316 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 317 [2/2] (1.23ns)   --->   "%output_fm_buffer_1_load_1 = load i15 %output_fm_buffer_1_addr_2" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 317 'load' 'output_fm_buffer_1_load_1' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_49 : Operation 318 [1/1] (0.76ns)   --->   "%add_ln119 = add i8 %zext_ln117, i8 %tmp_2" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 318 'add' 'add_ln119' <Predicate = (!icmp_ln117)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln119_9 = zext i8 %add_ln119" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 319 'zext' 'zext_ln119_9' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_49 : Operation 320 [1/1] (0.91ns)   --->   "%add_ln119_6 = add i22 %sub_ln119_1, i22 %zext_ln119_9" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 320 'add' 'add_ln119_6' <Predicate = (!icmp_ln117)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 321 [1/1] (0.00ns)   --->   "%br_ln116 = br void %OUT_BUFFER_TX.i" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 321 'br' 'br_ln116' <Predicate = (icmp_ln117)> <Delay = 0.00>

State 50 <SV = 18> <Delay = 1.23>
ST_50 : Operation 322 [1/2] (1.23ns)   --->   "%output_fm_buffer_1_load_1 = load i15 %output_fm_buffer_1_addr_2" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 322 'load' 'output_fm_buffer_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>

State 51 <SV = 19> <Delay = 6.43>
ST_51 : [1/1] (0.47ns)   --->   Input mux for Operation 323 '%add_i = fadd i32 %output_fm_buffer_1_load_1, i32 %empty_64'
ST_51 : Operation 323 [4/4] (5.96ns)   --->   "%add_i = fadd i32 %output_fm_buffer_1_load_1, i32 %empty_64" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 323 'fadd' 'add_i' <Predicate = true> <Delay = 5.96> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 20> <Delay = 6.43>
ST_52 : Operation 324 [3/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_1_load_1, i32 %empty_64" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 324 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 21> <Delay = 6.43>
ST_53 : Operation 325 [2/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_1_load_1, i32 %empty_64" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 325 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 22> <Delay = 6.43>
ST_54 : Operation 326 [1/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_1_load_1, i32 %empty_64" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 326 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 23> <Delay = 2.78>
ST_55 : Operation 327 [2/2] (2.78ns)   --->   "%tmp_4 = fcmp_olt  i32 %add_i, i32 0" [src/conv1.cpp:120->src/conv1.cpp:71]   --->   Operation 327 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 24> <Delay = 4.46>
ST_56 : Operation 328 [1/1] (0.00ns)   --->   "%speclooptripcount_ln117 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 328 'speclooptripcount' 'speclooptripcount_ln117' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 329 [1/1] (0.00ns)   --->   "%specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 329 'specloopname' 'specloopname_ln117' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln119_10 = zext i22 %add_ln119_6" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 330 'zext' 'zext_ln119_10' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 331 [1/1] (0.00ns)   --->   "%conv1_output_ftmap_addr = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %zext_ln119_10" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 331 'getelementptr' 'conv1_output_ftmap_addr' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 332 [1/1] (0.00ns)   --->   "%bitcast_ln120 = bitcast i32 %add_i" [src/conv1.cpp:120->src/conv1.cpp:71]   --->   Operation 332 'bitcast' 'bitcast_ln120' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln120, i32 23, i32 30" [src/conv1.cpp:120->src/conv1.cpp:71]   --->   Operation 333 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln120 = trunc i32 %bitcast_ln120" [src/conv1.cpp:120->src/conv1.cpp:71]   --->   Operation 334 'trunc' 'trunc_ln120' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 335 [1/1] (0.76ns)   --->   "%icmp_ln120 = icmp_ne  i8 %tmp_3, i8 255" [src/conv1.cpp:120->src/conv1.cpp:71]   --->   Operation 335 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 336 [1/1] (0.92ns)   --->   "%icmp_ln120_1 = icmp_eq  i23 %trunc_ln120, i23 0" [src/conv1.cpp:120->src/conv1.cpp:71]   --->   Operation 336 'icmp' 'icmp_ln120_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node select_ln120)   --->   "%or_ln120 = or i1 %icmp_ln120_1, i1 %icmp_ln120" [src/conv1.cpp:120->src/conv1.cpp:71]   --->   Operation 337 'or' 'or_ln120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 338 [1/2] (2.78ns)   --->   "%tmp_4 = fcmp_olt  i32 %add_i, i32 0" [src/conv1.cpp:120->src/conv1.cpp:71]   --->   Operation 338 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node select_ln120)   --->   "%and_ln120 = and i1 %or_ln120, i1 %tmp_4" [src/conv1.cpp:120->src/conv1.cpp:71]   --->   Operation 339 'and' 'and_ln120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 340 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln120 = select i1 %and_ln120, i32 0, i32 %add_i" [src/conv1.cpp:120->src/conv1.cpp:71]   --->   Operation 340 'select' 'select_ln120' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 341 [1/1] (1.23ns)   --->   "%store_ln119 = store i32 %select_ln120, i22 %conv1_output_ftmap_addr" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 341 'store' 'store_ln119' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_56 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln117 = br void %for.body8.i" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 342 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>

State 57 <SV = 16> <Delay = 2.07>
ST_57 : Operation 343 [1/1] (0.00ns)   --->   "%empty_66 = phi i15 %empty_67, void %memset.loop.i25.split, i15 0, void %memset.loop.i25.preheader"   --->   Operation 343 'phi' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 344 [1/1] (0.84ns)   --->   "%exitcond6015 = icmp_eq  i15 %empty_66, i15 18496"   --->   Operation 344 'icmp' 'exitcond6015' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 345 [1/1] (0.84ns)   --->   "%empty_67 = add i15 %empty_66, i15 1"   --->   Operation 345 'add' 'empty_67' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond6015, void %memset.loop.i25.split, void %_Z21export_buffer_tile_c1PA17_A17_fPA255_A255_fiiPf.exit"   --->   Operation 346 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 347 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 18496, i64 18496, i64 18496"   --->   Operation 347 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond6015)> <Delay = 0.00>
ST_57 : Operation 348 [1/1] (0.00ns)   --->   "%p_cast65 = zext i15 %empty_66"   --->   Operation 348 'zext' 'p_cast65' <Predicate = (!exitcond6015)> <Delay = 0.00>
ST_57 : Operation 349 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast65"   --->   Operation 349 'getelementptr' 'output_fm_buffer_1_addr' <Predicate = (!exitcond6015)> <Delay = 0.00>
ST_57 : Operation 350 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i15 %output_fm_buffer_1_addr"   --->   Operation 350 'store' 'store_ln0' <Predicate = (!exitcond6015)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_57 : Operation 351 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i25"   --->   Operation 351 'br' 'br_ln0' <Predicate = (!exitcond6015)> <Delay = 0.00>
ST_57 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln32 = br void %NOUT" [src/conv1.cpp:32]   --->   Operation 352 'br' 'br_ln32' <Predicate = (exitcond6015)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('tj') [8]  (0.000 ns)
	'store' operation ('store_ln31', src/conv1.cpp:31) of constant 0 on local variable 'tj' [16]  (0.427 ns)

 <State 2>: 0.797ns
The critical path consists of the following:
	'load' operation ('tj', src/conv1.cpp:31) on local variable 'tj' [19]  (0.000 ns)
	'icmp' operation ('icmp_ln31', src/conv1.cpp:31) [20]  (0.797 ns)

 <State 3>: 1.224ns
The critical path consists of the following:
	'phi' operation ('ti', src/conv1.cpp:32) with incoming values : ('add_ln32', src/conv1.cpp:32) [30]  (0.000 ns)
	'icmp' operation ('icmp_ln32', src/conv1.cpp:32) [31]  (0.797 ns)
	blocking operation 0.427 ns on control path)

 <State 4>: 2.024ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('empty_54') [39]  (0.000 ns)
	'getelementptr' operation ('input_fm_buffer_1_0_addr') [46]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'input_fm_buffer_1_0' [47]  (1.237 ns)
	blocking operation 0.787 ns on control path)

 <State 5>: 3.638ns
The critical path consists of the following:
	'phi' operation ('by', src/conv1.cpp:94->src/conv1.cpp:42) with incoming values : ('add_ln94', src/conv1.cpp:94->src/conv1.cpp:42) [54]  (0.000 ns)
	'add' operation ('tmp', src/conv1.cpp:94->src/conv1.cpp:42) [64]  (0.789 ns)
	'add' operation ('empty_55', src/conv1.cpp:94->src/conv1.cpp:42) [66]  (0.765 ns)
	'icmp' operation ('icmp_ln54', src/srcnn.cpp:54->src/conv1.cpp:99->src/conv1.cpp:42) [68]  (0.787 ns)
	'or' operation ('or_ln53', src/srcnn.cpp:53->src/conv1.cpp:99->src/conv1.cpp:42) [71]  (0.000 ns)
	'select' operation ('yClamped', src/srcnn.cpp:53->src/conv1.cpp:99->src/conv1.cpp:42) [72]  (0.403 ns)
	'sub' operation ('sub_ln102', src/conv1.cpp:102->src/conv1.cpp:42) [76]  (0.894 ns)

 <State 6>: 3.563ns
The critical path consists of the following:
	'phi' operation ('bx', src/conv1.cpp:98->src/conv1.cpp:42) with incoming values : ('add_ln95', src/conv1.cpp:95->src/conv1.cpp:42) [80]  (0.000 ns)
	'add' operation ('add_ln98_1', src/conv1.cpp:98->src/conv1.cpp:42) [92]  (0.789 ns)
	'add' operation ('add_ln98', src/conv1.cpp:98->src/conv1.cpp:42) [94]  (0.765 ns)
	'icmp' operation ('icmp_ln54_1', src/srcnn.cpp:54->src/conv1.cpp:98->src/conv1.cpp:42) [96]  (0.787 ns)
	'or' operation ('or_ln53_1', src/srcnn.cpp:53->src/conv1.cpp:98->src/conv1.cpp:42) [98]  (0.000 ns)
	'select' operation ('select_ln53_3', src/srcnn.cpp:53->src/conv1.cpp:98->src/conv1.cpp:42) [100]  (0.403 ns)
	'add' operation ('add_ln102', src/conv1.cpp:102->src/conv1.cpp:42) [103]  (0.000 ns)
	'add' operation ('add_ln102_1', src/conv1.cpp:102->src/conv1.cpp:42) [104]  (0.819 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [108]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [108]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [108]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [108]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [108]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [108]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [108]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [108]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [109]  (7.300 ns)

 <State 16>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln102', src/conv1.cpp:102->src/conv1.cpp:42) of variable 'bitcast_ln102', src/conv1.cpp:102->src/conv1.cpp:42 on array 'input_fm_buffer_1_0' [111]  (1.237 ns)

 <State 17>: 1.085ns
The critical path consists of the following:
	'phi' operation ('phi_mul53', src/conv1.cpp:45) with incoming values : ('add_ln45_1', src/conv1.cpp:45) [119]  (0.000 ns)
	'add' operation ('add_ln48', src/conv1.cpp:48) [132]  (1.085 ns)

 <State 18>: 1.651ns
The critical path consists of the following:
	'phi' operation ('ty', src/conv1.cpp:48) with incoming values : ('add_ln48_1', src/conv1.cpp:48) [138]  (0.000 ns)
	'add' operation ('empty_57', src/conv1.cpp:45) [140]  (0.809 ns)
	'add' operation ('empty_59', src/conv1.cpp:45) [144]  (0.842 ns)

 <State 19>: 0.842ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv1.cpp:49) with incoming values : ('add_ln49', src/conv1.cpp:49) [153]  (0.000 ns)
	'add' operation ('empty_60', src/conv1.cpp:45) [155]  (0.842 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_61', src/conv1.cpp:52) on port 'gmem' (src/conv1.cpp:52) [165]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_61', src/conv1.cpp:52) on port 'gmem' (src/conv1.cpp:52) [165]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_61', src/conv1.cpp:52) on port 'gmem' (src/conv1.cpp:52) [165]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_61', src/conv1.cpp:52) on port 'gmem' (src/conv1.cpp:52) [165]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_61', src/conv1.cpp:52) on port 'gmem' (src/conv1.cpp:52) [165]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_61', src/conv1.cpp:52) on port 'gmem' (src/conv1.cpp:52) [165]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_61', src/conv1.cpp:52) on port 'gmem' (src/conv1.cpp:52) [165]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_61', src/conv1.cpp:52) on port 'gmem' (src/conv1.cpp:52) [165]  (7.300 ns)

 <State 28>: 2.034ns
The critical path consists of the following:
	'phi' operation ('ky', src/conv1.cpp:52) with incoming values : ('add_ln52', src/conv1.cpp:52) [168]  (0.000 ns)
	'add' operation ('empty_62', src/conv1.cpp:52) [177]  (0.789 ns)
	'mul' operation ('mul_ln62', src/conv1.cpp:62) [179]  (1.230 ns)
	blocking operation 0.015 ns on control path)

 <State 29>: 2.813ns
The critical path consists of the following:
	'phi' operation ('kx', src/conv1.cpp:53) with incoming values : ('add_ln53', src/conv1.cpp:53) [182]  (0.000 ns)
	'add' operation ('add_ln57', src/conv1.cpp:57) [191]  (0.789 ns)
	'add' operation ('add_ln62', src/conv1.cpp:62) [193]  (0.787 ns)
	'getelementptr' operation ('input_fm_buffer_1_0_addr_2', src/conv1.cpp:62) [195]  (0.000 ns)
	'load' operation ('input_fm_buffer_1_0_load', src/conv1.cpp:62) on array 'input_fm_buffer_1_0' [198]  (1.237 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read', src/conv1.cpp:62) on port 'gmem' (src/conv1.cpp:62) [196]  (7.300 ns)

 <State 31>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.427 ns)
'fmul' operation ('mul', src/conv1.cpp:62) [199]  (6.589 ns)

 <State 32>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv1.cpp:62) [199]  (7.016 ns)

 <State 33>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv1.cpp:62) [199]  (7.016 ns)

 <State 34>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.476 ns)
'fadd' operation ('add', src/conv1.cpp:62) [200]  (5.961 ns)

 <State 35>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv1.cpp:62) [200]  (6.437 ns)

 <State 36>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv1.cpp:62) [200]  (6.437 ns)

 <State 37>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv1.cpp:62) [200]  (6.437 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_63', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [212]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_63', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [212]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_63', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [212]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_63', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [212]  (7.300 ns)

 <State 42>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_63', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [212]  (7.300 ns)

 <State 43>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_63', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [212]  (7.300 ns)

 <State 44>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_63', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [212]  (7.300 ns)

 <State 45>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_63', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [212]  (7.300 ns)

 <State 46>: 0.773ns
The critical path consists of the following:
	'phi' operation ('nout', src/conv1.cpp:115->src/conv1.cpp:71) with incoming values : ('add_ln115', src/conv1.cpp:115->src/conv1.cpp:71) [215]  (0.000 ns)
	'icmp' operation ('icmp_ln115', src/conv1.cpp:115->src/conv1.cpp:71) [225]  (0.773 ns)

 <State 47>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [231]  (7.300 ns)

 <State 48>: 2.532ns
The critical path consists of the following:
	'phi' operation ('ty', src/conv1.cpp:116->src/conv1.cpp:71) with incoming values : ('add_ln116', src/conv1.cpp:116->src/conv1.cpp:71) [235]  (0.000 ns)
	'add' operation ('empty_65', src/conv1.cpp:116->src/conv1.cpp:71) [249]  (0.765 ns)
	'add' operation ('add_ln119_4', src/conv1.cpp:119->src/conv1.cpp:71) [251]  (0.853 ns)
	'sub' operation ('sub_ln119_1', src/conv1.cpp:119->src/conv1.cpp:71) [255]  (0.914 ns)

 <State 49>: 2.079ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv1.cpp:117->src/conv1.cpp:71) with incoming values : ('add_ln117', src/conv1.cpp:117->src/conv1.cpp:71) [258]  (0.000 ns)
	'add' operation ('add_ln119_5', src/conv1.cpp:119->src/conv1.cpp:71) [260]  (0.842 ns)
	'getelementptr' operation ('output_fm_buffer_1_addr_2', src/conv1.cpp:119->src/conv1.cpp:71) [262]  (0.000 ns)
	'load' operation ('output_fm_buffer_1_load_1', src/conv1.cpp:119->src/conv1.cpp:71) on array 'output_fm_buffer_1' [270]  (1.237 ns)

 <State 50>: 1.237ns
The critical path consists of the following:
	'load' operation ('output_fm_buffer_1_load_1', src/conv1.cpp:119->src/conv1.cpp:71) on array 'output_fm_buffer_1' [270]  (1.237 ns)

 <State 51>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.476 ns)
'fadd' operation ('add_i', src/conv1.cpp:119->src/conv1.cpp:71) [271]  (5.961 ns)

 <State 52>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_i', src/conv1.cpp:119->src/conv1.cpp:71) [271]  (6.437 ns)

 <State 53>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_i', src/conv1.cpp:119->src/conv1.cpp:71) [271]  (6.437 ns)

 <State 54>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_i', src/conv1.cpp:119->src/conv1.cpp:71) [271]  (6.437 ns)

 <State 55>: 2.782ns
The critical path consists of the following:
	'fcmp' operation ('tmp_4', src/conv1.cpp:120->src/conv1.cpp:71) [283]  (2.782 ns)

 <State 56>: 4.468ns
The critical path consists of the following:
	'fcmp' operation ('tmp_4', src/conv1.cpp:120->src/conv1.cpp:71) [283]  (2.782 ns)
	'and' operation ('and_ln120', src/conv1.cpp:120->src/conv1.cpp:71) [284]  (0.000 ns)
	'select' operation ('select_ln120', src/conv1.cpp:120->src/conv1.cpp:71) [285]  (0.449 ns)
	'store' operation ('store_ln119', src/conv1.cpp:119->src/conv1.cpp:71) of variable 'select_ln120', src/conv1.cpp:120->src/conv1.cpp:71 on array 'conv1_output_ftmap' [286]  (1.237 ns)

 <State 57>: 2.079ns
The critical path consists of the following:
	'phi' operation ('empty_66') with incoming values : ('empty_67') [295]  (0.000 ns)
	'getelementptr' operation ('output_fm_buffer_1_addr') [302]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'output_fm_buffer_1' [303]  (1.237 ns)
	blocking operation 0.842 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
