// Seed: 805479364
module module_0 (
    output wand id_0,
    output uwire id_1
    , id_14,
    input wor id_2,
    input supply1 id_3,
    input tri0 id_4,
    output wand id_5,
    output uwire id_6,
    input uwire id_7,
    output wor id_8,
    input tri id_9,
    output wor id_10,
    input supply0 id_11,
    input tri id_12
);
  integer id_15;
  parameter id_16 = 1;
  tri0 id_17 = -1;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd55,
    parameter id_2  = 32'd47,
    parameter id_3  = 32'd54,
    parameter id_4  = 32'd66,
    parameter id_5  = 32'd34,
    parameter id_7  = 32'd59,
    parameter id_8  = 32'd81
) (
    output supply0 id_0,
    output uwire id_1,
    input wire _id_2,
    output tri1 _id_3,
    input wor _id_4,
    input tri1 _id_5,
    input supply0 id_6,
    input wand _id_7,
    input uwire _id_8,
    input tri0 id_9,
    output wor id_10
    , id_13,
    input supply0 _id_11
);
  logic [id_5  #  (  .  id_2  (  id_11  )  ) : id_4  ==  id_3] id_14;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_9,
      id_6,
      id_6,
      id_0,
      id_1,
      id_6,
      id_10,
      id_6,
      id_0,
      id_9,
      id_9
  );
  assign id_1 = id_11;
  wire [id_8 : -1] id_15;
  assign id_14[-1 : id_7] = -id_15;
  logic id_16;
endmodule
