# 1 "arch/arm64/boot/dts/qcom/sm6350-sony-xperia-lena-pdx213.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/sm6350-sony-xperia-lena-pdx213.dts"




/dts-v1/;

# 1 "arch/arm64/boot/dts/qcom/sm6350.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-sm6350.h" 1
# 8 "arch/arm64/boot/dts/qcom/sm6350.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmh.h" 1
# 9 "arch/arm64/boot/dts/qcom/sm6350.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/dma/qcom-gpi.h" 1
# 10 "arch/arm64/boot/dts/qcom/sm6350.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 11 "arch/arm64/boot/dts/qcom/sm6350.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,sm6350.h" 1
# 12 "arch/arm64/boot/dts/qcom/sm6350.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 13 "arch/arm64/boot/dts/qcom/sm6350.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/mailbox/qcom-ipcc.h" 1
# 14 "arch/arm64/boot/dts/qcom/sm6350.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom-rpmpd.h" 1
# 15 "arch/arm64/boot/dts/qcom/sm6350.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/qcom,rpmh-rsc.h" 1
# 16 "arch/arm64/boot/dts/qcom/sm6350.dtsi" 2

/ {
 interrupt-parent = <&intc>;
 #address-cells = <2>;
 #size-cells = <2>;

 clocks {
  xo_board: xo-board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <76800000>;
   clock-output-names = "xo_board";
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   clock-frequency = <32764>;
   #clock-cells = <0>;
  };
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "qcom,kryo560";
   reg = <0x0 0x0>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   next-level-cache = <&L2_0>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   #cooling-cells = <2>;
   L2_0: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
    L3_0: l3-cache {
     compatible = "cache";
    };
   };
  };

  CPU1: cpu@100 {
   device_type = "cpu";
   compatible = "qcom,kryo560";
   reg = <0x0 0x100>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   next-level-cache = <&L2_100>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   #cooling-cells = <2>;
   L2_100: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU2: cpu@200 {
   device_type = "cpu";
   compatible = "qcom,kryo560";
   reg = <0x0 0x200>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   next-level-cache = <&L2_200>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   #cooling-cells = <2>;
   L2_200: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU3: cpu@300 {
   device_type = "cpu";
   compatible = "qcom,kryo560";
   reg = <0x0 0x300>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   next-level-cache = <&L2_300>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   #cooling-cells = <2>;
   L2_300: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU4: cpu@400 {
   device_type = "cpu";
   compatible = "qcom,kryo560";
   reg = <0x0 0x400>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   next-level-cache = <&L2_400>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   #cooling-cells = <2>;
   L2_400: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU5: cpu@500 {
   device_type = "cpu";
   compatible = "qcom,kryo560";
   reg = <0x0 0x500>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   next-level-cache = <&L2_500>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   #cooling-cells = <2>;
   L2_500: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };

  };

  CPU6: cpu@600 {
   device_type = "cpu";
   compatible = "qcom,kryo560";
   reg = <0x0 0x600>;
   enable-method = "psci";
   capacity-dmips-mhz = <1894>;
   dynamic-power-coefficient = <703>;
   next-level-cache = <&L2_600>;
   qcom,freq-domain = <&cpufreq_hw 1>;
   #cooling-cells = <2>;
   L2_600: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU7: cpu@700 {
   device_type = "cpu";
   compatible = "qcom,kryo560";
   reg = <0x0 0x700>;
   enable-method = "psci";
   capacity-dmips-mhz = <1894>;
   dynamic-power-coefficient = <703>;
   next-level-cache = <&L2_700>;
   qcom,freq-domain = <&cpufreq_hw 1>;
   #cooling-cells = <2>;
   L2_700: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };

    core2 {
     cpu = <&CPU2>;
    };

    core3 {
     cpu = <&CPU3>;
    };

    core4 {
     cpu = <&CPU4>;
    };

    core5 {
     cpu = <&CPU5>;
    };

    core6 {
     cpu = <&CPU6>;
    };

    core7 {
     cpu = <&CPU7>;
    };
   };
  };
 };

 firmware {
  scm: scm {
   compatible = "qcom,scm-sm6350", "qcom,scm";
   #reset-cells = <1>;
  };
 };

 memory@80000000 {
  device_type = "memory";

  reg = <0x0 0x80000000 0x0 0x0>;
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 5 8>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 reserved_memory: reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  hyp_mem: memory@80000000 {
   reg = <0 0x80000000 0 0x600000>;
   no-map;
  };

  xbl_aop_mem: memory@80700000 {
   reg = <0 0x80700000 0 0x160000>;
   no-map;
  };

  cmd_db: memory@80860000 {
   compatible = "qcom,cmd-db";
   reg = <0 0x80860000 0 0x20000>;
   no-map;
  };

  sec_apps_mem: memory@808ff000 {
   reg = <0 0x808ff000 0 0x1000>;
   no-map;
  };

  smem_mem: memory@80900000 {
   reg = <0 0x80900000 0 0x200000>;
   no-map;
  };

  cdsp_sec_mem: memory@80b00000 {
   reg = <0 0x80b00000 0 0x1e00000>;
   no-map;
  };

  pil_camera_mem: memory@86000000 {
   reg = <0 0x86000000 0 0x500000>;
   no-map;
  };

  pil_npu_mem: memory@86500000 {
   reg = <0 0x86500000 0 0x500000>;
   no-map;
  };

  pil_video_mem: memory@86a00000 {
   reg = <0 0x86a00000 0 0x500000>;
   no-map;
  };

  pil_cdsp_mem: memory@86f00000 {
   reg = <0 0x86f00000 0 0x1e00000>;
   no-map;
  };

  pil_adsp_mem: memory@88d00000 {
   reg = <0 0x88d00000 0 0x2800000>;
   no-map;
  };

  wlan_fw_mem: memory@8b500000 {
   reg = <0 0x8b500000 0 0x200000>;
   no-map;
  };

  pil_ipa_fw_mem: memory@8b700000 {
   reg = <0 0x8b700000 0 0x10000>;
   no-map;
  };

  pil_ipa_gsi_mem: memory@8b710000 {
   reg = <0 0x8b710000 0 0x5400>;
   no-map;
  };

  pil_gpu_mem: memory@8b715400 {
   reg = <0 0x8b715400 0 0x2000>;
   no-map;
  };

  pil_modem_mem: memory@8b800000 {
   reg = <0 0x8b800000 0 0xf800000>;
   no-map;
  };

  cont_splash_memory: memory@a0000000 {
   reg = <0 0xa0000000 0 0x2300000>;
   no-map;
  };

  dfps_data_memory: memory@a2300000 {
   reg = <0 0xa2300000 0 0x100000>;
   no-map;
  };

  removed_region: memory@c0000000 {
   reg = <0 0xc0000000 0 0x3900000>;
   no-map;
  };

  debug_region: memory@ffb00000 {
   reg = <0 0xffb00000 0 0xc0000>;
   no-map;
  };

  last_log_region: memory@ffbc0000 {
   reg = <0 0xffbc0000 0 0x40000>;
   no-map;
  };

  ramoops: ramoops@ffc00000 {
   compatible = "removed-dma-pool", "ramoops";
   reg = <0 0xffc00000 0 0x00100000>;
   record-size = <0x1000>;
   console-size = <0x40000>;
   ftrace-size = <0x0>;
   msg-size = <0x20000 0x20000>;
   cc-size = <0x0>;
   no-map;
  };

  cmdline_region: memory@ffd00000 {
   reg = <0 0xffd00000 0 0x1000>;
   no-map;
  };
 };

 smem {
  compatible = "qcom,smem";
  memory-region = <&smem_mem>;
  hwlocks = <&tcsr_mutex 3>;
 };

 smp2p-adsp {
  compatible = "qcom,smp2p";
  qcom,smem = <443>, <429>;
  interrupts-extended = <&ipcc 3
          2
          1>;
  mboxes = <&ipcc 3
    2>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <2>;

  smp2p_adsp_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_adsp_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-cdsp {
  compatible = "qcom,smp2p";
  qcom,smem = <94>, <432>;
  interrupts-extended = <&ipcc 6
          2
          1>;
  mboxes = <&ipcc 6
    2>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <5>;

  smp2p_cdsp_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_cdsp_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-mpss {
  compatible = "qcom,smp2p";
  qcom,smem = <435>, <428>;

  interrupts-extended = <&ipcc 2
          2
          1>;
  mboxes = <&ipcc 2
    2>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <1>;

  modem_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  modem_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 soc: soc@0 {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0 0 0 0 0x10 0>;
  dma-ranges = <0 0 0 0 0x10 0>;
  compatible = "simple-bus";

  gcc: clock-controller@100000 {
   compatible = "qcom,gcc-sm6350";
   reg = <0 0x00100000 0 0x1f0000>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
   clock-names = "bi_tcxo",
          "bi_tcxo_ao",
          "sleep_clk";
   clocks = <&rpmhcc 0>,
     <&rpmhcc 1>,
     <&sleep_clk>;
  };

  ipcc: mailbox@408000 {
   compatible = "qcom,sm6350-ipcc", "qcom,ipcc";
   reg = <0 0x00408000 0 0x1000>;
   interrupts = <0 228 4>;
   interrupt-controller;
   #interrupt-cells = <3>;
   #mbox-cells = <2>;
  };

  rng: rng@793000 {
   compatible = "qcom,prng-ee";
   reg = <0 0x00793000 0 0x1000>;
   clocks = <&gcc 68>;
   clock-names = "core";
  };

  sdhc_1: mmc@7c4000 {
   compatible = "qcom,sm6350-sdhci", "qcom,sdhci-msm-v5";
   reg = <0 0x007c4000 0 0x1000>,
    <0 0x007c5000 0 0x1000>,
    <0 0x007c8000 0 0x8000>;
   reg-names = "hc", "cqhci", "ice";

   interrupts = <0 641 4>,
         <0 644 4>;
   interrupt-names = "hc_irq", "pwr_irq";
   iommus = <&apps_smmu 0x60 0x0>;

   clocks = <&gcc 101>,
     <&gcc 102>,
     <&rpmhcc 0>;
   clock-names = "iface", "core", "xo";
   qcom,dll-config = <0x000f642c>;
   qcom,ddr-config = <0x80040868>;
   power-domains = <&rpmhpd 0>;
   operating-points-v2 = <&sdhc1_opp_table>;
   bus-width = <8>;
   non-removable;
   supports-cqe;

   status = "disabled";

   sdhc1_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-19200000 {
     opp-hz = /bits/ 64 <19200000>;
     required-opps = <&rpmhpd_opp_min_svs>;
    };

    opp-100000000 {
     opp-hz = /bits/ 64 <100000000>;
     required-opps = <&rpmhpd_opp_low_svs>;
    };

    opp-384000000 {
     opp-hz = /bits/ 64 <384000000>;
     required-opps = <&rpmhpd_opp_svs_l1>;
    };
   };
  };

  gpi_dma0: dma-controller@800000 {
   compatible = "qcom,sm6350-gpi-dma";
   reg = <0 0x00800000 0 0x60000>;
   interrupts = <0 244 4>,
         <0 245 4>,
         <0 246 4>,
         <0 247 4>,
         <0 248 4>,
         <0 249 4>,
         <0 250 4>,
         <0 251 4>,
         <0 252 4>,
         <0 253 4>;
   dma-channels = <10>;
   dma-channel-mask = <0x1f>;
   iommus = <&apps_smmu 0x56 0x0>;
   #dma-cells = <3>;
   status = "disabled";
  };

  qupv3_id_0: geniqup@8c0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0x8c0000 0x0 0x2000>;
   clock-names = "m-ahb", "s-ahb";
   clocks = <&gcc 97>,
     <&gcc 98>;
   #address-cells = <2>;
   #size-cells = <2>;
   iommus = <&apps_smmu 0x43 0x0>;
   ranges;
   status = "disabled";

   i2c0: i2c@880000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00880000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 71>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c0_default>;
    interrupts = <0 601 4>;
    dmas = <&gpi_dma0 0 0 3>,
           <&gpi_dma0 1 0 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 3 0 &clk_virt 7 0>,
      <&gem_noc 0 0 &config_noc 33 0>,
      <&aggre1_noc 1 0 &clk_virt 9 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   i2c2: i2c@888000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00888000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 75>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c2_default>;
    interrupts = <0 603 4>;
    dmas = <&gpi_dma0 0 2 3>,
           <&gpi_dma0 1 2 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 3 0 &clk_virt 7 0>,
      <&gem_noc 0 0 &config_noc 33 0>,
      <&aggre1_noc 1 0 &clk_virt 9 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };
  };

  gpi_dma1: dma-controller@900000 {
   compatible = "qcom,sm6350-gpi-dma";
   reg = <0 0x00900000 0 0x60000>;
   interrupts = <0 645 4>,
         <0 646 4>,
         <0 647 4>,
         <0 648 4>,
         <0 649 4>,
         <0 650 4>,
         <0 651 4>,
         <0 652 4>,
         <0 653 4>,
         <0 654 4>;
   dma-channels = <10>;
   dma-channel-mask = <0x3f>;
   iommus = <&apps_smmu 0x4d6 0x0>;
   #dma-cells = <3>;
   status = "disabled";
  };

  qupv3_id_1: geniqup@9c0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0x9c0000 0x0 0x2000>;
   clock-names = "m-ahb", "s-ahb";
   clocks = <&gcc 99>,
     <&gcc 100>;
   #address-cells = <2>;
   #size-cells = <2>;
   iommus = <&apps_smmu 0x4c3 0x0>;
   ranges;
   status = "disabled";

   i2c6: i2c@980000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00980000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 85>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c6_default>;
    interrupts = <0 353 4>;
    dmas = <&gpi_dma1 0 0 3>,
           <&gpi_dma1 1 0 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 4 0 &clk_virt 8 0>,
      <&gem_noc 0 0 &config_noc 34 0>,
      <&aggre2_noc 2 0 &clk_virt 9 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   i2c7: i2c@984000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00984000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 87>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c7_default>;
    interrupts = <0 354 4>;
    dmas = <&gpi_dma1 0 1 3>,
           <&gpi_dma1 1 1 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 4 0 &clk_virt 8 0>,
      <&gem_noc 0 0 &config_noc 34 0>,
      <&aggre2_noc 2 0 &clk_virt 9 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   i2c8: i2c@988000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00988000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 89>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c8_default>;
    interrupts = <0 355 4>;
    dmas = <&gpi_dma1 0 2 3>,
           <&gpi_dma1 1 2 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 4 0 &clk_virt 8 0>,
      <&gem_noc 0 0 &config_noc 34 0>,
      <&aggre2_noc 2 0 &clk_virt 9 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   uart9: serial@98c000 {
    compatible = "qcom,geni-debug-uart";
    reg = <0 0x98c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 91>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart9_default>;
    interrupts = <0 356 4>;
    interconnects = <&clk_virt 4 0 &clk_virt 8 0>,
      <&gem_noc 0 0 &config_noc 34 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c10: i2c@990000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00990000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 93>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c10_default>;
    interrupts = <0 357 4>;
    dmas = <&gpi_dma1 0 4 3>,
           <&gpi_dma1 1 4 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 4 0 &clk_virt 8 0>,
      <&gem_noc 0 0 &config_noc 34 0>,
      <&aggre2_noc 2 0 &clk_virt 9 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

  };

  config_noc: interconnect@1500000 {
   compatible = "qcom,sm6350-config-noc";
   reg = <0 0x01500000 0 0x28000>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  system_noc: interconnect@1620000 {
   compatible = "qcom,sm6350-system-noc";
   reg = <0 0x01620000 0 0x17080>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;

   clk_virt: interconnect-clk-virt {
    compatible = "qcom,sm6350-clk-virt";
    #interconnect-cells = <2>;
    qcom,bcm-voters = <&apps_bcm_voter>;
   };
  };

  aggre1_noc: interconnect@16e0000 {
   compatible = "qcom,sm6350-aggre1-noc";
   reg = <0 0x016e0000 0 0x15080>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  aggre2_noc: interconnect@1700000 {
   compatible = "qcom,sm6350-aggre2-noc";
   reg = <0 0x01700000 0 0x1f880>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;

   compute_noc: interconnect-compute-noc {
    compatible = "qcom,sm6350-compute-noc";
    #interconnect-cells = <2>;
    qcom,bcm-voters = <&apps_bcm_voter>;
   };
  };

  mmss_noc: interconnect@1740000 {
   compatible = "qcom,sm6350-mmss-noc";
   reg = <0 0x01740000 0 0x1c100>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  ufs_mem_hc: ufs@1d84000 {
   compatible = "qcom,sm6350-ufshc", "qcom,ufshc",
         "jedec,ufs-2.0";
   reg = <0 0x01d84000 0 0x3000>,
         <0 0x01d90000 0 0x8000>;
   reg-names = "std", "ice";
   interrupts = <0 265 4>;
   phys = <&ufs_mem_phy_lanes>;
   phy-names = "ufsphy";
   lanes-per-direction = <2>;
   #reset-cells = <1>;
   resets = <&gcc 4>;
   reset-names = "rst";

   power-domains = <&gcc 1>;

   iommus = <&apps_smmu 0x80 0x0>;

   clock-names = "core_clk",
          "bus_aggr_clk",
          "iface_clk",
          "core_clk_unipro",
          "ref_clk",
          "tx_lane0_sync_clk",
          "rx_lane0_sync_clk",
          "rx_lane1_sync_clk",
          "ice_core_clk";
   clocks = <&gcc 112>,
     <&gcc 11>,
     <&gcc 111>,
     <&gcc 121>,
     <&rpmhcc 25>,
     <&gcc 120>,
     <&gcc 118>,
     <&gcc 119>,
     <&gcc 114>;
   freq-table-hz =
    <50000000 200000000>,
    <0 0>,
    <0 0>,
    <37500000 150000000>,
    <75000000 300000000>,
    <0 0>,
    <0 0>,
    <0 0>,
    <0 0>;

   status = "disabled";
  };

  ufs_mem_phy: phy@1d87000 {
   compatible = "qcom,sm6350-qmp-ufs-phy";
   reg = <0 0x01d87000 0 0x18c>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   clock-names = "ref",
          "ref_aux";
   clocks = <&gcc 110>,
     <&gcc 116>;

   resets = <&ufs_mem_hc 0>;
   reset-names = "ufsphy";

   status = "disabled";

   ufs_mem_phy_lanes: phy@1d87400 {
    reg = <0 0x01d87400 0 0x128>,
          <0 0x01d87600 0 0x1fc>,
          <0 0x01d87c00 0 0x1dc>,
          <0 0x01d87800 0 0x128>,
          <0 0x01d87a00 0 0x1fc>;
    #phy-cells = <0>;
   };
  };

  tcsr_mutex: hwlock@1f40000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0x0 0x01f40000 0x0 0x40000>;
   #hwlock-cells = <1>;
  };

  adsp: remoteproc@3000000 {
   compatible = "qcom,sm6350-adsp-pas";
   reg = <0 0x03000000 0 0x100>;

   interrupts-extended = <&pdc 6 4>,
           <&smp2p_adsp_in 0 1>,
           <&smp2p_adsp_in 1 1>,
           <&smp2p_adsp_in 2 1>,
           <&smp2p_adsp_in 3 1>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   power-domains = <&rpmhpd 2>,
     <&rpmhpd 3>;
   power-domain-names = "lcx", "lmx";

   memory-region = <&pil_adsp_mem>;

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&smp2p_adsp_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts-extended = <&ipcc 3
            0
            1>;
    mboxes = <&ipcc 3
      0>;

    label = "lpass";
    qcom,remote-pid = <2>;

    fastrpc {
     compatible = "qcom,fastrpc";
     qcom,glink-channels = "fastrpcglink-apps-dsp";
     label = "adsp";
     #address-cells = <1>;
     #size-cells = <0>;

     compute-cb@3 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <3>;
      iommus = <&apps_smmu 0x1003 0x0>;
     };

     compute-cb@4 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <4>;
      iommus = <&apps_smmu 0x1004 0x0>;
     };

     compute-cb@5 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <5>;
      iommus = <&apps_smmu 0x1005 0x0>;
      qcom,nsessions = <5>;
     };
    };
   };
  };

  mpss: remoteproc@4080000 {
   compatible = "qcom,sm6350-mpss-pas";
   reg = <0x0 0x04080000 0x0 0x4040>;

   interrupts-extended = <&intc 0 136 1>,
           <&modem_smp2p_in 0 1>,
           <&modem_smp2p_in 1 1>,
           <&modem_smp2p_in 2 1>,
           <&modem_smp2p_in 3 1>,
           <&modem_smp2p_in 7 1>;
   interrupt-names = "wdog", "fatal", "ready", "handover",
       "stop-ack", "shutdown-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   power-domains = <&rpmhpd 0>,
     <&rpmhpd 4>;
   power-domain-names = "cx", "mss";

   memory-region = <&pil_modem_mem>;

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&modem_smp2p_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts-extended = <&ipcc 2
            0
            1>;
    mboxes = <&ipcc 2
      0>;
    label = "modem";
    qcom,remote-pid = <1>;
   };
  };

  cdsp: remoteproc@8300000 {
   compatible = "qcom,sm6350-cdsp-pas";
   reg = <0 0x08300000 0 0x10000>;

   interrupts-extended = <&intc 0 578 4>,
           <&smp2p_cdsp_in 0 1>,
           <&smp2p_cdsp_in 1 1>,
           <&smp2p_cdsp_in 2 1>,
           <&smp2p_cdsp_in 3 1>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   power-domains = <&rpmhpd 0>,
     <&rpmhpd 5>;
   power-domain-names = "cx", "mx";

   memory-region = <&pil_cdsp_mem>;

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&smp2p_cdsp_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts-extended = <&ipcc 6
            0
            1>;
    mboxes = <&ipcc 6
      0>;

    label = "cdsp";
    qcom,remote-pid = <5>;

    fastrpc {
     compatible = "qcom,fastrpc";
     qcom,glink-channels = "fastrpcglink-apps-dsp";
     label = "cdsp";
     #address-cells = <1>;
     #size-cells = <0>;

     compute-cb@1 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <1>;
      iommus = <&apps_smmu 0x1401 0x20>;
     };

     compute-cb@2 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <2>;
      iommus = <&apps_smmu 0x1402 0x20>;
     };

     compute-cb@3 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <3>;
      iommus = <&apps_smmu 0x1403 0x20>;
     };

     compute-cb@4 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <4>;
      iommus = <&apps_smmu 0x1404 0x20>;
     };

     compute-cb@5 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <5>;
      iommus = <&apps_smmu 0x1405 0x20>;
     };

     compute-cb@6 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <6>;
      iommus = <&apps_smmu 0x1406 0x20>;
     };

     compute-cb@7 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <7>;
      iommus = <&apps_smmu 0x1407 0x20>;
     };

     compute-cb@8 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <8>;
      iommus = <&apps_smmu 0x1408 0x20>;
     };


    };
   };
  };

  sdhc_2: mmc@8804000 {
   compatible = "qcom,sm6350-sdhci", "qcom,sdhci-msm-v5";
   reg = <0 0x08804000 0 0x1000>;

   interrupts = <0 204 4>,
         <0 222 4>;
   interrupt-names = "hc_irq", "pwr_irq";
   iommus = <&apps_smmu 0x560 0x0>;

   clocks = <&gcc 106>,
     <&gcc 107>,
     <&rpmhcc 0>;
   clock-names = "iface", "core", "xo";
   interconnects = <&aggre2_noc 6 0 &clk_virt 9 0>,
     <&gem_noc 0 0 &config_noc 35 0>;
   interconnect-names = "sdhc-ddr", "cpu-sdhc";

   qcom,dll-config = <0x0007642c>;
   qcom,ddr-config = <0x80040868>;
   power-domains = <&rpmhpd 0>;
   operating-points-v2 = <&sdhc2_opp_table>;
   bus-width = <4>;

   status = "disabled";

   sdhc2_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-100000000 {
     opp-hz = /bits/ 64 <100000000>;
     required-opps = <&rpmhpd_opp_svs_l1>;
     opp-peak-kBps = <790000 131000>;
     opp-avg-kBps = <50000 50000>;
    };

    opp-202000000 {
     opp-hz = /bits/ 64 <202000000>;
     required-opps = <&rpmhpd_opp_nom>;
     opp-peak-kBps = <3190000 294000>;
     opp-avg-kBps = <261438 300000>;
    };
   };
  };

  usb_1_hsphy: phy@88e3000 {
   compatible = "qcom,sm6350-qusb2-phy", "qcom,qusb2-v2-phy";
   reg = <0 0x088e3000 0 0x400>;
   status = "disabled";
   #phy-cells = <0>;

   clocks = <&xo_board>, <&rpmhcc 0>;
   clock-names = "cfg_ahb", "ref";

   resets = <&gcc 0>;
  };

  usb_1_qmpphy: phy@88e9000 {
   compatible = "qcom,sc7180-qmp-usb3-dp-phy";
   reg = <0 0x088e9000 0 0x200>,
         <0 0x088e8000 0 0x40>,
         <0 0x088ea000 0 0x200>;
   status = "disabled";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   clocks = <&gcc 130>,
     <&xo_board>,
     <&rpmhcc 25>,
     <&gcc 132>;
   clock-names = "aux", "cfg_ahb", "ref", "com_aux";

   resets = <&gcc 11>,
     <&gcc 10>;
   reset-names = "phy", "common";

   usb_1_ssphy: usb3-phy@88e9200 {
    reg = <0 0x088e9200 0 0x200>,
          <0 0x088e9400 0 0x200>,
          <0 0x088e9c00 0 0x400>,
          <0 0x088e9600 0 0x200>,
          <0 0x088e9800 0 0x200>,
          <0 0x088e9a00 0 0x100>;
    #clock-cells = <0>;
    #phy-cells = <0>;
    clocks = <&gcc 133>;
    clock-names = "pipe0";
    clock-output-names = "usb3_phy_pipe_clk_src";
   };

   dp_phy: dp-phy@88ea200 {
    reg = <0 0x088ea200 0 0x200>,
          <0 0x088ea400 0 0x200>,
          <0 0x088eaa00 0 0x200>,
          <0 0x088ea600 0 0x200>,
          <0 0x088ea800 0 0x200>;
    #phy-cells = <0>;
    #clock-cells = <1>;
   };
  };

  dc_noc: interconnect@9160000 {
   compatible = "qcom,sm6350-dc-noc";
   reg = <0 0x09160000 0 0x3200>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  system-cache-controller@9200000 {
   compatible = "qcom,sm6350-llcc";
   reg = <0 0x09200000 0 0x50000>, <0 0x09600000 0 0x50000>;
   reg-names = "llcc_base", "llcc_broadcast_base";
  };

  gem_noc: interconnect@9680000 {
   compatible = "qcom,sm6350-gem-noc";
   reg = <0 0x09680000 0 0x3e200>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  npu_noc: interconnect@9990000 {
   compatible = "qcom,sm6350-npu-noc";
   reg = <0 0x09990000 0 0x1600>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  usb_1: usb@a6f8800 {
   compatible = "qcom,sm6350-dwc3", "qcom,dwc3";
   reg = <0 0x0a6f8800 0 0x400>;
   status = "disabled";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   clocks = <&gcc 22>,
     <&gcc 123>,
     <&gcc 12>,
     <&gcc 129>,
     <&gcc 125>;
   clock-names = "cfg_noc",
          "core",
          "iface",
          "sleep",
          "mock_utmi";

   interrupts-extended = <&intc 0 130 4>,
           <&pdc 17 4>,
           <&pdc 15 (2 | 1)>,
           <&pdc 14 (2 | 1)>;

   interrupt-names = "hs_phy_irq", "ss_phy_irq",
       "dm_hs_phy_irq", "dp_hs_phy_irq";

   power-domains = <&gcc 0>;

   resets = <&gcc 5>;

   interconnects = <&aggre2_noc 7 0 &clk_virt 9 0>,
     <&gem_noc 0 0 &config_noc 40 0>;
   interconnect-names = "usb-ddr", "apps-usb";

   usb_1_dwc3: usb@a600000 {
    compatible = "snps,dwc3";
    reg = <0 0x0a600000 0 0xcd00>;
    interrupts = <0 133 4>;
    iommus = <&apps_smmu 0x540 0x0>;
    snps,dis_u2_susphy_quirk;
    snps,dis_enblslpm_quirk;
    snps,has-lpm-erratum;
    snps,hird-threshold = /bits/ 8 <0x10>;
    phys = <&usb_1_hsphy>, <&usb_1_ssphy>;
    phy-names = "usb2-phy", "usb3-phy";
   };
  };

  pdc: interrupt-controller@b220000 {
   compatible = "qcom,sm6350-pdc", "qcom,pdc";
   reg = <0 0x0b220000 0 0x30000>, <0 0x17c000f0 0 0x64>;
   qcom,pdc-ranges = <0 480 94>, <94 609 31>,
       <125 63 1>, <126 655 12>, <138 139 15>;
   #interrupt-cells = <2>;
   interrupt-parent = <&intc>;
   interrupt-controller;
  };

  tsens0: thermal-sensor@c263000 {
   compatible = "qcom,sm6350-tsens", "qcom,tsens-v2";
   reg = <0 0x0c263000 0 0x1ff>,
         <0 0x0c222000 0 0x8>;
   #qcom,sensors = <16>;
   interrupts-extended = <&pdc 26 4>,
         <&pdc 28 4>;
   interrupt-names = "uplow", "critical";
   #thermal-sensor-cells = <1>;
  };

  tsens1: thermal-sensor@c265000 {
   compatible = "qcom,sm6350-tsens", "qcom,tsens-v2";
   reg = <0 0x0c265000 0 0x1ff>,
         <0 0x0c223000 0 0x8>;
   #qcom,sensors = <16>;
   interrupts-extended = <&pdc 27 4>,
         <&pdc 29 4>;
   interrupt-names = "uplow", "critical";
   #thermal-sensor-cells = <1>;
  };

  aoss_qmp: power-controller@c300000 {
   compatible = "qcom,sm6350-aoss-qmp", "qcom,aoss-qmp";
   reg = <0 0x0c300000 0 0x1000>;
   interrupts-extended = <&ipcc 0 0
           1>;
   mboxes = <&ipcc 0 0>;

   #clock-cells = <0>;
  };

  spmi_bus: spmi@c440000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0 0xc440000 0 0x1100>,
         <0 0xc600000 0 0x2000000>,
         <0 0xe600000 0 0x100000>,
         <0 0xe700000 0 0xa0000>,
         <0 0xc40a000 0 0x26000>;
   reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
   interrupt-names = "periph_irq";
   interrupts-extended = <&pdc 1 4>;
   qcom,ee = <0>;
   qcom,channel = <0>;
   #address-cells = <2>;
   #size-cells = <0>;
   interrupt-controller;
   #interrupt-cells = <4>;
  };

  tlmm: pinctrl@f100000 {
   compatible = "qcom,sm6350-tlmm";
   reg = <0 0x0f100000 0 0x300000>;
   interrupts = <0 208 4>,
     <0 209 4>,
     <0 210 4>,
     <0 211 4>,
     <0 212 4>,
     <0 213 4>,
     <0 214 4>,
     <0 215 4>,
     <0 216 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   gpio-ranges = <&tlmm 0 0 157>;

   qup_uart9_default: qup-uart9-default-state {
    pins = "gpio25", "gpio26";
    function = "qup13_f2";
    drive-strength = <2>;
    bias-disable;
   };

   qup_i2c0_default: qup-i2c0-default-state {
    pins = "gpio0", "gpio1";
    function = "qup00";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c2_default: qup-i2c2-default-state {
    pins = "gpio45", "gpio46";
    function = "qup02";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c6_default: qup-i2c6-default-state {
    pins = "gpio13", "gpio14";
    function = "qup10";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c7_default: qup-i2c7-default-state {
    pins = "gpio27", "gpio28";
    function = "qup11";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c8_default: qup-i2c8-default-state {
    pins = "gpio19", "gpio20";
    function = "qup12";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c10_default: qup-i2c10-default-state {
    pins = "gpio4", "gpio5";
    function = "qup14";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  apps_smmu: iommu@15000000 {
   compatible = "qcom,sm6350-smmu-500", "arm,mmu-500";
   reg = <0 0x15000000 0 0x100000>;
   #iommu-cells = <2>;
   #global-interrupts = <1>;
   interrupts = <0 65 4>,
         <0 95 4>,
         <0 96 4>,
         <0 97 4>,
         <0 98 4>,
         <0 99 4>,
         <0 100 4>,
         <0 101 4>,
         <0 102 4>,
         <0 103 4>,
         <0 104 4>,
         <0 105 4>,
         <0 106 4>,
         <0 107 4>,
         <0 108 4>,
         <0 109 4>,
         <0 110 4>,
         <0 111 4>,
         <0 112 4>,
         <0 113 4>,
         <0 114 4>,
         <0 115 4>,
         <0 116 4>,
         <0 117 4>,
         <0 118 4>,
         <0 181 4>,
         <0 182 4>,
         <0 183 4>,
         <0 184 4>,
         <0 185 4>,
         <0 186 4>,
         <0 187 4>,
         <0 188 4>,
         <0 189 4>,
         <0 190 4>,
         <0 191 4>,
         <0 192 4>,
         <0 315 4>,
         <0 316 4>,
         <0 317 4>,
         <0 318 4>,
         <0 319 4>,
         <0 320 4>,
         <0 321 4>,
         <0 322 4>,
         <0 323 4>,
         <0 324 4>,
         <0 325 4>,
         <0 326 4>,
         <0 327 4>,
         <0 328 4>,
         <0 329 4>,
         <0 330 4>,
         <0 331 4>,
         <0 332 4>,
         <0 333 4>,
         <0 334 4>,
         <0 335 4>,
         <0 336 4>,
         <0 337 4>,
         <0 338 4>,
         <0 339 4>,
         <0 340 4>,
         <0 341 4>,
         <0 342 4>,
         <0 343 4>,
         <0 344 4>,
         <0 345 4>,
         <0 401 4>,
         <0 402 4>,
         <0 403 4>,
         <0 404 4>,
         <0 405 4>,
         <0 406 4>,
         <0 407 4>,
         <0 408 4>,
         <0 409 4>,
         <0 410 4>,
         <0 411 4>,
         <0 412 4>,
         <0 413 4>;
  };

  intc: interrupt-controller@17a00000 {
   compatible = "arm,gic-v3";
   #interrupt-cells = <3>;
   interrupt-controller;
   reg = <0x0 0x17a00000 0x0 0x10000>,
         <0x0 0x17a60000 0x0 0x100000>;
   interrupts = <1 8 4>;
  };

  watchdog@17c10000 {
   compatible = "qcom,apss-wdt-sm6350", "qcom,kpss-wdt";
   reg = <0 0x17c10000 0 0x1000>;
   clocks = <&sleep_clk>;
   interrupts = <0 0 4>;
  };

  timer@17c20000 {
   compatible = "arm,armv7-timer-mem";
   reg = <0x0 0x17c20000 0x0 0x1000>;
   clock-frequency = <19200000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0 0 0x20000000>;

   frame@17c21000 {
    frame-number = <0>;
    interrupts = <0 8 4>,
          <0 6 4>;
    reg = <0x17c21000 0x1000>,
          <0x17c22000 0x1000>;
   };

   frame@17c23000 {
    frame-number = <1>;
    interrupts = <0 9 4>;
    reg = <0x17c23000 0x1000>;
    status = "disabled";
   };

   frame@17c25000 {
    frame-number = <2>;
    interrupts = <0 10 4>;
    reg = <0x17c25000 0x1000>;
    status = "disabled";
   };

   frame@17c27000 {
    frame-number = <3>;
    interrupts = <0 11 4>;
    reg = <0x17c27000 0x1000>;
    status = "disabled";
   };

   frame@17c29000 {
    frame-number = <4>;
    interrupts = <0 12 4>;
    reg = <0x17c29000 0x1000>;
    status = "disabled";
   };

   frame@17c2b000 {
    frame-number = <5>;
    interrupts = <0 13 4>;
    reg = <0x17c2b000 0x1000>;
    status = "disabled";
   };

   frame@17c2d000 {
    frame-number = <6>;
    interrupts = <0 14 4>;
    reg = <0x17c2d000 0x1000>;
    status = "disabled";
   };
  };

  wifi: wifi@18800000 {
   compatible = "qcom,wcn3990-wifi";
   reg = <0 0x18800000 0 0x800000>;
   reg-names = "membase";
   memory-region = <&wlan_fw_mem>;
   interrupts = <0 414 4>,
         <0 415 4>,
         <0 416 4>,
         <0 417 4>,
         <0 418 4>,
         <0 419 4>,
         <0 420 4>,
         <0 421 4>,
         <0 422 4>,
         <0 423 4>,
         <0 424 4>,
         <0 425 4>;
   iommus = <&apps_smmu 0x20 0x1>;
   qcom,msa-fixed-perm;
   status = "disabled";
  };

  apps_rsc: rsc@18200000 {
   compatible = "qcom,rpmh-rsc";
   label = "apps_rsc";
   reg = <0x0 0x18200000 0x0 0x10000>,
    <0x0 0x18210000 0x0 0x10000>,
    <0x0 0x18220000 0x0 0x10000>;
   reg-names = "drv-0", "drv-1", "drv-2";
   interrupts = <0 3 4>,
         <0 4 4>,
         <0 5 4>;
   qcom,tcs-offset = <0xd00>;
   qcom,drv-id = <2>;
   qcom,tcs-config = <2 2>, <0 3>,
       <1 3>, <3 1>;

   rpmhcc: clock-controller {
    compatible = "qcom,sm6350-rpmh-clk";
    #clock-cells = <1>;
    clock-names = "xo";
    clocks = <&xo_board>;
   };

   rpmhpd: power-controller {
    compatible = "qcom,sm6350-rpmhpd";
    #power-domain-cells = <1>;
    operating-points-v2 = <&rpmhpd_opp_table>;

    rpmhpd_opp_table: opp-table {
     compatible = "operating-points-v2";

     rpmhpd_opp_ret: opp1 {
      opp-level = <16>;
     };

     rpmhpd_opp_min_svs: opp2 {
      opp-level = <48>;
     };

     rpmhpd_opp_low_svs: opp3 {
      opp-level = <64>;
     };

     rpmhpd_opp_svs: opp4 {
      opp-level = <128>;
     };

     rpmhpd_opp_svs_l1: opp5 {
      opp-level = <192>;
     };

     rpmhpd_opp_nom: opp6 {
      opp-level = <256>;
     };

     rpmhpd_opp_nom_l1: opp7 {
      opp-level = <320>;
     };

     rpmhpd_opp_nom_l2: opp8 {
      opp-level = <336>;
     };

     rpmhpd_opp_turbo: opp9 {
      opp-level = <384>;
     };

     rpmhpd_opp_turbo_l1: opp10 {
      opp-level = <416>;
     };
    };
   };

   apps_bcm_voter: bcm-voter {
    compatible = "qcom,bcm-voter";
   };
  };

  cpufreq_hw: cpufreq@18323000 {
   compatible = "qcom,cpufreq-hw";
   reg = <0 0x18323000 0 0x1000>, <0 0x18325800 0 0x1000>;
   reg-names = "freq-domain0", "freq-domain1";
   clocks = <&rpmhcc 0>, <&gcc 0>;
   clock-names = "xo", "alternate";

   #freq-domain-cells = <1>;
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  clock-frequency = <19200000>;
  interrupts = <1 1 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 2 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 3 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 0 ((((1 << (8)) - 1) << 8) | 8)>;
 };
};
# 8 "arch/arm64/boot/dts/qcom/sm6350-sony-xperia-lena-pdx213.dts" 2

/ {
 model = "Sony Xperia 10 III";
 compatible = "sony,pdx213", "qcom,sm6350";
 chassis-type = "handset";
 qcom,msm-id = <434 0x10000>, <459 0x10000>;
 qcom,board-id = <0x1000B 0>;

 chosen {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  framebuffer: framebuffer@a0000000 {
   compatible = "simple-framebuffer";
   reg = <0 0xa0000000 0 0x2300000>;
   width = <1080>;
   height = <2520>;
   stride = <(1080 * 4)>;
   format = "a8r8g8b8";
   clocks = <&gcc 30>;
  };
 };
};

&sdhc_2 {
 status = "okay";

 cd-gpios = <&tlmm 94 0>;
};

&tlmm {
 gpio-reserved-ranges = <13 4>, <45 2>, <56 2>;
};

&usb_1 {
 status = "okay";
};

&usb_1_dwc3 {
 maximum-speed = "super-speed";
 dr_mode = "peripheral";
};

&usb_1_hsphy {
 status = "okay";
};

&usb_1_qmpphy {
 status = "okay";
};
