
*** Running vivado
    with args -log olymp_vgaCtrl_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source olymp_vgaCtrl_0_0.tcl


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source olymp_vgaCtrl_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 412.469 ; gain = 116.746
Command: synth_design -top olymp_vgaCtrl_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'olymp_vgaCtrl_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5268 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 693.902 ; gain = 249.578
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'olymp_vgaCtrl_0_0' [c:/Users/Alin/OlympicCirclesBd0FF0PL1920/OlympicCirclesBd0FF0PL1920.srcs/sources_1/bd/olymp/ip/olymp_vgaCtrl_0_0/synth/olymp_vgaCtrl_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'vgaCtrl' [C:/Users/Alin/OlympicCirclesBd0FF0PL1920/OlympicCirclesBd0FF0PL1920.srcs/sources_1/imports/sources_1/new/vgaCtrl.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'vgaCtrl' (1#1) [C:/Users/Alin/OlympicCirclesBd0FF0PL1920/OlympicCirclesBd0FF0PL1920.srcs/sources_1/imports/sources_1/new/vgaCtrl.vhd:45]
INFO: [Synth 8-6155] done synthesizing module 'olymp_vgaCtrl_0_0' (2#1) [c:/Users/Alin/OlympicCirclesBd0FF0PL1920/OlympicCirclesBd0FF0PL1920.srcs/sources_1/bd/olymp/ip/olymp_vgaCtrl_0_0/synth/olymp_vgaCtrl_0_0.v:58]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 758.961 ; gain = 314.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 761.703 ; gain = 317.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 761.703 ; gain = 317.379
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 778.809 ; gain = 334.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vgaCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[31] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[30] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[29] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[28] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[27] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[26] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[25] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[24] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[23] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[22] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[21] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[20] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[19] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[18] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[17] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[16] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[15] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[14] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[13] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrHScreen[12] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[31] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[30] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[29] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[28] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[27] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[26] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[25] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[24] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[23] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[22] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[21] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[20] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[19] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[18] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[17] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[16] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[15] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[14] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[13] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[12] driven by constant 0
INFO: [Synth 8-3917] design olymp_vgaCtrl_0_0 has port adrVScreen[11] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 915.316 ; gain = 470.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 920.109 ; gain = 475.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 920.109 ; gain = 475.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 920.109 ; gain = 475.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 920.109 ; gain = 475.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 920.109 ; gain = 475.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 920.109 ; gain = 475.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 920.109 ; gain = 475.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 920.109 ; gain = 475.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |     2|
|3     |LUT2   |     9|
|4     |LUT3   |     3|
|5     |LUT4   |    12|
|6     |LUT5   |     7|
|7     |LUT6   |     9|
|8     |FDRE   |    25|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |    71|
|2     |  inst   |vgaCtrl |    71|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 920.109 ; gain = 475.785
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 920.109 ; gain = 475.785
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 920.109 ; gain = 475.785
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 932.203 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1027.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 1027.730 ; gain = 590.449
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1027.730 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Alin/OlympicCirclesBd0FF0PL1920/OlympicCirclesBd0FF0PL1920.runs/olymp_vgaCtrl_0_0_synth_1/olymp_vgaCtrl_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1402.488 ; gain = 374.758
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1402.488 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Alin/OlympicCirclesBd0FF0PL1920/OlympicCirclesBd0FF0PL1920.runs/olymp_vgaCtrl_0_0_synth_1/olymp_vgaCtrl_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file olymp_vgaCtrl_0_0_utilization_synth.rpt -pb olymp_vgaCtrl_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 21 14:59:01 2020...
