# Hi, I'm Alison Emilien 👋  

Welcome to my GitHub profile! I’m passionate about creating robust and efficient hardware systems. My focus lies in **System Verification**, ensuring designs are functional, reliable, and optimized for real-world applications.  
[![Netlify Status](https://api.netlify.com/api/v1/badges/ddf5e6b0-d312-4309-ab7d-8fd1d413df84/deploy-status)](https://app.netlify.com/sites/alistrics/deploys)

---

## 🌟 About Me  
- 🎓 **Education**: University of Ottawa
- 💼 **Current Role**: Student in BASc Electrical Engineering and BSc Computing Technology
- 🎯 **Interests**: System Verification, Hardware Design, ASIC and FPGA.
- 🌍 **Languages**: Near-fluent in English and French; exploring Japanese

---

## 🛠️ Skills  
- **System Verification**: UVM, SystemVerilog, Coverage Analysis  
- **Hardware Design**: VHDL, Verilog, SystemVerilog.
- **Programming**: Python, C/C++, Shell Scripting  
- **Tools**: Cadence, ModelSim, Quartus II, Git  
- **Soft Skills**: Analytical Thinking, Collaboration, Problem-Solving  

---

💡 “Technology is best when it brings people together.” – [Matt Mullenweg](https://ma.tt/)  

Feel free to explore my repositories and connect! 😊  

<h2 align="center">⚒️ Technical skills ⚒️</h2>
<br/>
<div align="center">
    <img src="https://skillicons.dev/icons?i=html,css,javascript,bootstrap,figma,git,nodejs,firebase,java,python,c,c#,matlab,arduino,vscode"/>
</div>

