
Circuit 1 cell pfet_03v3 and Circuit 2 cell pfet_03v3 are black boxes.
Warning: Equate pins:  cell pfet_03v3 is a placeholder, treated as a black box.
Warning: Equate pins:  cell pfet_03v3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: pfet_03v3                       |Circuit 2: pfet_03v3                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pfet_03v3 and pfet_03v3 are equivalent.

Circuit 1 cell nfet_03v3 and Circuit 2 cell nfet_03v3 are black boxes.
Warning: Equate pins:  cell nfet_03v3 is a placeholder, treated as a black box.
Warning: Equate pins:  cell nfet_03v3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: nfet_03v3                       |Circuit 2: nfet_03v3                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nfet_03v3 and nfet_03v3 are equivalent.

Circuit 1 cell ppolyf_u and Circuit 2 cell ppolyf_u are black boxes.
Warning: Equate pins:  cell ppolyf_u is a placeholder, treated as a black box.
Warning: Equate pins:  cell ppolyf_u is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: ppolyf_u                        |Circuit 2: ppolyf_u                        
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes ppolyf_u and ppolyf_u are equivalent.

Circuit 1 cell cap_mim_2f0_m4m5_noshield and Circuit 2 cell cap_mim_2f0fF are black boxes.
Warning: Equate pins:  cell cap_mim_2f0_m4m5_noshield is a placeholder, treated as a black box.
Warning: Equate pins:  cell cap_mim_2f0fF is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: cap_mim_2f0_m4m5_noshield       |Circuit 2: cap_mim_2f0fF                   
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes cap_mim_2f0_m4m5_noshield and cap_mim_2f0fF are equivalent.
Flattening unmatched subcell pfet$9 in circuit not (0)(1 instance)
Flattening unmatched subcell nfet$14 in circuit not (0)(1 instance)

Subcircuit summary:
Circuit 1: not                             |Circuit 2: not                             
-------------------------------------------|-------------------------------------------
pfet_03v3 (1)                              |pfet_03v3 (1)                              
nfet_03v3 (1)                              |nfet_03v3 (1)                              
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: not                             |Circuit 2: not                             
-------------------------------------------|-------------------------------------------
out                                        |out                                        
in                                         |in                                         
vdd                                        |vdd                                        
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes not and not are equivalent.
Flattening unmatched subcell pfet$8 in circuit nand (0)(1 instance)
Flattening unmatched subcell nfet$13 in circuit nand (0)(1 instance)
Flattening unmatched subcell pfet$7 in circuit nand (0)(1 instance)
Flattening unmatched subcell nfet$12 in circuit nand (0)(1 instance)

Subcircuit summary:
Circuit 1: nand                            |Circuit 2: nand                            
-------------------------------------------|-------------------------------------------
pfet_03v3 (2)                              |pfet_03v3 (2)                              
nfet_03v3 (2)                              |nfet_03v3 (2)                              
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: nand                            |Circuit 2: nand                            
-------------------------------------------|-------------------------------------------
vdd                                        |vdd                                        
Z                                          |Z                                          
vss                                        |vss                                        
A                                          |A                                          
B                                          |B                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nand and nand are equivalent.
Flattening unmatched subcell nfet$7 in circuit ota_1stage (0)(2 instances)
Flattening unmatched subcell pfet$5 in circuit ota_1stage (0)(2 instances)
Flattening unmatched subcell nfet$8 in circuit ota_1stage (0)(2 instances)
Flattening unmatched subcell nfet$6 in circuit ota_1stage (0)(1 instance)

Subcircuit summary:
Circuit 1: ota_1stage                      |Circuit 2: ota_1stage                      
-------------------------------------------|-------------------------------------------
nfet_03v3 (5)                              |nfet_03v3 (5)                              
pfet_03v3 (2)                              |pfet_03v3 (2)                              
Number of devices: 7                       |Number of devices: 7                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: ota_1stage                      |Circuit 2: ota_1stage                      
-------------------------------------------|-------------------------------------------
vdd                                        |vdd                                        
vout                                       |vout                                       
vp                                         |vp                                         
vn                                         |vn                                         
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes ota_1stage and ota_1stage are equivalent.
Flattening unmatched subcell nfet$18 in circuit switch (0)(2 instances)
Flattening unmatched subcell pfet$13 in circuit switch (0)(2 instances)

Flattening instances of not in cell switch (1) makes a better match
Making another compare attempt.

Subcircuit summary:
Circuit 1: switch                          |Circuit 2: switch                          
-------------------------------------------|-------------------------------------------
nfet_03v3 (2)                              |nfet_03v3 (2)                              
pfet_03v3 (2)                              |pfet_03v3 (2)                              
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: switch                          |Circuit 2: switch                          
-------------------------------------------|-------------------------------------------
out                                        |out                                        
in                                         |in                                         
vdd                                        |vdd                                        
cntrl                                      |cntrl                                      
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes switch and switch are equivalent.
Flattening unmatched subcell ppolyf_u_resistor$4 in circuit vdiv (0)(1 instance)
Flattening unmatched subcell ppolyf_u_resistor$2 in circuit vdiv (0)(3 instances)
Flattening unmatched subcell ppolyf_u_resistor in circuit vdiv (0)(1 instance)
Flattening unmatched subcell ppolyf_u_resistor$3 in circuit vdiv (0)(1 instance)
Flattening unmatched subcell ppolyf_u_resistor$1 in circuit vdiv (0)(2 instances)

Subcircuit summary:
Circuit 1: vdiv                            |Circuit 2: vdiv                            
-------------------------------------------|-------------------------------------------
ppolyf_u (8)                               |ppolyf_u (8)                               
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: vdiv                            |Circuit 2: vdiv                            
-------------------------------------------|-------------------------------------------
vspike_up                                  |vspike_up                                  
vref                                       |vref                                       
vspike_down                                |vspike_down                                
vres                                       |vres                                       
vss                                        |vss                                        
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes vdiv and vdiv are equivalent.
Flattening unmatched subcell nfet$15 in circuit monostable (0)(2 instances)
Flattening unmatched subcell cap_mim in circuit monostable (0)(2 instances)

Subcircuit summary:
Circuit 1: monostable                      |Circuit 2: monostable                      
-------------------------------------------|-------------------------------------------
nfet_03v3 (2)                              |nfet_03v3 (2)                              
cap_mim_2f0_m4m5_noshield (2)              |cap_mim_2f0fF (2)                          
not (4)                                    |not (4)                                    
nand (2)                                   |nand (2)                                   
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 12                         |Number of nets: 12                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: monostable                      |Circuit 2: monostable                      
-------------------------------------------|-------------------------------------------
vdd                                        |vdd                                        
vin                                        |vin                                        
phi_2                                      |phi_2                                      
vres                                       |vres                                       
phi_1                                      |phi_1                                      
vneg                                       |vneg                                       
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes monostable and monostable are equivalent.
Flattening unmatched subcell nfet$17 in circuit nor (0)(1 instance)
Flattening unmatched subcell pfet$12 in circuit nor (0)(1 instance)
Flattening unmatched subcell nfet$16 in circuit nor (0)(1 instance)
Flattening unmatched subcell pfet$11 in circuit nor (0)(1 instance)

Subcircuit summary:
Circuit 1: nor                             |Circuit 2: nor                             
-------------------------------------------|-------------------------------------------
nfet_03v3 (2)                              |nfet_03v3 (2)                              
pfet_03v3 (2)                              |pfet_03v3 (2)                              
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: nor                             |Circuit 2: nor                             
-------------------------------------------|-------------------------------------------
vdd                                        |vdd                                        
Z                                          |Z                                          
vss                                        |vss                                        
A                                          |A                                          
B                                          |B                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nor and nor are equivalent.
Flattening unmatched subcell pfet$14 in circuit conmutator (0)(3 instances)
Flattening unmatched subcell nfet$19 in circuit conmutator (0)(3 instances)

Flattening instances of not in cell conmutator (1) makes a better match
Making another compare attempt.

Subcircuit summary:
Circuit 1: conmutator                      |Circuit 2: conmutator                      
-------------------------------------------|-------------------------------------------
pfet_03v3 (3)                              |pfet_03v3 (3)                              
nfet_03v3 (3)                              |nfet_03v3 (3)                              
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: conmutator                      |Circuit 2: conmutator                      
-------------------------------------------|-------------------------------------------
in2                                        |in2                                        
in1                                        |in1                                        
vdd                                        |vdd                                        
cntrl                                      |cntrl                                      
vss                                        |vss                                        
out                                        |out                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes conmutator and conmutator are equivalent.
Flattening unmatched subcell nfet$9 in circuit refractory (0)(2 instances)
Flattening unmatched subcell nfet$11 in circuit refractory (0)(1 instance)
Flattening unmatched subcell nfet$10 in circuit refractory (0)(1 instance)

Subcircuit summary:
Circuit 1: refractory                      |Circuit 2: refractory                      
-------------------------------------------|-------------------------------------------
nfet_03v3 (4)                              |nfet_03v3 (4)                              
ota_1stage (1)                             |ota_1stage (1)                             
Number of devices: 5                       |Number of devices: 5                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: refractory                      |Circuit 2: refractory                      
-------------------------------------------|-------------------------------------------
vdd                                        |vdd                                        
vrefrac                                    |vrefrac                                    
vneg                                       |vneg                                       
vspike_down                                |vspike_down                                
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes refractory and refractory are equivalent.
Flattening unmatched subcell not$1 in circuit phaseUpulse (0)(1 instance)
Flattening unmatched subcell nfet$3 in circuit phaseUpulse (0)(1 instance)
Flattening unmatched subcell pfet$1 in circuit phaseUpulse (0)(1 instance)

Flattening instances of not in cell phaseUpulse (1) makes a better match
Making another compare attempt.

Subcircuit summary:
Circuit 1: phaseUpulse                     |Circuit 2: phaseUpulse                     
-------------------------------------------|-------------------------------------------
switch (3)                                 |switch (3)                                 
vdiv (1)                                   |vdiv (1)                                   
nfet_03v3 (1)                              |nfet_03v3 (1)                              
pfet_03v3 (1)                              |pfet_03v3 (1)                              
monostable (1)                             |monostable (1)                             
nor (1)                                    |nor (1)                                    
conmutator (1)                             |conmutator (1)                             
refractory (1)                             |refractory (1)                             
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 15 **Mismatch**            |Number of nets: 16 **Mismatch**            
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: phaseUpulse                     |Circuit 2: phaseUpulse                     

---------------------------------------------------------------------------------------
Net: vss                                   |Net: vss                                   
  nfet_03v3/(1|3) = 1                      |  nfet_03v3/(1|3) = 1                      
  nfet_03v3/4 = 1                          |  nfet_03v3/4 = 1                          
  nor/vss = 1                              |  nor/vss = 1                              
  switch/vss = 3                           |  switch/vss = 3                           
  conmutator/vss = 1                       |  conmutator/vss = 1                       
  vdiv/vss = 1                             |  vdiv/vss = 1                             
  monostable/vss = 1                       |  monostable/vss = 1                       
  refractory/vss = 1                       |  refractory/vss = 1                       
  monostable/vdd = 1                       |                                           
  pfet_03v3/(1|3) = 1                      |                                           
  nor/vdd = 1                              |                                           
  vdiv/vdd = 1                             |                                           
  conmutator/in2 = 1                       |                                           
  conmutator/vdd = 1                       |                                           
  switch/vdd = 3                           |                                           
  pfet_03v3/4 = 1                          |                                           
  refractory/vdd = 1                       |                                           
                                           |                                           
(no matching net)                          |Net: vdd                                   
                                           |  pfet_03v3/(1|3) = 1                      
                                           |  pfet_03v3/4 = 1                          
                                           |  nor/vdd = 1                              
                                           |  switch/vdd = 3                           
                                           |  conmutator/in2 = 1                       
                                           |  conmutator/vdd = 1                       
                                           |  vdiv/vdd = 1                             
                                           |  monostable/vdd = 1                       
                                           |  refractory/vdd = 1                       
---------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.

Subcircuit pins:
Circuit 1: phaseUpulse                     |Circuit 2: phaseUpulse                     
-------------------------------------------|-------------------------------------------
vss                                        |vdd **Mismatch**                           
reward                                     |reward                                     
vin                                        |vin                                        
phi_int                                    |(no pin, node is phi_int)                  
phi_1                                      |(no pin, node is phi_1)                    
phi_2                                      |(no pin, node is phi_2)                    
vspike                                     |vspike                                     
phi_fire                                   |phi_fire                                   
vref                                       |vref                                       
vrefrac                                    |(no pin, node is vrefrac)                  
vspike_up                                  |(no pin, node is vspike_up)                
vspike_down                                |(no pin, node is vspike_down)              
vres                                       |(no pin, node is vres)                     
vneg                                       |(no pin, node is vneg)                     
(no pin, node is vss)                      |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists for phaseUpulse and phaseUpulse altered to match.
Device classes phaseUpulse and phaseUpulse are equivalent.

Final result: Top level cell failed pin matching.
