[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~fp32Class|fp32Class>io_fpSum",
    "sources":[
      "~fp32Class|fp32Class>io_fpnumA",
      "~fp32Class|fp32Class>io_fpnumB"
    ]
  }
]