###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =          673   # Number of WRITE/WRITEP commands
num_reads_done                 =       230423   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       202122   # Number of read row buffer hits
num_read_cmds                  =       230423   # Number of READ/READP commands
num_writes_done                =          673   # Number of read requests issued
num_write_row_hits             =          376   # Number of write row buffer hits
num_act_cmds                   =        28626   # Number of ACT commands
num_pre_cmds                   =        28604   # Number of PRE commands
num_ondemand_pres              =        11048   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8996063   # Cyles of rank active rank.0
rank_active_cycles.1           =      8442339   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1003937   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1557661   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       206870   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          766   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          245   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          198   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          412   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          826   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1810   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          566   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           22   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           25   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19356   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            1   # Write cmd latency (cycles)
write_latency[60-79]           =           13   # Write cmd latency (cycles)
write_latency[80-99]           =           10   # Write cmd latency (cycles)
write_latency[100-119]         =           24   # Write cmd latency (cycles)
write_latency[120-139]         =           14   # Write cmd latency (cycles)
write_latency[140-159]         =           12   # Write cmd latency (cycles)
write_latency[160-179]         =           10   # Write cmd latency (cycles)
write_latency[180-199]         =            6   # Write cmd latency (cycles)
write_latency[200-]            =          583   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       135751   # Read request latency (cycles)
read_latency[40-59]            =        45709   # Read request latency (cycles)
read_latency[60-79]            =        19349   # Read request latency (cycles)
read_latency[80-99]            =         5010   # Read request latency (cycles)
read_latency[100-119]          =         3486   # Read request latency (cycles)
read_latency[120-139]          =         2680   # Read request latency (cycles)
read_latency[140-159]          =         1662   # Read request latency (cycles)
read_latency[160-179]          =         1532   # Read request latency (cycles)
read_latency[180-199]          =         1350   # Read request latency (cycles)
read_latency[200-]             =        13894   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.35962e+06   # Write energy
read_energy                    =  9.29066e+08   # Read energy
act_energy                     =  7.83207e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   4.8189e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.47677e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.61354e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.26802e+09   # Active standby energy rank.1
average_read_latency           =      64.3891   # Average read request latency (cycles)
average_interarrival           =      43.2717   # Average request interarrival latency (cycles)
total_energy                   =  1.38265e+10   # Total energy (pJ)
average_power                  =      1382.65   # Average power (mW)
average_bandwidth              =      1.97202   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         4049   # Number of WRITE/WRITEP commands
num_reads_done                 =       243529   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       209554   # Number of read row buffer hits
num_read_cmds                  =       243529   # Number of READ/READP commands
num_writes_done                =         4056   # Number of read requests issued
num_write_row_hits             =         2867   # Number of write row buffer hits
num_act_cmds                   =        35215   # Number of ACT commands
num_pre_cmds                   =        35190   # Number of PRE commands
num_ondemand_pres              =        18003   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8671169   # Cyles of rank active rank.0
rank_active_cycles.1           =      8639326   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1328831   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1360674   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       223519   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          749   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          215   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          193   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          399   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          836   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1805   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          546   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           14   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           25   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19284   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =           14   # Write cmd latency (cycles)
write_latency[60-79]           =           33   # Write cmd latency (cycles)
write_latency[80-99]           =           97   # Write cmd latency (cycles)
write_latency[100-119]         =          131   # Write cmd latency (cycles)
write_latency[120-139]         =          122   # Write cmd latency (cycles)
write_latency[140-159]         =          141   # Write cmd latency (cycles)
write_latency[160-179]         =          114   # Write cmd latency (cycles)
write_latency[180-199]         =           91   # Write cmd latency (cycles)
write_latency[200-]            =         3305   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       135921   # Read request latency (cycles)
read_latency[40-59]            =        46472   # Read request latency (cycles)
read_latency[60-79]            =        24835   # Read request latency (cycles)
read_latency[80-99]            =         6545   # Read request latency (cycles)
read_latency[100-119]          =         4765   # Read request latency (cycles)
read_latency[120-139]          =         3635   # Read request latency (cycles)
read_latency[140-159]          =         1986   # Read request latency (cycles)
read_latency[160-179]          =         1646   # Read request latency (cycles)
read_latency[180-199]          =         1570   # Read request latency (cycles)
read_latency[200-]             =        16154   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.02126e+07   # Write energy
read_energy                    =  9.81909e+08   # Read energy
act_energy                     =  9.63482e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  6.37839e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  6.53124e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.41081e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.39094e+09   # Active standby energy rank.1
average_read_latency           =      68.3188   # Average read request latency (cycles)
average_interarrival           =      40.3898   # Average request interarrival latency (cycles)
total_energy                   =  1.38958e+10   # Total energy (pJ)
average_power                  =      1389.58   # Average power (mW)
average_bandwidth              =      2.11273   # Average bandwidth
