Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May  2 02:40:32 2025
| Host         : PKLT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.643        0.000                      0                   75        0.129        0.000                      0                   75        4.500        0.000                       0                    61  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.643        0.000                      0                   75        0.129        0.000                      0                   75        4.500        0.000                       0                    61  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.643ns  (required time - arrival time)
  Source:                 u_GP_UART/u_uart/clk_devider/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_uart/U_Rx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 1.142ns (33.936%)  route 2.223ns (66.064%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.636     5.157    u_GP_UART/u_uart/clk_devider/clk_IBUF_BUFG
    SLICE_X2Y10          FDCE                                         r  u_GP_UART/u_uart/clk_devider/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.518     5.675 r  u_GP_UART/u_uart/clk_devider/tick_reg_reg/Q
                         net (fo=14, routed)          1.340     7.016    u_GP_UART/u_uart/U_Rx/tick
    SLICE_X2Y18          LUT5 (Prop_lut5_I3_O)        0.152     7.168 f  u_GP_UART/u_uart/U_Rx/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.290     7.457    u_GP_UART/u_uart/U_Rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.348     7.805 r  u_GP_UART/u_uart/U_Rx/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.593     8.398    u_GP_UART/u_uart/U_Rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y19          LUT4 (Prop_lut4_I2_O)        0.124     8.522 r  u_GP_UART/u_uart/U_Rx/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.522    u_GP_UART/u_uart/U_Rx/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X2Y19          FDCE                                         r  u_GP_UART/u_uart/U_Rx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.508    14.849    u_GP_UART/u_uart/U_Rx/clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  u_GP_UART/u_uart/U_Rx/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y19          FDCE (Setup_fdce_C_D)        0.077    15.165    u_GP_UART/u_uart/U_Rx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -8.522    
  -------------------------------------------------------------------
                         slack                                  6.643    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 u_GP_UART/u_uart/clk_devider/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_uart/U_Rx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 1.168ns (34.443%)  route 2.223ns (65.557%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.636     5.157    u_GP_UART/u_uart/clk_devider/clk_IBUF_BUFG
    SLICE_X2Y10          FDCE                                         r  u_GP_UART/u_uart/clk_devider/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.518     5.675 r  u_GP_UART/u_uart/clk_devider/tick_reg_reg/Q
                         net (fo=14, routed)          1.340     7.016    u_GP_UART/u_uart/U_Rx/tick
    SLICE_X2Y18          LUT5 (Prop_lut5_I3_O)        0.152     7.168 f  u_GP_UART/u_uart/U_Rx/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.290     7.457    u_GP_UART/u_uart/U_Rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.348     7.805 r  u_GP_UART/u_uart/U_Rx/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.593     8.398    u_GP_UART/u_uart/U_Rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y19          LUT4 (Prop_lut4_I2_O)        0.150     8.548 r  u_GP_UART/u_uart/U_Rx/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.548    u_GP_UART/u_uart/U_Rx/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X2Y19          FDCE                                         r  u_GP_UART/u_uart/U_Rx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.508    14.849    u_GP_UART/u_uart/U_Rx/clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  u_GP_UART/u_uart/U_Rx/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y19          FDCE (Setup_fdce_C_D)        0.118    15.206    u_GP_UART/u_uart/U_Rx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.724ns  (required time - arrival time)
  Source:                 u_GP_UART/u_uart/U_Tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_uart/U_Tx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 1.273ns (38.367%)  route 2.045ns (61.633%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.624     5.145    u_GP_UART/u_uart/U_Tx/clk_IBUF_BUFG
    SLICE_X2Y21          FDCE                                         r  u_GP_UART/u_uart/U_Tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.478     5.623 f  u_GP_UART/u_uart/U_Tx/FSM_sequential_state_reg[1]/Q
                         net (fo=15, routed)          1.116     6.739    u_GP_UART/u_uart/U_Tx/state[1]
    SLICE_X2Y21          LUT4 (Prop_lut4_I1_O)        0.323     7.062 r  u_GP_UART/u_uart/U_Tx/FSM_sequential_state[1]_i_4__0/O
                         net (fo=1, routed)           0.504     7.566    u_GP_UART/u_uart/U_Tx/FSM_sequential_state[1]_i_4__0_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I3_O)        0.348     7.914 r  u_GP_UART/u_uart/U_Tx/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.425     8.339    u_GP_UART/u_uart/U_Tx/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.124     8.463 r  u_GP_UART/u_uart/U_Tx/FSM_sequential_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     8.463    u_GP_UART/u_uart/U_Tx/FSM_sequential_state[0]_i_1__1_n_0
    SLICE_X2Y21          FDCE                                         r  u_GP_UART/u_uart/U_Tx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.507    14.848    u_GP_UART/u_uart/U_Tx/clk_IBUF_BUFG
    SLICE_X2Y21          FDCE                                         r  u_GP_UART/u_uart/U_Tx/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X2Y21          FDCE (Setup_fdce_C_D)        0.077    15.187    u_GP_UART/u_uart/U_Tx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -8.463    
  -------------------------------------------------------------------
                         slack                                  6.724    

Slack (MET) :             6.724ns  (required time - arrival time)
  Source:                 u_GP_UART/u_uart/clk_devider/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_uart/clk_devider/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 1.027ns (31.179%)  route 2.267ns (68.821%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.633     5.154    u_GP_UART/u_uart/clk_devider/clk_IBUF_BUFG
    SLICE_X2Y13          FDCE                                         r  u_GP_UART/u_uart/clk_devider/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.478     5.632 f  u_GP_UART/u_uart/clk_devider/count_reg_reg[3]/Q
                         net (fo=7, routed)           0.876     6.508    u_GP_UART/u_uart/clk_devider/count_reg[3]
    SLICE_X3Y12          LUT6 (Prop_lut6_I4_O)        0.301     6.809 r  u_GP_UART/u_uart/clk_devider/count_reg[9]_i_2/O
                         net (fo=2, routed)           0.516     7.325    u_GP_UART/u_uart/clk_devider/count_reg[9]_i_2_n_0
    SLICE_X2Y5           LUT5 (Prop_lut5_I2_O)        0.124     7.449 r  u_GP_UART/u_uart/clk_devider/count_reg[8]_i_2/O
                         net (fo=8, routed)           0.875     8.324    u_GP_UART/u_uart/clk_devider/count_reg[8]_i_2_n_0
    SLICE_X2Y12          LUT3 (Prop_lut3_I0_O)        0.124     8.448 r  u_GP_UART/u_uart/clk_devider/count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     8.448    u_GP_UART/u_uart/clk_devider/count_next[5]
    SLICE_X2Y12          FDCE                                         r  u_GP_UART/u_uart/clk_devider/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.515    14.856    u_GP_UART/u_uart/clk_devider/clk_IBUF_BUFG
    SLICE_X2Y12          FDCE                                         r  u_GP_UART/u_uart/clk_devider/count_reg_reg[5]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X2Y12          FDCE (Setup_fdce_C_D)        0.077    15.172    u_GP_UART/u_uart/clk_devider/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                  6.724    

Slack (MET) :             6.741ns  (required time - arrival time)
  Source:                 u_GP_UART/u_uart/clk_devider/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_uart/clk_devider/count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 1.051ns (31.677%)  route 2.267ns (68.323%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.633     5.154    u_GP_UART/u_uart/clk_devider/clk_IBUF_BUFG
    SLICE_X2Y13          FDCE                                         r  u_GP_UART/u_uart/clk_devider/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.478     5.632 f  u_GP_UART/u_uart/clk_devider/count_reg_reg[3]/Q
                         net (fo=7, routed)           0.876     6.508    u_GP_UART/u_uart/clk_devider/count_reg[3]
    SLICE_X3Y12          LUT6 (Prop_lut6_I4_O)        0.301     6.809 r  u_GP_UART/u_uart/clk_devider/count_reg[9]_i_2/O
                         net (fo=2, routed)           0.516     7.325    u_GP_UART/u_uart/clk_devider/count_reg[9]_i_2_n_0
    SLICE_X2Y5           LUT5 (Prop_lut5_I2_O)        0.124     7.449 r  u_GP_UART/u_uart/clk_devider/count_reg[8]_i_2/O
                         net (fo=8, routed)           0.875     8.324    u_GP_UART/u_uart/clk_devider/count_reg[8]_i_2_n_0
    SLICE_X2Y12          LUT3 (Prop_lut3_I0_O)        0.148     8.472 r  u_GP_UART/u_uart/clk_devider/count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.472    u_GP_UART/u_uart/clk_devider/count_next[6]
    SLICE_X2Y12          FDCE                                         r  u_GP_UART/u_uart/clk_devider/count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.515    14.856    u_GP_UART/u_uart/clk_devider/clk_IBUF_BUFG
    SLICE_X2Y12          FDCE                                         r  u_GP_UART/u_uart/clk_devider/count_reg_reg[6]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X2Y12          FDCE (Setup_fdce_C_D)        0.118    15.213    u_GP_UART/u_uart/clk_devider/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                  6.741    

Slack (MET) :             6.751ns  (required time - arrival time)
  Source:                 u_GP_UART/u_uart/clk_devider/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_uart/U_Tx/data_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 0.766ns (25.899%)  route 2.192ns (74.101%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.636     5.157    u_GP_UART/u_uart/clk_devider/clk_IBUF_BUFG
    SLICE_X2Y10          FDCE                                         r  u_GP_UART/u_uart/clk_devider/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.518     5.675 r  u_GP_UART/u_uart/clk_devider/tick_reg_reg/Q
                         net (fo=14, routed)          1.209     6.884    u_GP_UART/u_uart/U_Tx/tick
    SLICE_X2Y20          LUT4 (Prop_lut4_I0_O)        0.124     7.008 r  u_GP_UART/u_uart/U_Tx/data_count[3]_i_4/O
                         net (fo=2, routed)           0.648     7.656    u_GP_UART/u_uart/U_Tx/data_count[3]_i_4_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I4_O)        0.124     7.780 r  u_GP_UART/u_uart/U_Tx/data_count[3]_i_1/O
                         net (fo=4, routed)           0.335     8.115    u_GP_UART/u_uart/U_Tx/data_count_next
    SLICE_X4Y21          FDCE                                         r  u_GP_UART/u_uart/U_Tx/data_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.505    14.846    u_GP_UART/u_uart/U_Tx/clk_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  u_GP_UART/u_uart/U_Tx/data_count_reg[0]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X4Y21          FDCE (Setup_fdce_C_CE)      -0.205    14.866    u_GP_UART/u_uart/U_Tx/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                  6.751    

Slack (MET) :             6.751ns  (required time - arrival time)
  Source:                 u_GP_UART/u_uart/clk_devider/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_uart/U_Tx/data_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 0.766ns (25.899%)  route 2.192ns (74.101%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.636     5.157    u_GP_UART/u_uart/clk_devider/clk_IBUF_BUFG
    SLICE_X2Y10          FDCE                                         r  u_GP_UART/u_uart/clk_devider/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.518     5.675 r  u_GP_UART/u_uart/clk_devider/tick_reg_reg/Q
                         net (fo=14, routed)          1.209     6.884    u_GP_UART/u_uart/U_Tx/tick
    SLICE_X2Y20          LUT4 (Prop_lut4_I0_O)        0.124     7.008 r  u_GP_UART/u_uart/U_Tx/data_count[3]_i_4/O
                         net (fo=2, routed)           0.648     7.656    u_GP_UART/u_uart/U_Tx/data_count[3]_i_4_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I4_O)        0.124     7.780 r  u_GP_UART/u_uart/U_Tx/data_count[3]_i_1/O
                         net (fo=4, routed)           0.335     8.115    u_GP_UART/u_uart/U_Tx/data_count_next
    SLICE_X4Y21          FDCE                                         r  u_GP_UART/u_uart/U_Tx/data_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.505    14.846    u_GP_UART/u_uart/U_Tx/clk_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  u_GP_UART/u_uart/U_Tx/data_count_reg[1]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X4Y21          FDCE (Setup_fdce_C_CE)      -0.205    14.866    u_GP_UART/u_uart/U_Tx/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                  6.751    

Slack (MET) :             6.751ns  (required time - arrival time)
  Source:                 u_GP_UART/u_uart/clk_devider/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_uart/U_Tx/data_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 0.766ns (25.899%)  route 2.192ns (74.101%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.636     5.157    u_GP_UART/u_uart/clk_devider/clk_IBUF_BUFG
    SLICE_X2Y10          FDCE                                         r  u_GP_UART/u_uart/clk_devider/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.518     5.675 r  u_GP_UART/u_uart/clk_devider/tick_reg_reg/Q
                         net (fo=14, routed)          1.209     6.884    u_GP_UART/u_uart/U_Tx/tick
    SLICE_X2Y20          LUT4 (Prop_lut4_I0_O)        0.124     7.008 r  u_GP_UART/u_uart/U_Tx/data_count[3]_i_4/O
                         net (fo=2, routed)           0.648     7.656    u_GP_UART/u_uart/U_Tx/data_count[3]_i_4_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I4_O)        0.124     7.780 r  u_GP_UART/u_uart/U_Tx/data_count[3]_i_1/O
                         net (fo=4, routed)           0.335     8.115    u_GP_UART/u_uart/U_Tx/data_count_next
    SLICE_X4Y21          FDCE                                         r  u_GP_UART/u_uart/U_Tx/data_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.505    14.846    u_GP_UART/u_uart/U_Tx/clk_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  u_GP_UART/u_uart/U_Tx/data_count_reg[2]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X4Y21          FDCE (Setup_fdce_C_CE)      -0.205    14.866    u_GP_UART/u_uart/U_Tx/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                  6.751    

Slack (MET) :             6.751ns  (required time - arrival time)
  Source:                 u_GP_UART/u_uart/clk_devider/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_uart/U_Tx/data_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 0.766ns (25.899%)  route 2.192ns (74.101%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.636     5.157    u_GP_UART/u_uart/clk_devider/clk_IBUF_BUFG
    SLICE_X2Y10          FDCE                                         r  u_GP_UART/u_uart/clk_devider/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.518     5.675 r  u_GP_UART/u_uart/clk_devider/tick_reg_reg/Q
                         net (fo=14, routed)          1.209     6.884    u_GP_UART/u_uart/U_Tx/tick
    SLICE_X2Y20          LUT4 (Prop_lut4_I0_O)        0.124     7.008 r  u_GP_UART/u_uart/U_Tx/data_count[3]_i_4/O
                         net (fo=2, routed)           0.648     7.656    u_GP_UART/u_uart/U_Tx/data_count[3]_i_4_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I4_O)        0.124     7.780 r  u_GP_UART/u_uart/U_Tx/data_count[3]_i_1/O
                         net (fo=4, routed)           0.335     8.115    u_GP_UART/u_uart/U_Tx/data_count_next
    SLICE_X4Y21          FDCE                                         r  u_GP_UART/u_uart/U_Tx/data_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.505    14.846    u_GP_UART/u_uart/U_Tx/clk_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  u_GP_UART/u_uart/U_Tx/data_count_reg[3]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X4Y21          FDCE (Setup_fdce_C_CE)      -0.205    14.866    u_GP_UART/u_uart/U_Tx/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                  6.751    

Slack (MET) :             6.754ns  (required time - arrival time)
  Source:                 u_GP_UART/u_uart/U_Rx/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_uart/U_Rx/rx_done_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 1.010ns (34.616%)  route 1.908ns (65.384%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.627     5.148    u_GP_UART/u_uart/U_Rx/clk_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  u_GP_UART/u_uart/U_Rx/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518     5.666 f  u_GP_UART/u_uart/U_Rx/tick_count_reg[0]/Q
                         net (fo=7, routed)           0.834     6.501    u_GP_UART/u_uart/U_Rx/tick_count[0]
    SLICE_X2Y19          LUT4 (Prop_lut4_I0_O)        0.152     6.653 f  u_GP_UART/u_uart/U_Rx/rx_done_i_2/O
                         net (fo=4, routed)           0.437     7.089    u_GP_UART/u_uart/U_Rx/rx_done_i_2_n_0
    SLICE_X2Y18          LUT5 (Prop_lut5_I4_O)        0.340     7.429 r  u_GP_UART/u_uart/U_Rx/rx_done_i_1/O
                         net (fo=1, routed)           0.637     8.066    u_GP_UART/u_uart/U_Rx/r_rx_done_next
    SLICE_X1Y17          FDCE                                         r  u_GP_UART/u_uart/U_Rx/rx_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.511    14.852    u_GP_UART/u_uart/U_Rx/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  u_GP_UART/u_uart/U_Rx/rx_done_reg/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDCE (Setup_fdce_C_D)       -0.271    14.820    u_GP_UART/u_uart/U_Rx/rx_done_reg
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  6.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u_GP_UART/u_uart/U_Tx/tick_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_uart/U_Tx/tx_done_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.613%)  route 0.077ns (29.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.587     1.470    u_GP_UART/u_uart/U_Tx/clk_IBUF_BUFG
    SLICE_X3Y19          FDCE                                         r  u_GP_UART/u_uart/U_Tx/tick_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 f  u_GP_UART/u_uart/U_Tx/tick_count_reg[3]/Q
                         net (fo=7, routed)           0.077     1.689    u_GP_UART/u_uart/U_Tx/tick_count[3]
    SLICE_X2Y19          LUT6 (Prop_lut6_I3_O)        0.045     1.734 r  u_GP_UART/u_uart/U_Tx/tx_done_i_1/O
                         net (fo=1, routed)           0.000     1.734    u_GP_UART/u_uart/U_Tx/r_tx_done_next
    SLICE_X2Y19          FDCE                                         r  u_GP_UART/u_uart/U_Tx/tx_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.856     1.983    u_GP_UART/u_uart/U_Tx/clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  u_GP_UART/u_uart/U_Tx/tx_done_reg/C
                         clock pessimism             -0.500     1.483    
    SLICE_X2Y19          FDCE (Hold_fdce_C_D)         0.121     1.604    u_GP_UART/u_uart/U_Tx/tx_done_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_GP_UART/u_APB_UARTIntf/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_APB_UARTIntf/wr_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.590     1.473    u_GP_UART/u_APB_UARTIntf/clk_IBUF_BUFG
    SLICE_X3Y16          FDPE                                         r  u_GP_UART/u_APB_UARTIntf/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDPE (Prop_fdpe_C_Q)         0.141     1.614 r  u_GP_UART/u_APB_UARTIntf/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           0.121     1.736    u_GP_UART/u_APB_UARTIntf/FSM_onehot_state_reg_n_0_[0]
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.045     1.781 r  u_GP_UART/u_APB_UARTIntf/wr_reg_i_1/O
                         net (fo=1, routed)           0.000     1.781    u_GP_UART/u_APB_UARTIntf/wr_reg_i_1_n_0
    SLICE_X2Y16          FDCE                                         r  u_GP_UART/u_APB_UARTIntf/wr_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.859     1.986    u_GP_UART/u_APB_UARTIntf/clk_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  u_GP_UART/u_APB_UARTIntf/wr_reg_reg/C
                         clock pessimism             -0.500     1.486    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.120     1.606    u_GP_UART/u_APB_UARTIntf/wr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_GP_UART/u_APB_UARTIntf/rd_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_CU/empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.499%)  route 0.094ns (33.501%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.590     1.473    u_GP_UART/u_APB_UARTIntf/clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  u_GP_UART/u_APB_UARTIntf/rd_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  u_GP_UART/u_APB_UARTIntf/rd_reg_reg/Q
                         net (fo=8, routed)           0.094     1.708    u_GP_UART/u_inputBuffer/u_fifo_CU/uart_read
    SLICE_X0Y16          LUT5 (Prop_lut5_I1_O)        0.045     1.753 r  u_GP_UART/u_inputBuffer/u_fifo_CU/empty_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.753    u_GP_UART/u_inputBuffer/u_fifo_CU/empty_reg_i_1__0_n_0
    SLICE_X0Y16          FDPE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.859     1.986    u_GP_UART/u_inputBuffer/u_fifo_CU/clk_IBUF_BUFG
    SLICE_X0Y16          FDPE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/empty_reg_reg/C
                         clock pessimism             -0.500     1.486    
    SLICE_X0Y16          FDPE (Hold_fdpe_C_D)         0.092     1.578    u_GP_UART/u_inputBuffer/u_fifo_CU/empty_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_GP_UART/u_uart/U_Rx/rx_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_CU/full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.589     1.472    u_GP_UART/u_uart/U_Rx/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  u_GP_UART/u_uart/U_Rx/rx_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  u_GP_UART/u_uart/U_Rx/rx_done_reg/Q
                         net (fo=5, routed)           0.120     1.733    u_GP_UART/u_inputBuffer/u_fifo_CU/rx_done
    SLICE_X0Y17          LUT5 (Prop_lut5_I1_O)        0.045     1.778 r  u_GP_UART/u_inputBuffer/u_fifo_CU/full_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.778    u_GP_UART/u_inputBuffer/u_fifo_CU/full_reg_i_1__0_n_0
    SLICE_X0Y17          FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.858     1.985    u_GP_UART/u_inputBuffer/u_fifo_CU/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/full_reg_reg/C
                         clock pessimism             -0.500     1.485    
    SLICE_X0Y17          FDCE (Hold_fdce_C_D)         0.091     1.576    u_GP_UART/u_inputBuffer/u_fifo_CU/full_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.343%)  route 0.137ns (39.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.590     1.473    u_GP_UART/u_outputBuffer/u_fifo_CU/clk_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/Q
                         net (fo=4, routed)           0.137     1.774    u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr[0]
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.045     1.819 r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.819    u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg[1]_i_1_n_0
    SLICE_X2Y17          FDCE                                         r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.858     1.985    u_GP_UART/u_outputBuffer/u_fifo_CU/clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X2Y17          FDCE (Hold_fdce_C_D)         0.121     1.607    u_GP_UART/u_outputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.227ns (71.758%)  route 0.089ns (28.242%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.591     1.474    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.128     1.602 f  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.089     1.691    U_Core/U_ControlUnit/state[1]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.099     1.790 r  U_Core/U_ControlUnit/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.790    U_Core/U_ControlUnit/FSM_sequential_state[0]_i_1_n_0
    SLICE_X0Y15          FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.860     1.987    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X0Y15          FDCE (Hold_fdce_C_D)         0.092     1.566    U_Core/U_ControlUnit/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 u_GP_UART/u_uart/clk_devider/count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_uart/clk_devider/count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.859%)  route 0.101ns (29.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     1.478    u_GP_UART/u_uart/clk_devider/clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  u_GP_UART/u_uart/clk_devider/count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.148     1.626 r  u_GP_UART/u_uart/clk_devider/count_reg_reg[8]/Q
                         net (fo=5, routed)           0.101     1.727    u_GP_UART/u_uart/clk_devider/count_reg[8]
    SLICE_X2Y5           LUT6 (Prop_lut6_I3_O)        0.098     1.825 r  u_GP_UART/u_uart/clk_devider/count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.825    u_GP_UART/u_uart/clk_devider/count_next[9]
    SLICE_X2Y5           FDCE                                         r  u_GP_UART/u_uart/clk_devider/count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.866     1.993    u_GP_UART/u_uart/clk_devider/clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  u_GP_UART/u_uart/clk_devider/count_reg_reg[9]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X2Y5           FDCE (Hold_fdce_C_D)         0.121     1.599    u_GP_UART/u_uart/clk_devider/count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 u_GP_UART/u_uart/U_Rx/tick_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_uart/U_Rx/tick_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.106%)  route 0.128ns (37.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.588     1.471    u_GP_UART/u_uart/U_Rx/clk_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  u_GP_UART/u_uart/U_Rx/tick_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.164     1.635 r  u_GP_UART/u_uart/U_Rx/tick_count_reg[2]/Q
                         net (fo=8, routed)           0.128     1.763    u_GP_UART/u_uart/U_Rx/tick_count[2]
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.045     1.808 r  u_GP_UART/u_uart/U_Rx/tick_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.808    u_GP_UART/u_uart/U_Rx/tick_count[3]_i_1_n_0
    SLICE_X3Y18          FDCE                                         r  u_GP_UART/u_uart/U_Rx/tick_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.857     1.984    u_GP_UART/u_uart/U_Rx/clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  u_GP_UART/u_uart/U_Rx/tick_count_reg[3]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X3Y18          FDCE (Hold_fdce_C_D)         0.092     1.576    u_GP_UART/u_uart/U_Rx/tick_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_GP_UART/u_APB_UARTIntf/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_APB_UARTIntf/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.590     1.473    u_GP_UART/u_APB_UARTIntf/clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  u_GP_UART/u_APB_UARTIntf/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.128     1.601 r  u_GP_UART/u_APB_UARTIntf/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.098     1.699    u_GP_UART/u_APB_UARTIntf/FSM_onehot_state_reg_n_0_[2]
    SLICE_X3Y16          LUT3 (Prop_lut3_I2_O)        0.099     1.798 r  u_GP_UART/u_APB_UARTIntf/FSM_onehot_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.798    u_GP_UART/u_APB_UARTIntf/FSM_onehot_state[1]_i_1__0_n_0
    SLICE_X3Y16          FDCE                                         r  u_GP_UART/u_APB_UARTIntf/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.859     1.986    u_GP_UART/u_APB_UARTIntf/clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  u_GP_UART/u_APB_UARTIntf/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X3Y16          FDCE (Hold_fdce_C_D)         0.092     1.565    u_GP_UART/u_APB_UARTIntf/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 u_GP_UART/u_APB_UARTIntf/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_APB_UARTIntf/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.695%)  route 0.099ns (30.305%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.590     1.473    u_GP_UART/u_APB_UARTIntf/clk_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  u_GP_UART/u_APB_UARTIntf/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.128     1.601 r  u_GP_UART/u_APB_UARTIntf/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.099     1.700    u_GP_UART/u_APB_UARTIntf/FSM_onehot_state_reg_n_0_[2]
    SLICE_X3Y16          LUT3 (Prop_lut3_I1_O)        0.099     1.799 r  u_GP_UART/u_APB_UARTIntf/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.799    u_GP_UART/u_APB_UARTIntf/FSM_onehot_state[0]_i_1__0_n_0
    SLICE_X3Y16          FDPE                                         r  u_GP_UART/u_APB_UARTIntf/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.859     1.986    u_GP_UART/u_APB_UARTIntf/clk_IBUF_BUFG
    SLICE_X3Y16          FDPE                                         r  u_GP_UART/u_APB_UARTIntf/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X3Y16          FDPE (Hold_fdpe_C_D)         0.091     1.564    u_GP_UART/u_APB_UARTIntf/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    U_APB_Master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    U_APB_Master/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    U_APB_Master/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    U_APB_Master/temp_write_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X3Y16    u_GP_UART/u_APB_UARTIntf/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y16    u_GP_UART/u_APB_UARTIntf/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    U_APB_Master/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    U_APB_Master/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    U_APB_Master/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    U_APB_Master/temp_write_reg_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    u_GP_UART/u_APB_UARTIntf/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    u_GP_UART/u_APB_UARTIntf/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    u_GP_UART/u_APB_UARTIntf/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    U_APB_Master/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    U_APB_Master/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    U_APB_Master/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    U_APB_Master/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    U_APB_Master/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    U_APB_Master/temp_write_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    u_GP_UART/u_APB_UARTIntf/FSM_onehot_state_reg[0]/C



