Release 14.6 - xst P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: my_alu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "my_alu.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "my_alu"
Output Format                      : NGC
Target Device                      : xc3s100e-5-tq144

---- Source Options
Top Module Name                    : my_alu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "my_alu.v" in library work
Module <my_alu> compiled
No errors in compilation
Analysis of file <"my_alu.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <my_alu> in library <work> with parameters.
	NUMBITS = "00000000000000000000000000010000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <my_alu>.
	NUMBITS = 32'sb00000000000000000000000000010000
Module <my_alu> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <my_alu>.
    Related source file is "my_alu.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <carryout>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <zero>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <overflow>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 17-bit comparator greater for signal <carryout$cmp_gt0000> created at line 63.
    Found 17-bit comparator greater for signal <carryout$cmp_gt0001> created at line 63.
    Found 17-bit comparator less for signal <carryout$cmp_lt0000> created at line 41.
    Found 17-bit comparator less for signal <carryout$cmp_lt0001> created at line 41.
    Found 17-bit comparator greatequal for signal <overflow$cmp_ge0000> created at line 72.
    Found 17-bit comparator greatequal for signal <overflow$cmp_ge0001> created at line 76.
    Found 17-bit comparator greatequal for signal <overflow$cmp_ge0002> created at line 54.
    Found 17-bit comparator less for signal <overflow$cmp_lt0000> created at line 72.
    Found 17-bit comparator less for signal <overflow$cmp_lt0001> created at line 76.
    Found 17-bit comparator less for signal <overflow$cmp_lt0002> created at line 76.
    Found 1-bit 8-to-1 multiplexer for signal <overflow$mux0000> created at line 38.
    Found 16-bit xor2 for signal <r$xor0000> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  10 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <my_alu> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 2
 16-bit subtractor                                     : 2
# Latches                                              : 3
 1-bit latch                                           : 3
# Comparators                                          : 10
 17-bit comparator greatequal                          : 3
 17-bit comparator greater                             : 2
 17-bit comparator less                                : 5
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 2
 16-bit subtractor                                     : 2
# Latches                                              : 3
 1-bit latch                                           : 3
# Comparators                                          : 10
 17-bit comparator greatequal                          : 3
 17-bit comparator greater                             : 2
 17-bit comparator less                                : 5
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <my_alu> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block my_alu, actual ratio is 14.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : my_alu.ngr
Top Level Output File Name         : my_alu
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 56

Cell Usage :
# BELS                             : 437
#      GND                         : 1
#      INV                         : 4
#      LUT2                        : 130
#      LUT3                        : 20
#      LUT4                        : 85
#      MUXCY                       : 128
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 3
#      LD_1                        : 3
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 55
#      IBUF                        : 36
#      OBUF                        : 19
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100etq144-5 

 Number of Slices:                      129  out of    960    13%  
 Number of 4 input LUTs:                239  out of   1920    12%  
 Number of IOs:                          56
 Number of bonded IOBs:                  55  out of    108    50%  
    IOB Flip Flops:                       3
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF+BUFG              | 3     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 9.735ns
   Maximum output required time after clock: 4.114ns
   Maximum combinational path delay: 10.380ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset'
  Total number of paths / destination ports: 4566 / 3
-------------------------------------------------------------------------
Offset:              9.735ns (Levels of Logic = 21)
  Source:            A<0> (PAD)
  Destination:       zero (LATCH)
  Destination Clock: reset rising

  Data Path: A<0> to zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.106   0.754  A_0_IBUF (A_0_IBUF)
     LUT2:I0->O            1   0.612   0.000  Msub__old_r_4_lut<0> (Msub__old_r_4_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Msub__old_r_4_cy<0> (Msub__old_r_4_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Msub__old_r_4_cy<1> (Msub__old_r_4_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Msub__old_r_4_cy<2> (Msub__old_r_4_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Msub__old_r_4_cy<3> (Msub__old_r_4_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Msub__old_r_4_cy<4> (Msub__old_r_4_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Msub__old_r_4_cy<5> (Msub__old_r_4_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Msub__old_r_4_cy<6> (Msub__old_r_4_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Msub__old_r_4_cy<7> (Msub__old_r_4_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Msub__old_r_4_cy<8> (Msub__old_r_4_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Msub__old_r_4_cy<9> (Msub__old_r_4_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Msub__old_r_4_cy<10> (Msub__old_r_4_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Msub__old_r_4_cy<11> (Msub__old_r_4_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Msub__old_r_4_cy<12> (Msub__old_r_4_cy<12>)
     XORCY:CI->O           1   0.699   0.426  Msub__old_r_4_xor<13> (_old_r_4<13>)
     LUT4:I1->O            1   0.612   0.509  r<13>95 (r<13>95)
     LUT4:I0->O            2   0.612   0.410  r<13>138 (result_13_OBUF)
     LUT4:I2->O            1   0.612   0.509  zero_cmp_eq000031 (zero_cmp_eq000031)
     LUT4:I0->O            1   0.612   0.360  zero_cmp_eq000094_SW0 (N93)
     LUT4:I3->O            1   0.612   0.000  zero_cmp_eq000094 (zero_cmp_eq0000)
     LD_1:D                    0.268          zero
    ----------------------------------------
    Total                      9.735ns (6.767ns logic, 2.968ns route)
                                       (69.5% logic, 30.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.114ns (Levels of Logic = 1)
  Source:            carryout (LATCH)
  Destination:       carryout (PAD)
  Source Clock:      reset rising

  Data Path: carryout to carryout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.588   0.357  carryout (carryout_OBUF)
     OBUF:I->O                 3.169          carryout_OBUF (carryout)
    ----------------------------------------
    Total                      4.114ns (3.757ns logic, 0.357ns route)
                                       (91.3% logic, 8.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1822 / 16
-------------------------------------------------------------------------
Delay:               10.380ns (Levels of Logic = 22)
  Source:            A<0> (PAD)
  Destination:       result<15> (PAD)

  Data Path: A<0> to result<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.106   0.754  A_0_IBUF (A_0_IBUF)
     LUT2:I0->O            1   0.612   0.000  Madd__old_r_1_lut<0> (Madd__old_r_1_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Madd__old_r_1_cy<0> (Madd__old_r_1_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_r_1_cy<1> (Madd__old_r_1_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_r_1_cy<2> (Madd__old_r_1_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_r_1_cy<3> (Madd__old_r_1_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_r_1_cy<4> (Madd__old_r_1_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_r_1_cy<5> (Madd__old_r_1_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_r_1_cy<6> (Madd__old_r_1_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_r_1_cy<7> (Madd__old_r_1_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_r_1_cy<8> (Madd__old_r_1_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_r_1_cy<9> (Madd__old_r_1_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_r_1_cy<10> (Madd__old_r_1_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_r_1_cy<11> (Madd__old_r_1_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_r_1_cy<12> (Madd__old_r_1_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_r_1_cy<13> (Madd__old_r_1_cy<13>)
     MUXCY:CI->O           0   0.051   0.000  Madd__old_r_1_cy<14> (Madd__old_r_1_cy<14>)
     XORCY:CI->O           5   0.699   0.607  Madd__old_r_1_xor<15> (_old_r_1<15>)
     LUT4:I1->O            1   0.612   0.000  r<15>83_F (N101)
     MUXF5:I0->O           1   0.278   0.426  r<15>83 (r<15>83)
     LUT4:I1->O            2   0.612   0.380  r<15>120 (result_15_OBUF)
     OBUF:I->O                 3.169          result_15_OBUF (result<15>)
    ----------------------------------------
    Total                     10.380ns (8.213ns logic, 2.167ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.65 secs
 
--> 


Total memory usage is 615932 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    0 (   0 filtered)

