ğŸ“ é¡¹ç›®è¯´æ˜ï¼šé¾™èŠ¯æ¶æ„äº”çº§æµæ°´çº¿å¤„ç†å™¨å®ç°
ğŸ‡¨ğŸ‡³ ä¸­æ–‡ç‰ˆ
æœ¬é¡¹ç›®å®ç°äº†ä¸€ä¸ªç®€åŒ–ç‰ˆçš„é¾™èŠ¯æ¶æ„äº”çº§æµæ°´çº¿å¤„ç†å™¨ï¼Œæ”¯æŒåŸºæœ¬çš„æŒ‡ä»¤æ‰§è¡Œã€æ•°æ®é€šè·¯æ§åˆ¶ã€æ•°æ®å†’é™©ä¸æ§åˆ¶å†’é™©å¤„ç†ã€‚é¡¹ç›®åŸºäº Xilinx Vivado å¹³å°å¼€å‘ï¼Œé€šè¿‡ IP æ ¸åŠ è½½æŒ‡ä»¤å­˜å‚¨å™¨ï¼ˆROMï¼‰ï¼Œå¯è¿è¡Œç®€å•çš„æ±‡ç¼–ç¨‹åºï¼ˆå¦‚æ–æ³¢é‚£å¥‘è®¡ç®—ã€æ•°æ®å†’é™©æµ‹è¯•ç­‰ï¼‰ã€‚
1. é¡¹ç›®é…ç½®è¯´æ˜
å¼€å‘ç¯å¢ƒï¼šXilinx Vivado
æ ¸å¿ƒæ¨¡å—ï¼š
äº”çº§æµæ°´çº¿ï¼šå–æŒ‡ï¼ˆIFï¼‰ã€è¯‘ç ï¼ˆIDï¼‰ã€æ‰§è¡Œï¼ˆEXï¼‰ã€è®¿å­˜ï¼ˆMEMï¼‰ã€å†™å›ï¼ˆWBï¼‰
æŒ‡ä»¤å­˜å‚¨å™¨ï¼šä½¿ç”¨ dist_mem_gen_0 IP æ ¸å®ç°åªè¯» ROM
ROM é…ç½®ï¼š
åç§°ï¼šdist_mem_gen_0
ç±»å‹ï¼šSingle Port ROM
æ•°æ®å®½åº¦ï¼š32 ä½
æ·±åº¦ï¼š128
åˆå§‹åŒ–æ–‡ä»¶ï¼ˆ.coeï¼‰ï¼šæ ¹æ®æµ‹è¯•éœ€æ±‚é€‰æ‹©
2. COE æµ‹è¯•æ–‡ä»¶è¯´æ˜
é¡¹ç›®æä¾›å¤šä¸ª .coe æŒ‡ä»¤æ–‡ä»¶ç”¨äºä¸åŒåœºæ™¯æµ‹è¯•ï¼š
simpleDataHazardTest.coe	ç®€å•æ•°æ®å†’é™©æµ‹è¯•ï¼ŒéªŒè¯æ•°æ®å‰é€’ï¼ˆForwardingï¼‰æœºåˆ¶	sp = 36, npc = 0
pipelineInitial.coe	æµæ°´çº¿åˆå§‹åŒ–æµ‹è¯•ï¼Œæ— æ•°æ®å†’é™©ï¼Œç”¨äºéªŒè¯æ§åˆ¶æµä¸æµæ°´çº¿ä¼ é€’	sp æ— æ‰€è°“ï¼Œnpc=0
pipelinefib.coe	æ–æ³¢é‚£å¥‘é€’å½’è®¡ç®—ç¨‹åºï¼ŒéªŒè¯å‡½æ•°è°ƒç”¨ä¸æ ˆæ“ä½œ	sp = 255, npc = 100
æ³¨æ„ï¼šr3 ç”¨ä½œæ ˆæŒ‡é’ˆï¼ˆspï¼‰ï¼Œr1 ç”¨ä½œè¿”å›åœ°å€ï¼ˆraï¼‰ã€‚ç»“æœå¯é€šè¿‡å†…å­˜æŸ¥çœ‹ï¼Œä¾‹å¦‚ fib ç¨‹åºç»“æœä½äº sp - 20 åœ°å€å¤„ã€‚
3. ä»¿çœŸæ”¯æŒ
ä½¿ç”¨test.væ–‡ä»¶
4. ä½¿ç”¨å»ºè®®
åœ¨ Vivado ä¸­åˆ›å»ºæ–°é¡¹ç›®ï¼Œæ·»åŠ æ‰€æœ‰ Verilog æºæ–‡ä»¶ï¼ˆæ‰€æœ‰.vä½†æ˜¯ä¸åŒ…æ‹¬test.v)
ç”Ÿæˆ dist_mem_gen_0 IP æ ¸ï¼Œå¹¶åŠ è½½å¯¹åº” .coe æ–‡ä»¶ã€‚
ç¼–è¯‘å¹¶ç”Ÿæˆæ¯”ç‰¹æµï¼Œæˆ–è¿è¡Œè¡Œä¸ºä»¿çœŸã€‚
è‹¥éœ€æ‰©å±•åŠŸèƒ½ï¼Œå¯æ·»åŠ æ•°æ®å†…å­˜ï¼ˆRAMï¼‰æ”¯æŒã€æ›´å¤šæŒ‡ä»¤æˆ–å¼‚å¸¸å¤„ç†æœºåˆ¶ã€‚
5.ä¸‹æ¿å­æŒ‰é”®è¯´æ˜ï¼Œsw_i[14]çœ‹è¿è¡Œçš„æŒ‡ä»¤ï¼ŒæŒ‰ä¸‹sw_i[1]å®ç°åœæ­¢åï¼Œsw_i[13]çœ‹å¯„å­˜å™¨ï¼Œsw_i[10:6]æ˜¯è¦çœ‹çš„å¯„å­˜å™¨åœ°å€ï¼Œsw_i[11]çœ‹å†…å­˜ï¼Œsw_i[10:3]æ˜¯è¦çœ‹çš„å†…å­˜åœ°å€ï¼Œæ³¨æ„å¿…é¡»è¦æ’­ä¸‹å¼€å…³sw_i[1]æ‰èƒ½çœ‹å¯„å­˜å™¨å’Œå†…å­˜
ä»¥ä¸‹æ˜¯è‹±æ–‡ç‰ˆ
Here is the optimized English version of your project documentation, formatted for clarity and professionalism. It incorporates the updated details you provided regarding the testbench file and FPGA board switch controls.

ğŸ“ Project Description: Loongson-Architecture 5-Stage Pipelined Processor

This project implements a simplified 5-stage pipelined processor based on the Loongson architecture. It supports fundamental instruction execution, data path control, and hazard handling (data and control hazards). Designed for the Xilinx Vivado environment, the processor utilizes an IP-core based ROM to load instructions, enabling the execution of simple assembly programs such as Fibonacci calculations and data hazard tests.

1. Project Configuration

-   Development Environment: Xilinx Vivado
-   Core Modules:
    -   Pipeline Stages: Instruction Fetch (IF), Instruction Decode (ID), Execute (EX), Memory Access (MEM), Write Back (WB).
    -   Instruction Memory: Implemented using a ROM IP core.
-   ROM IP Configuration:
    -   Name: dist_mem_gen_0
    -   Type: Single Port ROM
    -   Data Width: 32 bits
    -   Depth: 128
    -   Initialization: Load the .coe file according to the specific test case.

2. COE Test File Specifications

The project includes multiple .coe files for testing different scenarios:
File Name   Function / Description   Recommended Settings
simpleDataHazardTest.coe   Simple data hazard test to verify data forwarding (bypassing) mechanisms.   sp = 36, npc = 0

pipelineInitial.coe   Pipeline initialization test (no data hazards). Used to verify control flow and pipeline stage progression.   sp = Don't care, npc = 0

pipelinefib.coe   Recursive Fibonacci calculation program. Tests function calls, stack operations, and recursion.   sp = 255, npc = 100

Note: Register r3 is used as the stack pointer (sp), and r1 holds the return address (ra). Results can be verified in memory; for the Fibonacci program, check the memory location at sp - 20.

3. Simulation Setup

-   Testbench File: Use the provided test.v file to run behavioral simulations in Vivado or ModelSim.
-   Procedure: Compile the design with test.v as the top module to observe waveforms and verify functionality before FPGA implementation.

4. Implementation Guide

1.  Create a new project in Xilinx Vivado.
2.  Add all Verilog source files (.v files) to the project except test.v (exclude the testbench when generating the bitstream).
3.  Generate the dist_mem_gen_0 IP core and configure it to load the desired .coe file based on your test scenario.
4.  Run synthesis, implementation, and generate the bitstream for FPGA programming.
5. (Optional) Extend functionality by integrating data memory (RAM) support, additional instructions, or exception handling mechanisms.

5. FPGA Board Switch Controls (SW_I)

Once the design is programmed onto the FPGA, use the following switches to control and monitor the system. Note: To view registers or memory, you must first press SW_I[1] to stop the execution.
Switch Range   Function
SW_I[14]   View the currently executing instruction.

SW_I[1]   Press to stop (halt) the processor execution.

SW_I[13]   Enable viewing of registers.

SW_I[10:6]   Selects the register address (0-31) to display when SW_I[13] is active.

SW_I[11]   Enable viewing of memory contents.

SW_I[10:3]   Selects the memory address to display when SW_I[11] is active.

Important: You must toggle SW_I[1] (stop) to freeze the state before checking registers or memory values.