// Seed: 1987434889
module module_0 (
    input  supply1 id_0,
    output logic   id_1
);
  always begin : LABEL_0
    {-1} <= -1;
    id_1 <= -1;
  end
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input supply0 id_2,
    output logic id_3,
    input wor id_4
);
  always id_3 <= id_2 ^ 1;
  assign id_3 = 1;
  wire id_6, id_7, id_8;
  wand id_9;
  wire id_10;
  assign id_6 = id_0;
  module_0 modCall_1 (
      id_7,
      id_3
  );
  assign modCall_1.id_0 = 0;
  wire id_11;
  assign id_9 = -1;
endmodule
