Version No = 6.16.4.0
------check start time--10/23/2018 6:40:07 PM
--------------CheckGenerate() - Start--------
CheckGenerate() - preprocessor does not exist in current document
CheckGenerate() - Verify current document
VerifyXML()-start
VerifyXML()-WriteXML()-start
Total tables in the document = 6
 - starting Test XML - VerifyFirstNode()
 - end Test XML - VerifyFirstNode()
WriteXML() - template type =chip : oid=e4d41ea6-204f-4f67-8288-c268804165d1, table no: 1
tmp - 
current node is System.Xml.XmlDeclaration and element type is chip
 - Creating attributes for chip
 Attribute name name and its value is chip_name
 Attribute name id and its value is 1:2
 Attribute name oid and its value is e4d41ea6-204f-4f67-8288-c268804165d1
 - starting Test XML - VerifyTopNodeRepeated() & VerifyTopNodeNotSystem()
 - end Test XML - VerifyTopNodeRepeated() & VerifyTopNodeNotSystem()
WriteXML() - template type =block : oid=68f06129-8d66-4d05-b95e-4a1b8855ce1a, table no: 2
tmp - 
 - Current node= chip
- creating attributes for block
 Attribute name = name and its value = block_name
 Attribute name = id and its value = 2:2
 Attribute name = oid and its value = 68f06129-8d66-4d05-b95e-4a1b8855ce1a
appending block
 - starting Test XML - VerifyNextTemplate
 - end Test XML - VerifyNextTemplate
 - starting Test XML - VerifyNodesInsideSection
 - end Test XML - VerifyNodesInsideSection
 - starting Test XML - VerifyTopNodeRepeated() & VerifyTopNodeNotSystem()
 - end Test XML - VerifyTopNodeRepeated() & VerifyTopNodeNotSystem()
WriteXML() - template type =section : oid=26143850-006e-4c32-8578-d81f7dbb6f64, table no: 3
 - Current node= block
- creating attributes for section
 Attribute name = name and its value = reg_1
 Attribute name = id and its value = 3:2
 Attribute name = oid and its value = 26143850-006e-4c32-8578-d81f7dbb6f64
appending section
 - starting Test XML - VerifyNodesInsideSection
 - end Test XML - VerifyNodesInsideSection
 - starting Test XML - VerifyTopNodeRepeated() & VerifyTopNodeNotSystem()
 - end Test XML - VerifyTopNodeRepeated() & VerifyTopNodeNotSystem()
WriteXML() - template type =reg8 : oid=8341f70b-26db-414f-a578-1606a1d8085b, table no: 4
 - Current node= section
- creating attributes for reg8
 Attribute name = name and its value = reg_name2
 Attribute name = id and its value = 4:2
 Attribute name = fields1 and its value = System.Collections.Hashtable
 Attribute name = oid and its value = 8341f70b-26db-414f-a578-1606a1d8085b
appending reg
 - starting Test XML - VerifyNodesInsideSection
 - end Test XML - VerifyNodesInsideSection
 - starting Test XML - VerifyTopNodeRepeated() & VerifyTopNodeNotSystem()
 - end Test XML - VerifyTopNodeRepeated() & VerifyTopNodeNotSystem()
WriteXML() - template type =reg32 : oid=9609f1d6-402e-4a7b-8399-c266bbbcae0c, table no: 5
 - Current node= section
- creating attributes for reg32
 Attribute name = name and its value = reg_name3
 Attribute name = id and its value = 5:2
 Attribute name = fields1 and its value = System.Collections.Hashtable
 Attribute name = oid and its value = 9609f1d6-402e-4a7b-8399-c266bbbcae0c
appending reg
 - starting Test XML - VerifyTopNodeRepeated() & VerifyTopNodeNotSystem()
 - end Test XML - VerifyTopNodeRepeated() & VerifyTopNodeNotSystem()
saving xml doc to file C:\Users\Anupam\Documents\GitHub\git_test\Allegro_test\debug2\.ids\chip.xrsl
Writing Config to xrsl
Writing Config to xrsl done
Input xrsl path = C:\Users\Anupam\Documents\GitHub\git_test\Allegro_test\debug2\.ids\chip.xrsl
--------------------------------------xrsl start--------------------------------------------------------
<chip name="chip_name" id="1:2" oid="e4d41ea6-204f-4f67-8288-c268804165d1">
  <config>
    <regwidth>32</regwidth>
    <buswidth>32</buswidth>
    <addressunit>8</addressunit>
    <variants>
      <variant name="none" isselected="true">
        <doc>'none' variant states including all templates which are not assigned any variant property.</doc>
      </variant>
    </variants>
  </config>
  <block name="block_name" id="2:2" oid="68f06129-8d66-4d05-b95e-4a1b8855ce1a">
    <section name="reg_1" id="3:2" oid="26143850-006e-4c32-8578-d81f7dbb6f64">
      <reg name="reg_name2" id="4:2" oid="8341f70b-26db-414f-a578-1606a1d8085b">
        <config>
          <regwidth>8</regwidth>
        </config>
        <field offset="7:0" name="F" id="4:9" field_temp_hw="ro">
          <sw>rw</sw>
          <hw></hw>
          <default>0</default>
        </field>
      </reg>
      <reg name="reg_name3" id="5:2" oid="9609f1d6-402e-4a7b-8399-c266bbbcae0c">
        <config>
          <regwidth>32</regwidth>
        </config>
        <field offset="0:15" name="F" id="5:7" field_temp_hw="ro">
          <sw>rw</sw>
          <hw></hw>
          <default>0</default>
        </field>
      </reg>
    </section>
  </block>
</chip>
--------------------------------------xrsl end--------------------------------------------------------
start Verify - XSD Validation XML
end  Verify-XSD Validation XML
    - ending Verify XML
-------Total time in Xrsl generation : 00:00:04.6603412
CheckGenerate() - apply transformation on current document
-----------GenerateAllOutputs Start time: 10/23/2018 6:40:12 PM
----------------------GenerateAllOutputs() start------------------------
XSL FILE path = C:\ProgramData\IDS\IDSWord\xsl\xrsl\annotations.xsl.
XSL FILE exists = True
Tfactory = net.sf.saxon.TransformerFactoryImpl@2126697
main href = matrix4annotation.xsl,	base = file:/C:/ProgramData/IDS/IDSWord/xsl/xrsl/annotations.xsl
Looking for href = matrix4annotation.xsl
URI RESOLVER : Looking for href =matrix4annotation.xsl
 base = file:/C:/ProgramData/IDS/IDSWord/xsl/xrsl/annotations.xsl
 source = javax.xml.transform.stream.StreamSource@13e70cf
 IDSbase = C:\Users\Anupam\Documents\GitHub\git_test\Allegro_test\debug2
 href = matrix4annotation.xsl
 Resolved Path = file:/C:/ProgramData/IDS/IDSWord/xsl/xrsl/matrix4annotation.xsl
main href = matrix4properties.xsl,	base = file:/C:/ProgramData/IDS/IDSWord/xsl/xrsl/annotations.xsl
Looking for href = matrix4properties.xsl
URI RESOLVER : Looking for href =matrix4properties.xsl
 base = file:/C:/ProgramData/IDS/IDSWord/xsl/xrsl/annotations.xsl
 source = javax.xml.transform.stream.StreamSource@331f74a
 IDSbase = C:\Users\Anupam\Documents\GitHub\git_test\Allegro_test\debug2
 href = matrix4properties.xsl
 Resolved Path = file:/C:/ProgramData/IDS/IDSWord/xsl/xrsl/matrix4properties.xsl
main href = xrsl-util.xsl,	base = file:/C:/ProgramData/IDS/IDSWord/xsl/xrsl/annotations.xsl
Looking for href = xrsl-util.xsl
URI RESOLVER : Looking for href =xrsl-util.xsl
 base = file:/C:/ProgramData/IDS/IDSWord/xsl/xrsl/annotations.xsl
 source = javax.xml.transform.stream.StreamSource@c1b19e
 IDSbase = C:\Users\Anupam\Documents\GitHub\git_test\Allegro_test\debug2
 href = xrsl-util.xsl
 Resolved Path = file:/C:/ProgramData/IDS/IDSWord/xsl/xrsl/xrsl-util.xsl
main href = addressAndSizeCalc_utils.xsl,	base = file:/C:/ProgramData/IDS/IDSWord/xsl/xrsl/xrsl-util.xsl
Looking for href = addressAndSizeCalc_utils.xsl
URI RESOLVER : Looking for href =addressAndSizeCalc_utils.xsl
 base = file:/C:/ProgramData/IDS/IDSWord/xsl/xrsl/xrsl-util.xsl
 source = javax.xml.transform.stream.StreamSource@2cf3e95
 IDSbase = C:\Users\Anupam\Documents\GitHub\git_test\Allegro_test\debug2
 href = addressAndSizeCalc_utils.xsl
 Resolved Path = file:/C:/ProgramData/IDS/IDSWord/xsl/xrsl/addressAndSizeCalc_utils.xsl
main href = exslt/math/functions/power/math.power.xsl,	base = file:/C:/ProgramData/IDS/IDSWord/xsl/xrsl/addressAndSizeCalc_utils.xsl
Looking for href = exslt/math/functions/power/math.power.xsl
URI RESOLVER : Looking for href =exslt/math/functions/power/math.power.xsl
 base = file:/C:/ProgramData/IDS/IDSWord/xsl/xrsl/addressAndSizeCalc_utils.xsl
 source = javax.xml.transform.stream.StreamSource@149333e
 IDSbase = C:\Users\Anupam\Documents\GitHub\git_test\Allegro_test\debug2
 href = exslt/math/functions/power/math.power.xsl
 Resolved Path = file:/C:/ProgramData/IDS/IDSWord/xsl/xrsl/exslt/math/functions/power/math.power.xsl
main href = math.power.template.xsl,	base = file:/C:/ProgramData/IDS/IDSWord/xsl/xrsl/exslt/math/functions/power/math.power.xsl
Looking for href = math.power.template.xsl
URIResolver.resolve() - looking for math matched!!!
URI RESOLVER : Looking for href =math.power.template.xsl
 base = file:/C:/ProgramData/IDS/IDSWord/xsl/xrsl/exslt/math/functions/power/math.power.xsl
 source = javax.xml.transform.stream.StreamSource@392cd34
 IDSbase = C:\Users\Anupam\Documents\GitHub\git_test\Allegro_test\debug2
 href = math.power.template.xsl
 Resolved Path = file:/C:/ProgramData/IDS/IDSWord/xsl/xrsl/exslt/math/functions/power/math.power.template.xsl
main href = input_params.xsl,	base = file:/C:/ProgramData/IDS/IDSWord/xsl/xrsl/addressAndSizeCalc_utils.xsl
Looking for href = input_params.xsl
URI RESOLVER : Looking for href =input_params.xsl
 base = file:/C:/ProgramData/IDS/IDSWord/xsl/xrsl/addressAndSizeCalc_utils.xsl
 source = javax.xml.transform.stream.StreamSource@2936d7
 IDSbase = C:\Users\Anupam\Documents\GitHub\git_test\Allegro_test\debug2
 href = input_params.xsl
 Resolved Path = file:/C:/ProgramData/IDS/IDSWord/xsl/xrsl/input_params.xsl
main href = math_utils.xsl,	base = file:/C:/ProgramData/IDS/IDSWord/xsl/xrsl/addressAndSizeCalc_utils.xsl
Looking for href = math_utils.xsl
URI RESOLVER : Looking for href =math_utils.xsl
 base = file:/C:/ProgramData/IDS/IDSWord/xsl/xrsl/addressAndSizeCalc_utils.xsl
 source = javax.xml.transform.stream.StreamSource@172ed90
 IDSbase = C:\Users\Anupam\Documents\GitHub\git_test\Allegro_test\debug2
 href = math_utils.xsl
 Resolved Path = file:/C:/ProgramData/IDS/IDSWord/xsl/xrsl/math_utils.xsl
main href = util.xsl,	base = file:/C:/ProgramData/IDS/IDSWord/xsl/xrsl/xrsl-util.xsl
Looking for href = util.xsl
URI RESOLVER : Looking for href =util.xsl
 base = file:/C:/ProgramData/IDS/IDSWord/xsl/xrsl/xrsl-util.xsl
 source = javax.xml.transform.stream.StreamSource@10a5a10
 IDSbase = C:\Users\Anupam\Documents\GitHub\git_test\Allegro_test\debug2
 href = util.xsl
 Resolved Path = file:/C:/ProgramData/IDS/IDSWord/xsl/xrsl/util.xsl
Transformer = net.sf.saxon.Controller@89520b
Outfile name ----> Annotated_chip.xrsl
 - IDSApplyTransformation: AddParameter() parameters info...
 p_ipxactgen2014 = false
 p_ipxact_moutfile = false
 p_vhdlalt2 = false
 p_transformation_types = verilog uvm
 p_fifo = true
 p_struct = true
 p_startingindex = 1
 p_company_name = Agnisys, Inc.
 p_copyright = ***** Copyright 2016 All Rights Reserved. *****
 p_big_endian = true
 p_little_endian = true
 p_automatic_hdl_path = false
 p_automatic_coverage = false
 p_automatic_illegal_bins = false
 p_arv_coverage = false
 p_arv_constraint = false
 p_outputdir = C:\Users\Anupam\Documents\GitHub\git_test\Allegro_test\debug2\ids\
 p_basedir = C:\Users\Anupam\Documents\GitHub\git_test\Allegro_test\debug2\
 p_rtl.lowpower = false
 p_interrupt = false
 p_no_lint_warn = false
 p_busname = AMBA
 p_ids_rev = 6.16.4.0
 p_preserve_names = true
 p_preserve_desc = false
 p_distributed_decode = false
 p_regwidth = 32
 p_buswidth = 32
 p_chip_address_bits0
 p_block_address_bits = 0
 p_reg_address_bits= 0
 p_c_type = hwint
 p_user = Saurabh
 p_infilepath = C:\Users\Anupam\Documents\GitHub\git_test\Allegro_test\debug2\chip.docx
 p_author = Microsoft
 p_ids_free = false
 p_settertclfiles = 
 p_empty_space = true
 p_arv_assertion = false
 p_memory_inst = false
 p_rtl_interface = false
 p_rtl_wire = true
 p_special_reg = true
 p_outfile = chip
 p_cmsis = false
 p_rowo = true
 p_mbd = true
 p_alias = true
 p_uvm.lock = true
 p_rtl.lock = true
 p_counter = true
 p_scs = true
 p_param = true
 p_out_thirt_party_d = true
 p_outputpath = file://///C:/Users/Anupam/Documents/GitHub/git_test/Allegro_test/debug2/ids/
 p_verilog2001 = false
 p_rtl_moutfile = false
 p_uvm_moutfile = false
 p_addr_sort = false
 p_rm_definevariant_table = false
 p_header_moutfile = false
OutputFileBufferWriter = java.io.BufferedWriter@27d7f3a
saving config xml doc to file C:\Users\Anupam\Documents\GitHub\git_test\Allegro_test\debug2\.ids\chip_config.xml
--------------------------------------Annotated xml start---------------------------------------
<chip heading="1" child_no="1" name="chip_name" id="1:2" oid="e4d41ea6-204f-4f67-8288-c268804165d1" uid="2018-10-23T18:40:27.194+05:30d14e1" keypath="chip_name" offset="0" caddress="0" hwmapaddr="1" csize="5" diff_regwidth="true" address="0x0" endaddress="0x4" size="5">
  <config>
    <regwidth>32</regwidth>
    <buswidth>32</buswidth>
    <addressunit>8</addressunit>
    <variants>
      <variant name="none" isselected="true">
        <doc>'none' variant states including all templates which are not assigned any variant property.</doc>
      </variant>
    </variants>
    <busdomains>
      <busdomain name="default_map" bus="AMBA" addressUnit="8" offset="0" address="0x0" endaddress="0x4" size="5" />
    </busdomains>
  </config>
  <block heading="1.1" child_no="1" name="block_name" id="2:2" oid="68f06129-8d66-4d05-b95e-4a1b8855ce1a" uid="2018-10-23T18:40:27.194+05:30d14e13" keypath="chip_name.block_name,block_name" hwmapaddr="2" csize="5" offset="0" caddress="0" address="0x0" endaddress="0x4" size="5">
    <config>
      <busdomains>
        <busdomain name="default_map" bus="AMBA" addressUnit="8" offset="0" address="0x0" endaddress="0x4" size="5" />
      </busdomains>
    </config>
    <section heading="1.1.1" child_no="1" name="reg_1" id="3:2" oid="26143850-006e-4c32-8578-d81f7dbb6f64" uid="2018-10-23T18:40:27.194+05:30d14e15" keypath="chip_name.block_name.reg_1,block_name.reg_1,reg_1" keypathdown="reg_1.reg_name2.reg_name3,reg_name2,reg_name3" hwmapaddr="3" max_reg_size="32" csize="5" offset="0" caddress="0" address="0x0" endaddress="0x4" size="5">
      <config>
        <busdomains>
          <busdomain name="default_map" bus="AMBA" addressUnit="8" offset="0" address="0x0" endaddress="0x4" size="5" />
        </busdomains>
      </config>
      <reg heading="1.1.1.1" child_no="1" name="reg_name2" id="4:2" oid="8341f70b-26db-414f-a578-1606a1d8085b" uid="2018-10-23T18:40:27.194+05:30d14e17" keypath="chip_name.block_name.reg_1.reg_name2,block_name.reg_1.reg_name2,reg_1.reg_name2,reg_name2" hwmapaddr="4" csize="1" offset="0" caddress="0" address="0x0" endaddress="0x0" size="1" default="0x00" sw="rw" hw="ro">
        <config>
          <regwidth>8</regwidth>
          <busdomains>
            <busdomain name="default_map" bus="AMBA" addressUnit="8" offset="0" address="0x0" endaddress="0x0" size="1" />
          </busdomains>
        </config>
        <field offset="7:0" name="F" id="4:9" field_temp_hw="ro" uid="2018-10-23T18:40:27.194+05:30d14e21" keypath="chip_name.block_name.reg_1.reg_name2.F,block_name.reg_1.reg_name2.F,reg_1.reg_name2.F,reg_name2.F,F">
          <sw>rw</sw>
          <hw>ro</hw>
          <default unresolvedDef="0">00000000</default>
        </field>
      </reg>
      <reg heading="1.1.1.2" child_no="2" name="reg_name3" id="5:2" oid="9609f1d6-402e-4a7b-8399-c266bbbcae0c" uid="2018-10-23T18:40:27.194+05:30d14e28" keypath="chip_name.block_name.reg_1.reg_name3,block_name.reg_1.reg_name3,reg_1.reg_name3,reg_name3" hwmapaddr="5" csize="4" offset="1" caddress="1" address="0x1" endaddress="0x4" size="4" default="0x00000000" sw="rw" hw="ro">
        <config>
          <regwidth>32</regwidth>
          <busdomains>
            <busdomain name="default_map" bus="AMBA" addressUnit="8" offset="1" address="0x1" endaddress="0x4" size="4" />
          </busdomains>
        </config>
        <field offset="0:15" name="F" id="5:7" field_temp_hw="ro" uid="2018-10-23T18:40:27.194+05:30d14e32" keypath="chip_name.block_name.reg_1.reg_name3.F,block_name.reg_1.reg_name3.F,reg_1.reg_name3.F,reg_name3.F,F">
          <sw>rw</sw>
          <hw>ro</hw>
          <default unresolvedDef="0">0000000000000000</default>
        </field>
      </reg>
    </section>
  </block>
</chip>
--------------------------------------Annotated xml end------------------------------------------
----------------WriteToTemplates() Start----------------
WriteToTemplates() template type =chip : oid = e4d41ea6-204f-4f67-8288-c268804165d1
WriteToTemplates() - heading display on templates= 1. set heading= heading 1
WriteToTemplates() - address= 0x0
WriteToTemplates() - setting  addresses to templates cell(1,4)= 0x0
WriteToTemplates() template type =block : oid = 68f06129-8d66-4d05-b95e-4a1b8855ce1a
WriteToTemplates() - heading display on templates= 1.1. set heading= heading 2
WriteToTemplates() - address= 0x0
WriteToTemplates() - setting  addresses to templates cell(1,4)= 0x0
WriteToTemplates() template type =section : oid = 26143850-006e-4c32-8578-d81f7dbb6f64
WriteToTemplates() - heading display on templates= 1.1.1. set heading= heading 3
WriteToTemplates() - address= 0x0
WriteToTemplates() - setting  addresses to templates cell(1,4)= 0x0
WriteToTemplates() template type =reg8 : oid = 8341f70b-26db-414f-a578-1606a1d8085b
WriteToTemplates() - heading display on templates= 1.1.1.1. set heading= heading 4
WriteToTemplates() - address= 0x0
WriteToTemplates() - setting  addresses to templates cell(1,4)= 0x0
WriteToTemplates() - setting  regDefault to templates= 0x00
WriteToTemplates() template type =reg32 : oid = 9609f1d6-402e-4a7b-8399-c266bbbcae0c
WriteToTemplates() - heading display on templates= 1.1.1.2. set heading= heading 4
WriteToTemplates() - address= 0x1
WriteToTemplates() - setting  addresses to templates cell(1,4)= 0x1
WriteToTemplates() - setting  regDefault to templates= 0x00000000
----------------WriteToTemplates() Finish----------------
-------GenerateAllOutputs ---- Total Time: 00:00:16.1918290
-----------IDSTableOfContent() Start: 10/23/2018 6:40:28 PM---------------
IDSTableOfContent() ----  findTOCHeaderName() start   
IDSTableOfContent()-- Heading, Name, Default, Address, PageNo columns: 1, 2, 3, 4, 5
IDSTableOfContent() - Hyperlink created for = chip_name
IDSTableOfContent() - Hyperlink created for = block_name
IDSTableOfContent() - Hyperlink created for = reg_1
IDSTableOfContent() - Hyperlink created for = reg_name2
IDSTableOfContent() - Hyperlink created for = reg_name3
-----------IDSTableOfContent() Finish: 10/23/2018 6:40:30 PM---------------
1
---check end time---10/23/2018 6:40:32 PM
