{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527524103651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527524103657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 28 17:15:03 2018 " "Processing started: Mon May 28 17:15:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527524103657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527524103657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fase_4 -c Fase_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fase_4 -c Fase_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527524103658 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527524104485 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527524104485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-Behavioral " "Found design unit 1: Timer-Behavioral" {  } { { "Timer.vhd" "" { Text "C:/LSD/Projeto_Final/Fase4/Timer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527524122752 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "C:/LSD/Projeto_Final/Fase4/Timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527524122752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527524122752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seqdetector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seqdetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SeqDetector-Behavioral " "Found design unit 1: SeqDetector-Behavioral" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase4/SeqDetector.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527524122764 ""} { "Info" "ISGN_ENTITY_NAME" "1 SeqDetector " "Found entity 1: SeqDetector" {  } { { "SeqDetector.vhd" "" { Text "C:/LSD/Projeto_Final/Fase4/SeqDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527524122764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527524122764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerpin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerpin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterPin-Behavioral " "Found design unit 1: RegisterPin-Behavioral" {  } { { "RegisterPin.vhd" "" { Text "C:/LSD/Projeto_Final/Fase4/RegisterPin.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527524122777 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterPin " "Found entity 1: RegisterPin" {  } { { "RegisterPin.vhd" "" { Text "C:/LSD/Projeto_Final/Fase4/RegisterPin.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527524122777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527524122777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg8-Behavioral " "Found design unit 1: Reg8-Behavioral" {  } { { "Reg8.vhd" "" { Text "C:/LSD/Projeto_Final/Fase4/Reg8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527524122789 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg8 " "Found entity 1: Reg8" {  } { { "Reg8.vhd" "" { Text "C:/LSD/Projeto_Final/Fase4/Reg8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527524122789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527524122789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdmodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcdmodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCDModule-Behavioral " "Found design unit 1: LCDModule-Behavioral" {  } { { "LCDModule.vhd" "" { Text "C:/LSD/Projeto_Final/Fase4/LCDModule.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527524122802 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCDModule " "Found entity 1: LCDModule" {  } { { "LCDModule.vhd" "" { Text "C:/LSD/Projeto_Final/Fase4/LCDModule.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527524122802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527524122802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller_example_tl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller_example_tl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller_example_tl-example " "Found design unit 1: lcd_controller_example_tl-example" {  } { { "lcd_controller_example_tl.vhd" "" { Text "C:/LSD/Projeto_Final/Fase4/lcd_controller_example_tl.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527524122812 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller_example_tl " "Found entity 1: lcd_controller_example_tl" {  } { { "lcd_controller_example_tl.vhd" "" { Text "C:/LSD/Projeto_Final/Fase4/lcd_controller_example_tl.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527524122812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527524122812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-conservative " "Found design unit 1: lcd_controller-conservative" {  } { { "lcd_controller.vhd" "" { Text "C:/LSD/Projeto_Final/Fase4/lcd_controller.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527524122820 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.vhd" "" { Text "C:/LSD/Projeto_Final/Fase4/lcd_controller.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527524122820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527524122820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fase_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fase_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fase_3-Behavioral " "Found design unit 1: Fase_3-Behavioral" {  } { { "Fase_4.vhd" "" { Text "C:/LSD/Projeto_Final/Fase4/Fase_4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527524122830 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fase_3 " "Found entity 1: Fase_3" {  } { { "Fase_4.vhd" "" { Text "C:/LSD/Projeto_Final/Fase4/Fase_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527524122830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527524122830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 3 1 " "Found 3 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-fancy " "Found design unit 1: debouncer-fancy" {  } { { "debouncer.vhd" "" { Text "C:/LSD/Projeto_Final/Fase4/debouncer.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527524122842 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 debouncer-basic " "Found design unit 2: debouncer-basic" {  } { { "debouncer.vhd" "" { Text "C:/LSD/Projeto_Final/Fase4/debouncer.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527524122842 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "C:/LSD/Projeto_Final/Fase4/debouncer.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527524122842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527524122842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkpin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file checkpin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CheckPin-Behavioral " "Found design unit 1: CheckPin-Behavioral" {  } { { "CheckPin.vhd" "" { Text "C:/LSD/Projeto_Final/Fase4/CheckPin.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527524122855 ""} { "Info" "ISGN_ENTITY_NAME" "1 CheckPin " "Found entity 1: CheckPin" {  } { { "CheckPin.vhd" "" { Text "C:/LSD/Projeto_Final/Fase4/CheckPin.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527524122855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527524122855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmcontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarmcontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AlarmControlUnit-Behavioral " "Found design unit 1: AlarmControlUnit-Behavioral" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/LSD/Projeto_Final/Fase4/AlarmControlUnit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527524122868 ""} { "Info" "ISGN_ENTITY_NAME" "1 AlarmControlUnit " "Found entity 1: AlarmControlUnit" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/LSD/Projeto_Final/Fase4/AlarmControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527524122868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527524122868 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "Fase_4 " "Top-level design entity \"Fase_4\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1527524122985 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527524123201 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 28 17:15:23 2018 " "Processing ended: Mon May 28 17:15:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527524123201 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527524123201 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527524123201 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527524123201 ""}
