Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lmb_bram_if_cntlr_v4_0_20 -L lmb_v10_v3_0_11 -L blk_mem_gen_v8_4_5 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_22 -L microblaze_v11_0_8 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_29 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_25 -L fifo_generator_v13_2_6 -L axi_data_fifo_v2_1_24 -L axi_crossbar_v2_1_26 -L axi_protocol_converter_v2_1_25 -L axi_bram_ctrl_v4_1_6 -L gigantic_mux -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_0_axi_awcache' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2230]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_0_axi_arcache' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2248]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tid' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2265]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tdest' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2266]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tuser' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2267]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2292]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_1_axis_tid' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2309]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_1_axis_tdest' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2310]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_1_axis_tuser' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2311]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2318]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2336]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_2_axis_tid' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2353]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_2_axis_tdest' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2354]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_2_axis_tuser' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2362]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2380]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_3_axis_tid' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2397]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_3_axis_tdest' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2398]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_3_axis_tuser' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2406]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2468]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2494]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2512]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2538]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2556]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2582]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2626]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2631]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2644]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2658]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2659]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2670]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2688]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2714]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2732]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2758]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2776]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2802]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2820]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2846]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2864]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2890]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:2908]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'sel' [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v:3808]
WARNING: [VRFC 10-5021] port 'interrupt' is not connected on this instance [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:218]
WARNING: [VRFC 10-5021] port 'interrupt_ack' is not connected on this instance [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:265]
WARNING: [VRFC 10-5021] port 'interconnect_aresetn' is not connected on this instance [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:443]
WARNING: [VRFC 10-3823] variable 'outnum_axis_tdata' might have multiple concurrent drivers [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ipshared/5030/sources_1/imports/Project/ALUdesign.sv:73]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:1552]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:1598]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ipshared/5030/sources_1/imports/Project/MUL.sv" Line 6. Module Multiplication doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ipshared/5030/sources_1/imports/Project/MUL.sv" Line 6. Module Multiplication doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package mdm_v3_2_22.mdm_funcs
Compiling package microblaze_v11_0_8.microblaze_types
Compiling package microblaze_v11_0_8.microblaze_isa
Compiling package microblaze_v11_0_8.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_20.lmb_bram_if_funcs
Compiling module xil_defaultlib.Multiplication
Compiling module xil_defaultlib.ALUdesign
Compiling module xil_defaultlib.design_1_ALUdesign_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture design_1_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.design_1_axi_bram_ctrl_0_0 [design_1_axi_bram_ctrl_0_0_defau...]
Compiling architecture rtl of entity axi_uartlite_v2_0_29.baudrate [\baudrate(c_ratio=814)\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_29.uartlite_rx [\uartlite_rx(c_family="kintexu")...]
Compiling architecture rtl of entity axi_uartlite_v2_0_29.uartlite_tx [\uartlite_tx(c_family="kintexu")...]
Compiling architecture rtl of entity axi_uartlite_v2_0_29.uartlite_core [\uartlite_core(c_family="kintexu...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_29.axi_uartlite [\axi_uartlite(c_family="kintexu"...]
Compiling architecture design_1_axi_uartlite_0_0_arch of entity xil_defaultlib.design_1_axi_uartlite_0_0 [design_1_axi_uartlite_0_0_defaul...]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="kin...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_1_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_1_0
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_22.MB_BSCANE2 [\MB_BSCANE2(c_target=kintexu,jta...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(0,1)\]
Compiling architecture imp of entity mdm_v3_2_22.MB_LUT1 [\MB_LUT1(c_target=kintexu,init="...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_22.MB_BUFG [\MB_BUFG(c_target=kintexu)\]
Compiling architecture imp of entity mdm_v3_2_22.xil_scan_reset_control [xil_scan_reset_control_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_22.MB_FDC_1 [\MB_FDC_1(c_target=kintexu)\]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_22.MB_FDRE_1 [\MB_FDRE_1(c_target=kintexu)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_22.MB_SRL16E [\MB_SRL16E(c_target=kintexu,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture imp of entity mdm_v3_2_22.MB_SRL16E [\MB_SRL16E(c_target=kintexu,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_22.MB_SRL16E [\MB_SRL16E(c_target=kintexu,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_22.MB_SRL16E [\MB_SRL16E(c_target=kintexu,c_st...]
Compiling architecture imp of entity mdm_v3_2_22.JTAG_CONTROL [\JTAG_CONTROL(c_target=kintexu,c...]
Compiling architecture imp of entity mdm_v3_2_22.MDM_Core [\MDM_Core(c_target=kintexu,c_jta...]
Compiling architecture imp of entity mdm_v3_2_22.MDM [\MDM(c_family="kintexu",c_bscani...]
Compiling architecture design_1_mdm_1_0_arch of entity xil_defaultlib.design_1_mdm_1_0 [design_1_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v11_0_8.MB_FDRE [\MB_FDRE(c_target=kintexu)\]
Compiling architecture imp of entity microblaze_v11_0_8.Streaming_AXI [\Streaming_AXI(c_target=kintexu,...]
Compiling architecture imp of entity microblaze_v11_0_8.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v11_0_8.MB_AND2B1L [\MB_AND2B1L(c_target=kintexu)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_8.MB_SRL16E [\MB_SRL16E(c_target=kintexu,c_us...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_8.MB_SRL16E [\MB_SRL16E(c_target=kintexu,c_us...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_8.MB_SRL16E [\MB_SRL16E(c_target=kintexu,c_us...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v11_0_8.MB_SRL16E [\MB_SRL16E(c_target=kintexu,c_us...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0001000000000000")...]
Compiling architecture imp of entity microblaze_v11_0_8.MB_SRL16E [\MB_SRL16E(c_target=kintexu,c_us...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v11_0_8.MB_SRL16E [\MB_SRL16E(c_target=kintexu,c_us...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_8.MB_SRL16E [\MB_SRL16E(c_target=kintexu,c_us...]
Compiling architecture imp of entity microblaze_v11_0_8.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_8.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_8.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_8.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_8.MB_SRLC16E [\MB_SRLC16E(c_target=kintexu,c_u...]
Compiling architecture imp of entity microblaze_v11_0_8.address_hit [\address_hit(c_target=kintexu,c_...]
Compiling architecture imp of entity microblaze_v11_0_8.xil_scan_reset_control [xil_scan_reset_control_default]
Compiling architecture imp of entity microblaze_v11_0_8.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_8.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_8.MB_LUT6 [\MB_LUT6(c_target=kintexu,init="...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_8.MB_LUT6 [\MB_LUT6(c_target=kintexu,init="...]
Compiling architecture imp of entity microblaze_v11_0_8.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=kintexu...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_8.MB_MUXF7 [\MB_MUXF7(c_target=kintexu)\]
Compiling architecture imp of entity microblaze_v11_0_8.MB_FDR [\MB_FDR(c_target=kintexu)\]
Compiling architecture imp of entity microblaze_v11_0_8.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_8.MB_LUT6 [\MB_LUT6(c_target=kintexu,init="...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v11_0_8.MB_LUT6 [\MB_LUT6(c_target=kintexu,init="...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v11_0_8.MB_LUT6 [\MB_LUT6(c_target=kintexu,init="...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_8.MB_FDS [\MB_FDS(c_target=kintexu)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v11_0_8.MB_LUT6 [\MB_LUT6(c_target=kintexu,init="...]
Compiling architecture imp of entity microblaze_v11_0_8.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_instr_siz...]
Compiling architecture imp of entity microblaze_v11_0_8.MB_MUXCY [\MB_MUXCY(c_target=kintexu)\]
Compiling architecture imp of entity microblaze_v11_0_8.carry_and [\carry_and(c_target=kintexu)\]
Compiling architecture imp of entity microblaze_v11_0_8.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_8.carry_or [\carry_or(c_target=kintexu)\]
Compiling architecture imp of entity microblaze_v11_0_8.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v11_0_8.MB_LUT6_2 [\MB_LUT6_2(c_target=kintexu,init...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v11_0_8.MB_RAM32M [\MB_RAM32M(c_target=kintexu,c_us...]
Compiling architecture imp of entity microblaze_v11_0_8.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v11_0_8.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_8.MB_LUT6_2 [\MB_LUT6_2(c_target=kintexu,init...]
Compiling architecture imp of entity microblaze_v11_0_8.ALU_Bit [\ALU_Bit(c_target=kintexu,c_allo...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_8.MB_LUT6 [\MB_LUT6(c_target=kintexu,init="...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_8.MB_LUT4 [\MB_LUT4(c_target=kintexu,init="...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_8.MB_MULT_AND [\MB_MULT_AND(c_target=kintexu)\]
Compiling architecture imp of entity microblaze_v11_0_8.ALU_Bit [\ALU_Bit(c_target=kintexu,c_allo...]
Compiling architecture imp of entity microblaze_v11_0_8.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v11_0_8.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_8.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_8.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_8.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v11_0_8.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v11_0_8.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v11_0_8.WB_Mux_Bit [\WB_Mux_Bit(c_target=kintexu,c_l...]
Compiling architecture imp of entity microblaze_v11_0_8.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v11_0_8.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v11_0_8.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_8.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v11_0_8.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_8.MB_LUT6_2 [\MB_LUT6_2(c_target=kintexu,init...]
Compiling architecture imp of entity microblaze_v11_0_8.mux_bus [\mux_bus(c_target=kintexu,c_allo...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v11_0_8.MB_LUT6_2 [\MB_LUT6_2(c_target=kintexu,init...]
Compiling architecture imp of entity microblaze_v11_0_8.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_8.Fpu [\Fpu(c_data_size=32,c_target=kin...]
Compiling architecture imp of entity microblaze_v11_0_8.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_8.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_8.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_8.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v11_0_8.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_8.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v11_0_8.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_8.MicroBlaze_Core [\MicroBlaze_Core(c_freq=12500000...]
Compiling architecture imp of entity microblaze_v11_0_8.MicroBlaze [\MicroBlaze(c_freq=125000000,c_e...]
Compiling architecture design_1_microblaze_0_0_arch of entity xil_defaultlib.design_1_microblaze_0_0 [design_1_microblaze_0_0_default]
Compiling module xil_defaultlib.m00_couplers_imp_8RVYHO
Compiling module axi_protocol_converter_v2_1_25.axi_protocol_converter_v2_1_25_a...
Compiling module xil_defaultlib.design_1_auto_pc_0
Compiling module xil_defaultlib.m01_couplers_imp_1UTB3Y5
Compiling module xil_defaultlib.s00_couplers_imp_1RZP34U
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_addr_decode...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_splitter(C_...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_decerr_slav...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_crossbar_sa...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_microblaze_0_axi_periph...
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_20.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_20.lmb_mux [\lmb_mux(c_target=kintexu,c_base...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_20.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="kin...]
Compiling architecture design_1_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.design_1_dlmb_bram_if_cntlr_0 [design_1_dlmb_bram_if_cntlr_0_de...]
Compiling architecture imp of entity lmb_v10_v3_0_11.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture design_1_dlmb_v10_0_arch of entity xil_defaultlib.design_1_dlmb_v10_0 [design_1_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_20.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_20.lmb_mux [\lmb_mux(c_target=kintexu,c_base...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_20.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="kin...]
Compiling architecture design_1_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.design_1_ilmb_bram_if_cntlr_0 [design_1_ilmb_bram_if_cntlr_0_de...]
Compiling architecture design_1_ilmb_v10_0_arch of entity xil_defaultlib.design_1_ilmb_v10_0 [design_1_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="kin...
Compiling module xil_defaultlib.design_1_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_1K...
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="kintex...]
Compiling architecture design_1_rst_clk_wiz_1_100m_0_arch of entity xil_defaultlib.design_1_rst_clk_wiz_1_100M_0 [design_1_rst_clk_wiz_1_100m_0_de...]
Compiling module xil_defaultlib.bd_f60c_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_f60c_g_inst_0
Compiling module xil_defaultlib.bd_f60c_ila_lib_0
Compiling module xil_defaultlib.bd_f60c
Compiling module xil_defaultlib.design_1_system_ila_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.uart_rcvr
Compiling module xil_defaultlib.uart_rcvr_wrapper
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
