From 7d6d812235f25f12efdd876b2e4dbba2719376f5 Mon Sep 17 00:00:00 2001
From: Duy Nguyen <duynt26@fsoft.com.vn>
Date: Wed, 23 Oct 2019 14:44:14 +0700
Subject: [PATCH 264/630] ARM: dts: iwg23s: Add SPI support

Signed-off-by: khanhluu <khanh.luu.xw@rvc.renesas.com>
Signed-off-by: Nguyen Van Linh [FGA.BU13] <LinhNv25@fsoft.com.vn>
Signed-off-by: vietn <vietn@fsoft.com.vn>
Signed-off-by: Pham Thanh Tam [FGA.AIS] <tampt8@fsoft.com.vn>
Signed-off-by: Duy Nguyen <duynt26@fsoft.com.vn>
---
 arch/arm/boot/dts/r8a77470-iwg23s-sbc.dts | 8 ++++----
 1 file changed, 4 insertions(+), 4 deletions(-)

diff --git a/arch/arm/boot/dts/r8a77470-iwg23s-sbc.dts b/arch/arm/boot/dts/r8a77470-iwg23s-sbc.dts
index bceeaa1..30ec1d2 100644
--- a/arch/arm/boot/dts/r8a77470-iwg23s-sbc.dts
+++ b/arch/arm/boot/dts/r8a77470-iwg23s-sbc.dts
@@ -154,8 +154,8 @@
 	};
 
 	qspi0_pins: qspi0 {
-		groups = "qspi0_ctrl", "qspi0_data2";
-		function = "qspi0";
+		renesas,groups = "qspi0_ctrl", "qspi0_data2";
+		renesas,function = "qspi0";
 	};
 
 	scif1_pins: serial1 {
@@ -225,9 +225,9 @@
 	flash: flash@0 {
 		#address-cells = <1>;
 		#size-cells = <1>;
-		compatible = "issi,is25lp016d", "jedec,spi-nor";
+		compatible = "sst,sst25vf016b", "issi,is25lp016d", "jedec,spi-nor";
 		reg = <0>;
-		spi-max-frequency = <133000000>;
+		spi-max-frequency = <50000000>;
 		spi-tx-bus-width = <1>;
 		spi-rx-bus-width = <1>;
 		m25p,fast-read;
-- 
2.7.4

