var searchData=
[
  ['page',['Page',['../struct_f_l_a_s_h___process_type_def.html#a36232ab2e05c69dc3a6804685a3b0e8c',1,'FLASH_ProcessTypeDef']]],
  ['pageaddress',['PageAddress',['../group___s_t_m32_l1xx___h_a_l___driver.html#gab078898fc3e86294ce8335f6c03387b1',1,'FLASH_EraseInitTypeDef']]],
  ['pagesize',['PAGESIZE',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga519adc2af3ba06a8f0548b6690050a89',1,'stm32_hal_legacy.h']]],
  ['parent',['Parent',['../struct_____d_m_a___handle_type_def.html#af42684decd26b1c5d49a529fcf99be30',1,'__DMA_HandleTypeDef']]],
  ['parity',['Parity',['../struct_u_a_r_t___init_type_def.html#adc92243425cb18cb8b5f03692841db48',1,'UART_InitTypeDef']]],
  ['pbitrevtable',['pBitRevTable',['../structarm__cfft__radix2__instance__q15.html#ab88afeff6493be3c8b5e4530efa82d51',1,'arm_cfft_radix2_instance_q15::pBitRevTable()'],['../structarm__cfft__radix4__instance__q15.html#a4acf704ae0cf30b53bf0fbfae8e34a59',1,'arm_cfft_radix4_instance_q15::pBitRevTable()'],['../structarm__cfft__radix2__instance__q31.html#ada8e5264f4b22ff4c621817978994674',1,'arm_cfft_radix2_instance_q31::pBitRevTable()'],['../structarm__cfft__radix4__instance__q31.html#a33a3bc774c97373261699463c05dfe54',1,'arm_cfft_radix4_instance_q31::pBitRevTable()'],['../structarm__cfft__radix2__instance__f32.html#a92b8fa0a151cd800436094903a5ca0a4',1,'arm_cfft_radix2_instance_f32::pBitRevTable()'],['../structarm__cfft__radix4__instance__f32.html#a8da0d2ca69749fde8cbb95caeac6fe6a',1,'arm_cfft_radix4_instance_f32::pBitRevTable()'],['../structarm__cfft__instance__q15.html#ac9160b80243b99a0b6e2f75ddb5cf0ae',1,'arm_cfft_instance_q15::pBitRevTable()'],['../structarm__cfft__instance__q31.html#a8a464461649f023325ced1e10470f5d0',1,'arm_cfft_instance_q31::pBitRevTable()'],['../structarm__cfft__instance__f32.html#a21ceaf59a1bb8440af57c28d2dd9bbab',1,'arm_cfft_instance_f32::pBitRevTable()']]],
  ['pbuffptr',['pBuffPtr',['../struct_i2_c___handle_type_def.html#a6adc95451a3eec4b104564fc3fe8b109',1,'I2C_HandleTypeDef']]],
  ['pccard_5ferror',['PCCARD_ERROR',['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#gaf60d802224c0c8b695e35d8dc678aa60',1,'stm32_hal_legacy.h']]],
  ['pccard_5fongoing',['PCCARD_ONGOING',['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#ga85d55fedbb9639c9dc9fa91a73cc3c7e',1,'stm32_hal_legacy.h']]],
  ['pccard_5fstatustypedef',['PCCARD_StatusTypedef',['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#ga93e46d977fc27c9288156eb21819d6e7',1,'stm32_hal_legacy.h']]],
  ['pccard_5fsuccess',['PCCARD_SUCCESS',['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#gafc1ae843cb9eb6a85eaa4e0288bffe56',1,'stm32_hal_legacy.h']]],
  ['pccard_5ftimeout',['PCCARD_TIMEOUT',['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html#gae83adf7b05e929d55697cffeeea86776',1,'stm32_hal_legacy.h']]],
  ['pcfft',['pCfft',['../structarm__rfft__instance__q15.html#a4329c15b056444746d37ff082a24d31a',1,'arm_rfft_instance_q15::pCfft()'],['../structarm__rfft__instance__q31.html#a8fe10d425b59e096c23aa4bb5caa1974',1,'arm_rfft_instance_q31::pCfft()'],['../structarm__rfft__instance__f32.html#a9f47ba9f50c81e4445ae3827b981bc05',1,'arm_rfft_instance_f32::pCfft()'],['../structarm__dct4__instance__f32.html#a018f7860b6e070af533fb7d76c7cdc32',1,'arm_dct4_instance_f32::pCfft()'],['../structarm__dct4__instance__q31.html#ac96579cfb28d08bb11dd2fe4c6303833',1,'arm_dct4_instance_q31::pCfft()'],['../structarm__dct4__instance__q15.html#a7284932ee8c36107c33815eb62eadffc',1,'arm_dct4_instance_q15::pCfft()']]],
  ['pcoeffs',['pCoeffs',['../structarm__fir__instance__q7.html#a0e45aedefc3fffad6cb315c5b6e5bd49',1,'arm_fir_instance_q7::pCoeffs()'],['../structarm__fir__instance__q15.html#a6d16db16a5f8f0db54938f2967244d9e',1,'arm_fir_instance_q15::pCoeffs()'],['../structarm__fir__instance__q31.html#afaae4c884bdf11a4ec2f3b9bb2bb51d0',1,'arm_fir_instance_q31::pCoeffs()'],['../structarm__fir__instance__f32.html#a1c9cfca901d5902afeb640f2831488f4',1,'arm_fir_instance_f32::pCoeffs()'],['../structarm__biquad__casd__df1__inst__q15.html#a1edaacdebb5b09d7635bf20c779855fc',1,'arm_biquad_casd_df1_inst_q15::pCoeffs()'],['../structarm__biquad__casd__df1__inst__q31.html#aa62366c632f3b5305086f841f079dbd2',1,'arm_biquad_casd_df1_inst_q31::pCoeffs()'],['../structarm__biquad__casd__df1__inst__f32.html#af9df3820576fb921809d1462c9c6d16c',1,'arm_biquad_casd_df1_inst_f32::pCoeffs()'],['../structarm__fir__decimate__instance__q15.html#a01cacab67e73945e8289075598ede14d',1,'arm_fir_decimate_instance_q15::pCoeffs()'],['../structarm__fir__decimate__instance__q31.html#a030d0391538c2481c5b348fd09a952ff',1,'arm_fir_decimate_instance_q31::pCoeffs()'],['../structarm__fir__decimate__instance__f32.html#a268a8b0e80a3d9764baf33e4bc10dde2',1,'arm_fir_decimate_instance_f32::pCoeffs()'],['../structarm__fir__interpolate__instance__q15.html#a767d91d61d4c0beeddd4325d28d28e24',1,'arm_fir_interpolate_instance_q15::pCoeffs()'],['../structarm__fir__interpolate__instance__q31.html#afa719433687e1936ec3403d0d32f06e6',1,'arm_fir_interpolate_instance_q31::pCoeffs()'],['../structarm__fir__interpolate__instance__f32.html#a86053b715980a93c9df630d6de5bb63c',1,'arm_fir_interpolate_instance_f32::pCoeffs()'],['../structarm__biquad__cas__df1__32x64__ins__q31.html#a490462d6ebe0fecfb6acbf51bed22ecf',1,'arm_biquad_cas_df1_32x64_ins_q31::pCoeffs()'],['../structarm__biquad__cascade__df2_t__instance__f32.html#a49a24fe1b6ad3b0b26779c32d8d80b2e',1,'arm_biquad_cascade_df2T_instance_f32::pCoeffs()'],['../structarm__biquad__cascade__stereo__df2_t__instance__f32.html#a58b15644de62a632c5e9d4a563569dc6',1,'arm_biquad_cascade_stereo_df2T_instance_f32::pCoeffs()'],['../structarm__biquad__cascade__df2_t__instance__f64.html#ae2f0180f9038c0393e1d6921bb3b878b',1,'arm_biquad_cascade_df2T_instance_f64::pCoeffs()'],['../structarm__fir__lattice__instance__q15.html#a78f872826140069cf67836fff87360bc',1,'arm_fir_lattice_instance_q15::pCoeffs()'],['../structarm__fir__lattice__instance__q31.html#a66c3364bf5863cd45e05f1652c3dc522',1,'arm_fir_lattice_instance_q31::pCoeffs()'],['../structarm__fir__lattice__instance__f32.html#a33bf5948c947f9ef80a99717cb0a0a43',1,'arm_fir_lattice_instance_f32::pCoeffs()'],['../structarm__lms__instance__f32.html#a4795c6f7d3f17cec15c2fd09f66edd1a',1,'arm_lms_instance_f32::pCoeffs()'],['../structarm__lms__instance__q15.html#a42f95368b94898eb82608e1113d18cab',1,'arm_lms_instance_q15::pCoeffs()'],['../structarm__lms__instance__q31.html#a4afe56e991a5416adfd462aa88bda500',1,'arm_lms_instance_q31::pCoeffs()'],['../structarm__lms__norm__instance__f32.html#a1ba688d90aba7de003ed4ad8e2e7ddda',1,'arm_lms_norm_instance_f32::pCoeffs()'],['../structarm__lms__norm__instance__q31.html#a57a64c1ff102d033c1bd05043f1d9955',1,'arm_lms_norm_instance_q31::pCoeffs()'],['../structarm__lms__norm__instance__q15.html#ae7bca648c75a2ffa02d87852bb78bc8a',1,'arm_lms_norm_instance_q15::pCoeffs()'],['../structarm__fir__sparse__instance__f32.html#a04af7c738dfb0882ad102fcad501d94a',1,'arm_fir_sparse_instance_f32::pCoeffs()'],['../structarm__fir__sparse__instance__q31.html#a093d6227f0d1597982cd083fb126f4e0',1,'arm_fir_sparse_instance_q31::pCoeffs()'],['../structarm__fir__sparse__instance__q15.html#a78a6565473b5f0b8c77c3f0f58a76069',1,'arm_fir_sparse_instance_q15::pCoeffs()'],['../structarm__fir__sparse__instance__q7.html#a3dac86f15e33553e8f3e19e0d712bae5',1,'arm_fir_sparse_instance_q7::pCoeffs()']]],
  ['pcosfactor',['pCosFactor',['../structarm__dct4__instance__f32.html#a6da1187e070801e011ce5e0582efa861',1,'arm_dct4_instance_f32::pCosFactor()'],['../structarm__dct4__instance__q31.html#af97204d1838925621fc82021a0c2d6c1',1,'arm_dct4_instance_q31::pCosFactor()'],['../structarm__dct4__instance__q15.html#ac76df681b1bd502fb4874c06f055dded',1,'arm_dct4_instance_q15::pCosFactor()']]],
  ['pcropstate_5fdisable',['PCROPSTATE_DISABLE',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga09f7800119c1971e339df62f11beab14',1,'stm32_hal_legacy.h']]],
  ['pcropstate_5fenable',['PCROPSTATE_ENABLE',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga9e086afe58f178c3e86526666bedc217',1,'stm32_hal_legacy.h']]],
  ['pcsr',['PCSR',['../struct_d_w_t___type.html#a6353ca1d1ad9bc1be05d3b5632960113',1,'DWT_Type']]],
  ['pdata',['pData',['../structarm__matrix__instance__f32.html#af3917c032600a9dfd5ed4a96f074910a',1,'arm_matrix_instance_f32::pData()'],['../structarm__matrix__instance__f64.html#a5b2475f8ff1e4818955cdd18bc40a097',1,'arm_matrix_instance_f64::pData()'],['../structarm__matrix__instance__q15.html#a6da33a5553e634787d0f515cf8d724af',1,'arm_matrix_instance_q15::pData()'],['../structarm__matrix__instance__q31.html#a09a64267c0579fef086efc9059741e56',1,'arm_matrix_instance_q31::pData()'],['../structarm__bilinear__interp__instance__f32.html#afd1e764591c991c212d56c893efb5ea4',1,'arm_bilinear_interp_instance_f32::pData()'],['../structarm__bilinear__interp__instance__q31.html#a843eae0c9db5f815e77e1aaf9afea358',1,'arm_bilinear_interp_instance_q31::pData()'],['../structarm__bilinear__interp__instance__q15.html#a50d75b1316cee3e0dfad6dcc4c9a2954',1,'arm_bilinear_interp_instance_q15::pData()'],['../structarm__bilinear__interp__instance__q7.html#af05194d691bbefb02c34bafb22ca9ef0',1,'arm_bilinear_interp_instance_q7::pData()']]],
  ['pdkeyr',['PDKEYR',['../struct_f_l_a_s_h___type_def.html#a17d6fcde53db4cb932b3fbfe08235b31',1,'FLASH_TypeDef']]],
  ['pecr',['PECR',['../struct_f_l_a_s_h___type_def.html#a58afa3377dd5f4ffa93eb3da4c653cba',1,'FLASH_TypeDef']]],
  ['pekeyr',['PEKEYR',['../struct_f_l_a_s_h___type_def.html#a3c470f54858e246365f56e5fe4d2a618',1,'FLASH_TypeDef']]],
  ['pendsv_5firqn',['PendSV_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'stm32l152xe.h']]],
  ['period',['Period',['../struct_t_i_m___base___init_type_def.html#a8fab2bc184bb756763ff59c729b5be55',1,'TIM_Base_InitTypeDef']]],
  ['periph_5fbase',['PERIPH_BASE',['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'stm32l152xe.h']]],
  ['periph_5fbb_5fbase',['PERIPH_BB_BASE',['../group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'stm32l152xe.h']]],
  ['periphclockselection',['PeriphClockSelection',['../struct_r_c_c___periph_c_l_k_init_type_def.html#a1fe6e3d75864d85b911eef15dfc35925',1,'RCC_PeriphCLKInitTypeDef']]],
  ['periphdataalignment',['PeriphDataAlignment',['../struct_d_m_a___init_type_def.html#a10a4a549953efa20c235dcbb381b6f0b',1,'DMA_InitTypeDef']]],
  ['peripheral_5fdeclaration',['Peripheral_declaration',['../group___peripheral__declaration.html',1,'']]],
  ['peripheral_5finterrupt_5fnumber_5fdefinition',['Peripheral_interrupt_number_definition',['../group___peripheral__interrupt__number__definition.html',1,'']]],
  ['peripheral_5fmemory_5fmap',['Peripheral_memory_map',['../group___peripheral__memory__map.html',1,'']]],
  ['peripheral_5fregisters_5fbits_5fdefinition',['Peripheral_Registers_Bits_Definition',['../group___peripheral___registers___bits___definition.html',1,'']]],
  ['peripheral_5fregisters_5fstructures',['Peripheral_registers_structures',['../group___peripheral__registers__structures.html',1,'']]],
  ['periphinc',['PeriphInc',['../struct_d_m_a___init_type_def.html#a46811eb656170cb5c542054d1a41db3a',1,'DMA_InitTypeDef']]],
  ['pfr',['PFR',['../struct_s_c_b___type.html#a40745bb0af880c45827a653222d54117',1,'SCB_Type']]],
  ['phaselength',['phaseLength',['../structarm__fir__interpolate__instance__q15.html#ad5178a02a697a77e0d0e60705d9f0a19',1,'arm_fir_interpolate_instance_q15::phaseLength()'],['../structarm__fir__interpolate__instance__q31.html#a5d243796584afc7cd6c557f00b7acca5',1,'arm_fir_interpolate_instance_q31::phaseLength()'],['../structarm__fir__interpolate__instance__f32.html#a389e669e13ec56292a70db8e92194b12',1,'arm_fir_interpolate_instance_f32::phaseLength()']]],
  ['pi',['PI',['../arm__math_8h.html#a598a3330b3c21701223ee0ca14316eca',1,'PI():&#160;arm_math.h'],['../main_8h.html#a598a3330b3c21701223ee0ca14316eca',1,'PI():&#160;main.h']]],
  ['pid_20motor_20control',['PID Motor Control',['../group___p_i_d.html',1,'']]],
  ['pid0',['PID0',['../struct_i_t_m___type.html#ab4a4cc97ad658e9c46cf17490daffb8a',1,'ITM_Type']]],
  ['pid1',['PID1',['../struct_i_t_m___type.html#a89ea1d805a668d6589b22d8e678eb6a4',1,'ITM_Type']]],
  ['pid2',['PID2',['../struct_i_t_m___type.html#a8471c4d77b7107cf580587509da69f38',1,'ITM_Type']]],
  ['pid3',['PID3',['../struct_i_t_m___type.html#af317d5e2d946d70e6fb67c02b92cc8a3',1,'ITM_Type']]],
  ['pid4',['PID4',['../struct_i_t_m___type.html#aad5e11dd4baf6d941bd6c7450f60a158',1,'ITM_Type']]],
  ['pid5',['PID5',['../struct_i_t_m___type.html#af9085648bf18f69b5f9d1136d45e1d37',1,'ITM_Type']]],
  ['pid6',['PID6',['../struct_i_t_m___type.html#ad34dbe6b1072c77d36281049c8b169f6',1,'ITM_Type']]],
  ['pid7',['PID7',['../struct_i_t_m___type.html#a2bcec6803f28f30d5baf5e20e3517d3d',1,'ITM_Type']]],
  ['pin',['Pin',['../struct_g_p_i_o___init_type_def.html#aa807fb62b2b2cf937092abba81370b87',1,'GPIO_InitTypeDef']]],
  ['pitchdegree',['pitchDegree',['../main_8h.html#ac1eb6c5c8e98196fa712a34c8278dbda',1,'main.h']]],
  ['pitchrad',['pitchRad',['../main_8h.html#a906bba231f020212ae25d07e63913bad',1,'main.h']]],
  ['pkcoeffs',['pkCoeffs',['../structarm__iir__lattice__instance__q15.html#a41c214a1ec38d4a82fae8899d715dd29',1,'arm_iir_lattice_instance_q15::pkCoeffs()'],['../structarm__iir__lattice__instance__q31.html#a1d30aa16aac7722936ea9dee59211863',1,'arm_iir_lattice_instance_q31::pkCoeffs()'],['../structarm__iir__lattice__instance__f32.html#aa69fcdd3775e828d450ce1bbd978fa31',1,'arm_iir_lattice_instance_f32::pkCoeffs()']]],
  ['pll',['PLL',['../struct_r_c_c___osc_init_type_def.html#af76de5ee86798f0c3a4c83c84dfa58be',1,'RCC_OscInitTypeDef']]],
  ['pll_5ftimeout_5fvalue',['PLL_TIMEOUT_VALUE',['../group___r_c_c___timeout.html#gad54d8ad9b3511329efee38b3ad0665de',1,'stm32l1xx_hal_rcc.h']]],
  ['plldiv',['PLLDIV',['../struct_r_c_c___p_l_l_init_type_def.html#a7b0ad197ffcf75b68f7fa90ce1c99103',1,'RCC_PLLInitTypeDef']]],
  ['plli2son_5fbitnumber',['PLLI2SON_BitNumber',['../group___h_a_l___r_c_c___aliased.html#gabae59c3e4200523e3aa5b6e10aee8c46',1,'stm32_hal_legacy.h']]],
  ['pllmul',['PLLMUL',['../struct_r_c_c___p_l_l_init_type_def.html#a351617c365fad2d58aedb7335308044b',1,'RCC_PLLInitTypeDef']]],
  ['pllmultable',['PLLMulTable',['../group___s_t_m32_l1xx___system___exported__types.html#gadab2d89c9fe6053f421278d154dcfb9d',1,'PLLMulTable():&#160;system_stm32l1xx.c'],['../group___s_t_m32_l1xx___system___private___variables.html#gadab2d89c9fe6053f421278d154dcfb9d',1,'PLLMulTable():&#160;system_stm32l1xx.c']]],
  ['pllon_5fbitnumber',['PLLON_BitNumber',['../group___h_a_l___r_c_c___aliased.html#gab24d7f5f8e4b3b717fd91b54f393f6a3',1,'PLLON_BitNumber():&#160;stm32_hal_legacy.h'],['../group___h_a_l___r_c_c___aliased.html#ga1360ce96541cc7c323d3ea4b5b885a64',1,'PLLON_BITNUMBER():&#160;stm32_hal_legacy.h']]],
  ['pllsaion_5fbitnumber',['PLLSAION_BitNumber',['../group___h_a_l___r_c_c___aliased.html#ga786a15b370532d6429e03a9f9d226be7',1,'stm32_hal_legacy.h']]],
  ['pllsource',['PLLSource',['../struct_r_c_c___p_l_l_init_type_def.html#a72806832a179af8756b9330de7f7c6a8',1,'RCC_PLLInitTypeDef']]],
  ['pllstate',['PLLState',['../struct_r_c_c___p_l_l_init_type_def.html#a6cbaf84f6566af15e6e4f97a339d5759',1,'RCC_PLLInitTypeDef']]],
  ['pmc',['PMC',['../struct_s_y_s_c_f_g___type_def.html#ab5c47c570566cb8ff9d0436c17cc9241',1,'SYSCFG_TypeDef']]],
  ['pmode_5fbitnumber',['PMODE_BitNumber',['../group___h_a_l___p_w_r___aliased.html#ga15fea9df1b0d324394336f70b319b377',1,'stm32_hal_legacy.h']]],
  ['port',['PORT',['../struct_i_t_m___type.html#ad14bee8adf4bcc5807610d664432350e',1,'ITM_Type::PORT()'],['../struct_i_t_m___type.html#a2de1bb72a92abfeb659ae7d4c5f06420',1,'ITM_Type::PORT()'],['../struct_i_t_m___type.html#a4fb98d5d5771d3b2f37c9a483b5793cc',1,'ITM_Type::PORT()'],['../struct_i_t_m___type.html#a1f61b04815065bea9ae1d2c4435fcd94',1,'ITM_Type::PORT()']]],
  ['position_5fval',['POSITION_VAL',['../group___exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8',1,'stm32l1xx.h']]],
  ['postshift',['postShift',['../structarm__biquad__casd__df1__inst__q15.html#ada7e9d6269e6ed4eacf8f68729e9832d',1,'arm_biquad_casd_df1_inst_q15::postShift()'],['../structarm__biquad__casd__df1__inst__q31.html#a636c7fbe09ec4bef0bc0a4b4e2151cbe',1,'arm_biquad_casd_df1_inst_q31::postShift()'],['../structarm__biquad__cas__df1__32x64__ins__q31.html#a8e9d58e8dba5aa3b2fc4f36d2ed07996',1,'arm_biquad_cas_df1_32x64_ins_q31::postShift()'],['../structarm__lms__instance__q15.html#acca5fbaef4a52ae411de24c9a0b929cf',1,'arm_lms_instance_q15::postShift()'],['../structarm__lms__instance__q31.html#a4705a8f0011bb9166e09bf5bd51e595e',1,'arm_lms_instance_q31::postShift()'],['../structarm__lms__norm__instance__q31.html#a28d7b9e437817f83397e081967e90f3c',1,'arm_lms_norm_instance_q31::postShift()'],['../structarm__lms__norm__instance__q15.html#aa0d435fbcf7dedb7179d4467e9b79e9f',1,'arm_lms_norm_instance_q15::postShift()']]],
  ['pr',['PR',['../struct_e_x_t_i___type_def.html#a133294b87dbe6a01e8d9584338abc39a',1,'EXTI_TypeDef::PR()'],['../struct_i_w_d_g___type_def.html#a5f2717885ff171e686e0347af9e6b68d',1,'IWDG_TypeDef::PR()']]],
  ['prefetch_5fenable',['PREFETCH_ENABLE',['../stm32l1xx__hal__conf_8h.html#a13fc0d5e7bb925385c0cc0772ba6a391',1,'stm32l1xx_hal_conf.h']]],
  ['prer',['PRER',['../struct_r_t_c___type_def.html#a5f43a11e0873212f598e41db5f2dcf6a',1,'RTC_TypeDef']]],
  ['prescaler',['Prescaler',['../struct_t_i_m___base___init_type_def.html#afc886119e6709bb576d25b5cf8d12d92',1,'TIM_Base_InitTypeDef']]],
  ['previousstate',['PreviousState',['../struct_i2_c___handle_type_def.html#afa4789f3c5c2ff5097ba86e9fa539cbe',1,'I2C_HandleTypeDef']]],
  ['prfft',['pRfft',['../structarm__dct4__instance__f32.html#a978f37fc19add31af243ab5c63ae502f',1,'arm_dct4_instance_f32::pRfft()'],['../structarm__dct4__instance__q31.html#af1487dab5e7963b85dc0fdc6bf492542',1,'arm_dct4_instance_q31::pRfft()'],['../structarm__dct4__instance__q15.html#a11cf95c1cd9dd2dd5e4b81b8f88dc208',1,'arm_dct4_instance_q15::pRfft()']]],
  ['prgkeyr',['PRGKEYR',['../struct_f_l_a_s_h___type_def.html#a98a43d6cc0dfca44214d5e78115e8c51',1,'FLASH_TypeDef']]],
  ['priority',['Priority',['../struct_d_m_a___init_type_def.html#af110cc02c840207930e3c0e5de5d7dc4',1,'DMA_InitTypeDef']]],
  ['procedureongoing',['ProcedureOnGoing',['../struct_f_l_a_s_h___process_type_def.html#adcc5fdaba7d53dffdab0510a4dd7d179',1,'FLASH_ProcessTypeDef']]],
  ['prxbuffptr',['pRxBuffPtr',['../struct_u_a_r_t___handle_type_def.html#a9541d846ad12e9376ddd0062efe3196c',1,'UART_HandleTypeDef']]],
  ['psc',['PSC',['../struct_t_i_m___type_def.html#ad03c852f58077a11e75f8af42fa6d921',1,'TIM_TypeDef']]],
  ['pstate',['pState',['../structarm__fir__instance__q7.html#aaddea3b9c7e16ddfd9428b7bf9f9c200',1,'arm_fir_instance_q7::pState()'],['../structarm__fir__instance__q15.html#aa8d25f44f45b6a6c4cf38c31569b8a01',1,'arm_fir_instance_q15::pState()'],['../structarm__fir__instance__q31.html#a409f39c93b744784648bdc365541444d',1,'arm_fir_instance_q31::pState()'],['../structarm__fir__instance__f32.html#a7afcf4022e8560db9b8fd28b0d090a15',1,'arm_fir_instance_f32::pState()'],['../structarm__biquad__casd__df1__inst__q15.html#a5481104ef2f8f81360b80b47d69ae932',1,'arm_biquad_casd_df1_inst_q15::pState()'],['../structarm__biquad__casd__df1__inst__q31.html#a5dcf4727f58eb4e8e8b392508d8657bb',1,'arm_biquad_casd_df1_inst_q31::pState()'],['../structarm__biquad__casd__df1__inst__f32.html#a8c245d79e0d8cfabc82409d4b54fb682',1,'arm_biquad_casd_df1_inst_f32::pState()'],['../structarm__fir__decimate__instance__q15.html#a3f7b5184bb28853ef401b001df121047',1,'arm_fir_decimate_instance_q15::pState()'],['../structarm__fir__decimate__instance__q31.html#a0ef0ef9e265f7ab873cfc6daa7593fdb',1,'arm_fir_decimate_instance_q31::pState()'],['../structarm__fir__decimate__instance__f32.html#a5bddf29aaaf2011d2e3bcec59a83f633',1,'arm_fir_decimate_instance_f32::pState()'],['../structarm__fir__interpolate__instance__q15.html#a26b864363fa47954248f2590e3a82a3c',1,'arm_fir_interpolate_instance_q15::pState()'],['../structarm__fir__interpolate__instance__q31.html#addde04514b6e6ac72be3d609f0398b1a',1,'arm_fir_interpolate_instance_q31::pState()'],['../structarm__fir__interpolate__instance__f32.html#a42a8ba1bda85fa86d7b6c84d3da4c75b',1,'arm_fir_interpolate_instance_f32::pState()'],['../structarm__biquad__cas__df1__32x64__ins__q31.html#a4c899cdfaf2bb955323e93637bd662e0',1,'arm_biquad_cas_df1_32x64_ins_q31::pState()'],['../structarm__biquad__cascade__df2_t__instance__f32.html#a24d223addfd926a7177088cf2efe76b1',1,'arm_biquad_cascade_df2T_instance_f32::pState()'],['../structarm__biquad__cascade__stereo__df2_t__instance__f32.html#a2cb00048bb1fe957a03c1ff56dfaf8f0',1,'arm_biquad_cascade_stereo_df2T_instance_f32::pState()'],['../structarm__biquad__cascade__df2_t__instance__f64.html#a0bde57b618e3f9059b23b0de64e12ce3',1,'arm_biquad_cascade_df2T_instance_f64::pState()'],['../structarm__fir__lattice__instance__q15.html#a37b90dea2bc3ee7c9951a9fe74db0cbb',1,'arm_fir_lattice_instance_q15::pState()'],['../structarm__fir__lattice__instance__q31.html#a08fe9494ab7cd336b791e9657adadcf6',1,'arm_fir_lattice_instance_q31::pState()'],['../structarm__fir__lattice__instance__f32.html#ae348884a1ba9b83fadccd5da640cbcaf',1,'arm_fir_lattice_instance_f32::pState()'],['../structarm__iir__lattice__instance__q15.html#afd0136ab917b529554d93f41a5e04618',1,'arm_iir_lattice_instance_q15::pState()'],['../structarm__iir__lattice__instance__q31.html#a941282745effd26a889fbfadf4b95e6a',1,'arm_iir_lattice_instance_q31::pState()'],['../structarm__iir__lattice__instance__f32.html#a30babe7815510219e6e3d28e6e4a5969',1,'arm_iir_lattice_instance_f32::pState()'],['../structarm__lms__instance__f32.html#aaf94285be2f99b5b9af40bea8dcb14b9',1,'arm_lms_instance_f32::pState()'],['../structarm__lms__instance__q15.html#a9a575ff82c1e68cbb583083439260d08',1,'arm_lms_instance_q15::pState()'],['../structarm__lms__instance__q31.html#a206d47b49de6f357f933ebe61520753c',1,'arm_lms_instance_q31::pState()'],['../structarm__lms__norm__instance__f32.html#a0bc03338687002ed5f2e4a363eb095ec',1,'arm_lms_norm_instance_f32::pState()'],['../structarm__lms__norm__instance__q31.html#a6b25c96cf048b77078d62f4252a01ec4',1,'arm_lms_norm_instance_q31::pState()'],['../structarm__lms__norm__instance__q15.html#aa4de490b3bdbd03561b76ee07901c8e3',1,'arm_lms_norm_instance_q15::pState()'],['../structarm__fir__sparse__instance__f32.html#a794af0916666d11cc564d6df08553555',1,'arm_fir_sparse_instance_f32::pState()'],['../structarm__fir__sparse__instance__q31.html#a830be89daa5a393b225048889aa045d1',1,'arm_fir_sparse_instance_q31::pState()'],['../structarm__fir__sparse__instance__q15.html#a98b92b0f5208110129b9a67b1db90408',1,'arm_fir_sparse_instance_q15::pState()'],['../structarm__fir__sparse__instance__q7.html#a18072cf3ef3666d588f0d49512f2b28f',1,'arm_fir_sparse_instance_q7::pState()']]],
  ['ptapdelay',['pTapDelay',['../structarm__fir__sparse__instance__f32.html#aaa54ae67e5d10c6dd0d697945c638d31',1,'arm_fir_sparse_instance_f32::pTapDelay()'],['../structarm__fir__sparse__instance__q31.html#ab87ae457adec8f727afefaa2599fc983',1,'arm_fir_sparse_instance_q31::pTapDelay()'],['../structarm__fir__sparse__instance__q15.html#aeab2855176c6efdb231a73a3672837d5',1,'arm_fir_sparse_instance_q15::pTapDelay()'],['../structarm__fir__sparse__instance__q7.html#ac625393c84bc0342ffdf26fc4eba1ac1',1,'arm_fir_sparse_instance_q7::pTapDelay()']]],
  ['ptwiddle',['pTwiddle',['../structarm__cfft__radix2__instance__q15.html#a3809dd15e7cbf1a054c728cfbbb0cc5a',1,'arm_cfft_radix2_instance_q15::pTwiddle()'],['../structarm__cfft__radix4__instance__q15.html#a29dd693537e45421a36891f8439e1fba',1,'arm_cfft_radix4_instance_q15::pTwiddle()'],['../structarm__cfft__radix2__instance__q31.html#a1d5bbe9a991e133f81652a77a7985d23',1,'arm_cfft_radix2_instance_q31::pTwiddle()'],['../structarm__cfft__radix4__instance__q31.html#a561c22dee4cbdcfa0fd5f15106ecc306',1,'arm_cfft_radix4_instance_q31::pTwiddle()'],['../structarm__cfft__radix2__instance__f32.html#adb0c9d47dbfbd90a6f6ed0a05313a974',1,'arm_cfft_radix2_instance_f32::pTwiddle()'],['../structarm__cfft__radix4__instance__f32.html#a14860c7544911702ca1fa0bf78204ef3',1,'arm_cfft_radix4_instance_f32::pTwiddle()'],['../structarm__cfft__instance__q15.html#afdaf12ce4687cec021c5ae73d0987a3f',1,'arm_cfft_instance_q15::pTwiddle()'],['../structarm__cfft__instance__q31.html#af751114feb91de3ace8600e91bdd0872',1,'arm_cfft_instance_q31::pTwiddle()'],['../structarm__cfft__instance__f32.html#a59cc6f753f1498716e1444ac054c06de',1,'arm_cfft_instance_f32::pTwiddle()'],['../structarm__dct4__instance__f32.html#ad13544aafad268588c62e3eb35ae662c',1,'arm_dct4_instance_f32::pTwiddle()'],['../structarm__dct4__instance__q31.html#a7db236e22673146bb1d2c962f0713f08',1,'arm_dct4_instance_q31::pTwiddle()'],['../structarm__dct4__instance__q15.html#abc6c847e9f906781e1d5da40e9aafa76',1,'arm_dct4_instance_q15::pTwiddle()']]],
  ['ptwiddleareal',['pTwiddleAReal',['../structarm__rfft__instance__q15.html#affbf2de522ac029432d98e8373c0ec53',1,'arm_rfft_instance_q15::pTwiddleAReal()'],['../structarm__rfft__instance__q31.html#a2a0c944e66bab92fcbe19d1c29153250',1,'arm_rfft_instance_q31::pTwiddleAReal()'],['../structarm__rfft__instance__f32.html#a534cc7e6e9b3e3dd022fad611c762142',1,'arm_rfft_instance_f32::pTwiddleAReal()']]],
  ['ptwiddlebreal',['pTwiddleBReal',['../structarm__rfft__instance__q15.html#a937d815022adc557b435ba8c6cd58b0d',1,'arm_rfft_instance_q15::pTwiddleBReal()'],['../structarm__rfft__instance__q31.html#ae5070be4c2e0327e618f5e1f4c5b9d80',1,'arm_rfft_instance_q31::pTwiddleBReal()'],['../structarm__rfft__instance__f32.html#a23543ecfd027fea2477fe1eea23c3c4d',1,'arm_rfft_instance_f32::pTwiddleBReal()']]],
  ['ptwiddlerfft',['pTwiddleRFFT',['../structarm__rfft__fast__instance__f32.html#a9f30b04f163fabc1b24421d3c323d5fc',1,'arm_rfft_fast_instance_f32']]],
  ['ptxbuffptr',['pTxBuffPtr',['../struct_u_a_r_t___handle_type_def.html#a79dd401b02d57f1b2d4618744402850c',1,'UART_HandleTypeDef']]],
  ['pull',['Pull',['../struct_g_p_i_o___init_type_def.html#aa2d3a6b0c4e10ac20882b4a37799ced1',1,'GPIO_InitTypeDef']]],
  ['pulse',['Pulse',['../struct_t_i_m___o_c___init_type_def.html#a61fb5b9ef4154de67620ac81085a0e39',1,'TIM_OC_InitTypeDef::Pulse()'],['../struct_t_i_m___one_pulse___init_type_def.html#a4f1fbf6d60812c3194e9ee8a05f5cfa6',1,'TIM_OnePulse_InitTypeDef::Pulse()']]],
  ['pupdr',['PUPDR',['../struct_g_p_i_o___type_def.html#a44ada3bfbe891e2efc1e06bda4c8014e',1,'GPIO_TypeDef']]],
  ['putchar_5fprototype',['PUTCHAR_PROTOTYPE',['../main_8c.html#ac040eb6679fed6e591776425aa7abd9d',1,'PUTCHAR_PROTOTYPE():&#160;main.c'],['../main_8c.html#a6b71e3c5cd86d6941c8f4a8beb1b354f',1,'PUTCHAR_PROTOTYPE():&#160;main.c']]],
  ['pvcoeffs',['pvCoeffs',['../structarm__iir__lattice__instance__q15.html#a4c4f57f45b223abbe2a9fb727bd2cad9',1,'arm_iir_lattice_instance_q15::pvCoeffs()'],['../structarm__iir__lattice__instance__q31.html#a04507e2b982b1dfa97b7b55752dea6b9',1,'arm_iir_lattice_instance_q31::pvCoeffs()'],['../structarm__iir__lattice__instance__f32.html#afc7c8f577e6f27d097fe55f57e707f72',1,'arm_iir_lattice_instance_f32::pvCoeffs()']]],
  ['pvd_5firqn',['PVD_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'stm32l152xe.h']]],
  ['pvde_5fbit_5fnumber',['PVDE_BIT_NUMBER',['../group___p_w_r___c_r__register__alias.html#gae731170c1675c5471fc06501228905b0',1,'stm32l1xx_hal_pwr.h']]],
  ['pvde_5fbitnumber',['PVDE_BitNumber',['../group___h_a_l___p_w_r___aliased.html#ga17d618eb800c401ef9c6789c9374eaf8',1,'stm32_hal_legacy.h']]],
  ['pvdlevel',['PVDLevel',['../struct_p_w_r___p_v_d_type_def.html#a540471bc6ac947fd8bc2c87f61d9faab',1,'PWR_PVDTypeDef']]],
  ['pwr',['PWR',['../group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e',1,'PWR():&#160;stm32l152xe.h'],['../group___p_w_r.html',1,'(Global Namespace)']]],
  ['pwr_5fbase',['PWR_BASE',['../group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5fcsbf',['PWR_CR_CSBF',['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5fcsbf_5fmsk',['PWR_CR_CSBF_Msk',['../group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5fcsbf_5fpos',['PWR_CR_CSBF_Pos',['../group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5fcwuf',['PWR_CR_CWUF',['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5fcwuf_5fmsk',['PWR_CR_CWUF_Msk',['../group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5fcwuf_5fpos',['PWR_CR_CWUF_Pos',['../group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5fdbp',['PWR_CR_DBP',['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5fdbp_5fmsk',['PWR_CR_DBP_Msk',['../group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5fdbp_5fpos',['PWR_CR_DBP_Pos',['../group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5ffwu',['PWR_CR_FWU',['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5ffwu_5fmsk',['PWR_CR_FWU_Msk',['../group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5ffwu_5fpos',['PWR_CR_FWU_Pos',['../group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5flprun',['PWR_CR_LPRUN',['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5flprun_5fmsk',['PWR_CR_LPRUN_Msk',['../group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5flprun_5fpos',['PWR_CR_LPRUN_Pos',['../group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5flpsdsr',['PWR_CR_LPSDSR',['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5flpsdsr_5fmsk',['PWR_CR_LPSDSR_Msk',['../group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5flpsdsr_5fpos',['PWR_CR_LPSDSR_Pos',['../group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5foffset',['PWR_CR_OFFSET',['../group___p_w_r__register__alias__address.html#gafc4a9746ee5df183f01c6c9b2b193bf8',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fcr_5foffset_5fbb',['PWR_CR_OFFSET_BB',['../group___p_w_r__register__alias__address.html#ga387e4e883d6bea5c2223adc42ee72daa',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fcr_5fpdds',['PWR_CR_PDDS',['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5fpdds_5fmsk',['PWR_CR_PDDS_Msk',['../group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5fpdds_5fpos',['PWR_CR_PDDS_Pos',['../group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5fpls',['PWR_CR_PLS',['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5fpls_5f0',['PWR_CR_PLS_0',['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5fpls_5f1',['PWR_CR_PLS_1',['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5fpls_5f2',['PWR_CR_PLS_2',['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5fpls_5flev0',['PWR_CR_PLS_LEV0',['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5fpls_5flev1',['PWR_CR_PLS_LEV1',['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5fpls_5flev2',['PWR_CR_PLS_LEV2',['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5fpls_5flev3',['PWR_CR_PLS_LEV3',['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5fpls_5flev4',['PWR_CR_PLS_LEV4',['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5fpls_5flev5',['PWR_CR_PLS_LEV5',['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5fpls_5flev6',['PWR_CR_PLS_LEV6',['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5fpls_5flev7',['PWR_CR_PLS_LEV7',['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5fpls_5fmsk',['PWR_CR_PLS_Msk',['../group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5fpls_5fpos',['PWR_CR_PLS_Pos',['../group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5fpvde',['PWR_CR_PVDE',['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5fpvde_5fmsk',['PWR_CR_PVDE_Msk',['../group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5fpvde_5fpos',['PWR_CR_PVDE_Pos',['../group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3',1,'stm32l152xe.h']]],
  ['pwr_20cr_20register_20alias_20address',['PWR CR Register alias address',['../group___p_w_r___c_r__register__alias.html',1,'']]],
  ['pwr_5fcr_5fulp',['PWR_CR_ULP',['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5fulp_5fmsk',['PWR_CR_ULP_Msk',['../group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5fulp_5fpos',['PWR_CR_ULP_Pos',['../group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5fvos',['PWR_CR_VOS',['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5fvos_5f0',['PWR_CR_VOS_0',['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5fvos_5f1',['PWR_CR_VOS_1',['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5fvos_5fmsk',['PWR_CR_VOS_Msk',['../group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'stm32l152xe.h']]],
  ['pwr_5fcr_5fvos_5fpos',['PWR_CR_VOS_Pos',['../group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28',1,'stm32l152xe.h']]],
  ['pwr_5fcsr_5fewup1',['PWR_CSR_EWUP1',['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'stm32l152xe.h']]],
  ['pwr_5fcsr_5fewup1_5fmsk',['PWR_CSR_EWUP1_Msk',['../group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7',1,'stm32l152xe.h']]],
  ['pwr_5fcsr_5fewup1_5fpos',['PWR_CSR_EWUP1_Pos',['../group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c',1,'stm32l152xe.h']]],
  ['pwr_5fcsr_5fewup2',['PWR_CSR_EWUP2',['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'stm32l152xe.h']]],
  ['pwr_5fcsr_5fewup2_5fmsk',['PWR_CSR_EWUP2_Msk',['../group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364',1,'stm32l152xe.h']]],
  ['pwr_5fcsr_5fewup2_5fpos',['PWR_CSR_EWUP2_Pos',['../group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4',1,'stm32l152xe.h']]],
  ['pwr_5fcsr_5fewup3',['PWR_CSR_EWUP3',['../group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3',1,'stm32l152xe.h']]],
  ['pwr_5fcsr_5fewup3_5fmsk',['PWR_CSR_EWUP3_Msk',['../group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8',1,'stm32l152xe.h']]],
  ['pwr_5fcsr_5fewup3_5fpos',['PWR_CSR_EWUP3_Pos',['../group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d',1,'stm32l152xe.h']]],
  ['pwr_5fcsr_5foffset',['PWR_CSR_OFFSET',['../group___p_w_r__register__alias__address.html#ga5108a7917314663531d70bdf05ea2698',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fcsr_5foffset_5fbb',['PWR_CSR_OFFSET_BB',['../group___p_w_r__register__alias__address.html#gaa9477acfcacc4610533df164c94ad6fd',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fcsr_5fpvdo',['PWR_CSR_PVDO',['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'stm32l152xe.h']]],
  ['pwr_5fcsr_5fpvdo_5fmsk',['PWR_CSR_PVDO_Msk',['../group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'stm32l152xe.h']]],
  ['pwr_5fcsr_5fpvdo_5fpos',['PWR_CSR_PVDO_Pos',['../group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532',1,'stm32l152xe.h']]],
  ['pwr_20csr_20register_20alias_20address',['PWR CSR Register alias address',['../group___p_w_r___c_s_r__register__alias.html',1,'']]],
  ['pwr_5fcsr_5freglpf',['PWR_CSR_REGLPF',['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'stm32l152xe.h']]],
  ['pwr_5fcsr_5freglpf_5fmsk',['PWR_CSR_REGLPF_Msk',['../group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f',1,'stm32l152xe.h']]],
  ['pwr_5fcsr_5freglpf_5fpos',['PWR_CSR_REGLPF_Pos',['../group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f',1,'stm32l152xe.h']]],
  ['pwr_5fcsr_5fsbf',['PWR_CSR_SBF',['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'stm32l152xe.h']]],
  ['pwr_5fcsr_5fsbf_5fmsk',['PWR_CSR_SBF_Msk',['../group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'stm32l152xe.h']]],
  ['pwr_5fcsr_5fsbf_5fpos',['PWR_CSR_SBF_Pos',['../group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f',1,'stm32l152xe.h']]],
  ['pwr_5fcsr_5fvosf',['PWR_CSR_VOSF',['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'stm32l152xe.h']]],
  ['pwr_5fcsr_5fvosf_5fmsk',['PWR_CSR_VOSF_Msk',['../group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3',1,'stm32l152xe.h']]],
  ['pwr_5fcsr_5fvosf_5fpos',['PWR_CSR_VOSF_Pos',['../group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607',1,'stm32l152xe.h']]],
  ['pwr_5fcsr_5fvrefintrdyf',['PWR_CSR_VREFINTRDYF',['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'stm32l152xe.h']]],
  ['pwr_5fcsr_5fvrefintrdyf_5fmsk',['PWR_CSR_VREFINTRDYF_Msk',['../group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca',1,'stm32l152xe.h']]],
  ['pwr_5fcsr_5fvrefintrdyf_5fpos',['PWR_CSR_VREFINTRDYF_Pos',['../group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629',1,'stm32l152xe.h']]],
  ['pwr_5fcsr_5fwuf',['PWR_CSR_WUF',['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'stm32l152xe.h']]],
  ['pwr_5fcsr_5fwuf_5fmsk',['PWR_CSR_WUF_Msk',['../group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24',1,'stm32l152xe.h']]],
  ['pwr_5fcsr_5fwuf_5fpos',['PWR_CSR_WUF_Pos',['../group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305',1,'stm32l152xe.h']]],
  ['pwr_20exported_20constants',['PWR Exported Constants',['../group___p_w_r___exported___constants.html',1,'']]],
  ['pwr_20exported_20functions',['PWR Exported Functions',['../group___p_w_r___exported___functions.html',1,'']]],
  ['peripheral_20control_20functions',['Peripheral Control functions',['../group___p_w_r___exported___functions___group2.html',1,'']]],
  ['pwr_20exported_20macros',['PWR Exported Macros',['../group___p_w_r___exported___macros.html',1,'']]],
  ['pwr_20exported_20types',['PWR Exported Types',['../group___p_w_r___exported___types.html',1,'']]],
  ['pwr_5fexti_5fline_5fpvd',['PWR_EXTI_LINE_PVD',['../group___p_w_r___private___constants.html#ga43a49255649e03d2d2b6b12c5c379d2b',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_20flag',['PWR Flag',['../group___p_w_r___flag.html',1,'']]],
  ['pwr_5fflag_5fpvdo',['PWR_FLAG_PVDO',['../group___p_w_r___flag.html#gaefd05d58cc050eeef83a1b5c520b2c2a',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fflag_5freglp',['PWR_FLAG_REGLP',['../group___p_w_r___flag.html#ga76af01156a4a4fbac64b2c00e25caddb',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fflag_5fsb',['PWR_FLAG_SB',['../group___p_w_r___flag.html#ga9e55f0b5dec2346d5c8dee3ab3c0c2df',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fflag_5fvos',['PWR_FLAG_VOS',['../group___p_w_r___flag.html#ga023927a5157d09b160a2ac39064e4b97',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fflag_5fvrefintrdy',['PWR_FLAG_VREFINTRDY',['../group___p_w_r___flag.html#gaac035bea888dba9563d75727e655b564',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fflag_5fwu',['PWR_FLAG_WU',['../group___p_w_r___flag.html#ga2d06760a5769e729b06d41e37036d58e',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5flowpowerregulator_5fon',['PWR_LOWPOWERREGULATOR_ON',['../group___p_w_r___regulator__state__in___s_l_e_e_p___s_t_o_p__mode.html#gab9922a15f8414818d736d5e7fcace963',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fmainregulator_5fon',['PWR_MAINREGULATOR_ON',['../group___p_w_r___regulator__state__in___s_l_e_e_p___s_t_o_p__mode.html#ga1d5b4e1482184286e28c16162f530039',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fmode_5fevent_5ffalling',['PWR_MODE_EVENT_FALLING',['../group___h_a_l___p_w_r___aliased.html#gaa37ffde31fc0bdadb0ed77a9588034dd',1,'stm32_hal_legacy.h']]],
  ['pwr_5fmode_5fevent_5frising',['PWR_MODE_EVENT_RISING',['../group___h_a_l___p_w_r___aliased.html#gaca42d0e80c82d3f35ec7b07227fb8b7f',1,'stm32_hal_legacy.h']]],
  ['pwr_5fmode_5fevent_5frising_5ffalling',['PWR_MODE_EVENT_RISING_FALLING',['../group___h_a_l___p_w_r___aliased.html#ga87c794b332bd1b39496a35613344a4cc',1,'stm32_hal_legacy.h']]],
  ['pwr_5fmode_5fevt',['PWR_MODE_EVT',['../group___h_a_l___p_w_r___aliased.html#ga1092f618f6edca6f56e410e926455774',1,'stm32_hal_legacy.h']]],
  ['pwr_5fmode_5fit_5ffalling',['PWR_MODE_IT_FALLING',['../group___h_a_l___p_w_r___aliased.html#ga9057a67887ea202b2db8da7064008fab',1,'stm32_hal_legacy.h']]],
  ['pwr_5fmode_5fit_5frising',['PWR_MODE_IT_RISING',['../group___h_a_l___p_w_r___aliased.html#gac7ab4dbca1cfe28383f89d0356b25da7',1,'stm32_hal_legacy.h']]],
  ['pwr_5fmode_5fit_5frising_5ffalling',['PWR_MODE_IT_RISING_FALLING',['../group___h_a_l___p_w_r___aliased.html#ga97e8abb320b4be192e23c520e74d01a9',1,'stm32_hal_legacy.h']]],
  ['pwr_5fmode_5fnormal',['PWR_MODE_NORMAL',['../group___h_a_l___p_w_r___aliased.html#ga7c173d32b42f94bf35a331ff6b52fc00',1,'stm32_hal_legacy.h']]],
  ['pwr_5foffset',['PWR_OFFSET',['../group___p_w_r__register__alias__address.html#ga7f88bce73931300319824f22578f90de',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fprivate_5fconstants',['PWR_Private_Constants',['../group___p_w_r___private___constants.html',1,'']]],
  ['pwr_20private_20macros',['PWR Private Macros',['../group___p_w_r___private___macros.html',1,'']]],
  ['pwr_20pvd_20detection_20level',['PWR PVD detection level',['../group___p_w_r___p_v_d__detection__level.html',1,'']]],
  ['pwr_20pvd_20mode',['PWR PVD Mode',['../group___p_w_r___p_v_d___mode.html',1,'']]],
  ['pwr_5fpvd_5fmode_5fevent_5ffalling',['PWR_PVD_MODE_EVENT_FALLING',['../group___p_w_r___p_v_d___mode.html#gaaedbe45f1a1ea6c30af6ac51abae0cae',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fevent_5frising',['PWR_PVD_MODE_EVENT_RISING',['../group___p_w_r___p_v_d___mode.html#ga1a946b01887aa886de329a92c3ab0dd4',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fevent_5frising_5ffalling',['PWR_PVD_MODE_EVENT_RISING_FALLING',['../group___p_w_r___p_v_d___mode.html#ga7455387c8e9049f9f66b46423d4f4091',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fit_5ffalling',['PWR_PVD_MODE_IT_FALLING',['../group___p_w_r___p_v_d___mode.html#gab600a54f3a588de836cfe4b727ab8a53',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fit_5frising',['PWR_PVD_MODE_IT_RISING',['../group___p_w_r___p_v_d___mode.html#ga102d7b8354419990a2a780f61cd020a6',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fit_5frising_5ffalling',['PWR_PVD_MODE_IT_RISING_FALLING',['../group___p_w_r___p_v_d___mode.html#gac531fbf14457e6595505354fad521b67',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fnormal',['PWR_PVD_MODE_NORMAL',['../group___p_w_r___p_v_d___mode.html#ga3a4bf701a36a14a4edf4dc5a28153277',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fsupport',['PWR_PVD_SUPPORT',['../group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065',1,'stm32l152xe.h']]],
  ['pwr_5fpvdlevel_5f0',['PWR_PVDLEVEL_0',['../group___p_w_r___p_v_d__detection__level.html#gaddf4616a143ac3481f3043f2a4c21c18',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f1',['PWR_PVDLEVEL_1',['../group___p_w_r___p_v_d__detection__level.html#ga06e55b20a8777594f1a91ee71fac1f79',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f2',['PWR_PVDLEVEL_2',['../group___p_w_r___p_v_d__detection__level.html#gab26bb78650bbaef26ac9f9123c791cc7',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f3',['PWR_PVDLEVEL_3',['../group___p_w_r___p_v_d__detection__level.html#ga7b751743b3e29c237e6a0e1d7bdd0503',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f4',['PWR_PVDLEVEL_4',['../group___p_w_r___p_v_d__detection__level.html#ga03c0d3ae547deb1a51b8acafac101698',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f5',['PWR_PVDLEVEL_5',['../group___p_w_r___p_v_d__detection__level.html#ga46a1476440945c2b6426b4973172f24b',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f6',['PWR_PVDLEVEL_6',['../group___p_w_r___p_v_d__detection__level.html#ga5dda7d0ac3fd3d606666455ca3c8f537',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f7',['PWR_PVDLEVEL_7',['../group___p_w_r___p_v_d__detection__level.html#ga2c5cd8dd26b13bdf0164c1f7596b4bfd',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fpvdtypedef',['PWR_PVDTypeDef',['../struct_p_w_r___p_v_d_type_def.html',1,'']]],
  ['pwr_20register_20alias_20address',['PWR Register alias address',['../group___p_w_r__register__alias__address.html',1,'']]],
  ['pwr_20regulator_20state_20in_20sleep_2fstop_20mode',['PWR Regulator state in SLEEP/STOP mode',['../group___p_w_r___regulator__state__in___s_l_e_e_p___s_t_o_p__mode.html',1,'']]],
  ['pwr_20regulator_20voltage_20scale',['PWR Regulator Voltage Scale',['../group___p_w_r___regulator___voltage___scale.html',1,'']]],
  ['pwr_5fregulator_5fvoltage_5fscale1',['PWR_REGULATOR_VOLTAGE_SCALE1',['../group___p_w_r___regulator___voltage___scale.html#ga3b5ca5ab9c19938a14d273825bcf840e',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fregulator_5fvoltage_5fscale2',['PWR_REGULATOR_VOLTAGE_SCALE2',['../group___p_w_r___regulator___voltage___scale.html#gaa0d38e304a0adfdbb58a61c96bdb95e9',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fregulator_5fvoltage_5fscale3',['PWR_REGULATOR_VOLTAGE_SCALE3',['../group___p_w_r___regulator___voltage___scale.html#gabed272232ad95f663da2a758834d0ba9',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_20sleep_20mode_20entry',['PWR SLEEP mode entry',['../group___p_w_r___s_l_e_e_p__mode__entry.html',1,'']]],
  ['pwr_5fsleepentry_5fwfe',['PWR_SLEEPENTRY_WFE',['../group___p_w_r___s_l_e_e_p__mode__entry.html#ga2ef4bd42ad37dcfcd0813676087d559e',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fsleepentry_5fwfi',['PWR_SLEEPENTRY_WFI',['../group___p_w_r___s_l_e_e_p__mode__entry.html#ga4f0f99a3526c57efb3501b016639fa45',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_20stop_20mode_20entry',['PWR STOP mode entry',['../group___p_w_r___s_t_o_p__mode__entry.html',1,'']]],
  ['pwr_5fstopentry_5fwfe',['PWR_STOPENTRY_WFE',['../group___p_w_r___s_t_o_p__mode__entry.html#ga2e1ee5c9577cc322474a826fa97de798',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5fstopentry_5fwfi',['PWR_STOPENTRY_WFI',['../group___p_w_r___s_t_o_p__mode__entry.html#ga3bdb1a9c9b421b73ab148d45eb90fa9b',1,'stm32l1xx_hal_pwr.h']]],
  ['pwr_5ftypedef',['PWR_TypeDef',['../struct_p_w_r___type_def.html',1,'']]],
  ['pwr_5fwakeup_5fpin1',['PWR_WAKEUP_PIN1',['../group___p_w_r_ex___wake_up___pins.html#ga0da8e7cbe0826e93b777ae4419a1cd05',1,'stm32l1xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin2',['PWR_WAKEUP_PIN2',['../group___p_w_r_ex___wake_up___pins.html#ga0c718de5967a8d2cec63d0b5fe0b2ada',1,'stm32l1xx_hal_pwr_ex.h']]],
  ['pwrex',['PWREx',['../group___p_w_r_ex.html',1,'']]],
  ['pwrex_20exported_20constants',['PWREx Exported Constants',['../group___p_w_r_ex___exported___constants.html',1,'']]],
  ['pwrex_20exported_20functions',['PWREx Exported Functions',['../group___p_w_r_ex___exported___functions.html',1,'']]],
  ['pwrex_5fexported_5ffunctions_5fgroup1',['PWREx_Exported_Functions_Group1',['../group___p_w_r_ex___exported___functions___group1.html',1,'']]],
  ['pwrex_20wakeup_20pins',['PWREx Wakeup Pins',['../group___p_w_r_ex___wake_up___pins.html',1,'']]],
  ['pydata',['pYData',['../structarm__linear__interp__instance__f32.html#ab373001f6afad0850359c344a4d7eee4',1,'arm_linear_interp_instance_f32']]],
  ['peripheral_20clock_20enable_20disable',['Peripheral Clock Enable Disable',['../group___r_c_c___peripheral___clock___enable___disable.html',1,'']]],
  ['pll_20clock_20source',['PLL Clock Source',['../group___r_c_c___p_l_l___clock___source.html',1,'']]],
  ['pll_20config',['PLL Config',['../group___r_c_c___p_l_l___config.html',1,'']]],
  ['pll_20configuration',['PLL Configuration',['../group___r_c_c___p_l_l___configuration.html',1,'']]],
  ['pll_20division_20factor',['PLL Division Factor',['../group___r_c_c___p_l_l___division___factor.html',1,'']]],
  ['pll_20multiplication_20factor',['PLL Multiplication Factor',['../group___r_c_c___p_l_l___multiplication___factor.html',1,'']]],
  ['peripheral_20clock_20enable_20disable_20status',['Peripheral Clock Enable Disable Status',['../group___r_c_c_ex___peripheral___clock___enable___disable___status.html',1,'']]],
  ['peripheral_20clock_20sleep_20enable_20disable_20status',['Peripheral Clock Sleep Enable Disable Status',['../group___r_c_c_ex___peripheral___clock___sleep___enable___disable___status.html',1,'']]],
  ['pin_20define',['PIN define',['../group___r_i___pin.html',1,'']]],
  ['peripheral_20control_20functions',['Peripheral Control functions',['../group___u_a_r_t___exported___functions___group3.html',1,'']]],
  ['peripheral_20state_20and_20errors_20functions',['Peripheral State and Errors functions',['../group___u_a_r_t___exported___functions___group4.html',1,'']]]
];
