# Toolchain

## Modeling Tool
|No.      |  Publication       | Author    | Topic                           | Link      |  Description/Keyword              | Remark        |
|-------- |-------------------|------------|-------------------------|------------------| --------------------|----------------|
|    1    | TCAD 2018  | P. -Y. Chen, X. Peng and S. Yu   | NeuroSim: A Circuit-Level Macro Model for Benchmarking Neuro-Inspired Architectures in Online Learning | [Paper](https://ieeexplore.ieee.org/document/8246561) |                |          |
|    1    | IEDM 2019              | X. Peng, S. Huang, Y. Luo, X. Sun and S. Yu   |  DNN+NeuroSim: An End-to-End Benchmarking Framework for Compute-in-Memory Accelerators with Versatile Device Technologies                  |  [Paper](https://ieeexplore.ieee.org/document/8993491)        |             |          |
|    1    | TCSI 2024  | J. Lee, A. Lu, W. Li and S. Yu        |NeuroSim V1.4: Extending Technology Support for Digital Compute-in-Memory Toward 1nm Node                     |[Paper](https://ieeexplore.ieee.org/document/10443264)          |            |          |
|    2    | TCAD 2012           | X. Dong, C. Xu, Y. Xie and N. P. Jouppi           | NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory         | [Paper](https://ieeexplore.ieee.org/document/6218223)             |  NVM        |
|    3    | ISCA'23           | T Ma, Y Feng, X Zhang, Y Zhu           | CAMJ: Enabling System-Level Energy Modeling and Architectural Exploration for In-Sensor Visual Computing         | [Paper](https://arxiv.org/abs/2304.03320)            | Energy Modeling; CIS, Sensor           |          |
|    3    |            |                    |          |[Paper]()             |          |          |
|    3    |            |                    |          |[Paper]()             |          |          |
|    4    | TVLSI2019   | B. C. Lim and M. Horowitz | An Analog Model Template Library: Simplifying Chip-Level, Mixed-Signal Design Verification     |[Paper](https://ieeexplore.ieee.org/document/8495030/keywords#keywords)             | Template Model, Mixes-signal SoC, Verilog, Validation         |          |
|    5    |            |                    |          |[Paper]()             |          |          |
|    6    |            |                    |          |[Paper]()             |          |          |


## Architecture NAS
|No.      |  Publication       | Author    | Topic                           | Link      |  Description/Keyword              | Remark        |
|-------- |-------------------|------------|-------------------------|------------------| --------------------|----------------|
|    1    | DAC2023    |  J. Chen et al.     | AutoDCIM: An Automated Digital CIM Compiler    | [Paper](https://ieeexplore.ieee.org/document/10247976)             | EDA, Layout Optimization, Template-based Generation         |          |
|    2    |            |                    |          |[Paper]()             |          |          |
|    3    |            |                    |          |[Paper]()             |          |          |
|    4    |            |                    |          |[Paper]()             |          |          |


## Hardware-and-Software Co-design
|No.      |  Publication       | Author    | Topic                           | Link      |  Description/Keyword              | Remark        |
|-------- |-------------------|------------|-------------------------|------------------| --------------------|----------------|
|    1    |  DAC 2023          | Z. Du, W. Zhang, Z. Zhou, Z. Shao and L. Ju         | Accelerating DNN Inference with Heterogeneous Multi-DPU Engines          | [Paper](https://ieeexplore.ieee.org/document/10247793)          |  FPGA, CNN accelerator, DPU, pipeline     |          |
|    1    |  DATE 2024          |  C. Zhang, Z. Yuan, X. Li and G. Sun                  |Algorithm-Hardware Co-Design for Energy-Efficient A/D Conversion in ReRAM-Based Accelerators          |[Paper](https://ieeexplore.ieee.org/document/10546760)             | Quantization, Re-RAM, Power Reduction     |          |
|    2    |            |                    |          |[Paper]()             |          |          |
|    4    |            |                    |          |[Paper]             |          |          |
|    4    |            |                    |          |[Paper]()             |          |          |
|    2    |  ICICM 2023     |   K. Xu et al.       | An Automated Deployment with Reconfigurable Digital Controller for SRAM-based Computation-in-Memory          |[Paper](https://ieeexplore.ieee.org/document/10365985)     | Deployment Strategy, CIM,         |          |
|    2    |  ACM 2024       |   X. Gao et al.      | Static Scheduling of Weight Programming for DNN Acceleration with Resource Constrained PIM         |[Paper](https://ieeexplore.ieee.org/document/10365985)             |          |          |




