%% This BibTeX bibliography file was created using BibDesk.
%% http://bibdesk.sourceforge.net/


%% Created for Xianwei Zhang at 2015-12-01 14:30:43 -0500 


%% Saved with string encoding Unicode (UTF-8) 



@book{BOOK13:sharing,
	Author = {S. K. Kurinec and K. Iniewski},
	Date-Added = {2015-12-01 19:29:44 +0000},
	Date-Modified = {2015-12-01 19:30:39 +0000},
	Publisher = {CRC Press},
	Title = {Nanoscale semiconductor memories: Technology and applications},
	Year = {2013}}

@book{BOOK:fault,
	Author = {I. Koren and C. M. Krishna},
	Date-Added = {2015-11-29 22:08:09 +0000},
	Date-Modified = {2015-11-29 22:09:08 +0000},
	Publisher = {Morgan Kaufmann},
	Title = {Fault-tolerant systems},
	Year = {2010}}

@article{SSC96:spare,
	Author = {T. Kirihata and Y. Watanabe and H. Wong and J. DeBrosse and M. Yoshida and D. Katoh and S. Fujii and M. Wordeman and P. Poechmueller and S. Parke and Y. Asao},
	Date-Added = {2015-11-29 22:04:01 +0000},
	Date-Modified = {2015-11-29 22:07:46 +0000},
	Journal = {IEEE J. Solid-State Circuits},
	Number = {4},
	Pages = {558-566},
	Title = {Fault-tolerant designs for 256{Mb DRAM}},
	Volume = {31},
	Year = {1996}}

@inproceedings{DFT05:ecc,
	Author = {C. Su and Y. Yeh and C. Wu},
	Booktitle = {DFT},
	Date-Added = {2015-11-29 22:00:27 +0000},
	Date-Modified = {2015-11-29 22:02:22 +0000},
	Pages = {81-89},
	Title = {An integrated {ECC} and redundancy repair scheme for memory reliability enhancement},
	Year = {2005}}

@book{BOOK:jacob,
	Author = {B. Jacob and S. Ng and D. Wang},
	Date-Added = {2015-11-29 21:54:05 +0000},
	Date-Modified = {2015-11-29 21:55:47 +0000},
	Publisher = {Morgan Kaufmann},
	Title = {Memory systems: Cache, {DRAM}, disk},
	Year = {2007}}

@misc{hynix:ddr3,
	Author = {Hynix},
	Date-Added = {2015-11-23 18:52:30 +0000},
	Date-Modified = {2015-11-23 18:53:17 +0000},
	Howpublished = {Hynix Semiconductor},
	Title = {2Gb DDR3 SDRAM Data Sheet},
	Year = {2010}}

@inproceedings{MICRO08:minirank,
	Author = {H. Zheng and J. Lin and Z. Zhang and E. Gorbatov and H. David and Z. Zhu},
	Booktitle = {MICRO},
	Date-Added = {2015-11-23 18:27:03 +0000},
	Date-Modified = {2015-11-23 18:29:09 +0000},
	Pages = {210-221},
	Title = {{Mini-Rank}: Adaptive {DRAM} architecture for improving memory power efficiency},
	Year = {2008}}

@inproceedings{SC09:mcdimm,
	Author = {J. H. Ahn and N. P. Jouppi and C. Kozyrakis and J. Leverich and R. S. Schreiber},
	Booktitle = {SC},
	Date-Added = {2015-11-23 18:24:51 +0000},
	Date-Modified = {2015-11-23 18:26:35 +0000},
	Pages = {1-12},
	Title = {Future scaling of processor-memory interfaces},
	Year = {2009}}

@inproceedings{MICRO13:rowclone,
	Author = {V. Seshadri and Y. Kim and C. Fallin and D. Lee and R. Ausavarungnirun and G. Pekhimenko and Y. Luo and O. Mutlu and P. B. Gibbons and M. A. Kozuch and T. C. Mowry},
	Booktitle = {MICRO},
	Date-Added = {2015-11-23 18:20:05 +0000},
	Date-Modified = {2015-11-23 18:22:22 +0000},
	Pages = {185-197},
	Title = {{RowClone}: fast and energy-efficient in-{DRAM} bulk data copy and initialization},
	Year = {2013}}

@inproceedings{DAC15:radar,
	Author = {Y. Wang and Y. Han and C. Wang and H. Li and X. Li},
	Booktitle = {DAC},
	Date-Added = {2015-11-23 17:53:10 +0000},
	Date-Modified = {2015-11-23 17:55:38 +0000},
	Pages = {1-6},
	Title = {{RADAR}: A case for retention-aware {DRAM} assembly and repair in future {FGR DRAM} memory},
	Year = {2015}}

@inproceedings{ISCA13:charm,
	Author = {Y. H. Son and O. Seongil and Y. Ro and J. W. Lee and J. H. Ahn},
	Booktitle = {ISCA},
	Date-Added = {2015-11-23 16:33:07 +0000},
	Date-Modified = {2015-11-23 16:34:34 +0000},
	Pages = {380-391},
	Title = {Reducing memory access latency with asymmetric {DRAM} bank organizations},
	Year = {2013}}

@inproceedings{ICICDT:weight,
	Author = {T. Karnik and S. Borkar and V. De},
	Booktitle = {ICICDT},
	Date-Added = {2015-11-23 14:45:04 +0000},
	Date-Modified = {2015-11-23 14:46:16 +0000},
	Pages = {175-176},
	Title = {Statistical design for variation tolerance: Key to continued {Moore's} law},
	Year = {2004}}

@inproceedings{ISCA08:variation,
	Author = {R. Teodorescu and J. Torrellas},
	Booktitle = {ISCA},
	Date-Added = {2015-11-23 14:41:31 +0000},
	Date-Modified = {2015-11-23 14:42:45 +0000},
	Pages = {363-374},
	Title = {Variation-aware application scheduling and power management for chip multiprocessors},
	Year = {2008}}

@inproceedings{MICRO07:pv,
	Author = {X. Liang and R. Canal and G. Wei and D. Brooks},
	Booktitle = {MICRO},
	Date-Added = {2015-11-23 14:38:25 +0000},
	Date-Modified = {2015-11-23 14:40:01 +0000},
	Pages = {15-26},
	Title = {Process variation tolerant {3T1D}-based cache architectures},
	Year = {2007}}

@article{SSC02:pv,
	Author = {K. A. Bowman and S. G. Duvall and J. D. Meindl},
	Date-Added = {2015-11-23 14:35:52 +0000},
	Date-Modified = {2015-11-23 14:37:41 +0000},
	Journal = {IEEE J. Solid-State Circuits},
	Month = {Feb},
	Number = {2},
	Pages = {183-190},
	Title = {Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration},
	Volume = {37},
	Year = {2002}}

@article{TC13:pv,
	Author = {B. Zhao and Y. Du and J. Yang and Y. Zhang},
	Date-Added = {2015-11-23 14:30:31 +0000},
	Date-Modified = {2015-11-23 14:34:33 +0000},
	Journal = {IEEE Trans. Comput.},
	Month = {Sep},
	Number = {11},
	Pages = {2252-2265},
	Title = {Process variation-aware nonuniform cache management in a {3D} die-stacked multicore processor},
	Volume = {62},
	Year = {2013}}

@inproceedings{MICRO10:rambus,
	Author = {T. Vogelsang},
	Booktitle = {MICRO},
	Date-Added = {2015-11-23 14:27:55 +0000},
	Date-Modified = {2015-11-23 14:28:48 +0000},
	Pages = {363-374},
	Title = {Understanding the energy consumption of dynamic random access memories},
	Year = {2010}}

@article{SM08:varius,
	Author = {S. R. Sarangi and B. Greskamp and R. Teodorescu and J. Nakano and A. Tiwari and J. Torrellas},
	Date-Added = {2015-11-23 14:20:50 +0000},
	Date-Modified = {2015-11-23 14:24:55 +0000},
	Journal = {IEEE Trans. Semicond. Manuf},
	Month = {Feb},
	Number = {1},
	Pages = {3-13},
	Title = {{VARIUS}: A model of process variation and resulting timing errors for microarchitects},
	Volume = {21},
	Year = {2008}}

@inproceedings{ISQED08:offset,
	Author = {J. F. Ryan and B. H. Calhoun},
	Booktitle = {ISQED},
	Date-Added = {2015-11-20 02:34:00 +0000},
	Date-Modified = {2015-11-21 19:03:07 +0000},
	Pages = {127-132},
	Title = {Minimizing offset for latching voltage-mode sense amplifiers for sub-threshold operation},
	Year = {2008}}

@book{BOOK:cod,
	Author = {D. A. Patterson and J. L. Hennessy},
	Date-Added = {2015-11-20 02:10:02 +0000},
	Date-Modified = {2015-11-20 02:12:14 +0000},
	Publisher = {Morgan Kaufmann},
	Title = {Computer organization and design: The hardware / software interface},
	Year = {2008}}

@inproceedings{ISCA08:blp,
	Author = {O. Mutlu and T. Moscibroda},
	Booktitle = {ISCA},
	Date-Added = {2015-11-19 20:13:52 +0000},
	Date-Modified = {2015-11-21 19:03:25 +0000},
	Pages = {63-74},
	Title = {Parallelism-aware batch scheduling: Enhancing both performance and fairness of shared {DRAM} systems},
	Year = {2008}}

@inproceedings{MICRO09:blp,
	Author = {C. J. Lee and V. Narasiman and O. Mutlu and Y. Patt},
	Booktitle = {MICRO},
	Date-Added = {2015-11-19 20:11:32 +0000},
	Date-Modified = {2015-11-21 19:02:59 +0000},
	Pages = {327-336},
	Title = {Improving memory {Bank-Level Parallelism} in the presence of prefetching},
	Year = {2009}}

@inproceedings{ISCA11:agms,
	Author = {D. Y. Yoon and M. K. Jeong and M. Erez},
	Booktitle = {ISCA},
	Date-Added = {2015-11-19 20:08:36 +0000},
	Date-Modified = {2015-11-21 19:03:19 +0000},
	Pages = {295-306},
	Title = {Adaptive granularity memory systems: a tradeoff between storage efficiency and throughput},
	Year = {2011}}

@inproceedings{ISCA14:half_dram,
	Author = {T. Zhang and K. Chen and C. Xu and G. Sun and T. Wang and Y. Xie},
	Booktitle = {ISCA},
	Date-Added = {2015-11-19 20:06:40 +0000},
	Date-Modified = {2015-11-21 19:03:12 +0000},
	Pages = {349-360},
	Title = {{Half-DRAM}: a high-bandwidth and low-power {DRAM} architecture from the rethinking of fine-grained activation},
	Year = {2014}}
