ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

-------------------------------------
Relinquished control to SimVision...
ncsim> 
ncsim> source /eda/cadence/2016-17/RHELx86/INCISIVE_15.20.010/tools/inca/files/ncsimrc
ncsim> database -open waves -into waves.shm -default
Created default SHM database waves
ncsim> probe -create -shm picomips_tb.picomips_inst0.Clock picomips_tb.picomips_inst0.LED picomips_tb.picomips_inst0.SW picomips_tb.picomips_inst0.acc picomips_tb.picomips_inst0.acc_we picomips_tb.picomips_inst0.data picomips_tb.picomips_inst0.immediate picomips_tb.picomips_inst0.instruction picomips_tb.picomips_inst0.nReset picomips_tb.picomips_inst0.pc_hold picomips_tb.picomips_inst0.program_counter picomips_tb.picomips_inst0.reg_addr picomips_tb.picomips_inst0.reg_data picomips_tb.picomips_inst0.reg_write picomips_tb.picomips_inst0.sel_imm picomips_tb.picomips_inst0.sel_reg picomips_tb.picomips_inst0.sel_sw picomips_tb.picomips_inst0.use_a picomips_tb.picomips_inst0.use_mul
Created probe 1
ncsim> run
Simulation complete via $finish(1) at time 200002200 NS + 0
./picomips_tb.sv:52     $finish;
ncsim> ^C
ncsim> exit
