DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "unisim"
unitName "vcomponents"
)
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
]
libraryRefs [
"unisim"
"ieee"
]
)
version "24.1"
appVersion "2008.1 (Build 17)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 83,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 637,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
m 1
decl (Decl
n "RX_CLIENT_CLK_0"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
uid 466,0
)
*15 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXD"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
uid 468,0
)
*16 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXDVLD"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
uid 470,0
)
*17 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXGOODFRAME"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
uid 472,0
)
*18 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXBADFRAME"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
uid 474,0
)
*19 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXFRAMEDROP"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
uid 476,0
)
*20 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATS"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
uid 478,0
)
*21 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATSVLD"
t "std_logic"
preAdd 0
posAdd 0
o 8
suid 8,0
)
)
uid 480,0
)
*22 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATSBYTEVLD"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 9,0
)
)
uid 482,0
)
*23 (LogPort
port (LogicalPort
m 1
decl (Decl
n "TX_CLIENT_CLK_0"
t "std_logic"
prec "-- Client Transmitter Interface - EMAC0"
preAdd 0
posAdd 0
o 10
suid 10,0
)
)
uid 484,0
)
*24 (LogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC0TXD"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 11
suid 11,0
)
)
uid 486,0
)
*25 (LogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC0TXDVLD"
t "std_logic"
preAdd 0
posAdd 0
o 12
suid 12,0
)
)
uid 488,0
)
*26 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXACK"
t "std_logic"
preAdd 0
posAdd 0
o 13
suid 13,0
)
)
uid 490,0
)
*27 (LogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC0TXFIRSTBYTE"
t "std_logic"
preAdd 0
posAdd 0
o 14
suid 14,0
)
)
uid 492,0
)
*28 (LogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC0TXUNDERRUN"
t "std_logic"
preAdd 0
posAdd 0
o 15
suid 15,0
)
)
uid 494,0
)
*29 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXCOLLISION"
t "std_logic"
preAdd 0
posAdd 0
o 16
suid 16,0
)
)
uid 496,0
)
*30 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXRETRANSMIT"
t "std_logic"
preAdd 0
posAdd 0
o 17
suid 17,0
)
)
uid 498,0
)
*31 (LogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC0TXIFGDELAY"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 18
suid 18,0
)
)
uid 500,0
)
*32 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATS"
t "std_logic"
preAdd 0
posAdd 0
o 19
suid 19,0
)
)
uid 502,0
)
*33 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATSVLD"
t "std_logic"
preAdd 0
posAdd 0
o 20
suid 20,0
)
)
uid 504,0
)
*34 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATSBYTEVLD"
t "std_logic"
preAdd 0
posAdd 0
o 21
suid 21,0
)
)
uid 506,0
)
*35 (LogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC0PAUSEREQ"
t "std_logic"
prec "-- MAC Control Interface - EMAC0"
preAdd 0
posAdd 0
o 22
suid 22,0
)
)
uid 508,0
)
*36 (LogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC0PAUSEVAL"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 23
suid 23,0
)
)
uid 510,0
)
*37 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTSYNCACQSTATUS"
t "std_logic"
prec "--EMAC-MGT link status"
preAdd 0
posAdd 0
o 24
suid 24,0
)
)
uid 512,0
)
*38 (LogPort
port (LogicalPort
m 1
decl (Decl
n "TXP_0"
t "std_logic"
prec "-- Clock Signals - EMAC0
      -- 1000BASE-X PCS/PMA Interface - EMAC0"
preAdd 0
posAdd 0
o 25
suid 25,0
)
)
uid 514,0
)
*39 (LogPort
port (LogicalPort
m 1
decl (Decl
n "TXN_0"
t "std_logic"
preAdd 0
posAdd 0
o 26
suid 26,0
)
)
uid 516,0
)
*40 (LogPort
port (LogicalPort
decl (Decl
n "RXP_0"
t "std_logic"
preAdd 0
posAdd 0
o 27
suid 27,0
)
)
uid 518,0
)
*41 (LogPort
port (LogicalPort
decl (Decl
n "RXN_0"
t "std_logic"
preAdd 0
posAdd 0
o 28
suid 28,0
)
)
uid 520,0
)
*42 (LogPort
port (LogicalPort
decl (Decl
n "PHYAD_0"
t "std_logic_vector"
b "(4 downto 0)"
preAdd 0
posAdd 0
o 29
suid 29,0
)
)
uid 522,0
)
*43 (LogPort
port (LogicalPort
m 1
decl (Decl
n "RESETDONE_0"
t "std_logic"
preAdd 0
posAdd 0
o 30
suid 30,0
)
)
uid 524,0
)
*44 (LogPort
port (LogicalPort
m 1
decl (Decl
n "MDC_0"
t "std_logic"
prec "-- MDIO Interface - EMAC0"
preAdd 0
posAdd 0
o 31
suid 31,0
)
)
uid 526,0
)
*45 (LogPort
port (LogicalPort
decl (Decl
n "MDIO_0_I"
t "std_logic"
preAdd 0
posAdd 0
o 32
suid 32,0
)
)
uid 528,0
)
*46 (LogPort
port (LogicalPort
m 1
decl (Decl
n "MDIO_0_O"
t "std_logic"
preAdd 0
posAdd 0
o 33
suid 33,0
)
)
uid 530,0
)
*47 (LogPort
port (LogicalPort
m 1
decl (Decl
n "MDIO_0_T"
t "std_logic"
preAdd 0
posAdd 0
o 34
suid 34,0
)
)
uid 532,0
)
*48 (LogPort
port (LogicalPort
m 1
decl (Decl
n "RX_CLIENT_CLK_1"
t "std_logic"
prec "-- Client Receiver Interface - EMAC1"
preAdd 0
posAdd 0
o 35
suid 35,0
)
)
uid 534,0
)
*49 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXD"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 36
suid 36,0
)
)
uid 536,0
)
*50 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXDVLD"
t "std_logic"
preAdd 0
posAdd 0
o 37
suid 37,0
)
)
uid 538,0
)
*51 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXGOODFRAME"
t "std_logic"
preAdd 0
posAdd 0
o 38
suid 38,0
)
)
uid 540,0
)
*52 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXBADFRAME"
t "std_logic"
preAdd 0
posAdd 0
o 39
suid 39,0
)
)
uid 542,0
)
*53 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXFRAMEDROP"
t "std_logic"
preAdd 0
posAdd 0
o 40
suid 40,0
)
)
uid 544,0
)
*54 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXSTATS"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 41
suid 41,0
)
)
uid 546,0
)
*55 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXSTATSVLD"
t "std_logic"
preAdd 0
posAdd 0
o 42
suid 42,0
)
)
uid 548,0
)
*56 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXSTATSBYTEVLD"
t "std_logic"
preAdd 0
posAdd 0
o 43
suid 43,0
)
)
uid 550,0
)
*57 (LogPort
port (LogicalPort
m 1
decl (Decl
n "TX_CLIENT_CLK_1"
t "std_logic"
prec "-- Client Transmitter Interface - EMAC1"
preAdd 0
posAdd 0
o 44
suid 44,0
)
)
uid 552,0
)
*58 (LogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC1TXD"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 45
suid 45,0
)
)
uid 554,0
)
*59 (LogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC1TXDVLD"
t "std_logic"
preAdd 0
posAdd 0
o 46
suid 46,0
)
)
uid 556,0
)
*60 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXACK"
t "std_logic"
preAdd 0
posAdd 0
o 47
suid 47,0
)
)
uid 558,0
)
*61 (LogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC1TXFIRSTBYTE"
t "std_logic"
preAdd 0
posAdd 0
o 48
suid 48,0
)
)
uid 560,0
)
*62 (LogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC1TXUNDERRUN"
t "std_logic"
preAdd 0
posAdd 0
o 49
suid 49,0
)
)
uid 562,0
)
*63 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXCOLLISION"
t "std_logic"
preAdd 0
posAdd 0
o 50
suid 50,0
)
)
uid 564,0
)
*64 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXRETRANSMIT"
t "std_logic"
preAdd 0
posAdd 0
o 51
suid 51,0
)
)
uid 566,0
)
*65 (LogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC1TXIFGDELAY"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 52
suid 52,0
)
)
uid 568,0
)
*66 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXSTATS"
t "std_logic"
preAdd 0
posAdd 0
o 53
suid 53,0
)
)
uid 570,0
)
*67 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXSTATSVLD"
t "std_logic"
preAdd 0
posAdd 0
o 54
suid 54,0
)
)
uid 572,0
)
*68 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXSTATSBYTEVLD"
t "std_logic"
preAdd 0
posAdd 0
o 55
suid 55,0
)
)
uid 574,0
)
*69 (LogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC1PAUSEREQ"
t "std_logic"
prec "-- MAC Control Interface - EMAC1"
preAdd 0
posAdd 0
o 56
suid 56,0
)
)
uid 576,0
)
*70 (LogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC1PAUSEVAL"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 57
suid 57,0
)
)
uid 578,0
)
*71 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTSYNCACQSTATUS"
t "std_logic"
prec "--EMAC-MGT link status"
preAdd 0
posAdd 0
o 58
suid 58,0
)
)
uid 580,0
)
*72 (LogPort
port (LogicalPort
m 1
decl (Decl
n "TXP_1"
t "std_logic"
prec "-- Clock Signals - EMAC1
      -- 1000BASE-X PCS/PMA Interface - EMAC1"
preAdd 0
posAdd 0
o 59
suid 59,0
)
)
uid 582,0
)
*73 (LogPort
port (LogicalPort
m 1
decl (Decl
n "TXN_1"
t "std_logic"
preAdd 0
posAdd 0
o 60
suid 60,0
)
)
uid 584,0
)
*74 (LogPort
port (LogicalPort
decl (Decl
n "RXP_1"
t "std_logic"
preAdd 0
posAdd 0
o 61
suid 61,0
)
)
uid 586,0
)
*75 (LogPort
port (LogicalPort
decl (Decl
n "RXN_1"
t "std_logic"
preAdd 0
posAdd 0
o 62
suid 62,0
)
)
uid 588,0
)
*76 (LogPort
port (LogicalPort
decl (Decl
n "PHYAD_1"
t "std_logic_vector"
b "(4 downto 0)"
preAdd 0
posAdd 0
o 63
suid 63,0
)
)
uid 590,0
)
*77 (LogPort
port (LogicalPort
m 1
decl (Decl
n "RESETDONE_1"
t "std_logic"
preAdd 0
posAdd 0
o 64
suid 64,0
)
)
uid 592,0
)
*78 (LogPort
port (LogicalPort
m 1
decl (Decl
n "MDC_1"
t "std_logic"
prec "-- MDIO Interface - EMAC1"
preAdd 0
posAdd 0
o 65
suid 65,0
)
)
uid 594,0
)
*79 (LogPort
port (LogicalPort
decl (Decl
n "MDIO_1_I"
t "std_logic"
preAdd 0
posAdd 0
o 66
suid 66,0
)
)
uid 596,0
)
*80 (LogPort
port (LogicalPort
m 1
decl (Decl
n "MDIO_1_O"
t "std_logic"
preAdd 0
posAdd 0
o 67
suid 67,0
)
)
uid 598,0
)
*81 (LogPort
port (LogicalPort
m 1
decl (Decl
n "MDIO_1_T"
t "std_logic"
preAdd 0
posAdd 0
o 68
suid 68,0
)
)
uid 600,0
)
*82 (LogPort
port (LogicalPort
decl (Decl
n "HOSTOPCODE"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Generic Host Interface"
preAdd 0
posAdd 0
o 69
suid 69,0
)
)
uid 602,0
)
*83 (LogPort
port (LogicalPort
decl (Decl
n "HOSTREQ"
t "std_logic"
preAdd 0
posAdd 0
o 70
suid 70,0
)
)
uid 604,0
)
*84 (LogPort
port (LogicalPort
decl (Decl
n "HOSTMIIMSEL"
t "std_logic"
preAdd 0
posAdd 0
o 71
suid 71,0
)
)
uid 606,0
)
*85 (LogPort
port (LogicalPort
decl (Decl
n "HOSTADDR"
t "std_logic_vector"
b "(9 downto 0)"
preAdd 0
posAdd 0
o 72
suid 72,0
)
)
uid 608,0
)
*86 (LogPort
port (LogicalPort
decl (Decl
n "HOSTWRDATA"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 73
suid 73,0
)
)
uid 610,0
)
*87 (LogPort
port (LogicalPort
m 1
decl (Decl
n "HOSTMIIMRDY"
t "std_logic"
preAdd 0
posAdd 0
o 74
suid 74,0
)
)
uid 612,0
)
*88 (LogPort
port (LogicalPort
m 1
decl (Decl
n "HOSTRDDATA"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 75
suid 75,0
)
)
uid 614,0
)
*89 (LogPort
port (LogicalPort
decl (Decl
n "HOSTEMAC1SEL"
t "std_logic"
preAdd 0
posAdd 0
o 76
suid 76,0
)
)
uid 616,0
)
*90 (LogPort
port (LogicalPort
decl (Decl
n "HOSTCLK"
t "std_logic"
preAdd 0
posAdd 0
o 77
suid 77,0
)
)
uid 618,0
)
*91 (LogPort
port (LogicalPort
decl (Decl
n "MGTCLK_P"
t "std_logic"
prec "-- 1000BASE-X PCS/PMA RocketIO Reference Clock buffer inputs"
preAdd 0
posAdd 0
o 78
suid 78,0
)
)
uid 620,0
)
*92 (LogPort
port (LogicalPort
decl (Decl
n "MGTCLK_N"
t "std_logic"
preAdd 0
posAdd 0
o 79
suid 79,0
)
)
uid 622,0
)
*93 (LogPort
port (LogicalPort
decl (Decl
n "DCLK"
t "std_logic"
preAdd 0
posAdd 0
o 80
suid 80,0
)
)
uid 624,0
)
*94 (LogPort
port (LogicalPort
decl (Decl
n "REFCLK1_i"
t "std_logic"
prec "-- *** mod start"
preAdd 0
posAdd 0
o 81
suid 81,0
)
)
uid 626,0
)
*95 (LogPort
port (LogicalPort
decl (Decl
n "REFCLK2_i"
t "std_logic"
preAdd 0
posAdd 0
o 82
suid 82,0
)
)
uid 628,0
)
*96 (LogPort
port (LogicalPort
decl (Decl
n "RESET"
t "std_logic"
prec "-- *** mod end  
        
      -- Asynchronous Reset"
preAdd 0
posAdd 0
o 83
suid 83,0
)
)
uid 630,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 650,0
optionalChildren [
*97 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *98 (MRCItem
litem &1
pos 83
dimension 20
)
uid 652,0
optionalChildren [
*99 (MRCItem
litem &2
pos 0
dimension 20
uid 653,0
)
*100 (MRCItem
litem &3
pos 1
dimension 23
uid 654,0
)
*101 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 655,0
)
*102 (MRCItem
litem &14
pos 0
dimension 20
uid 467,0
)
*103 (MRCItem
litem &15
pos 1
dimension 20
uid 469,0
)
*104 (MRCItem
litem &16
pos 2
dimension 20
uid 471,0
)
*105 (MRCItem
litem &17
pos 3
dimension 20
uid 473,0
)
*106 (MRCItem
litem &18
pos 4
dimension 20
uid 475,0
)
*107 (MRCItem
litem &19
pos 5
dimension 20
uid 477,0
)
*108 (MRCItem
litem &20
pos 6
dimension 20
uid 479,0
)
*109 (MRCItem
litem &21
pos 7
dimension 20
uid 481,0
)
*110 (MRCItem
litem &22
pos 8
dimension 20
uid 483,0
)
*111 (MRCItem
litem &23
pos 9
dimension 20
uid 485,0
)
*112 (MRCItem
litem &24
pos 10
dimension 20
uid 487,0
)
*113 (MRCItem
litem &25
pos 11
dimension 20
uid 489,0
)
*114 (MRCItem
litem &26
pos 12
dimension 20
uid 491,0
)
*115 (MRCItem
litem &27
pos 13
dimension 20
uid 493,0
)
*116 (MRCItem
litem &28
pos 14
dimension 20
uid 495,0
)
*117 (MRCItem
litem &29
pos 15
dimension 20
uid 497,0
)
*118 (MRCItem
litem &30
pos 16
dimension 20
uid 499,0
)
*119 (MRCItem
litem &31
pos 17
dimension 20
uid 501,0
)
*120 (MRCItem
litem &32
pos 18
dimension 20
uid 503,0
)
*121 (MRCItem
litem &33
pos 19
dimension 20
uid 505,0
)
*122 (MRCItem
litem &34
pos 20
dimension 20
uid 507,0
)
*123 (MRCItem
litem &35
pos 21
dimension 20
uid 509,0
)
*124 (MRCItem
litem &36
pos 22
dimension 20
uid 511,0
)
*125 (MRCItem
litem &37
pos 23
dimension 20
uid 513,0
)
*126 (MRCItem
litem &38
pos 24
dimension 20
uid 515,0
)
*127 (MRCItem
litem &39
pos 25
dimension 20
uid 517,0
)
*128 (MRCItem
litem &40
pos 26
dimension 20
uid 519,0
)
*129 (MRCItem
litem &41
pos 27
dimension 20
uid 521,0
)
*130 (MRCItem
litem &42
pos 28
dimension 20
uid 523,0
)
*131 (MRCItem
litem &43
pos 29
dimension 20
uid 525,0
)
*132 (MRCItem
litem &44
pos 30
dimension 20
uid 527,0
)
*133 (MRCItem
litem &45
pos 31
dimension 20
uid 529,0
)
*134 (MRCItem
litem &46
pos 32
dimension 20
uid 531,0
)
*135 (MRCItem
litem &47
pos 33
dimension 20
uid 533,0
)
*136 (MRCItem
litem &48
pos 34
dimension 20
uid 535,0
)
*137 (MRCItem
litem &49
pos 35
dimension 20
uid 537,0
)
*138 (MRCItem
litem &50
pos 36
dimension 20
uid 539,0
)
*139 (MRCItem
litem &51
pos 37
dimension 20
uid 541,0
)
*140 (MRCItem
litem &52
pos 38
dimension 20
uid 543,0
)
*141 (MRCItem
litem &53
pos 39
dimension 20
uid 545,0
)
*142 (MRCItem
litem &54
pos 40
dimension 20
uid 547,0
)
*143 (MRCItem
litem &55
pos 41
dimension 20
uid 549,0
)
*144 (MRCItem
litem &56
pos 42
dimension 20
uid 551,0
)
*145 (MRCItem
litem &57
pos 43
dimension 20
uid 553,0
)
*146 (MRCItem
litem &58
pos 44
dimension 20
uid 555,0
)
*147 (MRCItem
litem &59
pos 45
dimension 20
uid 557,0
)
*148 (MRCItem
litem &60
pos 46
dimension 20
uid 559,0
)
*149 (MRCItem
litem &61
pos 47
dimension 20
uid 561,0
)
*150 (MRCItem
litem &62
pos 48
dimension 20
uid 563,0
)
*151 (MRCItem
litem &63
pos 49
dimension 20
uid 565,0
)
*152 (MRCItem
litem &64
pos 50
dimension 20
uid 567,0
)
*153 (MRCItem
litem &65
pos 51
dimension 20
uid 569,0
)
*154 (MRCItem
litem &66
pos 52
dimension 20
uid 571,0
)
*155 (MRCItem
litem &67
pos 53
dimension 20
uid 573,0
)
*156 (MRCItem
litem &68
pos 54
dimension 20
uid 575,0
)
*157 (MRCItem
litem &69
pos 55
dimension 20
uid 577,0
)
*158 (MRCItem
litem &70
pos 56
dimension 20
uid 579,0
)
*159 (MRCItem
litem &71
pos 57
dimension 20
uid 581,0
)
*160 (MRCItem
litem &72
pos 58
dimension 20
uid 583,0
)
*161 (MRCItem
litem &73
pos 59
dimension 20
uid 585,0
)
*162 (MRCItem
litem &74
pos 60
dimension 20
uid 587,0
)
*163 (MRCItem
litem &75
pos 61
dimension 20
uid 589,0
)
*164 (MRCItem
litem &76
pos 62
dimension 20
uid 591,0
)
*165 (MRCItem
litem &77
pos 63
dimension 20
uid 593,0
)
*166 (MRCItem
litem &78
pos 64
dimension 20
uid 595,0
)
*167 (MRCItem
litem &79
pos 65
dimension 20
uid 597,0
)
*168 (MRCItem
litem &80
pos 66
dimension 20
uid 599,0
)
*169 (MRCItem
litem &81
pos 67
dimension 20
uid 601,0
)
*170 (MRCItem
litem &82
pos 68
dimension 20
uid 603,0
)
*171 (MRCItem
litem &83
pos 69
dimension 20
uid 605,0
)
*172 (MRCItem
litem &84
pos 70
dimension 20
uid 607,0
)
*173 (MRCItem
litem &85
pos 71
dimension 20
uid 609,0
)
*174 (MRCItem
litem &86
pos 72
dimension 20
uid 611,0
)
*175 (MRCItem
litem &87
pos 73
dimension 20
uid 613,0
)
*176 (MRCItem
litem &88
pos 74
dimension 20
uid 615,0
)
*177 (MRCItem
litem &89
pos 75
dimension 20
uid 617,0
)
*178 (MRCItem
litem &90
pos 76
dimension 20
uid 619,0
)
*179 (MRCItem
litem &91
pos 77
dimension 20
uid 621,0
)
*180 (MRCItem
litem &92
pos 78
dimension 20
uid 623,0
)
*181 (MRCItem
litem &93
pos 79
dimension 20
uid 625,0
)
*182 (MRCItem
litem &94
pos 80
dimension 20
uid 627,0
)
*183 (MRCItem
litem &95
pos 81
dimension 20
uid 629,0
)
*184 (MRCItem
litem &96
pos 82
dimension 20
uid 631,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 656,0
optionalChildren [
*185 (MRCItem
litem &5
pos 0
dimension 20
uid 657,0
)
*186 (MRCItem
litem &7
pos 1
dimension 50
uid 658,0
)
*187 (MRCItem
litem &8
pos 2
dimension 100
uid 659,0
)
*188 (MRCItem
litem &9
pos 3
dimension 50
uid 660,0
)
*189 (MRCItem
litem &10
pos 4
dimension 100
uid 661,0
)
*190 (MRCItem
litem &11
pos 5
dimension 100
uid 662,0
)
*191 (MRCItem
litem &12
pos 6
dimension 50
uid 663,0
)
*192 (MRCItem
litem &13
pos 7
dimension 80
uid 664,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 651,0
vaOverrides [
]
)
]
)
uid 636,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *193 (LEmptyRow
)
uid 666,0
optionalChildren [
*194 (RefLabelRowHdr
)
*195 (TitleRowHdr
)
*196 (FilterRowHdr
)
*197 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*198 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*199 (GroupColHdr
tm "GroupColHdrMgr"
)
*200 (NameColHdr
tm "GenericNameColHdrMgr"
)
*201 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*202 (InitColHdr
tm "GenericValueColHdrMgr"
)
*203 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*204 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 678,0
optionalChildren [
*205 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *206 (MRCItem
litem &193
pos 0
dimension 20
)
uid 680,0
optionalChildren [
*207 (MRCItem
litem &194
pos 0
dimension 20
uid 681,0
)
*208 (MRCItem
litem &195
pos 1
dimension 23
uid 682,0
)
*209 (MRCItem
litem &196
pos 2
hidden 1
dimension 20
uid 683,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 684,0
optionalChildren [
*210 (MRCItem
litem &197
pos 0
dimension 20
uid 685,0
)
*211 (MRCItem
litem &199
pos 1
dimension 50
uid 686,0
)
*212 (MRCItem
litem &200
pos 2
dimension 100
uid 687,0
)
*213 (MRCItem
litem &201
pos 3
dimension 100
uid 688,0
)
*214 (MRCItem
litem &202
pos 4
dimension 50
uid 689,0
)
*215 (MRCItem
litem &203
pos 5
dimension 50
uid 690,0
)
*216 (MRCItem
litem &204
pos 6
dimension 80
uid 691,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 679,0
vaOverrides [
]
)
]
)
uid 665,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/odr/Stage1/EthernetInterface2/hdldesigner/hdl"
)
(vvPair
variable "HDSDir"
value "/home/warren/odr/Stage1/EthernetInterface2/hdldesigner/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/odr/Stage1/EthernetInterface2/hdldesigner/hds/eth2x_block/symbol.sb.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/odr/Stage1/EthernetInterface2/hdldesigner/hds/eth2x_block/symbol.sb.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/odr/Stage1/EthernetInterface2/hdldesigner/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "symbol"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/odr/Stage1/EthernetInterface2/hdldesigner/hds/eth2x_block"
)
(vvPair
variable "d_logical"
value "/home/warren/odr/Stage1/EthernetInterface2/hdldesigner/hds/eth2x_block"
)
(vvPair
variable "date"
value "02/06/09"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "06"
)
(vvPair
variable "entity_name"
value "eth2x_block"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "symbol.sb"
)
(vvPair
variable "f_logical"
value "symbol.sb"
)
(vvPair
variable "f_noext"
value "symbol"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "EthernetInterface2"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "/home/warren/odr/Stage1/EthernetInterface2/hdldesigner/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "/home/warren/odr/Stage1/EthernetInterface2/hdldesigner/sim"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "/home/warren/odr/Stage1/EthernetInterface2/hdldesigner/ps"
)
(vvPair
variable "mm"
value "02"
)
(vvPair
variable "module_name"
value "eth2x_block"
)
(vvPair
variable "month"
value "Feb"
)
(vvPair
variable "month_long"
value "February"
)
(vvPair
variable "p"
value "/home/warren/odr/Stage1/EthernetInterface2/hdldesigner/hds/eth2x_block/symbol.sb"
)
(vvPair
variable "p_logical"
value "/home/warren/odr/Stage1/EthernetInterface2/hdldesigner/hds/eth2x_block/symbol.sb"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "odr"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "sb"
)
(vvPair
variable "this_file"
value "symbol"
)
(vvPair
variable "this_file_logical"
value "symbol"
)
(vvPair
variable "time"
value "10:35:05"
)
(vvPair
variable "unit"
value "eth2x_block"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2008.1 (Build 17)"
)
(vvPair
variable "view"
value "symbol"
)
(vvPair
variable "year"
value "2009"
)
(vvPair
variable "yy"
value "09"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 635,0
optionalChildren [
*217 (SymbolBody
uid 8,0
optionalChildren [
*218 (CptPort
uid 48,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,27625,62750,28375"
)
tg (CPTG
uid 50,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 51,0
va (VaSet
)
xt "52700,27500,61000,28500"
st "RX_CLIENT_CLK_0"
ju 2
blo "61000,28300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 52,0
va (VaSet
)
xt "2000,9900,19000,11900"
st "-- Client Receiver Interface - EMAC0
RX_CLIENT_CLK_0           : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_CLIENT_CLK_0"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*219 (CptPort
uid 53,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,45625,62750,46375"
)
tg (CPTG
uid 55,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 56,0
va (VaSet
)
xt "50400,45500,61000,46500"
st "EMAC0CLIENTRXD : (7:0)"
ju 2
blo "61000,46300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 57,0
va (VaSet
)
xt "2000,11900,26900,12900"
st "EMAC0CLIENTRXD            : out    std_logic_vector (7 downto 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXD"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*220 (CptPort
uid 58,0
ps "OnEdgeStrategy"
shape (Triangle
uid 59,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,46625,62750,47375"
)
tg (CPTG
uid 60,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 61,0
va (VaSet
)
xt "51100,46500,61000,47500"
st "EMAC0CLIENTRXDVLD"
ju 2
blo "61000,47300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 62,0
va (VaSet
)
xt "2000,12900,20200,13900"
st "EMAC0CLIENTRXDVLD         : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXDVLD"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*221 (CptPort
uid 63,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,47625,62750,48375"
)
tg (CPTG
uid 65,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 66,0
va (VaSet
)
xt "48000,47500,61000,48500"
st "EMAC0CLIENTRXGOODFRAME"
ju 2
blo "61000,48300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 67,0
va (VaSet
)
xt "2000,13900,22300,14900"
st "EMAC0CLIENTRXGOODFRAME    : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXGOODFRAME"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
)
*222 (CptPort
uid 68,0
ps "OnEdgeStrategy"
shape (Triangle
uid 69,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,48625,62750,49375"
)
tg (CPTG
uid 70,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71,0
va (VaSet
)
xt "48600,48500,61000,49500"
st "EMAC0CLIENTRXBADFRAME"
ju 2
blo "61000,49300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 72,0
va (VaSet
)
xt "2000,14900,21900,15900"
st "EMAC0CLIENTRXBADFRAME     : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXBADFRAME"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
)
*223 (CptPort
uid 73,0
ps "OnEdgeStrategy"
shape (Triangle
uid 74,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,49625,62750,50375"
)
tg (CPTG
uid 75,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76,0
va (VaSet
)
xt "48000,49500,61000,50500"
st "EMAC0CLIENTRXFRAMEDROP"
ju 2
blo "61000,50300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 77,0
va (VaSet
)
xt "2000,15900,22300,16900"
st "EMAC0CLIENTRXFRAMEDROP    : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXFRAMEDROP"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
)
*224 (CptPort
uid 78,0
ps "OnEdgeStrategy"
shape (Triangle
uid 79,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,50625,62750,51375"
)
tg (CPTG
uid 80,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 81,0
va (VaSet
)
xt "48400,50500,61000,51500"
st "EMAC0CLIENTRXSTATS : (6:0)"
ju 2
blo "61000,51300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 82,0
va (VaSet
)
xt "2000,16900,28100,17900"
st "EMAC0CLIENTRXSTATS        : out    std_logic_vector (6 downto 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATS"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
)
*225 (CptPort
uid 83,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,51625,62750,52375"
)
tg (CPTG
uid 85,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 86,0
va (VaSet
)
xt "49100,51500,61000,52500"
st "EMAC0CLIENTRXSTATSVLD"
ju 2
blo "61000,52300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 87,0
va (VaSet
)
xt "2000,17900,21400,18900"
st "EMAC0CLIENTRXSTATSVLD     : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATSVLD"
t "std_logic"
preAdd 0
posAdd 0
o 8
suid 8,0
)
)
)
*226 (CptPort
uid 88,0
ps "OnEdgeStrategy"
shape (Triangle
uid 89,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,52625,62750,53375"
)
tg (CPTG
uid 90,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 91,0
va (VaSet
)
xt "46900,52500,61000,53500"
st "EMAC0CLIENTRXSTATSBYTEVLD"
ju 2
blo "61000,53300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 92,0
va (VaSet
)
xt "2000,18900,22800,19900"
st "EMAC0CLIENTRXSTATSBYTEVLD : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATSBYTEVLD"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 9,0
)
)
)
*227 (CptPort
uid 93,0
ps "OnEdgeStrategy"
shape (Triangle
uid 94,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,53625,62750,54375"
)
tg (CPTG
uid 95,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 96,0
va (VaSet
)
xt "52900,53500,61000,54500"
st "TX_CLIENT_CLK_0"
ju 2
blo "61000,54300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 97,0
va (VaSet
)
xt "2000,19900,18800,21900"
st "-- Client Transmitter Interface - EMAC0
TX_CLIENT_CLK_0           : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "TX_CLIENT_CLK_0"
t "std_logic"
prec "-- Client Transmitter Interface - EMAC0"
preAdd 0
posAdd 0
o 10
suid 10,0
)
)
)
*228 (CptPort
uid 98,0
ps "OnEdgeStrategy"
shape (Triangle
uid 99,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,45625,31000,46375"
)
tg (CPTG
uid 100,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 101,0
va (VaSet
)
xt "32000,45500,42400,46500"
st "CLIENTEMAC0TXD : (7:0)"
blo "32000,46300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 102,0
va (VaSet
)
xt "2000,21900,26400,22900"
st "CLIENTEMAC0TXD            : in     std_logic_vector (7 downto 0) ;"
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0TXD"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 11
suid 11,0
)
)
)
*229 (CptPort
uid 103,0
ps "OnEdgeStrategy"
shape (Triangle
uid 104,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,46625,31000,47375"
)
tg (CPTG
uid 105,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 106,0
va (VaSet
)
xt "32000,46500,41700,47500"
st "CLIENTEMAC0TXDVLD"
blo "32000,47300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 107,0
va (VaSet
)
xt "2000,22900,19700,23900"
st "CLIENTEMAC0TXDVLD         : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0TXDVLD"
t "std_logic"
preAdd 0
posAdd 0
o 12
suid 12,0
)
)
)
*230 (CptPort
uid 108,0
ps "OnEdgeStrategy"
shape (Triangle
uid 109,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,54625,62750,55375"
)
tg (CPTG
uid 110,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 111,0
va (VaSet
)
xt "51800,54500,61000,55500"
st "EMAC0CLIENTTXACK"
ju 2
blo "61000,55300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 112,0
va (VaSet
)
xt "2000,23900,19700,24900"
st "EMAC0CLIENTTXACK          : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXACK"
t "std_logic"
preAdd 0
posAdd 0
o 13
suid 13,0
)
)
)
*231 (CptPort
uid 113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 114,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,53625,31000,54375"
)
tg (CPTG
uid 115,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 116,0
va (VaSet
)
xt "32000,53500,43900,54500"
st "CLIENTEMAC0TXFIRSTBYTE"
blo "32000,54300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 117,0
va (VaSet
)
xt "2000,24900,20900,25900"
st "CLIENTEMAC0TXFIRSTBYTE    : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0TXFIRSTBYTE"
t "std_logic"
preAdd 0
posAdd 0
o 14
suid 14,0
)
)
)
*232 (CptPort
uid 118,0
ps "OnEdgeStrategy"
shape (Triangle
uid 119,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,48625,31000,49375"
)
tg (CPTG
uid 120,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 121,0
va (VaSet
)
xt "32000,48500,44200,49500"
st "CLIENTEMAC0TXUNDERRUN"
blo "32000,49300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 122,0
va (VaSet
)
xt "2000,25900,21400,26900"
st "CLIENTEMAC0TXUNDERRUN     : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0TXUNDERRUN"
t "std_logic"
preAdd 0
posAdd 0
o 15
suid 15,0
)
)
)
*233 (CptPort
uid 123,0
ps "OnEdgeStrategy"
shape (Triangle
uid 124,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,55625,62750,56375"
)
tg (CPTG
uid 125,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 126,0
va (VaSet
)
xt "49200,55500,61000,56500"
st "EMAC0CLIENTTXCOLLISION"
ju 2
blo "61000,56300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 127,0
va (VaSet
)
xt "2000,26900,21100,27900"
st "EMAC0CLIENTTXCOLLISION    : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXCOLLISION"
t "std_logic"
preAdd 0
posAdd 0
o 16
suid 16,0
)
)
)
*234 (CptPort
uid 128,0
ps "OnEdgeStrategy"
shape (Triangle
uid 129,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,56625,62750,57375"
)
tg (CPTG
uid 130,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 131,0
va (VaSet
)
xt "48300,56500,61000,57500"
st "EMAC0CLIENTTXRETRANSMIT"
ju 2
blo "61000,57300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 132,0
va (VaSet
)
xt "2000,27900,21800,28900"
st "EMAC0CLIENTTXRETRANSMIT   : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXRETRANSMIT"
t "std_logic"
preAdd 0
posAdd 0
o 17
suid 17,0
)
)
)
*235 (CptPort
uid 133,0
ps "OnEdgeStrategy"
shape (Triangle
uid 134,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,49625,31000,50375"
)
tg (CPTG
uid 135,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 136,0
va (VaSet
)
xt "32000,49500,46000,50500"
st "CLIENTEMAC0TXIFGDELAY : (7:0)"
blo "32000,50300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 137,0
va (VaSet
)
xt "2000,28900,28600,29900"
st "CLIENTEMAC0TXIFGDELAY     : in     std_logic_vector (7 downto 0) ;"
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0TXIFGDELAY"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 18
suid 18,0
)
)
)
*236 (CptPort
uid 138,0
ps "OnEdgeStrategy"
shape (Triangle
uid 139,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,57625,62750,58375"
)
tg (CPTG
uid 140,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 141,0
va (VaSet
)
xt "51000,57500,61000,58500"
st "EMAC0CLIENTTXSTATS"
ju 2
blo "61000,58300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 142,0
va (VaSet
)
xt "2000,29900,20100,30900"
st "EMAC0CLIENTTXSTATS        : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATS"
t "std_logic"
preAdd 0
posAdd 0
o 19
suid 19,0
)
)
)
*237 (CptPort
uid 143,0
ps "OnEdgeStrategy"
shape (Triangle
uid 144,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,58625,62750,59375"
)
tg (CPTG
uid 145,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 146,0
va (VaSet
)
xt "49300,58500,61000,59500"
st "EMAC0CLIENTTXSTATSVLD"
ju 2
blo "61000,59300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 147,0
va (VaSet
)
xt "2000,30900,21200,31900"
st "EMAC0CLIENTTXSTATSVLD     : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATSVLD"
t "std_logic"
preAdd 0
posAdd 0
o 20
suid 20,0
)
)
)
*238 (CptPort
uid 148,0
ps "OnEdgeStrategy"
shape (Triangle
uid 149,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,59625,62750,60375"
)
tg (CPTG
uid 150,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 151,0
va (VaSet
)
xt "47100,59500,61000,60500"
st "EMAC0CLIENTTXSTATSBYTEVLD"
ju 2
blo "61000,60300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 152,0
va (VaSet
)
xt "2000,31900,22600,32900"
st "EMAC0CLIENTTXSTATSBYTEVLD : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATSBYTEVLD"
t "std_logic"
preAdd 0
posAdd 0
o 21
suid 21,0
)
)
)
*239 (CptPort
uid 153,0
ps "OnEdgeStrategy"
shape (Triangle
uid 154,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,50625,31000,51375"
)
tg (CPTG
uid 155,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 156,0
va (VaSet
)
xt "32000,50500,43200,51500"
st "CLIENTEMAC0PAUSEREQ"
blo "32000,51300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 157,0
va (VaSet
)
xt "2000,32900,20800,34900"
st "-- MAC Control Interface - EMAC0
CLIENTEMAC0PAUSEREQ       : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0PAUSEREQ"
t "std_logic"
prec "-- MAC Control Interface - EMAC0"
preAdd 0
posAdd 0
o 22
suid 22,0
)
)
)
*240 (CptPort
uid 158,0
ps "OnEdgeStrategy"
shape (Triangle
uid 159,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,51625,31000,52375"
)
tg (CPTG
uid 160,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 161,0
va (VaSet
)
xt "32000,51500,46000,52500"
st "CLIENTEMAC0PAUSEVAL : (15:0)"
blo "32000,52300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 162,0
va (VaSet
)
xt "2000,34900,29000,35900"
st "CLIENTEMAC0PAUSEVAL       : in     std_logic_vector (15 downto 0) ;"
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0PAUSEVAL"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 23
suid 23,0
)
)
)
*241 (CptPort
uid 163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 164,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,60625,62750,61375"
)
tg (CPTG
uid 165,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 166,0
va (VaSet
)
xt "47200,60500,61000,61500"
st "EMAC0CLIENTSYNCACQSTATUS"
ju 2
blo "61000,61300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 167,0
va (VaSet
)
xt "2000,35900,22700,37900"
st "--EMAC-MGT link status
EMAC0CLIENTSYNCACQSTATUS  : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTSYNCACQSTATUS"
t "std_logic"
prec "--EMAC-MGT link status"
preAdd 0
posAdd 0
o 24
suid 24,0
)
)
)
*242 (CptPort
uid 168,0
ps "OnEdgeStrategy"
shape (Triangle
uid 169,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,42625,62750,43375"
)
tg (CPTG
uid 170,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 171,0
va (VaSet
)
xt "58400,42500,61000,43500"
st "TXP_0"
ju 2
blo "61000,43300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 172,0
va (VaSet
)
xt "2000,37900,21000,40900"
st "-- Clock Signals - EMAC0
      -- 1000BASE-X PCS/PMA Interface - EMAC0
TXP_0                     : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "TXP_0"
t "std_logic"
prec "-- Clock Signals - EMAC0
      -- 1000BASE-X PCS/PMA Interface - EMAC0"
preAdd 0
posAdd 0
o 25
suid 25,0
)
)
)
*243 (CptPort
uid 173,0
ps "OnEdgeStrategy"
shape (Triangle
uid 174,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,43625,62750,44375"
)
tg (CPTG
uid 175,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 176,0
va (VaSet
)
xt "58400,43500,61000,44500"
st "TXN_0"
ju 2
blo "61000,44300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 177,0
va (VaSet
)
xt "2000,40900,15800,41900"
st "TXN_0                     : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "TXN_0"
t "std_logic"
preAdd 0
posAdd 0
o 26
suid 26,0
)
)
)
*244 (CptPort
uid 178,0
ps "OnEdgeStrategy"
shape (Triangle
uid 179,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,42625,31000,43375"
)
tg (CPTG
uid 180,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 181,0
va (VaSet
)
xt "32000,42500,34800,43500"
st "RXP_0"
blo "32000,43300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 182,0
va (VaSet
)
xt "2000,41900,15700,42900"
st "RXP_0                     : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "RXP_0"
t "std_logic"
preAdd 0
posAdd 0
o 27
suid 27,0
)
)
)
*245 (CptPort
uid 183,0
ps "OnEdgeStrategy"
shape (Triangle
uid 184,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,43625,31000,44375"
)
tg (CPTG
uid 185,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 186,0
va (VaSet
)
xt "32000,43500,34800,44500"
st "RXN_0"
blo "32000,44300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 187,0
va (VaSet
)
xt "2000,42900,15700,43900"
st "RXN_0                     : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "RXN_0"
t "std_logic"
preAdd 0
posAdd 0
o 28
suid 28,0
)
)
)
*246 (CptPort
uid 188,0
ps "OnEdgeStrategy"
shape (Triangle
uid 189,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,54625,31000,55375"
)
tg (CPTG
uid 190,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 191,0
va (VaSet
)
xt "32000,54500,38900,55500"
st "PHYAD_0 : (4:0)"
blo "32000,55300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 192,0
va (VaSet
)
xt "2000,43900,24300,44900"
st "PHYAD_0                   : in     std_logic_vector (4 downto 0) ;"
)
thePort (LogicalPort
decl (Decl
n "PHYAD_0"
t "std_logic_vector"
b "(4 downto 0)"
preAdd 0
posAdd 0
o 29
suid 29,0
)
)
)
*247 (CptPort
uid 193,0
ps "OnEdgeStrategy"
shape (Triangle
uid 194,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,29625,62750,30375"
)
tg (CPTG
uid 195,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 196,0
va (VaSet
)
xt "54300,29500,61000,30500"
st "RESETDONE_0"
ju 2
blo "61000,30300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 197,0
va (VaSet
)
xt "2000,44900,18200,45900"
st "RESETDONE_0               : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "RESETDONE_0"
t "std_logic"
preAdd 0
posAdd 0
o 30
suid 30,0
)
)
)
*248 (CptPort
uid 198,0
ps "OnEdgeStrategy"
shape (Triangle
uid 199,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,73625,62750,74375"
)
tg (CPTG
uid 200,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 201,0
va (VaSet
)
xt "58100,73500,61000,74500"
st "MDC_0"
ju 2
blo "61000,74300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 202,0
va (VaSet
)
xt "2000,45900,16100,47900"
st "-- MDIO Interface - EMAC0
MDC_0                     : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "MDC_0"
t "std_logic"
prec "-- MDIO Interface - EMAC0"
preAdd 0
posAdd 0
o 31
suid 31,0
)
)
)
*249 (CptPort
uid 203,0
ps "OnEdgeStrategy"
shape (Triangle
uid 204,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,75625,31000,76375"
)
tg (CPTG
uid 205,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 206,0
va (VaSet
)
xt "32000,75500,35800,76500"
st "MDIO_0_I"
blo "32000,76300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 207,0
va (VaSet
)
xt "2000,47900,16100,48900"
st "MDIO_0_I                  : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "MDIO_0_I"
t "std_logic"
preAdd 0
posAdd 0
o 32
suid 32,0
)
)
)
*250 (CptPort
uid 208,0
ps "OnEdgeStrategy"
shape (Triangle
uid 209,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,75625,62750,76375"
)
tg (CPTG
uid 210,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 211,0
va (VaSet
)
xt "56800,75500,61000,76500"
st "MDIO_0_O"
ju 2
blo "61000,76300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 212,0
va (VaSet
)
xt "2000,48900,16800,49900"
st "MDIO_0_O                  : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "MDIO_0_O"
t "std_logic"
preAdd 0
posAdd 0
o 33
suid 33,0
)
)
)
*251 (CptPort
uid 213,0
ps "OnEdgeStrategy"
shape (Triangle
uid 214,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,77625,62750,78375"
)
tg (CPTG
uid 215,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 216,0
va (VaSet
)
xt "57000,77500,61000,78500"
st "MDIO_0_T"
ju 2
blo "61000,78300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 217,0
va (VaSet
)
xt "2000,49900,16600,50900"
st "MDIO_0_T                  : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "MDIO_0_T"
t "std_logic"
preAdd 0
posAdd 0
o 34
suid 34,0
)
)
)
*252 (CptPort
uid 218,0
ps "OnEdgeStrategy"
shape (Triangle
uid 219,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,82625,62750,83375"
)
tg (CPTG
uid 220,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 221,0
va (VaSet
)
xt "52700,82500,61000,83500"
st "RX_CLIENT_CLK_1"
ju 2
blo "61000,83300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 222,0
va (VaSet
)
xt "2000,50900,19000,52900"
st "-- Client Receiver Interface - EMAC1
RX_CLIENT_CLK_1           : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_CLIENT_CLK_1"
t "std_logic"
prec "-- Client Receiver Interface - EMAC1"
preAdd 0
posAdd 0
o 35
suid 35,0
)
)
)
*253 (CptPort
uid 223,0
ps "OnEdgeStrategy"
shape (Triangle
uid 224,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,81625,62750,82375"
)
tg (CPTG
uid 225,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 226,0
va (VaSet
)
xt "50400,81500,61000,82500"
st "EMAC1CLIENTRXD : (7:0)"
ju 2
blo "61000,82300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 227,0
va (VaSet
)
xt "2000,52900,26900,53900"
st "EMAC1CLIENTRXD            : out    std_logic_vector (7 downto 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXD"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 36
suid 36,0
)
)
)
*254 (CptPort
uid 228,0
ps "OnEdgeStrategy"
shape (Triangle
uid 229,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,83625,62750,84375"
)
tg (CPTG
uid 230,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 231,0
va (VaSet
)
xt "51100,83500,61000,84500"
st "EMAC1CLIENTRXDVLD"
ju 2
blo "61000,84300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 232,0
va (VaSet
)
xt "2000,53900,20200,54900"
st "EMAC1CLIENTRXDVLD         : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXDVLD"
t "std_logic"
preAdd 0
posAdd 0
o 37
suid 37,0
)
)
)
*255 (CptPort
uid 233,0
ps "OnEdgeStrategy"
shape (Triangle
uid 234,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,84625,62750,85375"
)
tg (CPTG
uid 235,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 236,0
va (VaSet
)
xt "48000,84500,61000,85500"
st "EMAC1CLIENTRXGOODFRAME"
ju 2
blo "61000,85300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 237,0
va (VaSet
)
xt "2000,54900,22300,55900"
st "EMAC1CLIENTRXGOODFRAME    : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXGOODFRAME"
t "std_logic"
preAdd 0
posAdd 0
o 38
suid 38,0
)
)
)
*256 (CptPort
uid 238,0
ps "OnEdgeStrategy"
shape (Triangle
uid 239,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,85625,62750,86375"
)
tg (CPTG
uid 240,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 241,0
va (VaSet
)
xt "48600,85500,61000,86500"
st "EMAC1CLIENTRXBADFRAME"
ju 2
blo "61000,86300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 242,0
va (VaSet
)
xt "2000,55900,21900,56900"
st "EMAC1CLIENTRXBADFRAME     : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXBADFRAME"
t "std_logic"
preAdd 0
posAdd 0
o 39
suid 39,0
)
)
)
*257 (CptPort
uid 243,0
ps "OnEdgeStrategy"
shape (Triangle
uid 244,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,86625,62750,87375"
)
tg (CPTG
uid 245,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 246,0
va (VaSet
)
xt "48000,86500,61000,87500"
st "EMAC1CLIENTRXFRAMEDROP"
ju 2
blo "61000,87300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 247,0
va (VaSet
)
xt "2000,56900,22300,57900"
st "EMAC1CLIENTRXFRAMEDROP    : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXFRAMEDROP"
t "std_logic"
preAdd 0
posAdd 0
o 40
suid 40,0
)
)
)
*258 (CptPort
uid 248,0
ps "OnEdgeStrategy"
shape (Triangle
uid 249,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,87625,62750,88375"
)
tg (CPTG
uid 250,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 251,0
va (VaSet
)
xt "48400,87500,61000,88500"
st "EMAC1CLIENTRXSTATS : (6:0)"
ju 2
blo "61000,88300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 252,0
va (VaSet
)
xt "2000,57900,28100,58900"
st "EMAC1CLIENTRXSTATS        : out    std_logic_vector (6 downto 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXSTATS"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 41
suid 41,0
)
)
)
*259 (CptPort
uid 253,0
ps "OnEdgeStrategy"
shape (Triangle
uid 254,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,88625,62750,89375"
)
tg (CPTG
uid 255,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 256,0
va (VaSet
)
xt "49100,88500,61000,89500"
st "EMAC1CLIENTRXSTATSVLD"
ju 2
blo "61000,89300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 257,0
va (VaSet
)
xt "2000,58900,21400,59900"
st "EMAC1CLIENTRXSTATSVLD     : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXSTATSVLD"
t "std_logic"
preAdd 0
posAdd 0
o 42
suid 42,0
)
)
)
*260 (CptPort
uid 258,0
ps "OnEdgeStrategy"
shape (Triangle
uid 259,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,89625,62750,90375"
)
tg (CPTG
uid 260,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 261,0
va (VaSet
)
xt "46900,89500,61000,90500"
st "EMAC1CLIENTRXSTATSBYTEVLD"
ju 2
blo "61000,90300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 262,0
va (VaSet
)
xt "2000,59900,22800,60900"
st "EMAC1CLIENTRXSTATSBYTEVLD : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXSTATSBYTEVLD"
t "std_logic"
preAdd 0
posAdd 0
o 43
suid 43,0
)
)
)
*261 (CptPort
uid 263,0
ps "OnEdgeStrategy"
shape (Triangle
uid 264,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,90625,62750,91375"
)
tg (CPTG
uid 265,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 266,0
va (VaSet
)
xt "52900,90500,61000,91500"
st "TX_CLIENT_CLK_1"
ju 2
blo "61000,91300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 267,0
va (VaSet
)
xt "2000,60900,18800,62900"
st "-- Client Transmitter Interface - EMAC1
TX_CLIENT_CLK_1           : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "TX_CLIENT_CLK_1"
t "std_logic"
prec "-- Client Transmitter Interface - EMAC1"
preAdd 0
posAdd 0
o 44
suid 44,0
)
)
)
*262 (CptPort
uid 268,0
ps "OnEdgeStrategy"
shape (Triangle
uid 269,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,81625,31000,82375"
)
tg (CPTG
uid 270,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 271,0
va (VaSet
)
xt "32000,81500,42400,82500"
st "CLIENTEMAC1TXD : (7:0)"
blo "32000,82300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 272,0
va (VaSet
)
xt "2000,62900,26400,63900"
st "CLIENTEMAC1TXD            : in     std_logic_vector (7 downto 0) ;"
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC1TXD"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 45
suid 45,0
)
)
)
*263 (CptPort
uid 273,0
ps "OnEdgeStrategy"
shape (Triangle
uid 274,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,82625,31000,83375"
)
tg (CPTG
uid 275,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 276,0
va (VaSet
)
xt "32000,82500,41700,83500"
st "CLIENTEMAC1TXDVLD"
blo "32000,83300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 277,0
va (VaSet
)
xt "2000,63900,19700,64900"
st "CLIENTEMAC1TXDVLD         : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC1TXDVLD"
t "std_logic"
preAdd 0
posAdd 0
o 46
suid 46,0
)
)
)
*264 (CptPort
uid 278,0
ps "OnEdgeStrategy"
shape (Triangle
uid 279,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,91625,62750,92375"
)
tg (CPTG
uid 280,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 281,0
va (VaSet
)
xt "51800,91500,61000,92500"
st "EMAC1CLIENTTXACK"
ju 2
blo "61000,92300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 282,0
va (VaSet
)
xt "2000,64900,19700,65900"
st "EMAC1CLIENTTXACK          : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXACK"
t "std_logic"
preAdd 0
posAdd 0
o 47
suid 47,0
)
)
)
*265 (CptPort
uid 283,0
ps "OnEdgeStrategy"
shape (Triangle
uid 284,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,83625,31000,84375"
)
tg (CPTG
uid 285,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 286,0
va (VaSet
)
xt "32000,83500,43900,84500"
st "CLIENTEMAC1TXFIRSTBYTE"
blo "32000,84300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 287,0
va (VaSet
)
xt "2000,65900,20900,66900"
st "CLIENTEMAC1TXFIRSTBYTE    : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC1TXFIRSTBYTE"
t "std_logic"
preAdd 0
posAdd 0
o 48
suid 48,0
)
)
)
*266 (CptPort
uid 288,0
ps "OnEdgeStrategy"
shape (Triangle
uid 289,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,84625,31000,85375"
)
tg (CPTG
uid 290,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 291,0
va (VaSet
)
xt "32000,84500,44200,85500"
st "CLIENTEMAC1TXUNDERRUN"
blo "32000,85300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 292,0
va (VaSet
)
xt "2000,66900,21400,67900"
st "CLIENTEMAC1TXUNDERRUN     : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC1TXUNDERRUN"
t "std_logic"
preAdd 0
posAdd 0
o 49
suid 49,0
)
)
)
*267 (CptPort
uid 293,0
ps "OnEdgeStrategy"
shape (Triangle
uid 294,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,92625,62750,93375"
)
tg (CPTG
uid 295,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 296,0
va (VaSet
)
xt "49200,92500,61000,93500"
st "EMAC1CLIENTTXCOLLISION"
ju 2
blo "61000,93300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 297,0
va (VaSet
)
xt "2000,67900,21100,68900"
st "EMAC1CLIENTTXCOLLISION    : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXCOLLISION"
t "std_logic"
preAdd 0
posAdd 0
o 50
suid 50,0
)
)
)
*268 (CptPort
uid 298,0
ps "OnEdgeStrategy"
shape (Triangle
uid 299,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,93625,62750,94375"
)
tg (CPTG
uid 300,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 301,0
va (VaSet
)
xt "48300,93500,61000,94500"
st "EMAC1CLIENTTXRETRANSMIT"
ju 2
blo "61000,94300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 302,0
va (VaSet
)
xt "2000,68900,21800,69900"
st "EMAC1CLIENTTXRETRANSMIT   : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXRETRANSMIT"
t "std_logic"
preAdd 0
posAdd 0
o 51
suid 51,0
)
)
)
*269 (CptPort
uid 303,0
ps "OnEdgeStrategy"
shape (Triangle
uid 304,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,85625,31000,86375"
)
tg (CPTG
uid 305,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 306,0
va (VaSet
)
xt "32000,85500,46000,86500"
st "CLIENTEMAC1TXIFGDELAY : (7:0)"
blo "32000,86300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 307,0
va (VaSet
)
xt "2000,69900,28600,70900"
st "CLIENTEMAC1TXIFGDELAY     : in     std_logic_vector (7 downto 0) ;"
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC1TXIFGDELAY"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 52
suid 52,0
)
)
)
*270 (CptPort
uid 308,0
ps "OnEdgeStrategy"
shape (Triangle
uid 309,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,94625,62750,95375"
)
tg (CPTG
uid 310,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 311,0
va (VaSet
)
xt "51000,94500,61000,95500"
st "EMAC1CLIENTTXSTATS"
ju 2
blo "61000,95300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 312,0
va (VaSet
)
xt "2000,70900,20100,71900"
st "EMAC1CLIENTTXSTATS        : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXSTATS"
t "std_logic"
preAdd 0
posAdd 0
o 53
suid 53,0
)
)
)
*271 (CptPort
uid 313,0
ps "OnEdgeStrategy"
shape (Triangle
uid 314,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,95625,62750,96375"
)
tg (CPTG
uid 315,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 316,0
va (VaSet
)
xt "49300,95500,61000,96500"
st "EMAC1CLIENTTXSTATSVLD"
ju 2
blo "61000,96300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 317,0
va (VaSet
)
xt "2000,71900,21200,72900"
st "EMAC1CLIENTTXSTATSVLD     : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXSTATSVLD"
t "std_logic"
preAdd 0
posAdd 0
o 54
suid 54,0
)
)
)
*272 (CptPort
uid 318,0
ps "OnEdgeStrategy"
shape (Triangle
uid 319,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,96625,62750,97375"
)
tg (CPTG
uid 320,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 321,0
va (VaSet
)
xt "47100,96500,61000,97500"
st "EMAC1CLIENTTXSTATSBYTEVLD"
ju 2
blo "61000,97300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 322,0
va (VaSet
)
xt "2000,72900,22600,73900"
st "EMAC1CLIENTTXSTATSBYTEVLD : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXSTATSBYTEVLD"
t "std_logic"
preAdd 0
posAdd 0
o 55
suid 55,0
)
)
)
*273 (CptPort
uid 323,0
ps "OnEdgeStrategy"
shape (Triangle
uid 324,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,86625,31000,87375"
)
tg (CPTG
uid 325,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 326,0
va (VaSet
)
xt "32000,86500,43200,87500"
st "CLIENTEMAC1PAUSEREQ"
blo "32000,87300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 327,0
va (VaSet
)
xt "2000,73900,20800,75900"
st "-- MAC Control Interface - EMAC1
CLIENTEMAC1PAUSEREQ       : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC1PAUSEREQ"
t "std_logic"
prec "-- MAC Control Interface - EMAC1"
preAdd 0
posAdd 0
o 56
suid 56,0
)
)
)
*274 (CptPort
uid 328,0
ps "OnEdgeStrategy"
shape (Triangle
uid 329,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,87625,31000,88375"
)
tg (CPTG
uid 330,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 331,0
va (VaSet
)
xt "32000,87500,46000,88500"
st "CLIENTEMAC1PAUSEVAL : (15:0)"
blo "32000,88300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 332,0
va (VaSet
)
xt "2000,75900,29000,76900"
st "CLIENTEMAC1PAUSEVAL       : in     std_logic_vector (15 downto 0) ;"
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC1PAUSEVAL"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 57
suid 57,0
)
)
)
*275 (CptPort
uid 333,0
ps "OnEdgeStrategy"
shape (Triangle
uid 334,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,97625,62750,98375"
)
tg (CPTG
uid 335,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 336,0
va (VaSet
)
xt "47200,97500,61000,98500"
st "EMAC1CLIENTSYNCACQSTATUS"
ju 2
blo "61000,98300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 337,0
va (VaSet
)
xt "2000,76900,22700,78900"
st "--EMAC-MGT link status
EMAC1CLIENTSYNCACQSTATUS  : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTSYNCACQSTATUS"
t "std_logic"
prec "--EMAC-MGT link status"
preAdd 0
posAdd 0
o 58
suid 58,0
)
)
)
*276 (CptPort
uid 338,0
ps "OnEdgeStrategy"
shape (Triangle
uid 339,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,98625,62750,99375"
)
tg (CPTG
uid 340,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 341,0
va (VaSet
)
xt "58400,98500,61000,99500"
st "TXP_1"
ju 2
blo "61000,99300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 342,0
va (VaSet
)
xt "2000,78900,21000,81900"
st "-- Clock Signals - EMAC1
      -- 1000BASE-X PCS/PMA Interface - EMAC1
TXP_1                     : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "TXP_1"
t "std_logic"
prec "-- Clock Signals - EMAC1
      -- 1000BASE-X PCS/PMA Interface - EMAC1"
preAdd 0
posAdd 0
o 59
suid 59,0
)
)
)
*277 (CptPort
uid 343,0
ps "OnEdgeStrategy"
shape (Triangle
uid 344,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,99625,62750,100375"
)
tg (CPTG
uid 345,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 346,0
va (VaSet
)
xt "58400,99500,61000,100500"
st "TXN_1"
ju 2
blo "61000,100300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 347,0
va (VaSet
)
xt "2000,81900,15800,82900"
st "TXN_1                     : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "TXN_1"
t "std_logic"
preAdd 0
posAdd 0
o 60
suid 60,0
)
)
)
*278 (CptPort
uid 348,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,89625,31000,90375"
)
tg (CPTG
uid 350,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 351,0
va (VaSet
)
xt "32000,89500,34800,90500"
st "RXP_1"
blo "32000,90300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 352,0
va (VaSet
)
xt "2000,82900,15700,83900"
st "RXP_1                     : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "RXP_1"
t "std_logic"
preAdd 0
posAdd 0
o 61
suid 61,0
)
)
)
*279 (CptPort
uid 353,0
ps "OnEdgeStrategy"
shape (Triangle
uid 354,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,90625,31000,91375"
)
tg (CPTG
uid 355,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 356,0
va (VaSet
)
xt "32000,90500,34800,91500"
st "RXN_1"
blo "32000,91300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 357,0
va (VaSet
)
xt "2000,83900,15700,84900"
st "RXN_1                     : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "RXN_1"
t "std_logic"
preAdd 0
posAdd 0
o 62
suid 62,0
)
)
)
*280 (CptPort
uid 358,0
ps "OnEdgeStrategy"
shape (Triangle
uid 359,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,91625,31000,92375"
)
tg (CPTG
uid 360,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 361,0
va (VaSet
)
xt "32000,91500,38900,92500"
st "PHYAD_1 : (4:0)"
blo "32000,92300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 362,0
va (VaSet
)
xt "2000,84900,24300,85900"
st "PHYAD_1                   : in     std_logic_vector (4 downto 0) ;"
)
thePort (LogicalPort
decl (Decl
n "PHYAD_1"
t "std_logic_vector"
b "(4 downto 0)"
preAdd 0
posAdd 0
o 63
suid 63,0
)
)
)
*281 (CptPort
uid 363,0
ps "OnEdgeStrategy"
shape (Triangle
uid 364,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,100625,62750,101375"
)
tg (CPTG
uid 365,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 366,0
va (VaSet
)
xt "54300,100500,61000,101500"
st "RESETDONE_1"
ju 2
blo "61000,101300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 367,0
va (VaSet
)
xt "2000,85900,18200,86900"
st "RESETDONE_1               : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "RESETDONE_1"
t "std_logic"
preAdd 0
posAdd 0
o 64
suid 64,0
)
)
)
*282 (CptPort
uid 368,0
ps "OnEdgeStrategy"
shape (Triangle
uid 369,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,101625,62750,102375"
)
tg (CPTG
uid 370,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 371,0
va (VaSet
)
xt "58100,101500,61000,102500"
st "MDC_1"
ju 2
blo "61000,102300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 372,0
va (VaSet
)
xt "2000,86900,16100,88900"
st "-- MDIO Interface - EMAC1
MDC_1                     : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "MDC_1"
t "std_logic"
prec "-- MDIO Interface - EMAC1"
preAdd 0
posAdd 0
o 65
suid 65,0
)
)
)
*283 (CptPort
uid 373,0
ps "OnEdgeStrategy"
shape (Triangle
uid 374,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,92625,31000,93375"
)
tg (CPTG
uid 375,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 376,0
va (VaSet
)
xt "32000,92500,35800,93500"
st "MDIO_1_I"
blo "32000,93300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 377,0
va (VaSet
)
xt "2000,88900,16100,89900"
st "MDIO_1_I                  : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "MDIO_1_I"
t "std_logic"
preAdd 0
posAdd 0
o 66
suid 66,0
)
)
)
*284 (CptPort
uid 378,0
ps "OnEdgeStrategy"
shape (Triangle
uid 379,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,102625,62750,103375"
)
tg (CPTG
uid 380,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 381,0
va (VaSet
)
xt "56800,102500,61000,103500"
st "MDIO_1_O"
ju 2
blo "61000,103300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 382,0
va (VaSet
)
xt "2000,89900,16800,90900"
st "MDIO_1_O                  : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "MDIO_1_O"
t "std_logic"
preAdd 0
posAdd 0
o 67
suid 67,0
)
)
)
*285 (CptPort
uid 383,0
ps "OnEdgeStrategy"
shape (Triangle
uid 384,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,103625,62750,104375"
)
tg (CPTG
uid 385,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 386,0
va (VaSet
)
xt "57000,103500,61000,104500"
st "MDIO_1_T"
ju 2
blo "61000,104300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 387,0
va (VaSet
)
xt "2000,90900,16600,91900"
st "MDIO_1_T                  : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "MDIO_1_T"
t "std_logic"
preAdd 0
posAdd 0
o 68
suid 68,0
)
)
)
*286 (CptPort
uid 388,0
ps "OnEdgeStrategy"
shape (Triangle
uid 389,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,65625,31000,66375"
)
tg (CPTG
uid 390,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 391,0
va (VaSet
)
xt "32000,65500,40700,66500"
st "HOSTOPCODE : (1:0)"
blo "32000,66300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 392,0
va (VaSet
)
xt "2000,91900,25500,93900"
st "-- Generic Host Interface
HOSTOPCODE                : in     std_logic_vector (1 downto 0) ;"
)
thePort (LogicalPort
decl (Decl
n "HOSTOPCODE"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Generic Host Interface"
preAdd 0
posAdd 0
o 69
suid 69,0
)
)
)
*287 (CptPort
uid 393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 394,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,66625,31000,67375"
)
tg (CPTG
uid 395,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 396,0
va (VaSet
)
xt "32000,66500,36000,67500"
st "HOSTREQ"
blo "32000,67300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 397,0
va (VaSet
)
xt "2000,93900,16500,94900"
st "HOSTREQ                   : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "HOSTREQ"
t "std_logic"
preAdd 0
posAdd 0
o 70
suid 70,0
)
)
)
*288 (CptPort
uid 398,0
ps "OnEdgeStrategy"
shape (Triangle
uid 399,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,67625,31000,68375"
)
tg (CPTG
uid 400,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 401,0
va (VaSet
)
xt "32000,67500,38200,68500"
st "HOSTMIIMSEL"
blo "32000,68300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 402,0
va (VaSet
)
xt "2000,94900,17400,95900"
st "HOSTMIIMSEL               : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "HOSTMIIMSEL"
t "std_logic"
preAdd 0
posAdd 0
o 71
suid 71,0
)
)
)
*289 (CptPort
uid 403,0
ps "OnEdgeStrategy"
shape (Triangle
uid 404,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,68625,31000,69375"
)
tg (CPTG
uid 405,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 406,0
va (VaSet
)
xt "32000,68500,39500,69500"
st "HOSTADDR : (9:0)"
blo "32000,69300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 407,0
va (VaSet
)
xt "2000,95900,24700,96900"
st "HOSTADDR                  : in     std_logic_vector (9 downto 0) ;"
)
thePort (LogicalPort
decl (Decl
n "HOSTADDR"
t "std_logic_vector"
b "(9 downto 0)"
preAdd 0
posAdd 0
o 72
suid 72,0
)
)
)
*290 (CptPort
uid 408,0
ps "OnEdgeStrategy"
shape (Triangle
uid 409,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,69625,31000,70375"
)
tg (CPTG
uid 410,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 411,0
va (VaSet
)
xt "32000,69500,41100,70500"
st "HOSTWRDATA : (31:0)"
blo "32000,70300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 412,0
va (VaSet
)
xt "2000,96900,25900,97900"
st "HOSTWRDATA                : in     std_logic_vector (31 downto 0) ;"
)
thePort (LogicalPort
decl (Decl
n "HOSTWRDATA"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 73
suid 73,0
)
)
)
*291 (CptPort
uid 413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 414,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,65625,62750,66375"
)
tg (CPTG
uid 415,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 416,0
va (VaSet
)
xt "54700,65500,61000,66500"
st "HOSTMIIMRDY"
ju 2
blo "61000,66300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 417,0
va (VaSet
)
xt "2000,97900,17800,98900"
st "HOSTMIIMRDY               : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "HOSTMIIMRDY"
t "std_logic"
preAdd 0
posAdd 0
o 74
suid 74,0
)
)
)
*292 (CptPort
uid 418,0
ps "OnEdgeStrategy"
shape (Triangle
uid 419,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,66625,62750,67375"
)
tg (CPTG
uid 420,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 421,0
va (VaSet
)
xt "52000,66500,61000,67500"
st "HOSTRDDATA : (31:0)"
ju 2
blo "61000,67300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 422,0
va (VaSet
)
xt "2000,98900,26100,99900"
st "HOSTRDDATA                : out    std_logic_vector (31 downto 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "HOSTRDDATA"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 75
suid 75,0
)
)
)
*293 (CptPort
uid 423,0
ps "OnEdgeStrategy"
shape (Triangle
uid 424,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,71625,31000,72375"
)
tg (CPTG
uid 425,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 426,0
va (VaSet
)
xt "32000,71500,39400,72500"
st "HOSTEMAC1SEL"
blo "32000,72300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 427,0
va (VaSet
)
xt "2000,99900,18400,100900"
st "HOSTEMAC1SEL              : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "HOSTEMAC1SEL"
t "std_logic"
preAdd 0
posAdd 0
o 76
suid 76,0
)
)
)
*294 (CptPort
uid 428,0
ps "OnEdgeStrategy"
shape (Triangle
uid 429,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,70625,31000,71375"
)
tg (CPTG
uid 430,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 431,0
va (VaSet
)
xt "32000,70500,35900,71500"
st "HOSTCLK"
blo "32000,71300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 432,0
va (VaSet
)
xt "2000,100900,16400,101900"
st "HOSTCLK                   : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "HOSTCLK"
t "std_logic"
preAdd 0
posAdd 0
o 77
suid 77,0
)
)
)
*295 (CptPort
uid 433,0
ps "OnEdgeStrategy"
shape (Triangle
uid 434,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,22625,31000,23375"
)
tg (CPTG
uid 435,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 436,0
va (VaSet
)
xt "32000,22500,36500,23500"
st "MGTCLK_P"
blo "32000,23300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 437,0
va (VaSet
)
xt "2000,101900,27400,103900"
st "-- 1000BASE-X PCS/PMA RocketIO Reference Clock buffer inputs
MGTCLK_P                  : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "MGTCLK_P"
t "std_logic"
prec "-- 1000BASE-X PCS/PMA RocketIO Reference Clock buffer inputs"
preAdd 0
posAdd 0
o 78
suid 78,0
)
)
)
*296 (CptPort
uid 438,0
ps "OnEdgeStrategy"
shape (Triangle
uid 439,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,23625,31000,24375"
)
tg (CPTG
uid 440,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 441,0
va (VaSet
)
xt "32000,23500,36500,24500"
st "MGTCLK_N"
blo "32000,24300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 442,0
va (VaSet
)
xt "2000,103900,16800,104900"
st "MGTCLK_N                  : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "MGTCLK_N"
t "std_logic"
preAdd 0
posAdd 0
o 79
suid 79,0
)
)
)
*297 (CptPort
uid 443,0
ps "OnEdgeStrategy"
shape (Triangle
uid 444,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,25625,31000,26375"
)
tg (CPTG
uid 445,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 446,0
va (VaSet
)
xt "32000,25500,34300,26500"
st "DCLK"
blo "32000,26300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 447,0
va (VaSet
)
xt "2000,104900,15400,105900"
st "DCLK                      : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "DCLK"
t "std_logic"
preAdd 0
posAdd 0
o 80
suid 80,0
)
)
)
*298 (CptPort
uid 448,0
ps "OnEdgeStrategy"
shape (Triangle
uid 449,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,27625,31000,28375"
)
tg (CPTG
uid 450,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 451,0
va (VaSet
)
xt "32000,27500,36600,28500"
st "REFCLK1_i"
blo "32000,28300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 452,0
va (VaSet
)
xt "2000,105900,16700,107900"
st "-- *** mod start
REFCLK1_i                 : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "REFCLK1_i"
t "std_logic"
prec "-- *** mod start"
preAdd 0
posAdd 0
o 81
suid 81,0
)
)
)
*299 (CptPort
uid 453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 454,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,28625,31000,29375"
)
tg (CPTG
uid 455,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 456,0
va (VaSet
)
xt "32000,28500,36600,29500"
st "REFCLK2_i"
blo "32000,29300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 457,0
va (VaSet
)
xt "2000,107900,16700,108900"
st "REFCLK2_i                 : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "REFCLK2_i"
t "std_logic"
preAdd 0
posAdd 0
o 82
suid 82,0
)
)
)
*300 (CptPort
uid 458,0
ps "OnEdgeStrategy"
shape (Triangle
uid 459,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30250,20625,31000,21375"
)
tg (CPTG
uid 460,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 461,0
va (VaSet
)
xt "32000,20500,34800,21500"
st "RESET"
blo "32000,21300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 462,0
va (VaSet
)
xt "2000,108900,15300,112900"
st "-- *** mod end  
        
      -- Asynchronous Reset
RESET                     : in     std_logic "
)
thePort (LogicalPort
decl (Decl
n "RESET"
t "std_logic"
prec "-- *** mod end  
        
      -- Asynchronous Reset"
preAdd 0
posAdd 0
o 83
suid 83,0
)
)
)
*301 (CommentText
uid 463,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 464,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "31000,2000,46000,6000"
)
text (MLText
uid 465,0
va (VaSet
fg "0,0,32768"
)
xt "31200,2200,46100,6200"
st "
-----------------------------------------------------------------------------
 The entity declaration for the top level design.
-----------------------------------------------------------------------------

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "31000,20000,62000,105000"
)
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "helvetica,8,1"
)
xt "43550,73000,51450,74000"
st "EthernetInterface2"
blo "43550,73800"
)
second (Text
uid 12,0
va (VaSet
font "helvetica,8,1"
)
xt "43550,74000,49050,75000"
st "eth2x_block"
blo "43550,74800"
)
)
gi *302 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
)
xt "31000,5000,39100,6000"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
)
portVis (PortSigDisplay
)
)
*303 (Grouping
uid 16,0
optionalChildren [
*304 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "35000,113000,52000,114000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "35200,113000,45500,114000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*305 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "52000,109000,56000,110000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "52200,109000,55100,110000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*306 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "35000,111000,52000,112000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "35200,111000,45100,112000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*307 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,111000,35000,112000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "31200,111000,32900,112000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*308 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "52000,110000,72000,114000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "52200,110200,61300,111200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*309 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,109000,72000,110000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,109000,57500,110000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*310 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,109000,52000,111000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "38050,109500,44950,110500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*311 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,112000,35000,113000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "31200,112000,33200,113000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*312 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,113000,35000,114000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "31200,113000,33900,114000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*313 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "35000,112000,52000,113000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "35200,112000,50400,113000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "31000,109000,72000,114000"
)
oxt "14000,66000,55000,71000"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *314 (PackageList
uid 632,0
stg "VerticalLayoutStrategy"
textVec [
*315 (Text
uid 633,0
va (VaSet
font "courier,8,1"
)
xt "0,1000,6500,1900"
st "Package List"
blo "0,1700"
)
*316 (MLText
uid 634,0
va (VaSet
)
xt "0,1900,10700,6900"
st "library unisim;
use unisim.vcomponents.all;

library ieee;
use ieee.std_logic_1164.all;"
tm "PackageList"
)
]
)
windowSize "155,65,1170,755"
viewArea "-500,-500,70780,46210"
cachedDiagramExtent "0,1000,72000,114000"
hasePageBreakOrigin 1
pageBreakOrigin "0,1000"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,1800,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
)
xt "1000,1000,3600,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName ""
entityName ""
viewName ""
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,34000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "helvetica,8,1"
)
xt "22850,15000,26150,16000"
st "<library>"
blo "22850,15800"
)
second (Text
va (VaSet
font "helvetica,8,1"
)
xt "22850,16000,24950,17000"
st "<cell>"
blo "22850,16800"
)
)
gi *317 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "0,12000,8100,13000"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1200,1750"
st "In0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1750"
st "Buffer0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *318 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "helvetica,8,1"
)
xt "0,7900,5500,8900"
st "Declarations"
blo "0,8700"
)
portLabel (Text
uid 3,0
va (VaSet
font "helvetica,8,1"
)
xt "0,8900,2400,9900"
st "Ports:"
blo "0,9700"
)
externalLabel (Text
uid 4,0
va (VaSet
font "helvetica,8,1"
)
xt "0,112900,2100,113900"
st "User:"
blo "0,113700"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "0,7900,5800,8900"
st "Internal User:"
blo "0,8700"
)
externalText (MLText
uid 5,0
va (VaSet
)
xt "2000,113900,2000,113900"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
)
xt "0,7900,0,7900"
tm "SyDeclarativeTextMgr"
)
)
lastUid 714,0
activeModelName "Symbol"
)
