

================================================================
== Vivado HLS Report for 'k2c_dense'
================================================================
* Date:           Tue Apr 23 20:38:09 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Webmodel_final
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.286|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |                              |                   |  Latency  |  Interval | Pipeline|
        |           Instance           |       Module      | min | max | min | max |   Type  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |grp_k2c_dot_2_fu_238          |k2c_dot_2          |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_affine_matmul_fu_263  |k2c_affine_matmul  |    ?|    ?|    ?|    ?|   none  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|        28|          1|          1|     ?|    yes   |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |    ?|    ?|         7|          6|          1|     ?|    yes   |
        |- Loop 3     |    ?|    ?|        28|          1|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     596|
|FIFO             |        -|      -|       -|       -|
|Instance         |        2|    134|   46682|   37213|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     512|
|Register         |        0|      -|    1100|     128|
+-----------------+---------+-------+--------+--------+
|Total            |        2|    134|   47782|   38449|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |     18|      17|      29|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------+---------+-------+-------+-------+
    |           Instance           |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  |
    +------------------------------+----------------------+---------+-------+-------+-------+
    |WebModel_fadd_32ncud_U166     |WebModel_fadd_32ncud  |        0|      2|    205|    203|
    |WebModel_fdiv_32nqcK_U167     |WebModel_fdiv_32nqcK  |        0|      0|    564|    798|
    |WebModel_fexp_32nrcU_U168     |WebModel_fexp_32nrcU  |        0|      7|    324|    904|
    |WebModel_mul_64s_bkb_U169     |WebModel_mul_64s_bkb  |        0|     16|    361|    195|
    |grp_k2c_affine_matmul_fu_263  |k2c_affine_matmul     |        0|     40|   2127|   1571|
    |grp_k2c_dot_2_fu_238          |k2c_dot_2             |        2|     69|  43101|  33542|
    +------------------------------+----------------------+---------+-------+-------+-------+
    |Total                         |                      |        2|    134|  46682|  37213|
    +------------------------------+----------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_25_fu_381_p2           |     +    |      0|  0|  71|          64|          64|
    |i_52_fu_396_p2           |     +    |      0|  0|  22|          15|           1|
    |i_fu_438_p2              |     +    |      0|  0|  22|          15|           1|
    |j_fu_361_p2              |     +    |      0|  0|  71|          64|           1|
    |tmp_9_fu_324_p2          |     +    |      0|  0|  71|          64|           2|
    |tmp_i_52_fu_371_p2       |     +    |      0|  0|  23|          16|          16|
    |exitcond_i3_fu_356_p2    |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_i5_fu_391_p2    |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_i_fu_433_p2     |   icmp   |      0|  0|  29|          64|          64|
    |icmp_fu_341_p2           |   icmp   |      0|  0|  29|          63|           1|
    |tmp_fu_318_p2            |   icmp   |      0|  0|  29|          64|           2|
    |tmp_i2_fu_347_p2         |   icmp   |      0|  0|  29|          64|          64|
    |outrows_fu_417_p3        |  select  |      0|  0|  64|           1|          64|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1  |    xor   |      0|  0|   2|           2|           1|
    |tmp_neg_i1_fu_406_p2     |    xor   |      0|  0|  33|          32|          33|
    |tmp_neg_i_fu_448_p2      |    xor   |      0|  0|  33|          32|          33|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 596|         695|         483|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  89|         18|    1|         18|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter27      |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter27      |   9|          2|    1|          2|
    |ap_phi_mux_j_i_phi_fu_208_p4  |   9|          2|   64|        128|
    |bias_array_address0           |  15|          3|   15|         45|
    |bias_array_ce0                |  15|          3|    1|          3|
    |grp_fu_279_p0                 |  15|          3|   32|         96|
    |grp_fu_279_p1                 |  15|          3|   32|         96|
    |grp_fu_291_p1                 |  15|          3|   32|         96|
    |i_i1_reg_192                  |   9|          2|   64|        128|
    |i_i4_reg_216                  |   9|          2|   15|         30|
    |i_i_reg_227                   |   9|          2|   15|         30|
    |input_array_address0          |  15|          3|   15|         45|
    |input_array_ce0               |  15|          3|    1|          3|
    |input_shape_address0          |  15|          3|    3|          9|
    |input_shape_ce0               |  15|          3|    1|          3|
    |j_i_reg_204                   |   9|          2|   64|        128|
    |kernel_array_address0         |  15|          3|   15|         45|
    |kernel_array_ce0              |  15|          3|    1|          3|
    |kernel_shape_address0         |  21|          4|    3|         12|
    |kernel_shape_ce0              |  15|          3|    1|          3|
    |output_array_address0         |  33|          6|   15|         90|
    |output_array_address1         |  15|          3|   15|         45|
    |output_array_ce0              |  21|          4|    1|          4|
    |output_array_d0               |  27|          5|   32|        160|
    |output_array_we0              |  21|          4|    1|          4|
    |reg_296                       |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 512|        103|  476|       1299|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |  17|   0|   17|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter19                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter20                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter21                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter22                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter23                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter24                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter25                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter26                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter27                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter11                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter12                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter13                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter14                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter15                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter16                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter17                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter18                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter19                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter20                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter21                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter22                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter23                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter24                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter25                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter26                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter27                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9                    |   1|   0|    1|          0|
    |bias_array_load_reg_543                    |  32|   0|   32|          0|
    |exitcond_i3_reg_524                        |   1|   0|    1|          0|
    |exitcond_i5_reg_553                        |   1|   0|    1|          0|
    |exitcond_i_reg_600                         |   1|   0|    1|          0|
    |grp_k2c_affine_matmul_fu_263_ap_start_reg  |   1|   0|    1|          0|
    |grp_k2c_dot_2_fu_238_ap_start_reg          |   1|   0|    1|          0|
    |i_i1_reg_192                               |  64|   0|   64|          0|
    |i_i4_reg_216                               |  15|   0|   15|          0|
    |i_i_reg_227                                |  15|   0|   15|          0|
    |icmp_reg_500                               |   1|   0|    1|          0|
    |innerdim_reg_590                           |  64|   0|   64|          0|
    |j_i_reg_204                                |  64|   0|   64|          0|
    |j_reg_528                                  |  64|   0|   64|          0|
    |outcols_reg_579                            |  64|   0|   64|          0|
    |output_array_addr_1_reg_538                |  15|   0|   15|          0|
    |output_array_addr_2_reg_562                |  15|   0|   15|          0|
    |output_array_addr_reg_609                  |  15|   0|   15|          0|
    |outrows_reg_573                            |  64|   0|   64|          0|
    |outsize_reg_595                            |  64|   0|   64|          0|
    |reg_296                                    |  32|   0|   32|          0|
    |reg_302                                    |  32|   0|   32|          0|
    |reg_307                                    |  32|   0|   32|          0|
    |reg_312                                    |  32|   0|   32|          0|
    |tmp_67_reg_519                             |  16|   0|   16|          0|
    |tmp_9_reg_495                              |  64|   0|   64|          0|
    |exitcond_i5_reg_553                        |  64|  32|    1|          0|
    |exitcond_i_reg_600                         |  64|  32|    1|          0|
    |output_array_addr_2_reg_562                |  64|  32|   15|          0|
    |output_array_addr_reg_609                  |  64|  32|   15|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |1100| 128|  876|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |     k2c_dense     | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |     k2c_dense     | return value |
|ap_start               |  in |    1| ap_ctrl_hs |     k2c_dense     | return value |
|ap_done                | out |    1| ap_ctrl_hs |     k2c_dense     | return value |
|ap_idle                | out |    1| ap_ctrl_hs |     k2c_dense     | return value |
|ap_ready               | out |    1| ap_ctrl_hs |     k2c_dense     | return value |
|output_array_address0  | out |   15|  ap_memory |    output_array   |     array    |
|output_array_ce0       | out |    1|  ap_memory |    output_array   |     array    |
|output_array_we0       | out |    1|  ap_memory |    output_array   |     array    |
|output_array_d0        | out |   32|  ap_memory |    output_array   |     array    |
|output_array_q0        |  in |   32|  ap_memory |    output_array   |     array    |
|output_array_address1  | out |   15|  ap_memory |    output_array   |     array    |
|output_array_ce1       | out |    1|  ap_memory |    output_array   |     array    |
|output_array_we1       | out |    1|  ap_memory |    output_array   |     array    |
|output_array_d1        | out |   32|  ap_memory |    output_array   |     array    |
|output_array_q1        |  in |   32|  ap_memory |    output_array   |     array    |
|output_numel_read      |  in |   64|   ap_none  | output_numel_read |    scalar    |
|input_array_address0   | out |   15|  ap_memory |    input_array    |     array    |
|input_array_ce0        | out |    1|  ap_memory |    input_array    |     array    |
|input_array_q0         |  in |   32|  ap_memory |    input_array    |     array    |
|input_ndim_read        |  in |   64|   ap_none  |  input_ndim_read  |    scalar    |
|input_numel_read       |  in |   64|   ap_none  |  input_numel_read |    scalar    |
|input_shape_address0   | out |    3|  ap_memory |    input_shape    |     array    |
|input_shape_ce0        | out |    1|  ap_memory |    input_shape    |     array    |
|input_shape_q0         |  in |   64|  ap_memory |    input_shape    |     array    |
|kernel_array_address0  | out |   15|  ap_memory |    kernel_array   |     array    |
|kernel_array_ce0       | out |    1|  ap_memory |    kernel_array   |     array    |
|kernel_array_q0        |  in |   32|  ap_memory |    kernel_array   |     array    |
|kernel_ndim_read       |  in |   64|   ap_none  |  kernel_ndim_read |    scalar    |
|kernel_numel_read      |  in |   64|   ap_none  | kernel_numel_read |    scalar    |
|kernel_shape_address0  | out |    3|  ap_memory |    kernel_shape   |     array    |
|kernel_shape_ce0       | out |    1|  ap_memory |    kernel_shape   |     array    |
|kernel_shape_q0        |  in |   64|  ap_memory |    kernel_shape   |     array    |
|bias_array_address0    | out |   15|  ap_memory |     bias_array    |     array    |
|bias_array_ce0         | out |    1|  ap_memory |     bias_array    |     array    |
|bias_array_q0          |  in |   32|  ap_memory |     bias_array    |     array    |
|bias_numel_read        |  in |   64|   ap_none  |  bias_numel_read  |    scalar    |
+-----------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 7
  * Pipeline-1: initiation interval (II) = 1, depth = 28
  * Pipeline-2: initiation interval (II) = 1, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 72
* Pipeline : 3
  Pipeline-0 : II = 6, D = 7, States = { 4 5 6 7 8 9 10 }
  Pipeline-1 : II = 1, D = 28, States = { 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
  Pipeline-2 : II = 1, D = 28, States = { 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp)
	41  / (tmp)
2 --> 
	3  / true
3 --> 
	4  / (tmp_i2)
	12  / (!tmp_i2)
4 --> 
	11  / (exitcond_i3)
	5  / (!exitcond_i3)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	4  / true
11 --> 
	3  / true
12 --> 
	40  / (exitcond_i5)
	13  / (!exitcond_i5)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	12  / true
40 --> 
	72  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	72  / (exitcond_i)
	45  / (!exitcond_i)
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	44  / true
72 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.14>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%bias_numel_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %bias_numel_read)"   --->   Operation 73 'read' 'bias_numel_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%kernel_numel_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_numel_read)"   --->   Operation 74 'read' 'kernel_numel_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%kernel_ndim_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_ndim_read)"   --->   Operation 75 'read' 'kernel_ndim_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%input_numel_read_3 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_numel_read)"   --->   Operation 76 'read' 'input_numel_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%input_ndim_read_3 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_ndim_read)"   --->   Operation 77 'read' 'input_ndim_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%output_numel_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %output_numel_read)"   --->   Operation 78 'read' 'output_numel_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (2.34ns)   --->   "%tmp = icmp ult i64 %input_ndim_read_3, 3" [../../../../Downloads/WebModel.c:8]   --->   Operation 79 'icmp' 'tmp' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv, label %3" [../../../../Downloads/WebModel.c:8]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (2.99ns)   --->   "%tmp_9 = add i64 %input_ndim_read_3, -1" [../../../../Downloads/WebModel.c:21]   --->   Operation 81 'add' 'tmp_9' <Predicate = (!tmp)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [2/2] (0.00ns)   --->   "call fastcc void @k2c_dot.2([26000 x float]* %output_array, [26000 x float]* %input_array, i64 %input_ndim_read_3, i64 %input_numel_read_3, [5 x i64]* %input_shape, [26000 x float]* %kernel_array, i64 %kernel_ndim_read_2, i64 %kernel_numel_read_2, [5 x i64]* %kernel_shape, i64 %tmp_9)" [../../../../Downloads/WebModel.c:26]   --->   Operation 82 'call' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_66 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %input_ndim_read_3, i32 1, i32 63)" [../../../../Downloads/WebModel.c:9]   --->   Operation 83 'partselect' 'tmp_66' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (2.34ns)   --->   "%icmp = icmp ne i63 %tmp_66, 0" [../../../../Downloads/WebModel.c:9]   --->   Operation 84 'icmp' 'icmp' <Predicate = (tmp)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%input_shape_addr = getelementptr [5 x i64]* %input_shape, i64 0, i64 0" [../../../../Downloads/WebModel.c:9]   --->   Operation 85 'getelementptr' 'input_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 86 [2/2] (1.75ns)   --->   "%input_shape_load = load i64* %input_shape_addr, align 8" [../../../../Downloads/WebModel.c:9]   --->   Operation 86 'load' 'input_shape_load' <Predicate = (tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%kernel_shape_addr = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 1" [../../../../Downloads/WebModel.c:10]   --->   Operation 87 'getelementptr' 'kernel_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 88 [2/2] (1.75ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [../../../../Downloads/WebModel.c:10]   --->   Operation 88 'load' 'outcols' <Predicate = (tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 89 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dot.2([26000 x float]* %output_array, [26000 x float]* %input_array, i64 %input_ndim_read_3, i64 %input_numel_read_3, [5 x i64]* %input_shape, [26000 x float]* %kernel_array, i64 %kernel_ndim_read_2, i64 %kernel_numel_read_2, [5 x i64]* %kernel_shape, i64 %tmp_9)" [../../../../Downloads/WebModel.c:26]   --->   Operation 89 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 90 [1/1] (1.35ns)   --->   "br label %4" [../../../../Downloads/WebModel.c:249->../../../../Downloads/WebModel.c:27]   --->   Operation 90 'br' <Predicate = true> <Delay = 1.35>

State 3 <SV = 2> <Delay = 3.14>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%i_i1 = phi i64 [ 0, %3 ], [ %i_25, %6 ]"   --->   Operation 91 'phi' 'i_i1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (2.34ns)   --->   "%tmp_i2 = icmp ult i64 %i_i1, %output_numel_read_2" [../../../../Downloads/WebModel.c:249->../../../../Downloads/WebModel.c:27]   --->   Operation 92 'icmp' 'tmp_i2' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %tmp_i2, label %.preheader.i.preheader, label %k2c_bias_add.exit.preheader" [../../../../Downloads/WebModel.c:249->../../../../Downloads/WebModel.c:27]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_67 = trunc i64 %i_i1 to i16" [../../../../Downloads/WebModel.c:249->../../../../Downloads/WebModel.c:27]   --->   Operation 94 'trunc' 'tmp_67' <Predicate = (tmp_i2)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.35ns)   --->   "br label %.preheader.i" [../../../../Downloads/WebModel.c:250->../../../../Downloads/WebModel.c:27]   --->   Operation 95 'br' <Predicate = (tmp_i2)> <Delay = 1.35>
ST_3 : Operation 96 [1/1] (1.35ns)   --->   "br label %k2c_bias_add.exit" [../../../../Downloads/WebModel.c:45->../../../../Downloads/WebModel.c:31]   --->   Operation 96 'br' <Predicate = (!tmp_i2)> <Delay = 1.35>

State 4 <SV = 3> <Delay = 3.14>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%j_i = phi i64 [ %j, %5 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 97 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (2.34ns)   --->   "%exitcond_i3 = icmp eq i64 %j_i, %bias_numel_read_2" [../../../../Downloads/WebModel.c:250->../../../../Downloads/WebModel.c:27]   --->   Operation 98 'icmp' 'exitcond_i3' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (2.99ns)   --->   "%j = add i64 %j_i, 1" [../../../../Downloads/WebModel.c:250->../../../../Downloads/WebModel.c:27]   --->   Operation 99 'add' 'j' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %exitcond_i3, label %6, label %5" [../../../../Downloads/WebModel.c:250->../../../../Downloads/WebModel.c:27]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_68 = trunc i64 %j_i to i16" [../../../../Downloads/WebModel.c:250->../../../../Downloads/WebModel.c:27]   --->   Operation 101 'trunc' 'tmp_68' <Predicate = (!exitcond_i3)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%bias_array_addr = getelementptr [26000 x float]* %bias_array, i64 0, i64 %j_i" [../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27]   --->   Operation 102 'getelementptr' 'bias_array_addr' <Predicate = (!exitcond_i3)> <Delay = 0.00>
ST_4 : Operation 103 [2/2] (2.77ns)   --->   "%bias_array_load = load float* %bias_array_addr, align 4" [../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27]   --->   Operation 103 'load' 'bias_array_load' <Predicate = (!exitcond_i3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_4 : Operation 104 [1/1] (1.84ns)   --->   "%tmp_i_52 = add i16 %tmp_68, %tmp_67" [../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27]   --->   Operation 104 'add' 'tmp_i_52' <Predicate = (!exitcond_i3)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i16 %tmp_i_52 to i64" [../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27]   --->   Operation 105 'zext' 'tmp_i_cast' <Predicate = (!exitcond_i3)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%output_array_addr_1 = getelementptr [26000 x float]* %output_array, i64 0, i64 %tmp_i_cast" [../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27]   --->   Operation 106 'getelementptr' 'output_array_addr_1' <Predicate = (!exitcond_i3)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 107 [1/2] (2.77ns)   --->   "%bias_array_load = load float* %bias_array_addr, align 4" [../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27]   --->   Operation 107 'load' 'bias_array_load' <Predicate = (!exitcond_i3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 108 [2/2] (2.77ns)   --->   "%output_array_load_1 = load float* %output_array_addr_1, align 4" [../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27]   --->   Operation 108 'load' 'output_array_load_1' <Predicate = (!exitcond_i3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 6 <SV = 5> <Delay = 9.28>
ST_6 : Operation 109 [1/2] (2.77ns)   --->   "%output_array_load_1 = load float* %output_array_addr_1, align 4" [../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27]   --->   Operation 109 'load' 'output_array_load_1' <Predicate = (!exitcond_i3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_6 : Operation 110 [5/5] (6.51ns)   --->   "%tmp_10_i = fadd float %output_array_load_1, %bias_array_load" [../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27]   --->   Operation 110 'fadd' 'tmp_10_i' <Predicate = (!exitcond_i3)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.51>
ST_7 : Operation 111 [4/5] (6.51ns)   --->   "%tmp_10_i = fadd float %output_array_load_1, %bias_array_load" [../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27]   --->   Operation 111 'fadd' 'tmp_10_i' <Predicate = (!exitcond_i3)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.51>
ST_8 : Operation 112 [3/5] (6.51ns)   --->   "%tmp_10_i = fadd float %output_array_load_1, %bias_array_load" [../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27]   --->   Operation 112 'fadd' 'tmp_10_i' <Predicate = (!exitcond_i3)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.51>
ST_9 : Operation 113 [2/5] (6.51ns)   --->   "%tmp_10_i = fadd float %output_array_load_1, %bias_array_load" [../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27]   --->   Operation 113 'fadd' 'tmp_10_i' <Predicate = (!exitcond_i3)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 9.28>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_46_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str20)" [../../../../Downloads/WebModel.c:250->../../../../Downloads/WebModel.c:27]   --->   Operation 114 'specregionbegin' 'tmp_46_i' <Predicate = (!exitcond_i3)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [../../../../Downloads/WebModel.c:251->../../../../Downloads/WebModel.c:27]   --->   Operation 115 'specpipeline' <Predicate = (!exitcond_i3)> <Delay = 0.00>
ST_10 : Operation 116 [1/5] (6.51ns)   --->   "%tmp_10_i = fadd float %output_array_load_1, %bias_array_load" [../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27]   --->   Operation 116 'fadd' 'tmp_10_i' <Predicate = (!exitcond_i3)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (2.77ns)   --->   "store float %tmp_10_i, float* %output_array_addr_1, align 4" [../../../../Downloads/WebModel.c:252->../../../../Downloads/WebModel.c:27]   --->   Operation 117 'store' <Predicate = (!exitcond_i3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str20, i32 %tmp_46_i)" [../../../../Downloads/WebModel.c:253->../../../../Downloads/WebModel.c:27]   --->   Operation 118 'specregionend' 'empty_53' <Predicate = (!exitcond_i3)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "br label %.preheader.i" [../../../../Downloads/WebModel.c:250->../../../../Downloads/WebModel.c:27]   --->   Operation 119 'br' <Predicate = (!exitcond_i3)> <Delay = 0.00>

State 11 <SV = 4> <Delay = 2.99>
ST_11 : Operation 120 [1/1] (2.99ns)   --->   "%i_25 = add i64 %i_i1, %bias_numel_read_2" [../../../../Downloads/WebModel.c:249->../../../../Downloads/WebModel.c:27]   --->   Operation 120 'add' 'i_25' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "br label %4" [../../../../Downloads/WebModel.c:249->../../../../Downloads/WebModel.c:27]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 3> <Delay = 3.14>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%i_i4 = phi i15 [ %i_52, %7 ], [ 0, %k2c_bias_add.exit.preheader ]"   --->   Operation 122 'phi' 'i_i4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%i_i4_cast = zext i15 %i_i4 to i64" [../../../../Downloads/WebModel.c:45->../../../../Downloads/WebModel.c:31]   --->   Operation 123 'zext' 'i_i4_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (2.34ns)   --->   "%exitcond_i5 = icmp eq i64 %i_i4_cast, %output_numel_read_2" [../../../../Downloads/WebModel.c:45->../../../../Downloads/WebModel.c:31]   --->   Operation 124 'icmp' 'exitcond_i5' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 125 [1/1] (1.82ns)   --->   "%i_52 = add i15 %i_i4, 1" [../../../../Downloads/WebModel.c:45->../../../../Downloads/WebModel.c:31]   --->   Operation 125 'add' 'i_52' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %exitcond_i5, label %k2c_sigmoid_func.exit.loopexit, label %7" [../../../../Downloads/WebModel.c:45->../../../../Downloads/WebModel.c:31]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%output_array_addr_2 = getelementptr [26000 x float]* %output_array, i64 0, i64 %i_i4_cast" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:31]   --->   Operation 127 'getelementptr' 'output_array_addr_2' <Predicate = (!exitcond_i5)> <Delay = 0.00>
ST_12 : Operation 128 [2/2] (2.77ns)   --->   "%output_array_load_2 = load float* %output_array_addr_2, align 4" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:31]   --->   Operation 128 'load' 'output_array_load_2' <Predicate = (!exitcond_i5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 13 <SV = 4> <Delay = 2.77>
ST_13 : Operation 129 [1/2] (2.77ns)   --->   "%output_array_load_2 = load float* %output_array_addr_2, align 4" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:31]   --->   Operation 129 'load' 'output_array_load_2' <Predicate = (!exitcond_i5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 14 <SV = 5> <Delay = 7.85>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_to_int_i9 = bitcast float %output_array_load_2 to i32" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:31]   --->   Operation 130 'bitcast' 'tmp_to_int_i9' <Predicate = (!exitcond_i5)> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.80ns)   --->   "%tmp_neg_i1 = xor i32 %tmp_to_int_i9, -2147483648" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:31]   --->   Operation 131 'xor' 'tmp_neg_i1' <Predicate = (!exitcond_i5)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_i1 = bitcast i32 %tmp_neg_i1 to float" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:31]   --->   Operation 132 'bitcast' 'tmp_i1' <Predicate = (!exitcond_i5)> <Delay = 0.00>
ST_14 : Operation 133 [8/8] (7.04ns)   --->   "%tmp_4_i1 = call float @llvm.exp.f32(float %tmp_i1)" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:31]   --->   Operation 133 'fexp' 'tmp_4_i1' <Predicate = (!exitcond_i5)> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 6> <Delay = 7.04>
ST_15 : Operation 134 [7/8] (7.04ns)   --->   "%tmp_4_i1 = call float @llvm.exp.f32(float %tmp_i1)" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:31]   --->   Operation 134 'fexp' 'tmp_4_i1' <Predicate = (!exitcond_i5)> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 7> <Delay = 7.04>
ST_16 : Operation 135 [6/8] (7.04ns)   --->   "%tmp_4_i1 = call float @llvm.exp.f32(float %tmp_i1)" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:31]   --->   Operation 135 'fexp' 'tmp_4_i1' <Predicate = (!exitcond_i5)> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 8> <Delay = 7.04>
ST_17 : Operation 136 [5/8] (7.04ns)   --->   "%tmp_4_i1 = call float @llvm.exp.f32(float %tmp_i1)" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:31]   --->   Operation 136 'fexp' 'tmp_4_i1' <Predicate = (!exitcond_i5)> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 9> <Delay = 7.04>
ST_18 : Operation 137 [4/8] (7.04ns)   --->   "%tmp_4_i1 = call float @llvm.exp.f32(float %tmp_i1)" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:31]   --->   Operation 137 'fexp' 'tmp_4_i1' <Predicate = (!exitcond_i5)> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 10> <Delay = 7.04>
ST_19 : Operation 138 [3/8] (7.04ns)   --->   "%tmp_4_i1 = call float @llvm.exp.f32(float %tmp_i1)" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:31]   --->   Operation 138 'fexp' 'tmp_4_i1' <Predicate = (!exitcond_i5)> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 11> <Delay = 7.04>
ST_20 : Operation 139 [2/8] (7.04ns)   --->   "%tmp_4_i1 = call float @llvm.exp.f32(float %tmp_i1)" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:31]   --->   Operation 139 'fexp' 'tmp_4_i1' <Predicate = (!exitcond_i5)> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 12> <Delay = 7.04>
ST_21 : Operation 140 [1/8] (7.04ns)   --->   "%tmp_4_i1 = call float @llvm.exp.f32(float %tmp_i1)" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:31]   --->   Operation 140 'fexp' 'tmp_4_i1' <Predicate = (!exitcond_i5)> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 13> <Delay = 6.51>
ST_22 : Operation 141 [5/5] (6.51ns)   --->   "%tmp_5_i1 = fadd float %tmp_4_i1, 1.000000e+00" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:31]   --->   Operation 141 'fadd' 'tmp_5_i1' <Predicate = (!exitcond_i5)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 14> <Delay = 6.51>
ST_23 : Operation 142 [4/5] (6.51ns)   --->   "%tmp_5_i1 = fadd float %tmp_4_i1, 1.000000e+00" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:31]   --->   Operation 142 'fadd' 'tmp_5_i1' <Predicate = (!exitcond_i5)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 15> <Delay = 6.51>
ST_24 : Operation 143 [3/5] (6.51ns)   --->   "%tmp_5_i1 = fadd float %tmp_4_i1, 1.000000e+00" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:31]   --->   Operation 143 'fadd' 'tmp_5_i1' <Predicate = (!exitcond_i5)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 16> <Delay = 6.51>
ST_25 : Operation 144 [2/5] (6.51ns)   --->   "%tmp_5_i1 = fadd float %tmp_4_i1, 1.000000e+00" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:31]   --->   Operation 144 'fadd' 'tmp_5_i1' <Predicate = (!exitcond_i5)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 17> <Delay = 6.51>
ST_26 : Operation 145 [1/5] (6.51ns)   --->   "%tmp_5_i1 = fadd float %tmp_4_i1, 1.000000e+00" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:31]   --->   Operation 145 'fadd' 'tmp_5_i1' <Predicate = (!exitcond_i5)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 18> <Delay = 7.20>
ST_27 : Operation 146 [12/12] (7.20ns)   --->   "%tmp_6_i1 = fdiv float 1.000000e+00, %tmp_5_i1" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:31]   --->   Operation 146 'fdiv' 'tmp_6_i1' <Predicate = (!exitcond_i5)> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 19> <Delay = 7.20>
ST_28 : Operation 147 [11/12] (7.20ns)   --->   "%tmp_6_i1 = fdiv float 1.000000e+00, %tmp_5_i1" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:31]   --->   Operation 147 'fdiv' 'tmp_6_i1' <Predicate = (!exitcond_i5)> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 20> <Delay = 7.20>
ST_29 : Operation 148 [10/12] (7.20ns)   --->   "%tmp_6_i1 = fdiv float 1.000000e+00, %tmp_5_i1" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:31]   --->   Operation 148 'fdiv' 'tmp_6_i1' <Predicate = (!exitcond_i5)> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 21> <Delay = 7.20>
ST_30 : Operation 149 [9/12] (7.20ns)   --->   "%tmp_6_i1 = fdiv float 1.000000e+00, %tmp_5_i1" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:31]   --->   Operation 149 'fdiv' 'tmp_6_i1' <Predicate = (!exitcond_i5)> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 22> <Delay = 7.20>
ST_31 : Operation 150 [8/12] (7.20ns)   --->   "%tmp_6_i1 = fdiv float 1.000000e+00, %tmp_5_i1" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:31]   --->   Operation 150 'fdiv' 'tmp_6_i1' <Predicate = (!exitcond_i5)> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 23> <Delay = 7.20>
ST_32 : Operation 151 [7/12] (7.20ns)   --->   "%tmp_6_i1 = fdiv float 1.000000e+00, %tmp_5_i1" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:31]   --->   Operation 151 'fdiv' 'tmp_6_i1' <Predicate = (!exitcond_i5)> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 24> <Delay = 7.20>
ST_33 : Operation 152 [6/12] (7.20ns)   --->   "%tmp_6_i1 = fdiv float 1.000000e+00, %tmp_5_i1" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:31]   --->   Operation 152 'fdiv' 'tmp_6_i1' <Predicate = (!exitcond_i5)> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 25> <Delay = 7.20>
ST_34 : Operation 153 [5/12] (7.20ns)   --->   "%tmp_6_i1 = fdiv float 1.000000e+00, %tmp_5_i1" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:31]   --->   Operation 153 'fdiv' 'tmp_6_i1' <Predicate = (!exitcond_i5)> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 26> <Delay = 7.20>
ST_35 : Operation 154 [4/12] (7.20ns)   --->   "%tmp_6_i1 = fdiv float 1.000000e+00, %tmp_5_i1" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:31]   --->   Operation 154 'fdiv' 'tmp_6_i1' <Predicate = (!exitcond_i5)> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 27> <Delay = 7.20>
ST_36 : Operation 155 [3/12] (7.20ns)   --->   "%tmp_6_i1 = fdiv float 1.000000e+00, %tmp_5_i1" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:31]   --->   Operation 155 'fdiv' 'tmp_6_i1' <Predicate = (!exitcond_i5)> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 28> <Delay = 7.20>
ST_37 : Operation 156 [2/12] (7.20ns)   --->   "%tmp_6_i1 = fdiv float 1.000000e+00, %tmp_5_i1" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:31]   --->   Operation 156 'fdiv' 'tmp_6_i1' <Predicate = (!exitcond_i5)> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 29> <Delay = 7.20>
ST_38 : Operation 157 [1/12] (7.20ns)   --->   "%tmp_6_i1 = fdiv float 1.000000e+00, %tmp_5_i1" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:31]   --->   Operation 157 'fdiv' 'tmp_6_i1' <Predicate = (!exitcond_i5)> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 30> <Delay = 2.77>
ST_39 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_2_i6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [../../../../Downloads/WebModel.c:45->../../../../Downloads/WebModel.c:31]   --->   Operation 158 'specregionbegin' 'tmp_2_i6' <Predicate = (!exitcond_i5)> <Delay = 0.00>
ST_39 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [../../../../Downloads/WebModel.c:46->../../../../Downloads/WebModel.c:31]   --->   Operation 159 'specpipeline' <Predicate = (!exitcond_i5)> <Delay = 0.00>
ST_39 : Operation 160 [1/1] (2.77ns)   --->   "store float %tmp_6_i1, float* %output_array_addr_2, align 4" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:31]   --->   Operation 160 'store' <Predicate = (!exitcond_i5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_39 : Operation 161 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_2_i6)" [../../../../Downloads/WebModel.c:48->../../../../Downloads/WebModel.c:31]   --->   Operation 161 'specregionend' 'empty_54' <Predicate = (!exitcond_i5)> <Delay = 0.00>
ST_39 : Operation 162 [1/1] (0.00ns)   --->   "br label %k2c_bias_add.exit" [../../../../Downloads/WebModel.c:45->../../../../Downloads/WebModel.c:31]   --->   Operation 162 'br' <Predicate = (!exitcond_i5)> <Delay = 0.00>

State 40 <SV = 4> <Delay = 0.00>
ST_40 : Operation 163 [1/1] (0.00ns)   --->   "br label %k2c_sigmoid_func.exit"   --->   Operation 163 'br' <Predicate = true> <Delay = 0.00>

State 41 <SV = 1> <Delay = 2.58>
ST_41 : Operation 164 [1/2] (1.75ns)   --->   "%input_shape_load = load i64* %input_shape_addr, align 8" [../../../../Downloads/WebModel.c:9]   --->   Operation 164 'load' 'input_shape_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_41 : Operation 165 [1/1] (0.83ns)   --->   "%outrows = select i1 %icmp, i64 %input_shape_load, i64 1" [../../../../Downloads/WebModel.c:9]   --->   Operation 165 'select' 'outrows' <Predicate = true> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 166 [1/2] (1.75ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [../../../../Downloads/WebModel.c:10]   --->   Operation 166 'load' 'outcols' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_41 : Operation 167 [1/1] (0.00ns)   --->   "%kernel_shape_addr_1 = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 0" [../../../../Downloads/WebModel.c:11]   --->   Operation 167 'getelementptr' 'kernel_shape_addr_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 168 [2/2] (1.75ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [../../../../Downloads/WebModel.c:11]   --->   Operation 168 'load' 'innerdim' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 42 <SV = 2> <Delay = 8.60>
ST_42 : Operation 169 [1/2] (1.75ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [../../../../Downloads/WebModel.c:11]   --->   Operation 169 'load' 'innerdim' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_42 : Operation 170 [2/2] (8.60ns)   --->   "%outsize = mul i64 %outcols, %outrows" [../../../../Downloads/WebModel.c:12]   --->   Operation 170 'mul' 'outsize' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 171 [2/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul([26000 x float]* %output_array, [26000 x float]* %input_array, [26000 x float]* %kernel_array, [26000 x float]* %bias_array, i64 %outrows, i64 %outcols, i64 %innerdim)" [../../../../Downloads/WebModel.c:13]   --->   Operation 171 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 3> <Delay = 8.60>
ST_43 : Operation 172 [1/2] (8.60ns)   --->   "%outsize = mul i64 %outcols, %outrows" [../../../../Downloads/WebModel.c:12]   --->   Operation 172 'mul' 'outsize' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 173 [1/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul([26000 x float]* %output_array, [26000 x float]* %input_array, [26000 x float]* %kernel_array, [26000 x float]* %bias_array, i64 %outrows, i64 %outcols, i64 %innerdim)" [../../../../Downloads/WebModel.c:13]   --->   Operation 173 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 174 [1/1] (1.35ns)   --->   "br label %1" [../../../../Downloads/WebModel.c:45->../../../../Downloads/WebModel.c:18]   --->   Operation 174 'br' <Predicate = true> <Delay = 1.35>

State 44 <SV = 4> <Delay = 3.14>
ST_44 : Operation 175 [1/1] (0.00ns)   --->   "%i_i = phi i15 [ 0, %_ifconv ], [ %i, %2 ]"   --->   Operation 175 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 176 [1/1] (0.00ns)   --->   "%i_i_cast = zext i15 %i_i to i64" [../../../../Downloads/WebModel.c:45->../../../../Downloads/WebModel.c:18]   --->   Operation 176 'zext' 'i_i_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 177 [1/1] (2.34ns)   --->   "%exitcond_i = icmp eq i64 %i_i_cast, %outsize" [../../../../Downloads/WebModel.c:45->../../../../Downloads/WebModel.c:18]   --->   Operation 177 'icmp' 'exitcond_i' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 178 [1/1] (1.82ns)   --->   "%i = add i15 %i_i, 1" [../../../../Downloads/WebModel.c:45->../../../../Downloads/WebModel.c:18]   --->   Operation 178 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 179 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %k2c_sigmoid_func.exit.loopexit10, label %2" [../../../../Downloads/WebModel.c:45->../../../../Downloads/WebModel.c:18]   --->   Operation 179 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 180 [1/1] (0.00ns)   --->   "%output_array_addr = getelementptr [26000 x float]* %output_array, i64 0, i64 %i_i_cast" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:18]   --->   Operation 180 'getelementptr' 'output_array_addr' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_44 : Operation 181 [2/2] (2.77ns)   --->   "%output_array_load = load float* %output_array_addr, align 4" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:18]   --->   Operation 181 'load' 'output_array_load' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 45 <SV = 5> <Delay = 2.77>
ST_45 : Operation 182 [1/2] (2.77ns)   --->   "%output_array_load = load float* %output_array_addr, align 4" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:18]   --->   Operation 182 'load' 'output_array_load' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 46 <SV = 6> <Delay = 7.85>
ST_46 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_to_int_i = bitcast float %output_array_load to i32" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:18]   --->   Operation 183 'bitcast' 'tmp_to_int_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_46 : Operation 184 [1/1] (0.80ns)   --->   "%tmp_neg_i = xor i32 %tmp_to_int_i, -2147483648" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:18]   --->   Operation 184 'xor' 'tmp_neg_i' <Predicate = (!exitcond_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_i = bitcast i32 %tmp_neg_i to float" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:18]   --->   Operation 185 'bitcast' 'tmp_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_46 : Operation 186 [8/8] (7.04ns)   --->   "%tmp_4_i = call float @llvm.exp.f32(float %tmp_i)" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:18]   --->   Operation 186 'fexp' 'tmp_4_i' <Predicate = (!exitcond_i)> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 7> <Delay = 7.04>
ST_47 : Operation 187 [7/8] (7.04ns)   --->   "%tmp_4_i = call float @llvm.exp.f32(float %tmp_i)" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:18]   --->   Operation 187 'fexp' 'tmp_4_i' <Predicate = (!exitcond_i)> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 8> <Delay = 7.04>
ST_48 : Operation 188 [6/8] (7.04ns)   --->   "%tmp_4_i = call float @llvm.exp.f32(float %tmp_i)" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:18]   --->   Operation 188 'fexp' 'tmp_4_i' <Predicate = (!exitcond_i)> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 9> <Delay = 7.04>
ST_49 : Operation 189 [5/8] (7.04ns)   --->   "%tmp_4_i = call float @llvm.exp.f32(float %tmp_i)" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:18]   --->   Operation 189 'fexp' 'tmp_4_i' <Predicate = (!exitcond_i)> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 10> <Delay = 7.04>
ST_50 : Operation 190 [4/8] (7.04ns)   --->   "%tmp_4_i = call float @llvm.exp.f32(float %tmp_i)" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:18]   --->   Operation 190 'fexp' 'tmp_4_i' <Predicate = (!exitcond_i)> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 11> <Delay = 7.04>
ST_51 : Operation 191 [3/8] (7.04ns)   --->   "%tmp_4_i = call float @llvm.exp.f32(float %tmp_i)" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:18]   --->   Operation 191 'fexp' 'tmp_4_i' <Predicate = (!exitcond_i)> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 12> <Delay = 7.04>
ST_52 : Operation 192 [2/8] (7.04ns)   --->   "%tmp_4_i = call float @llvm.exp.f32(float %tmp_i)" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:18]   --->   Operation 192 'fexp' 'tmp_4_i' <Predicate = (!exitcond_i)> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 13> <Delay = 7.04>
ST_53 : Operation 193 [1/8] (7.04ns)   --->   "%tmp_4_i = call float @llvm.exp.f32(float %tmp_i)" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:18]   --->   Operation 193 'fexp' 'tmp_4_i' <Predicate = (!exitcond_i)> <Delay = 7.04> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 7> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 14> <Delay = 6.51>
ST_54 : Operation 194 [5/5] (6.51ns)   --->   "%tmp_5_i = fadd float %tmp_4_i, 1.000000e+00" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:18]   --->   Operation 194 'fadd' 'tmp_5_i' <Predicate = (!exitcond_i)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 15> <Delay = 6.51>
ST_55 : Operation 195 [4/5] (6.51ns)   --->   "%tmp_5_i = fadd float %tmp_4_i, 1.000000e+00" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:18]   --->   Operation 195 'fadd' 'tmp_5_i' <Predicate = (!exitcond_i)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 16> <Delay = 6.51>
ST_56 : Operation 196 [3/5] (6.51ns)   --->   "%tmp_5_i = fadd float %tmp_4_i, 1.000000e+00" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:18]   --->   Operation 196 'fadd' 'tmp_5_i' <Predicate = (!exitcond_i)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 17> <Delay = 6.51>
ST_57 : Operation 197 [2/5] (6.51ns)   --->   "%tmp_5_i = fadd float %tmp_4_i, 1.000000e+00" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:18]   --->   Operation 197 'fadd' 'tmp_5_i' <Predicate = (!exitcond_i)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 18> <Delay = 6.51>
ST_58 : Operation 198 [1/5] (6.51ns)   --->   "%tmp_5_i = fadd float %tmp_4_i, 1.000000e+00" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:18]   --->   Operation 198 'fadd' 'tmp_5_i' <Predicate = (!exitcond_i)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 19> <Delay = 7.20>
ST_59 : Operation 199 [12/12] (7.20ns)   --->   "%tmp_6_i = fdiv float 1.000000e+00, %tmp_5_i" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:18]   --->   Operation 199 'fdiv' 'tmp_6_i' <Predicate = (!exitcond_i)> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 20> <Delay = 7.20>
ST_60 : Operation 200 [11/12] (7.20ns)   --->   "%tmp_6_i = fdiv float 1.000000e+00, %tmp_5_i" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:18]   --->   Operation 200 'fdiv' 'tmp_6_i' <Predicate = (!exitcond_i)> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 21> <Delay = 7.20>
ST_61 : Operation 201 [10/12] (7.20ns)   --->   "%tmp_6_i = fdiv float 1.000000e+00, %tmp_5_i" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:18]   --->   Operation 201 'fdiv' 'tmp_6_i' <Predicate = (!exitcond_i)> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 22> <Delay = 7.20>
ST_62 : Operation 202 [9/12] (7.20ns)   --->   "%tmp_6_i = fdiv float 1.000000e+00, %tmp_5_i" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:18]   --->   Operation 202 'fdiv' 'tmp_6_i' <Predicate = (!exitcond_i)> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 23> <Delay = 7.20>
ST_63 : Operation 203 [8/12] (7.20ns)   --->   "%tmp_6_i = fdiv float 1.000000e+00, %tmp_5_i" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:18]   --->   Operation 203 'fdiv' 'tmp_6_i' <Predicate = (!exitcond_i)> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 24> <Delay = 7.20>
ST_64 : Operation 204 [7/12] (7.20ns)   --->   "%tmp_6_i = fdiv float 1.000000e+00, %tmp_5_i" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:18]   --->   Operation 204 'fdiv' 'tmp_6_i' <Predicate = (!exitcond_i)> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 25> <Delay = 7.20>
ST_65 : Operation 205 [6/12] (7.20ns)   --->   "%tmp_6_i = fdiv float 1.000000e+00, %tmp_5_i" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:18]   --->   Operation 205 'fdiv' 'tmp_6_i' <Predicate = (!exitcond_i)> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 26> <Delay = 7.20>
ST_66 : Operation 206 [5/12] (7.20ns)   --->   "%tmp_6_i = fdiv float 1.000000e+00, %tmp_5_i" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:18]   --->   Operation 206 'fdiv' 'tmp_6_i' <Predicate = (!exitcond_i)> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 27> <Delay = 7.20>
ST_67 : Operation 207 [4/12] (7.20ns)   --->   "%tmp_6_i = fdiv float 1.000000e+00, %tmp_5_i" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:18]   --->   Operation 207 'fdiv' 'tmp_6_i' <Predicate = (!exitcond_i)> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 28> <Delay = 7.20>
ST_68 : Operation 208 [3/12] (7.20ns)   --->   "%tmp_6_i = fdiv float 1.000000e+00, %tmp_5_i" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:18]   --->   Operation 208 'fdiv' 'tmp_6_i' <Predicate = (!exitcond_i)> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 29> <Delay = 7.20>
ST_69 : Operation 209 [2/12] (7.20ns)   --->   "%tmp_6_i = fdiv float 1.000000e+00, %tmp_5_i" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:18]   --->   Operation 209 'fdiv' 'tmp_6_i' <Predicate = (!exitcond_i)> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 30> <Delay = 7.20>
ST_70 : Operation 210 [1/12] (7.20ns)   --->   "%tmp_6_i = fdiv float 1.000000e+00, %tmp_5_i" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:18]   --->   Operation 210 'fdiv' 'tmp_6_i' <Predicate = (!exitcond_i)> <Delay = 7.20> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 7.20> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 31> <Delay = 2.77>
ST_71 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [../../../../Downloads/WebModel.c:45->../../../../Downloads/WebModel.c:18]   --->   Operation 211 'specregionbegin' 'tmp_2_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_71 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [../../../../Downloads/WebModel.c:46->../../../../Downloads/WebModel.c:18]   --->   Operation 212 'specpipeline' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_71 : Operation 213 [1/1] (2.77ns)   --->   "store float %tmp_6_i, float* %output_array_addr, align 4" [../../../../Downloads/WebModel.c:47->../../../../Downloads/WebModel.c:18]   --->   Operation 213 'store' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_71 : Operation 214 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_2_i)" [../../../../Downloads/WebModel.c:48->../../../../Downloads/WebModel.c:18]   --->   Operation 214 'specregionend' 'empty' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_71 : Operation 215 [1/1] (0.00ns)   --->   "br label %1" [../../../../Downloads/WebModel.c:45->../../../../Downloads/WebModel.c:18]   --->   Operation 215 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>

State 72 <SV = 5> <Delay = 0.00>
ST_72 : Operation 216 [1/1] (0.00ns)   --->   "br label %k2c_sigmoid_func.exit"   --->   Operation 216 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_72 : Operation 217 [1/1] (0.00ns)   --->   "ret void" [../../../../Downloads/WebModel.c:33]   --->   Operation 217 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ output_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_ndim_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_ndim_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dense_71_fwork]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bias_numel_read_2   (read           ) [ 0011111111110000000000000000000000000000000000000000000000000000000000000]
kernel_numel_read_2 (read           ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000]
kernel_ndim_read_2  (read           ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000]
input_numel_read_3  (read           ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000]
input_ndim_read_3   (read           ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000]
output_numel_read_2 (read           ) [ 0011111111111111111111111111111111111111000000000000000000000000000000000]
tmp                 (icmp           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_80         (br             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9               (add            ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000]
tmp_66              (partselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
icmp                (icmp           ) [ 0000000000000000000000000000000000000000010000000000000000000000000000000]
input_shape_addr    (getelementptr  ) [ 0000000000000000000000000000000000000000010000000000000000000000000000000]
kernel_shape_addr   (getelementptr  ) [ 0000000000000000000000000000000000000000010000000000000000000000000000000]
StgValue_89         (call           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_90         (br             ) [ 0011111111110000000000000000000000000000000000000000000000000000000000000]
i_i1                (phi            ) [ 0001111111110000000000000000000000000000000000000000000000000000000000000]
tmp_i2              (icmp           ) [ 0001111111111111111111111111111111111111000000000000000000000000000000000]
StgValue_93         (br             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_67              (trunc          ) [ 0000111111100000000000000000000000000000000000000000000000000000000000000]
StgValue_95         (br             ) [ 0001111111110000000000000000000000000000000000000000000000000000000000000]
StgValue_96         (br             ) [ 0001111111111111111111111111111111111111000000000000000000000000000000000]
j_i                 (phi            ) [ 0000100000000000000000000000000000000000000000000000000000000000000000000]
exitcond_i3         (icmp           ) [ 0001111111110000000000000000000000000000000000000000000000000000000000000]
j                   (add            ) [ 0001111111110000000000000000000000000000000000000000000000000000000000000]
StgValue_100        (br             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_68              (trunc          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
bias_array_addr     (getelementptr  ) [ 0000010000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_52            (add            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_cast          (zext           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
output_array_addr_1 (getelementptr  ) [ 0000111111100000000000000000000000000000000000000000000000000000000000000]
bias_array_load     (load           ) [ 0000101111100000000000000000000000000000000000000000000000000000000000000]
output_array_load_1 (load           ) [ 0000100111100000000000000000000000000000000000000000000000000000000000000]
tmp_46_i            (specregionbegin) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_115        (specpipeline   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10_i            (fadd           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_117        (store          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
empty_53            (specregionend  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_119        (br             ) [ 0001111111110000000000000000000000000000000000000000000000000000000000000]
i_25                (add            ) [ 0011111111110000000000000000000000000000000000000000000000000000000000000]
StgValue_121        (br             ) [ 0011111111110000000000000000000000000000000000000000000000000000000000000]
i_i4                (phi            ) [ 0000000000001000000000000000000000000000000000000000000000000000000000000]
i_i4_cast           (zext           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond_i5         (icmp           ) [ 0000000000001111111111111111111111111111000000000000000000000000000000000]
i_52                (add            ) [ 0001000000001111111111111111111111111111000000000000000000000000000000000]
StgValue_126        (br             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
output_array_addr_2 (getelementptr  ) [ 0000000000001111111111111111111111111111000000000000000000000000000000000]
output_array_load_2 (load           ) [ 0000000000001010000000000000000000000000000000000000000000000000000000000]
tmp_to_int_i9       (bitcast        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_neg_i1          (xor            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i1              (bitcast        ) [ 0000000000001001111111000000000000000000000000000000000000000000000000000]
tmp_4_i1            (fexp           ) [ 0000000000001000000000111110000000000000000000000000000000000000000000000]
tmp_5_i1            (fadd           ) [ 0000000000001000000000000001111111111110000000000000000000000000000000000]
tmp_6_i1            (fdiv           ) [ 0000000000001000000000000000000000000001000000000000000000000000000000000]
tmp_2_i6            (specregionbegin) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_159        (specpipeline   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_160        (store          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
empty_54            (specregionend  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_162        (br             ) [ 0001000000001111111111111111111111111111000000000000000000000000000000000]
StgValue_163        (br             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
input_shape_load    (load           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
outrows             (select         ) [ 0000000000000000000000000000000000000000001100000000000000000000000000000]
outcols             (load           ) [ 0000000000000000000000000000000000000000001100000000000000000000000000000]
kernel_shape_addr_1 (getelementptr  ) [ 0000000000000000000000000000000000000000001000000000000000000000000000000]
innerdim            (load           ) [ 0000000000000000000000000000000000000000000100000000000000000000000000000]
outsize             (mul            ) [ 0000000000000000000000000000000000000000000011111111111111111111111111110]
StgValue_173        (call           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_174        (br             ) [ 0000000000000000000000000000000000000000000111111111111111111111111111110]
i_i                 (phi            ) [ 0000000000000000000000000000000000000000000010000000000000000000000000000]
i_i_cast            (zext           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond_i          (icmp           ) [ 0000000000000000000000000000000000000000000011111111111111111111111111110]
i                   (add            ) [ 0000000000000000000000000000000000000000000111111111111111111111111111110]
StgValue_179        (br             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
output_array_addr   (getelementptr  ) [ 0000000000000000000000000000000000000000000011111111111111111111111111110]
output_array_load   (load           ) [ 0000000000000000000000000000000000000000000010100000000000000000000000000]
tmp_to_int_i        (bitcast        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_neg_i           (xor            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i               (bitcast        ) [ 0000000000000000000000000000000000000000000010011111110000000000000000000]
tmp_4_i             (fexp           ) [ 0000000000000000000000000000000000000000000010000000001111100000000000000]
tmp_5_i             (fadd           ) [ 0000000000000000000000000000000000000000000010000000000000011111111111100]
tmp_6_i             (fdiv           ) [ 0000000000000000000000000000000000000000000010000000000000000000000000010]
tmp_2_i             (specregionbegin) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_212        (specpipeline   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_213        (store          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
empty               (specregionend  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_215        (br             ) [ 0000000000000000000000000000000000000000000111111111111111111111111111110]
StgValue_216        (br             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_217        (ret            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_array">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_array"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_numel_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_numel_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_array">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_ndim_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ndim_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_numel_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_numel_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_shape">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_shape"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_array">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_ndim_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_ndim_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_numel_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_numel_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_shape">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_shape"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="bias_array">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="bias_numel_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_numel_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dense_71_fwork">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_71_fwork"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_dot.2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_affine_matmul"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="bias_numel_read_2_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_numel_read_2/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="kernel_numel_read_2_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_numel_read_2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="kernel_ndim_read_2_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_ndim_read_2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="input_numel_read_3_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_numel_read_3/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="input_ndim_read_3_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ndim_read_3/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="output_numel_read_2_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_numel_read_2/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="input_shape_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_shape_addr/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_shape_load/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="kernel_shape_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_shape_addr/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outcols/1 innerdim/41 "/>
</bind>
</comp>

<comp id="138" class="1004" name="bias_array_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="64" slack="0"/>
<pin id="142" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_array_addr/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="15" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_array_load/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="output_array_addr_1_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="16" slack="0"/>
<pin id="155" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_array_addr_1/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="15" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="0" slack="0"/>
<pin id="171" dir="0" index="4" bw="15" slack="1"/>
<pin id="172" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="32" slack="0"/>
<pin id="174" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_array_load_1/5 StgValue_117/10 output_array_load_2/12 StgValue_160/39 output_array_load/44 StgValue_213/71 "/>
</bind>
</comp>

<comp id="163" class="1004" name="output_array_addr_2_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="15" slack="0"/>
<pin id="167" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_array_addr_2/12 "/>
</bind>
</comp>

<comp id="175" class="1004" name="kernel_shape_addr_1_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="1" slack="0"/>
<pin id="179" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_shape_addr_1/41 "/>
</bind>
</comp>

<comp id="184" class="1004" name="output_array_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="15" slack="0"/>
<pin id="188" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_array_addr/44 "/>
</bind>
</comp>

<comp id="192" class="1005" name="i_i1_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="1"/>
<pin id="194" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_i1 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="i_i1_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="64" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i1/3 "/>
</bind>
</comp>

<comp id="204" class="1005" name="j_i_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="1"/>
<pin id="206" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="j_i_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="1" slack="1"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/4 "/>
</bind>
</comp>

<comp id="216" class="1005" name="i_i4_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="15" slack="1"/>
<pin id="218" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i_i4 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="i_i4_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="15" slack="0"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="1" slack="1"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i4/12 "/>
</bind>
</comp>

<comp id="227" class="1005" name="i_i_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="15" slack="1"/>
<pin id="229" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="i_i_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="15" slack="0"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/44 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_k2c_dot_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="0" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="32" slack="0"/>
<pin id="242" dir="0" index="3" bw="64" slack="0"/>
<pin id="243" dir="0" index="4" bw="64" slack="0"/>
<pin id="244" dir="0" index="5" bw="64" slack="0"/>
<pin id="245" dir="0" index="6" bw="32" slack="0"/>
<pin id="246" dir="0" index="7" bw="64" slack="0"/>
<pin id="247" dir="0" index="8" bw="64" slack="0"/>
<pin id="248" dir="0" index="9" bw="64" slack="0"/>
<pin id="249" dir="0" index="10" bw="64" slack="0"/>
<pin id="250" dir="0" index="11" bw="32" slack="0"/>
<pin id="251" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_82/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_k2c_affine_matmul_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="0" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="0" index="2" bw="32" slack="0"/>
<pin id="267" dir="0" index="3" bw="32" slack="0"/>
<pin id="268" dir="0" index="4" bw="32" slack="0"/>
<pin id="269" dir="0" index="5" bw="64" slack="1"/>
<pin id="270" dir="0" index="6" bw="64" slack="1"/>
<pin id="271" dir="0" index="7" bw="64" slack="0"/>
<pin id="272" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_171/42 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_10_i/6 tmp_5_i1/22 tmp_5_i/54 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="1"/>
<pin id="289" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_6_i1/27 tmp_6_i/59 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp_4_i1/14 tmp_4_i/46 "/>
</bind>
</comp>

<comp id="296" class="1005" name="reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_array_load_1 output_array_load_2 output_array_load "/>
</bind>
</comp>

<comp id="302" class="1005" name="reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_i1 tmp_4_i "/>
</bind>
</comp>

<comp id="307" class="1005" name="reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_i1 tmp_5_i "/>
</bind>
</comp>

<comp id="312" class="1005" name="reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_i1 tmp_6_i "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="0"/>
<pin id="320" dir="0" index="1" bw="64" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_9_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_66_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="63" slack="0"/>
<pin id="333" dir="0" index="1" bw="64" slack="0"/>
<pin id="334" dir="0" index="2" bw="1" slack="0"/>
<pin id="335" dir="0" index="3" bw="7" slack="0"/>
<pin id="336" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_66/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="63" slack="0"/>
<pin id="343" dir="0" index="1" bw="63" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_i2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="0"/>
<pin id="349" dir="0" index="1" bw="64" slack="2"/>
<pin id="350" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i2/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_67_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="0"/>
<pin id="354" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_67/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="exitcond_i3_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="64" slack="0"/>
<pin id="358" dir="0" index="1" bw="64" slack="3"/>
<pin id="359" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i3/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="j_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_68_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="64" slack="0"/>
<pin id="369" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_68/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_i_52_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="0"/>
<pin id="373" dir="0" index="1" bw="16" slack="1"/>
<pin id="374" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_i_52/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_i_cast_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="0"/>
<pin id="378" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="i_25_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="64" slack="2"/>
<pin id="383" dir="0" index="1" bw="64" slack="4"/>
<pin id="384" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_25/11 "/>
</bind>
</comp>

<comp id="386" class="1004" name="i_i4_cast_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="15" slack="0"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_i4_cast/12 "/>
</bind>
</comp>

<comp id="391" class="1004" name="exitcond_i5_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="64" slack="0"/>
<pin id="393" dir="0" index="1" bw="64" slack="3"/>
<pin id="394" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i5/12 "/>
</bind>
</comp>

<comp id="396" class="1004" name="i_52_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="15" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_52/12 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_to_int_i9_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_to_int_i9/14 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_neg_i1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_neg_i1/14 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_i1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_i1/14 "/>
</bind>
</comp>

<comp id="417" class="1004" name="outrows_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="1"/>
<pin id="419" dir="0" index="1" bw="64" slack="0"/>
<pin id="420" dir="0" index="2" bw="64" slack="0"/>
<pin id="421" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outrows/41 "/>
</bind>
</comp>

<comp id="424" class="1004" name="grp_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="1"/>
<pin id="426" dir="0" index="1" bw="64" slack="1"/>
<pin id="427" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="outsize/42 "/>
</bind>
</comp>

<comp id="428" class="1004" name="i_i_cast_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="15" slack="0"/>
<pin id="430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_i_cast/44 "/>
</bind>
</comp>

<comp id="433" class="1004" name="exitcond_i_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="64" slack="0"/>
<pin id="435" dir="0" index="1" bw="64" slack="1"/>
<pin id="436" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/44 "/>
</bind>
</comp>

<comp id="438" class="1004" name="i_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="15" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/44 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_to_int_i_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_to_int_i/46 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_neg_i_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_neg_i/46 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_i_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_i/46 "/>
</bind>
</comp>

<comp id="459" class="1005" name="bias_numel_read_2_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="64" slack="3"/>
<pin id="461" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="bias_numel_read_2 "/>
</bind>
</comp>

<comp id="465" class="1005" name="kernel_numel_read_2_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="64" slack="1"/>
<pin id="467" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="kernel_numel_read_2 "/>
</bind>
</comp>

<comp id="470" class="1005" name="kernel_ndim_read_2_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="64" slack="1"/>
<pin id="472" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="kernel_ndim_read_2 "/>
</bind>
</comp>

<comp id="475" class="1005" name="input_numel_read_3_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="64" slack="1"/>
<pin id="477" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_numel_read_3 "/>
</bind>
</comp>

<comp id="480" class="1005" name="input_ndim_read_3_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="1"/>
<pin id="482" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ndim_read_3 "/>
</bind>
</comp>

<comp id="485" class="1005" name="output_numel_read_2_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="64" slack="2"/>
<pin id="487" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="output_numel_read_2 "/>
</bind>
</comp>

<comp id="491" class="1005" name="tmp_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="5"/>
<pin id="493" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="495" class="1005" name="tmp_9_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="64" slack="1"/>
<pin id="497" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="500" class="1005" name="icmp_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="505" class="1005" name="input_shape_addr_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="3" slack="1"/>
<pin id="507" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_shape_addr "/>
</bind>
</comp>

<comp id="510" class="1005" name="kernel_shape_addr_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="3" slack="1"/>
<pin id="512" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kernel_shape_addr "/>
</bind>
</comp>

<comp id="515" class="1005" name="tmp_i2_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="1"/>
<pin id="517" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i2 "/>
</bind>
</comp>

<comp id="519" class="1005" name="tmp_67_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="16" slack="1"/>
<pin id="521" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_67 "/>
</bind>
</comp>

<comp id="524" class="1005" name="exitcond_i3_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="1"/>
<pin id="526" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i3 "/>
</bind>
</comp>

<comp id="528" class="1005" name="j_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="64" slack="0"/>
<pin id="530" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="533" class="1005" name="bias_array_addr_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="15" slack="1"/>
<pin id="535" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="bias_array_addr "/>
</bind>
</comp>

<comp id="538" class="1005" name="output_array_addr_1_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="15" slack="1"/>
<pin id="540" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="output_array_addr_1 "/>
</bind>
</comp>

<comp id="543" class="1005" name="bias_array_load_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="1"/>
<pin id="545" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_array_load "/>
</bind>
</comp>

<comp id="548" class="1005" name="i_25_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="64" slack="1"/>
<pin id="550" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_25 "/>
</bind>
</comp>

<comp id="553" class="1005" name="exitcond_i5_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="1"/>
<pin id="555" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i5 "/>
</bind>
</comp>

<comp id="557" class="1005" name="i_52_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="15" slack="0"/>
<pin id="559" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i_52 "/>
</bind>
</comp>

<comp id="562" class="1005" name="output_array_addr_2_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="15" slack="1"/>
<pin id="564" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="output_array_addr_2 "/>
</bind>
</comp>

<comp id="568" class="1005" name="tmp_i1_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i1 "/>
</bind>
</comp>

<comp id="573" class="1005" name="outrows_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="64" slack="1"/>
<pin id="575" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outrows "/>
</bind>
</comp>

<comp id="579" class="1005" name="outcols_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="64" slack="1"/>
<pin id="581" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outcols "/>
</bind>
</comp>

<comp id="585" class="1005" name="kernel_shape_addr_1_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="3" slack="1"/>
<pin id="587" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kernel_shape_addr_1 "/>
</bind>
</comp>

<comp id="590" class="1005" name="innerdim_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="64" slack="1"/>
<pin id="592" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="innerdim "/>
</bind>
</comp>

<comp id="595" class="1005" name="outsize_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="64" slack="1"/>
<pin id="597" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outsize "/>
</bind>
</comp>

<comp id="600" class="1005" name="exitcond_i_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="1"/>
<pin id="602" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="604" class="1005" name="i_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="15" slack="0"/>
<pin id="606" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="609" class="1005" name="output_array_addr_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="15" slack="1"/>
<pin id="611" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="output_array_addr "/>
</bind>
</comp>

<comp id="615" class="1005" name="tmp_i_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="1"/>
<pin id="617" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="26" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="22" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="42" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="42" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="110" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="42" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="44" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="124" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="42" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="0" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="42" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="168"><net_src comp="0" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="42" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="163" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="180"><net_src comp="18" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="42" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="42" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="183"><net_src comp="175" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="184" pin="3"/><net_sink comp="158" pin=2"/></net>

<net id="195"><net_src comp="42" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="196" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="207"><net_src comp="42" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="215"><net_src comp="208" pin="4"/><net_sink comp="138" pin=2"/></net>

<net id="219"><net_src comp="60" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="230"><net_src comp="60" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="252"><net_src comp="32" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="253"><net_src comp="0" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="254"><net_src comp="4" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="255"><net_src comp="98" pin="2"/><net_sink comp="238" pin=3"/></net>

<net id="256"><net_src comp="92" pin="2"/><net_sink comp="238" pin=4"/></net>

<net id="257"><net_src comp="10" pin="0"/><net_sink comp="238" pin=5"/></net>

<net id="258"><net_src comp="12" pin="0"/><net_sink comp="238" pin=6"/></net>

<net id="259"><net_src comp="86" pin="2"/><net_sink comp="238" pin=7"/></net>

<net id="260"><net_src comp="80" pin="2"/><net_sink comp="238" pin=8"/></net>

<net id="261"><net_src comp="18" pin="0"/><net_sink comp="238" pin=9"/></net>

<net id="262"><net_src comp="24" pin="0"/><net_sink comp="238" pin=11"/></net>

<net id="273"><net_src comp="72" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="274"><net_src comp="0" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="4" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="276"><net_src comp="12" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="277"><net_src comp="20" pin="0"/><net_sink comp="263" pin=4"/></net>

<net id="278"><net_src comp="132" pin="3"/><net_sink comp="263" pin=7"/></net>

<net id="283"><net_src comp="279" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="284"><net_src comp="158" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="68" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="290"><net_src comp="68" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="66" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="158" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="301"><net_src comp="158" pin="7"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="291" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="310"><net_src comp="279" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="315"><net_src comp="286" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="158" pin=4"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="322"><net_src comp="98" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="28" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="98" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="30" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="330"><net_src comp="324" pin="2"/><net_sink comp="238" pin=10"/></net>

<net id="337"><net_src comp="34" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="98" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="339"><net_src comp="36" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="340"><net_src comp="38" pin="0"/><net_sink comp="331" pin=3"/></net>

<net id="345"><net_src comp="331" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="40" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="196" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="196" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="208" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="208" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="44" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="208" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="367" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="371" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="385"><net_src comp="192" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="220" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="395"><net_src comp="386" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="220" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="62" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="296" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="402" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="64" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="422"><net_src comp="118" pin="3"/><net_sink comp="417" pin=1"/></net>

<net id="423"><net_src comp="44" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="431"><net_src comp="231" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="437"><net_src comp="428" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="442"><net_src comp="231" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="62" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="296" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="444" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="64" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="462"><net_src comp="74" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="468"><net_src comp="80" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="238" pin=8"/></net>

<net id="473"><net_src comp="86" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="238" pin=7"/></net>

<net id="478"><net_src comp="92" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="238" pin=4"/></net>

<net id="483"><net_src comp="98" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="238" pin=3"/></net>

<net id="488"><net_src comp="104" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="494"><net_src comp="318" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="324" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="238" pin=10"/></net>

<net id="503"><net_src comp="341" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="508"><net_src comp="110" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="513"><net_src comp="124" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="518"><net_src comp="347" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="352" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="527"><net_src comp="356" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="361" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="536"><net_src comp="138" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="541"><net_src comp="151" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="546"><net_src comp="145" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="551"><net_src comp="381" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="556"><net_src comp="391" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="396" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="565"><net_src comp="163" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="571"><net_src comp="412" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="576"><net_src comp="417" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="578"><net_src comp="573" pin="1"/><net_sink comp="263" pin=5"/></net>

<net id="582"><net_src comp="132" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="263" pin=6"/></net>

<net id="588"><net_src comp="175" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="593"><net_src comp="132" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="263" pin=7"/></net>

<net id="598"><net_src comp="424" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="603"><net_src comp="433" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="438" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="612"><net_src comp="184" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="618"><net_src comp="454" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="291" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_array | {1 2 10 39 42 43 71 }
	Port: input_array | {}
	Port: input_shape | {}
	Port: kernel_array | {}
	Port: kernel_shape | {}
	Port: bias_array | {}
	Port: dense_71_fwork | {1 2 }
 - Input state : 
	Port: k2c_dense : output_array | {1 2 5 6 12 13 44 45 }
	Port: k2c_dense : output_numel_read | {1 }
	Port: k2c_dense : input_array | {1 2 42 43 }
	Port: k2c_dense : input_ndim_read | {1 }
	Port: k2c_dense : input_numel_read | {1 }
	Port: k2c_dense : input_shape | {1 2 41 }
	Port: k2c_dense : kernel_array | {1 2 42 43 }
	Port: k2c_dense : kernel_ndim_read | {1 }
	Port: k2c_dense : kernel_numel_read | {1 }
	Port: k2c_dense : kernel_shape | {1 2 41 42 }
	Port: k2c_dense : bias_array | {4 5 42 43 }
	Port: k2c_dense : bias_numel_read | {1 }
	Port: k2c_dense : dense_71_fwork | {1 2 }
  - Chain level:
	State 1
		StgValue_80 : 1
		StgValue_82 : 1
		icmp : 1
		input_shape_load : 1
		outcols : 1
	State 2
	State 3
		tmp_i2 : 1
		StgValue_93 : 2
		tmp_67 : 1
	State 4
		exitcond_i3 : 1
		j : 1
		StgValue_100 : 2
		tmp_68 : 1
		bias_array_addr : 1
		bias_array_load : 2
		tmp_i_52 : 2
		tmp_i_cast : 3
		output_array_addr_1 : 4
	State 5
	State 6
		tmp_10_i : 1
	State 7
	State 8
	State 9
	State 10
		StgValue_117 : 1
		empty_53 : 1
	State 11
	State 12
		i_i4_cast : 1
		exitcond_i5 : 2
		i_52 : 1
		StgValue_126 : 3
		output_array_addr_2 : 2
		output_array_load_2 : 3
	State 13
	State 14
		tmp_neg_i1 : 1
		tmp_i1 : 1
		tmp_4_i1 : 2
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
		empty_54 : 1
	State 40
	State 41
		outrows : 1
		innerdim : 1
	State 42
		StgValue_171 : 1
	State 43
	State 44
		i_i_cast : 1
		exitcond_i : 2
		i : 1
		StgValue_179 : 3
		output_array_addr : 2
		output_array_load : 3
	State 45
	State 46
		tmp_neg_i : 1
		tmp_i : 1
		tmp_4_i : 2
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
		empty : 1
	State 72


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   call   |       grp_k2c_dot_2_fu_238      |    0    |    69   | 50.8385 |  45045  |  31858  |
|          |   grp_k2c_affine_matmul_fu_263  |    0    |    40   |  14.85  |   2748  |   1502  |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   fdiv   |            grp_fu_286           |    0    |    0    |    0    |   564   |   798   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   fexp   |            grp_fu_291           |    0    |    7    |    0    |   324   |   904   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|    mul   |            grp_fu_424           |    0    |    16   |    0    |   361   |   195   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   fadd   |            grp_fu_279           |    0    |    2    |    0    |   205   |   203   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |           tmp_9_fu_324          |    0    |    0    |    0    |    0    |    71   |
|          |             j_fu_361            |    0    |    0    |    0    |    0    |    71   |
|    add   |         tmp_i_52_fu_371         |    0    |    0    |    0    |    0    |    23   |
|          |           i_25_fu_381           |    0    |    0    |    0    |    0    |    71   |
|          |           i_52_fu_396           |    0    |    0    |    0    |    0    |    22   |
|          |             i_fu_438            |    0    |    0    |    0    |    0    |    22   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |            tmp_fu_318           |    0    |    0    |    0    |    0    |    29   |
|          |           icmp_fu_341           |    0    |    0    |    0    |    0    |    29   |
|   icmp   |          tmp_i2_fu_347          |    0    |    0    |    0    |    0    |    29   |
|          |        exitcond_i3_fu_356       |    0    |    0    |    0    |    0    |    29   |
|          |        exitcond_i5_fu_391       |    0    |    0    |    0    |    0    |    29   |
|          |        exitcond_i_fu_433        |    0    |    0    |    0    |    0    |    29   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|    xor   |        tmp_neg_i1_fu_406        |    0    |    0    |    0    |    0    |    32   |
|          |         tmp_neg_i_fu_448        |    0    |    0    |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|  select  |          outrows_fu_417         |    0    |    0    |    0    |    0    |    64   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |   bias_numel_read_2_read_fu_74  |    0    |    0    |    0    |    0    |    0    |
|          |  kernel_numel_read_2_read_fu_80 |    0    |    0    |    0    |    0    |    0    |
|   read   |  kernel_ndim_read_2_read_fu_86  |    0    |    0    |    0    |    0    |    0    |
|          |  input_numel_read_3_read_fu_92  |    0    |    0    |    0    |    0    |    0    |
|          |   input_ndim_read_3_read_fu_98  |    0    |    0    |    0    |    0    |    0    |
|          | output_numel_read_2_read_fu_104 |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|partselect|          tmp_66_fu_331          |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   trunc  |          tmp_67_fu_352          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_68_fu_367          |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |        tmp_i_cast_fu_376        |    0    |    0    |    0    |    0    |    0    |
|   zext   |         i_i4_cast_fu_386        |    0    |    0    |    0    |    0    |    0    |
|          |         i_i_cast_fu_428         |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                 |    0    |   134   | 65.6885 |  49247  |  36042  |
|----------|---------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  bias_array_addr_reg_533  |   15   |
|  bias_array_load_reg_543  |   32   |
| bias_numel_read_2_reg_459 |   64   |
|    exitcond_i3_reg_524    |    1   |
|    exitcond_i5_reg_553    |    1   |
|     exitcond_i_reg_600    |    1   |
|        i_25_reg_548       |   64   |
|        i_52_reg_557       |   15   |
|        i_i1_reg_192       |   64   |
|        i_i4_reg_216       |   15   |
|        i_i_reg_227        |   15   |
|         i_reg_604         |   15   |
|        icmp_reg_500       |    1   |
|      innerdim_reg_590     |   64   |
| input_ndim_read_3_reg_480 |   64   |
| input_numel_read_3_reg_475|   64   |
|  input_shape_addr_reg_505 |    3   |
|        j_i_reg_204        |   64   |
|         j_reg_528         |   64   |
| kernel_ndim_read_2_reg_470|   64   |
|kernel_numel_read_2_reg_465|   64   |
|kernel_shape_addr_1_reg_585|    3   |
| kernel_shape_addr_reg_510 |    3   |
|      outcols_reg_579      |   64   |
|output_array_addr_1_reg_538|   15   |
|output_array_addr_2_reg_562|   15   |
| output_array_addr_reg_609 |   15   |
|output_numel_read_2_reg_485|   64   |
|      outrows_reg_573      |   64   |
|      outsize_reg_595      |   64   |
|          reg_296          |   32   |
|          reg_302          |   32   |
|          reg_307          |   32   |
|          reg_312          |   32   |
|       tmp_67_reg_519      |   16   |
|       tmp_9_reg_495       |   64   |
|       tmp_i1_reg_568      |   32   |
|       tmp_i2_reg_515      |    1   |
|       tmp_i_reg_615       |   32   |
|        tmp_reg_491        |    1   |
+---------------------------+--------+
|           Total           |  1335  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_118      |  p0  |   2  |   3  |    6   ||    9    |
|       grp_access_fu_132      |  p0  |   4  |   3  |   12   ||    21   |
|       grp_access_fu_145      |  p0  |   2  |  15  |   30   ||    9    |
|       grp_access_fu_158      |  p0  |   4  |  15  |   60   ||    21   |
|       grp_access_fu_158      |  p1  |   2  |  32  |   64   ||    9    |
|       grp_access_fu_158      |  p2  |   3  |   0  |    0   ||    15   |
|         i_i1_reg_192         |  p0  |   2  |  64  |   128  ||    9    |
|     grp_k2c_dot_2_fu_238     |  p3  |   2  |  64  |   128  ||    9    |
|     grp_k2c_dot_2_fu_238     |  p4  |   2  |  64  |   128  ||    9    |
|     grp_k2c_dot_2_fu_238     |  p7  |   2  |  64  |   128  ||    9    |
|     grp_k2c_dot_2_fu_238     |  p8  |   2  |  64  |   128  ||    9    |
|     grp_k2c_dot_2_fu_238     |  p10 |   2  |  64  |   128  ||    9    |
| grp_k2c_affine_matmul_fu_263 |  p7  |   2  |  64  |   128  ||    9    |
|          grp_fu_279          |  p0  |   3  |  32  |   96   ||    15   |
|          grp_fu_279          |  p1  |   2  |  32  |   64   ||    9    |
|          grp_fu_291          |  p1  |   4  |  32  |   128  ||    21   |
|            reg_296           |  p0  |   2  |  32  |   64   ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |  1420  ||  23.764 ||   201   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   134  |   65   |  49247 |  36042 |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |   23   |    -   |   201  |
|  Register |    -   |    -   |    -   |  1335  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   134  |   89   |  50582 |  36243 |
+-----------+--------+--------+--------+--------+--------+
