Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Nov 21 16:18:23 2019
| Host         : BallooniMagic running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: g1/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.287        0.000                      0                   55        0.259        0.000                      0                   55        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.287        0.000                      0                   55        0.259        0.000                      0                   55        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.287ns  (required time - arrival time)
  Source:                 g1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 1.686ns (38.897%)  route 2.648ns (61.103%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.318     4.250    g1/clk100
    SLICE_X1Y61          FDRE                                         r  g1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.341     4.591 r  g1/counter_reg[2]/Q
                         net (fo=2, routed)           0.621     5.211    g1/counter_reg[2]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.720 r  g1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.720    g1/counter_reg[0]_i_9_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.809 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.809    g1/counter_reg[0]_i_10_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.898 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.898    g1/counter_reg[0]_i_11_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.987 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.987    g1/counter_reg[0]_i_13_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.076 r  g1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.076    g1/counter_reg[0]_i_12_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.235 r  g1/counter_reg[0]_i_14/O[0]
                         net (fo=1, routed)           0.586     6.822    g1/p_0_in[21]
    SLICE_X2Y65          LUT6 (Prop_lut6_I4_O)        0.224     7.046 r  g1/counter[0]_i_5/O
                         net (fo=2, routed)           0.622     7.668    g1/counter[0]_i_5_n_0
    SLICE_X2Y63          LUT5 (Prop_lut5_I2_O)        0.097     7.765 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.819     8.584    g1/clear
    SLICE_X1Y67          FDRE                                         r  g1/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.213    13.991    g1/clk100
    SLICE_X1Y67          FDRE                                         r  g1/counter_reg[24]/C
                         clock pessimism              0.230    14.221    
                         clock uncertainty           -0.035    14.185    
    SLICE_X1Y67          FDRE (Setup_fdre_C_R)       -0.314    13.871    g1/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         13.871    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                  5.287    

Slack (MET) :             5.287ns  (required time - arrival time)
  Source:                 g1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 1.686ns (38.897%)  route 2.648ns (61.103%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.318     4.250    g1/clk100
    SLICE_X1Y61          FDRE                                         r  g1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.341     4.591 r  g1/counter_reg[2]/Q
                         net (fo=2, routed)           0.621     5.211    g1/counter_reg[2]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.720 r  g1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.720    g1/counter_reg[0]_i_9_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.809 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.809    g1/counter_reg[0]_i_10_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.898 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.898    g1/counter_reg[0]_i_11_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.987 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.987    g1/counter_reg[0]_i_13_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.076 r  g1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.076    g1/counter_reg[0]_i_12_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.235 r  g1/counter_reg[0]_i_14/O[0]
                         net (fo=1, routed)           0.586     6.822    g1/p_0_in[21]
    SLICE_X2Y65          LUT6 (Prop_lut6_I4_O)        0.224     7.046 r  g1/counter[0]_i_5/O
                         net (fo=2, routed)           0.622     7.668    g1/counter[0]_i_5_n_0
    SLICE_X2Y63          LUT5 (Prop_lut5_I2_O)        0.097     7.765 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.819     8.584    g1/clear
    SLICE_X1Y67          FDRE                                         r  g1/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.213    13.991    g1/clk100
    SLICE_X1Y67          FDRE                                         r  g1/counter_reg[25]/C
                         clock pessimism              0.230    14.221    
                         clock uncertainty           -0.035    14.185    
    SLICE_X1Y67          FDRE (Setup_fdre_C_R)       -0.314    13.871    g1/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         13.871    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                  5.287    

Slack (MET) :             5.287ns  (required time - arrival time)
  Source:                 g1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 1.686ns (38.897%)  route 2.648ns (61.103%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.318     4.250    g1/clk100
    SLICE_X1Y61          FDRE                                         r  g1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.341     4.591 r  g1/counter_reg[2]/Q
                         net (fo=2, routed)           0.621     5.211    g1/counter_reg[2]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.720 r  g1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.720    g1/counter_reg[0]_i_9_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.809 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.809    g1/counter_reg[0]_i_10_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.898 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.898    g1/counter_reg[0]_i_11_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.987 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.987    g1/counter_reg[0]_i_13_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.076 r  g1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.076    g1/counter_reg[0]_i_12_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.235 r  g1/counter_reg[0]_i_14/O[0]
                         net (fo=1, routed)           0.586     6.822    g1/p_0_in[21]
    SLICE_X2Y65          LUT6 (Prop_lut6_I4_O)        0.224     7.046 r  g1/counter[0]_i_5/O
                         net (fo=2, routed)           0.622     7.668    g1/counter[0]_i_5_n_0
    SLICE_X2Y63          LUT5 (Prop_lut5_I2_O)        0.097     7.765 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.819     8.584    g1/clear
    SLICE_X1Y67          FDRE                                         r  g1/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.213    13.991    g1/clk100
    SLICE_X1Y67          FDRE                                         r  g1/counter_reg[26]/C
                         clock pessimism              0.230    14.221    
                         clock uncertainty           -0.035    14.185    
    SLICE_X1Y67          FDRE (Setup_fdre_C_R)       -0.314    13.871    g1/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         13.871    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                  5.287    

Slack (MET) :             5.388ns  (required time - arrival time)
  Source:                 g1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 1.686ns (39.817%)  route 2.548ns (60.183%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.318     4.250    g1/clk100
    SLICE_X1Y61          FDRE                                         r  g1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.341     4.591 r  g1/counter_reg[2]/Q
                         net (fo=2, routed)           0.621     5.211    g1/counter_reg[2]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.720 r  g1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.720    g1/counter_reg[0]_i_9_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.809 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.809    g1/counter_reg[0]_i_10_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.898 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.898    g1/counter_reg[0]_i_11_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.987 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.987    g1/counter_reg[0]_i_13_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.076 r  g1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.076    g1/counter_reg[0]_i_12_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.235 r  g1/counter_reg[0]_i_14/O[0]
                         net (fo=1, routed)           0.586     6.822    g1/p_0_in[21]
    SLICE_X2Y65          LUT6 (Prop_lut6_I4_O)        0.224     7.046 r  g1/counter[0]_i_5/O
                         net (fo=2, routed)           0.622     7.668    g1/counter[0]_i_5_n_0
    SLICE_X2Y63          LUT5 (Prop_lut5_I2_O)        0.097     7.765 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.719     8.484    g1/clear
    SLICE_X1Y66          FDRE                                         r  g1/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.214    13.992    g1/clk100
    SLICE_X1Y66          FDRE                                         r  g1/counter_reg[20]/C
                         clock pessimism              0.230    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X1Y66          FDRE (Setup_fdre_C_R)       -0.314    13.872    g1/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  5.388    

Slack (MET) :             5.388ns  (required time - arrival time)
  Source:                 g1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 1.686ns (39.817%)  route 2.548ns (60.183%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.318     4.250    g1/clk100
    SLICE_X1Y61          FDRE                                         r  g1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.341     4.591 r  g1/counter_reg[2]/Q
                         net (fo=2, routed)           0.621     5.211    g1/counter_reg[2]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.720 r  g1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.720    g1/counter_reg[0]_i_9_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.809 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.809    g1/counter_reg[0]_i_10_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.898 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.898    g1/counter_reg[0]_i_11_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.987 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.987    g1/counter_reg[0]_i_13_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.076 r  g1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.076    g1/counter_reg[0]_i_12_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.235 r  g1/counter_reg[0]_i_14/O[0]
                         net (fo=1, routed)           0.586     6.822    g1/p_0_in[21]
    SLICE_X2Y65          LUT6 (Prop_lut6_I4_O)        0.224     7.046 r  g1/counter[0]_i_5/O
                         net (fo=2, routed)           0.622     7.668    g1/counter[0]_i_5_n_0
    SLICE_X2Y63          LUT5 (Prop_lut5_I2_O)        0.097     7.765 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.719     8.484    g1/clear
    SLICE_X1Y66          FDRE                                         r  g1/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.214    13.992    g1/clk100
    SLICE_X1Y66          FDRE                                         r  g1/counter_reg[21]/C
                         clock pessimism              0.230    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X1Y66          FDRE (Setup_fdre_C_R)       -0.314    13.872    g1/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  5.388    

Slack (MET) :             5.388ns  (required time - arrival time)
  Source:                 g1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 1.686ns (39.817%)  route 2.548ns (60.183%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.318     4.250    g1/clk100
    SLICE_X1Y61          FDRE                                         r  g1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.341     4.591 r  g1/counter_reg[2]/Q
                         net (fo=2, routed)           0.621     5.211    g1/counter_reg[2]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.720 r  g1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.720    g1/counter_reg[0]_i_9_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.809 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.809    g1/counter_reg[0]_i_10_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.898 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.898    g1/counter_reg[0]_i_11_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.987 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.987    g1/counter_reg[0]_i_13_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.076 r  g1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.076    g1/counter_reg[0]_i_12_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.235 r  g1/counter_reg[0]_i_14/O[0]
                         net (fo=1, routed)           0.586     6.822    g1/p_0_in[21]
    SLICE_X2Y65          LUT6 (Prop_lut6_I4_O)        0.224     7.046 r  g1/counter[0]_i_5/O
                         net (fo=2, routed)           0.622     7.668    g1/counter[0]_i_5_n_0
    SLICE_X2Y63          LUT5 (Prop_lut5_I2_O)        0.097     7.765 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.719     8.484    g1/clear
    SLICE_X1Y66          FDRE                                         r  g1/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.214    13.992    g1/clk100
    SLICE_X1Y66          FDRE                                         r  g1/counter_reg[22]/C
                         clock pessimism              0.230    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X1Y66          FDRE (Setup_fdre_C_R)       -0.314    13.872    g1/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  5.388    

Slack (MET) :             5.388ns  (required time - arrival time)
  Source:                 g1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 1.686ns (39.817%)  route 2.548ns (60.183%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.318     4.250    g1/clk100
    SLICE_X1Y61          FDRE                                         r  g1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.341     4.591 r  g1/counter_reg[2]/Q
                         net (fo=2, routed)           0.621     5.211    g1/counter_reg[2]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.720 r  g1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.720    g1/counter_reg[0]_i_9_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.809 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.809    g1/counter_reg[0]_i_10_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.898 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.898    g1/counter_reg[0]_i_11_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.987 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.987    g1/counter_reg[0]_i_13_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.076 r  g1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.076    g1/counter_reg[0]_i_12_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.235 r  g1/counter_reg[0]_i_14/O[0]
                         net (fo=1, routed)           0.586     6.822    g1/p_0_in[21]
    SLICE_X2Y65          LUT6 (Prop_lut6_I4_O)        0.224     7.046 r  g1/counter[0]_i_5/O
                         net (fo=2, routed)           0.622     7.668    g1/counter[0]_i_5_n_0
    SLICE_X2Y63          LUT5 (Prop_lut5_I2_O)        0.097     7.765 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.719     8.484    g1/clear
    SLICE_X1Y66          FDRE                                         r  g1/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.214    13.992    g1/clk100
    SLICE_X1Y66          FDRE                                         r  g1/counter_reg[23]/C
                         clock pessimism              0.230    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X1Y66          FDRE (Setup_fdre_C_R)       -0.314    13.872    g1/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  5.388    

Slack (MET) :             5.497ns  (required time - arrival time)
  Source:                 g1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 1.686ns (40.861%)  route 2.440ns (59.139%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.318     4.250    g1/clk100
    SLICE_X1Y61          FDRE                                         r  g1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.341     4.591 r  g1/counter_reg[2]/Q
                         net (fo=2, routed)           0.621     5.211    g1/counter_reg[2]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.720 r  g1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.720    g1/counter_reg[0]_i_9_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.809 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.809    g1/counter_reg[0]_i_10_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.898 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.898    g1/counter_reg[0]_i_11_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.987 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.987    g1/counter_reg[0]_i_13_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.076 r  g1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.076    g1/counter_reg[0]_i_12_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.235 r  g1/counter_reg[0]_i_14/O[0]
                         net (fo=1, routed)           0.586     6.822    g1/p_0_in[21]
    SLICE_X2Y65          LUT6 (Prop_lut6_I4_O)        0.224     7.046 r  g1/counter[0]_i_5/O
                         net (fo=2, routed)           0.622     7.668    g1/counter[0]_i_5_n_0
    SLICE_X2Y63          LUT5 (Prop_lut5_I2_O)        0.097     7.765 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.610     8.376    g1/clear
    SLICE_X1Y65          FDRE                                         r  g1/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.214    13.992    g1/clk100
    SLICE_X1Y65          FDRE                                         r  g1/counter_reg[16]/C
                         clock pessimism              0.230    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X1Y65          FDRE (Setup_fdre_C_R)       -0.314    13.872    g1/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                          -8.376    
  -------------------------------------------------------------------
                         slack                                  5.497    

Slack (MET) :             5.497ns  (required time - arrival time)
  Source:                 g1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 1.686ns (40.861%)  route 2.440ns (59.139%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.318     4.250    g1/clk100
    SLICE_X1Y61          FDRE                                         r  g1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.341     4.591 r  g1/counter_reg[2]/Q
                         net (fo=2, routed)           0.621     5.211    g1/counter_reg[2]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.720 r  g1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.720    g1/counter_reg[0]_i_9_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.809 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.809    g1/counter_reg[0]_i_10_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.898 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.898    g1/counter_reg[0]_i_11_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.987 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.987    g1/counter_reg[0]_i_13_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.076 r  g1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.076    g1/counter_reg[0]_i_12_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.235 r  g1/counter_reg[0]_i_14/O[0]
                         net (fo=1, routed)           0.586     6.822    g1/p_0_in[21]
    SLICE_X2Y65          LUT6 (Prop_lut6_I4_O)        0.224     7.046 r  g1/counter[0]_i_5/O
                         net (fo=2, routed)           0.622     7.668    g1/counter[0]_i_5_n_0
    SLICE_X2Y63          LUT5 (Prop_lut5_I2_O)        0.097     7.765 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.610     8.376    g1/clear
    SLICE_X1Y65          FDRE                                         r  g1/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.214    13.992    g1/clk100
    SLICE_X1Y65          FDRE                                         r  g1/counter_reg[17]/C
                         clock pessimism              0.230    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X1Y65          FDRE (Setup_fdre_C_R)       -0.314    13.872    g1/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                          -8.376    
  -------------------------------------------------------------------
                         slack                                  5.497    

Slack (MET) :             5.497ns  (required time - arrival time)
  Source:                 g1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 1.686ns (40.861%)  route 2.440ns (59.139%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.318     4.250    g1/clk100
    SLICE_X1Y61          FDRE                                         r  g1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.341     4.591 r  g1/counter_reg[2]/Q
                         net (fo=2, routed)           0.621     5.211    g1/counter_reg[2]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.720 r  g1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.720    g1/counter_reg[0]_i_9_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.809 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.809    g1/counter_reg[0]_i_10_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.898 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.898    g1/counter_reg[0]_i_11_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.987 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.987    g1/counter_reg[0]_i_13_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.076 r  g1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.076    g1/counter_reg[0]_i_12_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.235 r  g1/counter_reg[0]_i_14/O[0]
                         net (fo=1, routed)           0.586     6.822    g1/p_0_in[21]
    SLICE_X2Y65          LUT6 (Prop_lut6_I4_O)        0.224     7.046 r  g1/counter[0]_i_5/O
                         net (fo=2, routed)           0.622     7.668    g1/counter[0]_i_5_n_0
    SLICE_X2Y63          LUT5 (Prop_lut5_I2_O)        0.097     7.765 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.610     8.376    g1/clear
    SLICE_X1Y65          FDRE                                         r  g1/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.214    13.992    g1/clk100
    SLICE_X1Y65          FDRE                                         r  g1/counter_reg[18]/C
                         clock pessimism              0.230    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X1Y65          FDRE (Setup_fdre_C_R)       -0.314    13.872    g1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                          -8.376    
  -------------------------------------------------------------------
                         slack                                  5.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 g1/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.348%)  route 0.115ns (31.652%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.599     1.518    g1/clk100
    SLICE_X1Y66          FDRE                                         r  g1/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  g1/counter_reg[23]/Q
                         net (fo=2, routed)           0.115     1.775    g1/counter_reg[23]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  g1/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    g1/counter_reg[20]_i_1_n_4
    SLICE_X1Y66          FDRE                                         r  g1/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.870     2.035    g1/clk100
    SLICE_X1Y66          FDRE                                         r  g1/counter_reg[23]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.105     1.623    g1/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 g1/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.348%)  route 0.115ns (31.652%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.600     1.519    g1/clk100
    SLICE_X1Y65          FDRE                                         r  g1/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  g1/counter_reg[19]/Q
                         net (fo=2, routed)           0.115     1.776    g1/counter_reg[19]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  g1/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    g1/counter_reg[16]_i_1_n_4
    SLICE_X1Y65          FDRE                                         r  g1/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.871     2.036    g1/clk100
    SLICE_X1Y65          FDRE                                         r  g1/counter_reg[19]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X1Y65          FDRE (Hold_fdre_C_D)         0.105     1.624    g1/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 g1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.348%)  route 0.115ns (31.652%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.601     1.520    g1/clk100
    SLICE_X1Y62          FDRE                                         r  g1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  g1/counter_reg[7]/Q
                         net (fo=2, routed)           0.115     1.777    g1/counter_reg[7]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  g1/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    g1/counter_reg[4]_i_1_n_4
    SLICE_X1Y62          FDRE                                         r  g1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.873     2.038    g1/clk100
    SLICE_X1Y62          FDRE                                         r  g1/counter_reg[7]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X1Y62          FDRE (Hold_fdre_C_D)         0.105     1.625    g1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 g1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.348%)  route 0.115ns (31.652%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.600     1.519    g1/clk100
    SLICE_X1Y63          FDRE                                         r  g1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  g1/counter_reg[11]/Q
                         net (fo=2, routed)           0.115     1.776    g1/counter_reg[11]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  g1/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    g1/counter_reg[8]_i_1_n_4
    SLICE_X1Y63          FDRE                                         r  g1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    g1/clk100
    SLICE_X1Y63          FDRE                                         r  g1/counter_reg[11]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y63          FDRE (Hold_fdre_C_D)         0.105     1.624    g1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 g1/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.348%)  route 0.115ns (31.652%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.600     1.519    g1/clk100
    SLICE_X1Y64          FDRE                                         r  g1/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  g1/counter_reg[15]/Q
                         net (fo=2, routed)           0.115     1.776    g1/counter_reg[15]
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  g1/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    g1/counter_reg[12]_i_1_n_4
    SLICE_X1Y64          FDRE                                         r  g1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    g1/clk100
    SLICE_X1Y64          FDRE                                         r  g1/counter_reg[15]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y64          FDRE (Hold_fdre_C_D)         0.105     1.624    g1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 g1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.319%)  route 0.115ns (31.681%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.602     1.521    g1/clk100
    SLICE_X1Y61          FDRE                                         r  g1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  g1/counter_reg[3]/Q
                         net (fo=2, routed)           0.115     1.778    g1/counter_reg[3]
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  g1/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.886    g1/counter_reg[0]_i_2_n_4
    SLICE_X1Y61          FDRE                                         r  g1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.875     2.040    g1/clk100
    SLICE_X1Y61          FDRE                                         r  g1/counter_reg[3]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y61          FDRE (Hold_fdre_C_D)         0.105     1.626    g1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 g1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.252ns (68.834%)  route 0.114ns (31.166%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.602     1.521    g1/clk100
    SLICE_X1Y61          FDRE                                         r  g1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  g1/counter_reg[2]/Q
                         net (fo=2, routed)           0.114     1.776    g1/counter_reg[2]
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.887 r  g1/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.887    g1/counter_reg[0]_i_2_n_5
    SLICE_X1Y61          FDRE                                         r  g1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.875     2.040    g1/clk100
    SLICE_X1Y61          FDRE                                         r  g1/counter_reg[2]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y61          FDRE (Hold_fdre_C_D)         0.105     1.626    g1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 g1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.252ns (68.834%)  route 0.114ns (31.166%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.600     1.519    g1/clk100
    SLICE_X1Y63          FDRE                                         r  g1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  g1/counter_reg[10]/Q
                         net (fo=2, routed)           0.114     1.774    g1/counter_reg[10]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.885 r  g1/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.885    g1/counter_reg[8]_i_1_n_5
    SLICE_X1Y63          FDRE                                         r  g1/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    g1/clk100
    SLICE_X1Y63          FDRE                                         r  g1/counter_reg[10]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y63          FDRE (Hold_fdre_C_D)         0.105     1.624    g1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 g1/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.574%)  route 0.115ns (31.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.598     1.517    g1/clk100
    SLICE_X1Y67          FDRE                                         r  g1/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  g1/counter_reg[26]/Q
                         net (fo=2, routed)           0.115     1.774    g1/counter_reg[26]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.885 r  g1/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.885    g1/counter_reg[24]_i_1_n_5
    SLICE_X1Y67          FDRE                                         r  g1/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.869     2.034    g1/clk100
    SLICE_X1Y67          FDRE                                         r  g1/counter_reg[26]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.105     1.622    g1/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 g1/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.574%)  route 0.115ns (31.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.599     1.518    g1/clk100
    SLICE_X1Y66          FDRE                                         r  g1/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  g1/counter_reg[22]/Q
                         net (fo=2, routed)           0.115     1.775    g1/counter_reg[22]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.886 r  g1/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.886    g1/counter_reg[20]_i_1_n_5
    SLICE_X1Y66          FDRE                                         r  g1/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.870     2.035    g1/clk100
    SLICE_X1Y66          FDRE                                         r  g1/counter_reg[22]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.105     1.623    g1/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y63     g1/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y61     g1/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y63     g1/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y63     g1/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y64     g1/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y64     g1/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y64     g1/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y64     g1/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y65     g1/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     g1/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     g1/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     g1/counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     g1/counter_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y67     g1/counter_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y67     g1/counter_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y67     g1/counter_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y63     g1/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y61     g1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y61     g1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     g1/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     g1/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     g1/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     g1/counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y63     g1/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63     g1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63     g1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64     g1/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64     g1/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64     g1/counter_reg[14]/C



