
*** Running vivado
    with args -log system_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 381.742 ; gain = 76.141
Command: synth_design -top system_wrapper -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1612 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 891.691 ; gain = 233.512
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/hdl/system_wrapper.vhd:22]
INFO: [Synth 8-3491] module 'system' declared at 'C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/synth/system.vhd:1921' bound to instance 'system_i' of component 'system' [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/hdl/system_wrapper.vhd:31]
INFO: [Synth 8-638] synthesizing module 'system' [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/synth/system.vhd:1933]
INFO: [Synth 8-3491] module 'system_arbiter_puf_0_0' declared at 'C:/Users/FAMILY/Desktop/PUF_5_1/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/synth_1/.Xil/Vivado-5760-DESKTOP-CNADR78/realtime/system_arbiter_puf_0_0_stub.vhdl:5' bound to instance 'arbiter_puf_0' of component 'system_arbiter_puf_0_0' [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/synth/system.vhd:2283]
INFO: [Synth 8-638] synthesizing module 'system_arbiter_puf_0_0' [C:/Users/FAMILY/Desktop/PUF_5_1/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/synth_1/.Xil/Vivado-5760-DESKTOP-CNADR78/realtime/system_arbiter_puf_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'system_axi_gpio_0_0' declared at 'C:/Users/FAMILY/Desktop/PUF_5_1/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/synth_1/.Xil/Vivado-5760-DESKTOP-CNADR78/realtime/system_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'system_axi_gpio_0_0' [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/synth/system.vhd:2289]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_0_0' [C:/Users/FAMILY/Desktop/PUF_5_1/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/synth_1/.Xil/Vivado-5760-DESKTOP-CNADR78/realtime/system_axi_gpio_0_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'system_axi_gpio_1_0' declared at 'C:/Users/FAMILY/Desktop/PUF_5_1/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/synth_1/.Xil/Vivado-5760-DESKTOP-CNADR78/realtime/system_axi_gpio_1_0_stub.vhdl:5' bound to instance 'axi_gpio_1' of component 'system_axi_gpio_1_0' [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/synth/system.vhd:2312]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_1_0' [C:/Users/FAMILY/Desktop/PUF_5_1/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/synth_1/.Xil/Vivado-5760-DESKTOP-CNADR78/realtime/system_axi_gpio_1_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'system_axi_uartlite_0_0' declared at 'C:/Users/FAMILY/Desktop/PUF_5_1/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/synth_1/.Xil/Vivado-5760-DESKTOP-CNADR78/realtime/system_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'system_axi_uartlite_0_0' [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/synth/system.vhd:2336]
INFO: [Synth 8-638] synthesizing module 'system_axi_uartlite_0_0' [C:/Users/FAMILY/Desktop/PUF_5_1/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/synth_1/.Xil/Vivado-5760-DESKTOP-CNADR78/realtime/system_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-638] synthesizing module 'h_clk_rst_imp_1D3DBPP' [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/synth/system.vhd:25]
INFO: [Synth 8-3491] module 'system_clk_wiz_1_0' declared at 'C:/Users/FAMILY/Desktop/PUF_5_1/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/synth_1/.Xil/Vivado-5760-DESKTOP-CNADR78/realtime/system_clk_wiz_1_0_stub.vhdl:5' bound to instance 'clk_wiz_1' of component 'system_clk_wiz_1_0' [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/synth/system.vhd:69]
INFO: [Synth 8-638] synthesizing module 'system_clk_wiz_1_0' [C:/Users/FAMILY/Desktop/PUF_5_1/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/synth_1/.Xil/Vivado-5760-DESKTOP-CNADR78/realtime/system_clk_wiz_1_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'system_rst_clk_wiz_1_100M_0' declared at 'C:/Users/FAMILY/Desktop/PUF_5_1/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/synth_1/.Xil/Vivado-5760-DESKTOP-CNADR78/realtime/system_rst_clk_wiz_1_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_1_100M' of component 'system_rst_clk_wiz_1_100M_0' [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/synth/system.vhd:75]
INFO: [Synth 8-638] synthesizing module 'system_rst_clk_wiz_1_100M_0' [C:/Users/FAMILY/Desktop/PUF_5_1/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/synth_1/.Xil/Vivado-5760-DESKTOP-CNADR78/realtime/system_rst_clk_wiz_1_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'system_xlconstant_0_0' declared at 'c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ip/system_xlconstant_0_0/synth/system_xlconstant_0_0.v:57' bound to instance 'xlconstant_0' of component 'system_xlconstant_0_0' [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/synth/system.vhd:88]
INFO: [Synth 8-6157] synthesizing module 'system_xlconstant_0_0' [c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ip/system_xlconstant_0_0/synth/system_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (1#1) [c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_xlconstant_0_0' (2#1) [c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ip/system_xlconstant_0_0/synth/system_xlconstant_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'h_clk_rst_imp_1D3DBPP' (3#1) [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/synth/system.vhd:25]
INFO: [Synth 8-3491] module 'system_ila_0_0' declared at 'C:/Users/FAMILY/Desktop/PUF_5_1/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/synth_1/.Xil/Vivado-5760-DESKTOP-CNADR78/realtime/system_ila_0_0_stub.vhdl:5' bound to instance 'ila_0' of component 'system_ila_0_0' [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/synth/system.vhd:2370]
INFO: [Synth 8-638] synthesizing module 'system_ila_0_0' [C:/Users/FAMILY/Desktop/PUF_5_1/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/synth_1/.Xil/Vivado-5760-DESKTOP-CNADR78/realtime/system_ila_0_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'system_ila_1_0' declared at 'C:/Users/FAMILY/Desktop/PUF_5_1/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/synth_1/.Xil/Vivado-5760-DESKTOP-CNADR78/realtime/system_ila_1_0_stub.vhdl:5' bound to instance 'ila_1' of component 'system_ila_1_0' [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/synth/system.vhd:2393]
INFO: [Synth 8-638] synthesizing module 'system_ila_1_0' [C:/Users/FAMILY/Desktop/PUF_5_1/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/synth_1/.Xil/Vivado-5760-DESKTOP-CNADR78/realtime/system_ila_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'system_mdm_1_0' declared at 'C:/Users/FAMILY/Desktop/PUF_5_1/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/synth_1/.Xil/Vivado-5760-DESKTOP-CNADR78/realtime/system_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'system_mdm_1_0' [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/synth/system.vhd:2400]
INFO: [Synth 8-638] synthesizing module 'system_mdm_1_0' [C:/Users/FAMILY/Desktop/PUF_5_1/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/synth_1/.Xil/Vivado-5760-DESKTOP-CNADR78/realtime/system_mdm_1_0_stub.vhdl:41]
INFO: [Synth 8-3491] module 'system_microblaze_0_0' declared at 'C:/Users/FAMILY/Desktop/PUF_5_1/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/synth_1/.Xil/Vivado-5760-DESKTOP-CNADR78/realtime/system_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'system_microblaze_0_0' [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/synth/system.vhd:2433]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_0' [C:/Users/FAMILY/Desktop/PUF_5_1/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/synth_1/.Xil/Vivado-5760-DESKTOP-CNADR78/realtime/system_microblaze_0_0_stub.vhdl:63]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_axi_periph_0' [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/synth/system.vhd:1286]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1RZ0IW6' [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/synth/system.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1RZ0IW6' (4#1) [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/synth/system.vhd:140]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_K87I2F' [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/synth/system.vhd:245]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_K87I2F' (5#1) [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/synth/system.vhd:245]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_QYRHL1' [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/synth/system.vhd:352]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_QYRHL1' (6#1) [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/synth/system.vhd:352]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1LIFQL0' [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/synth/system.vhd:453]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1LIFQL0' (7#1) [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/synth/system.vhd:453]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1LZPV07' [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/synth/system.vhd:1116]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1LZPV07' (8#1) [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/synth/system.vhd:1116]
INFO: [Synth 8-3491] module 'system_xbar_0' declared at 'C:/Users/FAMILY/Desktop/PUF_5_1/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/synth_1/.Xil/Vivado-5760-DESKTOP-CNADR78/realtime/system_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'system_xbar_0' [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/synth/system.vhd:1818]
INFO: [Synth 8-638] synthesizing module 'system_xbar_0' [C:/Users/FAMILY/Desktop/PUF_5_1/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/synth_1/.Xil/Vivado-5760-DESKTOP-CNADR78/realtime/system_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_axi_periph_0' (9#1) [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/synth/system.vhd:1286]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/synth/system.vhd:537]
INFO: [Synth 8-3491] module 'system_dlmb_bram_if_cntlr_0' declared at 'C:/Users/FAMILY/Desktop/PUF_5_1/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/synth_1/.Xil/Vivado-5760-DESKTOP-CNADR78/realtime/system_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'system_dlmb_bram_if_cntlr_0' [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/synth/system.vhd:751]
INFO: [Synth 8-638] synthesizing module 'system_dlmb_bram_if_cntlr_0' [C:/Users/FAMILY/Desktop/PUF_5_1/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/synth_1/.Xil/Vivado-5760-DESKTOP-CNADR78/realtime/system_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'system_dlmb_v10_0' declared at 'C:/Users/FAMILY/Desktop/PUF_5_1/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/synth_1/.Xil/Vivado-5760-DESKTOP-CNADR78/realtime/system_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'system_dlmb_v10_0' [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/synth/system.vhd:805]
INFO: [Synth 8-638] synthesizing module 'system_dlmb_v10_0' [C:/Users/FAMILY/Desktop/PUF_5_1/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/synth_1/.Xil/Vivado-5760-DESKTOP-CNADR78/realtime/system_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'system_ilmb_bram_if_cntlr_0' declared at 'C:/Users/FAMILY/Desktop/PUF_5_1/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/synth_1/.Xil/Vivado-5760-DESKTOP-CNADR78/realtime/system_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'system_ilmb_bram_if_cntlr_0' [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/synth/system.vhd:833]
INFO: [Synth 8-638] synthesizing module 'system_ilmb_bram_if_cntlr_0' [C:/Users/FAMILY/Desktop/PUF_5_1/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/synth_1/.Xil/Vivado-5760-DESKTOP-CNADR78/realtime/system_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'system_ilmb_v10_0' declared at 'C:/Users/FAMILY/Desktop/PUF_5_1/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/synth_1/.Xil/Vivado-5760-DESKTOP-CNADR78/realtime/system_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'system_ilmb_v10_0' [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/synth/system.vhd:887]
INFO: [Synth 8-638] synthesizing module 'system_ilmb_v10_0' [C:/Users/FAMILY/Desktop/PUF_5_1/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/synth_1/.Xil/Vivado-5760-DESKTOP-CNADR78/realtime/system_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'system_lmb_bram_0' declared at 'C:/Users/FAMILY/Desktop/PUF_5_1/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/synth_1/.Xil/Vivado-5760-DESKTOP-CNADR78/realtime/system_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'system_lmb_bram_0' [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/synth/system.vhd:915]
INFO: [Synth 8-638] synthesizing module 'system_lmb_bram_0' [C:/Users/FAMILY/Desktop/PUF_5_1/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/synth_1/.Xil/Vivado-5760-DESKTOP-CNADR78/realtime/system_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' (10#1) [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/synth/system.vhd:537]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'microblaze_0_axi_periph'. This will prevent further optimization [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/synth/system.vhd:2488]
INFO: [Synth 8-256] done synthesizing module 'system' (11#1) [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/synth/system.vhd:1933]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (12#1) [C:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/hdl/system_wrapper.vhd:22]
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 970.023 ; gain = 311.844
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 970.023 ; gain = 311.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 970.023 ; gain = 311.844
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 970.023 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0/system_microblaze_0_0_in_context.xdc] for cell 'system_i/microblaze_0'
Finished Parsing XDC File [c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0/system_microblaze_0_0_in_context.xdc] for cell 'system_i/microblaze_0'
Parsing XDC File [c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0/system_lmb_bram_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0/system_lmb_bram_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ip/system_xbar_0/system_xbar_0/system_xbar_0_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ip/system_xbar_0/system_xbar_0/system_xbar_0_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ip/system_mdm_1_0/system_mdm_1_0/system_mdm_1_0_in_context.xdc] for cell 'system_i/mdm_1'
Finished Parsing XDC File [c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ip/system_mdm_1_0/system_mdm_1_0/system_mdm_1_0_in_context.xdc] for cell 'system_i/mdm_1'
Parsing XDC File [c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0/system_clk_wiz_1_0_in_context.xdc] for cell 'system_i/h_clk_rst/clk_wiz_1'
Finished Parsing XDC File [c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0/system_clk_wiz_1_0_in_context.xdc] for cell 'system_i/h_clk_rst/clk_wiz_1'
Parsing XDC File [c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'system_i/h_clk_rst/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'system_i/h_clk_rst/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0/system_axi_uartlite_0_0_in_context.xdc] for cell 'system_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0/system_axi_uartlite_0_0_in_context.xdc] for cell 'system_i/axi_uartlite_0'
Parsing XDC File [c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0/system_axi_gpio_0_0_in_context.xdc] for cell 'system_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0/system_axi_gpio_0_0_in_context.xdc] for cell 'system_i/axi_gpio_0'
Parsing XDC File [c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0/system_axi_gpio_1_0_in_context.xdc] for cell 'system_i/axi_gpio_1'
Finished Parsing XDC File [c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0/system_axi_gpio_1_0_in_context.xdc] for cell 'system_i/axi_gpio_1'
Parsing XDC File [c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ip/system_arbiter_puf_0_0/system_arbiter_puf_0_0/system_arbiter_puf_0_0_in_context.xdc] for cell 'system_i/arbiter_puf_0'
Finished Parsing XDC File [c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ip/system_arbiter_puf_0_0/system_arbiter_puf_0_0/system_arbiter_puf_0_0_in_context.xdc] for cell 'system_i/arbiter_puf_0'
Parsing XDC File [c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ip/system_ila_0_0/system_ila_0_0/system_ila_0_0_in_context.xdc] for cell 'system_i/ila_0'
Finished Parsing XDC File [c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ip/system_ila_0_0/system_ila_0_0/system_ila_0_0_in_context.xdc] for cell 'system_i/ila_0'
Parsing XDC File [c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ip/system_ila_1_0/system_ila_1_0/system_ila_1_0_in_context.xdc] for cell 'system_i/ila_1'
Finished Parsing XDC File [c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ip/system_ila_1_0/system_ila_1_0/system_ila_1_0_in_context.xdc] for cell 'system_i/ila_1'
Parsing XDC File [C:/Users/FAMILY/Desktop/PUF_5_1/src/xdc/pin.xdc]
Finished Parsing XDC File [C:/Users/FAMILY/Desktop/PUF_5_1/src/xdc/pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/FAMILY/Desktop/PUF_5_1/src/xdc/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/FAMILY/Desktop/PUF_5_1/src/xdc/area.xdc]
Finished Parsing XDC File [C:/Users/FAMILY/Desktop/PUF_5_1/src/xdc/area.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/FAMILY/Desktop/PUF_5_1/src/xdc/area.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/FAMILY/Desktop/PUF_5_1/src/xdc/puf_loc.xdc]
Finished Parsing XDC File [C:/Users/FAMILY/Desktop/PUF_5_1/src/xdc/puf_loc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/FAMILY/Desktop/PUF_5_1/src/xdc/puf_loc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/FAMILY/Desktop/PUF_5_1/src/xdc/debug.xdc]
WARNING: [Vivado 12-507] No nets matched 'system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I_n_5'. [C:/Users/FAMILY/Desktop/PUF_5_1/src/xdc/debug.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I_n_9'. [C:/Users/FAMILY/Desktop/PUF_5_1/src/xdc/debug.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I_n_10'. [C:/Users/FAMILY/Desktop/PUF_5_1/src/xdc/debug.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I_n_11'. [C:/Users/FAMILY/Desktop/PUF_5_1/src/xdc/debug.xdc:4]
Finished Parsing XDC File [C:/Users/FAMILY/Desktop/PUF_5_1/src/xdc/debug.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/FAMILY/Desktop/PUF_5_1/src/xdc/debug.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/system_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/FAMILY/Desktop/PUF_5_1/src/xdc/debug.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/FAMILY/Desktop/PUF_5_1/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/FAMILY/Desktop/PUF_5_1/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1039.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1039.688 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'system_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:01:11 . Memory (MB): peak = 1042.703 ; gain = 384.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:01:11 . Memory (MB): peak = 1042.703 ; gain = 384.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for iclk. (constraint file  c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0/system_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for iclk. (constraint file  c:/Users/FAMILY/Desktop/PUF_5_1/src/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0/system_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/h_clk_rst/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/h_clk_rst/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/h_clk_rst/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/arbiter_puf_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ila_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:01:12 . Memory (MB): peak = 1042.703 ; gain = 384.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:01:13 . Memory (MB): peak = 1042.703 ; gain = 384.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:22 . Memory (MB): peak = 1042.703 ; gain = 384.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:49 . Memory (MB): peak = 1042.703 ; gain = 384.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:49 . Memory (MB): peak = 1042.703 ; gain = 384.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:49 . Memory (MB): peak = 1042.703 ; gain = 384.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:27 ; elapsed = 00:02:09 . Memory (MB): peak = 1053.004 ; gain = 394.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:27 ; elapsed = 00:02:09 . Memory (MB): peak = 1053.004 ; gain = 394.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:27 ; elapsed = 00:02:10 . Memory (MB): peak = 1053.004 ; gain = 394.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:27 ; elapsed = 00:02:10 . Memory (MB): peak = 1053.004 ; gain = 394.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:27 ; elapsed = 00:02:10 . Memory (MB): peak = 1053.004 ; gain = 394.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:27 ; elapsed = 00:02:10 . Memory (MB): peak = 1053.004 ; gain = 394.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |system_xbar_0               |         1|
|2     |system_arbiter_puf_0_0      |         1|
|3     |system_axi_gpio_0_0         |         1|
|4     |system_axi_gpio_1_0         |         1|
|5     |system_axi_uartlite_0_0     |         1|
|6     |system_ila_0_0              |         1|
|7     |system_ila_1_0              |         1|
|8     |system_mdm_1_0              |         1|
|9     |system_microblaze_0_0       |         1|
|10    |system_clk_wiz_1_0          |         1|
|11    |system_rst_clk_wiz_1_100M_0 |         1|
|12    |system_dlmb_bram_if_cntlr_0 |         1|
|13    |system_dlmb_v10_0           |         1|
|14    |system_ilmb_bram_if_cntlr_0 |         1|
|15    |system_ilmb_v10_0           |         1|
|16    |system_lmb_bram_0           |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |system_arbiter_puf_0_0_bbox_0       |     1|
|2     |system_axi_gpio_0_0_bbox_1          |     1|
|3     |system_axi_gpio_1_0_bbox_2          |     1|
|4     |system_axi_uartlite_0_0_bbox_3      |     1|
|5     |system_clk_wiz_1_0_bbox_4           |     1|
|6     |system_dlmb_bram_if_cntlr_0_bbox_11 |     1|
|7     |system_dlmb_v10_0_bbox_12           |     1|
|8     |system_ila_0_0_bbox_6               |     1|
|9     |system_ila_1_0_bbox_7               |     1|
|10    |system_ilmb_bram_if_cntlr_0_bbox_13 |     1|
|11    |system_ilmb_v10_0_bbox_14           |     1|
|12    |system_lmb_bram_0_bbox_15           |     1|
|13    |system_mdm_1_0_bbox_8               |     1|
|14    |system_microblaze_0_0_bbox_9        |     1|
|15    |system_rst_clk_wiz_1_100M_0_bbox_5  |     1|
|16    |system_xbar_0_bbox_10               |     1|
|17    |IBUF                                |     1|
|18    |OBUF                                |     1|
+------+------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------------------------+------+
|      |Instance                      |Module                               |Cells |
+------+------------------------------+-------------------------------------+------+
|1     |top                           |                                     |  1426|
|2     |  system_i                    |system                               |  1424|
|3     |    microblaze_0_axi_periph   |system_microblaze_0_axi_periph_0     |   485|
|4     |    h_clk_rst                 |h_clk_rst_imp_1D3DBPP                |     7|
|5     |      xlconstant_0            |system_xlconstant_0_0                |     0|
|6     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_OGE0N8 |   496|
+------+------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:27 ; elapsed = 00:02:10 . Memory (MB): peak = 1053.004 ; gain = 394.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:01 ; elapsed = 00:01:52 . Memory (MB): peak = 1053.004 ; gain = 322.145
Synthesis Optimization Complete : Time (s): cpu = 00:01:27 ; elapsed = 00:02:10 . Memory (MB): peak = 1053.004 ; gain = 394.824
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1053.004 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1061.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
75 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:41 ; elapsed = 00:02:42 . Memory (MB): peak = 1061.824 ; gain = 680.082
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1061.824 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/FAMILY/Desktop/PUF_5_1/prj/vivado/arbiter_puf_vhdl/arbiter_puf_vhdl.runs/synth_1/system_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 1061.824 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun  5 01:09:37 2020...
