set_min_delay 30 -rise_to [get_ports clk2] -fall_to adder1 -ignore_clock_latency -probe -reset_path
