// Seed: 1928506778
module module_0 (
    output tri  id_0,
    output wor  id_1,
    input  tri1 id_2
);
  module_2();
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    input supply0 id_2,
    output wor id_3,
    output wor id_4,
    output wire id_5
);
  id_7 :
  assert property (@(posedge !1) {~id_7{1}})
  else $display(id_0, id_2, 1 == 1'b0);
  wire id_8;
  module_0(
      id_1, id_5, id_0
  );
endmodule
module module_2;
  reg id_1;
  initial begin
    id_1 <= 1'h0;
  end
endmodule
