

================================================================
== Vitis HLS Report for 'conifer_xgboost_moons_accelerator'
================================================================
* Date:           Fri Sep 19 13:40:03 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        conifer_xgboost_moons
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.853 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                         |                                                              |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                 Instance                                |                            Module                            |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_copy_input_fu_249                                                    |copy_input                                                    |       33|       33|   0.165 us|   0.165 us|   10|   10|      yes|
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4_fu_257   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4   |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15_fu_268  |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15  |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18_fu_281  |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18  |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17_fu_292  |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17  |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7_fu_304   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7   |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6_fu_315   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6   |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5_fu_325   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5   |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3_fu_337   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3   |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2_fu_348   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2   |        3|        3|  15.000 ns|  15.000 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1_fu_358   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1   |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s_fu_370   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s   |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16_fu_381  |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16  |        3|        3|  15.000 ns|  15.000 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14_fu_392  |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14  |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13_fu_403  |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13  |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12_fu_415  |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12  |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11_fu_425  |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11  |        3|        3|  15.000 ns|  15.000 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10_fu_435  |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10  |        3|        3|  15.000 ns|  15.000 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9_fu_447   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9   |        3|        3|  15.000 ns|  15.000 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8_fu_458   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8   |        3|        3|  15.000 ns|  15.000 ns|    1|    1|      yes|
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_1  |        ?|        ?|        58|         56|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|      84|   1126|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    -|   23006|  24083|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    338|    -|
|Register         |        -|    -|    1405|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    0|   24495|  25547|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|      23|     48|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+-------+------+-----+
    |                                 Instance                                |                            Module                            | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+-------+------+-----+
    |control_s_axi_U                                                          |control_s_axi                                                 |        0|   0|    226|   360|    0|
    |grp_copy_input_fu_249                                                    |copy_input                                                    |        0|   0|  11355|  9204|    0|
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1_fu_358   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1   |        0|   0|    705|   810|    0|
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10_fu_435  |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10  |        0|   0|    386|   652|    0|
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11_fu_425  |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11  |        0|   0|    205|   378|    0|
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12_fu_415  |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12  |        0|   0|    671|   814|    0|
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13_fu_403  |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13  |        0|   0|    706|   839|    0|
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14_fu_392  |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14  |        0|   0|    558|   728|    0|
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15_fu_268  |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15  |        0|   0|    724|   839|    0|
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16_fu_381  |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16  |        0|   0|    233|   496|    0|
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17_fu_292  |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17  |        0|   0|    707|   839|    0|
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18_fu_281  |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18  |        0|   0|    689|   839|    0|
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2_fu_348   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2   |        0|   0|    349|   639|    0|
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3_fu_337   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3   |        0|   0|    688|   828|    0|
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4_fu_257   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4   |        0|   0|    688|   839|    0|
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5_fu_325   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5   |        0|   0|    645|   783|    0|
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6_fu_315   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6   |        0|   0|    484|   756|    0|
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7_fu_304   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7   |        0|   0|    688|   839|    0|
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8_fu_458   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8   |        0|   0|    272|   391|    0|
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9_fu_447   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9   |        0|   0|    295|   515|    0|
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s_fu_370   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s   |        0|   0|    622|   719|    0|
    |gmem0_m_axi_U                                                            |gmem0_m_axi                                                   |        4|   0|    830|   734|    0|
    |lshr_64ns_32ns_64_2_1_U201                                               |lshr_64ns_32ns_64_2_1                                         |        0|   0|    140|   121|    0|
    |shl_64ns_32ns_64_2_1_U202                                                |shl_64ns_32ns_64_2_1                                          |        0|   0|    140|   121|    0|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+-------+------+-----+
    |Total                                                                    |                                                              |        4|   0|  23006| 24083|    0|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+----+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF | LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+----+----+------------+------------+
    |add_ln21_1_fu_929_p2                |         +|   0|   0|  39|          32|           6|
    |add_ln21_2_fu_1038_p2               |         +|   0|   0|  71|          64|          64|
    |add_ln21_3_fu_1077_p2               |         +|   0|   0|  15|           8|           8|
    |add_ln21_fu_898_p2                  |         +|   0|   0|  39|          32|           6|
    |add_ln36_10_fu_643_p2               |         +|   0|   0|  12|          12|          12|
    |add_ln36_11_fu_653_p2               |         +|   0|   0|  14|          13|          13|
    |add_ln36_12_fu_752_p2               |         +|   0|   0|  17|          14|          14|
    |add_ln36_13_fu_758_p2               |         +|   0|   0|  14|          13|          13|
    |add_ln36_14_fu_659_p2               |         +|   0|   0|  12|          12|          12|
    |add_ln36_15_fu_771_p2               |         +|   0|   0|  14|          13|          13|
    |add_ln36_16_fu_781_p2               |         +|   0|   0|  17|          14|          14|
    |add_ln36_17_fu_805_p2               |         +|   0|   0|  20|          15|          15|
    |add_ln36_18_fu_821_p2               |         +|   0|   0|  23|          16|          16|
    |add_ln36_19_fu_817_p2               |         +|   0|   0|  20|          15|          15|
    |add_ln36_1_fu_695_p2                |         +|   0|   0|  12|          12|          12|
    |add_ln36_2_fu_705_p2                |         +|   0|   0|  12|          12|          12|
    |add_ln36_3_fu_715_p2                |         +|   0|   0|  14|          13|          13|
    |add_ln36_4_fu_721_p2                |         +|   0|   0|  12|          12|          12|
    |add_ln36_5_fu_631_p2                |         +|   0|   0|  14|          13|          13|
    |add_ln36_6_fu_734_p2                |         +|   0|   0|  17|          14|          14|
    |add_ln36_7_fu_740_p2                |         +|   0|   0|  17|          14|          14|
    |add_ln36_8_fu_793_p2                |         +|   0|   0|  20|          15|          15|
    |add_ln36_9_fu_637_p2                |         +|   0|   0|  12|          12|          12|
    |add_ln36_fu_524_p2                  |         +|   0|   0|  38|          31|           1|
    |sub_ln21_1_fu_888_p2                |         -|   0|   0|  39|           5|          32|
    |sub_ln21_2_fu_934_p2                |         -|   0|   0|  39|           5|          32|
    |sub_ln21_3_fu_1054_p2               |         -|   0|   0|  15|           4|           8|
    |sub_ln21_4_fu_913_p2                |         -|   0|   0|  13|           4|           5|
    |sub_ln21_fu_840_p2                  |         -|   0|   0|  20|           1|          15|
    |and_ln21_1_fu_1006_p2               |       and|   0|   0|   2|           1|           1|
    |and_ln21_2_fu_977_p2                |       and|   0|   0|  15|          15|          15|
    |and_ln21_fu_988_p2                  |       and|   0|   0|   2|           1|           1|
    |ap_block_pp0_stage12_11001          |       and|   0|   0|   2|           1|           1|
    |ap_block_pp0_stage13_11001          |       and|   0|   0|   2|           1|           1|
    |ap_block_pp0_stage14_11001          |       and|   0|   0|   2|           1|           1|
    |ap_block_pp0_stage15_11001          |       and|   0|   0|   2|           1|           1|
    |ap_block_pp0_stage16_11001          |       and|   0|   0|   2|           1|           1|
    |ap_block_pp0_stage17_11001          |       and|   0|   0|   2|           1|           1|
    |ap_block_pp0_stage18_11001          |       and|   0|   0|   2|           1|           1|
    |ap_block_pp0_stage19_11001          |       and|   0|   0|   2|           1|           1|
    |ap_block_pp0_stage20_11001          |       and|   0|   0|   2|           1|           1|
    |ap_block_pp0_stage21_11001          |       and|   0|   0|   2|           1|           1|
    |ap_block_pp0_stage4_11001           |       and|   0|   0|   2|           1|           1|
    |ap_block_pp0_stage52_11001          |       and|   0|   0|   2|           1|           1|
    |ap_block_state15_pp0_stage12_iter0  |       and|   0|   0|   2|           1|           1|
    |ap_block_state4_io                  |       and|   0|   0|   2|           1|           1|
    |ap_block_state55_io                 |       and|   0|   0|   2|           1|           1|
    |ap_block_state60_pp0_stage1_iter1   |       and|   0|   0|   2|           1|           1|
    |ap_predicate_op102_writereq_state4  |       and|   0|   0|   2|           1|           1|
    |icmp_ln21_1_fu_939_p2               |      icmp|   0|   0|  38|          31|           1|
    |icmp_ln21_2_fu_982_p2               |      icmp|   0|   0|  20|          15|           1|
    |icmp_ln21_3_fu_1025_p2              |      icmp|   0|   0|  39|          32|           1|
    |icmp_ln21_fu_835_p2                 |      icmp|   0|   0|  23|          16|           1|
    |icmp_ln36_1_fu_519_p2               |      icmp|   0|   0|  39|          32|          32|
    |icmp_ln36_2_fu_537_p2               |      icmp|   0|   0|  39|          32|          32|
    |icmp_ln36_fu_487_p2                 |      icmp|   0|   0|  39|          32|           1|
    |lshr_ln21_2_fu_947_p2               |      lshr|   0|  84|  58|           2|          18|
    |ap_block_pp0_stage1_11001           |        or|   0|   0|   2|           1|           1|
    |or_ln21_fu_1011_p2                  |        or|   0|   0|   2|           1|           1|
    |empty_fu_501_p3                     |    select|   0|   0|  31|           1|          31|
    |select_ln21_1_fu_1030_p3            |    select|   0|   0|  64|           1|          64|
    |select_ln21_2_fu_1069_p3            |    select|   0|   0|   7|           1|           7|
    |select_ln21_3_fu_1105_p3            |    select|   0|   0|  32|           1|           1|
    |select_ln21_fu_845_p3               |    select|   0|   0|  15|           1|          15|
    |ap_enable_pp0                       |       xor|   0|   0|   2|           1|           2|
    |xor_ln21_fu_1000_p2                 |       xor|   0|   0|   2|           1|           2|
    +------------------------------------+----------+----+----+----+------------+------------+
    |Total                               |          |   0|  84|1126|         675|         676|
    +------------------------------------+----------+----+----+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  257|         60|    1|         60|
    |ap_enable_reg_pp0_iter1  |    9|          2|    1|          2|
    |gmem0_ARVALID            |    9|          2|    1|          2|
    |gmem0_RREADY             |    9|          2|    1|          2|
    |gmem0_blk_n_AR           |    9|          2|    1|          2|
    |gmem0_blk_n_AW           |    9|          2|    1|          2|
    |gmem0_blk_n_B            |    9|          2|    1|          2|
    |gmem0_blk_n_R            |    9|          2|    1|          2|
    |gmem0_blk_n_W            |    9|          2|    1|          2|
    |n_fu_182                 |    9|          2|   31|         62|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  338|         78|   40|        138|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |N_read_reg_1124                     |  32|   0|   32|          0|
    |add_ln21_1_reg_1555                 |  32|   0|   32|          0|
    |add_ln21_2_reg_1611                 |  64|   0|   64|          0|
    |add_ln21_reg_1534                   |  32|   0|   32|          0|
    |add_ln36_11_reg_1441                |  13|   0|   13|          0|
    |add_ln36_12_reg_1461                |  14|   0|   14|          0|
    |add_ln36_14_reg_1446                |  12|   0|   12|          0|
    |add_ln36_16_reg_1466                |  14|   0|   14|          0|
    |add_ln36_17_reg_1477                |  15|   0|   15|          0|
    |add_ln36_18_reg_1489                |  16|   0|   16|          0|
    |add_ln36_19_reg_1483                |  15|   0|   15|          0|
    |add_ln36_3_reg_1451                 |  13|   0|   13|          0|
    |add_ln36_5_reg_1431                 |  13|   0|   13|          0|
    |add_ln36_7_reg_1456                 |  14|   0|   14|          0|
    |add_ln36_8_reg_1471                 |  15|   0|   15|          0|
    |add_ln36_9_reg_1436                 |  12|   0|   12|          0|
    |add_ln36_reg_1156                   |  31|   0|   31|          0|
    |ap_CS_fsm                           |  59|   0|   59|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |bit_select30_i_i_i_reg_1550         |   1|   0|    1|          0|
    |first_iter_0_reg_235                |   1|   0|    1|          0|
    |gmem0_addr_reg_1141                 |  32|   0|   32|          0|
    |grp_copy_input_fu_249_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln21_1_reg_1565                |   1|   0|    1|          0|
    |icmp_ln21_3_reg_1596                |   1|   0|    1|          0|
    |icmp_ln21_reg_1500                  |   1|   0|    1|          0|
    |icmp_ln36_1_reg_1152                |   1|   0|    1|          0|
    |icmp_ln36_2_reg_1167                |   1|   0|    1|          0|
    |lshr_ln21_1_reg_1616                |  63|   0|   63|          0|
    |lshr_ln21_2_reg_1570                |  18|   0|   18|          0|
    |lshr_ln21_reg_1601                  |  64|   0|   64|          0|
    |n_fu_182                            |  31|   0|   31|          0|
    |or_ln_reg_1591                      |   1|   0|    2|          1|
    |scores_10_reg_1361                  |  11|   0|   11|          0|
    |scores_11_reg_1416                  |  11|   0|   11|          0|
    |scores_12_reg_1421                  |  11|   0|   11|          0|
    |scores_13_reg_1426                  |  11|   0|   11|          0|
    |scores_14_reg_1366                  |  11|   0|   11|          0|
    |scores_15_reg_1371                  |  11|   0|   11|          0|
    |scores_16_reg_1376                  |  11|   0|   11|          0|
    |scores_17_reg_1381                  |  11|   0|   11|          0|
    |scores_18_reg_1356                  |  11|   0|   11|          0|
    |scores_1_reg_1386                   |  12|   0|   12|          0|
    |scores_2_reg_1391                   |  11|   0|   11|          0|
    |scores_3_reg_1396                   |  11|   0|   11|          0|
    |scores_4_reg_1401                   |  12|   0|   12|          0|
    |scores_5_reg_1346                   |  11|   0|   11|          0|
    |scores_7_reg_1351                   |  11|   0|   11|          0|
    |scores_8_reg_1406                   |  11|   0|   11|          0|
    |scores_9_reg_1411                   |  11|   0|   11|          0|
    |select_ln21_3_reg_1626              |  32|   0|   32|          0|
    |select_ln21_reg_1505                |  15|   0|   15|          0|
    |shl_ln21_reg_1606                   |  64|   0|   64|          0|
    |sub_ln21_1_reg_1522                 |  32|   0|   32|          0|
    |sub_ln21_2_reg_1560                 |  32|   0|   32|          0|
    |sub_ln21_3_reg_1621                 |   8|   0|    8|          0|
    |sub_ln21_4_reg_1545                 |   5|   0|    5|          0|
    |tmp_28_reg_1494                     |   1|   0|    1|          0|
    |tmp_29_reg_1540                     |  31|   0|   31|          0|
    |trunc_ln1_reg_1136                  |  30|   0|   30|          0|
    |trunc_ln21_1_reg_1529               |   5|   0|    5|          0|
    |trunc_ln21_reg_1517                 |   8|   0|    8|          0|
    |trunc_ln25_reg_1131                 |  31|   0|   31|          0|
    |trunc_ln40_reg_1162                 |  29|   0|   29|          0|
    |x_int_0_reg_1171                    |  18|   0|   18|          0|
    |x_int_1_reg_1192                    |  18|   0|   18|          0|
    |x_int_2_reg_1210                    |  18|   0|   18|          0|
    |x_int_3_reg_1229                    |  18|   0|   18|          0|
    |x_int_4_reg_1249                    |  18|   0|   18|          0|
    |x_int_5_reg_1266                    |  18|   0|   18|          0|
    |x_int_6_reg_1282                    |  18|   0|   18|          0|
    |x_int_7_reg_1302                    |  18|   0|   18|          0|
    |x_int_8_reg_1315                    |  18|   0|   18|          0|
    |x_int_9_reg_1331                    |  18|   0|   18|          0|
    |x_read_reg_1119                     |  32|   0|   32|          0|
    |zext_ln21_reg_1512                  |  15|   0|   18|          3|
    |zext_ln36_reg_1147                  |  31|   0|   32|          1|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1405|   0| 1410|          5|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                            control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                            control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|                            control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|                            control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|                            control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|                            control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                            control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                            control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                            control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|                            control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|                            control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|                            control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|                            control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|                            control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|                            control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|                            control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|                            control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  conifer_xgboost_moons_accelerator|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  conifer_xgboost_moons_accelerator|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  conifer_xgboost_moons_accelerator|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   32|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   32|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|                              gmem0|       pointer|
+-----------------------+-----+-----+------------+-----------------------------------+--------------+

