{
  "DESIGN_NAME": "tt_um_precision_farming",
  "VERILOG_FILES": [
    "dir::project.v"
  ],
  "CLOCK_PORT": "clk",
  "CLOCK_NET": "clk",
  "CLOCK_PERIOD": 20,
  "PL_TARGET_DENSITY": 0.5,
  "RUN_LINTER": 1
}
