
ADAS_IMU_SONAR_F446.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008d40  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000454  08008f10  08008f10  00009f10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009364  08009364  0000b1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009364  08009364  0000a364  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800936c  0800936c  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800936c  0800936c  0000a36c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009370  08009370  0000a370  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08009374  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002fc  200001d4  08009548  0000b1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004d0  08009548  0000b4d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011695  00000000  00000000  0000b204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024dc  00000000  00000000  0001c899  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001030  00000000  00000000  0001ed78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cc9  00000000  00000000  0001fda8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023814  00000000  00000000  00020a71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014233  00000000  00000000  00044285  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d5faa  00000000  00000000  000584b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012e462  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005758  00000000  00000000  0012e4a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  00133c00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008ef8 	.word	0x08008ef8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	08008ef8 	.word	0x08008ef8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <HCSR04_DelayUs_Approx>:
// Timer ARR değerini convenience için makro olarak alalım
#define HCSR04_TIM_ARR   (htim3.Init.Period)

// 10 µs civarı beklemek için küçük bir NOP loop'u
static void HCSR04_DelayUs_Approx(uint16_t us)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b085      	sub	sp, #20
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	80fb      	strh	r3, [r7, #6]
    // Bu çok kaba bir delay; 84 MHz civarında çalışıyor varsayıyoruz.
    // Hassas olmasına gerek yok, sadece 10 µs'den büyük olsun yeter.
    for (uint32_t i = 0; i < us * 10; i++)
 8000f1e:	2300      	movs	r3, #0
 8000f20:	60fb      	str	r3, [r7, #12]
 8000f22:	e003      	b.n	8000f2c <HCSR04_DelayUs_Approx+0x18>
    {
        __NOP();
 8000f24:	bf00      	nop
    for (uint32_t i = 0; i < us * 10; i++)
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	3301      	adds	r3, #1
 8000f2a:	60fb      	str	r3, [r7, #12]
 8000f2c:	88fa      	ldrh	r2, [r7, #6]
 8000f2e:	4613      	mov	r3, r2
 8000f30:	009b      	lsls	r3, r3, #2
 8000f32:	4413      	add	r3, r2
 8000f34:	005b      	lsls	r3, r3, #1
 8000f36:	461a      	mov	r2, r3
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	4293      	cmp	r3, r2
 8000f3c:	d3f2      	bcc.n	8000f24 <HCSR04_DelayUs_Approx+0x10>
    }
}
 8000f3e:	bf00      	nop
 8000f40:	bf00      	nop
 8000f42:	3714      	adds	r7, #20
 8000f44:	46bd      	mov	sp, r7
 8000f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4a:	4770      	bx	lr

08000f4c <HCSR04_Init>:

void HCSR04_Init(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	af00      	add	r7, sp, #0
    // Trigger pinini LOW'a çek
    HAL_GPIO_WritePin(HCSR04_TRIG_GPIO_Port, HCSR04_TRIG_Pin, GPIO_PIN_RESET);
 8000f50:	2200      	movs	r2, #0
 8000f52:	2101      	movs	r1, #1
 8000f54:	480b      	ldr	r0, [pc, #44]	@ (8000f84 <HCSR04_Init+0x38>)
 8000f56:	f001 fdd5 	bl	8002b04 <HAL_GPIO_WritePin>

    // TIM3 Input Capture'ı interrupt ile başlat
    // (CH1 PA6 → Echo pini)
    if (HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1) != HAL_OK)
 8000f5a:	2100      	movs	r1, #0
 8000f5c:	480a      	ldr	r0, [pc, #40]	@ (8000f88 <HCSR04_Init+0x3c>)
 8000f5e:	f003 fcb9 	bl	80048d4 <HAL_TIM_IC_Start_IT>
    {
        // Hata varsa burada breakpoint koyabilirsin
    }

    // İlk ölçüm için rising edge'ten başlamasını garanti et
    __HAL_TIM_SET_CAPTUREPOLARITY(&htim3, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8000f62:	4b09      	ldr	r3, [pc, #36]	@ (8000f88 <HCSR04_Init+0x3c>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	6a1a      	ldr	r2, [r3, #32]
 8000f68:	4b07      	ldr	r3, [pc, #28]	@ (8000f88 <HCSR04_Init+0x3c>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	f022 020a 	bic.w	r2, r2, #10
 8000f70:	621a      	str	r2, [r3, #32]
 8000f72:	4b05      	ldr	r3, [pc, #20]	@ (8000f88 <HCSR04_Init+0x3c>)
 8000f74:	681a      	ldr	r2, [r3, #0]
 8000f76:	4b04      	ldr	r3, [pc, #16]	@ (8000f88 <HCSR04_Init+0x3c>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	6a12      	ldr	r2, [r2, #32]
 8000f7c:	621a      	str	r2, [r3, #32]
}
 8000f7e:	bf00      	nop
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	40020400 	.word	0x40020400
 8000f88:	2000029c 	.word	0x2000029c

08000f8c <HCSR04_Measure>:

HCSR04_Measurement_t HCSR04_Measure(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b088      	sub	sp, #32
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
    HCSR04_Measurement_t result;
    result.distance_m = 0.0f;
 8000f94:	f04f 0300 	mov.w	r3, #0
 8000f98:	60bb      	str	r3, [r7, #8]
    result.status = HAL_ERROR;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	733b      	strb	r3, [r7, #12]

    // Durum bayraklarını sıfırla
    measurement_done = 0;
 8000f9e:	4b31      	ldr	r3, [pc, #196]	@ (8001064 <HCSR04_Measure+0xd8>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	701a      	strb	r2, [r3, #0]
    is_first_capture = 0;
 8000fa4:	4b30      	ldr	r3, [pc, #192]	@ (8001068 <HCSR04_Measure+0xdc>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	701a      	strb	r2, [r3, #0]

    // Timer sayacını sıfırla
    __HAL_TIM_SET_COUNTER(&htim3, 0);
 8000faa:	4b30      	ldr	r3, [pc, #192]	@ (800106c <HCSR04_Measure+0xe0>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	2200      	movs	r2, #0
 8000fb0:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_SET_CAPTUREPOLARITY(&htim3, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8000fb2:	4b2e      	ldr	r3, [pc, #184]	@ (800106c <HCSR04_Measure+0xe0>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	6a1a      	ldr	r2, [r3, #32]
 8000fb8:	4b2c      	ldr	r3, [pc, #176]	@ (800106c <HCSR04_Measure+0xe0>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	f022 020a 	bic.w	r2, r2, #10
 8000fc0:	621a      	str	r2, [r3, #32]
 8000fc2:	4b2a      	ldr	r3, [pc, #168]	@ (800106c <HCSR04_Measure+0xe0>)
 8000fc4:	681a      	ldr	r2, [r3, #0]
 8000fc6:	4b29      	ldr	r3, [pc, #164]	@ (800106c <HCSR04_Measure+0xe0>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	6a12      	ldr	r2, [r2, #32]
 8000fcc:	621a      	str	r2, [r3, #32]

    // 1) Trigger pulse (10 µs HIGH)
    HAL_GPIO_WritePin(HCSR04_TRIG_GPIO_Port, HCSR04_TRIG_Pin, GPIO_PIN_SET);
 8000fce:	2201      	movs	r2, #1
 8000fd0:	2101      	movs	r1, #1
 8000fd2:	4827      	ldr	r0, [pc, #156]	@ (8001070 <HCSR04_Measure+0xe4>)
 8000fd4:	f001 fd96 	bl	8002b04 <HAL_GPIO_WritePin>
    HCSR04_DelayUs_Approx(15);  // ~15 µs kadar bekle
 8000fd8:	200f      	movs	r0, #15
 8000fda:	f7ff ff9b 	bl	8000f14 <HCSR04_DelayUs_Approx>
    HAL_GPIO_WritePin(HCSR04_TRIG_GPIO_Port, HCSR04_TRIG_Pin, GPIO_PIN_RESET);
 8000fde:	2200      	movs	r2, #0
 8000fe0:	2101      	movs	r1, #1
 8000fe2:	4823      	ldr	r0, [pc, #140]	@ (8001070 <HCSR04_Measure+0xe4>)
 8000fe4:	f001 fd8e 	bl	8002b04 <HAL_GPIO_WritePin>

    // 2) Echo pulse bitene kadar bekle (max ~40 ms)
    uint32_t start_ms = HAL_GetTick();
 8000fe8:	f001 fada 	bl	80025a0 <HAL_GetTick>
 8000fec:	61f8      	str	r0, [r7, #28]
    while (!measurement_done)
 8000fee:	e011      	b.n	8001014 <HCSR04_Measure+0x88>
    {
        if ((HAL_GetTick() - start_ms) > 40)
 8000ff0:	f001 fad6 	bl	80025a0 <HAL_GetTick>
 8000ff4:	4602      	mov	r2, r0
 8000ff6:	69fb      	ldr	r3, [r7, #28]
 8000ff8:	1ad3      	subs	r3, r2, r3
 8000ffa:	2b28      	cmp	r3, #40	@ 0x28
 8000ffc:	d90a      	bls.n	8001014 <HCSR04_Measure+0x88>
        {
            // Timeout: echo gelmedi
            result.status = HAL_TIMEOUT;
 8000ffe:	2303      	movs	r3, #3
 8001000:	733b      	strb	r3, [r7, #12]
            return result;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	461a      	mov	r2, r3
 8001006:	f107 0308 	add.w	r3, r7, #8
 800100a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800100e:	e882 0003 	stmia.w	r2, {r0, r1}
 8001012:	e022      	b.n	800105a <HCSR04_Measure+0xce>
    while (!measurement_done)
 8001014:	4b13      	ldr	r3, [pc, #76]	@ (8001064 <HCSR04_Measure+0xd8>)
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	b2db      	uxtb	r3, r3
 800101a:	2b00      	cmp	r3, #0
 800101c:	d0e8      	beq.n	8000ff0 <HCSR04_Measure+0x64>
        }
    }

    // 3) Ölçülen pulse genişliğinden mesafeyi hesapla
    uint32_t pulse_ticks = last_pulse_ticks;   // 1 tick = 1 µs (TIM3 1 MHz)
 800101e:	4b15      	ldr	r3, [pc, #84]	@ (8001074 <HCSR04_Measure+0xe8>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	61bb      	str	r3, [r7, #24]
    float pulse_us = (float)pulse_ticks;
 8001024:	69bb      	ldr	r3, [r7, #24]
 8001026:	ee07 3a90 	vmov	s15, r3
 800102a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800102e:	edc7 7a05 	vstr	s15, [r7, #20]

    // Ses hızı ~343 m/s → 0.0343 cm/µs → 0.000343 m/µs
    // Ses gidiş-geliş yaptığı için /2
    // distance_m = pulse_us * 0.000343 / 2
    float distance_m = pulse_us * 0.0001715f;  // 0.000343 / 2
 8001032:	edd7 7a05 	vldr	s15, [r7, #20]
 8001036:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8001078 <HCSR04_Measure+0xec>
 800103a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800103e:	edc7 7a04 	vstr	s15, [r7, #16]

    result.distance_m = distance_m;
 8001042:	693b      	ldr	r3, [r7, #16]
 8001044:	60bb      	str	r3, [r7, #8]
    result.status = HAL_OK;
 8001046:	2300      	movs	r3, #0
 8001048:	733b      	strb	r3, [r7, #12]
    return result;
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	461a      	mov	r2, r3
 800104e:	f107 0308 	add.w	r3, r7, #8
 8001052:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001056:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800105a:	6878      	ldr	r0, [r7, #4]
 800105c:	3720      	adds	r7, #32
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	200001f9 	.word	0x200001f9
 8001068:	200001f8 	.word	0x200001f8
 800106c:	2000029c 	.word	0x2000029c
 8001070:	40020400 	.word	0x40020400
 8001074:	200001fc 	.word	0x200001fc
 8001078:	3933d4ae 	.word	0x3933d4ae

0800107c <HAL_TIM_IC_CaptureCallback>:

// HAL'in zayıf (weak) tanımını override ediyoruz
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b084      	sub	sp, #16
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	4a2f      	ldr	r2, [pc, #188]	@ (8001148 <HAL_TIM_IC_CaptureCallback+0xcc>)
 800108a:	4293      	cmp	r3, r2
 800108c:	d158      	bne.n	8001140 <HAL_TIM_IC_CaptureCallback+0xc4>
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	7f1b      	ldrb	r3, [r3, #28]
 8001092:	2b01      	cmp	r3, #1
 8001094:	d154      	bne.n	8001140 <HAL_TIM_IC_CaptureCallback+0xc4>
    {
        if (is_first_capture == 0)
 8001096:	4b2d      	ldr	r3, [pc, #180]	@ (800114c <HAL_TIM_IC_CaptureCallback+0xd0>)
 8001098:	781b      	ldrb	r3, [r3, #0]
 800109a:	b2db      	uxtb	r3, r3
 800109c:	2b00      	cmp	r3, #0
 800109e:	d11a      	bne.n	80010d6 <HAL_TIM_IC_CaptureCallback+0x5a>
        {
            // Rising edge: başlangıç zamanı
            ic_val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80010a0:	2100      	movs	r1, #0
 80010a2:	6878      	ldr	r0, [r7, #4]
 80010a4:	f003 ff92 	bl	8004fcc <HAL_TIM_ReadCapturedValue>
 80010a8:	4603      	mov	r3, r0
 80010aa:	4a29      	ldr	r2, [pc, #164]	@ (8001150 <HAL_TIM_IC_CaptureCallback+0xd4>)
 80010ac:	6013      	str	r3, [r2, #0]
            is_first_capture = 1;
 80010ae:	4b27      	ldr	r3, [pc, #156]	@ (800114c <HAL_TIM_IC_CaptureCallback+0xd0>)
 80010b0:	2201      	movs	r2, #1
 80010b2:	701a      	strb	r2, [r3, #0]

            // Sonraki edge'i falling yap
            __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1,
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	6a1a      	ldr	r2, [r3, #32]
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	f022 020a 	bic.w	r2, r2, #10
 80010c2:	621a      	str	r2, [r3, #32]
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	6a1a      	ldr	r2, [r3, #32]
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f042 0202 	orr.w	r2, r2, #2
 80010d2:	621a      	str	r2, [r3, #32]
            is_first_capture = 0;
            __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1,
                                          TIM_INPUTCHANNELPOLARITY_RISING);
        }
    }
}
 80010d4:	e034      	b.n	8001140 <HAL_TIM_IC_CaptureCallback+0xc4>
            ic_val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80010d6:	2100      	movs	r1, #0
 80010d8:	6878      	ldr	r0, [r7, #4]
 80010da:	f003 ff77 	bl	8004fcc <HAL_TIM_ReadCapturedValue>
 80010de:	4603      	mov	r3, r0
 80010e0:	4a1c      	ldr	r2, [pc, #112]	@ (8001154 <HAL_TIM_IC_CaptureCallback+0xd8>)
 80010e2:	6013      	str	r3, [r2, #0]
            if (ic_val2 >= ic_val1)
 80010e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001154 <HAL_TIM_IC_CaptureCallback+0xd8>)
 80010e6:	681a      	ldr	r2, [r3, #0]
 80010e8:	4b19      	ldr	r3, [pc, #100]	@ (8001150 <HAL_TIM_IC_CaptureCallback+0xd4>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	429a      	cmp	r2, r3
 80010ee:	d306      	bcc.n	80010fe <HAL_TIM_IC_CaptureCallback+0x82>
                diff_ticks = ic_val2 - ic_val1;
 80010f0:	4b18      	ldr	r3, [pc, #96]	@ (8001154 <HAL_TIM_IC_CaptureCallback+0xd8>)
 80010f2:	681a      	ldr	r2, [r3, #0]
 80010f4:	4b16      	ldr	r3, [pc, #88]	@ (8001150 <HAL_TIM_IC_CaptureCallback+0xd4>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	1ad3      	subs	r3, r2, r3
 80010fa:	60fb      	str	r3, [r7, #12]
 80010fc:	e009      	b.n	8001112 <HAL_TIM_IC_CaptureCallback+0x96>
                diff_ticks = (HCSR04_TIM_ARR - ic_val1) + ic_val2 + 1;
 80010fe:	4b16      	ldr	r3, [pc, #88]	@ (8001158 <HAL_TIM_IC_CaptureCallback+0xdc>)
 8001100:	68da      	ldr	r2, [r3, #12]
 8001102:	4b13      	ldr	r3, [pc, #76]	@ (8001150 <HAL_TIM_IC_CaptureCallback+0xd4>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	1ad2      	subs	r2, r2, r3
 8001108:	4b12      	ldr	r3, [pc, #72]	@ (8001154 <HAL_TIM_IC_CaptureCallback+0xd8>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4413      	add	r3, r2
 800110e:	3301      	adds	r3, #1
 8001110:	60fb      	str	r3, [r7, #12]
            last_pulse_ticks = diff_ticks;
 8001112:	4a12      	ldr	r2, [pc, #72]	@ (800115c <HAL_TIM_IC_CaptureCallback+0xe0>)
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	6013      	str	r3, [r2, #0]
            measurement_done = 1;
 8001118:	4b11      	ldr	r3, [pc, #68]	@ (8001160 <HAL_TIM_IC_CaptureCallback+0xe4>)
 800111a:	2201      	movs	r2, #1
 800111c:	701a      	strb	r2, [r3, #0]
            is_first_capture = 0;
 800111e:	4b0b      	ldr	r3, [pc, #44]	@ (800114c <HAL_TIM_IC_CaptureCallback+0xd0>)
 8001120:	2200      	movs	r2, #0
 8001122:	701a      	strb	r2, [r3, #0]
            __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1,
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	6a1a      	ldr	r2, [r3, #32]
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f022 020a 	bic.w	r2, r2, #10
 8001132:	621a      	str	r2, [r3, #32]
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681a      	ldr	r2, [r3, #0]
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	6a12      	ldr	r2, [r2, #32]
 800113e:	621a      	str	r2, [r3, #32]
}
 8001140:	bf00      	nop
 8001142:	3710      	adds	r7, #16
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	40000400 	.word	0x40000400
 800114c:	200001f8 	.word	0x200001f8
 8001150:	200001f0 	.word	0x200001f0
 8001154:	200001f4 	.word	0x200001f4
 8001158:	2000029c 	.word	0x2000029c
 800115c:	200001fc 	.word	0x200001fc
 8001160:	200001f9 	.word	0x200001f9

08001164 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001164:	b5b0      	push	{r4, r5, r7, lr}
 8001166:	b08e      	sub	sp, #56	@ 0x38
 8001168:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800116a:	f001 f9b3 	bl	80024d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800116e:	f000 f8c3 	bl	80012f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001172:	f000 fa43 	bl	80015fc <MX_GPIO_Init>
  MX_I2C1_Init();
 8001176:	f000 f92d 	bl	80013d4 <MX_I2C1_Init>
  MX_TIM2_Init();
 800117a:	f000 f959 	bl	8001430 <MX_TIM2_Init>
  MX_TIM3_Init();
 800117e:	f000 f9a3 	bl	80014c8 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8001182:	f000 fa11 	bl	80015a8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  if (MPU6050_Init(&hi2c1) != HAL_OK)
 8001186:	484e      	ldr	r0, [pc, #312]	@ (80012c0 <main+0x15c>)
 8001188:	f000 fd46 	bl	8001c18 <MPU6050_Init>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d012      	beq.n	80011b8 <main+0x54>
    {
        const char err[] = "MPU6050 init FAILED\r\n";
 8001192:	4b4c      	ldr	r3, [pc, #304]	@ (80012c4 <main+0x160>)
 8001194:	f107 0418 	add.w	r4, r7, #24
 8001198:	461d      	mov	r5, r3
 800119a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800119c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800119e:	e895 0003 	ldmia.w	r5, {r0, r1}
 80011a2:	6020      	str	r0, [r4, #0]
 80011a4:	3404      	adds	r4, #4
 80011a6:	8021      	strh	r1, [r4, #0]
        HAL_UART_Transmit(&huart2, (uint8_t*)err, sizeof(err)-1, 100);
 80011a8:	f107 0118 	add.w	r1, r7, #24
 80011ac:	2364      	movs	r3, #100	@ 0x64
 80011ae:	2215      	movs	r2, #21
 80011b0:	4845      	ldr	r0, [pc, #276]	@ (80012c8 <main+0x164>)
 80011b2:	f004 fae7 	bl	8005784 <HAL_UART_Transmit>
 80011b6:	e00c      	b.n	80011d2 <main+0x6e>
    }
    else
    {
        const char ok[] = "MPU6050 init OK\r\n";
 80011b8:	4b44      	ldr	r3, [pc, #272]	@ (80012cc <main+0x168>)
 80011ba:	1d3c      	adds	r4, r7, #4
 80011bc:	461d      	mov	r5, r3
 80011be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011c2:	682b      	ldr	r3, [r5, #0]
 80011c4:	8023      	strh	r3, [r4, #0]
        HAL_UART_Transmit(&huart2, (uint8_t*)ok, sizeof(ok)-1, 100);
 80011c6:	1d39      	adds	r1, r7, #4
 80011c8:	2364      	movs	r3, #100	@ 0x64
 80011ca:	2211      	movs	r2, #17
 80011cc:	483e      	ldr	r0, [pc, #248]	@ (80012c8 <main+0x164>)
 80011ce:	f004 fad9 	bl	8005784 <HAL_UART_Transmit>
    }

    // HC-SR04 init (TIM3 Input Capture başlatır)
    HCSR04_Init();
 80011d2:	f7ff febb 	bl	8000f4c <HCSR04_Init>

    // Başlangıç değerlerini sıfırla
    memset(&g_motion,    0, sizeof(g_motion));
 80011d6:	2224      	movs	r2, #36	@ 0x24
 80011d8:	2100      	movs	r1, #0
 80011da:	483d      	ldr	r0, [pc, #244]	@ (80012d0 <main+0x16c>)
 80011dc:	f005 fc1f 	bl	8006a1e <memset>
    memset(&g_obstacle,  0, sizeof(g_obstacle));
 80011e0:	2208      	movs	r2, #8
 80011e2:	2100      	movs	r1, #0
 80011e4:	483b      	ldr	r0, [pc, #236]	@ (80012d4 <main+0x170>)
 80011e6:	f005 fc1a 	bl	8006a1e <memset>

    g_obstacle.ttc_s      = 999.0f;
 80011ea:	4b3a      	ldr	r3, [pc, #232]	@ (80012d4 <main+0x170>)
 80011ec:	4a3a      	ldr	r2, [pc, #232]	@ (80012d8 <main+0x174>)
 80011ee:	605a      	str	r2, [r3, #4]
    g_safety_state        = SAFETY_STATE_SAFE;
 80011f0:	4b3a      	ldr	r3, [pc, #232]	@ (80012dc <main+0x178>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	701a      	strb	r2, [r3, #0]

    last_imu_ms           = HAL_GetTick();
 80011f6:	f001 f9d3 	bl	80025a0 <HAL_GetTick>
 80011fa:	4603      	mov	r3, r0
 80011fc:	4a38      	ldr	r2, [pc, #224]	@ (80012e0 <main+0x17c>)
 80011fe:	6013      	str	r3, [r2, #0]
    last_sonar_ms         = HAL_GetTick();
 8001200:	f001 f9ce 	bl	80025a0 <HAL_GetTick>
 8001204:	4603      	mov	r3, r0
 8001206:	4a37      	ldr	r2, [pc, #220]	@ (80012e4 <main+0x180>)
 8001208:	6013      	str	r3, [r2, #0]
    last_ttc_ms           = HAL_GetTick();
 800120a:	f001 f9c9 	bl	80025a0 <HAL_GetTick>
 800120e:	4603      	mov	r3, r0
 8001210:	4a35      	ldr	r2, [pc, #212]	@ (80012e8 <main+0x184>)
 8001212:	6013      	str	r3, [r2, #0]
    last_state_ms         = HAL_GetTick();
 8001214:	f001 f9c4 	bl	80025a0 <HAL_GetTick>
 8001218:	4603      	mov	r3, r0
 800121a:	4a34      	ldr	r2, [pc, #208]	@ (80012ec <main+0x188>)
 800121c:	6013      	str	r3, [r2, #0]
    last_telemetry_ms     = HAL_GetTick();
 800121e:	f001 f9bf 	bl	80025a0 <HAL_GetTick>
 8001222:	4603      	mov	r3, r0
 8001224:	4a32      	ldr	r2, [pc, #200]	@ (80012f0 <main+0x18c>)
 8001226:	6013      	str	r3, [r2, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	    uint32_t now = HAL_GetTick();
 8001228:	f001 f9ba 	bl	80025a0 <HAL_GetTick>
 800122c:	6378      	str	r0, [r7, #52]	@ 0x34

	      // 50 Hz: IMU + açı + hız + crash detection
	      if ((now - last_imu_ms) >= 20)
 800122e:	4b2c      	ldr	r3, [pc, #176]	@ (80012e0 <main+0x17c>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001234:	1ad3      	subs	r3, r2, r3
 8001236:	2b13      	cmp	r3, #19
 8001238:	d914      	bls.n	8001264 <main+0x100>
	      {
	          float dt = (now - last_imu_ms) / 1000.0f;
 800123a:	4b29      	ldr	r3, [pc, #164]	@ (80012e0 <main+0x17c>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001240:	1ad3      	subs	r3, r2, r3
 8001242:	ee07 3a90 	vmov	s15, r3
 8001246:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800124a:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 80012f4 <main+0x190>
 800124e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001252:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
	          last_imu_ms = now;
 8001256:	4a22      	ldr	r2, [pc, #136]	@ (80012e0 <main+0x17c>)
 8001258:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800125a:	6013      	str	r3, [r2, #0]
	          Task_IMU(dt);
 800125c:	ed97 0a0c 	vldr	s0, [r7, #48]	@ 0x30
 8001260:	f000 fa50 	bl	8001704 <Task_IMU>
	      }

	      // 20 Hz: Sonar ölçümü
	      if ((now - last_sonar_ms) >= 50)
 8001264:	4b1f      	ldr	r3, [pc, #124]	@ (80012e4 <main+0x180>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800126a:	1ad3      	subs	r3, r2, r3
 800126c:	2b31      	cmp	r3, #49	@ 0x31
 800126e:	d904      	bls.n	800127a <main+0x116>
	      {
	          last_sonar_ms = now;
 8001270:	4a1c      	ldr	r2, [pc, #112]	@ (80012e4 <main+0x180>)
 8001272:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001274:	6013      	str	r3, [r2, #0]
	          Task_Sonar();
 8001276:	f000 fab1 	bl	80017dc <Task_Sonar>
	      }

	      // 20 Hz: TTC hesabı
	      if ((now - last_ttc_ms) >= 50)
 800127a:	4b1b      	ldr	r3, [pc, #108]	@ (80012e8 <main+0x184>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001280:	1ad3      	subs	r3, r2, r3
 8001282:	2b31      	cmp	r3, #49	@ 0x31
 8001284:	d904      	bls.n	8001290 <main+0x12c>
	      {
	          last_ttc_ms = now;
 8001286:	4a18      	ldr	r2, [pc, #96]	@ (80012e8 <main+0x184>)
 8001288:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800128a:	6013      	str	r3, [r2, #0]
	          Task_Compute_TTC();
 800128c:	f000 facc 	bl	8001828 <Task_Compute_TTC>
	      }

	      // 50 Hz: Safety state machine
	      if ((now - last_state_ms) >= 20)
 8001290:	4b16      	ldr	r3, [pc, #88]	@ (80012ec <main+0x188>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001296:	1ad3      	subs	r3, r2, r3
 8001298:	2b13      	cmp	r3, #19
 800129a:	d904      	bls.n	80012a6 <main+0x142>
	      {
	          last_state_ms = now;
 800129c:	4a13      	ldr	r2, [pc, #76]	@ (80012ec <main+0x188>)
 800129e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012a0:	6013      	str	r3, [r2, #0]
	          Task_Update_Safety_State();
 80012a2:	f000 fafb 	bl	800189c <Task_Update_Safety_State>
	      }

	      // 10 Hz: Telemetry
	      if ((now - last_telemetry_ms) >= 100)
 80012a6:	4b12      	ldr	r3, [pc, #72]	@ (80012f0 <main+0x18c>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80012ac:	1ad3      	subs	r3, r2, r3
 80012ae:	2b63      	cmp	r3, #99	@ 0x63
 80012b0:	d9ba      	bls.n	8001228 <main+0xc4>
	      {
	          last_telemetry_ms = now;
 80012b2:	4a0f      	ldr	r2, [pc, #60]	@ (80012f0 <main+0x18c>)
 80012b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012b6:	6013      	str	r3, [r2, #0]
	          Task_Send_Telemetry();
 80012b8:	f000 fbf6 	bl	8001aa8 <Task_Send_Telemetry>
  {
 80012bc:	e7b4      	b.n	8001228 <main+0xc4>
 80012be:	bf00      	nop
 80012c0:	20000200 	.word	0x20000200
 80012c4:	08008f10 	.word	0x08008f10
 80012c8:	200002e4 	.word	0x200002e4
 80012cc:	08008f28 	.word	0x08008f28
 80012d0:	2000032c 	.word	0x2000032c
 80012d4:	20000350 	.word	0x20000350
 80012d8:	4479c000 	.word	0x4479c000
 80012dc:	20000358 	.word	0x20000358
 80012e0:	2000035c 	.word	0x2000035c
 80012e4:	20000360 	.word	0x20000360
 80012e8:	20000364 	.word	0x20000364
 80012ec:	20000368 	.word	0x20000368
 80012f0:	2000036c 	.word	0x2000036c
 80012f4:	447a0000 	.word	0x447a0000

080012f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b094      	sub	sp, #80	@ 0x50
 80012fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012fe:	f107 031c 	add.w	r3, r7, #28
 8001302:	2234      	movs	r2, #52	@ 0x34
 8001304:	2100      	movs	r1, #0
 8001306:	4618      	mov	r0, r3
 8001308:	f005 fb89 	bl	8006a1e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800130c:	f107 0308 	add.w	r3, r7, #8
 8001310:	2200      	movs	r2, #0
 8001312:	601a      	str	r2, [r3, #0]
 8001314:	605a      	str	r2, [r3, #4]
 8001316:	609a      	str	r2, [r3, #8]
 8001318:	60da      	str	r2, [r3, #12]
 800131a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800131c:	2300      	movs	r3, #0
 800131e:	607b      	str	r3, [r7, #4]
 8001320:	4b2a      	ldr	r3, [pc, #168]	@ (80013cc <SystemClock_Config+0xd4>)
 8001322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001324:	4a29      	ldr	r2, [pc, #164]	@ (80013cc <SystemClock_Config+0xd4>)
 8001326:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800132a:	6413      	str	r3, [r2, #64]	@ 0x40
 800132c:	4b27      	ldr	r3, [pc, #156]	@ (80013cc <SystemClock_Config+0xd4>)
 800132e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001330:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001334:	607b      	str	r3, [r7, #4]
 8001336:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001338:	2300      	movs	r3, #0
 800133a:	603b      	str	r3, [r7, #0]
 800133c:	4b24      	ldr	r3, [pc, #144]	@ (80013d0 <SystemClock_Config+0xd8>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001344:	4a22      	ldr	r2, [pc, #136]	@ (80013d0 <SystemClock_Config+0xd8>)
 8001346:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800134a:	6013      	str	r3, [r2, #0]
 800134c:	4b20      	ldr	r3, [pc, #128]	@ (80013d0 <SystemClock_Config+0xd8>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001354:	603b      	str	r3, [r7, #0]
 8001356:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001358:	2302      	movs	r3, #2
 800135a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800135c:	2301      	movs	r3, #1
 800135e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001360:	2310      	movs	r3, #16
 8001362:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001364:	2302      	movs	r3, #2
 8001366:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001368:	2300      	movs	r3, #0
 800136a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 800136c:	2310      	movs	r3, #16
 800136e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001370:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001374:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001376:	2304      	movs	r3, #4
 8001378:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800137a:	2302      	movs	r3, #2
 800137c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800137e:	2302      	movs	r3, #2
 8001380:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001382:	f107 031c 	add.w	r3, r7, #28
 8001386:	4618      	mov	r0, r3
 8001388:	f002 ff5e 	bl	8004248 <HAL_RCC_OscConfig>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001392:	f000 fc05 	bl	8001ba0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001396:	230f      	movs	r3, #15
 8001398:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800139a:	2302      	movs	r3, #2
 800139c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800139e:	2300      	movs	r3, #0
 80013a0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013a6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013a8:	2300      	movs	r3, #0
 80013aa:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013ac:	f107 0308 	add.w	r3, r7, #8
 80013b0:	2102      	movs	r1, #2
 80013b2:	4618      	mov	r0, r3
 80013b4:	f002 fbfe 	bl	8003bb4 <HAL_RCC_ClockConfig>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80013be:	f000 fbef 	bl	8001ba0 <Error_Handler>
  }
}
 80013c2:	bf00      	nop
 80013c4:	3750      	adds	r7, #80	@ 0x50
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	40023800 	.word	0x40023800
 80013d0:	40007000 	.word	0x40007000

080013d4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013d8:	4b12      	ldr	r3, [pc, #72]	@ (8001424 <MX_I2C1_Init+0x50>)
 80013da:	4a13      	ldr	r2, [pc, #76]	@ (8001428 <MX_I2C1_Init+0x54>)
 80013dc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80013de:	4b11      	ldr	r3, [pc, #68]	@ (8001424 <MX_I2C1_Init+0x50>)
 80013e0:	4a12      	ldr	r2, [pc, #72]	@ (800142c <MX_I2C1_Init+0x58>)
 80013e2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001424 <MX_I2C1_Init+0x50>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80013ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001424 <MX_I2C1_Init+0x50>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001424 <MX_I2C1_Init+0x50>)
 80013f2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80013f6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001424 <MX_I2C1_Init+0x50>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80013fe:	4b09      	ldr	r3, [pc, #36]	@ (8001424 <MX_I2C1_Init+0x50>)
 8001400:	2200      	movs	r2, #0
 8001402:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001404:	4b07      	ldr	r3, [pc, #28]	@ (8001424 <MX_I2C1_Init+0x50>)
 8001406:	2200      	movs	r2, #0
 8001408:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800140a:	4b06      	ldr	r3, [pc, #24]	@ (8001424 <MX_I2C1_Init+0x50>)
 800140c:	2200      	movs	r2, #0
 800140e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001410:	4804      	ldr	r0, [pc, #16]	@ (8001424 <MX_I2C1_Init+0x50>)
 8001412:	f001 fbab 	bl	8002b6c <HAL_I2C_Init>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800141c:	f000 fbc0 	bl	8001ba0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001420:	bf00      	nop
 8001422:	bd80      	pop	{r7, pc}
 8001424:	20000200 	.word	0x20000200
 8001428:	40005400 	.word	0x40005400
 800142c:	000186a0 	.word	0x000186a0

08001430 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b086      	sub	sp, #24
 8001434:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001436:	f107 0308 	add.w	r3, r7, #8
 800143a:	2200      	movs	r2, #0
 800143c:	601a      	str	r2, [r3, #0]
 800143e:	605a      	str	r2, [r3, #4]
 8001440:	609a      	str	r2, [r3, #8]
 8001442:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001444:	463b      	mov	r3, r7
 8001446:	2200      	movs	r2, #0
 8001448:	601a      	str	r2, [r3, #0]
 800144a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800144c:	4b1d      	ldr	r3, [pc, #116]	@ (80014c4 <MX_TIM2_Init+0x94>)
 800144e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001452:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8400-1;
 8001454:	4b1b      	ldr	r3, [pc, #108]	@ (80014c4 <MX_TIM2_Init+0x94>)
 8001456:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 800145a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800145c:	4b19      	ldr	r3, [pc, #100]	@ (80014c4 <MX_TIM2_Init+0x94>)
 800145e:	2200      	movs	r2, #0
 8001460:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10-1;
 8001462:	4b18      	ldr	r3, [pc, #96]	@ (80014c4 <MX_TIM2_Init+0x94>)
 8001464:	2209      	movs	r2, #9
 8001466:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001468:	4b16      	ldr	r3, [pc, #88]	@ (80014c4 <MX_TIM2_Init+0x94>)
 800146a:	2200      	movs	r2, #0
 800146c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800146e:	4b15      	ldr	r3, [pc, #84]	@ (80014c4 <MX_TIM2_Init+0x94>)
 8001470:	2200      	movs	r2, #0
 8001472:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001474:	4813      	ldr	r0, [pc, #76]	@ (80014c4 <MX_TIM2_Init+0x94>)
 8001476:	f003 f985 	bl	8004784 <HAL_TIM_Base_Init>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d001      	beq.n	8001484 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001480:	f000 fb8e 	bl	8001ba0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001484:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001488:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800148a:	f107 0308 	add.w	r3, r7, #8
 800148e:	4619      	mov	r1, r3
 8001490:	480c      	ldr	r0, [pc, #48]	@ (80014c4 <MX_TIM2_Init+0x94>)
 8001492:	f003 fcd3 	bl	8004e3c <HAL_TIM_ConfigClockSource>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d001      	beq.n	80014a0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800149c:	f000 fb80 	bl	8001ba0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014a0:	2300      	movs	r3, #0
 80014a2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014a4:	2300      	movs	r3, #0
 80014a6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014a8:	463b      	mov	r3, r7
 80014aa:	4619      	mov	r1, r3
 80014ac:	4805      	ldr	r0, [pc, #20]	@ (80014c4 <MX_TIM2_Init+0x94>)
 80014ae:	f004 f889 	bl	80055c4 <HAL_TIMEx_MasterConfigSynchronization>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80014b8:	f000 fb72 	bl	8001ba0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80014bc:	bf00      	nop
 80014be:	3718      	adds	r7, #24
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	20000254 	.word	0x20000254

080014c8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b08a      	sub	sp, #40	@ 0x28
 80014cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014ce:	f107 0318 	add.w	r3, r7, #24
 80014d2:	2200      	movs	r2, #0
 80014d4:	601a      	str	r2, [r3, #0]
 80014d6:	605a      	str	r2, [r3, #4]
 80014d8:	609a      	str	r2, [r3, #8]
 80014da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014dc:	f107 0310 	add.w	r3, r7, #16
 80014e0:	2200      	movs	r2, #0
 80014e2:	601a      	str	r2, [r3, #0]
 80014e4:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80014e6:	463b      	mov	r3, r7
 80014e8:	2200      	movs	r2, #0
 80014ea:	601a      	str	r2, [r3, #0]
 80014ec:	605a      	str	r2, [r3, #4]
 80014ee:	609a      	str	r2, [r3, #8]
 80014f0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80014f2:	4b2b      	ldr	r3, [pc, #172]	@ (80015a0 <MX_TIM3_Init+0xd8>)
 80014f4:	4a2b      	ldr	r2, [pc, #172]	@ (80015a4 <MX_TIM3_Init+0xdc>)
 80014f6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 80014f8:	4b29      	ldr	r3, [pc, #164]	@ (80015a0 <MX_TIM3_Init+0xd8>)
 80014fa:	2253      	movs	r2, #83	@ 0x53
 80014fc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014fe:	4b28      	ldr	r3, [pc, #160]	@ (80015a0 <MX_TIM3_Init+0xd8>)
 8001500:	2200      	movs	r2, #0
 8001502:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001504:	4b26      	ldr	r3, [pc, #152]	@ (80015a0 <MX_TIM3_Init+0xd8>)
 8001506:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800150a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800150c:	4b24      	ldr	r3, [pc, #144]	@ (80015a0 <MX_TIM3_Init+0xd8>)
 800150e:	2200      	movs	r2, #0
 8001510:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001512:	4b23      	ldr	r3, [pc, #140]	@ (80015a0 <MX_TIM3_Init+0xd8>)
 8001514:	2200      	movs	r2, #0
 8001516:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001518:	4821      	ldr	r0, [pc, #132]	@ (80015a0 <MX_TIM3_Init+0xd8>)
 800151a:	f003 f933 	bl	8004784 <HAL_TIM_Base_Init>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8001524:	f000 fb3c 	bl	8001ba0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001528:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800152c:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800152e:	f107 0318 	add.w	r3, r7, #24
 8001532:	4619      	mov	r1, r3
 8001534:	481a      	ldr	r0, [pc, #104]	@ (80015a0 <MX_TIM3_Init+0xd8>)
 8001536:	f003 fc81 	bl	8004e3c <HAL_TIM_ConfigClockSource>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	d001      	beq.n	8001544 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001540:	f000 fb2e 	bl	8001ba0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001544:	4816      	ldr	r0, [pc, #88]	@ (80015a0 <MX_TIM3_Init+0xd8>)
 8001546:	f003 f96c 	bl	8004822 <HAL_TIM_IC_Init>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d001      	beq.n	8001554 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001550:	f000 fb26 	bl	8001ba0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001554:	2300      	movs	r3, #0
 8001556:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001558:	2300      	movs	r3, #0
 800155a:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800155c:	f107 0310 	add.w	r3, r7, #16
 8001560:	4619      	mov	r1, r3
 8001562:	480f      	ldr	r0, [pc, #60]	@ (80015a0 <MX_TIM3_Init+0xd8>)
 8001564:	f004 f82e 	bl	80055c4 <HAL_TIMEx_MasterConfigSynchronization>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 800156e:	f000 fb17 	bl	8001ba0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001572:	2300      	movs	r3, #0
 8001574:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001576:	2301      	movs	r3, #1
 8001578:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800157a:	2300      	movs	r3, #0
 800157c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800157e:	2300      	movs	r3, #0
 8001580:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001582:	463b      	mov	r3, r7
 8001584:	2200      	movs	r2, #0
 8001586:	4619      	mov	r1, r3
 8001588:	4805      	ldr	r0, [pc, #20]	@ (80015a0 <MX_TIM3_Init+0xd8>)
 800158a:	f003 fbbb 	bl	8004d04 <HAL_TIM_IC_ConfigChannel>
 800158e:	4603      	mov	r3, r0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d001      	beq.n	8001598 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8001594:	f000 fb04 	bl	8001ba0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001598:	bf00      	nop
 800159a:	3728      	adds	r7, #40	@ 0x28
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	2000029c 	.word	0x2000029c
 80015a4:	40000400 	.word	0x40000400

080015a8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80015ac:	4b11      	ldr	r3, [pc, #68]	@ (80015f4 <MX_USART2_UART_Init+0x4c>)
 80015ae:	4a12      	ldr	r2, [pc, #72]	@ (80015f8 <MX_USART2_UART_Init+0x50>)
 80015b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80015b2:	4b10      	ldr	r3, [pc, #64]	@ (80015f4 <MX_USART2_UART_Init+0x4c>)
 80015b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80015ba:	4b0e      	ldr	r3, [pc, #56]	@ (80015f4 <MX_USART2_UART_Init+0x4c>)
 80015bc:	2200      	movs	r2, #0
 80015be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80015c0:	4b0c      	ldr	r3, [pc, #48]	@ (80015f4 <MX_USART2_UART_Init+0x4c>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80015c6:	4b0b      	ldr	r3, [pc, #44]	@ (80015f4 <MX_USART2_UART_Init+0x4c>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80015cc:	4b09      	ldr	r3, [pc, #36]	@ (80015f4 <MX_USART2_UART_Init+0x4c>)
 80015ce:	220c      	movs	r2, #12
 80015d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015d2:	4b08      	ldr	r3, [pc, #32]	@ (80015f4 <MX_USART2_UART_Init+0x4c>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80015d8:	4b06      	ldr	r3, [pc, #24]	@ (80015f4 <MX_USART2_UART_Init+0x4c>)
 80015da:	2200      	movs	r2, #0
 80015dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80015de:	4805      	ldr	r0, [pc, #20]	@ (80015f4 <MX_USART2_UART_Init+0x4c>)
 80015e0:	f004 f880 	bl	80056e4 <HAL_UART_Init>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80015ea:	f000 fad9 	bl	8001ba0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80015ee:	bf00      	nop
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	200002e4 	.word	0x200002e4
 80015f8:	40004400 	.word	0x40004400

080015fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b08a      	sub	sp, #40	@ 0x28
 8001600:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001602:	f107 0314 	add.w	r3, r7, #20
 8001606:	2200      	movs	r2, #0
 8001608:	601a      	str	r2, [r3, #0]
 800160a:	605a      	str	r2, [r3, #4]
 800160c:	609a      	str	r2, [r3, #8]
 800160e:	60da      	str	r2, [r3, #12]
 8001610:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001612:	2300      	movs	r3, #0
 8001614:	613b      	str	r3, [r7, #16]
 8001616:	4b37      	ldr	r3, [pc, #220]	@ (80016f4 <MX_GPIO_Init+0xf8>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800161a:	4a36      	ldr	r2, [pc, #216]	@ (80016f4 <MX_GPIO_Init+0xf8>)
 800161c:	f043 0304 	orr.w	r3, r3, #4
 8001620:	6313      	str	r3, [r2, #48]	@ 0x30
 8001622:	4b34      	ldr	r3, [pc, #208]	@ (80016f4 <MX_GPIO_Init+0xf8>)
 8001624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001626:	f003 0304 	and.w	r3, r3, #4
 800162a:	613b      	str	r3, [r7, #16]
 800162c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800162e:	2300      	movs	r3, #0
 8001630:	60fb      	str	r3, [r7, #12]
 8001632:	4b30      	ldr	r3, [pc, #192]	@ (80016f4 <MX_GPIO_Init+0xf8>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001636:	4a2f      	ldr	r2, [pc, #188]	@ (80016f4 <MX_GPIO_Init+0xf8>)
 8001638:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800163c:	6313      	str	r3, [r2, #48]	@ 0x30
 800163e:	4b2d      	ldr	r3, [pc, #180]	@ (80016f4 <MX_GPIO_Init+0xf8>)
 8001640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001642:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001646:	60fb      	str	r3, [r7, #12]
 8001648:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800164a:	2300      	movs	r3, #0
 800164c:	60bb      	str	r3, [r7, #8]
 800164e:	4b29      	ldr	r3, [pc, #164]	@ (80016f4 <MX_GPIO_Init+0xf8>)
 8001650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001652:	4a28      	ldr	r2, [pc, #160]	@ (80016f4 <MX_GPIO_Init+0xf8>)
 8001654:	f043 0301 	orr.w	r3, r3, #1
 8001658:	6313      	str	r3, [r2, #48]	@ 0x30
 800165a:	4b26      	ldr	r3, [pc, #152]	@ (80016f4 <MX_GPIO_Init+0xf8>)
 800165c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800165e:	f003 0301 	and.w	r3, r3, #1
 8001662:	60bb      	str	r3, [r7, #8]
 8001664:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001666:	2300      	movs	r3, #0
 8001668:	607b      	str	r3, [r7, #4]
 800166a:	4b22      	ldr	r3, [pc, #136]	@ (80016f4 <MX_GPIO_Init+0xf8>)
 800166c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800166e:	4a21      	ldr	r2, [pc, #132]	@ (80016f4 <MX_GPIO_Init+0xf8>)
 8001670:	f043 0302 	orr.w	r3, r3, #2
 8001674:	6313      	str	r3, [r2, #48]	@ 0x30
 8001676:	4b1f      	ldr	r3, [pc, #124]	@ (80016f4 <MX_GPIO_Init+0xf8>)
 8001678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800167a:	f003 0302 	and.w	r3, r3, #2
 800167e:	607b      	str	r3, [r7, #4]
 8001680:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001682:	2200      	movs	r2, #0
 8001684:	2120      	movs	r1, #32
 8001686:	481c      	ldr	r0, [pc, #112]	@ (80016f8 <MX_GPIO_Init+0xfc>)
 8001688:	f001 fa3c 	bl	8002b04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(HCSR04_TRIG_GPIO_Port, HCSR04_TRIG_Pin, GPIO_PIN_RESET);
 800168c:	2200      	movs	r2, #0
 800168e:	2101      	movs	r1, #1
 8001690:	481a      	ldr	r0, [pc, #104]	@ (80016fc <MX_GPIO_Init+0x100>)
 8001692:	f001 fa37 	bl	8002b04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001696:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800169a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800169c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80016a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a2:	2300      	movs	r3, #0
 80016a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80016a6:	f107 0314 	add.w	r3, r7, #20
 80016aa:	4619      	mov	r1, r3
 80016ac:	4814      	ldr	r0, [pc, #80]	@ (8001700 <MX_GPIO_Init+0x104>)
 80016ae:	f001 f895 	bl	80027dc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80016b2:	2320      	movs	r3, #32
 80016b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016b6:	2301      	movs	r3, #1
 80016b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ba:	2300      	movs	r3, #0
 80016bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016be:	2300      	movs	r3, #0
 80016c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80016c2:	f107 0314 	add.w	r3, r7, #20
 80016c6:	4619      	mov	r1, r3
 80016c8:	480b      	ldr	r0, [pc, #44]	@ (80016f8 <MX_GPIO_Init+0xfc>)
 80016ca:	f001 f887 	bl	80027dc <HAL_GPIO_Init>

  /*Configure GPIO pin : HCSR04_TRIG_Pin */
  GPIO_InitStruct.Pin = HCSR04_TRIG_Pin;
 80016ce:	2301      	movs	r3, #1
 80016d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016d2:	2301      	movs	r3, #1
 80016d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d6:	2300      	movs	r3, #0
 80016d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016da:	2300      	movs	r3, #0
 80016dc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(HCSR04_TRIG_GPIO_Port, &GPIO_InitStruct);
 80016de:	f107 0314 	add.w	r3, r7, #20
 80016e2:	4619      	mov	r1, r3
 80016e4:	4805      	ldr	r0, [pc, #20]	@ (80016fc <MX_GPIO_Init+0x100>)
 80016e6:	f001 f879 	bl	80027dc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80016ea:	bf00      	nop
 80016ec:	3728      	adds	r7, #40	@ 0x28
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	40023800 	.word	0x40023800
 80016f8:	40020000 	.word	0x40020000
 80016fc:	40020400 	.word	0x40020400
 8001700:	40020800 	.word	0x40020800

08001704 <Task_IMU>:

/* USER CODE BEGIN 4 */

void Task_IMU(float dt)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b08c      	sub	sp, #48	@ 0x30
 8001708:	af00      	add	r7, sp, #0
 800170a:	ed87 0a01 	vstr	s0, [r7, #4]
    MPU6050_Proc_t imu;

    if (MPU6050_ReadProcessed(&hi2c1, dt, &imu) != HAL_OK)
 800170e:	f107 030c 	add.w	r3, r7, #12
 8001712:	4619      	mov	r1, r3
 8001714:	ed97 0a01 	vldr	s0, [r7, #4]
 8001718:	4829      	ldr	r0, [pc, #164]	@ (80017c0 <Task_IMU+0xbc>)
 800171a:	f000 fb4d 	bl	8001db8 <MPU6050_ReadProcessed>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d149      	bne.n	80017b8 <Task_IMU+0xb4>
        return;

    // g_motion'a kopyala
    g_motion.ax    = imu.ax_g;
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	4a27      	ldr	r2, [pc, #156]	@ (80017c4 <Task_IMU+0xc0>)
 8001728:	6013      	str	r3, [r2, #0]
    g_motion.ay    = imu.ay_g;
 800172a:	693b      	ldr	r3, [r7, #16]
 800172c:	4a25      	ldr	r2, [pc, #148]	@ (80017c4 <Task_IMU+0xc0>)
 800172e:	6053      	str	r3, [r2, #4]
    g_motion.az    = imu.az_g;
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	4a24      	ldr	r2, [pc, #144]	@ (80017c4 <Task_IMU+0xc0>)
 8001734:	6093      	str	r3, [r2, #8]
    g_motion.gx    = imu.gx_dps;
 8001736:	69bb      	ldr	r3, [r7, #24]
 8001738:	4a22      	ldr	r2, [pc, #136]	@ (80017c4 <Task_IMU+0xc0>)
 800173a:	60d3      	str	r3, [r2, #12]
    g_motion.gy    = imu.gy_dps;
 800173c:	69fb      	ldr	r3, [r7, #28]
 800173e:	4a21      	ldr	r2, [pc, #132]	@ (80017c4 <Task_IMU+0xc0>)
 8001740:	6113      	str	r3, [r2, #16]
    g_motion.gz    = imu.gz_dps;
 8001742:	6a3b      	ldr	r3, [r7, #32]
 8001744:	4a1f      	ldr	r2, [pc, #124]	@ (80017c4 <Task_IMU+0xc0>)
 8001746:	6153      	str	r3, [r2, #20]
    g_motion.pitch = imu.pitch_deg;
 8001748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800174a:	4a1e      	ldr	r2, [pc, #120]	@ (80017c4 <Task_IMU+0xc0>)
 800174c:	6193      	str	r3, [r2, #24]
    g_motion.roll  = imu.roll_deg;
 800174e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001750:	4a1c      	ldr	r2, [pc, #112]	@ (80017c4 <Task_IMU+0xc0>)
 8001752:	61d3      	str	r3, [r2, #28]

    // İleri eksen=ax kabul ederek hız entegrasyonu (çok kaba, demo amaçlı)
    float acc_forward_mps2 = g_motion.ax * 9.81f;
 8001754:	4b1b      	ldr	r3, [pc, #108]	@ (80017c4 <Task_IMU+0xc0>)
 8001756:	edd3 7a00 	vldr	s15, [r3]
 800175a:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 80017c8 <Task_IMU+0xc4>
 800175e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001762:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    g_motion.vx += acc_forward_mps2 * dt;
 8001766:	4b17      	ldr	r3, [pc, #92]	@ (80017c4 <Task_IMU+0xc0>)
 8001768:	ed93 7a08 	vldr	s14, [r3, #32]
 800176c:	edd7 6a0b 	vldr	s13, [r7, #44]	@ 0x2c
 8001770:	edd7 7a01 	vldr	s15, [r7, #4]
 8001774:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001778:	ee77 7a27 	vadd.f32	s15, s14, s15
 800177c:	4b11      	ldr	r3, [pc, #68]	@ (80017c4 <Task_IMU+0xc0>)
 800177e:	edc3 7a08 	vstr	s15, [r3, #32]

    // Hızı biraz sınırlayalım (kaçmaması için)
    if (g_motion.vx > 50.0f)  g_motion.vx = 50.0f;
 8001782:	4b10      	ldr	r3, [pc, #64]	@ (80017c4 <Task_IMU+0xc0>)
 8001784:	edd3 7a08 	vldr	s15, [r3, #32]
 8001788:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80017cc <Task_IMU+0xc8>
 800178c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001790:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001794:	dd02      	ble.n	800179c <Task_IMU+0x98>
 8001796:	4b0b      	ldr	r3, [pc, #44]	@ (80017c4 <Task_IMU+0xc0>)
 8001798:	4a0d      	ldr	r2, [pc, #52]	@ (80017d0 <Task_IMU+0xcc>)
 800179a:	621a      	str	r2, [r3, #32]
    if (g_motion.vx < -50.0f) g_motion.vx = -50.0f;
 800179c:	4b09      	ldr	r3, [pc, #36]	@ (80017c4 <Task_IMU+0xc0>)
 800179e:	edd3 7a08 	vldr	s15, [r3, #32]
 80017a2:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80017d4 <Task_IMU+0xd0>
 80017a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ae:	d504      	bpl.n	80017ba <Task_IMU+0xb6>
 80017b0:	4b04      	ldr	r3, [pc, #16]	@ (80017c4 <Task_IMU+0xc0>)
 80017b2:	4a09      	ldr	r2, [pc, #36]	@ (80017d8 <Task_IMU+0xd4>)
 80017b4:	621a      	str	r2, [r3, #32]
 80017b6:	e000      	b.n	80017ba <Task_IMU+0xb6>
        return;
 80017b8:	bf00      	nop
}
 80017ba:	3730      	adds	r7, #48	@ 0x30
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	20000200 	.word	0x20000200
 80017c4:	2000032c 	.word	0x2000032c
 80017c8:	411cf5c3 	.word	0x411cf5c3
 80017cc:	42480000 	.word	0x42480000
 80017d0:	42480000 	.word	0x42480000
 80017d4:	c2480000 	.word	0xc2480000
 80017d8:	c2480000 	.word	0xc2480000

080017dc <Task_Sonar>:


void Task_Sonar(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
    HCSR04_Measurement_t m = HCSR04_Measure();
 80017e2:	463b      	mov	r3, r7
 80017e4:	4618      	mov	r0, r3
 80017e6:	f7ff fbd1 	bl	8000f8c <HCSR04_Measure>

    if (m.status == HAL_OK)
 80017ea:	793b      	ldrb	r3, [r7, #4]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d111      	bne.n	8001814 <Task_Sonar+0x38>
    {
        // Basit low-pass
        g_obstacle.distance_m =
            (1.0f - LPF_ALPHA) * g_obstacle.distance_m +
 80017f0:	4b0a      	ldr	r3, [pc, #40]	@ (800181c <Task_Sonar+0x40>)
 80017f2:	edd3 7a00 	vldr	s15, [r3]
 80017f6:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8001820 <Task_Sonar+0x44>
 80017fa:	ee27 7a87 	vmul.f32	s14, s15, s14
            LPF_ALPHA * m.distance_m;
 80017fe:	edd7 7a00 	vldr	s15, [r7]
 8001802:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8001824 <Task_Sonar+0x48>
 8001806:	ee67 7aa6 	vmul.f32	s15, s15, s13
            (1.0f - LPF_ALPHA) * g_obstacle.distance_m +
 800180a:	ee77 7a27 	vadd.f32	s15, s14, s15
        g_obstacle.distance_m =
 800180e:	4b03      	ldr	r3, [pc, #12]	@ (800181c <Task_Sonar+0x40>)
 8001810:	edc3 7a00 	vstr	s15, [r3]
    else
    {
        // Ölçüm hatası → istersen distance'i değiştirme
        // g_obstacle.distance_m aynı kalsın
    }
}
 8001814:	bf00      	nop
 8001816:	3708      	adds	r7, #8
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	20000350 	.word	0x20000350
 8001820:	3f4ccccd 	.word	0x3f4ccccd
 8001824:	3e4ccccd 	.word	0x3e4ccccd

08001828 <Task_Compute_TTC>:


void Task_Compute_TTC(void)
{
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
    float d = g_obstacle.distance_m;
 800182e:	4b16      	ldr	r3, [pc, #88]	@ (8001888 <Task_Compute_TTC+0x60>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	607b      	str	r3, [r7, #4]
    float v = g_motion.vx;
 8001834:	4b15      	ldr	r3, [pc, #84]	@ (800188c <Task_Compute_TTC+0x64>)
 8001836:	6a1b      	ldr	r3, [r3, #32]
 8001838:	603b      	str	r3, [r7, #0]

    if (d > 0.05f && v > 0.1f)
 800183a:	edd7 7a01 	vldr	s15, [r7, #4]
 800183e:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8001890 <Task_Compute_TTC+0x68>
 8001842:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001846:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800184a:	dd12      	ble.n	8001872 <Task_Compute_TTC+0x4a>
 800184c:	edd7 7a00 	vldr	s15, [r7]
 8001850:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8001894 <Task_Compute_TTC+0x6c>
 8001854:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001858:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800185c:	dd09      	ble.n	8001872 <Task_Compute_TTC+0x4a>
    {
        g_obstacle.ttc_s = d / v;
 800185e:	edd7 6a01 	vldr	s13, [r7, #4]
 8001862:	ed97 7a00 	vldr	s14, [r7]
 8001866:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800186a:	4b07      	ldr	r3, [pc, #28]	@ (8001888 <Task_Compute_TTC+0x60>)
 800186c:	edc3 7a01 	vstr	s15, [r3, #4]
 8001870:	e003      	b.n	800187a <Task_Compute_TTC+0x52>
    }
    else
    {
        g_obstacle.ttc_s = 999.0f; // çok uzak veya hareket yok
 8001872:	4b05      	ldr	r3, [pc, #20]	@ (8001888 <Task_Compute_TTC+0x60>)
 8001874:	4a08      	ldr	r2, [pc, #32]	@ (8001898 <Task_Compute_TTC+0x70>)
 8001876:	605a      	str	r2, [r3, #4]
    }
}
 8001878:	bf00      	nop
 800187a:	bf00      	nop
 800187c:	370c      	adds	r7, #12
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr
 8001886:	bf00      	nop
 8001888:	20000350 	.word	0x20000350
 800188c:	2000032c 	.word	0x2000032c
 8001890:	3d4ccccd 	.word	0x3d4ccccd
 8001894:	3dcccccd 	.word	0x3dcccccd
 8001898:	4479c000 	.word	0x4479c000

0800189c <Task_Update_Safety_State>:


void Task_Update_Safety_State(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b086      	sub	sp, #24
 80018a0:	af00      	add	r7, sp, #0
    SafetyState_t new_state = g_safety_state;
 80018a2:	4b7a      	ldr	r3, [pc, #488]	@ (8001a8c <Task_Update_Safety_State+0x1f0>)
 80018a4:	781b      	ldrb	r3, [r3, #0]
 80018a6:	75fb      	strb	r3, [r7, #23]

    float ax   = g_motion.ax;
 80018a8:	4b79      	ldr	r3, [pc, #484]	@ (8001a90 <Task_Update_Safety_State+0x1f4>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	613b      	str	r3, [r7, #16]
    float d    = g_obstacle.distance_m;
 80018ae:	4b79      	ldr	r3, [pc, #484]	@ (8001a94 <Task_Update_Safety_State+0x1f8>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	60fb      	str	r3, [r7, #12]
    float ttc  = g_obstacle.ttc_s;
 80018b4:	4b77      	ldr	r3, [pc, #476]	@ (8001a94 <Task_Update_Safety_State+0x1f8>)
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	60bb      	str	r3, [r7, #8]

    // Toplam ivmeyi hesaplayalım (çarpma tespiti için)
    float acc_total_g = sqrtf(g_motion.ax*g_motion.ax +
 80018ba:	4b75      	ldr	r3, [pc, #468]	@ (8001a90 <Task_Update_Safety_State+0x1f4>)
 80018bc:	ed93 7a00 	vldr	s14, [r3]
 80018c0:	4b73      	ldr	r3, [pc, #460]	@ (8001a90 <Task_Update_Safety_State+0x1f4>)
 80018c2:	edd3 7a00 	vldr	s15, [r3]
 80018c6:	ee27 7a27 	vmul.f32	s14, s14, s15
                              g_motion.ay*g_motion.ay +
 80018ca:	4b71      	ldr	r3, [pc, #452]	@ (8001a90 <Task_Update_Safety_State+0x1f4>)
 80018cc:	edd3 6a01 	vldr	s13, [r3, #4]
 80018d0:	4b6f      	ldr	r3, [pc, #444]	@ (8001a90 <Task_Update_Safety_State+0x1f4>)
 80018d2:	edd3 7a01 	vldr	s15, [r3, #4]
 80018d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float acc_total_g = sqrtf(g_motion.ax*g_motion.ax +
 80018da:	ee37 7a27 	vadd.f32	s14, s14, s15
                              g_motion.az*g_motion.az);
 80018de:	4b6c      	ldr	r3, [pc, #432]	@ (8001a90 <Task_Update_Safety_State+0x1f4>)
 80018e0:	edd3 6a02 	vldr	s13, [r3, #8]
 80018e4:	4b6a      	ldr	r3, [pc, #424]	@ (8001a90 <Task_Update_Safety_State+0x1f4>)
 80018e6:	edd3 7a02 	vldr	s15, [r3, #8]
 80018ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float acc_total_g = sqrtf(g_motion.ax*g_motion.ax +
 80018ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018f2:	eeb0 0a67 	vmov.f32	s0, s15
 80018f6:	f007 f961 	bl	8008bbc <sqrtf>
 80018fa:	ed87 0a01 	vstr	s0, [r7, #4]
    uint8_t impact = (acc_total_g > IMPACT_ACC_G);
 80018fe:	edd7 7a01 	vldr	s15, [r7, #4]
 8001902:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 8001906:	eef4 7ac7 	vcmpe.f32	s15, s14
 800190a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800190e:	bfcc      	ite	gt
 8001910:	2301      	movgt	r3, #1
 8001912:	2300      	movle	r3, #0
 8001914:	b2db      	uxtb	r3, r3
 8001916:	70fb      	strb	r3, [r7, #3]

    switch (g_safety_state)
 8001918:	4b5c      	ldr	r3, [pc, #368]	@ (8001a8c <Task_Update_Safety_State+0x1f0>)
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	2b02      	cmp	r3, #2
 800191e:	d077      	beq.n	8001a10 <Task_Update_Safety_State+0x174>
 8001920:	2b02      	cmp	r3, #2
 8001922:	f300 808f 	bgt.w	8001a44 <Task_Update_Safety_State+0x1a8>
 8001926:	2b00      	cmp	r3, #0
 8001928:	d002      	beq.n	8001930 <Task_Update_Safety_State+0x94>
 800192a:	2b01      	cmp	r3, #1
 800192c:	d037      	beq.n	800199e <Task_Update_Safety_State+0x102>
 800192e:	e089      	b.n	8001a44 <Task_Update_Safety_State+0x1a8>
    {
        case SAFETY_STATE_SAFE:
            if (impact || (d < CRIT_DISTANCE_M) || (ttc < CRIT_TTC_S))
 8001930:	78fb      	ldrb	r3, [r7, #3]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d111      	bne.n	800195a <Task_Update_Safety_State+0xbe>
 8001936:	edd7 7a03 	vldr	s15, [r7, #12]
 800193a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800193e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001942:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001946:	d408      	bmi.n	800195a <Task_Update_Safety_State+0xbe>
 8001948:	edd7 7a02 	vldr	s15, [r7, #8]
 800194c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001950:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001954:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001958:	d502      	bpl.n	8001960 <Task_Update_Safety_State+0xc4>
            {
                new_state = SAFETY_STATE_CRITICAL;
 800195a:	2302      	movs	r3, #2
 800195c:	75fb      	strb	r3, [r7, #23]
                     (ttc < WARN_TTC_S) ||
                     (ax < HARD_BRAKE_ACC_G))
            {
                new_state = SAFETY_STATE_WARNING;
            }
            break;
 800195e:	e071      	b.n	8001a44 <Task_Update_Safety_State+0x1a8>
            else if ((d < WARN_DISTANCE_M) ||
 8001960:	edd7 7a03 	vldr	s15, [r7, #12]
 8001964:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 8001a98 <Task_Update_Safety_State+0x1fc>
 8001968:	eef4 7ac7 	vcmpe.f32	s15, s14
 800196c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001970:	d412      	bmi.n	8001998 <Task_Update_Safety_State+0xfc>
 8001972:	edd7 7a02 	vldr	s15, [r7, #8]
 8001976:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800197a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800197e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001982:	d409      	bmi.n	8001998 <Task_Update_Safety_State+0xfc>
                     (ttc < WARN_TTC_S) ||
 8001984:	edd7 7a04 	vldr	s15, [r7, #16]
 8001988:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800198c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001990:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001994:	d400      	bmi.n	8001998 <Task_Update_Safety_State+0xfc>
            break;
 8001996:	e055      	b.n	8001a44 <Task_Update_Safety_State+0x1a8>
                new_state = SAFETY_STATE_WARNING;
 8001998:	2301      	movs	r3, #1
 800199a:	75fb      	strb	r3, [r7, #23]
            break;
 800199c:	e052      	b.n	8001a44 <Task_Update_Safety_State+0x1a8>

        case SAFETY_STATE_WARNING:
            if (impact || (d < CRIT_DISTANCE_M) || (ttc < CRIT_TTC_S))
 800199e:	78fb      	ldrb	r3, [r7, #3]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d111      	bne.n	80019c8 <Task_Update_Safety_State+0x12c>
 80019a4:	edd7 7a03 	vldr	s15, [r7, #12]
 80019a8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80019ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019b4:	d408      	bmi.n	80019c8 <Task_Update_Safety_State+0x12c>
 80019b6:	edd7 7a02 	vldr	s15, [r7, #8]
 80019ba:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80019be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019c6:	d502      	bpl.n	80019ce <Task_Update_Safety_State+0x132>
            {
                new_state = SAFETY_STATE_CRITICAL;
 80019c8:	2302      	movs	r3, #2
 80019ca:	75fb      	strb	r3, [r7, #23]
                     (ttc > WARN_TTC_S * 1.5f) &&
                     (ax > HARD_BRAKE_ACC_G * 0.5f))
            {
                new_state = SAFETY_STATE_SAFE;
            }
            break;
 80019cc:	e03a      	b.n	8001a44 <Task_Update_Safety_State+0x1a8>
            else if ((d > WARN_DISTANCE_M * 1.2f) &&
 80019ce:	edd7 7a03 	vldr	s15, [r7, #12]
 80019d2:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8001a9c <Task_Update_Safety_State+0x200>
 80019d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019de:	dc00      	bgt.n	80019e2 <Task_Update_Safety_State+0x146>
            break;
 80019e0:	e030      	b.n	8001a44 <Task_Update_Safety_State+0x1a8>
            else if ((d > WARN_DISTANCE_M * 1.2f) &&
 80019e2:	edd7 7a02 	vldr	s15, [r7, #8]
 80019e6:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 80019ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019f2:	dc00      	bgt.n	80019f6 <Task_Update_Safety_State+0x15a>
            break;
 80019f4:	e026      	b.n	8001a44 <Task_Update_Safety_State+0x1a8>
                     (ttc > WARN_TTC_S * 1.5f) &&
 80019f6:	edd7 7a04 	vldr	s15, [r7, #16]
 80019fa:	eebd 7a00 	vmov.f32	s14, #208	@ 0xbe800000 -0.250
 80019fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a06:	dc00      	bgt.n	8001a0a <Task_Update_Safety_State+0x16e>
            break;
 8001a08:	e01c      	b.n	8001a44 <Task_Update_Safety_State+0x1a8>
                new_state = SAFETY_STATE_SAFE;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	75fb      	strb	r3, [r7, #23]
            break;
 8001a0e:	e019      	b.n	8001a44 <Task_Update_Safety_State+0x1a8>

        case SAFETY_STATE_CRITICAL:
            // Çarpma bitmiş, mesafe açılmış, TTC rahatlamış ise WARNING'e döner
            if (!impact &&
 8001a10:	78fb      	ldrb	r3, [r7, #3]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d115      	bne.n	8001a42 <Task_Update_Safety_State+0x1a6>
 8001a16:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a1a:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8001aa0 <Task_Update_Safety_State+0x204>
 8001a1e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a26:	dc00      	bgt.n	8001a2a <Task_Update_Safety_State+0x18e>
                (d > WARN_DISTANCE_M * 1.5f) &&
                (ttc > WARN_TTC_S * 2.0f))
            {
                new_state = SAFETY_STATE_WARNING;
            }
            break;
 8001a28:	e00b      	b.n	8001a42 <Task_Update_Safety_State+0x1a6>
                (d > WARN_DISTANCE_M * 1.5f) &&
 8001a2a:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a2e:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001a32:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a3a:	dc00      	bgt.n	8001a3e <Task_Update_Safety_State+0x1a2>
            break;
 8001a3c:	e001      	b.n	8001a42 <Task_Update_Safety_State+0x1a6>
                new_state = SAFETY_STATE_WARNING;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	75fb      	strb	r3, [r7, #23]
            break;
 8001a42:	bf00      	nop
    }

    g_safety_state = new_state;
 8001a44:	4a11      	ldr	r2, [pc, #68]	@ (8001a8c <Task_Update_Safety_State+0x1f0>)
 8001a46:	7dfb      	ldrb	r3, [r7, #23]
 8001a48:	7013      	strb	r3, [r2, #0]

    // LED ile görselleştirme (Nucleo'da PA5 LED)
    switch (g_safety_state)
 8001a4a:	4b10      	ldr	r3, [pc, #64]	@ (8001a8c <Task_Update_Safety_State+0x1f0>)
 8001a4c:	781b      	ldrb	r3, [r3, #0]
 8001a4e:	2b02      	cmp	r3, #2
 8001a50:	d011      	beq.n	8001a76 <Task_Update_Safety_State+0x1da>
 8001a52:	2b02      	cmp	r3, #2
 8001a54:	dc15      	bgt.n	8001a82 <Task_Update_Safety_State+0x1e6>
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d002      	beq.n	8001a60 <Task_Update_Safety_State+0x1c4>
 8001a5a:	2b01      	cmp	r3, #1
 8001a5c:	d006      	beq.n	8001a6c <Task_Update_Safety_State+0x1d0>
            break;
        case SAFETY_STATE_CRITICAL:
            HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);   // LED sürekli yanık
            break;
    }
}
 8001a5e:	e010      	b.n	8001a82 <Task_Update_Safety_State+0x1e6>
            HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET); // LED kapalı
 8001a60:	2200      	movs	r2, #0
 8001a62:	2120      	movs	r1, #32
 8001a64:	480f      	ldr	r0, [pc, #60]	@ (8001aa4 <Task_Update_Safety_State+0x208>)
 8001a66:	f001 f84d 	bl	8002b04 <HAL_GPIO_WritePin>
            break;
 8001a6a:	e00a      	b.n	8001a82 <Task_Update_Safety_State+0x1e6>
            HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001a6c:	2120      	movs	r1, #32
 8001a6e:	480d      	ldr	r0, [pc, #52]	@ (8001aa4 <Task_Update_Safety_State+0x208>)
 8001a70:	f001 f861 	bl	8002b36 <HAL_GPIO_TogglePin>
            break;
 8001a74:	e005      	b.n	8001a82 <Task_Update_Safety_State+0x1e6>
            HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);   // LED sürekli yanık
 8001a76:	2201      	movs	r2, #1
 8001a78:	2120      	movs	r1, #32
 8001a7a:	480a      	ldr	r0, [pc, #40]	@ (8001aa4 <Task_Update_Safety_State+0x208>)
 8001a7c:	f001 f842 	bl	8002b04 <HAL_GPIO_WritePin>
            break;
 8001a80:	bf00      	nop
}
 8001a82:	bf00      	nop
 8001a84:	3718      	adds	r7, #24
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	20000358 	.word	0x20000358
 8001a90:	2000032c 	.word	0x2000032c
 8001a94:	20000350 	.word	0x20000350
 8001a98:	3f99999a 	.word	0x3f99999a
 8001a9c:	3fb851ec 	.word	0x3fb851ec
 8001aa0:	3fe66667 	.word	0x3fe66667
 8001aa4:	40020000 	.word	0x40020000

08001aa8 <Task_Send_Telemetry>:


void Task_Send_Telemetry(void)
{
 8001aa8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001aac:	b0c8      	sub	sp, #288	@ 0x120
 8001aae:	af12      	add	r7, sp, #72	@ 0x48
                       "AX:%.2f AY:%.2f AZ:%.2f | "
                       "Vx:%.2f m/s | "
                       "Dist:%.2f m TTC:%.2f s | "
                       "Pitch:%.1f Roll:%.1f | "
                       "State:%d\r\n",
                       g_motion.ax, g_motion.ay, g_motion.az,
 8001ab0:	4b36      	ldr	r3, [pc, #216]	@ (8001b8c <Task_Send_Telemetry+0xe4>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
    int len = snprintf(buf, sizeof(buf),
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f7fe fd67 	bl	8000588 <__aeabi_f2d>
 8001aba:	4682      	mov	sl, r0
 8001abc:	468b      	mov	fp, r1
                       g_motion.ax, g_motion.ay, g_motion.az,
 8001abe:	4b33      	ldr	r3, [pc, #204]	@ (8001b8c <Task_Send_Telemetry+0xe4>)
 8001ac0:	685b      	ldr	r3, [r3, #4]
    int len = snprintf(buf, sizeof(buf),
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f7fe fd60 	bl	8000588 <__aeabi_f2d>
 8001ac8:	e9c7 0106 	strd	r0, r1, [r7, #24]
                       g_motion.ax, g_motion.ay, g_motion.az,
 8001acc:	4b2f      	ldr	r3, [pc, #188]	@ (8001b8c <Task_Send_Telemetry+0xe4>)
 8001ace:	689b      	ldr	r3, [r3, #8]
    int len = snprintf(buf, sizeof(buf),
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f7fe fd59 	bl	8000588 <__aeabi_f2d>
 8001ad6:	e9c7 0104 	strd	r0, r1, [r7, #16]
                       g_motion.vx,
 8001ada:	4b2c      	ldr	r3, [pc, #176]	@ (8001b8c <Task_Send_Telemetry+0xe4>)
 8001adc:	6a1b      	ldr	r3, [r3, #32]
    int len = snprintf(buf, sizeof(buf),
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f7fe fd52 	bl	8000588 <__aeabi_f2d>
 8001ae4:	e9c7 0102 	strd	r0, r1, [r7, #8]
                       g_obstacle.distance_m, g_obstacle.ttc_s,
 8001ae8:	4b29      	ldr	r3, [pc, #164]	@ (8001b90 <Task_Send_Telemetry+0xe8>)
 8001aea:	681b      	ldr	r3, [r3, #0]
    int len = snprintf(buf, sizeof(buf),
 8001aec:	4618      	mov	r0, r3
 8001aee:	f7fe fd4b 	bl	8000588 <__aeabi_f2d>
 8001af2:	e9c7 0100 	strd	r0, r1, [r7]
                       g_obstacle.distance_m, g_obstacle.ttc_s,
 8001af6:	4b26      	ldr	r3, [pc, #152]	@ (8001b90 <Task_Send_Telemetry+0xe8>)
 8001af8:	685b      	ldr	r3, [r3, #4]
    int len = snprintf(buf, sizeof(buf),
 8001afa:	4618      	mov	r0, r3
 8001afc:	f7fe fd44 	bl	8000588 <__aeabi_f2d>
 8001b00:	4680      	mov	r8, r0
 8001b02:	4689      	mov	r9, r1
                       g_motion.pitch, g_motion.roll,
 8001b04:	4b21      	ldr	r3, [pc, #132]	@ (8001b8c <Task_Send_Telemetry+0xe4>)
 8001b06:	699b      	ldr	r3, [r3, #24]
    int len = snprintf(buf, sizeof(buf),
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f7fe fd3d 	bl	8000588 <__aeabi_f2d>
 8001b0e:	4604      	mov	r4, r0
 8001b10:	460d      	mov	r5, r1
                       g_motion.pitch, g_motion.roll,
 8001b12:	4b1e      	ldr	r3, [pc, #120]	@ (8001b8c <Task_Send_Telemetry+0xe4>)
 8001b14:	69db      	ldr	r3, [r3, #28]
    int len = snprintf(buf, sizeof(buf),
 8001b16:	4618      	mov	r0, r3
 8001b18:	f7fe fd36 	bl	8000588 <__aeabi_f2d>
 8001b1c:	4b1d      	ldr	r3, [pc, #116]	@ (8001b94 <Task_Send_Telemetry+0xec>)
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	461a      	mov	r2, r3
 8001b22:	f107 0320 	add.w	r3, r7, #32
 8001b26:	9210      	str	r2, [sp, #64]	@ 0x40
 8001b28:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8001b2c:	e9cd 450c 	strd	r4, r5, [sp, #48]	@ 0x30
 8001b30:	e9cd 890a 	strd	r8, r9, [sp, #40]	@ 0x28
 8001b34:	ed97 7b00 	vldr	d7, [r7]
 8001b38:	ed8d 7b08 	vstr	d7, [sp, #32]
 8001b3c:	ed97 7b02 	vldr	d7, [r7, #8]
 8001b40:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001b44:	ed97 7b04 	vldr	d7, [r7, #16]
 8001b48:	ed8d 7b04 	vstr	d7, [sp, #16]
 8001b4c:	ed97 7b06 	vldr	d7, [r7, #24]
 8001b50:	ed8d 7b02 	vstr	d7, [sp, #8]
 8001b54:	e9cd ab00 	strd	sl, fp, [sp]
 8001b58:	4a0f      	ldr	r2, [pc, #60]	@ (8001b98 <Task_Send_Telemetry+0xf0>)
 8001b5a:	21b4      	movs	r1, #180	@ 0xb4
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f004 fee5 	bl	800692c <sniprintf>
 8001b62:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
                       g_safety_state);

    if (len > 0)
 8001b66:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	dd08      	ble.n	8001b80 <Task_Send_Telemetry+0xd8>
    {
        HAL_UART_Transmit(&huart2, (uint8_t*)buf, len, 100);
 8001b6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8001b72:	b29a      	uxth	r2, r3
 8001b74:	f107 0120 	add.w	r1, r7, #32
 8001b78:	2364      	movs	r3, #100	@ 0x64
 8001b7a:	4808      	ldr	r0, [pc, #32]	@ (8001b9c <Task_Send_Telemetry+0xf4>)
 8001b7c:	f003 fe02 	bl	8005784 <HAL_UART_Transmit>
    }
}
 8001b80:	bf00      	nop
 8001b82:	37d8      	adds	r7, #216	@ 0xd8
 8001b84:	46bd      	mov	sp, r7
 8001b86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b8a:	bf00      	nop
 8001b8c:	2000032c 	.word	0x2000032c
 8001b90:	20000350 	.word	0x20000350
 8001b94:	20000358 	.word	0x20000358
 8001b98:	08008f3c 	.word	0x08008f3c
 8001b9c:	200002e4 	.word	0x200002e4

08001ba0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ba4:	b672      	cpsid	i
}
 8001ba6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ba8:	bf00      	nop
 8001baa:	e7fd      	b.n	8001ba8 <Error_Handler+0x8>

08001bac <mpu6050_write_reg>:

// Küçük helper fonksiyonlar
static HAL_StatusTypeDef mpu6050_write_reg(I2C_HandleTypeDef *hi2c,
                                           uint8_t reg,
                                           uint8_t data)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b086      	sub	sp, #24
 8001bb0:	af04      	add	r7, sp, #16
 8001bb2:	6078      	str	r0, [r7, #4]
 8001bb4:	460b      	mov	r3, r1
 8001bb6:	70fb      	strb	r3, [r7, #3]
 8001bb8:	4613      	mov	r3, r2
 8001bba:	70bb      	strb	r3, [r7, #2]
    return HAL_I2C_Mem_Write(hi2c,
 8001bbc:	78fb      	ldrb	r3, [r7, #3]
 8001bbe:	b29a      	uxth	r2, r3
 8001bc0:	2364      	movs	r3, #100	@ 0x64
 8001bc2:	9302      	str	r3, [sp, #8]
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	9301      	str	r3, [sp, #4]
 8001bc8:	1cbb      	adds	r3, r7, #2
 8001bca:	9300      	str	r3, [sp, #0]
 8001bcc:	2301      	movs	r3, #1
 8001bce:	21d0      	movs	r1, #208	@ 0xd0
 8001bd0:	6878      	ldr	r0, [r7, #4]
 8001bd2:	f001 f90f 	bl	8002df4 <HAL_I2C_Mem_Write>
 8001bd6:	4603      	mov	r3, r0
                             reg,
                             I2C_MEMADD_SIZE_8BIT,
                             &data,
                             1,
                             100);
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	3708      	adds	r7, #8
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}

08001be0 <mpu6050_read_regs>:

static HAL_StatusTypeDef mpu6050_read_regs(I2C_HandleTypeDef *hi2c,
                                           uint8_t start_reg,
                                           uint8_t *pData,
                                           uint16_t size)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b088      	sub	sp, #32
 8001be4:	af04      	add	r7, sp, #16
 8001be6:	60f8      	str	r0, [r7, #12]
 8001be8:	607a      	str	r2, [r7, #4]
 8001bea:	461a      	mov	r2, r3
 8001bec:	460b      	mov	r3, r1
 8001bee:	72fb      	strb	r3, [r7, #11]
 8001bf0:	4613      	mov	r3, r2
 8001bf2:	813b      	strh	r3, [r7, #8]
    return HAL_I2C_Mem_Read(hi2c,
 8001bf4:	7afb      	ldrb	r3, [r7, #11]
 8001bf6:	b29a      	uxth	r2, r3
 8001bf8:	2364      	movs	r3, #100	@ 0x64
 8001bfa:	9302      	str	r3, [sp, #8]
 8001bfc:	893b      	ldrh	r3, [r7, #8]
 8001bfe:	9301      	str	r3, [sp, #4]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	9300      	str	r3, [sp, #0]
 8001c04:	2301      	movs	r3, #1
 8001c06:	21d0      	movs	r1, #208	@ 0xd0
 8001c08:	68f8      	ldr	r0, [r7, #12]
 8001c0a:	f001 f9ed 	bl	8002fe8 <HAL_I2C_Mem_Read>
 8001c0e:	4603      	mov	r3, r0
                            start_reg,
                            I2C_MEMADD_SIZE_8BIT,
                            pData,
                            size,
                            100);
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	3710      	adds	r7, #16
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}

08001c18 <MPU6050_Init>:

HAL_StatusTypeDef MPU6050_Init(I2C_HandleTypeDef *hi2c)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b084      	sub	sp, #16
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
    uint8_t check = 0;
 8001c20:	2300      	movs	r3, #0
 8001c22:	73bb      	strb	r3, [r7, #14]
    HAL_StatusTypeDef ret;

    // WHO_AM_I kontrolü (0x68 dönmeli)
    ret = mpu6050_read_regs(hi2c, MPU6050_REG_WHO_AM_I, &check, 1);
 8001c24:	f107 020e 	add.w	r2, r7, #14
 8001c28:	2301      	movs	r3, #1
 8001c2a:	2175      	movs	r1, #117	@ 0x75
 8001c2c:	6878      	ldr	r0, [r7, #4]
 8001c2e:	f7ff ffd7 	bl	8001be0 <mpu6050_read_regs>
 8001c32:	4603      	mov	r3, r0
 8001c34:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK)
 8001c36:	7bfb      	ldrb	r3, [r7, #15]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d001      	beq.n	8001c40 <MPU6050_Init+0x28>
        return ret;
 8001c3c:	7bfb      	ldrb	r3, [r7, #15]
 8001c3e:	e04c      	b.n	8001cda <MPU6050_Init+0xc2>

    if (check != 0x68)
 8001c40:	7bbb      	ldrb	r3, [r7, #14]
 8001c42:	2b68      	cmp	r3, #104	@ 0x68
 8001c44:	d001      	beq.n	8001c4a <MPU6050_Init+0x32>
        return HAL_ERROR;
 8001c46:	2301      	movs	r3, #1
 8001c48:	e047      	b.n	8001cda <MPU6050_Init+0xc2>

    // Sleep'ten çık (PWR_MGMT_1 = 0x00 → internal 8MHz, sleep disabled)
    ret = mpu6050_write_reg(hi2c, MPU6050_REG_PWR_MGMT_1, 0x00);
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	216b      	movs	r1, #107	@ 0x6b
 8001c4e:	6878      	ldr	r0, [r7, #4]
 8001c50:	f7ff ffac 	bl	8001bac <mpu6050_write_reg>
 8001c54:	4603      	mov	r3, r0
 8001c56:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK) return ret;
 8001c58:	7bfb      	ldrb	r3, [r7, #15]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d001      	beq.n	8001c62 <MPU6050_Init+0x4a>
 8001c5e:	7bfb      	ldrb	r3, [r7, #15]
 8001c60:	e03b      	b.n	8001cda <MPU6050_Init+0xc2>

    // Gyro config: ±250 dps (FS_SEL = 0) → 0x00
    ret = mpu6050_write_reg(hi2c, MPU6050_REG_GYRO_CONFIG, 0x00);
 8001c62:	2200      	movs	r2, #0
 8001c64:	211b      	movs	r1, #27
 8001c66:	6878      	ldr	r0, [r7, #4]
 8001c68:	f7ff ffa0 	bl	8001bac <mpu6050_write_reg>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK) return ret;
 8001c70:	7bfb      	ldrb	r3, [r7, #15]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d001      	beq.n	8001c7a <MPU6050_Init+0x62>
 8001c76:	7bfb      	ldrb	r3, [r7, #15]
 8001c78:	e02f      	b.n	8001cda <MPU6050_Init+0xc2>

    // Accel config: ±2g (AFS_SEL = 0) → 0x00
    ret = mpu6050_write_reg(hi2c, MPU6050_REG_ACCEL_CONFIG, 0x00);
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	211c      	movs	r1, #28
 8001c7e:	6878      	ldr	r0, [r7, #4]
 8001c80:	f7ff ff94 	bl	8001bac <mpu6050_write_reg>
 8001c84:	4603      	mov	r3, r0
 8001c86:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK) return ret;
 8001c88:	7bfb      	ldrb	r3, [r7, #15]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d001      	beq.n	8001c92 <MPU6050_Init+0x7a>
 8001c8e:	7bfb      	ldrb	r3, [r7, #15]
 8001c90:	e023      	b.n	8001cda <MPU6050_Init+0xc2>

    // Low-pass filter & sample rate ayarları basit bırakıldı
    // CONFIG = 0x03 → ~44 Hz DLPF, GYRO
    ret = mpu6050_write_reg(hi2c, MPU6050_REG_CONFIG, 0x03);
 8001c92:	2203      	movs	r2, #3
 8001c94:	211a      	movs	r1, #26
 8001c96:	6878      	ldr	r0, [r7, #4]
 8001c98:	f7ff ff88 	bl	8001bac <mpu6050_write_reg>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK) return ret;
 8001ca0:	7bfb      	ldrb	r3, [r7, #15]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d001      	beq.n	8001caa <MPU6050_Init+0x92>
 8001ca6:	7bfb      	ldrb	r3, [r7, #15]
 8001ca8:	e017      	b.n	8001cda <MPU6050_Init+0xc2>

    // Sample rate divider: SMPLRT_DIV = 0 → 1 kHz/(1+0) = 1 kHz (DLPF ile sınırlanır)
    ret = mpu6050_write_reg(hi2c, MPU6050_REG_SMPLRT_DIV, 0x00);
 8001caa:	2200      	movs	r2, #0
 8001cac:	2119      	movs	r1, #25
 8001cae:	6878      	ldr	r0, [r7, #4]
 8001cb0:	f7ff ff7c 	bl	8001bac <mpu6050_write_reg>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK) return ret;
 8001cb8:	7bfb      	ldrb	r3, [r7, #15]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d001      	beq.n	8001cc2 <MPU6050_Init+0xaa>
 8001cbe:	7bfb      	ldrb	r3, [r7, #15]
 8001cc0:	e00b      	b.n	8001cda <MPU6050_Init+0xc2>

    // Complementary filter state reset
    s_pitch_deg = 0.0f;
 8001cc2:	4b08      	ldr	r3, [pc, #32]	@ (8001ce4 <MPU6050_Init+0xcc>)
 8001cc4:	f04f 0200 	mov.w	r2, #0
 8001cc8:	601a      	str	r2, [r3, #0]
    s_roll_deg  = 0.0f;
 8001cca:	4b07      	ldr	r3, [pc, #28]	@ (8001ce8 <MPU6050_Init+0xd0>)
 8001ccc:	f04f 0200 	mov.w	r2, #0
 8001cd0:	601a      	str	r2, [r3, #0]
    s_angles_initialized = 0;
 8001cd2:	4b06      	ldr	r3, [pc, #24]	@ (8001cec <MPU6050_Init+0xd4>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	701a      	strb	r2, [r3, #0]

    return HAL_OK;
 8001cd8:	2300      	movs	r3, #0
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3710      	adds	r7, #16
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	20000370 	.word	0x20000370
 8001ce8:	20000374 	.word	0x20000374
 8001cec:	20000378 	.word	0x20000378

08001cf0 <MPU6050_ReadRaw>:

HAL_StatusTypeDef MPU6050_ReadRaw(I2C_HandleTypeDef *hi2c, MPU6050_Raw_t *raw)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b086      	sub	sp, #24
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
 8001cf8:	6039      	str	r1, [r7, #0]
    uint8_t buf[14];
    HAL_StatusTypeDef ret;

    if (raw == NULL)
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d101      	bne.n	8001d04 <MPU6050_ReadRaw+0x14>
        return HAL_ERROR;
 8001d00:	2301      	movs	r3, #1
 8001d02:	e054      	b.n	8001dae <MPU6050_ReadRaw+0xbe>

    ret = mpu6050_read_regs(hi2c, MPU6050_REG_ACCEL_XOUT_H, buf, 14);
 8001d04:	f107 0208 	add.w	r2, r7, #8
 8001d08:	230e      	movs	r3, #14
 8001d0a:	213b      	movs	r1, #59	@ 0x3b
 8001d0c:	6878      	ldr	r0, [r7, #4]
 8001d0e:	f7ff ff67 	bl	8001be0 <mpu6050_read_regs>
 8001d12:	4603      	mov	r3, r0
 8001d14:	75fb      	strb	r3, [r7, #23]
    if (ret != HAL_OK)
 8001d16:	7dfb      	ldrb	r3, [r7, #23]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d001      	beq.n	8001d20 <MPU6050_ReadRaw+0x30>
        return ret;
 8001d1c:	7dfb      	ldrb	r3, [r7, #23]
 8001d1e:	e046      	b.n	8001dae <MPU6050_ReadRaw+0xbe>

    // Big-endian -> int16
    raw->ax   = (int16_t)((buf[0] << 8) | buf[1]);
 8001d20:	7a3b      	ldrb	r3, [r7, #8]
 8001d22:	b21b      	sxth	r3, r3
 8001d24:	021b      	lsls	r3, r3, #8
 8001d26:	b21a      	sxth	r2, r3
 8001d28:	7a7b      	ldrb	r3, [r7, #9]
 8001d2a:	b21b      	sxth	r3, r3
 8001d2c:	4313      	orrs	r3, r2
 8001d2e:	b21a      	sxth	r2, r3
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	801a      	strh	r2, [r3, #0]
    raw->ay   = (int16_t)((buf[2] << 8) | buf[3]);
 8001d34:	7abb      	ldrb	r3, [r7, #10]
 8001d36:	b21b      	sxth	r3, r3
 8001d38:	021b      	lsls	r3, r3, #8
 8001d3a:	b21a      	sxth	r2, r3
 8001d3c:	7afb      	ldrb	r3, [r7, #11]
 8001d3e:	b21b      	sxth	r3, r3
 8001d40:	4313      	orrs	r3, r2
 8001d42:	b21a      	sxth	r2, r3
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	805a      	strh	r2, [r3, #2]
    raw->az   = (int16_t)((buf[4] << 8) | buf[5]);
 8001d48:	7b3b      	ldrb	r3, [r7, #12]
 8001d4a:	b21b      	sxth	r3, r3
 8001d4c:	021b      	lsls	r3, r3, #8
 8001d4e:	b21a      	sxth	r2, r3
 8001d50:	7b7b      	ldrb	r3, [r7, #13]
 8001d52:	b21b      	sxth	r3, r3
 8001d54:	4313      	orrs	r3, r2
 8001d56:	b21a      	sxth	r2, r3
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	809a      	strh	r2, [r3, #4]
    raw->temp = (int16_t)((buf[6] << 8) | buf[7]);
 8001d5c:	7bbb      	ldrb	r3, [r7, #14]
 8001d5e:	b21b      	sxth	r3, r3
 8001d60:	021b      	lsls	r3, r3, #8
 8001d62:	b21a      	sxth	r2, r3
 8001d64:	7bfb      	ldrb	r3, [r7, #15]
 8001d66:	b21b      	sxth	r3, r3
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	b21a      	sxth	r2, r3
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	80da      	strh	r2, [r3, #6]
    raw->gx   = (int16_t)((buf[8] << 8) | buf[9]);
 8001d70:	7c3b      	ldrb	r3, [r7, #16]
 8001d72:	b21b      	sxth	r3, r3
 8001d74:	021b      	lsls	r3, r3, #8
 8001d76:	b21a      	sxth	r2, r3
 8001d78:	7c7b      	ldrb	r3, [r7, #17]
 8001d7a:	b21b      	sxth	r3, r3
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	b21a      	sxth	r2, r3
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	811a      	strh	r2, [r3, #8]
    raw->gy   = (int16_t)((buf[10] << 8) | buf[11]);
 8001d84:	7cbb      	ldrb	r3, [r7, #18]
 8001d86:	b21b      	sxth	r3, r3
 8001d88:	021b      	lsls	r3, r3, #8
 8001d8a:	b21a      	sxth	r2, r3
 8001d8c:	7cfb      	ldrb	r3, [r7, #19]
 8001d8e:	b21b      	sxth	r3, r3
 8001d90:	4313      	orrs	r3, r2
 8001d92:	b21a      	sxth	r2, r3
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	815a      	strh	r2, [r3, #10]
    raw->gz   = (int16_t)((buf[12] << 8) | buf[13]);
 8001d98:	7d3b      	ldrb	r3, [r7, #20]
 8001d9a:	b21b      	sxth	r3, r3
 8001d9c:	021b      	lsls	r3, r3, #8
 8001d9e:	b21a      	sxth	r2, r3
 8001da0:	7d7b      	ldrb	r3, [r7, #21]
 8001da2:	b21b      	sxth	r3, r3
 8001da4:	4313      	orrs	r3, r2
 8001da6:	b21a      	sxth	r2, r3
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	819a      	strh	r2, [r3, #12]

    return HAL_OK;
 8001dac:	2300      	movs	r3, #0
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	3718      	adds	r7, #24
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
	...

08001db8 <MPU6050_ReadProcessed>:

HAL_StatusTypeDef MPU6050_ReadProcessed(I2C_HandleTypeDef *hi2c,
                                        float dt,
                                        MPU6050_Proc_t *out)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	ed2d 8b02 	vpush	{d8}
 8001dbe:	b094      	sub	sp, #80	@ 0x50
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	60f8      	str	r0, [r7, #12]
 8001dc4:	ed87 0a02 	vstr	s0, [r7, #8]
 8001dc8:	6079      	str	r1, [r7, #4]
    MPU6050_Raw_t raw;
    HAL_StatusTypeDef ret;

    if (out == NULL)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d101      	bne.n	8001dd4 <MPU6050_ReadProcessed+0x1c>
        return HAL_ERROR;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	e0fe      	b.n	8001fd2 <MPU6050_ReadProcessed+0x21a>

    ret = MPU6050_ReadRaw(hi2c, &raw);
 8001dd4:	f107 0310 	add.w	r3, r7, #16
 8001dd8:	4619      	mov	r1, r3
 8001dda:	68f8      	ldr	r0, [r7, #12]
 8001ddc:	f7ff ff88 	bl	8001cf0 <MPU6050_ReadRaw>
 8001de0:	4603      	mov	r3, r0
 8001de2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    if (ret != HAL_OK)
 8001de6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d002      	beq.n	8001df4 <MPU6050_ReadProcessed+0x3c>
        return ret;
 8001dee:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001df2:	e0ee      	b.n	8001fd2 <MPU6050_ReadProcessed+0x21a>

    // 1) Scale et
    float ax = (float)raw.ax / MPU6050_ACC_SENS_2G;
 8001df4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001df8:	ee07 3a90 	vmov	s15, r3
 8001dfc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e00:	eddf 6a77 	vldr	s13, [pc, #476]	@ 8001fe0 <MPU6050_ReadProcessed+0x228>
 8001e04:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e08:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    float ay = (float)raw.ay / MPU6050_ACC_SENS_2G;
 8001e0c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001e10:	ee07 3a90 	vmov	s15, r3
 8001e14:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e18:	eddf 6a71 	vldr	s13, [pc, #452]	@ 8001fe0 <MPU6050_ReadProcessed+0x228>
 8001e1c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e20:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    float az = (float)raw.az / MPU6050_ACC_SENS_2G;
 8001e24:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001e28:	ee07 3a90 	vmov	s15, r3
 8001e2c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e30:	eddf 6a6b 	vldr	s13, [pc, #428]	@ 8001fe0 <MPU6050_ReadProcessed+0x228>
 8001e34:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e38:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40

    float gx = (float)raw.gx / MPU6050_GYRO_SENS_250DPS; // °/s
 8001e3c:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001e40:	ee07 3a90 	vmov	s15, r3
 8001e44:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e48:	eddf 6a66 	vldr	s13, [pc, #408]	@ 8001fe4 <MPU6050_ReadProcessed+0x22c>
 8001e4c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e50:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    float gy = (float)raw.gy / MPU6050_GYRO_SENS_250DPS;
 8001e54:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001e58:	ee07 3a90 	vmov	s15, r3
 8001e5c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e60:	eddf 6a60 	vldr	s13, [pc, #384]	@ 8001fe4 <MPU6050_ReadProcessed+0x22c>
 8001e64:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e68:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    float gz = (float)raw.gz / MPU6050_GYRO_SENS_250DPS;
 8001e6c:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001e70:	ee07 3a90 	vmov	s15, r3
 8001e74:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e78:	eddf 6a5a 	vldr	s13, [pc, #360]	@ 8001fe4 <MPU6050_ReadProcessed+0x22c>
 8001e7c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e80:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    out->ax_g = ax;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001e88:	601a      	str	r2, [r3, #0]
    out->ay_g = ay;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001e8e:	605a      	str	r2, [r3, #4]
    out->az_g = az;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001e94:	609a      	str	r2, [r3, #8]
    out->gx_dps = gx;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001e9a:	60da      	str	r2, [r3, #12]
    out->gy_dps = gy;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001ea0:	611a      	str	r2, [r3, #16]
    out->gz_dps = gz;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001ea6:	615a      	str	r2, [r3, #20]

    // 2) Accelerometer'dan pitch/roll hesabı
    // roll  = atan2(ay, az)
    // pitch = atan2(-ax, sqrt(ay^2 + az^2))
    float roll_acc  = atan2f(ay, az) * 180.0f / (float)M_PI;
 8001ea8:	edd7 0a10 	vldr	s1, [r7, #64]	@ 0x40
 8001eac:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 8001eb0:	f006 fe82 	bl	8008bb8 <atan2f>
 8001eb4:	eef0 7a40 	vmov.f32	s15, s0
 8001eb8:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8001fe8 <MPU6050_ReadProcessed+0x230>
 8001ebc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001ec0:	eddf 6a4a 	vldr	s13, [pc, #296]	@ 8001fec <MPU6050_ReadProcessed+0x234>
 8001ec4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ec8:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    float pitch_acc = atan2f(-ax, sqrtf(ay*ay + az*az)) * 180.0f / (float)M_PI;
 8001ecc:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001ed0:	eeb1 8a67 	vneg.f32	s16, s15
 8001ed4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001ed8:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001edc:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001ee0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001ee4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ee8:	eeb0 0a67 	vmov.f32	s0, s15
 8001eec:	f006 fe66 	bl	8008bbc <sqrtf>
 8001ef0:	eef0 7a40 	vmov.f32	s15, s0
 8001ef4:	eef0 0a67 	vmov.f32	s1, s15
 8001ef8:	eeb0 0a48 	vmov.f32	s0, s16
 8001efc:	f006 fe5c 	bl	8008bb8 <atan2f>
 8001f00:	eef0 7a40 	vmov.f32	s15, s0
 8001f04:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8001fe8 <MPU6050_ReadProcessed+0x230>
 8001f08:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f0c:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8001fec <MPU6050_ReadProcessed+0x234>
 8001f10:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f14:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    const float alpha = 0.98f;  // gyro %98, accel %2
 8001f18:	4b35      	ldr	r3, [pc, #212]	@ (8001ff0 <MPU6050_ReadProcessed+0x238>)
 8001f1a:	62bb      	str	r3, [r7, #40]	@ 0x28

    if (!s_angles_initialized)
 8001f1c:	4b35      	ldr	r3, [pc, #212]	@ (8001ff4 <MPU6050_ReadProcessed+0x23c>)
 8001f1e:	781b      	ldrb	r3, [r3, #0]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d109      	bne.n	8001f38 <MPU6050_ReadProcessed+0x180>
    {
        s_pitch_deg = pitch_acc;
 8001f24:	4a34      	ldr	r2, [pc, #208]	@ (8001ff8 <MPU6050_ReadProcessed+0x240>)
 8001f26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f28:	6013      	str	r3, [r2, #0]
        s_roll_deg  = roll_acc;
 8001f2a:	4a34      	ldr	r2, [pc, #208]	@ (8001ffc <MPU6050_ReadProcessed+0x244>)
 8001f2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f2e:	6013      	str	r3, [r2, #0]
        s_angles_initialized = 1;
 8001f30:	4b30      	ldr	r3, [pc, #192]	@ (8001ff4 <MPU6050_ReadProcessed+0x23c>)
 8001f32:	2201      	movs	r2, #1
 8001f34:	701a      	strb	r2, [r3, #0]
 8001f36:	e043      	b.n	8001fc0 <MPU6050_ReadProcessed+0x208>
    }
    else
    {
        // 3) Gyro entegrasyonu
        float pitch_gyro = s_pitch_deg + gx * dt;
 8001f38:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8001f3c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f40:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f44:	4b2c      	ldr	r3, [pc, #176]	@ (8001ff8 <MPU6050_ReadProcessed+0x240>)
 8001f46:	edd3 7a00 	vldr	s15, [r3]
 8001f4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f4e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
        float roll_gyro  = s_roll_deg  + gy * dt;
 8001f52:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8001f56:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f5a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f5e:	4b27      	ldr	r3, [pc, #156]	@ (8001ffc <MPU6050_ReadProcessed+0x244>)
 8001f60:	edd3 7a00 	vldr	s15, [r3]
 8001f64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f68:	edc7 7a08 	vstr	s15, [r7, #32]

        // 4) Complementary filter
        s_pitch_deg = alpha * pitch_gyro + (1.0f - alpha) * pitch_acc;
 8001f6c:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001f70:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001f74:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f78:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001f7c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001f80:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001f84:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001f88:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f90:	4b19      	ldr	r3, [pc, #100]	@ (8001ff8 <MPU6050_ReadProcessed+0x240>)
 8001f92:	edc3 7a00 	vstr	s15, [r3]
        s_roll_deg  = alpha * roll_gyro  + (1.0f - alpha) * roll_acc;
 8001f96:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001f9a:	edd7 7a08 	vldr	s15, [r7, #32]
 8001f9e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001fa2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001fa6:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001faa:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001fae:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001fb2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fb6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fba:	4b10      	ldr	r3, [pc, #64]	@ (8001ffc <MPU6050_ReadProcessed+0x244>)
 8001fbc:	edc3 7a00 	vstr	s15, [r3]
    }

    out->pitch_deg = s_pitch_deg;
 8001fc0:	4b0d      	ldr	r3, [pc, #52]	@ (8001ff8 <MPU6050_ReadProcessed+0x240>)
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	619a      	str	r2, [r3, #24]
    out->roll_deg  = s_roll_deg;
 8001fc8:	4b0c      	ldr	r3, [pc, #48]	@ (8001ffc <MPU6050_ReadProcessed+0x244>)
 8001fca:	681a      	ldr	r2, [r3, #0]
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	61da      	str	r2, [r3, #28]

    return HAL_OK;
 8001fd0:	2300      	movs	r3, #0
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	3750      	adds	r7, #80	@ 0x50
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	ecbd 8b02 	vpop	{d8}
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	46800000 	.word	0x46800000
 8001fe4:	43030000 	.word	0x43030000
 8001fe8:	43340000 	.word	0x43340000
 8001fec:	40490fdb 	.word	0x40490fdb
 8001ff0:	3f7ae148 	.word	0x3f7ae148
 8001ff4:	20000378 	.word	0x20000378
 8001ff8:	20000370 	.word	0x20000370
 8001ffc:	20000374 	.word	0x20000374

08002000 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b082      	sub	sp, #8
 8002004:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002006:	2300      	movs	r3, #0
 8002008:	607b      	str	r3, [r7, #4]
 800200a:	4b10      	ldr	r3, [pc, #64]	@ (800204c <HAL_MspInit+0x4c>)
 800200c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800200e:	4a0f      	ldr	r2, [pc, #60]	@ (800204c <HAL_MspInit+0x4c>)
 8002010:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002014:	6453      	str	r3, [r2, #68]	@ 0x44
 8002016:	4b0d      	ldr	r3, [pc, #52]	@ (800204c <HAL_MspInit+0x4c>)
 8002018:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800201a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800201e:	607b      	str	r3, [r7, #4]
 8002020:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002022:	2300      	movs	r3, #0
 8002024:	603b      	str	r3, [r7, #0]
 8002026:	4b09      	ldr	r3, [pc, #36]	@ (800204c <HAL_MspInit+0x4c>)
 8002028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800202a:	4a08      	ldr	r2, [pc, #32]	@ (800204c <HAL_MspInit+0x4c>)
 800202c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002030:	6413      	str	r3, [r2, #64]	@ 0x40
 8002032:	4b06      	ldr	r3, [pc, #24]	@ (800204c <HAL_MspInit+0x4c>)
 8002034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002036:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800203a:	603b      	str	r3, [r7, #0]
 800203c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800203e:	2007      	movs	r0, #7
 8002040:	f000 fb8a 	bl	8002758 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002044:	bf00      	nop
 8002046:	3708      	adds	r7, #8
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}
 800204c:	40023800 	.word	0x40023800

08002050 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b08a      	sub	sp, #40	@ 0x28
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002058:	f107 0314 	add.w	r3, r7, #20
 800205c:	2200      	movs	r2, #0
 800205e:	601a      	str	r2, [r3, #0]
 8002060:	605a      	str	r2, [r3, #4]
 8002062:	609a      	str	r2, [r3, #8]
 8002064:	60da      	str	r2, [r3, #12]
 8002066:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a19      	ldr	r2, [pc, #100]	@ (80020d4 <HAL_I2C_MspInit+0x84>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d12c      	bne.n	80020cc <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002072:	2300      	movs	r3, #0
 8002074:	613b      	str	r3, [r7, #16]
 8002076:	4b18      	ldr	r3, [pc, #96]	@ (80020d8 <HAL_I2C_MspInit+0x88>)
 8002078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800207a:	4a17      	ldr	r2, [pc, #92]	@ (80020d8 <HAL_I2C_MspInit+0x88>)
 800207c:	f043 0302 	orr.w	r3, r3, #2
 8002080:	6313      	str	r3, [r2, #48]	@ 0x30
 8002082:	4b15      	ldr	r3, [pc, #84]	@ (80020d8 <HAL_I2C_MspInit+0x88>)
 8002084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002086:	f003 0302 	and.w	r3, r3, #2
 800208a:	613b      	str	r3, [r7, #16]
 800208c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800208e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002092:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002094:	2312      	movs	r3, #18
 8002096:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002098:	2300      	movs	r3, #0
 800209a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800209c:	2303      	movs	r3, #3
 800209e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80020a0:	2304      	movs	r3, #4
 80020a2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020a4:	f107 0314 	add.w	r3, r7, #20
 80020a8:	4619      	mov	r1, r3
 80020aa:	480c      	ldr	r0, [pc, #48]	@ (80020dc <HAL_I2C_MspInit+0x8c>)
 80020ac:	f000 fb96 	bl	80027dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80020b0:	2300      	movs	r3, #0
 80020b2:	60fb      	str	r3, [r7, #12]
 80020b4:	4b08      	ldr	r3, [pc, #32]	@ (80020d8 <HAL_I2C_MspInit+0x88>)
 80020b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020b8:	4a07      	ldr	r2, [pc, #28]	@ (80020d8 <HAL_I2C_MspInit+0x88>)
 80020ba:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80020be:	6413      	str	r3, [r2, #64]	@ 0x40
 80020c0:	4b05      	ldr	r3, [pc, #20]	@ (80020d8 <HAL_I2C_MspInit+0x88>)
 80020c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020c8:	60fb      	str	r3, [r7, #12]
 80020ca:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80020cc:	bf00      	nop
 80020ce:	3728      	adds	r7, #40	@ 0x28
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	40005400 	.word	0x40005400
 80020d8:	40023800 	.word	0x40023800
 80020dc:	40020400 	.word	0x40020400

080020e0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b08a      	sub	sp, #40	@ 0x28
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020e8:	f107 0314 	add.w	r3, r7, #20
 80020ec:	2200      	movs	r2, #0
 80020ee:	601a      	str	r2, [r3, #0]
 80020f0:	605a      	str	r2, [r3, #4]
 80020f2:	609a      	str	r2, [r3, #8]
 80020f4:	60da      	str	r2, [r3, #12]
 80020f6:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002100:	d116      	bne.n	8002130 <HAL_TIM_Base_MspInit+0x50>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002102:	2300      	movs	r3, #0
 8002104:	613b      	str	r3, [r7, #16]
 8002106:	4b29      	ldr	r3, [pc, #164]	@ (80021ac <HAL_TIM_Base_MspInit+0xcc>)
 8002108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800210a:	4a28      	ldr	r2, [pc, #160]	@ (80021ac <HAL_TIM_Base_MspInit+0xcc>)
 800210c:	f043 0301 	orr.w	r3, r3, #1
 8002110:	6413      	str	r3, [r2, #64]	@ 0x40
 8002112:	4b26      	ldr	r3, [pc, #152]	@ (80021ac <HAL_TIM_Base_MspInit+0xcc>)
 8002114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002116:	f003 0301 	and.w	r3, r3, #1
 800211a:	613b      	str	r3, [r7, #16]
 800211c:	693b      	ldr	r3, [r7, #16]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800211e:	2200      	movs	r2, #0
 8002120:	2100      	movs	r1, #0
 8002122:	201c      	movs	r0, #28
 8002124:	f000 fb23 	bl	800276e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002128:	201c      	movs	r0, #28
 800212a:	f000 fb3c 	bl	80027a6 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 800212e:	e038      	b.n	80021a2 <HAL_TIM_Base_MspInit+0xc2>
  else if(htim_base->Instance==TIM3)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a1e      	ldr	r2, [pc, #120]	@ (80021b0 <HAL_TIM_Base_MspInit+0xd0>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d133      	bne.n	80021a2 <HAL_TIM_Base_MspInit+0xc2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800213a:	2300      	movs	r3, #0
 800213c:	60fb      	str	r3, [r7, #12]
 800213e:	4b1b      	ldr	r3, [pc, #108]	@ (80021ac <HAL_TIM_Base_MspInit+0xcc>)
 8002140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002142:	4a1a      	ldr	r2, [pc, #104]	@ (80021ac <HAL_TIM_Base_MspInit+0xcc>)
 8002144:	f043 0302 	orr.w	r3, r3, #2
 8002148:	6413      	str	r3, [r2, #64]	@ 0x40
 800214a:	4b18      	ldr	r3, [pc, #96]	@ (80021ac <HAL_TIM_Base_MspInit+0xcc>)
 800214c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800214e:	f003 0302 	and.w	r3, r3, #2
 8002152:	60fb      	str	r3, [r7, #12]
 8002154:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002156:	2300      	movs	r3, #0
 8002158:	60bb      	str	r3, [r7, #8]
 800215a:	4b14      	ldr	r3, [pc, #80]	@ (80021ac <HAL_TIM_Base_MspInit+0xcc>)
 800215c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800215e:	4a13      	ldr	r2, [pc, #76]	@ (80021ac <HAL_TIM_Base_MspInit+0xcc>)
 8002160:	f043 0301 	orr.w	r3, r3, #1
 8002164:	6313      	str	r3, [r2, #48]	@ 0x30
 8002166:	4b11      	ldr	r3, [pc, #68]	@ (80021ac <HAL_TIM_Base_MspInit+0xcc>)
 8002168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800216a:	f003 0301 	and.w	r3, r3, #1
 800216e:	60bb      	str	r3, [r7, #8]
 8002170:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002172:	2340      	movs	r3, #64	@ 0x40
 8002174:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002176:	2302      	movs	r3, #2
 8002178:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217a:	2300      	movs	r3, #0
 800217c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800217e:	2300      	movs	r3, #0
 8002180:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002182:	2302      	movs	r3, #2
 8002184:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002186:	f107 0314 	add.w	r3, r7, #20
 800218a:	4619      	mov	r1, r3
 800218c:	4809      	ldr	r0, [pc, #36]	@ (80021b4 <HAL_TIM_Base_MspInit+0xd4>)
 800218e:	f000 fb25 	bl	80027dc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002192:	2200      	movs	r2, #0
 8002194:	2100      	movs	r1, #0
 8002196:	201d      	movs	r0, #29
 8002198:	f000 fae9 	bl	800276e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800219c:	201d      	movs	r0, #29
 800219e:	f000 fb02 	bl	80027a6 <HAL_NVIC_EnableIRQ>
}
 80021a2:	bf00      	nop
 80021a4:	3728      	adds	r7, #40	@ 0x28
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	40023800 	.word	0x40023800
 80021b0:	40000400 	.word	0x40000400
 80021b4:	40020000 	.word	0x40020000

080021b8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b08a      	sub	sp, #40	@ 0x28
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021c0:	f107 0314 	add.w	r3, r7, #20
 80021c4:	2200      	movs	r2, #0
 80021c6:	601a      	str	r2, [r3, #0]
 80021c8:	605a      	str	r2, [r3, #4]
 80021ca:	609a      	str	r2, [r3, #8]
 80021cc:	60da      	str	r2, [r3, #12]
 80021ce:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a19      	ldr	r2, [pc, #100]	@ (800223c <HAL_UART_MspInit+0x84>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d12b      	bne.n	8002232 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80021da:	2300      	movs	r3, #0
 80021dc:	613b      	str	r3, [r7, #16]
 80021de:	4b18      	ldr	r3, [pc, #96]	@ (8002240 <HAL_UART_MspInit+0x88>)
 80021e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021e2:	4a17      	ldr	r2, [pc, #92]	@ (8002240 <HAL_UART_MspInit+0x88>)
 80021e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80021ea:	4b15      	ldr	r3, [pc, #84]	@ (8002240 <HAL_UART_MspInit+0x88>)
 80021ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021f2:	613b      	str	r3, [r7, #16]
 80021f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021f6:	2300      	movs	r3, #0
 80021f8:	60fb      	str	r3, [r7, #12]
 80021fa:	4b11      	ldr	r3, [pc, #68]	@ (8002240 <HAL_UART_MspInit+0x88>)
 80021fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021fe:	4a10      	ldr	r2, [pc, #64]	@ (8002240 <HAL_UART_MspInit+0x88>)
 8002200:	f043 0301 	orr.w	r3, r3, #1
 8002204:	6313      	str	r3, [r2, #48]	@ 0x30
 8002206:	4b0e      	ldr	r3, [pc, #56]	@ (8002240 <HAL_UART_MspInit+0x88>)
 8002208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800220a:	f003 0301 	and.w	r3, r3, #1
 800220e:	60fb      	str	r3, [r7, #12]
 8002210:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002212:	230c      	movs	r3, #12
 8002214:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002216:	2302      	movs	r3, #2
 8002218:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800221a:	2300      	movs	r3, #0
 800221c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800221e:	2303      	movs	r3, #3
 8002220:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002222:	2307      	movs	r3, #7
 8002224:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002226:	f107 0314 	add.w	r3, r7, #20
 800222a:	4619      	mov	r1, r3
 800222c:	4805      	ldr	r0, [pc, #20]	@ (8002244 <HAL_UART_MspInit+0x8c>)
 800222e:	f000 fad5 	bl	80027dc <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002232:	bf00      	nop
 8002234:	3728      	adds	r7, #40	@ 0x28
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop
 800223c:	40004400 	.word	0x40004400
 8002240:	40023800 	.word	0x40023800
 8002244:	40020000 	.word	0x40020000

08002248 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800224c:	bf00      	nop
 800224e:	e7fd      	b.n	800224c <NMI_Handler+0x4>

08002250 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002250:	b480      	push	{r7}
 8002252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002254:	bf00      	nop
 8002256:	e7fd      	b.n	8002254 <HardFault_Handler+0x4>

08002258 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800225c:	bf00      	nop
 800225e:	e7fd      	b.n	800225c <MemManage_Handler+0x4>

08002260 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002264:	bf00      	nop
 8002266:	e7fd      	b.n	8002264 <BusFault_Handler+0x4>

08002268 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002268:	b480      	push	{r7}
 800226a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800226c:	bf00      	nop
 800226e:	e7fd      	b.n	800226c <UsageFault_Handler+0x4>

08002270 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002274:	bf00      	nop
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr

0800227e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800227e:	b480      	push	{r7}
 8002280:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002282:	bf00      	nop
 8002284:	46bd      	mov	sp, r7
 8002286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228a:	4770      	bx	lr

0800228c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800228c:	b480      	push	{r7}
 800228e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002290:	bf00      	nop
 8002292:	46bd      	mov	sp, r7
 8002294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002298:	4770      	bx	lr

0800229a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800229a:	b580      	push	{r7, lr}
 800229c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800229e:	f000 f96b 	bl	8002578 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022a2:	bf00      	nop
 80022a4:	bd80      	pop	{r7, pc}
	...

080022a8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80022ac:	4802      	ldr	r0, [pc, #8]	@ (80022b8 <TIM2_IRQHandler+0x10>)
 80022ae:	f002 fc39 	bl	8004b24 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80022b2:	bf00      	nop
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	20000254 	.word	0x20000254

080022bc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80022c0:	4802      	ldr	r0, [pc, #8]	@ (80022cc <TIM3_IRQHandler+0x10>)
 80022c2:	f002 fc2f 	bl	8004b24 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80022c6:	bf00      	nop
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	2000029c 	.word	0x2000029c

080022d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022d0:	b480      	push	{r7}
 80022d2:	af00      	add	r7, sp, #0
  return 1;
 80022d4:	2301      	movs	r3, #1
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr

080022e0 <_kill>:

int _kill(int pid, int sig)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b082      	sub	sp, #8
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
 80022e8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80022ea:	f004 fbeb 	bl	8006ac4 <__errno>
 80022ee:	4603      	mov	r3, r0
 80022f0:	2216      	movs	r2, #22
 80022f2:	601a      	str	r2, [r3, #0]
  return -1;
 80022f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	3708      	adds	r7, #8
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}

08002300 <_exit>:

void _exit (int status)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b082      	sub	sp, #8
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002308:	f04f 31ff 	mov.w	r1, #4294967295
 800230c:	6878      	ldr	r0, [r7, #4]
 800230e:	f7ff ffe7 	bl	80022e0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002312:	bf00      	nop
 8002314:	e7fd      	b.n	8002312 <_exit+0x12>

08002316 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002316:	b580      	push	{r7, lr}
 8002318:	b086      	sub	sp, #24
 800231a:	af00      	add	r7, sp, #0
 800231c:	60f8      	str	r0, [r7, #12]
 800231e:	60b9      	str	r1, [r7, #8]
 8002320:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002322:	2300      	movs	r3, #0
 8002324:	617b      	str	r3, [r7, #20]
 8002326:	e00a      	b.n	800233e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002328:	f3af 8000 	nop.w
 800232c:	4601      	mov	r1, r0
 800232e:	68bb      	ldr	r3, [r7, #8]
 8002330:	1c5a      	adds	r2, r3, #1
 8002332:	60ba      	str	r2, [r7, #8]
 8002334:	b2ca      	uxtb	r2, r1
 8002336:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	3301      	adds	r3, #1
 800233c:	617b      	str	r3, [r7, #20]
 800233e:	697a      	ldr	r2, [r7, #20]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	429a      	cmp	r2, r3
 8002344:	dbf0      	blt.n	8002328 <_read+0x12>
  }

  return len;
 8002346:	687b      	ldr	r3, [r7, #4]
}
 8002348:	4618      	mov	r0, r3
 800234a:	3718      	adds	r7, #24
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}

08002350 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b086      	sub	sp, #24
 8002354:	af00      	add	r7, sp, #0
 8002356:	60f8      	str	r0, [r7, #12]
 8002358:	60b9      	str	r1, [r7, #8]
 800235a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800235c:	2300      	movs	r3, #0
 800235e:	617b      	str	r3, [r7, #20]
 8002360:	e009      	b.n	8002376 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002362:	68bb      	ldr	r3, [r7, #8]
 8002364:	1c5a      	adds	r2, r3, #1
 8002366:	60ba      	str	r2, [r7, #8]
 8002368:	781b      	ldrb	r3, [r3, #0]
 800236a:	4618      	mov	r0, r3
 800236c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	3301      	adds	r3, #1
 8002374:	617b      	str	r3, [r7, #20]
 8002376:	697a      	ldr	r2, [r7, #20]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	429a      	cmp	r2, r3
 800237c:	dbf1      	blt.n	8002362 <_write+0x12>
  }
  return len;
 800237e:	687b      	ldr	r3, [r7, #4]
}
 8002380:	4618      	mov	r0, r3
 8002382:	3718      	adds	r7, #24
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}

08002388 <_close>:

int _close(int file)
{
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002390:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002394:	4618      	mov	r0, r3
 8002396:	370c      	adds	r7, #12
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr

080023a0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b083      	sub	sp, #12
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
 80023a8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80023b0:	605a      	str	r2, [r3, #4]
  return 0;
 80023b2:	2300      	movs	r3, #0
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	370c      	adds	r7, #12
 80023b8:	46bd      	mov	sp, r7
 80023ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023be:	4770      	bx	lr

080023c0 <_isatty>:

int _isatty(int file)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b083      	sub	sp, #12
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80023c8:	2301      	movs	r3, #1
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	370c      	adds	r7, #12
 80023ce:	46bd      	mov	sp, r7
 80023d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d4:	4770      	bx	lr

080023d6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023d6:	b480      	push	{r7}
 80023d8:	b085      	sub	sp, #20
 80023da:	af00      	add	r7, sp, #0
 80023dc:	60f8      	str	r0, [r7, #12]
 80023de:	60b9      	str	r1, [r7, #8]
 80023e0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80023e2:	2300      	movs	r3, #0
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	3714      	adds	r7, #20
 80023e8:	46bd      	mov	sp, r7
 80023ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ee:	4770      	bx	lr

080023f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b086      	sub	sp, #24
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023f8:	4a14      	ldr	r2, [pc, #80]	@ (800244c <_sbrk+0x5c>)
 80023fa:	4b15      	ldr	r3, [pc, #84]	@ (8002450 <_sbrk+0x60>)
 80023fc:	1ad3      	subs	r3, r2, r3
 80023fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002400:	697b      	ldr	r3, [r7, #20]
 8002402:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002404:	4b13      	ldr	r3, [pc, #76]	@ (8002454 <_sbrk+0x64>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d102      	bne.n	8002412 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800240c:	4b11      	ldr	r3, [pc, #68]	@ (8002454 <_sbrk+0x64>)
 800240e:	4a12      	ldr	r2, [pc, #72]	@ (8002458 <_sbrk+0x68>)
 8002410:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002412:	4b10      	ldr	r3, [pc, #64]	@ (8002454 <_sbrk+0x64>)
 8002414:	681a      	ldr	r2, [r3, #0]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	4413      	add	r3, r2
 800241a:	693a      	ldr	r2, [r7, #16]
 800241c:	429a      	cmp	r2, r3
 800241e:	d207      	bcs.n	8002430 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002420:	f004 fb50 	bl	8006ac4 <__errno>
 8002424:	4603      	mov	r3, r0
 8002426:	220c      	movs	r2, #12
 8002428:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800242a:	f04f 33ff 	mov.w	r3, #4294967295
 800242e:	e009      	b.n	8002444 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002430:	4b08      	ldr	r3, [pc, #32]	@ (8002454 <_sbrk+0x64>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002436:	4b07      	ldr	r3, [pc, #28]	@ (8002454 <_sbrk+0x64>)
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	4413      	add	r3, r2
 800243e:	4a05      	ldr	r2, [pc, #20]	@ (8002454 <_sbrk+0x64>)
 8002440:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002442:	68fb      	ldr	r3, [r7, #12]
}
 8002444:	4618      	mov	r0, r3
 8002446:	3718      	adds	r7, #24
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}
 800244c:	20020000 	.word	0x20020000
 8002450:	00000400 	.word	0x00000400
 8002454:	2000037c 	.word	0x2000037c
 8002458:	200004d0 	.word	0x200004d0

0800245c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800245c:	b480      	push	{r7}
 800245e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002460:	4b06      	ldr	r3, [pc, #24]	@ (800247c <SystemInit+0x20>)
 8002462:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002466:	4a05      	ldr	r2, [pc, #20]	@ (800247c <SystemInit+0x20>)
 8002468:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800246c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002470:	bf00      	nop
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr
 800247a:	bf00      	nop
 800247c:	e000ed00 	.word	0xe000ed00

08002480 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002480:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80024b8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002484:	f7ff ffea 	bl	800245c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002488:	480c      	ldr	r0, [pc, #48]	@ (80024bc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800248a:	490d      	ldr	r1, [pc, #52]	@ (80024c0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800248c:	4a0d      	ldr	r2, [pc, #52]	@ (80024c4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800248e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002490:	e002      	b.n	8002498 <LoopCopyDataInit>

08002492 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002492:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002494:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002496:	3304      	adds	r3, #4

08002498 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002498:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800249a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800249c:	d3f9      	bcc.n	8002492 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800249e:	4a0a      	ldr	r2, [pc, #40]	@ (80024c8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80024a0:	4c0a      	ldr	r4, [pc, #40]	@ (80024cc <LoopFillZerobss+0x22>)
  movs r3, #0
 80024a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024a4:	e001      	b.n	80024aa <LoopFillZerobss>

080024a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024a8:	3204      	adds	r2, #4

080024aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024ac:	d3fb      	bcc.n	80024a6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80024ae:	f004 fb0f 	bl	8006ad0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024b2:	f7fe fe57 	bl	8001164 <main>
  bx  lr    
 80024b6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80024b8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80024bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024c0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80024c4:	08009374 	.word	0x08009374
  ldr r2, =_sbss
 80024c8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80024cc:	200004d0 	.word	0x200004d0

080024d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024d0:	e7fe      	b.n	80024d0 <ADC_IRQHandler>
	...

080024d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80024d8:	4b0e      	ldr	r3, [pc, #56]	@ (8002514 <HAL_Init+0x40>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a0d      	ldr	r2, [pc, #52]	@ (8002514 <HAL_Init+0x40>)
 80024de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80024e2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80024e4:	4b0b      	ldr	r3, [pc, #44]	@ (8002514 <HAL_Init+0x40>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a0a      	ldr	r2, [pc, #40]	@ (8002514 <HAL_Init+0x40>)
 80024ea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80024ee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024f0:	4b08      	ldr	r3, [pc, #32]	@ (8002514 <HAL_Init+0x40>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a07      	ldr	r2, [pc, #28]	@ (8002514 <HAL_Init+0x40>)
 80024f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024fa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024fc:	2003      	movs	r0, #3
 80024fe:	f000 f92b 	bl	8002758 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002502:	2000      	movs	r0, #0
 8002504:	f000 f808 	bl	8002518 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002508:	f7ff fd7a 	bl	8002000 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800250c:	2300      	movs	r3, #0
}
 800250e:	4618      	mov	r0, r3
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	40023c00 	.word	0x40023c00

08002518 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002520:	4b12      	ldr	r3, [pc, #72]	@ (800256c <HAL_InitTick+0x54>)
 8002522:	681a      	ldr	r2, [r3, #0]
 8002524:	4b12      	ldr	r3, [pc, #72]	@ (8002570 <HAL_InitTick+0x58>)
 8002526:	781b      	ldrb	r3, [r3, #0]
 8002528:	4619      	mov	r1, r3
 800252a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800252e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002532:	fbb2 f3f3 	udiv	r3, r2, r3
 8002536:	4618      	mov	r0, r3
 8002538:	f000 f943 	bl	80027c2 <HAL_SYSTICK_Config>
 800253c:	4603      	mov	r3, r0
 800253e:	2b00      	cmp	r3, #0
 8002540:	d001      	beq.n	8002546 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002542:	2301      	movs	r3, #1
 8002544:	e00e      	b.n	8002564 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2b0f      	cmp	r3, #15
 800254a:	d80a      	bhi.n	8002562 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800254c:	2200      	movs	r2, #0
 800254e:	6879      	ldr	r1, [r7, #4]
 8002550:	f04f 30ff 	mov.w	r0, #4294967295
 8002554:	f000 f90b 	bl	800276e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002558:	4a06      	ldr	r2, [pc, #24]	@ (8002574 <HAL_InitTick+0x5c>)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800255e:	2300      	movs	r3, #0
 8002560:	e000      	b.n	8002564 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002562:	2301      	movs	r3, #1
}
 8002564:	4618      	mov	r0, r3
 8002566:	3708      	adds	r7, #8
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}
 800256c:	20000000 	.word	0x20000000
 8002570:	20000008 	.word	0x20000008
 8002574:	20000004 	.word	0x20000004

08002578 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002578:	b480      	push	{r7}
 800257a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800257c:	4b06      	ldr	r3, [pc, #24]	@ (8002598 <HAL_IncTick+0x20>)
 800257e:	781b      	ldrb	r3, [r3, #0]
 8002580:	461a      	mov	r2, r3
 8002582:	4b06      	ldr	r3, [pc, #24]	@ (800259c <HAL_IncTick+0x24>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4413      	add	r3, r2
 8002588:	4a04      	ldr	r2, [pc, #16]	@ (800259c <HAL_IncTick+0x24>)
 800258a:	6013      	str	r3, [r2, #0]
}
 800258c:	bf00      	nop
 800258e:	46bd      	mov	sp, r7
 8002590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002594:	4770      	bx	lr
 8002596:	bf00      	nop
 8002598:	20000008 	.word	0x20000008
 800259c:	20000380 	.word	0x20000380

080025a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  return uwTick;
 80025a4:	4b03      	ldr	r3, [pc, #12]	@ (80025b4 <HAL_GetTick+0x14>)
 80025a6:	681b      	ldr	r3, [r3, #0]
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr
 80025b2:	bf00      	nop
 80025b4:	20000380 	.word	0x20000380

080025b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b085      	sub	sp, #20
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	f003 0307 	and.w	r3, r3, #7
 80025c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025c8:	4b0c      	ldr	r3, [pc, #48]	@ (80025fc <__NVIC_SetPriorityGrouping+0x44>)
 80025ca:	68db      	ldr	r3, [r3, #12]
 80025cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025ce:	68ba      	ldr	r2, [r7, #8]
 80025d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80025d4:	4013      	ands	r3, r2
 80025d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025e0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80025e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025ea:	4a04      	ldr	r2, [pc, #16]	@ (80025fc <__NVIC_SetPriorityGrouping+0x44>)
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	60d3      	str	r3, [r2, #12]
}
 80025f0:	bf00      	nop
 80025f2:	3714      	adds	r7, #20
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr
 80025fc:	e000ed00 	.word	0xe000ed00

08002600 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002600:	b480      	push	{r7}
 8002602:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002604:	4b04      	ldr	r3, [pc, #16]	@ (8002618 <__NVIC_GetPriorityGrouping+0x18>)
 8002606:	68db      	ldr	r3, [r3, #12]
 8002608:	0a1b      	lsrs	r3, r3, #8
 800260a:	f003 0307 	and.w	r3, r3, #7
}
 800260e:	4618      	mov	r0, r3
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr
 8002618:	e000ed00 	.word	0xe000ed00

0800261c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800261c:	b480      	push	{r7}
 800261e:	b083      	sub	sp, #12
 8002620:	af00      	add	r7, sp, #0
 8002622:	4603      	mov	r3, r0
 8002624:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800262a:	2b00      	cmp	r3, #0
 800262c:	db0b      	blt.n	8002646 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800262e:	79fb      	ldrb	r3, [r7, #7]
 8002630:	f003 021f 	and.w	r2, r3, #31
 8002634:	4907      	ldr	r1, [pc, #28]	@ (8002654 <__NVIC_EnableIRQ+0x38>)
 8002636:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800263a:	095b      	lsrs	r3, r3, #5
 800263c:	2001      	movs	r0, #1
 800263e:	fa00 f202 	lsl.w	r2, r0, r2
 8002642:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002646:	bf00      	nop
 8002648:	370c      	adds	r7, #12
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr
 8002652:	bf00      	nop
 8002654:	e000e100 	.word	0xe000e100

08002658 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002658:	b480      	push	{r7}
 800265a:	b083      	sub	sp, #12
 800265c:	af00      	add	r7, sp, #0
 800265e:	4603      	mov	r3, r0
 8002660:	6039      	str	r1, [r7, #0]
 8002662:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002664:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002668:	2b00      	cmp	r3, #0
 800266a:	db0a      	blt.n	8002682 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	b2da      	uxtb	r2, r3
 8002670:	490c      	ldr	r1, [pc, #48]	@ (80026a4 <__NVIC_SetPriority+0x4c>)
 8002672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002676:	0112      	lsls	r2, r2, #4
 8002678:	b2d2      	uxtb	r2, r2
 800267a:	440b      	add	r3, r1
 800267c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002680:	e00a      	b.n	8002698 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	b2da      	uxtb	r2, r3
 8002686:	4908      	ldr	r1, [pc, #32]	@ (80026a8 <__NVIC_SetPriority+0x50>)
 8002688:	79fb      	ldrb	r3, [r7, #7]
 800268a:	f003 030f 	and.w	r3, r3, #15
 800268e:	3b04      	subs	r3, #4
 8002690:	0112      	lsls	r2, r2, #4
 8002692:	b2d2      	uxtb	r2, r2
 8002694:	440b      	add	r3, r1
 8002696:	761a      	strb	r2, [r3, #24]
}
 8002698:	bf00      	nop
 800269a:	370c      	adds	r7, #12
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr
 80026a4:	e000e100 	.word	0xe000e100
 80026a8:	e000ed00 	.word	0xe000ed00

080026ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b089      	sub	sp, #36	@ 0x24
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	60f8      	str	r0, [r7, #12]
 80026b4:	60b9      	str	r1, [r7, #8]
 80026b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	f003 0307 	and.w	r3, r3, #7
 80026be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026c0:	69fb      	ldr	r3, [r7, #28]
 80026c2:	f1c3 0307 	rsb	r3, r3, #7
 80026c6:	2b04      	cmp	r3, #4
 80026c8:	bf28      	it	cs
 80026ca:	2304      	movcs	r3, #4
 80026cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	3304      	adds	r3, #4
 80026d2:	2b06      	cmp	r3, #6
 80026d4:	d902      	bls.n	80026dc <NVIC_EncodePriority+0x30>
 80026d6:	69fb      	ldr	r3, [r7, #28]
 80026d8:	3b03      	subs	r3, #3
 80026da:	e000      	b.n	80026de <NVIC_EncodePriority+0x32>
 80026dc:	2300      	movs	r3, #0
 80026de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026e0:	f04f 32ff 	mov.w	r2, #4294967295
 80026e4:	69bb      	ldr	r3, [r7, #24]
 80026e6:	fa02 f303 	lsl.w	r3, r2, r3
 80026ea:	43da      	mvns	r2, r3
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	401a      	ands	r2, r3
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026f4:	f04f 31ff 	mov.w	r1, #4294967295
 80026f8:	697b      	ldr	r3, [r7, #20]
 80026fa:	fa01 f303 	lsl.w	r3, r1, r3
 80026fe:	43d9      	mvns	r1, r3
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002704:	4313      	orrs	r3, r2
         );
}
 8002706:	4618      	mov	r0, r3
 8002708:	3724      	adds	r7, #36	@ 0x24
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr
	...

08002714 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b082      	sub	sp, #8
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	3b01      	subs	r3, #1
 8002720:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002724:	d301      	bcc.n	800272a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002726:	2301      	movs	r3, #1
 8002728:	e00f      	b.n	800274a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800272a:	4a0a      	ldr	r2, [pc, #40]	@ (8002754 <SysTick_Config+0x40>)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	3b01      	subs	r3, #1
 8002730:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002732:	210f      	movs	r1, #15
 8002734:	f04f 30ff 	mov.w	r0, #4294967295
 8002738:	f7ff ff8e 	bl	8002658 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800273c:	4b05      	ldr	r3, [pc, #20]	@ (8002754 <SysTick_Config+0x40>)
 800273e:	2200      	movs	r2, #0
 8002740:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002742:	4b04      	ldr	r3, [pc, #16]	@ (8002754 <SysTick_Config+0x40>)
 8002744:	2207      	movs	r2, #7
 8002746:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002748:	2300      	movs	r3, #0
}
 800274a:	4618      	mov	r0, r3
 800274c:	3708      	adds	r7, #8
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	e000e010 	.word	0xe000e010

08002758 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b082      	sub	sp, #8
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002760:	6878      	ldr	r0, [r7, #4]
 8002762:	f7ff ff29 	bl	80025b8 <__NVIC_SetPriorityGrouping>
}
 8002766:	bf00      	nop
 8002768:	3708      	adds	r7, #8
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}

0800276e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800276e:	b580      	push	{r7, lr}
 8002770:	b086      	sub	sp, #24
 8002772:	af00      	add	r7, sp, #0
 8002774:	4603      	mov	r3, r0
 8002776:	60b9      	str	r1, [r7, #8]
 8002778:	607a      	str	r2, [r7, #4]
 800277a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800277c:	2300      	movs	r3, #0
 800277e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002780:	f7ff ff3e 	bl	8002600 <__NVIC_GetPriorityGrouping>
 8002784:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002786:	687a      	ldr	r2, [r7, #4]
 8002788:	68b9      	ldr	r1, [r7, #8]
 800278a:	6978      	ldr	r0, [r7, #20]
 800278c:	f7ff ff8e 	bl	80026ac <NVIC_EncodePriority>
 8002790:	4602      	mov	r2, r0
 8002792:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002796:	4611      	mov	r1, r2
 8002798:	4618      	mov	r0, r3
 800279a:	f7ff ff5d 	bl	8002658 <__NVIC_SetPriority>
}
 800279e:	bf00      	nop
 80027a0:	3718      	adds	r7, #24
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}

080027a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027a6:	b580      	push	{r7, lr}
 80027a8:	b082      	sub	sp, #8
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	4603      	mov	r3, r0
 80027ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027b4:	4618      	mov	r0, r3
 80027b6:	f7ff ff31 	bl	800261c <__NVIC_EnableIRQ>
}
 80027ba:	bf00      	nop
 80027bc:	3708      	adds	r7, #8
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}

080027c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027c2:	b580      	push	{r7, lr}
 80027c4:	b082      	sub	sp, #8
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027ca:	6878      	ldr	r0, [r7, #4]
 80027cc:	f7ff ffa2 	bl	8002714 <SysTick_Config>
 80027d0:	4603      	mov	r3, r0
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	3708      	adds	r7, #8
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}
	...

080027dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027dc:	b480      	push	{r7}
 80027de:	b089      	sub	sp, #36	@ 0x24
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
 80027e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80027e6:	2300      	movs	r3, #0
 80027e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80027ea:	2300      	movs	r3, #0
 80027ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80027ee:	2300      	movs	r3, #0
 80027f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027f2:	2300      	movs	r3, #0
 80027f4:	61fb      	str	r3, [r7, #28]
 80027f6:	e165      	b.n	8002ac4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80027f8:	2201      	movs	r2, #1
 80027fa:	69fb      	ldr	r3, [r7, #28]
 80027fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002800:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	697a      	ldr	r2, [r7, #20]
 8002808:	4013      	ands	r3, r2
 800280a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800280c:	693a      	ldr	r2, [r7, #16]
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	429a      	cmp	r2, r3
 8002812:	f040 8154 	bne.w	8002abe <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	f003 0303 	and.w	r3, r3, #3
 800281e:	2b01      	cmp	r3, #1
 8002820:	d005      	beq.n	800282e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800282a:	2b02      	cmp	r3, #2
 800282c:	d130      	bne.n	8002890 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	689b      	ldr	r3, [r3, #8]
 8002832:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002834:	69fb      	ldr	r3, [r7, #28]
 8002836:	005b      	lsls	r3, r3, #1
 8002838:	2203      	movs	r2, #3
 800283a:	fa02 f303 	lsl.w	r3, r2, r3
 800283e:	43db      	mvns	r3, r3
 8002840:	69ba      	ldr	r2, [r7, #24]
 8002842:	4013      	ands	r3, r2
 8002844:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	68da      	ldr	r2, [r3, #12]
 800284a:	69fb      	ldr	r3, [r7, #28]
 800284c:	005b      	lsls	r3, r3, #1
 800284e:	fa02 f303 	lsl.w	r3, r2, r3
 8002852:	69ba      	ldr	r2, [r7, #24]
 8002854:	4313      	orrs	r3, r2
 8002856:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	69ba      	ldr	r2, [r7, #24]
 800285c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002864:	2201      	movs	r2, #1
 8002866:	69fb      	ldr	r3, [r7, #28]
 8002868:	fa02 f303 	lsl.w	r3, r2, r3
 800286c:	43db      	mvns	r3, r3
 800286e:	69ba      	ldr	r2, [r7, #24]
 8002870:	4013      	ands	r3, r2
 8002872:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	091b      	lsrs	r3, r3, #4
 800287a:	f003 0201 	and.w	r2, r3, #1
 800287e:	69fb      	ldr	r3, [r7, #28]
 8002880:	fa02 f303 	lsl.w	r3, r2, r3
 8002884:	69ba      	ldr	r2, [r7, #24]
 8002886:	4313      	orrs	r3, r2
 8002888:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	69ba      	ldr	r2, [r7, #24]
 800288e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	f003 0303 	and.w	r3, r3, #3
 8002898:	2b03      	cmp	r3, #3
 800289a:	d017      	beq.n	80028cc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	68db      	ldr	r3, [r3, #12]
 80028a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80028a2:	69fb      	ldr	r3, [r7, #28]
 80028a4:	005b      	lsls	r3, r3, #1
 80028a6:	2203      	movs	r2, #3
 80028a8:	fa02 f303 	lsl.w	r3, r2, r3
 80028ac:	43db      	mvns	r3, r3
 80028ae:	69ba      	ldr	r2, [r7, #24]
 80028b0:	4013      	ands	r3, r2
 80028b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	689a      	ldr	r2, [r3, #8]
 80028b8:	69fb      	ldr	r3, [r7, #28]
 80028ba:	005b      	lsls	r3, r3, #1
 80028bc:	fa02 f303 	lsl.w	r3, r2, r3
 80028c0:	69ba      	ldr	r2, [r7, #24]
 80028c2:	4313      	orrs	r3, r2
 80028c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	69ba      	ldr	r2, [r7, #24]
 80028ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	f003 0303 	and.w	r3, r3, #3
 80028d4:	2b02      	cmp	r3, #2
 80028d6:	d123      	bne.n	8002920 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80028d8:	69fb      	ldr	r3, [r7, #28]
 80028da:	08da      	lsrs	r2, r3, #3
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	3208      	adds	r2, #8
 80028e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80028e6:	69fb      	ldr	r3, [r7, #28]
 80028e8:	f003 0307 	and.w	r3, r3, #7
 80028ec:	009b      	lsls	r3, r3, #2
 80028ee:	220f      	movs	r2, #15
 80028f0:	fa02 f303 	lsl.w	r3, r2, r3
 80028f4:	43db      	mvns	r3, r3
 80028f6:	69ba      	ldr	r2, [r7, #24]
 80028f8:	4013      	ands	r3, r2
 80028fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	691a      	ldr	r2, [r3, #16]
 8002900:	69fb      	ldr	r3, [r7, #28]
 8002902:	f003 0307 	and.w	r3, r3, #7
 8002906:	009b      	lsls	r3, r3, #2
 8002908:	fa02 f303 	lsl.w	r3, r2, r3
 800290c:	69ba      	ldr	r2, [r7, #24]
 800290e:	4313      	orrs	r3, r2
 8002910:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002912:	69fb      	ldr	r3, [r7, #28]
 8002914:	08da      	lsrs	r2, r3, #3
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	3208      	adds	r2, #8
 800291a:	69b9      	ldr	r1, [r7, #24]
 800291c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002926:	69fb      	ldr	r3, [r7, #28]
 8002928:	005b      	lsls	r3, r3, #1
 800292a:	2203      	movs	r2, #3
 800292c:	fa02 f303 	lsl.w	r3, r2, r3
 8002930:	43db      	mvns	r3, r3
 8002932:	69ba      	ldr	r2, [r7, #24]
 8002934:	4013      	ands	r3, r2
 8002936:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	f003 0203 	and.w	r2, r3, #3
 8002940:	69fb      	ldr	r3, [r7, #28]
 8002942:	005b      	lsls	r3, r3, #1
 8002944:	fa02 f303 	lsl.w	r3, r2, r3
 8002948:	69ba      	ldr	r2, [r7, #24]
 800294a:	4313      	orrs	r3, r2
 800294c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	69ba      	ldr	r2, [r7, #24]
 8002952:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800295c:	2b00      	cmp	r3, #0
 800295e:	f000 80ae 	beq.w	8002abe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002962:	2300      	movs	r3, #0
 8002964:	60fb      	str	r3, [r7, #12]
 8002966:	4b5d      	ldr	r3, [pc, #372]	@ (8002adc <HAL_GPIO_Init+0x300>)
 8002968:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800296a:	4a5c      	ldr	r2, [pc, #368]	@ (8002adc <HAL_GPIO_Init+0x300>)
 800296c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002970:	6453      	str	r3, [r2, #68]	@ 0x44
 8002972:	4b5a      	ldr	r3, [pc, #360]	@ (8002adc <HAL_GPIO_Init+0x300>)
 8002974:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002976:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800297a:	60fb      	str	r3, [r7, #12]
 800297c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800297e:	4a58      	ldr	r2, [pc, #352]	@ (8002ae0 <HAL_GPIO_Init+0x304>)
 8002980:	69fb      	ldr	r3, [r7, #28]
 8002982:	089b      	lsrs	r3, r3, #2
 8002984:	3302      	adds	r3, #2
 8002986:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800298a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800298c:	69fb      	ldr	r3, [r7, #28]
 800298e:	f003 0303 	and.w	r3, r3, #3
 8002992:	009b      	lsls	r3, r3, #2
 8002994:	220f      	movs	r2, #15
 8002996:	fa02 f303 	lsl.w	r3, r2, r3
 800299a:	43db      	mvns	r3, r3
 800299c:	69ba      	ldr	r2, [r7, #24]
 800299e:	4013      	ands	r3, r2
 80029a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	4a4f      	ldr	r2, [pc, #316]	@ (8002ae4 <HAL_GPIO_Init+0x308>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d025      	beq.n	80029f6 <HAL_GPIO_Init+0x21a>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	4a4e      	ldr	r2, [pc, #312]	@ (8002ae8 <HAL_GPIO_Init+0x30c>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d01f      	beq.n	80029f2 <HAL_GPIO_Init+0x216>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	4a4d      	ldr	r2, [pc, #308]	@ (8002aec <HAL_GPIO_Init+0x310>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d019      	beq.n	80029ee <HAL_GPIO_Init+0x212>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	4a4c      	ldr	r2, [pc, #304]	@ (8002af0 <HAL_GPIO_Init+0x314>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d013      	beq.n	80029ea <HAL_GPIO_Init+0x20e>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	4a4b      	ldr	r2, [pc, #300]	@ (8002af4 <HAL_GPIO_Init+0x318>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d00d      	beq.n	80029e6 <HAL_GPIO_Init+0x20a>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	4a4a      	ldr	r2, [pc, #296]	@ (8002af8 <HAL_GPIO_Init+0x31c>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d007      	beq.n	80029e2 <HAL_GPIO_Init+0x206>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	4a49      	ldr	r2, [pc, #292]	@ (8002afc <HAL_GPIO_Init+0x320>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d101      	bne.n	80029de <HAL_GPIO_Init+0x202>
 80029da:	2306      	movs	r3, #6
 80029dc:	e00c      	b.n	80029f8 <HAL_GPIO_Init+0x21c>
 80029de:	2307      	movs	r3, #7
 80029e0:	e00a      	b.n	80029f8 <HAL_GPIO_Init+0x21c>
 80029e2:	2305      	movs	r3, #5
 80029e4:	e008      	b.n	80029f8 <HAL_GPIO_Init+0x21c>
 80029e6:	2304      	movs	r3, #4
 80029e8:	e006      	b.n	80029f8 <HAL_GPIO_Init+0x21c>
 80029ea:	2303      	movs	r3, #3
 80029ec:	e004      	b.n	80029f8 <HAL_GPIO_Init+0x21c>
 80029ee:	2302      	movs	r3, #2
 80029f0:	e002      	b.n	80029f8 <HAL_GPIO_Init+0x21c>
 80029f2:	2301      	movs	r3, #1
 80029f4:	e000      	b.n	80029f8 <HAL_GPIO_Init+0x21c>
 80029f6:	2300      	movs	r3, #0
 80029f8:	69fa      	ldr	r2, [r7, #28]
 80029fa:	f002 0203 	and.w	r2, r2, #3
 80029fe:	0092      	lsls	r2, r2, #2
 8002a00:	4093      	lsls	r3, r2
 8002a02:	69ba      	ldr	r2, [r7, #24]
 8002a04:	4313      	orrs	r3, r2
 8002a06:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a08:	4935      	ldr	r1, [pc, #212]	@ (8002ae0 <HAL_GPIO_Init+0x304>)
 8002a0a:	69fb      	ldr	r3, [r7, #28]
 8002a0c:	089b      	lsrs	r3, r3, #2
 8002a0e:	3302      	adds	r3, #2
 8002a10:	69ba      	ldr	r2, [r7, #24]
 8002a12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a16:	4b3a      	ldr	r3, [pc, #232]	@ (8002b00 <HAL_GPIO_Init+0x324>)
 8002a18:	689b      	ldr	r3, [r3, #8]
 8002a1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	43db      	mvns	r3, r3
 8002a20:	69ba      	ldr	r2, [r7, #24]
 8002a22:	4013      	ands	r3, r2
 8002a24:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d003      	beq.n	8002a3a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002a32:	69ba      	ldr	r2, [r7, #24]
 8002a34:	693b      	ldr	r3, [r7, #16]
 8002a36:	4313      	orrs	r3, r2
 8002a38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a3a:	4a31      	ldr	r2, [pc, #196]	@ (8002b00 <HAL_GPIO_Init+0x324>)
 8002a3c:	69bb      	ldr	r3, [r7, #24]
 8002a3e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a40:	4b2f      	ldr	r3, [pc, #188]	@ (8002b00 <HAL_GPIO_Init+0x324>)
 8002a42:	68db      	ldr	r3, [r3, #12]
 8002a44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a46:	693b      	ldr	r3, [r7, #16]
 8002a48:	43db      	mvns	r3, r3
 8002a4a:	69ba      	ldr	r2, [r7, #24]
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d003      	beq.n	8002a64 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002a5c:	69ba      	ldr	r2, [r7, #24]
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	4313      	orrs	r3, r2
 8002a62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a64:	4a26      	ldr	r2, [pc, #152]	@ (8002b00 <HAL_GPIO_Init+0x324>)
 8002a66:	69bb      	ldr	r3, [r7, #24]
 8002a68:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002a6a:	4b25      	ldr	r3, [pc, #148]	@ (8002b00 <HAL_GPIO_Init+0x324>)
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	43db      	mvns	r3, r3
 8002a74:	69ba      	ldr	r2, [r7, #24]
 8002a76:	4013      	ands	r3, r2
 8002a78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d003      	beq.n	8002a8e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002a86:	69ba      	ldr	r2, [r7, #24]
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002a8e:	4a1c      	ldr	r2, [pc, #112]	@ (8002b00 <HAL_GPIO_Init+0x324>)
 8002a90:	69bb      	ldr	r3, [r7, #24]
 8002a92:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a94:	4b1a      	ldr	r3, [pc, #104]	@ (8002b00 <HAL_GPIO_Init+0x324>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a9a:	693b      	ldr	r3, [r7, #16]
 8002a9c:	43db      	mvns	r3, r3
 8002a9e:	69ba      	ldr	r2, [r7, #24]
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d003      	beq.n	8002ab8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002ab0:	69ba      	ldr	r2, [r7, #24]
 8002ab2:	693b      	ldr	r3, [r7, #16]
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ab8:	4a11      	ldr	r2, [pc, #68]	@ (8002b00 <HAL_GPIO_Init+0x324>)
 8002aba:	69bb      	ldr	r3, [r7, #24]
 8002abc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002abe:	69fb      	ldr	r3, [r7, #28]
 8002ac0:	3301      	adds	r3, #1
 8002ac2:	61fb      	str	r3, [r7, #28]
 8002ac4:	69fb      	ldr	r3, [r7, #28]
 8002ac6:	2b0f      	cmp	r3, #15
 8002ac8:	f67f ae96 	bls.w	80027f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002acc:	bf00      	nop
 8002ace:	bf00      	nop
 8002ad0:	3724      	adds	r7, #36	@ 0x24
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad8:	4770      	bx	lr
 8002ada:	bf00      	nop
 8002adc:	40023800 	.word	0x40023800
 8002ae0:	40013800 	.word	0x40013800
 8002ae4:	40020000 	.word	0x40020000
 8002ae8:	40020400 	.word	0x40020400
 8002aec:	40020800 	.word	0x40020800
 8002af0:	40020c00 	.word	0x40020c00
 8002af4:	40021000 	.word	0x40021000
 8002af8:	40021400 	.word	0x40021400
 8002afc:	40021800 	.word	0x40021800
 8002b00:	40013c00 	.word	0x40013c00

08002b04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
 8002b0c:	460b      	mov	r3, r1
 8002b0e:	807b      	strh	r3, [r7, #2]
 8002b10:	4613      	mov	r3, r2
 8002b12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b14:	787b      	ldrb	r3, [r7, #1]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d003      	beq.n	8002b22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b1a:	887a      	ldrh	r2, [r7, #2]
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002b20:	e003      	b.n	8002b2a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002b22:	887b      	ldrh	r3, [r7, #2]
 8002b24:	041a      	lsls	r2, r3, #16
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	619a      	str	r2, [r3, #24]
}
 8002b2a:	bf00      	nop
 8002b2c:	370c      	adds	r7, #12
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b34:	4770      	bx	lr

08002b36 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002b36:	b480      	push	{r7}
 8002b38:	b085      	sub	sp, #20
 8002b3a:	af00      	add	r7, sp, #0
 8002b3c:	6078      	str	r0, [r7, #4]
 8002b3e:	460b      	mov	r3, r1
 8002b40:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	695b      	ldr	r3, [r3, #20]
 8002b46:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002b48:	887a      	ldrh	r2, [r7, #2]
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	041a      	lsls	r2, r3, #16
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	43d9      	mvns	r1, r3
 8002b54:	887b      	ldrh	r3, [r7, #2]
 8002b56:	400b      	ands	r3, r1
 8002b58:	431a      	orrs	r2, r3
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	619a      	str	r2, [r3, #24]
}
 8002b5e:	bf00      	nop
 8002b60:	3714      	adds	r7, #20
 8002b62:	46bd      	mov	sp, r7
 8002b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b68:	4770      	bx	lr
	...

08002b6c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b084      	sub	sp, #16
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d101      	bne.n	8002b7e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e12b      	b.n	8002dd6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d106      	bne.n	8002b98 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002b92:	6878      	ldr	r0, [r7, #4]
 8002b94:	f7ff fa5c 	bl	8002050 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2224      	movs	r2, #36	@ 0x24
 8002b9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	681a      	ldr	r2, [r3, #0]
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f022 0201 	bic.w	r2, r2, #1
 8002bae:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	681a      	ldr	r2, [r3, #0]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002bbe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	681a      	ldr	r2, [r3, #0]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002bce:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002bd0:	f001 f8e2 	bl	8003d98 <HAL_RCC_GetPCLK1Freq>
 8002bd4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	4a81      	ldr	r2, [pc, #516]	@ (8002de0 <HAL_I2C_Init+0x274>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d807      	bhi.n	8002bf0 <HAL_I2C_Init+0x84>
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	4a80      	ldr	r2, [pc, #512]	@ (8002de4 <HAL_I2C_Init+0x278>)
 8002be4:	4293      	cmp	r3, r2
 8002be6:	bf94      	ite	ls
 8002be8:	2301      	movls	r3, #1
 8002bea:	2300      	movhi	r3, #0
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	e006      	b.n	8002bfe <HAL_I2C_Init+0x92>
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	4a7d      	ldr	r2, [pc, #500]	@ (8002de8 <HAL_I2C_Init+0x27c>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	bf94      	ite	ls
 8002bf8:	2301      	movls	r3, #1
 8002bfa:	2300      	movhi	r3, #0
 8002bfc:	b2db      	uxtb	r3, r3
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d001      	beq.n	8002c06 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e0e7      	b.n	8002dd6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	4a78      	ldr	r2, [pc, #480]	@ (8002dec <HAL_I2C_Init+0x280>)
 8002c0a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c0e:	0c9b      	lsrs	r3, r3, #18
 8002c10:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	68ba      	ldr	r2, [r7, #8]
 8002c22:	430a      	orrs	r2, r1
 8002c24:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	6a1b      	ldr	r3, [r3, #32]
 8002c2c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	4a6a      	ldr	r2, [pc, #424]	@ (8002de0 <HAL_I2C_Init+0x274>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d802      	bhi.n	8002c40 <HAL_I2C_Init+0xd4>
 8002c3a:	68bb      	ldr	r3, [r7, #8]
 8002c3c:	3301      	adds	r3, #1
 8002c3e:	e009      	b.n	8002c54 <HAL_I2C_Init+0xe8>
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002c46:	fb02 f303 	mul.w	r3, r2, r3
 8002c4a:	4a69      	ldr	r2, [pc, #420]	@ (8002df0 <HAL_I2C_Init+0x284>)
 8002c4c:	fba2 2303 	umull	r2, r3, r2, r3
 8002c50:	099b      	lsrs	r3, r3, #6
 8002c52:	3301      	adds	r3, #1
 8002c54:	687a      	ldr	r2, [r7, #4]
 8002c56:	6812      	ldr	r2, [r2, #0]
 8002c58:	430b      	orrs	r3, r1
 8002c5a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	69db      	ldr	r3, [r3, #28]
 8002c62:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002c66:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	495c      	ldr	r1, [pc, #368]	@ (8002de0 <HAL_I2C_Init+0x274>)
 8002c70:	428b      	cmp	r3, r1
 8002c72:	d819      	bhi.n	8002ca8 <HAL_I2C_Init+0x13c>
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	1e59      	subs	r1, r3, #1
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	005b      	lsls	r3, r3, #1
 8002c7e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c82:	1c59      	adds	r1, r3, #1
 8002c84:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002c88:	400b      	ands	r3, r1
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d00a      	beq.n	8002ca4 <HAL_I2C_Init+0x138>
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	1e59      	subs	r1, r3, #1
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	005b      	lsls	r3, r3, #1
 8002c98:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c9c:	3301      	adds	r3, #1
 8002c9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ca2:	e051      	b.n	8002d48 <HAL_I2C_Init+0x1dc>
 8002ca4:	2304      	movs	r3, #4
 8002ca6:	e04f      	b.n	8002d48 <HAL_I2C_Init+0x1dc>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d111      	bne.n	8002cd4 <HAL_I2C_Init+0x168>
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	1e58      	subs	r0, r3, #1
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6859      	ldr	r1, [r3, #4]
 8002cb8:	460b      	mov	r3, r1
 8002cba:	005b      	lsls	r3, r3, #1
 8002cbc:	440b      	add	r3, r1
 8002cbe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002cc2:	3301      	adds	r3, #1
 8002cc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	bf0c      	ite	eq
 8002ccc:	2301      	moveq	r3, #1
 8002cce:	2300      	movne	r3, #0
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	e012      	b.n	8002cfa <HAL_I2C_Init+0x18e>
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	1e58      	subs	r0, r3, #1
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6859      	ldr	r1, [r3, #4]
 8002cdc:	460b      	mov	r3, r1
 8002cde:	009b      	lsls	r3, r3, #2
 8002ce0:	440b      	add	r3, r1
 8002ce2:	0099      	lsls	r1, r3, #2
 8002ce4:	440b      	add	r3, r1
 8002ce6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002cea:	3301      	adds	r3, #1
 8002cec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	bf0c      	ite	eq
 8002cf4:	2301      	moveq	r3, #1
 8002cf6:	2300      	movne	r3, #0
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d001      	beq.n	8002d02 <HAL_I2C_Init+0x196>
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e022      	b.n	8002d48 <HAL_I2C_Init+0x1dc>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	689b      	ldr	r3, [r3, #8]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d10e      	bne.n	8002d28 <HAL_I2C_Init+0x1bc>
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	1e58      	subs	r0, r3, #1
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6859      	ldr	r1, [r3, #4]
 8002d12:	460b      	mov	r3, r1
 8002d14:	005b      	lsls	r3, r3, #1
 8002d16:	440b      	add	r3, r1
 8002d18:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d1c:	3301      	adds	r3, #1
 8002d1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d22:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d26:	e00f      	b.n	8002d48 <HAL_I2C_Init+0x1dc>
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	1e58      	subs	r0, r3, #1
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6859      	ldr	r1, [r3, #4]
 8002d30:	460b      	mov	r3, r1
 8002d32:	009b      	lsls	r3, r3, #2
 8002d34:	440b      	add	r3, r1
 8002d36:	0099      	lsls	r1, r3, #2
 8002d38:	440b      	add	r3, r1
 8002d3a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d3e:	3301      	adds	r3, #1
 8002d40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d44:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002d48:	6879      	ldr	r1, [r7, #4]
 8002d4a:	6809      	ldr	r1, [r1, #0]
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	69da      	ldr	r2, [r3, #28]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6a1b      	ldr	r3, [r3, #32]
 8002d62:	431a      	orrs	r2, r3
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	430a      	orrs	r2, r1
 8002d6a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	689b      	ldr	r3, [r3, #8]
 8002d72:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002d76:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002d7a:	687a      	ldr	r2, [r7, #4]
 8002d7c:	6911      	ldr	r1, [r2, #16]
 8002d7e:	687a      	ldr	r2, [r7, #4]
 8002d80:	68d2      	ldr	r2, [r2, #12]
 8002d82:	4311      	orrs	r1, r2
 8002d84:	687a      	ldr	r2, [r7, #4]
 8002d86:	6812      	ldr	r2, [r2, #0]
 8002d88:	430b      	orrs	r3, r1
 8002d8a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	68db      	ldr	r3, [r3, #12]
 8002d92:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	695a      	ldr	r2, [r3, #20]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	699b      	ldr	r3, [r3, #24]
 8002d9e:	431a      	orrs	r2, r3
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	430a      	orrs	r2, r1
 8002da6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f042 0201 	orr.w	r2, r2, #1
 8002db6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2200      	movs	r2, #0
 8002dbc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2220      	movs	r2, #32
 8002dc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2200      	movs	r2, #0
 8002dd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002dd4:	2300      	movs	r3, #0
}
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	3710      	adds	r7, #16
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	bf00      	nop
 8002de0:	000186a0 	.word	0x000186a0
 8002de4:	001e847f 	.word	0x001e847f
 8002de8:	003d08ff 	.word	0x003d08ff
 8002dec:	431bde83 	.word	0x431bde83
 8002df0:	10624dd3 	.word	0x10624dd3

08002df4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b088      	sub	sp, #32
 8002df8:	af02      	add	r7, sp, #8
 8002dfa:	60f8      	str	r0, [r7, #12]
 8002dfc:	4608      	mov	r0, r1
 8002dfe:	4611      	mov	r1, r2
 8002e00:	461a      	mov	r2, r3
 8002e02:	4603      	mov	r3, r0
 8002e04:	817b      	strh	r3, [r7, #10]
 8002e06:	460b      	mov	r3, r1
 8002e08:	813b      	strh	r3, [r7, #8]
 8002e0a:	4613      	mov	r3, r2
 8002e0c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002e0e:	f7ff fbc7 	bl	80025a0 <HAL_GetTick>
 8002e12:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e1a:	b2db      	uxtb	r3, r3
 8002e1c:	2b20      	cmp	r3, #32
 8002e1e:	f040 80d9 	bne.w	8002fd4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e22:	697b      	ldr	r3, [r7, #20]
 8002e24:	9300      	str	r3, [sp, #0]
 8002e26:	2319      	movs	r3, #25
 8002e28:	2201      	movs	r2, #1
 8002e2a:	496d      	ldr	r1, [pc, #436]	@ (8002fe0 <HAL_I2C_Mem_Write+0x1ec>)
 8002e2c:	68f8      	ldr	r0, [r7, #12]
 8002e2e:	f000 fc8b 	bl	8003748 <I2C_WaitOnFlagUntilTimeout>
 8002e32:	4603      	mov	r3, r0
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d001      	beq.n	8002e3c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002e38:	2302      	movs	r3, #2
 8002e3a:	e0cc      	b.n	8002fd6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e42:	2b01      	cmp	r3, #1
 8002e44:	d101      	bne.n	8002e4a <HAL_I2C_Mem_Write+0x56>
 8002e46:	2302      	movs	r3, #2
 8002e48:	e0c5      	b.n	8002fd6 <HAL_I2C_Mem_Write+0x1e2>
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	2201      	movs	r2, #1
 8002e4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f003 0301 	and.w	r3, r3, #1
 8002e5c:	2b01      	cmp	r3, #1
 8002e5e:	d007      	beq.n	8002e70 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	681a      	ldr	r2, [r3, #0]
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f042 0201 	orr.w	r2, r2, #1
 8002e6e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e7e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	2221      	movs	r2, #33	@ 0x21
 8002e84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	2240      	movs	r2, #64	@ 0x40
 8002e8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	2200      	movs	r2, #0
 8002e94:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	6a3a      	ldr	r2, [r7, #32]
 8002e9a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002ea0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ea6:	b29a      	uxth	r2, r3
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	4a4d      	ldr	r2, [pc, #308]	@ (8002fe4 <HAL_I2C_Mem_Write+0x1f0>)
 8002eb0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002eb2:	88f8      	ldrh	r0, [r7, #6]
 8002eb4:	893a      	ldrh	r2, [r7, #8]
 8002eb6:	8979      	ldrh	r1, [r7, #10]
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	9301      	str	r3, [sp, #4]
 8002ebc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ebe:	9300      	str	r3, [sp, #0]
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	68f8      	ldr	r0, [r7, #12]
 8002ec4:	f000 fac2 	bl	800344c <I2C_RequestMemoryWrite>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d052      	beq.n	8002f74 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	e081      	b.n	8002fd6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ed2:	697a      	ldr	r2, [r7, #20]
 8002ed4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002ed6:	68f8      	ldr	r0, [r7, #12]
 8002ed8:	f000 fd50 	bl	800397c <I2C_WaitOnTXEFlagUntilTimeout>
 8002edc:	4603      	mov	r3, r0
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d00d      	beq.n	8002efe <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ee6:	2b04      	cmp	r3, #4
 8002ee8:	d107      	bne.n	8002efa <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	681a      	ldr	r2, [r3, #0]
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ef8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	e06b      	b.n	8002fd6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f02:	781a      	ldrb	r2, [r3, #0]
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f0e:	1c5a      	adds	r2, r3, #1
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f18:	3b01      	subs	r3, #1
 8002f1a:	b29a      	uxth	r2, r3
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f24:	b29b      	uxth	r3, r3
 8002f26:	3b01      	subs	r3, #1
 8002f28:	b29a      	uxth	r2, r3
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	695b      	ldr	r3, [r3, #20]
 8002f34:	f003 0304 	and.w	r3, r3, #4
 8002f38:	2b04      	cmp	r3, #4
 8002f3a:	d11b      	bne.n	8002f74 <HAL_I2C_Mem_Write+0x180>
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d017      	beq.n	8002f74 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f48:	781a      	ldrb	r2, [r3, #0]
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f54:	1c5a      	adds	r2, r3, #1
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f5e:	3b01      	subs	r3, #1
 8002f60:	b29a      	uxth	r2, r3
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f6a:	b29b      	uxth	r3, r3
 8002f6c:	3b01      	subs	r3, #1
 8002f6e:	b29a      	uxth	r2, r3
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d1aa      	bne.n	8002ed2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f7c:	697a      	ldr	r2, [r7, #20]
 8002f7e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002f80:	68f8      	ldr	r0, [r7, #12]
 8002f82:	f000 fd43 	bl	8003a0c <I2C_WaitOnBTFFlagUntilTimeout>
 8002f86:	4603      	mov	r3, r0
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d00d      	beq.n	8002fa8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f90:	2b04      	cmp	r3, #4
 8002f92:	d107      	bne.n	8002fa4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	681a      	ldr	r2, [r3, #0]
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fa2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	e016      	b.n	8002fd6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fb6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	2220      	movs	r2, #32
 8002fbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	e000      	b.n	8002fd6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002fd4:	2302      	movs	r3, #2
  }
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	3718      	adds	r7, #24
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	00100002 	.word	0x00100002
 8002fe4:	ffff0000 	.word	0xffff0000

08002fe8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b08c      	sub	sp, #48	@ 0x30
 8002fec:	af02      	add	r7, sp, #8
 8002fee:	60f8      	str	r0, [r7, #12]
 8002ff0:	4608      	mov	r0, r1
 8002ff2:	4611      	mov	r1, r2
 8002ff4:	461a      	mov	r2, r3
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	817b      	strh	r3, [r7, #10]
 8002ffa:	460b      	mov	r3, r1
 8002ffc:	813b      	strh	r3, [r7, #8]
 8002ffe:	4613      	mov	r3, r2
 8003000:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003002:	f7ff facd 	bl	80025a0 <HAL_GetTick>
 8003006:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800300e:	b2db      	uxtb	r3, r3
 8003010:	2b20      	cmp	r3, #32
 8003012:	f040 8214 	bne.w	800343e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003018:	9300      	str	r3, [sp, #0]
 800301a:	2319      	movs	r3, #25
 800301c:	2201      	movs	r2, #1
 800301e:	497b      	ldr	r1, [pc, #492]	@ (800320c <HAL_I2C_Mem_Read+0x224>)
 8003020:	68f8      	ldr	r0, [r7, #12]
 8003022:	f000 fb91 	bl	8003748 <I2C_WaitOnFlagUntilTimeout>
 8003026:	4603      	mov	r3, r0
 8003028:	2b00      	cmp	r3, #0
 800302a:	d001      	beq.n	8003030 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800302c:	2302      	movs	r3, #2
 800302e:	e207      	b.n	8003440 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003036:	2b01      	cmp	r3, #1
 8003038:	d101      	bne.n	800303e <HAL_I2C_Mem_Read+0x56>
 800303a:	2302      	movs	r3, #2
 800303c:	e200      	b.n	8003440 <HAL_I2C_Mem_Read+0x458>
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	2201      	movs	r2, #1
 8003042:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f003 0301 	and.w	r3, r3, #1
 8003050:	2b01      	cmp	r3, #1
 8003052:	d007      	beq.n	8003064 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	681a      	ldr	r2, [r3, #0]
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f042 0201 	orr.w	r2, r2, #1
 8003062:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	681a      	ldr	r2, [r3, #0]
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003072:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2222      	movs	r2, #34	@ 0x22
 8003078:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	2240      	movs	r2, #64	@ 0x40
 8003080:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2200      	movs	r2, #0
 8003088:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800308e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003094:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800309a:	b29a      	uxth	r2, r3
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	4a5b      	ldr	r2, [pc, #364]	@ (8003210 <HAL_I2C_Mem_Read+0x228>)
 80030a4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80030a6:	88f8      	ldrh	r0, [r7, #6]
 80030a8:	893a      	ldrh	r2, [r7, #8]
 80030aa:	8979      	ldrh	r1, [r7, #10]
 80030ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ae:	9301      	str	r3, [sp, #4]
 80030b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030b2:	9300      	str	r3, [sp, #0]
 80030b4:	4603      	mov	r3, r0
 80030b6:	68f8      	ldr	r0, [r7, #12]
 80030b8:	f000 fa5e 	bl	8003578 <I2C_RequestMemoryRead>
 80030bc:	4603      	mov	r3, r0
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d001      	beq.n	80030c6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80030c2:	2301      	movs	r3, #1
 80030c4:	e1bc      	b.n	8003440 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d113      	bne.n	80030f6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030ce:	2300      	movs	r3, #0
 80030d0:	623b      	str	r3, [r7, #32]
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	695b      	ldr	r3, [r3, #20]
 80030d8:	623b      	str	r3, [r7, #32]
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	699b      	ldr	r3, [r3, #24]
 80030e0:	623b      	str	r3, [r7, #32]
 80030e2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	681a      	ldr	r2, [r3, #0]
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030f2:	601a      	str	r2, [r3, #0]
 80030f4:	e190      	b.n	8003418 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030fa:	2b01      	cmp	r3, #1
 80030fc:	d11b      	bne.n	8003136 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800310c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800310e:	2300      	movs	r3, #0
 8003110:	61fb      	str	r3, [r7, #28]
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	695b      	ldr	r3, [r3, #20]
 8003118:	61fb      	str	r3, [r7, #28]
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	699b      	ldr	r3, [r3, #24]
 8003120:	61fb      	str	r3, [r7, #28]
 8003122:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	681a      	ldr	r2, [r3, #0]
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003132:	601a      	str	r2, [r3, #0]
 8003134:	e170      	b.n	8003418 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800313a:	2b02      	cmp	r3, #2
 800313c:	d11b      	bne.n	8003176 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	681a      	ldr	r2, [r3, #0]
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800314c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	681a      	ldr	r2, [r3, #0]
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800315c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800315e:	2300      	movs	r3, #0
 8003160:	61bb      	str	r3, [r7, #24]
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	695b      	ldr	r3, [r3, #20]
 8003168:	61bb      	str	r3, [r7, #24]
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	699b      	ldr	r3, [r3, #24]
 8003170:	61bb      	str	r3, [r7, #24]
 8003172:	69bb      	ldr	r3, [r7, #24]
 8003174:	e150      	b.n	8003418 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003176:	2300      	movs	r3, #0
 8003178:	617b      	str	r3, [r7, #20]
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	695b      	ldr	r3, [r3, #20]
 8003180:	617b      	str	r3, [r7, #20]
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	699b      	ldr	r3, [r3, #24]
 8003188:	617b      	str	r3, [r7, #20]
 800318a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800318c:	e144      	b.n	8003418 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003192:	2b03      	cmp	r3, #3
 8003194:	f200 80f1 	bhi.w	800337a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800319c:	2b01      	cmp	r3, #1
 800319e:	d123      	bne.n	80031e8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031a2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80031a4:	68f8      	ldr	r0, [r7, #12]
 80031a6:	f000 fc79 	bl	8003a9c <I2C_WaitOnRXNEFlagUntilTimeout>
 80031aa:	4603      	mov	r3, r0
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d001      	beq.n	80031b4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80031b0:	2301      	movs	r3, #1
 80031b2:	e145      	b.n	8003440 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	691a      	ldr	r2, [r3, #16]
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031be:	b2d2      	uxtb	r2, r2
 80031c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031c6:	1c5a      	adds	r2, r3, #1
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031d0:	3b01      	subs	r3, #1
 80031d2:	b29a      	uxth	r2, r3
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031dc:	b29b      	uxth	r3, r3
 80031de:	3b01      	subs	r3, #1
 80031e0:	b29a      	uxth	r2, r3
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80031e6:	e117      	b.n	8003418 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031ec:	2b02      	cmp	r3, #2
 80031ee:	d14e      	bne.n	800328e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80031f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031f2:	9300      	str	r3, [sp, #0]
 80031f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031f6:	2200      	movs	r2, #0
 80031f8:	4906      	ldr	r1, [pc, #24]	@ (8003214 <HAL_I2C_Mem_Read+0x22c>)
 80031fa:	68f8      	ldr	r0, [r7, #12]
 80031fc:	f000 faa4 	bl	8003748 <I2C_WaitOnFlagUntilTimeout>
 8003200:	4603      	mov	r3, r0
 8003202:	2b00      	cmp	r3, #0
 8003204:	d008      	beq.n	8003218 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	e11a      	b.n	8003440 <HAL_I2C_Mem_Read+0x458>
 800320a:	bf00      	nop
 800320c:	00100002 	.word	0x00100002
 8003210:	ffff0000 	.word	0xffff0000
 8003214:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	681a      	ldr	r2, [r3, #0]
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003226:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	691a      	ldr	r2, [r3, #16]
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003232:	b2d2      	uxtb	r2, r2
 8003234:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800323a:	1c5a      	adds	r2, r3, #1
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003244:	3b01      	subs	r3, #1
 8003246:	b29a      	uxth	r2, r3
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003250:	b29b      	uxth	r3, r3
 8003252:	3b01      	subs	r3, #1
 8003254:	b29a      	uxth	r2, r3
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	691a      	ldr	r2, [r3, #16]
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003264:	b2d2      	uxtb	r2, r2
 8003266:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800326c:	1c5a      	adds	r2, r3, #1
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003276:	3b01      	subs	r3, #1
 8003278:	b29a      	uxth	r2, r3
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003282:	b29b      	uxth	r3, r3
 8003284:	3b01      	subs	r3, #1
 8003286:	b29a      	uxth	r2, r3
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800328c:	e0c4      	b.n	8003418 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800328e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003290:	9300      	str	r3, [sp, #0]
 8003292:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003294:	2200      	movs	r2, #0
 8003296:	496c      	ldr	r1, [pc, #432]	@ (8003448 <HAL_I2C_Mem_Read+0x460>)
 8003298:	68f8      	ldr	r0, [r7, #12]
 800329a:	f000 fa55 	bl	8003748 <I2C_WaitOnFlagUntilTimeout>
 800329e:	4603      	mov	r3, r0
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d001      	beq.n	80032a8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	e0cb      	b.n	8003440 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80032b6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	691a      	ldr	r2, [r3, #16]
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032c2:	b2d2      	uxtb	r2, r2
 80032c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ca:	1c5a      	adds	r2, r3, #1
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032d4:	3b01      	subs	r3, #1
 80032d6:	b29a      	uxth	r2, r3
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032e0:	b29b      	uxth	r3, r3
 80032e2:	3b01      	subs	r3, #1
 80032e4:	b29a      	uxth	r2, r3
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80032ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ec:	9300      	str	r3, [sp, #0]
 80032ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032f0:	2200      	movs	r2, #0
 80032f2:	4955      	ldr	r1, [pc, #340]	@ (8003448 <HAL_I2C_Mem_Read+0x460>)
 80032f4:	68f8      	ldr	r0, [r7, #12]
 80032f6:	f000 fa27 	bl	8003748 <I2C_WaitOnFlagUntilTimeout>
 80032fa:	4603      	mov	r3, r0
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d001      	beq.n	8003304 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003300:	2301      	movs	r3, #1
 8003302:	e09d      	b.n	8003440 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	681a      	ldr	r2, [r3, #0]
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003312:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	691a      	ldr	r2, [r3, #16]
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800331e:	b2d2      	uxtb	r2, r2
 8003320:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003326:	1c5a      	adds	r2, r3, #1
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003330:	3b01      	subs	r3, #1
 8003332:	b29a      	uxth	r2, r3
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800333c:	b29b      	uxth	r3, r3
 800333e:	3b01      	subs	r3, #1
 8003340:	b29a      	uxth	r2, r3
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	691a      	ldr	r2, [r3, #16]
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003350:	b2d2      	uxtb	r2, r2
 8003352:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003358:	1c5a      	adds	r2, r3, #1
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003362:	3b01      	subs	r3, #1
 8003364:	b29a      	uxth	r2, r3
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800336e:	b29b      	uxth	r3, r3
 8003370:	3b01      	subs	r3, #1
 8003372:	b29a      	uxth	r2, r3
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003378:	e04e      	b.n	8003418 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800337a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800337c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800337e:	68f8      	ldr	r0, [r7, #12]
 8003380:	f000 fb8c 	bl	8003a9c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003384:	4603      	mov	r3, r0
 8003386:	2b00      	cmp	r3, #0
 8003388:	d001      	beq.n	800338e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	e058      	b.n	8003440 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	691a      	ldr	r2, [r3, #16]
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003398:	b2d2      	uxtb	r2, r2
 800339a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033a0:	1c5a      	adds	r2, r3, #1
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033aa:	3b01      	subs	r3, #1
 80033ac:	b29a      	uxth	r2, r3
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033b6:	b29b      	uxth	r3, r3
 80033b8:	3b01      	subs	r3, #1
 80033ba:	b29a      	uxth	r2, r3
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	695b      	ldr	r3, [r3, #20]
 80033c6:	f003 0304 	and.w	r3, r3, #4
 80033ca:	2b04      	cmp	r3, #4
 80033cc:	d124      	bne.n	8003418 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033d2:	2b03      	cmp	r3, #3
 80033d4:	d107      	bne.n	80033e6 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	681a      	ldr	r2, [r3, #0]
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80033e4:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	691a      	ldr	r2, [r3, #16]
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033f0:	b2d2      	uxtb	r2, r2
 80033f2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033f8:	1c5a      	adds	r2, r3, #1
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003402:	3b01      	subs	r3, #1
 8003404:	b29a      	uxth	r2, r3
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800340e:	b29b      	uxth	r3, r3
 8003410:	3b01      	subs	r3, #1
 8003412:	b29a      	uxth	r2, r3
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800341c:	2b00      	cmp	r3, #0
 800341e:	f47f aeb6 	bne.w	800318e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	2220      	movs	r2, #32
 8003426:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	2200      	movs	r2, #0
 800342e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	2200      	movs	r2, #0
 8003436:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800343a:	2300      	movs	r3, #0
 800343c:	e000      	b.n	8003440 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800343e:	2302      	movs	r3, #2
  }
}
 8003440:	4618      	mov	r0, r3
 8003442:	3728      	adds	r7, #40	@ 0x28
 8003444:	46bd      	mov	sp, r7
 8003446:	bd80      	pop	{r7, pc}
 8003448:	00010004 	.word	0x00010004

0800344c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b088      	sub	sp, #32
 8003450:	af02      	add	r7, sp, #8
 8003452:	60f8      	str	r0, [r7, #12]
 8003454:	4608      	mov	r0, r1
 8003456:	4611      	mov	r1, r2
 8003458:	461a      	mov	r2, r3
 800345a:	4603      	mov	r3, r0
 800345c:	817b      	strh	r3, [r7, #10]
 800345e:	460b      	mov	r3, r1
 8003460:	813b      	strh	r3, [r7, #8]
 8003462:	4613      	mov	r3, r2
 8003464:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	681a      	ldr	r2, [r3, #0]
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003474:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003478:	9300      	str	r3, [sp, #0]
 800347a:	6a3b      	ldr	r3, [r7, #32]
 800347c:	2200      	movs	r2, #0
 800347e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003482:	68f8      	ldr	r0, [r7, #12]
 8003484:	f000 f960 	bl	8003748 <I2C_WaitOnFlagUntilTimeout>
 8003488:	4603      	mov	r3, r0
 800348a:	2b00      	cmp	r3, #0
 800348c:	d00d      	beq.n	80034aa <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003498:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800349c:	d103      	bne.n	80034a6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80034a4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80034a6:	2303      	movs	r3, #3
 80034a8:	e05f      	b.n	800356a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80034aa:	897b      	ldrh	r3, [r7, #10]
 80034ac:	b2db      	uxtb	r3, r3
 80034ae:	461a      	mov	r2, r3
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80034b8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80034ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034bc:	6a3a      	ldr	r2, [r7, #32]
 80034be:	492d      	ldr	r1, [pc, #180]	@ (8003574 <I2C_RequestMemoryWrite+0x128>)
 80034c0:	68f8      	ldr	r0, [r7, #12]
 80034c2:	f000 f9bb 	bl	800383c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034c6:	4603      	mov	r3, r0
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d001      	beq.n	80034d0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	e04c      	b.n	800356a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034d0:	2300      	movs	r3, #0
 80034d2:	617b      	str	r3, [r7, #20]
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	695b      	ldr	r3, [r3, #20]
 80034da:	617b      	str	r3, [r7, #20]
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	699b      	ldr	r3, [r3, #24]
 80034e2:	617b      	str	r3, [r7, #20]
 80034e4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80034e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034e8:	6a39      	ldr	r1, [r7, #32]
 80034ea:	68f8      	ldr	r0, [r7, #12]
 80034ec:	f000 fa46 	bl	800397c <I2C_WaitOnTXEFlagUntilTimeout>
 80034f0:	4603      	mov	r3, r0
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d00d      	beq.n	8003512 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034fa:	2b04      	cmp	r3, #4
 80034fc:	d107      	bne.n	800350e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	681a      	ldr	r2, [r3, #0]
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800350c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800350e:	2301      	movs	r3, #1
 8003510:	e02b      	b.n	800356a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003512:	88fb      	ldrh	r3, [r7, #6]
 8003514:	2b01      	cmp	r3, #1
 8003516:	d105      	bne.n	8003524 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003518:	893b      	ldrh	r3, [r7, #8]
 800351a:	b2da      	uxtb	r2, r3
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	611a      	str	r2, [r3, #16]
 8003522:	e021      	b.n	8003568 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003524:	893b      	ldrh	r3, [r7, #8]
 8003526:	0a1b      	lsrs	r3, r3, #8
 8003528:	b29b      	uxth	r3, r3
 800352a:	b2da      	uxtb	r2, r3
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003532:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003534:	6a39      	ldr	r1, [r7, #32]
 8003536:	68f8      	ldr	r0, [r7, #12]
 8003538:	f000 fa20 	bl	800397c <I2C_WaitOnTXEFlagUntilTimeout>
 800353c:	4603      	mov	r3, r0
 800353e:	2b00      	cmp	r3, #0
 8003540:	d00d      	beq.n	800355e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003546:	2b04      	cmp	r3, #4
 8003548:	d107      	bne.n	800355a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003558:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	e005      	b.n	800356a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800355e:	893b      	ldrh	r3, [r7, #8]
 8003560:	b2da      	uxtb	r2, r3
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003568:	2300      	movs	r3, #0
}
 800356a:	4618      	mov	r0, r3
 800356c:	3718      	adds	r7, #24
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}
 8003572:	bf00      	nop
 8003574:	00010002 	.word	0x00010002

08003578 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b088      	sub	sp, #32
 800357c:	af02      	add	r7, sp, #8
 800357e:	60f8      	str	r0, [r7, #12]
 8003580:	4608      	mov	r0, r1
 8003582:	4611      	mov	r1, r2
 8003584:	461a      	mov	r2, r3
 8003586:	4603      	mov	r3, r0
 8003588:	817b      	strh	r3, [r7, #10]
 800358a:	460b      	mov	r3, r1
 800358c:	813b      	strh	r3, [r7, #8]
 800358e:	4613      	mov	r3, r2
 8003590:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80035a0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	681a      	ldr	r2, [r3, #0]
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80035b0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80035b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035b4:	9300      	str	r3, [sp, #0]
 80035b6:	6a3b      	ldr	r3, [r7, #32]
 80035b8:	2200      	movs	r2, #0
 80035ba:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80035be:	68f8      	ldr	r0, [r7, #12]
 80035c0:	f000 f8c2 	bl	8003748 <I2C_WaitOnFlagUntilTimeout>
 80035c4:	4603      	mov	r3, r0
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d00d      	beq.n	80035e6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035d8:	d103      	bne.n	80035e2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80035e0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80035e2:	2303      	movs	r3, #3
 80035e4:	e0aa      	b.n	800373c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80035e6:	897b      	ldrh	r3, [r7, #10]
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	461a      	mov	r2, r3
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80035f4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80035f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035f8:	6a3a      	ldr	r2, [r7, #32]
 80035fa:	4952      	ldr	r1, [pc, #328]	@ (8003744 <I2C_RequestMemoryRead+0x1cc>)
 80035fc:	68f8      	ldr	r0, [r7, #12]
 80035fe:	f000 f91d 	bl	800383c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003602:	4603      	mov	r3, r0
 8003604:	2b00      	cmp	r3, #0
 8003606:	d001      	beq.n	800360c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003608:	2301      	movs	r3, #1
 800360a:	e097      	b.n	800373c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800360c:	2300      	movs	r3, #0
 800360e:	617b      	str	r3, [r7, #20]
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	695b      	ldr	r3, [r3, #20]
 8003616:	617b      	str	r3, [r7, #20]
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	699b      	ldr	r3, [r3, #24]
 800361e:	617b      	str	r3, [r7, #20]
 8003620:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003622:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003624:	6a39      	ldr	r1, [r7, #32]
 8003626:	68f8      	ldr	r0, [r7, #12]
 8003628:	f000 f9a8 	bl	800397c <I2C_WaitOnTXEFlagUntilTimeout>
 800362c:	4603      	mov	r3, r0
 800362e:	2b00      	cmp	r3, #0
 8003630:	d00d      	beq.n	800364e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003636:	2b04      	cmp	r3, #4
 8003638:	d107      	bne.n	800364a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003648:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e076      	b.n	800373c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800364e:	88fb      	ldrh	r3, [r7, #6]
 8003650:	2b01      	cmp	r3, #1
 8003652:	d105      	bne.n	8003660 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003654:	893b      	ldrh	r3, [r7, #8]
 8003656:	b2da      	uxtb	r2, r3
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	611a      	str	r2, [r3, #16]
 800365e:	e021      	b.n	80036a4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003660:	893b      	ldrh	r3, [r7, #8]
 8003662:	0a1b      	lsrs	r3, r3, #8
 8003664:	b29b      	uxth	r3, r3
 8003666:	b2da      	uxtb	r2, r3
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800366e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003670:	6a39      	ldr	r1, [r7, #32]
 8003672:	68f8      	ldr	r0, [r7, #12]
 8003674:	f000 f982 	bl	800397c <I2C_WaitOnTXEFlagUntilTimeout>
 8003678:	4603      	mov	r3, r0
 800367a:	2b00      	cmp	r3, #0
 800367c:	d00d      	beq.n	800369a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003682:	2b04      	cmp	r3, #4
 8003684:	d107      	bne.n	8003696 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	681a      	ldr	r2, [r3, #0]
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003694:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003696:	2301      	movs	r3, #1
 8003698:	e050      	b.n	800373c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800369a:	893b      	ldrh	r3, [r7, #8]
 800369c:	b2da      	uxtb	r2, r3
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80036a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036a6:	6a39      	ldr	r1, [r7, #32]
 80036a8:	68f8      	ldr	r0, [r7, #12]
 80036aa:	f000 f967 	bl	800397c <I2C_WaitOnTXEFlagUntilTimeout>
 80036ae:	4603      	mov	r3, r0
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d00d      	beq.n	80036d0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036b8:	2b04      	cmp	r3, #4
 80036ba:	d107      	bne.n	80036cc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681a      	ldr	r2, [r3, #0]
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036ca:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80036cc:	2301      	movs	r3, #1
 80036ce:	e035      	b.n	800373c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	681a      	ldr	r2, [r3, #0]
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80036de:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80036e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036e2:	9300      	str	r3, [sp, #0]
 80036e4:	6a3b      	ldr	r3, [r7, #32]
 80036e6:	2200      	movs	r2, #0
 80036e8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80036ec:	68f8      	ldr	r0, [r7, #12]
 80036ee:	f000 f82b 	bl	8003748 <I2C_WaitOnFlagUntilTimeout>
 80036f2:	4603      	mov	r3, r0
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d00d      	beq.n	8003714 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003702:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003706:	d103      	bne.n	8003710 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800370e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003710:	2303      	movs	r3, #3
 8003712:	e013      	b.n	800373c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003714:	897b      	ldrh	r3, [r7, #10]
 8003716:	b2db      	uxtb	r3, r3
 8003718:	f043 0301 	orr.w	r3, r3, #1
 800371c:	b2da      	uxtb	r2, r3
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003726:	6a3a      	ldr	r2, [r7, #32]
 8003728:	4906      	ldr	r1, [pc, #24]	@ (8003744 <I2C_RequestMemoryRead+0x1cc>)
 800372a:	68f8      	ldr	r0, [r7, #12]
 800372c:	f000 f886 	bl	800383c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003730:	4603      	mov	r3, r0
 8003732:	2b00      	cmp	r3, #0
 8003734:	d001      	beq.n	800373a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	e000      	b.n	800373c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800373a:	2300      	movs	r3, #0
}
 800373c:	4618      	mov	r0, r3
 800373e:	3718      	adds	r7, #24
 8003740:	46bd      	mov	sp, r7
 8003742:	bd80      	pop	{r7, pc}
 8003744:	00010002 	.word	0x00010002

08003748 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b084      	sub	sp, #16
 800374c:	af00      	add	r7, sp, #0
 800374e:	60f8      	str	r0, [r7, #12]
 8003750:	60b9      	str	r1, [r7, #8]
 8003752:	603b      	str	r3, [r7, #0]
 8003754:	4613      	mov	r3, r2
 8003756:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003758:	e048      	b.n	80037ec <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003760:	d044      	beq.n	80037ec <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003762:	f7fe ff1d 	bl	80025a0 <HAL_GetTick>
 8003766:	4602      	mov	r2, r0
 8003768:	69bb      	ldr	r3, [r7, #24]
 800376a:	1ad3      	subs	r3, r2, r3
 800376c:	683a      	ldr	r2, [r7, #0]
 800376e:	429a      	cmp	r2, r3
 8003770:	d302      	bcc.n	8003778 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d139      	bne.n	80037ec <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	0c1b      	lsrs	r3, r3, #16
 800377c:	b2db      	uxtb	r3, r3
 800377e:	2b01      	cmp	r3, #1
 8003780:	d10d      	bne.n	800379e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	695b      	ldr	r3, [r3, #20]
 8003788:	43da      	mvns	r2, r3
 800378a:	68bb      	ldr	r3, [r7, #8]
 800378c:	4013      	ands	r3, r2
 800378e:	b29b      	uxth	r3, r3
 8003790:	2b00      	cmp	r3, #0
 8003792:	bf0c      	ite	eq
 8003794:	2301      	moveq	r3, #1
 8003796:	2300      	movne	r3, #0
 8003798:	b2db      	uxtb	r3, r3
 800379a:	461a      	mov	r2, r3
 800379c:	e00c      	b.n	80037b8 <I2C_WaitOnFlagUntilTimeout+0x70>
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	699b      	ldr	r3, [r3, #24]
 80037a4:	43da      	mvns	r2, r3
 80037a6:	68bb      	ldr	r3, [r7, #8]
 80037a8:	4013      	ands	r3, r2
 80037aa:	b29b      	uxth	r3, r3
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	bf0c      	ite	eq
 80037b0:	2301      	moveq	r3, #1
 80037b2:	2300      	movne	r3, #0
 80037b4:	b2db      	uxtb	r3, r3
 80037b6:	461a      	mov	r2, r3
 80037b8:	79fb      	ldrb	r3, [r7, #7]
 80037ba:	429a      	cmp	r2, r3
 80037bc:	d116      	bne.n	80037ec <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	2200      	movs	r2, #0
 80037c2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	2220      	movs	r2, #32
 80037c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	2200      	movs	r2, #0
 80037d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037d8:	f043 0220 	orr.w	r2, r3, #32
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2200      	movs	r2, #0
 80037e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80037e8:	2301      	movs	r3, #1
 80037ea:	e023      	b.n	8003834 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80037ec:	68bb      	ldr	r3, [r7, #8]
 80037ee:	0c1b      	lsrs	r3, r3, #16
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	2b01      	cmp	r3, #1
 80037f4:	d10d      	bne.n	8003812 <I2C_WaitOnFlagUntilTimeout+0xca>
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	695b      	ldr	r3, [r3, #20]
 80037fc:	43da      	mvns	r2, r3
 80037fe:	68bb      	ldr	r3, [r7, #8]
 8003800:	4013      	ands	r3, r2
 8003802:	b29b      	uxth	r3, r3
 8003804:	2b00      	cmp	r3, #0
 8003806:	bf0c      	ite	eq
 8003808:	2301      	moveq	r3, #1
 800380a:	2300      	movne	r3, #0
 800380c:	b2db      	uxtb	r3, r3
 800380e:	461a      	mov	r2, r3
 8003810:	e00c      	b.n	800382c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	699b      	ldr	r3, [r3, #24]
 8003818:	43da      	mvns	r2, r3
 800381a:	68bb      	ldr	r3, [r7, #8]
 800381c:	4013      	ands	r3, r2
 800381e:	b29b      	uxth	r3, r3
 8003820:	2b00      	cmp	r3, #0
 8003822:	bf0c      	ite	eq
 8003824:	2301      	moveq	r3, #1
 8003826:	2300      	movne	r3, #0
 8003828:	b2db      	uxtb	r3, r3
 800382a:	461a      	mov	r2, r3
 800382c:	79fb      	ldrb	r3, [r7, #7]
 800382e:	429a      	cmp	r2, r3
 8003830:	d093      	beq.n	800375a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003832:	2300      	movs	r3, #0
}
 8003834:	4618      	mov	r0, r3
 8003836:	3710      	adds	r7, #16
 8003838:	46bd      	mov	sp, r7
 800383a:	bd80      	pop	{r7, pc}

0800383c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b084      	sub	sp, #16
 8003840:	af00      	add	r7, sp, #0
 8003842:	60f8      	str	r0, [r7, #12]
 8003844:	60b9      	str	r1, [r7, #8]
 8003846:	607a      	str	r2, [r7, #4]
 8003848:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800384a:	e071      	b.n	8003930 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	695b      	ldr	r3, [r3, #20]
 8003852:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003856:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800385a:	d123      	bne.n	80038a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800386a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003874:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	2200      	movs	r2, #0
 800387a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	2220      	movs	r2, #32
 8003880:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	2200      	movs	r2, #0
 8003888:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003890:	f043 0204 	orr.w	r2, r3, #4
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	2200      	movs	r2, #0
 800389c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80038a0:	2301      	movs	r3, #1
 80038a2:	e067      	b.n	8003974 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038aa:	d041      	beq.n	8003930 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038ac:	f7fe fe78 	bl	80025a0 <HAL_GetTick>
 80038b0:	4602      	mov	r2, r0
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	1ad3      	subs	r3, r2, r3
 80038b6:	687a      	ldr	r2, [r7, #4]
 80038b8:	429a      	cmp	r2, r3
 80038ba:	d302      	bcc.n	80038c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d136      	bne.n	8003930 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80038c2:	68bb      	ldr	r3, [r7, #8]
 80038c4:	0c1b      	lsrs	r3, r3, #16
 80038c6:	b2db      	uxtb	r3, r3
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d10c      	bne.n	80038e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	695b      	ldr	r3, [r3, #20]
 80038d2:	43da      	mvns	r2, r3
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	4013      	ands	r3, r2
 80038d8:	b29b      	uxth	r3, r3
 80038da:	2b00      	cmp	r3, #0
 80038dc:	bf14      	ite	ne
 80038de:	2301      	movne	r3, #1
 80038e0:	2300      	moveq	r3, #0
 80038e2:	b2db      	uxtb	r3, r3
 80038e4:	e00b      	b.n	80038fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	699b      	ldr	r3, [r3, #24]
 80038ec:	43da      	mvns	r2, r3
 80038ee:	68bb      	ldr	r3, [r7, #8]
 80038f0:	4013      	ands	r3, r2
 80038f2:	b29b      	uxth	r3, r3
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	bf14      	ite	ne
 80038f8:	2301      	movne	r3, #1
 80038fa:	2300      	moveq	r3, #0
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d016      	beq.n	8003930 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2200      	movs	r2, #0
 8003906:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	2220      	movs	r2, #32
 800390c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	2200      	movs	r2, #0
 8003914:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800391c:	f043 0220 	orr.w	r2, r3, #32
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	2200      	movs	r2, #0
 8003928:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800392c:	2301      	movs	r3, #1
 800392e:	e021      	b.n	8003974 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003930:	68bb      	ldr	r3, [r7, #8]
 8003932:	0c1b      	lsrs	r3, r3, #16
 8003934:	b2db      	uxtb	r3, r3
 8003936:	2b01      	cmp	r3, #1
 8003938:	d10c      	bne.n	8003954 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	695b      	ldr	r3, [r3, #20]
 8003940:	43da      	mvns	r2, r3
 8003942:	68bb      	ldr	r3, [r7, #8]
 8003944:	4013      	ands	r3, r2
 8003946:	b29b      	uxth	r3, r3
 8003948:	2b00      	cmp	r3, #0
 800394a:	bf14      	ite	ne
 800394c:	2301      	movne	r3, #1
 800394e:	2300      	moveq	r3, #0
 8003950:	b2db      	uxtb	r3, r3
 8003952:	e00b      	b.n	800396c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	699b      	ldr	r3, [r3, #24]
 800395a:	43da      	mvns	r2, r3
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	4013      	ands	r3, r2
 8003960:	b29b      	uxth	r3, r3
 8003962:	2b00      	cmp	r3, #0
 8003964:	bf14      	ite	ne
 8003966:	2301      	movne	r3, #1
 8003968:	2300      	moveq	r3, #0
 800396a:	b2db      	uxtb	r3, r3
 800396c:	2b00      	cmp	r3, #0
 800396e:	f47f af6d 	bne.w	800384c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003972:	2300      	movs	r3, #0
}
 8003974:	4618      	mov	r0, r3
 8003976:	3710      	adds	r7, #16
 8003978:	46bd      	mov	sp, r7
 800397a:	bd80      	pop	{r7, pc}

0800397c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b084      	sub	sp, #16
 8003980:	af00      	add	r7, sp, #0
 8003982:	60f8      	str	r0, [r7, #12]
 8003984:	60b9      	str	r1, [r7, #8]
 8003986:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003988:	e034      	b.n	80039f4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800398a:	68f8      	ldr	r0, [r7, #12]
 800398c:	f000 f8e3 	bl	8003b56 <I2C_IsAcknowledgeFailed>
 8003990:	4603      	mov	r3, r0
 8003992:	2b00      	cmp	r3, #0
 8003994:	d001      	beq.n	800399a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e034      	b.n	8003a04 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800399a:	68bb      	ldr	r3, [r7, #8]
 800399c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039a0:	d028      	beq.n	80039f4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039a2:	f7fe fdfd 	bl	80025a0 <HAL_GetTick>
 80039a6:	4602      	mov	r2, r0
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	1ad3      	subs	r3, r2, r3
 80039ac:	68ba      	ldr	r2, [r7, #8]
 80039ae:	429a      	cmp	r2, r3
 80039b0:	d302      	bcc.n	80039b8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d11d      	bne.n	80039f4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	695b      	ldr	r3, [r3, #20]
 80039be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039c2:	2b80      	cmp	r3, #128	@ 0x80
 80039c4:	d016      	beq.n	80039f4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	2200      	movs	r2, #0
 80039ca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2220      	movs	r2, #32
 80039d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2200      	movs	r2, #0
 80039d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039e0:	f043 0220 	orr.w	r2, r3, #32
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	2200      	movs	r2, #0
 80039ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80039f0:	2301      	movs	r3, #1
 80039f2:	e007      	b.n	8003a04 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	695b      	ldr	r3, [r3, #20]
 80039fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039fe:	2b80      	cmp	r3, #128	@ 0x80
 8003a00:	d1c3      	bne.n	800398a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003a02:	2300      	movs	r3, #0
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	3710      	adds	r7, #16
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}

08003a0c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b084      	sub	sp, #16
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	60f8      	str	r0, [r7, #12]
 8003a14:	60b9      	str	r1, [r7, #8]
 8003a16:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003a18:	e034      	b.n	8003a84 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003a1a:	68f8      	ldr	r0, [r7, #12]
 8003a1c:	f000 f89b 	bl	8003b56 <I2C_IsAcknowledgeFailed>
 8003a20:	4603      	mov	r3, r0
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d001      	beq.n	8003a2a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003a26:	2301      	movs	r3, #1
 8003a28:	e034      	b.n	8003a94 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a2a:	68bb      	ldr	r3, [r7, #8]
 8003a2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a30:	d028      	beq.n	8003a84 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a32:	f7fe fdb5 	bl	80025a0 <HAL_GetTick>
 8003a36:	4602      	mov	r2, r0
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	1ad3      	subs	r3, r2, r3
 8003a3c:	68ba      	ldr	r2, [r7, #8]
 8003a3e:	429a      	cmp	r2, r3
 8003a40:	d302      	bcc.n	8003a48 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003a42:	68bb      	ldr	r3, [r7, #8]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d11d      	bne.n	8003a84 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	695b      	ldr	r3, [r3, #20]
 8003a4e:	f003 0304 	and.w	r3, r3, #4
 8003a52:	2b04      	cmp	r3, #4
 8003a54:	d016      	beq.n	8003a84 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2220      	movs	r2, #32
 8003a60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2200      	movs	r2, #0
 8003a68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a70:	f043 0220 	orr.w	r2, r3, #32
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	e007      	b.n	8003a94 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	695b      	ldr	r3, [r3, #20]
 8003a8a:	f003 0304 	and.w	r3, r3, #4
 8003a8e:	2b04      	cmp	r3, #4
 8003a90:	d1c3      	bne.n	8003a1a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003a92:	2300      	movs	r3, #0
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	3710      	adds	r7, #16
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bd80      	pop	{r7, pc}

08003a9c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b084      	sub	sp, #16
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	60f8      	str	r0, [r7, #12]
 8003aa4:	60b9      	str	r1, [r7, #8]
 8003aa6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003aa8:	e049      	b.n	8003b3e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	695b      	ldr	r3, [r3, #20]
 8003ab0:	f003 0310 	and.w	r3, r3, #16
 8003ab4:	2b10      	cmp	r3, #16
 8003ab6:	d119      	bne.n	8003aec <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f06f 0210 	mvn.w	r2, #16
 8003ac0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	2220      	movs	r2, #32
 8003acc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	e030      	b.n	8003b4e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003aec:	f7fe fd58 	bl	80025a0 <HAL_GetTick>
 8003af0:	4602      	mov	r2, r0
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	1ad3      	subs	r3, r2, r3
 8003af6:	68ba      	ldr	r2, [r7, #8]
 8003af8:	429a      	cmp	r2, r3
 8003afa:	d302      	bcc.n	8003b02 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d11d      	bne.n	8003b3e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	695b      	ldr	r3, [r3, #20]
 8003b08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b0c:	2b40      	cmp	r3, #64	@ 0x40
 8003b0e:	d016      	beq.n	8003b3e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2200      	movs	r2, #0
 8003b14:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	2220      	movs	r2, #32
 8003b1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	2200      	movs	r2, #0
 8003b22:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b2a:	f043 0220 	orr.w	r2, r3, #32
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	2200      	movs	r2, #0
 8003b36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	e007      	b.n	8003b4e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	695b      	ldr	r3, [r3, #20]
 8003b44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b48:	2b40      	cmp	r3, #64	@ 0x40
 8003b4a:	d1ae      	bne.n	8003aaa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003b4c:	2300      	movs	r3, #0
}
 8003b4e:	4618      	mov	r0, r3
 8003b50:	3710      	adds	r7, #16
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}

08003b56 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003b56:	b480      	push	{r7}
 8003b58:	b083      	sub	sp, #12
 8003b5a:	af00      	add	r7, sp, #0
 8003b5c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	695b      	ldr	r3, [r3, #20]
 8003b64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b6c:	d11b      	bne.n	8003ba6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003b76:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2220      	movs	r2, #32
 8003b82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b92:	f043 0204 	orr.w	r2, r3, #4
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e000      	b.n	8003ba8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003ba6:	2300      	movs	r3, #0
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	370c      	adds	r7, #12
 8003bac:	46bd      	mov	sp, r7
 8003bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb2:	4770      	bx	lr

08003bb4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b084      	sub	sp, #16
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
 8003bbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d101      	bne.n	8003bc8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	e0cc      	b.n	8003d62 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003bc8:	4b68      	ldr	r3, [pc, #416]	@ (8003d6c <HAL_RCC_ClockConfig+0x1b8>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f003 030f 	and.w	r3, r3, #15
 8003bd0:	683a      	ldr	r2, [r7, #0]
 8003bd2:	429a      	cmp	r2, r3
 8003bd4:	d90c      	bls.n	8003bf0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bd6:	4b65      	ldr	r3, [pc, #404]	@ (8003d6c <HAL_RCC_ClockConfig+0x1b8>)
 8003bd8:	683a      	ldr	r2, [r7, #0]
 8003bda:	b2d2      	uxtb	r2, r2
 8003bdc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bde:	4b63      	ldr	r3, [pc, #396]	@ (8003d6c <HAL_RCC_ClockConfig+0x1b8>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f003 030f 	and.w	r3, r3, #15
 8003be6:	683a      	ldr	r2, [r7, #0]
 8003be8:	429a      	cmp	r2, r3
 8003bea:	d001      	beq.n	8003bf0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	e0b8      	b.n	8003d62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f003 0302 	and.w	r3, r3, #2
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d020      	beq.n	8003c3e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f003 0304 	and.w	r3, r3, #4
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d005      	beq.n	8003c14 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c08:	4b59      	ldr	r3, [pc, #356]	@ (8003d70 <HAL_RCC_ClockConfig+0x1bc>)
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	4a58      	ldr	r2, [pc, #352]	@ (8003d70 <HAL_RCC_ClockConfig+0x1bc>)
 8003c0e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003c12:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f003 0308 	and.w	r3, r3, #8
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d005      	beq.n	8003c2c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c20:	4b53      	ldr	r3, [pc, #332]	@ (8003d70 <HAL_RCC_ClockConfig+0x1bc>)
 8003c22:	689b      	ldr	r3, [r3, #8]
 8003c24:	4a52      	ldr	r2, [pc, #328]	@ (8003d70 <HAL_RCC_ClockConfig+0x1bc>)
 8003c26:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003c2a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c2c:	4b50      	ldr	r3, [pc, #320]	@ (8003d70 <HAL_RCC_ClockConfig+0x1bc>)
 8003c2e:	689b      	ldr	r3, [r3, #8]
 8003c30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	494d      	ldr	r1, [pc, #308]	@ (8003d70 <HAL_RCC_ClockConfig+0x1bc>)
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f003 0301 	and.w	r3, r3, #1
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d044      	beq.n	8003cd4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	2b01      	cmp	r3, #1
 8003c50:	d107      	bne.n	8003c62 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c52:	4b47      	ldr	r3, [pc, #284]	@ (8003d70 <HAL_RCC_ClockConfig+0x1bc>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d119      	bne.n	8003c92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e07f      	b.n	8003d62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	2b02      	cmp	r3, #2
 8003c68:	d003      	beq.n	8003c72 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c6e:	2b03      	cmp	r3, #3
 8003c70:	d107      	bne.n	8003c82 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c72:	4b3f      	ldr	r3, [pc, #252]	@ (8003d70 <HAL_RCC_ClockConfig+0x1bc>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d109      	bne.n	8003c92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	e06f      	b.n	8003d62 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c82:	4b3b      	ldr	r3, [pc, #236]	@ (8003d70 <HAL_RCC_ClockConfig+0x1bc>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f003 0302 	and.w	r3, r3, #2
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d101      	bne.n	8003c92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e067      	b.n	8003d62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c92:	4b37      	ldr	r3, [pc, #220]	@ (8003d70 <HAL_RCC_ClockConfig+0x1bc>)
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	f023 0203 	bic.w	r2, r3, #3
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	4934      	ldr	r1, [pc, #208]	@ (8003d70 <HAL_RCC_ClockConfig+0x1bc>)
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ca4:	f7fe fc7c 	bl	80025a0 <HAL_GetTick>
 8003ca8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003caa:	e00a      	b.n	8003cc2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cac:	f7fe fc78 	bl	80025a0 <HAL_GetTick>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	1ad3      	subs	r3, r2, r3
 8003cb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d901      	bls.n	8003cc2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003cbe:	2303      	movs	r3, #3
 8003cc0:	e04f      	b.n	8003d62 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cc2:	4b2b      	ldr	r3, [pc, #172]	@ (8003d70 <HAL_RCC_ClockConfig+0x1bc>)
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	f003 020c 	and.w	r2, r3, #12
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	009b      	lsls	r3, r3, #2
 8003cd0:	429a      	cmp	r2, r3
 8003cd2:	d1eb      	bne.n	8003cac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003cd4:	4b25      	ldr	r3, [pc, #148]	@ (8003d6c <HAL_RCC_ClockConfig+0x1b8>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f003 030f 	and.w	r3, r3, #15
 8003cdc:	683a      	ldr	r2, [r7, #0]
 8003cde:	429a      	cmp	r2, r3
 8003ce0:	d20c      	bcs.n	8003cfc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ce2:	4b22      	ldr	r3, [pc, #136]	@ (8003d6c <HAL_RCC_ClockConfig+0x1b8>)
 8003ce4:	683a      	ldr	r2, [r7, #0]
 8003ce6:	b2d2      	uxtb	r2, r2
 8003ce8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cea:	4b20      	ldr	r3, [pc, #128]	@ (8003d6c <HAL_RCC_ClockConfig+0x1b8>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f003 030f 	and.w	r3, r3, #15
 8003cf2:	683a      	ldr	r2, [r7, #0]
 8003cf4:	429a      	cmp	r2, r3
 8003cf6:	d001      	beq.n	8003cfc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	e032      	b.n	8003d62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f003 0304 	and.w	r3, r3, #4
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d008      	beq.n	8003d1a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d08:	4b19      	ldr	r3, [pc, #100]	@ (8003d70 <HAL_RCC_ClockConfig+0x1bc>)
 8003d0a:	689b      	ldr	r3, [r3, #8]
 8003d0c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	68db      	ldr	r3, [r3, #12]
 8003d14:	4916      	ldr	r1, [pc, #88]	@ (8003d70 <HAL_RCC_ClockConfig+0x1bc>)
 8003d16:	4313      	orrs	r3, r2
 8003d18:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f003 0308 	and.w	r3, r3, #8
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d009      	beq.n	8003d3a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d26:	4b12      	ldr	r3, [pc, #72]	@ (8003d70 <HAL_RCC_ClockConfig+0x1bc>)
 8003d28:	689b      	ldr	r3, [r3, #8]
 8003d2a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	691b      	ldr	r3, [r3, #16]
 8003d32:	00db      	lsls	r3, r3, #3
 8003d34:	490e      	ldr	r1, [pc, #56]	@ (8003d70 <HAL_RCC_ClockConfig+0x1bc>)
 8003d36:	4313      	orrs	r3, r2
 8003d38:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003d3a:	f000 f855 	bl	8003de8 <HAL_RCC_GetSysClockFreq>
 8003d3e:	4602      	mov	r2, r0
 8003d40:	4b0b      	ldr	r3, [pc, #44]	@ (8003d70 <HAL_RCC_ClockConfig+0x1bc>)
 8003d42:	689b      	ldr	r3, [r3, #8]
 8003d44:	091b      	lsrs	r3, r3, #4
 8003d46:	f003 030f 	and.w	r3, r3, #15
 8003d4a:	490a      	ldr	r1, [pc, #40]	@ (8003d74 <HAL_RCC_ClockConfig+0x1c0>)
 8003d4c:	5ccb      	ldrb	r3, [r1, r3]
 8003d4e:	fa22 f303 	lsr.w	r3, r2, r3
 8003d52:	4a09      	ldr	r2, [pc, #36]	@ (8003d78 <HAL_RCC_ClockConfig+0x1c4>)
 8003d54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003d56:	4b09      	ldr	r3, [pc, #36]	@ (8003d7c <HAL_RCC_ClockConfig+0x1c8>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	f7fe fbdc 	bl	8002518 <HAL_InitTick>

  return HAL_OK;
 8003d60:	2300      	movs	r3, #0
}
 8003d62:	4618      	mov	r0, r3
 8003d64:	3710      	adds	r7, #16
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}
 8003d6a:	bf00      	nop
 8003d6c:	40023c00 	.word	0x40023c00
 8003d70:	40023800 	.word	0x40023800
 8003d74:	08008fa0 	.word	0x08008fa0
 8003d78:	20000000 	.word	0x20000000
 8003d7c:	20000004 	.word	0x20000004

08003d80 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d80:	b480      	push	{r7}
 8003d82:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d84:	4b03      	ldr	r3, [pc, #12]	@ (8003d94 <HAL_RCC_GetHCLKFreq+0x14>)
 8003d86:	681b      	ldr	r3, [r3, #0]
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d90:	4770      	bx	lr
 8003d92:	bf00      	nop
 8003d94:	20000000 	.word	0x20000000

08003d98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003d9c:	f7ff fff0 	bl	8003d80 <HAL_RCC_GetHCLKFreq>
 8003da0:	4602      	mov	r2, r0
 8003da2:	4b05      	ldr	r3, [pc, #20]	@ (8003db8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003da4:	689b      	ldr	r3, [r3, #8]
 8003da6:	0a9b      	lsrs	r3, r3, #10
 8003da8:	f003 0307 	and.w	r3, r3, #7
 8003dac:	4903      	ldr	r1, [pc, #12]	@ (8003dbc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003dae:	5ccb      	ldrb	r3, [r1, r3]
 8003db0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003db4:	4618      	mov	r0, r3
 8003db6:	bd80      	pop	{r7, pc}
 8003db8:	40023800 	.word	0x40023800
 8003dbc:	08008fb0 	.word	0x08008fb0

08003dc0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003dc4:	f7ff ffdc 	bl	8003d80 <HAL_RCC_GetHCLKFreq>
 8003dc8:	4602      	mov	r2, r0
 8003dca:	4b05      	ldr	r3, [pc, #20]	@ (8003de0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003dcc:	689b      	ldr	r3, [r3, #8]
 8003dce:	0b5b      	lsrs	r3, r3, #13
 8003dd0:	f003 0307 	and.w	r3, r3, #7
 8003dd4:	4903      	ldr	r1, [pc, #12]	@ (8003de4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003dd6:	5ccb      	ldrb	r3, [r1, r3]
 8003dd8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ddc:	4618      	mov	r0, r3
 8003dde:	bd80      	pop	{r7, pc}
 8003de0:	40023800 	.word	0x40023800
 8003de4:	08008fb0 	.word	0x08008fb0

08003de8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003de8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003dec:	b0ae      	sub	sp, #184	@ 0xb8
 8003dee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003df0:	2300      	movs	r3, #0
 8003df2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8003df6:	2300      	movs	r3, #0
 8003df8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8003e02:	2300      	movs	r3, #0
 8003e04:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8003e08:	2300      	movs	r3, #0
 8003e0a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e0e:	4bcb      	ldr	r3, [pc, #812]	@ (800413c <HAL_RCC_GetSysClockFreq+0x354>)
 8003e10:	689b      	ldr	r3, [r3, #8]
 8003e12:	f003 030c 	and.w	r3, r3, #12
 8003e16:	2b0c      	cmp	r3, #12
 8003e18:	f200 8206 	bhi.w	8004228 <HAL_RCC_GetSysClockFreq+0x440>
 8003e1c:	a201      	add	r2, pc, #4	@ (adr r2, 8003e24 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003e1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e22:	bf00      	nop
 8003e24:	08003e59 	.word	0x08003e59
 8003e28:	08004229 	.word	0x08004229
 8003e2c:	08004229 	.word	0x08004229
 8003e30:	08004229 	.word	0x08004229
 8003e34:	08003e61 	.word	0x08003e61
 8003e38:	08004229 	.word	0x08004229
 8003e3c:	08004229 	.word	0x08004229
 8003e40:	08004229 	.word	0x08004229
 8003e44:	08003e69 	.word	0x08003e69
 8003e48:	08004229 	.word	0x08004229
 8003e4c:	08004229 	.word	0x08004229
 8003e50:	08004229 	.word	0x08004229
 8003e54:	08004059 	.word	0x08004059
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003e58:	4bb9      	ldr	r3, [pc, #740]	@ (8004140 <HAL_RCC_GetSysClockFreq+0x358>)
 8003e5a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003e5e:	e1e7      	b.n	8004230 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003e60:	4bb8      	ldr	r3, [pc, #736]	@ (8004144 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003e62:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003e66:	e1e3      	b.n	8004230 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e68:	4bb4      	ldr	r3, [pc, #720]	@ (800413c <HAL_RCC_GetSysClockFreq+0x354>)
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e70:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003e74:	4bb1      	ldr	r3, [pc, #708]	@ (800413c <HAL_RCC_GetSysClockFreq+0x354>)
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d071      	beq.n	8003f64 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e80:	4bae      	ldr	r3, [pc, #696]	@ (800413c <HAL_RCC_GetSysClockFreq+0x354>)
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	099b      	lsrs	r3, r3, #6
 8003e86:	2200      	movs	r2, #0
 8003e88:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003e8c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003e90:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003e94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e98:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003ea2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003ea6:	4622      	mov	r2, r4
 8003ea8:	462b      	mov	r3, r5
 8003eaa:	f04f 0000 	mov.w	r0, #0
 8003eae:	f04f 0100 	mov.w	r1, #0
 8003eb2:	0159      	lsls	r1, r3, #5
 8003eb4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003eb8:	0150      	lsls	r0, r2, #5
 8003eba:	4602      	mov	r2, r0
 8003ebc:	460b      	mov	r3, r1
 8003ebe:	4621      	mov	r1, r4
 8003ec0:	1a51      	subs	r1, r2, r1
 8003ec2:	6439      	str	r1, [r7, #64]	@ 0x40
 8003ec4:	4629      	mov	r1, r5
 8003ec6:	eb63 0301 	sbc.w	r3, r3, r1
 8003eca:	647b      	str	r3, [r7, #68]	@ 0x44
 8003ecc:	f04f 0200 	mov.w	r2, #0
 8003ed0:	f04f 0300 	mov.w	r3, #0
 8003ed4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003ed8:	4649      	mov	r1, r9
 8003eda:	018b      	lsls	r3, r1, #6
 8003edc:	4641      	mov	r1, r8
 8003ede:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003ee2:	4641      	mov	r1, r8
 8003ee4:	018a      	lsls	r2, r1, #6
 8003ee6:	4641      	mov	r1, r8
 8003ee8:	1a51      	subs	r1, r2, r1
 8003eea:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003eec:	4649      	mov	r1, r9
 8003eee:	eb63 0301 	sbc.w	r3, r3, r1
 8003ef2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ef4:	f04f 0200 	mov.w	r2, #0
 8003ef8:	f04f 0300 	mov.w	r3, #0
 8003efc:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8003f00:	4649      	mov	r1, r9
 8003f02:	00cb      	lsls	r3, r1, #3
 8003f04:	4641      	mov	r1, r8
 8003f06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003f0a:	4641      	mov	r1, r8
 8003f0c:	00ca      	lsls	r2, r1, #3
 8003f0e:	4610      	mov	r0, r2
 8003f10:	4619      	mov	r1, r3
 8003f12:	4603      	mov	r3, r0
 8003f14:	4622      	mov	r2, r4
 8003f16:	189b      	adds	r3, r3, r2
 8003f18:	633b      	str	r3, [r7, #48]	@ 0x30
 8003f1a:	462b      	mov	r3, r5
 8003f1c:	460a      	mov	r2, r1
 8003f1e:	eb42 0303 	adc.w	r3, r2, r3
 8003f22:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f24:	f04f 0200 	mov.w	r2, #0
 8003f28:	f04f 0300 	mov.w	r3, #0
 8003f2c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003f30:	4629      	mov	r1, r5
 8003f32:	024b      	lsls	r3, r1, #9
 8003f34:	4621      	mov	r1, r4
 8003f36:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003f3a:	4621      	mov	r1, r4
 8003f3c:	024a      	lsls	r2, r1, #9
 8003f3e:	4610      	mov	r0, r2
 8003f40:	4619      	mov	r1, r3
 8003f42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003f46:	2200      	movs	r2, #0
 8003f48:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003f4c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003f50:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003f54:	f7fc fe48 	bl	8000be8 <__aeabi_uldivmod>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	460b      	mov	r3, r1
 8003f5c:	4613      	mov	r3, r2
 8003f5e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003f62:	e067      	b.n	8004034 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f64:	4b75      	ldr	r3, [pc, #468]	@ (800413c <HAL_RCC_GetSysClockFreq+0x354>)
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	099b      	lsrs	r3, r3, #6
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003f70:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003f74:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003f78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f7c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003f7e:	2300      	movs	r3, #0
 8003f80:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003f82:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8003f86:	4622      	mov	r2, r4
 8003f88:	462b      	mov	r3, r5
 8003f8a:	f04f 0000 	mov.w	r0, #0
 8003f8e:	f04f 0100 	mov.w	r1, #0
 8003f92:	0159      	lsls	r1, r3, #5
 8003f94:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f98:	0150      	lsls	r0, r2, #5
 8003f9a:	4602      	mov	r2, r0
 8003f9c:	460b      	mov	r3, r1
 8003f9e:	4621      	mov	r1, r4
 8003fa0:	1a51      	subs	r1, r2, r1
 8003fa2:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003fa4:	4629      	mov	r1, r5
 8003fa6:	eb63 0301 	sbc.w	r3, r3, r1
 8003faa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003fac:	f04f 0200 	mov.w	r2, #0
 8003fb0:	f04f 0300 	mov.w	r3, #0
 8003fb4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003fb8:	4649      	mov	r1, r9
 8003fba:	018b      	lsls	r3, r1, #6
 8003fbc:	4641      	mov	r1, r8
 8003fbe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003fc2:	4641      	mov	r1, r8
 8003fc4:	018a      	lsls	r2, r1, #6
 8003fc6:	4641      	mov	r1, r8
 8003fc8:	ebb2 0a01 	subs.w	sl, r2, r1
 8003fcc:	4649      	mov	r1, r9
 8003fce:	eb63 0b01 	sbc.w	fp, r3, r1
 8003fd2:	f04f 0200 	mov.w	r2, #0
 8003fd6:	f04f 0300 	mov.w	r3, #0
 8003fda:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003fde:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003fe2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003fe6:	4692      	mov	sl, r2
 8003fe8:	469b      	mov	fp, r3
 8003fea:	4623      	mov	r3, r4
 8003fec:	eb1a 0303 	adds.w	r3, sl, r3
 8003ff0:	623b      	str	r3, [r7, #32]
 8003ff2:	462b      	mov	r3, r5
 8003ff4:	eb4b 0303 	adc.w	r3, fp, r3
 8003ff8:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ffa:	f04f 0200 	mov.w	r2, #0
 8003ffe:	f04f 0300 	mov.w	r3, #0
 8004002:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8004006:	4629      	mov	r1, r5
 8004008:	028b      	lsls	r3, r1, #10
 800400a:	4621      	mov	r1, r4
 800400c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004010:	4621      	mov	r1, r4
 8004012:	028a      	lsls	r2, r1, #10
 8004014:	4610      	mov	r0, r2
 8004016:	4619      	mov	r1, r3
 8004018:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800401c:	2200      	movs	r2, #0
 800401e:	673b      	str	r3, [r7, #112]	@ 0x70
 8004020:	677a      	str	r2, [r7, #116]	@ 0x74
 8004022:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8004026:	f7fc fddf 	bl	8000be8 <__aeabi_uldivmod>
 800402a:	4602      	mov	r2, r0
 800402c:	460b      	mov	r3, r1
 800402e:	4613      	mov	r3, r2
 8004030:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004034:	4b41      	ldr	r3, [pc, #260]	@ (800413c <HAL_RCC_GetSysClockFreq+0x354>)
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	0c1b      	lsrs	r3, r3, #16
 800403a:	f003 0303 	and.w	r3, r3, #3
 800403e:	3301      	adds	r3, #1
 8004040:	005b      	lsls	r3, r3, #1
 8004042:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8004046:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800404a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800404e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004052:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004056:	e0eb      	b.n	8004230 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004058:	4b38      	ldr	r3, [pc, #224]	@ (800413c <HAL_RCC_GetSysClockFreq+0x354>)
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004060:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004064:	4b35      	ldr	r3, [pc, #212]	@ (800413c <HAL_RCC_GetSysClockFreq+0x354>)
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800406c:	2b00      	cmp	r3, #0
 800406e:	d06b      	beq.n	8004148 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004070:	4b32      	ldr	r3, [pc, #200]	@ (800413c <HAL_RCC_GetSysClockFreq+0x354>)
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	099b      	lsrs	r3, r3, #6
 8004076:	2200      	movs	r2, #0
 8004078:	66bb      	str	r3, [r7, #104]	@ 0x68
 800407a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800407c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800407e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004082:	663b      	str	r3, [r7, #96]	@ 0x60
 8004084:	2300      	movs	r3, #0
 8004086:	667b      	str	r3, [r7, #100]	@ 0x64
 8004088:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800408c:	4622      	mov	r2, r4
 800408e:	462b      	mov	r3, r5
 8004090:	f04f 0000 	mov.w	r0, #0
 8004094:	f04f 0100 	mov.w	r1, #0
 8004098:	0159      	lsls	r1, r3, #5
 800409a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800409e:	0150      	lsls	r0, r2, #5
 80040a0:	4602      	mov	r2, r0
 80040a2:	460b      	mov	r3, r1
 80040a4:	4621      	mov	r1, r4
 80040a6:	1a51      	subs	r1, r2, r1
 80040a8:	61b9      	str	r1, [r7, #24]
 80040aa:	4629      	mov	r1, r5
 80040ac:	eb63 0301 	sbc.w	r3, r3, r1
 80040b0:	61fb      	str	r3, [r7, #28]
 80040b2:	f04f 0200 	mov.w	r2, #0
 80040b6:	f04f 0300 	mov.w	r3, #0
 80040ba:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80040be:	4659      	mov	r1, fp
 80040c0:	018b      	lsls	r3, r1, #6
 80040c2:	4651      	mov	r1, sl
 80040c4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80040c8:	4651      	mov	r1, sl
 80040ca:	018a      	lsls	r2, r1, #6
 80040cc:	4651      	mov	r1, sl
 80040ce:	ebb2 0801 	subs.w	r8, r2, r1
 80040d2:	4659      	mov	r1, fp
 80040d4:	eb63 0901 	sbc.w	r9, r3, r1
 80040d8:	f04f 0200 	mov.w	r2, #0
 80040dc:	f04f 0300 	mov.w	r3, #0
 80040e0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80040e4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80040e8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80040ec:	4690      	mov	r8, r2
 80040ee:	4699      	mov	r9, r3
 80040f0:	4623      	mov	r3, r4
 80040f2:	eb18 0303 	adds.w	r3, r8, r3
 80040f6:	613b      	str	r3, [r7, #16]
 80040f8:	462b      	mov	r3, r5
 80040fa:	eb49 0303 	adc.w	r3, r9, r3
 80040fe:	617b      	str	r3, [r7, #20]
 8004100:	f04f 0200 	mov.w	r2, #0
 8004104:	f04f 0300 	mov.w	r3, #0
 8004108:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800410c:	4629      	mov	r1, r5
 800410e:	024b      	lsls	r3, r1, #9
 8004110:	4621      	mov	r1, r4
 8004112:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004116:	4621      	mov	r1, r4
 8004118:	024a      	lsls	r2, r1, #9
 800411a:	4610      	mov	r0, r2
 800411c:	4619      	mov	r1, r3
 800411e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004122:	2200      	movs	r2, #0
 8004124:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004126:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004128:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800412c:	f7fc fd5c 	bl	8000be8 <__aeabi_uldivmod>
 8004130:	4602      	mov	r2, r0
 8004132:	460b      	mov	r3, r1
 8004134:	4613      	mov	r3, r2
 8004136:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800413a:	e065      	b.n	8004208 <HAL_RCC_GetSysClockFreq+0x420>
 800413c:	40023800 	.word	0x40023800
 8004140:	00f42400 	.word	0x00f42400
 8004144:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004148:	4b3d      	ldr	r3, [pc, #244]	@ (8004240 <HAL_RCC_GetSysClockFreq+0x458>)
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	099b      	lsrs	r3, r3, #6
 800414e:	2200      	movs	r2, #0
 8004150:	4618      	mov	r0, r3
 8004152:	4611      	mov	r1, r2
 8004154:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004158:	653b      	str	r3, [r7, #80]	@ 0x50
 800415a:	2300      	movs	r3, #0
 800415c:	657b      	str	r3, [r7, #84]	@ 0x54
 800415e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8004162:	4642      	mov	r2, r8
 8004164:	464b      	mov	r3, r9
 8004166:	f04f 0000 	mov.w	r0, #0
 800416a:	f04f 0100 	mov.w	r1, #0
 800416e:	0159      	lsls	r1, r3, #5
 8004170:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004174:	0150      	lsls	r0, r2, #5
 8004176:	4602      	mov	r2, r0
 8004178:	460b      	mov	r3, r1
 800417a:	4641      	mov	r1, r8
 800417c:	1a51      	subs	r1, r2, r1
 800417e:	60b9      	str	r1, [r7, #8]
 8004180:	4649      	mov	r1, r9
 8004182:	eb63 0301 	sbc.w	r3, r3, r1
 8004186:	60fb      	str	r3, [r7, #12]
 8004188:	f04f 0200 	mov.w	r2, #0
 800418c:	f04f 0300 	mov.w	r3, #0
 8004190:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004194:	4659      	mov	r1, fp
 8004196:	018b      	lsls	r3, r1, #6
 8004198:	4651      	mov	r1, sl
 800419a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800419e:	4651      	mov	r1, sl
 80041a0:	018a      	lsls	r2, r1, #6
 80041a2:	4651      	mov	r1, sl
 80041a4:	1a54      	subs	r4, r2, r1
 80041a6:	4659      	mov	r1, fp
 80041a8:	eb63 0501 	sbc.w	r5, r3, r1
 80041ac:	f04f 0200 	mov.w	r2, #0
 80041b0:	f04f 0300 	mov.w	r3, #0
 80041b4:	00eb      	lsls	r3, r5, #3
 80041b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80041ba:	00e2      	lsls	r2, r4, #3
 80041bc:	4614      	mov	r4, r2
 80041be:	461d      	mov	r5, r3
 80041c0:	4643      	mov	r3, r8
 80041c2:	18e3      	adds	r3, r4, r3
 80041c4:	603b      	str	r3, [r7, #0]
 80041c6:	464b      	mov	r3, r9
 80041c8:	eb45 0303 	adc.w	r3, r5, r3
 80041cc:	607b      	str	r3, [r7, #4]
 80041ce:	f04f 0200 	mov.w	r2, #0
 80041d2:	f04f 0300 	mov.w	r3, #0
 80041d6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80041da:	4629      	mov	r1, r5
 80041dc:	028b      	lsls	r3, r1, #10
 80041de:	4621      	mov	r1, r4
 80041e0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80041e4:	4621      	mov	r1, r4
 80041e6:	028a      	lsls	r2, r1, #10
 80041e8:	4610      	mov	r0, r2
 80041ea:	4619      	mov	r1, r3
 80041ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80041f0:	2200      	movs	r2, #0
 80041f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80041f4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80041f6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80041fa:	f7fc fcf5 	bl	8000be8 <__aeabi_uldivmod>
 80041fe:	4602      	mov	r2, r0
 8004200:	460b      	mov	r3, r1
 8004202:	4613      	mov	r3, r2
 8004204:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004208:	4b0d      	ldr	r3, [pc, #52]	@ (8004240 <HAL_RCC_GetSysClockFreq+0x458>)
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	0f1b      	lsrs	r3, r3, #28
 800420e:	f003 0307 	and.w	r3, r3, #7
 8004212:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8004216:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800421a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800421e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004222:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004226:	e003      	b.n	8004230 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004228:	4b06      	ldr	r3, [pc, #24]	@ (8004244 <HAL_RCC_GetSysClockFreq+0x45c>)
 800422a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800422e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004230:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8004234:	4618      	mov	r0, r3
 8004236:	37b8      	adds	r7, #184	@ 0xb8
 8004238:	46bd      	mov	sp, r7
 800423a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800423e:	bf00      	nop
 8004240:	40023800 	.word	0x40023800
 8004244:	00f42400 	.word	0x00f42400

08004248 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b086      	sub	sp, #24
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d101      	bne.n	800425a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004256:	2301      	movs	r3, #1
 8004258:	e28d      	b.n	8004776 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f003 0301 	and.w	r3, r3, #1
 8004262:	2b00      	cmp	r3, #0
 8004264:	f000 8083 	beq.w	800436e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004268:	4b94      	ldr	r3, [pc, #592]	@ (80044bc <HAL_RCC_OscConfig+0x274>)
 800426a:	689b      	ldr	r3, [r3, #8]
 800426c:	f003 030c 	and.w	r3, r3, #12
 8004270:	2b04      	cmp	r3, #4
 8004272:	d019      	beq.n	80042a8 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004274:	4b91      	ldr	r3, [pc, #580]	@ (80044bc <HAL_RCC_OscConfig+0x274>)
 8004276:	689b      	ldr	r3, [r3, #8]
 8004278:	f003 030c 	and.w	r3, r3, #12
        || \
 800427c:	2b08      	cmp	r3, #8
 800427e:	d106      	bne.n	800428e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004280:	4b8e      	ldr	r3, [pc, #568]	@ (80044bc <HAL_RCC_OscConfig+0x274>)
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004288:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800428c:	d00c      	beq.n	80042a8 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800428e:	4b8b      	ldr	r3, [pc, #556]	@ (80044bc <HAL_RCC_OscConfig+0x274>)
 8004290:	689b      	ldr	r3, [r3, #8]
 8004292:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004296:	2b0c      	cmp	r3, #12
 8004298:	d112      	bne.n	80042c0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800429a:	4b88      	ldr	r3, [pc, #544]	@ (80044bc <HAL_RCC_OscConfig+0x274>)
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042a2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80042a6:	d10b      	bne.n	80042c0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042a8:	4b84      	ldr	r3, [pc, #528]	@ (80044bc <HAL_RCC_OscConfig+0x274>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d05b      	beq.n	800436c <HAL_RCC_OscConfig+0x124>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d157      	bne.n	800436c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80042bc:	2301      	movs	r3, #1
 80042be:	e25a      	b.n	8004776 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042c8:	d106      	bne.n	80042d8 <HAL_RCC_OscConfig+0x90>
 80042ca:	4b7c      	ldr	r3, [pc, #496]	@ (80044bc <HAL_RCC_OscConfig+0x274>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	4a7b      	ldr	r2, [pc, #492]	@ (80044bc <HAL_RCC_OscConfig+0x274>)
 80042d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042d4:	6013      	str	r3, [r2, #0]
 80042d6:	e01d      	b.n	8004314 <HAL_RCC_OscConfig+0xcc>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80042e0:	d10c      	bne.n	80042fc <HAL_RCC_OscConfig+0xb4>
 80042e2:	4b76      	ldr	r3, [pc, #472]	@ (80044bc <HAL_RCC_OscConfig+0x274>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4a75      	ldr	r2, [pc, #468]	@ (80044bc <HAL_RCC_OscConfig+0x274>)
 80042e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80042ec:	6013      	str	r3, [r2, #0]
 80042ee:	4b73      	ldr	r3, [pc, #460]	@ (80044bc <HAL_RCC_OscConfig+0x274>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4a72      	ldr	r2, [pc, #456]	@ (80044bc <HAL_RCC_OscConfig+0x274>)
 80042f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042f8:	6013      	str	r3, [r2, #0]
 80042fa:	e00b      	b.n	8004314 <HAL_RCC_OscConfig+0xcc>
 80042fc:	4b6f      	ldr	r3, [pc, #444]	@ (80044bc <HAL_RCC_OscConfig+0x274>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4a6e      	ldr	r2, [pc, #440]	@ (80044bc <HAL_RCC_OscConfig+0x274>)
 8004302:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004306:	6013      	str	r3, [r2, #0]
 8004308:	4b6c      	ldr	r3, [pc, #432]	@ (80044bc <HAL_RCC_OscConfig+0x274>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a6b      	ldr	r2, [pc, #428]	@ (80044bc <HAL_RCC_OscConfig+0x274>)
 800430e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004312:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d013      	beq.n	8004344 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800431c:	f7fe f940 	bl	80025a0 <HAL_GetTick>
 8004320:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004322:	e008      	b.n	8004336 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004324:	f7fe f93c 	bl	80025a0 <HAL_GetTick>
 8004328:	4602      	mov	r2, r0
 800432a:	693b      	ldr	r3, [r7, #16]
 800432c:	1ad3      	subs	r3, r2, r3
 800432e:	2b64      	cmp	r3, #100	@ 0x64
 8004330:	d901      	bls.n	8004336 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004332:	2303      	movs	r3, #3
 8004334:	e21f      	b.n	8004776 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004336:	4b61      	ldr	r3, [pc, #388]	@ (80044bc <HAL_RCC_OscConfig+0x274>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800433e:	2b00      	cmp	r3, #0
 8004340:	d0f0      	beq.n	8004324 <HAL_RCC_OscConfig+0xdc>
 8004342:	e014      	b.n	800436e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004344:	f7fe f92c 	bl	80025a0 <HAL_GetTick>
 8004348:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800434a:	e008      	b.n	800435e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800434c:	f7fe f928 	bl	80025a0 <HAL_GetTick>
 8004350:	4602      	mov	r2, r0
 8004352:	693b      	ldr	r3, [r7, #16]
 8004354:	1ad3      	subs	r3, r2, r3
 8004356:	2b64      	cmp	r3, #100	@ 0x64
 8004358:	d901      	bls.n	800435e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800435a:	2303      	movs	r3, #3
 800435c:	e20b      	b.n	8004776 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800435e:	4b57      	ldr	r3, [pc, #348]	@ (80044bc <HAL_RCC_OscConfig+0x274>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004366:	2b00      	cmp	r3, #0
 8004368:	d1f0      	bne.n	800434c <HAL_RCC_OscConfig+0x104>
 800436a:	e000      	b.n	800436e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800436c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f003 0302 	and.w	r3, r3, #2
 8004376:	2b00      	cmp	r3, #0
 8004378:	d06f      	beq.n	800445a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800437a:	4b50      	ldr	r3, [pc, #320]	@ (80044bc <HAL_RCC_OscConfig+0x274>)
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	f003 030c 	and.w	r3, r3, #12
 8004382:	2b00      	cmp	r3, #0
 8004384:	d017      	beq.n	80043b6 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004386:	4b4d      	ldr	r3, [pc, #308]	@ (80044bc <HAL_RCC_OscConfig+0x274>)
 8004388:	689b      	ldr	r3, [r3, #8]
 800438a:	f003 030c 	and.w	r3, r3, #12
        || \
 800438e:	2b08      	cmp	r3, #8
 8004390:	d105      	bne.n	800439e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004392:	4b4a      	ldr	r3, [pc, #296]	@ (80044bc <HAL_RCC_OscConfig+0x274>)
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800439a:	2b00      	cmp	r3, #0
 800439c:	d00b      	beq.n	80043b6 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800439e:	4b47      	ldr	r3, [pc, #284]	@ (80044bc <HAL_RCC_OscConfig+0x274>)
 80043a0:	689b      	ldr	r3, [r3, #8]
 80043a2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80043a6:	2b0c      	cmp	r3, #12
 80043a8:	d11c      	bne.n	80043e4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80043aa:	4b44      	ldr	r3, [pc, #272]	@ (80044bc <HAL_RCC_OscConfig+0x274>)
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d116      	bne.n	80043e4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043b6:	4b41      	ldr	r3, [pc, #260]	@ (80044bc <HAL_RCC_OscConfig+0x274>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f003 0302 	and.w	r3, r3, #2
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d005      	beq.n	80043ce <HAL_RCC_OscConfig+0x186>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	68db      	ldr	r3, [r3, #12]
 80043c6:	2b01      	cmp	r3, #1
 80043c8:	d001      	beq.n	80043ce <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	e1d3      	b.n	8004776 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043ce:	4b3b      	ldr	r3, [pc, #236]	@ (80044bc <HAL_RCC_OscConfig+0x274>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	691b      	ldr	r3, [r3, #16]
 80043da:	00db      	lsls	r3, r3, #3
 80043dc:	4937      	ldr	r1, [pc, #220]	@ (80044bc <HAL_RCC_OscConfig+0x274>)
 80043de:	4313      	orrs	r3, r2
 80043e0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043e2:	e03a      	b.n	800445a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	68db      	ldr	r3, [r3, #12]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d020      	beq.n	800442e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80043ec:	4b34      	ldr	r3, [pc, #208]	@ (80044c0 <HAL_RCC_OscConfig+0x278>)
 80043ee:	2201      	movs	r2, #1
 80043f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043f2:	f7fe f8d5 	bl	80025a0 <HAL_GetTick>
 80043f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043f8:	e008      	b.n	800440c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043fa:	f7fe f8d1 	bl	80025a0 <HAL_GetTick>
 80043fe:	4602      	mov	r2, r0
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	1ad3      	subs	r3, r2, r3
 8004404:	2b02      	cmp	r3, #2
 8004406:	d901      	bls.n	800440c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004408:	2303      	movs	r3, #3
 800440a:	e1b4      	b.n	8004776 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800440c:	4b2b      	ldr	r3, [pc, #172]	@ (80044bc <HAL_RCC_OscConfig+0x274>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f003 0302 	and.w	r3, r3, #2
 8004414:	2b00      	cmp	r3, #0
 8004416:	d0f0      	beq.n	80043fa <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004418:	4b28      	ldr	r3, [pc, #160]	@ (80044bc <HAL_RCC_OscConfig+0x274>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	691b      	ldr	r3, [r3, #16]
 8004424:	00db      	lsls	r3, r3, #3
 8004426:	4925      	ldr	r1, [pc, #148]	@ (80044bc <HAL_RCC_OscConfig+0x274>)
 8004428:	4313      	orrs	r3, r2
 800442a:	600b      	str	r3, [r1, #0]
 800442c:	e015      	b.n	800445a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800442e:	4b24      	ldr	r3, [pc, #144]	@ (80044c0 <HAL_RCC_OscConfig+0x278>)
 8004430:	2200      	movs	r2, #0
 8004432:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004434:	f7fe f8b4 	bl	80025a0 <HAL_GetTick>
 8004438:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800443a:	e008      	b.n	800444e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800443c:	f7fe f8b0 	bl	80025a0 <HAL_GetTick>
 8004440:	4602      	mov	r2, r0
 8004442:	693b      	ldr	r3, [r7, #16]
 8004444:	1ad3      	subs	r3, r2, r3
 8004446:	2b02      	cmp	r3, #2
 8004448:	d901      	bls.n	800444e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800444a:	2303      	movs	r3, #3
 800444c:	e193      	b.n	8004776 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800444e:	4b1b      	ldr	r3, [pc, #108]	@ (80044bc <HAL_RCC_OscConfig+0x274>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f003 0302 	and.w	r3, r3, #2
 8004456:	2b00      	cmp	r3, #0
 8004458:	d1f0      	bne.n	800443c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f003 0308 	and.w	r3, r3, #8
 8004462:	2b00      	cmp	r3, #0
 8004464:	d036      	beq.n	80044d4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	695b      	ldr	r3, [r3, #20]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d016      	beq.n	800449c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800446e:	4b15      	ldr	r3, [pc, #84]	@ (80044c4 <HAL_RCC_OscConfig+0x27c>)
 8004470:	2201      	movs	r2, #1
 8004472:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004474:	f7fe f894 	bl	80025a0 <HAL_GetTick>
 8004478:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800447a:	e008      	b.n	800448e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800447c:	f7fe f890 	bl	80025a0 <HAL_GetTick>
 8004480:	4602      	mov	r2, r0
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	1ad3      	subs	r3, r2, r3
 8004486:	2b02      	cmp	r3, #2
 8004488:	d901      	bls.n	800448e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800448a:	2303      	movs	r3, #3
 800448c:	e173      	b.n	8004776 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800448e:	4b0b      	ldr	r3, [pc, #44]	@ (80044bc <HAL_RCC_OscConfig+0x274>)
 8004490:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004492:	f003 0302 	and.w	r3, r3, #2
 8004496:	2b00      	cmp	r3, #0
 8004498:	d0f0      	beq.n	800447c <HAL_RCC_OscConfig+0x234>
 800449a:	e01b      	b.n	80044d4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800449c:	4b09      	ldr	r3, [pc, #36]	@ (80044c4 <HAL_RCC_OscConfig+0x27c>)
 800449e:	2200      	movs	r2, #0
 80044a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044a2:	f7fe f87d 	bl	80025a0 <HAL_GetTick>
 80044a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044a8:	e00e      	b.n	80044c8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044aa:	f7fe f879 	bl	80025a0 <HAL_GetTick>
 80044ae:	4602      	mov	r2, r0
 80044b0:	693b      	ldr	r3, [r7, #16]
 80044b2:	1ad3      	subs	r3, r2, r3
 80044b4:	2b02      	cmp	r3, #2
 80044b6:	d907      	bls.n	80044c8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80044b8:	2303      	movs	r3, #3
 80044ba:	e15c      	b.n	8004776 <HAL_RCC_OscConfig+0x52e>
 80044bc:	40023800 	.word	0x40023800
 80044c0:	42470000 	.word	0x42470000
 80044c4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044c8:	4b8a      	ldr	r3, [pc, #552]	@ (80046f4 <HAL_RCC_OscConfig+0x4ac>)
 80044ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044cc:	f003 0302 	and.w	r3, r3, #2
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d1ea      	bne.n	80044aa <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f003 0304 	and.w	r3, r3, #4
 80044dc:	2b00      	cmp	r3, #0
 80044de:	f000 8097 	beq.w	8004610 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044e2:	2300      	movs	r3, #0
 80044e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044e6:	4b83      	ldr	r3, [pc, #524]	@ (80046f4 <HAL_RCC_OscConfig+0x4ac>)
 80044e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d10f      	bne.n	8004512 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044f2:	2300      	movs	r3, #0
 80044f4:	60bb      	str	r3, [r7, #8]
 80044f6:	4b7f      	ldr	r3, [pc, #508]	@ (80046f4 <HAL_RCC_OscConfig+0x4ac>)
 80044f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044fa:	4a7e      	ldr	r2, [pc, #504]	@ (80046f4 <HAL_RCC_OscConfig+0x4ac>)
 80044fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004500:	6413      	str	r3, [r2, #64]	@ 0x40
 8004502:	4b7c      	ldr	r3, [pc, #496]	@ (80046f4 <HAL_RCC_OscConfig+0x4ac>)
 8004504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004506:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800450a:	60bb      	str	r3, [r7, #8]
 800450c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800450e:	2301      	movs	r3, #1
 8004510:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004512:	4b79      	ldr	r3, [pc, #484]	@ (80046f8 <HAL_RCC_OscConfig+0x4b0>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800451a:	2b00      	cmp	r3, #0
 800451c:	d118      	bne.n	8004550 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800451e:	4b76      	ldr	r3, [pc, #472]	@ (80046f8 <HAL_RCC_OscConfig+0x4b0>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a75      	ldr	r2, [pc, #468]	@ (80046f8 <HAL_RCC_OscConfig+0x4b0>)
 8004524:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004528:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800452a:	f7fe f839 	bl	80025a0 <HAL_GetTick>
 800452e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004530:	e008      	b.n	8004544 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004532:	f7fe f835 	bl	80025a0 <HAL_GetTick>
 8004536:	4602      	mov	r2, r0
 8004538:	693b      	ldr	r3, [r7, #16]
 800453a:	1ad3      	subs	r3, r2, r3
 800453c:	2b02      	cmp	r3, #2
 800453e:	d901      	bls.n	8004544 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004540:	2303      	movs	r3, #3
 8004542:	e118      	b.n	8004776 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004544:	4b6c      	ldr	r3, [pc, #432]	@ (80046f8 <HAL_RCC_OscConfig+0x4b0>)
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800454c:	2b00      	cmp	r3, #0
 800454e:	d0f0      	beq.n	8004532 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	689b      	ldr	r3, [r3, #8]
 8004554:	2b01      	cmp	r3, #1
 8004556:	d106      	bne.n	8004566 <HAL_RCC_OscConfig+0x31e>
 8004558:	4b66      	ldr	r3, [pc, #408]	@ (80046f4 <HAL_RCC_OscConfig+0x4ac>)
 800455a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800455c:	4a65      	ldr	r2, [pc, #404]	@ (80046f4 <HAL_RCC_OscConfig+0x4ac>)
 800455e:	f043 0301 	orr.w	r3, r3, #1
 8004562:	6713      	str	r3, [r2, #112]	@ 0x70
 8004564:	e01c      	b.n	80045a0 <HAL_RCC_OscConfig+0x358>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	2b05      	cmp	r3, #5
 800456c:	d10c      	bne.n	8004588 <HAL_RCC_OscConfig+0x340>
 800456e:	4b61      	ldr	r3, [pc, #388]	@ (80046f4 <HAL_RCC_OscConfig+0x4ac>)
 8004570:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004572:	4a60      	ldr	r2, [pc, #384]	@ (80046f4 <HAL_RCC_OscConfig+0x4ac>)
 8004574:	f043 0304 	orr.w	r3, r3, #4
 8004578:	6713      	str	r3, [r2, #112]	@ 0x70
 800457a:	4b5e      	ldr	r3, [pc, #376]	@ (80046f4 <HAL_RCC_OscConfig+0x4ac>)
 800457c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800457e:	4a5d      	ldr	r2, [pc, #372]	@ (80046f4 <HAL_RCC_OscConfig+0x4ac>)
 8004580:	f043 0301 	orr.w	r3, r3, #1
 8004584:	6713      	str	r3, [r2, #112]	@ 0x70
 8004586:	e00b      	b.n	80045a0 <HAL_RCC_OscConfig+0x358>
 8004588:	4b5a      	ldr	r3, [pc, #360]	@ (80046f4 <HAL_RCC_OscConfig+0x4ac>)
 800458a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800458c:	4a59      	ldr	r2, [pc, #356]	@ (80046f4 <HAL_RCC_OscConfig+0x4ac>)
 800458e:	f023 0301 	bic.w	r3, r3, #1
 8004592:	6713      	str	r3, [r2, #112]	@ 0x70
 8004594:	4b57      	ldr	r3, [pc, #348]	@ (80046f4 <HAL_RCC_OscConfig+0x4ac>)
 8004596:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004598:	4a56      	ldr	r2, [pc, #344]	@ (80046f4 <HAL_RCC_OscConfig+0x4ac>)
 800459a:	f023 0304 	bic.w	r3, r3, #4
 800459e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	689b      	ldr	r3, [r3, #8]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d015      	beq.n	80045d4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045a8:	f7fd fffa 	bl	80025a0 <HAL_GetTick>
 80045ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045ae:	e00a      	b.n	80045c6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045b0:	f7fd fff6 	bl	80025a0 <HAL_GetTick>
 80045b4:	4602      	mov	r2, r0
 80045b6:	693b      	ldr	r3, [r7, #16]
 80045b8:	1ad3      	subs	r3, r2, r3
 80045ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045be:	4293      	cmp	r3, r2
 80045c0:	d901      	bls.n	80045c6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80045c2:	2303      	movs	r3, #3
 80045c4:	e0d7      	b.n	8004776 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045c6:	4b4b      	ldr	r3, [pc, #300]	@ (80046f4 <HAL_RCC_OscConfig+0x4ac>)
 80045c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045ca:	f003 0302 	and.w	r3, r3, #2
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d0ee      	beq.n	80045b0 <HAL_RCC_OscConfig+0x368>
 80045d2:	e014      	b.n	80045fe <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045d4:	f7fd ffe4 	bl	80025a0 <HAL_GetTick>
 80045d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045da:	e00a      	b.n	80045f2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045dc:	f7fd ffe0 	bl	80025a0 <HAL_GetTick>
 80045e0:	4602      	mov	r2, r0
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	1ad3      	subs	r3, r2, r3
 80045e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d901      	bls.n	80045f2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80045ee:	2303      	movs	r3, #3
 80045f0:	e0c1      	b.n	8004776 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045f2:	4b40      	ldr	r3, [pc, #256]	@ (80046f4 <HAL_RCC_OscConfig+0x4ac>)
 80045f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045f6:	f003 0302 	and.w	r3, r3, #2
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d1ee      	bne.n	80045dc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80045fe:	7dfb      	ldrb	r3, [r7, #23]
 8004600:	2b01      	cmp	r3, #1
 8004602:	d105      	bne.n	8004610 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004604:	4b3b      	ldr	r3, [pc, #236]	@ (80046f4 <HAL_RCC_OscConfig+0x4ac>)
 8004606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004608:	4a3a      	ldr	r2, [pc, #232]	@ (80046f4 <HAL_RCC_OscConfig+0x4ac>)
 800460a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800460e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	699b      	ldr	r3, [r3, #24]
 8004614:	2b00      	cmp	r3, #0
 8004616:	f000 80ad 	beq.w	8004774 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800461a:	4b36      	ldr	r3, [pc, #216]	@ (80046f4 <HAL_RCC_OscConfig+0x4ac>)
 800461c:	689b      	ldr	r3, [r3, #8]
 800461e:	f003 030c 	and.w	r3, r3, #12
 8004622:	2b08      	cmp	r3, #8
 8004624:	d060      	beq.n	80046e8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	699b      	ldr	r3, [r3, #24]
 800462a:	2b02      	cmp	r3, #2
 800462c:	d145      	bne.n	80046ba <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800462e:	4b33      	ldr	r3, [pc, #204]	@ (80046fc <HAL_RCC_OscConfig+0x4b4>)
 8004630:	2200      	movs	r2, #0
 8004632:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004634:	f7fd ffb4 	bl	80025a0 <HAL_GetTick>
 8004638:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800463a:	e008      	b.n	800464e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800463c:	f7fd ffb0 	bl	80025a0 <HAL_GetTick>
 8004640:	4602      	mov	r2, r0
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	1ad3      	subs	r3, r2, r3
 8004646:	2b02      	cmp	r3, #2
 8004648:	d901      	bls.n	800464e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800464a:	2303      	movs	r3, #3
 800464c:	e093      	b.n	8004776 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800464e:	4b29      	ldr	r3, [pc, #164]	@ (80046f4 <HAL_RCC_OscConfig+0x4ac>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004656:	2b00      	cmp	r3, #0
 8004658:	d1f0      	bne.n	800463c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	69da      	ldr	r2, [r3, #28]
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6a1b      	ldr	r3, [r3, #32]
 8004662:	431a      	orrs	r2, r3
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004668:	019b      	lsls	r3, r3, #6
 800466a:	431a      	orrs	r2, r3
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004670:	085b      	lsrs	r3, r3, #1
 8004672:	3b01      	subs	r3, #1
 8004674:	041b      	lsls	r3, r3, #16
 8004676:	431a      	orrs	r2, r3
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800467c:	061b      	lsls	r3, r3, #24
 800467e:	431a      	orrs	r2, r3
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004684:	071b      	lsls	r3, r3, #28
 8004686:	491b      	ldr	r1, [pc, #108]	@ (80046f4 <HAL_RCC_OscConfig+0x4ac>)
 8004688:	4313      	orrs	r3, r2
 800468a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800468c:	4b1b      	ldr	r3, [pc, #108]	@ (80046fc <HAL_RCC_OscConfig+0x4b4>)
 800468e:	2201      	movs	r2, #1
 8004690:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004692:	f7fd ff85 	bl	80025a0 <HAL_GetTick>
 8004696:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004698:	e008      	b.n	80046ac <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800469a:	f7fd ff81 	bl	80025a0 <HAL_GetTick>
 800469e:	4602      	mov	r2, r0
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	1ad3      	subs	r3, r2, r3
 80046a4:	2b02      	cmp	r3, #2
 80046a6:	d901      	bls.n	80046ac <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80046a8:	2303      	movs	r3, #3
 80046aa:	e064      	b.n	8004776 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046ac:	4b11      	ldr	r3, [pc, #68]	@ (80046f4 <HAL_RCC_OscConfig+0x4ac>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d0f0      	beq.n	800469a <HAL_RCC_OscConfig+0x452>
 80046b8:	e05c      	b.n	8004774 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046ba:	4b10      	ldr	r3, [pc, #64]	@ (80046fc <HAL_RCC_OscConfig+0x4b4>)
 80046bc:	2200      	movs	r2, #0
 80046be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046c0:	f7fd ff6e 	bl	80025a0 <HAL_GetTick>
 80046c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046c6:	e008      	b.n	80046da <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046c8:	f7fd ff6a 	bl	80025a0 <HAL_GetTick>
 80046cc:	4602      	mov	r2, r0
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	1ad3      	subs	r3, r2, r3
 80046d2:	2b02      	cmp	r3, #2
 80046d4:	d901      	bls.n	80046da <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80046d6:	2303      	movs	r3, #3
 80046d8:	e04d      	b.n	8004776 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046da:	4b06      	ldr	r3, [pc, #24]	@ (80046f4 <HAL_RCC_OscConfig+0x4ac>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d1f0      	bne.n	80046c8 <HAL_RCC_OscConfig+0x480>
 80046e6:	e045      	b.n	8004774 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	699b      	ldr	r3, [r3, #24]
 80046ec:	2b01      	cmp	r3, #1
 80046ee:	d107      	bne.n	8004700 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80046f0:	2301      	movs	r3, #1
 80046f2:	e040      	b.n	8004776 <HAL_RCC_OscConfig+0x52e>
 80046f4:	40023800 	.word	0x40023800
 80046f8:	40007000 	.word	0x40007000
 80046fc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004700:	4b1f      	ldr	r3, [pc, #124]	@ (8004780 <HAL_RCC_OscConfig+0x538>)
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	699b      	ldr	r3, [r3, #24]
 800470a:	2b01      	cmp	r3, #1
 800470c:	d030      	beq.n	8004770 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004718:	429a      	cmp	r2, r3
 800471a:	d129      	bne.n	8004770 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004726:	429a      	cmp	r2, r3
 8004728:	d122      	bne.n	8004770 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800472a:	68fa      	ldr	r2, [r7, #12]
 800472c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004730:	4013      	ands	r3, r2
 8004732:	687a      	ldr	r2, [r7, #4]
 8004734:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004736:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004738:	4293      	cmp	r3, r2
 800473a:	d119      	bne.n	8004770 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004746:	085b      	lsrs	r3, r3, #1
 8004748:	3b01      	subs	r3, #1
 800474a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800474c:	429a      	cmp	r2, r3
 800474e:	d10f      	bne.n	8004770 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800475a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800475c:	429a      	cmp	r2, r3
 800475e:	d107      	bne.n	8004770 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800476a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800476c:	429a      	cmp	r2, r3
 800476e:	d001      	beq.n	8004774 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004770:	2301      	movs	r3, #1
 8004772:	e000      	b.n	8004776 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004774:	2300      	movs	r3, #0
}
 8004776:	4618      	mov	r0, r3
 8004778:	3718      	adds	r7, #24
 800477a:	46bd      	mov	sp, r7
 800477c:	bd80      	pop	{r7, pc}
 800477e:	bf00      	nop
 8004780:	40023800 	.word	0x40023800

08004784 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b082      	sub	sp, #8
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d101      	bne.n	8004796 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004792:	2301      	movs	r3, #1
 8004794:	e041      	b.n	800481a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800479c:	b2db      	uxtb	r3, r3
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d106      	bne.n	80047b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2200      	movs	r2, #0
 80047a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80047aa:	6878      	ldr	r0, [r7, #4]
 80047ac:	f7fd fc98 	bl	80020e0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2202      	movs	r2, #2
 80047b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681a      	ldr	r2, [r3, #0]
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	3304      	adds	r3, #4
 80047c0:	4619      	mov	r1, r3
 80047c2:	4610      	mov	r0, r2
 80047c4:	f000 fc6e 	bl	80050a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2201      	movs	r2, #1
 80047cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2201      	movs	r2, #1
 80047d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2201      	movs	r2, #1
 80047dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2201      	movs	r2, #1
 80047e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2201      	movs	r2, #1
 80047ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2201      	movs	r2, #1
 80047f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2201      	movs	r2, #1
 80047fc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2201      	movs	r2, #1
 8004804:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2201      	movs	r2, #1
 800480c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2201      	movs	r2, #1
 8004814:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004818:	2300      	movs	r3, #0
}
 800481a:	4618      	mov	r0, r3
 800481c:	3708      	adds	r7, #8
 800481e:	46bd      	mov	sp, r7
 8004820:	bd80      	pop	{r7, pc}

08004822 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004822:	b580      	push	{r7, lr}
 8004824:	b082      	sub	sp, #8
 8004826:	af00      	add	r7, sp, #0
 8004828:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d101      	bne.n	8004834 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	e041      	b.n	80048b8 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800483a:	b2db      	uxtb	r3, r3
 800483c:	2b00      	cmp	r3, #0
 800483e:	d106      	bne.n	800484e <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2200      	movs	r2, #0
 8004844:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004848:	6878      	ldr	r0, [r7, #4]
 800484a:	f000 f839 	bl	80048c0 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2202      	movs	r2, #2
 8004852:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	3304      	adds	r3, #4
 800485e:	4619      	mov	r1, r3
 8004860:	4610      	mov	r0, r2
 8004862:	f000 fc1f 	bl	80050a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2201      	movs	r2, #1
 800486a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2201      	movs	r2, #1
 8004872:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2201      	movs	r2, #1
 800487a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2201      	movs	r2, #1
 8004882:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2201      	movs	r2, #1
 800488a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2201      	movs	r2, #1
 8004892:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2201      	movs	r2, #1
 800489a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2201      	movs	r2, #1
 80048a2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2201      	movs	r2, #1
 80048aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2201      	movs	r2, #1
 80048b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80048b6:	2300      	movs	r3, #0
}
 80048b8:	4618      	mov	r0, r3
 80048ba:	3708      	adds	r7, #8
 80048bc:	46bd      	mov	sp, r7
 80048be:	bd80      	pop	{r7, pc}

080048c0 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80048c0:	b480      	push	{r7}
 80048c2:	b083      	sub	sp, #12
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80048c8:	bf00      	nop
 80048ca:	370c      	adds	r7, #12
 80048cc:	46bd      	mov	sp, r7
 80048ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d2:	4770      	bx	lr

080048d4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b084      	sub	sp, #16
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
 80048dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048de:	2300      	movs	r3, #0
 80048e0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d104      	bne.n	80048f2 <HAL_TIM_IC_Start_IT+0x1e>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80048ee:	b2db      	uxtb	r3, r3
 80048f0:	e013      	b.n	800491a <HAL_TIM_IC_Start_IT+0x46>
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	2b04      	cmp	r3, #4
 80048f6:	d104      	bne.n	8004902 <HAL_TIM_IC_Start_IT+0x2e>
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80048fe:	b2db      	uxtb	r3, r3
 8004900:	e00b      	b.n	800491a <HAL_TIM_IC_Start_IT+0x46>
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	2b08      	cmp	r3, #8
 8004906:	d104      	bne.n	8004912 <HAL_TIM_IC_Start_IT+0x3e>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800490e:	b2db      	uxtb	r3, r3
 8004910:	e003      	b.n	800491a <HAL_TIM_IC_Start_IT+0x46>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004918:	b2db      	uxtb	r3, r3
 800491a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d104      	bne.n	800492c <HAL_TIM_IC_Start_IT+0x58>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004928:	b2db      	uxtb	r3, r3
 800492a:	e013      	b.n	8004954 <HAL_TIM_IC_Start_IT+0x80>
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	2b04      	cmp	r3, #4
 8004930:	d104      	bne.n	800493c <HAL_TIM_IC_Start_IT+0x68>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004938:	b2db      	uxtb	r3, r3
 800493a:	e00b      	b.n	8004954 <HAL_TIM_IC_Start_IT+0x80>
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	2b08      	cmp	r3, #8
 8004940:	d104      	bne.n	800494c <HAL_TIM_IC_Start_IT+0x78>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004948:	b2db      	uxtb	r3, r3
 800494a:	e003      	b.n	8004954 <HAL_TIM_IC_Start_IT+0x80>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004952:	b2db      	uxtb	r3, r3
 8004954:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004956:	7bbb      	ldrb	r3, [r7, #14]
 8004958:	2b01      	cmp	r3, #1
 800495a:	d102      	bne.n	8004962 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800495c:	7b7b      	ldrb	r3, [r7, #13]
 800495e:	2b01      	cmp	r3, #1
 8004960:	d001      	beq.n	8004966 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8004962:	2301      	movs	r3, #1
 8004964:	e0cc      	b.n	8004b00 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d104      	bne.n	8004976 <HAL_TIM_IC_Start_IT+0xa2>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2202      	movs	r2, #2
 8004970:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004974:	e013      	b.n	800499e <HAL_TIM_IC_Start_IT+0xca>
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	2b04      	cmp	r3, #4
 800497a:	d104      	bne.n	8004986 <HAL_TIM_IC_Start_IT+0xb2>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2202      	movs	r2, #2
 8004980:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004984:	e00b      	b.n	800499e <HAL_TIM_IC_Start_IT+0xca>
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	2b08      	cmp	r3, #8
 800498a:	d104      	bne.n	8004996 <HAL_TIM_IC_Start_IT+0xc2>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2202      	movs	r2, #2
 8004990:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004994:	e003      	b.n	800499e <HAL_TIM_IC_Start_IT+0xca>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2202      	movs	r2, #2
 800499a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d104      	bne.n	80049ae <HAL_TIM_IC_Start_IT+0xda>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2202      	movs	r2, #2
 80049a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80049ac:	e013      	b.n	80049d6 <HAL_TIM_IC_Start_IT+0x102>
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	2b04      	cmp	r3, #4
 80049b2:	d104      	bne.n	80049be <HAL_TIM_IC_Start_IT+0xea>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2202      	movs	r2, #2
 80049b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80049bc:	e00b      	b.n	80049d6 <HAL_TIM_IC_Start_IT+0x102>
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	2b08      	cmp	r3, #8
 80049c2:	d104      	bne.n	80049ce <HAL_TIM_IC_Start_IT+0xfa>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2202      	movs	r2, #2
 80049c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80049cc:	e003      	b.n	80049d6 <HAL_TIM_IC_Start_IT+0x102>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2202      	movs	r2, #2
 80049d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	2b0c      	cmp	r3, #12
 80049da:	d841      	bhi.n	8004a60 <HAL_TIM_IC_Start_IT+0x18c>
 80049dc:	a201      	add	r2, pc, #4	@ (adr r2, 80049e4 <HAL_TIM_IC_Start_IT+0x110>)
 80049de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049e2:	bf00      	nop
 80049e4:	08004a19 	.word	0x08004a19
 80049e8:	08004a61 	.word	0x08004a61
 80049ec:	08004a61 	.word	0x08004a61
 80049f0:	08004a61 	.word	0x08004a61
 80049f4:	08004a2b 	.word	0x08004a2b
 80049f8:	08004a61 	.word	0x08004a61
 80049fc:	08004a61 	.word	0x08004a61
 8004a00:	08004a61 	.word	0x08004a61
 8004a04:	08004a3d 	.word	0x08004a3d
 8004a08:	08004a61 	.word	0x08004a61
 8004a0c:	08004a61 	.word	0x08004a61
 8004a10:	08004a61 	.word	0x08004a61
 8004a14:	08004a4f 	.word	0x08004a4f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	68da      	ldr	r2, [r3, #12]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f042 0202 	orr.w	r2, r2, #2
 8004a26:	60da      	str	r2, [r3, #12]
      break;
 8004a28:	e01d      	b.n	8004a66 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	68da      	ldr	r2, [r3, #12]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f042 0204 	orr.w	r2, r2, #4
 8004a38:	60da      	str	r2, [r3, #12]
      break;
 8004a3a:	e014      	b.n	8004a66 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	68da      	ldr	r2, [r3, #12]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f042 0208 	orr.w	r2, r2, #8
 8004a4a:	60da      	str	r2, [r3, #12]
      break;
 8004a4c:	e00b      	b.n	8004a66 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	68da      	ldr	r2, [r3, #12]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f042 0210 	orr.w	r2, r2, #16
 8004a5c:	60da      	str	r2, [r3, #12]
      break;
 8004a5e:	e002      	b.n	8004a66 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8004a60:	2301      	movs	r3, #1
 8004a62:	73fb      	strb	r3, [r7, #15]
      break;
 8004a64:	bf00      	nop
  }

  if (status == HAL_OK)
 8004a66:	7bfb      	ldrb	r3, [r7, #15]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d148      	bne.n	8004afe <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	2201      	movs	r2, #1
 8004a72:	6839      	ldr	r1, [r7, #0]
 8004a74:	4618      	mov	r0, r3
 8004a76:	f000 fd7f 	bl	8005578 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	4a22      	ldr	r2, [pc, #136]	@ (8004b08 <HAL_TIM_IC_Start_IT+0x234>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d022      	beq.n	8004aca <HAL_TIM_IC_Start_IT+0x1f6>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a8c:	d01d      	beq.n	8004aca <HAL_TIM_IC_Start_IT+0x1f6>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4a1e      	ldr	r2, [pc, #120]	@ (8004b0c <HAL_TIM_IC_Start_IT+0x238>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d018      	beq.n	8004aca <HAL_TIM_IC_Start_IT+0x1f6>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4a1c      	ldr	r2, [pc, #112]	@ (8004b10 <HAL_TIM_IC_Start_IT+0x23c>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d013      	beq.n	8004aca <HAL_TIM_IC_Start_IT+0x1f6>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4a1b      	ldr	r2, [pc, #108]	@ (8004b14 <HAL_TIM_IC_Start_IT+0x240>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d00e      	beq.n	8004aca <HAL_TIM_IC_Start_IT+0x1f6>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a19      	ldr	r2, [pc, #100]	@ (8004b18 <HAL_TIM_IC_Start_IT+0x244>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d009      	beq.n	8004aca <HAL_TIM_IC_Start_IT+0x1f6>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4a18      	ldr	r2, [pc, #96]	@ (8004b1c <HAL_TIM_IC_Start_IT+0x248>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d004      	beq.n	8004aca <HAL_TIM_IC_Start_IT+0x1f6>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a16      	ldr	r2, [pc, #88]	@ (8004b20 <HAL_TIM_IC_Start_IT+0x24c>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d111      	bne.n	8004aee <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	689b      	ldr	r3, [r3, #8]
 8004ad0:	f003 0307 	and.w	r3, r3, #7
 8004ad4:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ad6:	68bb      	ldr	r3, [r7, #8]
 8004ad8:	2b06      	cmp	r3, #6
 8004ada:	d010      	beq.n	8004afe <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f042 0201 	orr.w	r2, r2, #1
 8004aea:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004aec:	e007      	b.n	8004afe <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	681a      	ldr	r2, [r3, #0]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f042 0201 	orr.w	r2, r2, #1
 8004afc:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004afe:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b00:	4618      	mov	r0, r3
 8004b02:	3710      	adds	r7, #16
 8004b04:	46bd      	mov	sp, r7
 8004b06:	bd80      	pop	{r7, pc}
 8004b08:	40010000 	.word	0x40010000
 8004b0c:	40000400 	.word	0x40000400
 8004b10:	40000800 	.word	0x40000800
 8004b14:	40000c00 	.word	0x40000c00
 8004b18:	40010400 	.word	0x40010400
 8004b1c:	40014000 	.word	0x40014000
 8004b20:	40001800 	.word	0x40001800

08004b24 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b084      	sub	sp, #16
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	68db      	ldr	r3, [r3, #12]
 8004b32:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	691b      	ldr	r3, [r3, #16]
 8004b3a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004b3c:	68bb      	ldr	r3, [r7, #8]
 8004b3e:	f003 0302 	and.w	r3, r3, #2
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d020      	beq.n	8004b88 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	f003 0302 	and.w	r3, r3, #2
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d01b      	beq.n	8004b88 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f06f 0202 	mvn.w	r2, #2
 8004b58:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2201      	movs	r2, #1
 8004b5e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	699b      	ldr	r3, [r3, #24]
 8004b66:	f003 0303 	and.w	r3, r3, #3
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d003      	beq.n	8004b76 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	f7fc fa84 	bl	800107c <HAL_TIM_IC_CaptureCallback>
 8004b74:	e005      	b.n	8004b82 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	f000 fa76 	bl	8005068 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b7c:	6878      	ldr	r0, [r7, #4]
 8004b7e:	f000 fa7d 	bl	800507c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2200      	movs	r2, #0
 8004b86:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004b88:	68bb      	ldr	r3, [r7, #8]
 8004b8a:	f003 0304 	and.w	r3, r3, #4
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d020      	beq.n	8004bd4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	f003 0304 	and.w	r3, r3, #4
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d01b      	beq.n	8004bd4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f06f 0204 	mvn.w	r2, #4
 8004ba4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2202      	movs	r2, #2
 8004baa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	699b      	ldr	r3, [r3, #24]
 8004bb2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d003      	beq.n	8004bc2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bba:	6878      	ldr	r0, [r7, #4]
 8004bbc:	f7fc fa5e 	bl	800107c <HAL_TIM_IC_CaptureCallback>
 8004bc0:	e005      	b.n	8004bce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bc2:	6878      	ldr	r0, [r7, #4]
 8004bc4:	f000 fa50 	bl	8005068 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bc8:	6878      	ldr	r0, [r7, #4]
 8004bca:	f000 fa57 	bl	800507c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	f003 0308 	and.w	r3, r3, #8
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d020      	beq.n	8004c20 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	f003 0308 	and.w	r3, r3, #8
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d01b      	beq.n	8004c20 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f06f 0208 	mvn.w	r2, #8
 8004bf0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2204      	movs	r2, #4
 8004bf6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	69db      	ldr	r3, [r3, #28]
 8004bfe:	f003 0303 	and.w	r3, r3, #3
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d003      	beq.n	8004c0e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c06:	6878      	ldr	r0, [r7, #4]
 8004c08:	f7fc fa38 	bl	800107c <HAL_TIM_IC_CaptureCallback>
 8004c0c:	e005      	b.n	8004c1a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c0e:	6878      	ldr	r0, [r7, #4]
 8004c10:	f000 fa2a 	bl	8005068 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c14:	6878      	ldr	r0, [r7, #4]
 8004c16:	f000 fa31 	bl	800507c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	f003 0310 	and.w	r3, r3, #16
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d020      	beq.n	8004c6c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	f003 0310 	and.w	r3, r3, #16
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d01b      	beq.n	8004c6c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f06f 0210 	mvn.w	r2, #16
 8004c3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2208      	movs	r2, #8
 8004c42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	69db      	ldr	r3, [r3, #28]
 8004c4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d003      	beq.n	8004c5a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f7fc fa12 	bl	800107c <HAL_TIM_IC_CaptureCallback>
 8004c58:	e005      	b.n	8004c66 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c5a:	6878      	ldr	r0, [r7, #4]
 8004c5c:	f000 fa04 	bl	8005068 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c60:	6878      	ldr	r0, [r7, #4]
 8004c62:	f000 fa0b 	bl	800507c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	f003 0301 	and.w	r3, r3, #1
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d00c      	beq.n	8004c90 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	f003 0301 	and.w	r3, r3, #1
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d007      	beq.n	8004c90 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f06f 0201 	mvn.w	r2, #1
 8004c88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004c8a:	6878      	ldr	r0, [r7, #4]
 8004c8c:	f000 f9e2 	bl	8005054 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004c90:	68bb      	ldr	r3, [r7, #8]
 8004c92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d00c      	beq.n	8004cb4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d007      	beq.n	8004cb4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004cac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004cae:	6878      	ldr	r0, [r7, #4]
 8004cb0:	f000 fd0e 	bl	80056d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004cb4:	68bb      	ldr	r3, [r7, #8]
 8004cb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d00c      	beq.n	8004cd8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d007      	beq.n	8004cd8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004cd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	f000 f9dc 	bl	8005090 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	f003 0320 	and.w	r3, r3, #32
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d00c      	beq.n	8004cfc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	f003 0320 	and.w	r3, r3, #32
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d007      	beq.n	8004cfc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f06f 0220 	mvn.w	r2, #32
 8004cf4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004cf6:	6878      	ldr	r0, [r7, #4]
 8004cf8:	f000 fce0 	bl	80056bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004cfc:	bf00      	nop
 8004cfe:	3710      	adds	r7, #16
 8004d00:	46bd      	mov	sp, r7
 8004d02:	bd80      	pop	{r7, pc}

08004d04 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b086      	sub	sp, #24
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	60f8      	str	r0, [r7, #12]
 8004d0c:	60b9      	str	r1, [r7, #8]
 8004d0e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d10:	2300      	movs	r3, #0
 8004d12:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d1a:	2b01      	cmp	r3, #1
 8004d1c:	d101      	bne.n	8004d22 <HAL_TIM_IC_ConfigChannel+0x1e>
 8004d1e:	2302      	movs	r3, #2
 8004d20:	e088      	b.n	8004e34 <HAL_TIM_IC_ConfigChannel+0x130>
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	2201      	movs	r2, #1
 8004d26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d11b      	bne.n	8004d68 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004d34:	68bb      	ldr	r3, [r7, #8]
 8004d36:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004d3c:	68bb      	ldr	r3, [r7, #8]
 8004d3e:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8004d40:	f000 fa56 	bl	80051f0 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	699a      	ldr	r2, [r3, #24]
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f022 020c 	bic.w	r2, r2, #12
 8004d52:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	6999      	ldr	r1, [r3, #24]
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	689a      	ldr	r2, [r3, #8]
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	430a      	orrs	r2, r1
 8004d64:	619a      	str	r2, [r3, #24]
 8004d66:	e060      	b.n	8004e2a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2b04      	cmp	r3, #4
 8004d6c:	d11c      	bne.n	8004da8 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004d76:	68bb      	ldr	r3, [r7, #8]
 8004d78:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8004d7e:	f000 fada 	bl	8005336 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	699a      	ldr	r2, [r3, #24]
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004d90:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	6999      	ldr	r1, [r3, #24]
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	021a      	lsls	r2, r3, #8
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	430a      	orrs	r2, r1
 8004da4:	619a      	str	r2, [r3, #24]
 8004da6:	e040      	b.n	8004e2a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2b08      	cmp	r3, #8
 8004dac:	d11b      	bne.n	8004de6 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004db6:	68bb      	ldr	r3, [r7, #8]
 8004db8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8004dbe:	f000 fb27 	bl	8005410 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	69da      	ldr	r2, [r3, #28]
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f022 020c 	bic.w	r2, r2, #12
 8004dd0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	69d9      	ldr	r1, [r3, #28]
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	689a      	ldr	r2, [r3, #8]
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	430a      	orrs	r2, r1
 8004de2:	61da      	str	r2, [r3, #28]
 8004de4:	e021      	b.n	8004e2a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2b0c      	cmp	r3, #12
 8004dea:	d11c      	bne.n	8004e26 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004df0:	68bb      	ldr	r3, [r7, #8]
 8004df2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004df4:	68bb      	ldr	r3, [r7, #8]
 8004df6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004df8:	68bb      	ldr	r3, [r7, #8]
 8004dfa:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8004dfc:	f000 fb44 	bl	8005488 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	69da      	ldr	r2, [r3, #28]
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004e0e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	69d9      	ldr	r1, [r3, #28]
 8004e16:	68bb      	ldr	r3, [r7, #8]
 8004e18:	689b      	ldr	r3, [r3, #8]
 8004e1a:	021a      	lsls	r2, r3, #8
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	430a      	orrs	r2, r1
 8004e22:	61da      	str	r2, [r3, #28]
 8004e24:	e001      	b.n	8004e2a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004e26:	2301      	movs	r3, #1
 8004e28:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004e32:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e34:	4618      	mov	r0, r3
 8004e36:	3718      	adds	r7, #24
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bd80      	pop	{r7, pc}

08004e3c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b084      	sub	sp, #16
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
 8004e44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e46:	2300      	movs	r3, #0
 8004e48:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e50:	2b01      	cmp	r3, #1
 8004e52:	d101      	bne.n	8004e58 <HAL_TIM_ConfigClockSource+0x1c>
 8004e54:	2302      	movs	r3, #2
 8004e56:	e0b4      	b.n	8004fc2 <HAL_TIM_ConfigClockSource+0x186>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2202      	movs	r2, #2
 8004e64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	689b      	ldr	r3, [r3, #8]
 8004e6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004e76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e78:	68bb      	ldr	r3, [r7, #8]
 8004e7a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004e7e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	68ba      	ldr	r2, [r7, #8]
 8004e86:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e90:	d03e      	beq.n	8004f10 <HAL_TIM_ConfigClockSource+0xd4>
 8004e92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e96:	f200 8087 	bhi.w	8004fa8 <HAL_TIM_ConfigClockSource+0x16c>
 8004e9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e9e:	f000 8086 	beq.w	8004fae <HAL_TIM_ConfigClockSource+0x172>
 8004ea2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ea6:	d87f      	bhi.n	8004fa8 <HAL_TIM_ConfigClockSource+0x16c>
 8004ea8:	2b70      	cmp	r3, #112	@ 0x70
 8004eaa:	d01a      	beq.n	8004ee2 <HAL_TIM_ConfigClockSource+0xa6>
 8004eac:	2b70      	cmp	r3, #112	@ 0x70
 8004eae:	d87b      	bhi.n	8004fa8 <HAL_TIM_ConfigClockSource+0x16c>
 8004eb0:	2b60      	cmp	r3, #96	@ 0x60
 8004eb2:	d050      	beq.n	8004f56 <HAL_TIM_ConfigClockSource+0x11a>
 8004eb4:	2b60      	cmp	r3, #96	@ 0x60
 8004eb6:	d877      	bhi.n	8004fa8 <HAL_TIM_ConfigClockSource+0x16c>
 8004eb8:	2b50      	cmp	r3, #80	@ 0x50
 8004eba:	d03c      	beq.n	8004f36 <HAL_TIM_ConfigClockSource+0xfa>
 8004ebc:	2b50      	cmp	r3, #80	@ 0x50
 8004ebe:	d873      	bhi.n	8004fa8 <HAL_TIM_ConfigClockSource+0x16c>
 8004ec0:	2b40      	cmp	r3, #64	@ 0x40
 8004ec2:	d058      	beq.n	8004f76 <HAL_TIM_ConfigClockSource+0x13a>
 8004ec4:	2b40      	cmp	r3, #64	@ 0x40
 8004ec6:	d86f      	bhi.n	8004fa8 <HAL_TIM_ConfigClockSource+0x16c>
 8004ec8:	2b30      	cmp	r3, #48	@ 0x30
 8004eca:	d064      	beq.n	8004f96 <HAL_TIM_ConfigClockSource+0x15a>
 8004ecc:	2b30      	cmp	r3, #48	@ 0x30
 8004ece:	d86b      	bhi.n	8004fa8 <HAL_TIM_ConfigClockSource+0x16c>
 8004ed0:	2b20      	cmp	r3, #32
 8004ed2:	d060      	beq.n	8004f96 <HAL_TIM_ConfigClockSource+0x15a>
 8004ed4:	2b20      	cmp	r3, #32
 8004ed6:	d867      	bhi.n	8004fa8 <HAL_TIM_ConfigClockSource+0x16c>
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d05c      	beq.n	8004f96 <HAL_TIM_ConfigClockSource+0x15a>
 8004edc:	2b10      	cmp	r3, #16
 8004ede:	d05a      	beq.n	8004f96 <HAL_TIM_ConfigClockSource+0x15a>
 8004ee0:	e062      	b.n	8004fa8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004ef2:	f000 fb21 	bl	8005538 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	689b      	ldr	r3, [r3, #8]
 8004efc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004f04:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	68ba      	ldr	r2, [r7, #8]
 8004f0c:	609a      	str	r2, [r3, #8]
      break;
 8004f0e:	e04f      	b.n	8004fb0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004f20:	f000 fb0a 	bl	8005538 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	689a      	ldr	r2, [r3, #8]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004f32:	609a      	str	r2, [r3, #8]
      break;
 8004f34:	e03c      	b.n	8004fb0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f42:	461a      	mov	r2, r3
 8004f44:	f000 f9c8 	bl	80052d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	2150      	movs	r1, #80	@ 0x50
 8004f4e:	4618      	mov	r0, r3
 8004f50:	f000 fad7 	bl	8005502 <TIM_ITRx_SetConfig>
      break;
 8004f54:	e02c      	b.n	8004fb0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f62:	461a      	mov	r2, r3
 8004f64:	f000 fa24 	bl	80053b0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	2160      	movs	r1, #96	@ 0x60
 8004f6e:	4618      	mov	r0, r3
 8004f70:	f000 fac7 	bl	8005502 <TIM_ITRx_SetConfig>
      break;
 8004f74:	e01c      	b.n	8004fb0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f82:	461a      	mov	r2, r3
 8004f84:	f000 f9a8 	bl	80052d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	2140      	movs	r1, #64	@ 0x40
 8004f8e:	4618      	mov	r0, r3
 8004f90:	f000 fab7 	bl	8005502 <TIM_ITRx_SetConfig>
      break;
 8004f94:	e00c      	b.n	8004fb0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681a      	ldr	r2, [r3, #0]
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	4619      	mov	r1, r3
 8004fa0:	4610      	mov	r0, r2
 8004fa2:	f000 faae 	bl	8005502 <TIM_ITRx_SetConfig>
      break;
 8004fa6:	e003      	b.n	8004fb0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004fa8:	2301      	movs	r3, #1
 8004faa:	73fb      	strb	r3, [r7, #15]
      break;
 8004fac:	e000      	b.n	8004fb0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004fae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2200      	movs	r2, #0
 8004fbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004fc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	3710      	adds	r7, #16
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	bd80      	pop	{r7, pc}
	...

08004fcc <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b085      	sub	sp, #20
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
 8004fd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	2b0c      	cmp	r3, #12
 8004fde:	d831      	bhi.n	8005044 <HAL_TIM_ReadCapturedValue+0x78>
 8004fe0:	a201      	add	r2, pc, #4	@ (adr r2, 8004fe8 <HAL_TIM_ReadCapturedValue+0x1c>)
 8004fe2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fe6:	bf00      	nop
 8004fe8:	0800501d 	.word	0x0800501d
 8004fec:	08005045 	.word	0x08005045
 8004ff0:	08005045 	.word	0x08005045
 8004ff4:	08005045 	.word	0x08005045
 8004ff8:	08005027 	.word	0x08005027
 8004ffc:	08005045 	.word	0x08005045
 8005000:	08005045 	.word	0x08005045
 8005004:	08005045 	.word	0x08005045
 8005008:	08005031 	.word	0x08005031
 800500c:	08005045 	.word	0x08005045
 8005010:	08005045 	.word	0x08005045
 8005014:	08005045 	.word	0x08005045
 8005018:	0800503b 	.word	0x0800503b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005022:	60fb      	str	r3, [r7, #12]

      break;
 8005024:	e00f      	b.n	8005046 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800502c:	60fb      	str	r3, [r7, #12]

      break;
 800502e:	e00a      	b.n	8005046 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005036:	60fb      	str	r3, [r7, #12]

      break;
 8005038:	e005      	b.n	8005046 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005040:	60fb      	str	r3, [r7, #12]

      break;
 8005042:	e000      	b.n	8005046 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005044:	bf00      	nop
  }

  return tmpreg;
 8005046:	68fb      	ldr	r3, [r7, #12]
}
 8005048:	4618      	mov	r0, r3
 800504a:	3714      	adds	r7, #20
 800504c:	46bd      	mov	sp, r7
 800504e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005052:	4770      	bx	lr

08005054 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005054:	b480      	push	{r7}
 8005056:	b083      	sub	sp, #12
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800505c:	bf00      	nop
 800505e:	370c      	adds	r7, #12
 8005060:	46bd      	mov	sp, r7
 8005062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005066:	4770      	bx	lr

08005068 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005068:	b480      	push	{r7}
 800506a:	b083      	sub	sp, #12
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005070:	bf00      	nop
 8005072:	370c      	adds	r7, #12
 8005074:	46bd      	mov	sp, r7
 8005076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507a:	4770      	bx	lr

0800507c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800507c:	b480      	push	{r7}
 800507e:	b083      	sub	sp, #12
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005084:	bf00      	nop
 8005086:	370c      	adds	r7, #12
 8005088:	46bd      	mov	sp, r7
 800508a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508e:	4770      	bx	lr

08005090 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005090:	b480      	push	{r7}
 8005092:	b083      	sub	sp, #12
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005098:	bf00      	nop
 800509a:	370c      	adds	r7, #12
 800509c:	46bd      	mov	sp, r7
 800509e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a2:	4770      	bx	lr

080050a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80050a4:	b480      	push	{r7}
 80050a6:	b085      	sub	sp, #20
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
 80050ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	4a43      	ldr	r2, [pc, #268]	@ (80051c4 <TIM_Base_SetConfig+0x120>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d013      	beq.n	80050e4 <TIM_Base_SetConfig+0x40>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050c2:	d00f      	beq.n	80050e4 <TIM_Base_SetConfig+0x40>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	4a40      	ldr	r2, [pc, #256]	@ (80051c8 <TIM_Base_SetConfig+0x124>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d00b      	beq.n	80050e4 <TIM_Base_SetConfig+0x40>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	4a3f      	ldr	r2, [pc, #252]	@ (80051cc <TIM_Base_SetConfig+0x128>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d007      	beq.n	80050e4 <TIM_Base_SetConfig+0x40>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	4a3e      	ldr	r2, [pc, #248]	@ (80051d0 <TIM_Base_SetConfig+0x12c>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d003      	beq.n	80050e4 <TIM_Base_SetConfig+0x40>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	4a3d      	ldr	r2, [pc, #244]	@ (80051d4 <TIM_Base_SetConfig+0x130>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d108      	bne.n	80050f6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	685b      	ldr	r3, [r3, #4]
 80050f0:	68fa      	ldr	r2, [r7, #12]
 80050f2:	4313      	orrs	r3, r2
 80050f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	4a32      	ldr	r2, [pc, #200]	@ (80051c4 <TIM_Base_SetConfig+0x120>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d02b      	beq.n	8005156 <TIM_Base_SetConfig+0xb2>
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005104:	d027      	beq.n	8005156 <TIM_Base_SetConfig+0xb2>
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	4a2f      	ldr	r2, [pc, #188]	@ (80051c8 <TIM_Base_SetConfig+0x124>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d023      	beq.n	8005156 <TIM_Base_SetConfig+0xb2>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	4a2e      	ldr	r2, [pc, #184]	@ (80051cc <TIM_Base_SetConfig+0x128>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d01f      	beq.n	8005156 <TIM_Base_SetConfig+0xb2>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	4a2d      	ldr	r2, [pc, #180]	@ (80051d0 <TIM_Base_SetConfig+0x12c>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d01b      	beq.n	8005156 <TIM_Base_SetConfig+0xb2>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	4a2c      	ldr	r2, [pc, #176]	@ (80051d4 <TIM_Base_SetConfig+0x130>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d017      	beq.n	8005156 <TIM_Base_SetConfig+0xb2>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	4a2b      	ldr	r2, [pc, #172]	@ (80051d8 <TIM_Base_SetConfig+0x134>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d013      	beq.n	8005156 <TIM_Base_SetConfig+0xb2>
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	4a2a      	ldr	r2, [pc, #168]	@ (80051dc <TIM_Base_SetConfig+0x138>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d00f      	beq.n	8005156 <TIM_Base_SetConfig+0xb2>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	4a29      	ldr	r2, [pc, #164]	@ (80051e0 <TIM_Base_SetConfig+0x13c>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d00b      	beq.n	8005156 <TIM_Base_SetConfig+0xb2>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	4a28      	ldr	r2, [pc, #160]	@ (80051e4 <TIM_Base_SetConfig+0x140>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d007      	beq.n	8005156 <TIM_Base_SetConfig+0xb2>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	4a27      	ldr	r2, [pc, #156]	@ (80051e8 <TIM_Base_SetConfig+0x144>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d003      	beq.n	8005156 <TIM_Base_SetConfig+0xb2>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	4a26      	ldr	r2, [pc, #152]	@ (80051ec <TIM_Base_SetConfig+0x148>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d108      	bne.n	8005168 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800515c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	68db      	ldr	r3, [r3, #12]
 8005162:	68fa      	ldr	r2, [r7, #12]
 8005164:	4313      	orrs	r3, r2
 8005166:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	695b      	ldr	r3, [r3, #20]
 8005172:	4313      	orrs	r3, r2
 8005174:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	689a      	ldr	r2, [r3, #8]
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	681a      	ldr	r2, [r3, #0]
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	4a0e      	ldr	r2, [pc, #56]	@ (80051c4 <TIM_Base_SetConfig+0x120>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d003      	beq.n	8005196 <TIM_Base_SetConfig+0xf2>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	4a10      	ldr	r2, [pc, #64]	@ (80051d4 <TIM_Base_SetConfig+0x130>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d103      	bne.n	800519e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	691a      	ldr	r2, [r3, #16]
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f043 0204 	orr.w	r2, r3, #4
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2201      	movs	r2, #1
 80051ae:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	68fa      	ldr	r2, [r7, #12]
 80051b4:	601a      	str	r2, [r3, #0]
}
 80051b6:	bf00      	nop
 80051b8:	3714      	adds	r7, #20
 80051ba:	46bd      	mov	sp, r7
 80051bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c0:	4770      	bx	lr
 80051c2:	bf00      	nop
 80051c4:	40010000 	.word	0x40010000
 80051c8:	40000400 	.word	0x40000400
 80051cc:	40000800 	.word	0x40000800
 80051d0:	40000c00 	.word	0x40000c00
 80051d4:	40010400 	.word	0x40010400
 80051d8:	40014000 	.word	0x40014000
 80051dc:	40014400 	.word	0x40014400
 80051e0:	40014800 	.word	0x40014800
 80051e4:	40001800 	.word	0x40001800
 80051e8:	40001c00 	.word	0x40001c00
 80051ec:	40002000 	.word	0x40002000

080051f0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b087      	sub	sp, #28
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	60f8      	str	r0, [r7, #12]
 80051f8:	60b9      	str	r1, [r7, #8]
 80051fa:	607a      	str	r2, [r7, #4]
 80051fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	6a1b      	ldr	r3, [r3, #32]
 8005202:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	6a1b      	ldr	r3, [r3, #32]
 8005208:	f023 0201 	bic.w	r2, r3, #1
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	699b      	ldr	r3, [r3, #24]
 8005214:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	4a28      	ldr	r2, [pc, #160]	@ (80052bc <TIM_TI1_SetConfig+0xcc>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d01b      	beq.n	8005256 <TIM_TI1_SetConfig+0x66>
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005224:	d017      	beq.n	8005256 <TIM_TI1_SetConfig+0x66>
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	4a25      	ldr	r2, [pc, #148]	@ (80052c0 <TIM_TI1_SetConfig+0xd0>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d013      	beq.n	8005256 <TIM_TI1_SetConfig+0x66>
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	4a24      	ldr	r2, [pc, #144]	@ (80052c4 <TIM_TI1_SetConfig+0xd4>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d00f      	beq.n	8005256 <TIM_TI1_SetConfig+0x66>
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	4a23      	ldr	r2, [pc, #140]	@ (80052c8 <TIM_TI1_SetConfig+0xd8>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d00b      	beq.n	8005256 <TIM_TI1_SetConfig+0x66>
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	4a22      	ldr	r2, [pc, #136]	@ (80052cc <TIM_TI1_SetConfig+0xdc>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d007      	beq.n	8005256 <TIM_TI1_SetConfig+0x66>
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	4a21      	ldr	r2, [pc, #132]	@ (80052d0 <TIM_TI1_SetConfig+0xe0>)
 800524a:	4293      	cmp	r3, r2
 800524c:	d003      	beq.n	8005256 <TIM_TI1_SetConfig+0x66>
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	4a20      	ldr	r2, [pc, #128]	@ (80052d4 <TIM_TI1_SetConfig+0xe4>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d101      	bne.n	800525a <TIM_TI1_SetConfig+0x6a>
 8005256:	2301      	movs	r3, #1
 8005258:	e000      	b.n	800525c <TIM_TI1_SetConfig+0x6c>
 800525a:	2300      	movs	r3, #0
 800525c:	2b00      	cmp	r3, #0
 800525e:	d008      	beq.n	8005272 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	f023 0303 	bic.w	r3, r3, #3
 8005266:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005268:	697a      	ldr	r2, [r7, #20]
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	4313      	orrs	r3, r2
 800526e:	617b      	str	r3, [r7, #20]
 8005270:	e003      	b.n	800527a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	f043 0301 	orr.w	r3, r3, #1
 8005278:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800527a:	697b      	ldr	r3, [r7, #20]
 800527c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005280:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	011b      	lsls	r3, r3, #4
 8005286:	b2db      	uxtb	r3, r3
 8005288:	697a      	ldr	r2, [r7, #20]
 800528a:	4313      	orrs	r3, r2
 800528c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800528e:	693b      	ldr	r3, [r7, #16]
 8005290:	f023 030a 	bic.w	r3, r3, #10
 8005294:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	f003 030a 	and.w	r3, r3, #10
 800529c:	693a      	ldr	r2, [r7, #16]
 800529e:	4313      	orrs	r3, r2
 80052a0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	697a      	ldr	r2, [r7, #20]
 80052a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	693a      	ldr	r2, [r7, #16]
 80052ac:	621a      	str	r2, [r3, #32]
}
 80052ae:	bf00      	nop
 80052b0:	371c      	adds	r7, #28
 80052b2:	46bd      	mov	sp, r7
 80052b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b8:	4770      	bx	lr
 80052ba:	bf00      	nop
 80052bc:	40010000 	.word	0x40010000
 80052c0:	40000400 	.word	0x40000400
 80052c4:	40000800 	.word	0x40000800
 80052c8:	40000c00 	.word	0x40000c00
 80052cc:	40010400 	.word	0x40010400
 80052d0:	40014000 	.word	0x40014000
 80052d4:	40001800 	.word	0x40001800

080052d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80052d8:	b480      	push	{r7}
 80052da:	b087      	sub	sp, #28
 80052dc:	af00      	add	r7, sp, #0
 80052de:	60f8      	str	r0, [r7, #12]
 80052e0:	60b9      	str	r1, [r7, #8]
 80052e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	6a1b      	ldr	r3, [r3, #32]
 80052e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	6a1b      	ldr	r3, [r3, #32]
 80052ee:	f023 0201 	bic.w	r2, r3, #1
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	699b      	ldr	r3, [r3, #24]
 80052fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80052fc:	693b      	ldr	r3, [r7, #16]
 80052fe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005302:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	011b      	lsls	r3, r3, #4
 8005308:	693a      	ldr	r2, [r7, #16]
 800530a:	4313      	orrs	r3, r2
 800530c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800530e:	697b      	ldr	r3, [r7, #20]
 8005310:	f023 030a 	bic.w	r3, r3, #10
 8005314:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005316:	697a      	ldr	r2, [r7, #20]
 8005318:	68bb      	ldr	r3, [r7, #8]
 800531a:	4313      	orrs	r3, r2
 800531c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	693a      	ldr	r2, [r7, #16]
 8005322:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	697a      	ldr	r2, [r7, #20]
 8005328:	621a      	str	r2, [r3, #32]
}
 800532a:	bf00      	nop
 800532c:	371c      	adds	r7, #28
 800532e:	46bd      	mov	sp, r7
 8005330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005334:	4770      	bx	lr

08005336 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005336:	b480      	push	{r7}
 8005338:	b087      	sub	sp, #28
 800533a:	af00      	add	r7, sp, #0
 800533c:	60f8      	str	r0, [r7, #12]
 800533e:	60b9      	str	r1, [r7, #8]
 8005340:	607a      	str	r2, [r7, #4]
 8005342:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	6a1b      	ldr	r3, [r3, #32]
 8005348:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	6a1b      	ldr	r3, [r3, #32]
 800534e:	f023 0210 	bic.w	r2, r3, #16
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	699b      	ldr	r3, [r3, #24]
 800535a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800535c:	693b      	ldr	r3, [r7, #16]
 800535e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005362:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	021b      	lsls	r3, r3, #8
 8005368:	693a      	ldr	r2, [r7, #16]
 800536a:	4313      	orrs	r3, r2
 800536c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005374:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	031b      	lsls	r3, r3, #12
 800537a:	b29b      	uxth	r3, r3
 800537c:	693a      	ldr	r2, [r7, #16]
 800537e:	4313      	orrs	r3, r2
 8005380:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005382:	697b      	ldr	r3, [r7, #20]
 8005384:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005388:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800538a:	68bb      	ldr	r3, [r7, #8]
 800538c:	011b      	lsls	r3, r3, #4
 800538e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8005392:	697a      	ldr	r2, [r7, #20]
 8005394:	4313      	orrs	r3, r2
 8005396:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	693a      	ldr	r2, [r7, #16]
 800539c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	697a      	ldr	r2, [r7, #20]
 80053a2:	621a      	str	r2, [r3, #32]
}
 80053a4:	bf00      	nop
 80053a6:	371c      	adds	r7, #28
 80053a8:	46bd      	mov	sp, r7
 80053aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ae:	4770      	bx	lr

080053b0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b087      	sub	sp, #28
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	60f8      	str	r0, [r7, #12]
 80053b8:	60b9      	str	r1, [r7, #8]
 80053ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	6a1b      	ldr	r3, [r3, #32]
 80053c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	6a1b      	ldr	r3, [r3, #32]
 80053c6:	f023 0210 	bic.w	r2, r3, #16
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	699b      	ldr	r3, [r3, #24]
 80053d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80053d4:	693b      	ldr	r3, [r7, #16]
 80053d6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80053da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	031b      	lsls	r3, r3, #12
 80053e0:	693a      	ldr	r2, [r7, #16]
 80053e2:	4313      	orrs	r3, r2
 80053e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80053e6:	697b      	ldr	r3, [r7, #20]
 80053e8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80053ec:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	011b      	lsls	r3, r3, #4
 80053f2:	697a      	ldr	r2, [r7, #20]
 80053f4:	4313      	orrs	r3, r2
 80053f6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	693a      	ldr	r2, [r7, #16]
 80053fc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	697a      	ldr	r2, [r7, #20]
 8005402:	621a      	str	r2, [r3, #32]
}
 8005404:	bf00      	nop
 8005406:	371c      	adds	r7, #28
 8005408:	46bd      	mov	sp, r7
 800540a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540e:	4770      	bx	lr

08005410 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005410:	b480      	push	{r7}
 8005412:	b087      	sub	sp, #28
 8005414:	af00      	add	r7, sp, #0
 8005416:	60f8      	str	r0, [r7, #12]
 8005418:	60b9      	str	r1, [r7, #8]
 800541a:	607a      	str	r2, [r7, #4]
 800541c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	6a1b      	ldr	r3, [r3, #32]
 8005422:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	6a1b      	ldr	r3, [r3, #32]
 8005428:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	69db      	ldr	r3, [r3, #28]
 8005434:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005436:	693b      	ldr	r3, [r7, #16]
 8005438:	f023 0303 	bic.w	r3, r3, #3
 800543c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800543e:	693a      	ldr	r2, [r7, #16]
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	4313      	orrs	r3, r2
 8005444:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005446:	693b      	ldr	r3, [r7, #16]
 8005448:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800544c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	011b      	lsls	r3, r3, #4
 8005452:	b2db      	uxtb	r3, r3
 8005454:	693a      	ldr	r2, [r7, #16]
 8005456:	4313      	orrs	r3, r2
 8005458:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800545a:	697b      	ldr	r3, [r7, #20]
 800545c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8005460:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	021b      	lsls	r3, r3, #8
 8005466:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800546a:	697a      	ldr	r2, [r7, #20]
 800546c:	4313      	orrs	r3, r2
 800546e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	693a      	ldr	r2, [r7, #16]
 8005474:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	697a      	ldr	r2, [r7, #20]
 800547a:	621a      	str	r2, [r3, #32]
}
 800547c:	bf00      	nop
 800547e:	371c      	adds	r7, #28
 8005480:	46bd      	mov	sp, r7
 8005482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005486:	4770      	bx	lr

08005488 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005488:	b480      	push	{r7}
 800548a:	b087      	sub	sp, #28
 800548c:	af00      	add	r7, sp, #0
 800548e:	60f8      	str	r0, [r7, #12]
 8005490:	60b9      	str	r1, [r7, #8]
 8005492:	607a      	str	r2, [r7, #4]
 8005494:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	6a1b      	ldr	r3, [r3, #32]
 800549a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	6a1b      	ldr	r3, [r3, #32]
 80054a0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	69db      	ldr	r3, [r3, #28]
 80054ac:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80054ae:	693b      	ldr	r3, [r7, #16]
 80054b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054b4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	021b      	lsls	r3, r3, #8
 80054ba:	693a      	ldr	r2, [r7, #16]
 80054bc:	4313      	orrs	r3, r2
 80054be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80054c0:	693b      	ldr	r3, [r7, #16]
 80054c2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80054c6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	031b      	lsls	r3, r3, #12
 80054cc:	b29b      	uxth	r3, r3
 80054ce:	693a      	ldr	r2, [r7, #16]
 80054d0:	4313      	orrs	r3, r2
 80054d2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80054d4:	697b      	ldr	r3, [r7, #20]
 80054d6:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80054da:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	031b      	lsls	r3, r3, #12
 80054e0:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80054e4:	697a      	ldr	r2, [r7, #20]
 80054e6:	4313      	orrs	r3, r2
 80054e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	693a      	ldr	r2, [r7, #16]
 80054ee:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	697a      	ldr	r2, [r7, #20]
 80054f4:	621a      	str	r2, [r3, #32]
}
 80054f6:	bf00      	nop
 80054f8:	371c      	adds	r7, #28
 80054fa:	46bd      	mov	sp, r7
 80054fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005500:	4770      	bx	lr

08005502 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005502:	b480      	push	{r7}
 8005504:	b085      	sub	sp, #20
 8005506:	af00      	add	r7, sp, #0
 8005508:	6078      	str	r0, [r7, #4]
 800550a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	689b      	ldr	r3, [r3, #8]
 8005510:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005518:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800551a:	683a      	ldr	r2, [r7, #0]
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	4313      	orrs	r3, r2
 8005520:	f043 0307 	orr.w	r3, r3, #7
 8005524:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	68fa      	ldr	r2, [r7, #12]
 800552a:	609a      	str	r2, [r3, #8]
}
 800552c:	bf00      	nop
 800552e:	3714      	adds	r7, #20
 8005530:	46bd      	mov	sp, r7
 8005532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005536:	4770      	bx	lr

08005538 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005538:	b480      	push	{r7}
 800553a:	b087      	sub	sp, #28
 800553c:	af00      	add	r7, sp, #0
 800553e:	60f8      	str	r0, [r7, #12]
 8005540:	60b9      	str	r1, [r7, #8]
 8005542:	607a      	str	r2, [r7, #4]
 8005544:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	689b      	ldr	r3, [r3, #8]
 800554a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800554c:	697b      	ldr	r3, [r7, #20]
 800554e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005552:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	021a      	lsls	r2, r3, #8
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	431a      	orrs	r2, r3
 800555c:	68bb      	ldr	r3, [r7, #8]
 800555e:	4313      	orrs	r3, r2
 8005560:	697a      	ldr	r2, [r7, #20]
 8005562:	4313      	orrs	r3, r2
 8005564:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	697a      	ldr	r2, [r7, #20]
 800556a:	609a      	str	r2, [r3, #8]
}
 800556c:	bf00      	nop
 800556e:	371c      	adds	r7, #28
 8005570:	46bd      	mov	sp, r7
 8005572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005576:	4770      	bx	lr

08005578 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005578:	b480      	push	{r7}
 800557a:	b087      	sub	sp, #28
 800557c:	af00      	add	r7, sp, #0
 800557e:	60f8      	str	r0, [r7, #12]
 8005580:	60b9      	str	r1, [r7, #8]
 8005582:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	f003 031f 	and.w	r3, r3, #31
 800558a:	2201      	movs	r2, #1
 800558c:	fa02 f303 	lsl.w	r3, r2, r3
 8005590:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	6a1a      	ldr	r2, [r3, #32]
 8005596:	697b      	ldr	r3, [r7, #20]
 8005598:	43db      	mvns	r3, r3
 800559a:	401a      	ands	r2, r3
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	6a1a      	ldr	r2, [r3, #32]
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	f003 031f 	and.w	r3, r3, #31
 80055aa:	6879      	ldr	r1, [r7, #4]
 80055ac:	fa01 f303 	lsl.w	r3, r1, r3
 80055b0:	431a      	orrs	r2, r3
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	621a      	str	r2, [r3, #32]
}
 80055b6:	bf00      	nop
 80055b8:	371c      	adds	r7, #28
 80055ba:	46bd      	mov	sp, r7
 80055bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c0:	4770      	bx	lr
	...

080055c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80055c4:	b480      	push	{r7}
 80055c6:	b085      	sub	sp, #20
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
 80055cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80055d4:	2b01      	cmp	r3, #1
 80055d6:	d101      	bne.n	80055dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80055d8:	2302      	movs	r3, #2
 80055da:	e05a      	b.n	8005692 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2201      	movs	r2, #1
 80055e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2202      	movs	r2, #2
 80055e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	685b      	ldr	r3, [r3, #4]
 80055f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	689b      	ldr	r3, [r3, #8]
 80055fa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005602:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	68fa      	ldr	r2, [r7, #12]
 800560a:	4313      	orrs	r3, r2
 800560c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	68fa      	ldr	r2, [r7, #12]
 8005614:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	4a21      	ldr	r2, [pc, #132]	@ (80056a0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d022      	beq.n	8005666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005628:	d01d      	beq.n	8005666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	4a1d      	ldr	r2, [pc, #116]	@ (80056a4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d018      	beq.n	8005666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	4a1b      	ldr	r2, [pc, #108]	@ (80056a8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d013      	beq.n	8005666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	4a1a      	ldr	r2, [pc, #104]	@ (80056ac <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d00e      	beq.n	8005666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	4a18      	ldr	r2, [pc, #96]	@ (80056b0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d009      	beq.n	8005666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4a17      	ldr	r2, [pc, #92]	@ (80056b4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d004      	beq.n	8005666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a15      	ldr	r2, [pc, #84]	@ (80056b8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d10c      	bne.n	8005680 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800566c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	685b      	ldr	r3, [r3, #4]
 8005672:	68ba      	ldr	r2, [r7, #8]
 8005674:	4313      	orrs	r3, r2
 8005676:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	68ba      	ldr	r2, [r7, #8]
 800567e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2201      	movs	r2, #1
 8005684:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2200      	movs	r2, #0
 800568c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005690:	2300      	movs	r3, #0
}
 8005692:	4618      	mov	r0, r3
 8005694:	3714      	adds	r7, #20
 8005696:	46bd      	mov	sp, r7
 8005698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569c:	4770      	bx	lr
 800569e:	bf00      	nop
 80056a0:	40010000 	.word	0x40010000
 80056a4:	40000400 	.word	0x40000400
 80056a8:	40000800 	.word	0x40000800
 80056ac:	40000c00 	.word	0x40000c00
 80056b0:	40010400 	.word	0x40010400
 80056b4:	40014000 	.word	0x40014000
 80056b8:	40001800 	.word	0x40001800

080056bc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80056bc:	b480      	push	{r7}
 80056be:	b083      	sub	sp, #12
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80056c4:	bf00      	nop
 80056c6:	370c      	adds	r7, #12
 80056c8:	46bd      	mov	sp, r7
 80056ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ce:	4770      	bx	lr

080056d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80056d0:	b480      	push	{r7}
 80056d2:	b083      	sub	sp, #12
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80056d8:	bf00      	nop
 80056da:	370c      	adds	r7, #12
 80056dc:	46bd      	mov	sp, r7
 80056de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e2:	4770      	bx	lr

080056e4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b082      	sub	sp, #8
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d101      	bne.n	80056f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80056f2:	2301      	movs	r3, #1
 80056f4:	e042      	b.n	800577c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056fc:	b2db      	uxtb	r3, r3
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d106      	bne.n	8005710 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2200      	movs	r2, #0
 8005706:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800570a:	6878      	ldr	r0, [r7, #4]
 800570c:	f7fc fd54 	bl	80021b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2224      	movs	r2, #36	@ 0x24
 8005714:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	68da      	ldr	r2, [r3, #12]
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005726:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005728:	6878      	ldr	r0, [r7, #4]
 800572a:	f000 f973 	bl	8005a14 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	691a      	ldr	r2, [r3, #16]
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800573c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	695a      	ldr	r2, [r3, #20]
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800574c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	68da      	ldr	r2, [r3, #12]
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800575c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2200      	movs	r2, #0
 8005762:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2220      	movs	r2, #32
 8005768:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2220      	movs	r2, #32
 8005770:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2200      	movs	r2, #0
 8005778:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800577a:	2300      	movs	r3, #0
}
 800577c:	4618      	mov	r0, r3
 800577e:	3708      	adds	r7, #8
 8005780:	46bd      	mov	sp, r7
 8005782:	bd80      	pop	{r7, pc}

08005784 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b08a      	sub	sp, #40	@ 0x28
 8005788:	af02      	add	r7, sp, #8
 800578a:	60f8      	str	r0, [r7, #12]
 800578c:	60b9      	str	r1, [r7, #8]
 800578e:	603b      	str	r3, [r7, #0]
 8005790:	4613      	mov	r3, r2
 8005792:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005794:	2300      	movs	r3, #0
 8005796:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800579e:	b2db      	uxtb	r3, r3
 80057a0:	2b20      	cmp	r3, #32
 80057a2:	d175      	bne.n	8005890 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d002      	beq.n	80057b0 <HAL_UART_Transmit+0x2c>
 80057aa:	88fb      	ldrh	r3, [r7, #6]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d101      	bne.n	80057b4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80057b0:	2301      	movs	r3, #1
 80057b2:	e06e      	b.n	8005892 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	2200      	movs	r2, #0
 80057b8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2221      	movs	r2, #33	@ 0x21
 80057be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80057c2:	f7fc feed 	bl	80025a0 <HAL_GetTick>
 80057c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	88fa      	ldrh	r2, [r7, #6]
 80057cc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	88fa      	ldrh	r2, [r7, #6]
 80057d2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	689b      	ldr	r3, [r3, #8]
 80057d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057dc:	d108      	bne.n	80057f0 <HAL_UART_Transmit+0x6c>
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	691b      	ldr	r3, [r3, #16]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d104      	bne.n	80057f0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80057e6:	2300      	movs	r3, #0
 80057e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80057ea:	68bb      	ldr	r3, [r7, #8]
 80057ec:	61bb      	str	r3, [r7, #24]
 80057ee:	e003      	b.n	80057f8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80057f0:	68bb      	ldr	r3, [r7, #8]
 80057f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80057f4:	2300      	movs	r3, #0
 80057f6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80057f8:	e02e      	b.n	8005858 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	9300      	str	r3, [sp, #0]
 80057fe:	697b      	ldr	r3, [r7, #20]
 8005800:	2200      	movs	r2, #0
 8005802:	2180      	movs	r1, #128	@ 0x80
 8005804:	68f8      	ldr	r0, [r7, #12]
 8005806:	f000 f848 	bl	800589a <UART_WaitOnFlagUntilTimeout>
 800580a:	4603      	mov	r3, r0
 800580c:	2b00      	cmp	r3, #0
 800580e:	d005      	beq.n	800581c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	2220      	movs	r2, #32
 8005814:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005818:	2303      	movs	r3, #3
 800581a:	e03a      	b.n	8005892 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800581c:	69fb      	ldr	r3, [r7, #28]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d10b      	bne.n	800583a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005822:	69bb      	ldr	r3, [r7, #24]
 8005824:	881b      	ldrh	r3, [r3, #0]
 8005826:	461a      	mov	r2, r3
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005830:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005832:	69bb      	ldr	r3, [r7, #24]
 8005834:	3302      	adds	r3, #2
 8005836:	61bb      	str	r3, [r7, #24]
 8005838:	e007      	b.n	800584a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800583a:	69fb      	ldr	r3, [r7, #28]
 800583c:	781a      	ldrb	r2, [r3, #0]
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005844:	69fb      	ldr	r3, [r7, #28]
 8005846:	3301      	adds	r3, #1
 8005848:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800584e:	b29b      	uxth	r3, r3
 8005850:	3b01      	subs	r3, #1
 8005852:	b29a      	uxth	r2, r3
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800585c:	b29b      	uxth	r3, r3
 800585e:	2b00      	cmp	r3, #0
 8005860:	d1cb      	bne.n	80057fa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	9300      	str	r3, [sp, #0]
 8005866:	697b      	ldr	r3, [r7, #20]
 8005868:	2200      	movs	r2, #0
 800586a:	2140      	movs	r1, #64	@ 0x40
 800586c:	68f8      	ldr	r0, [r7, #12]
 800586e:	f000 f814 	bl	800589a <UART_WaitOnFlagUntilTimeout>
 8005872:	4603      	mov	r3, r0
 8005874:	2b00      	cmp	r3, #0
 8005876:	d005      	beq.n	8005884 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	2220      	movs	r2, #32
 800587c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005880:	2303      	movs	r3, #3
 8005882:	e006      	b.n	8005892 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	2220      	movs	r2, #32
 8005888:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800588c:	2300      	movs	r3, #0
 800588e:	e000      	b.n	8005892 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005890:	2302      	movs	r3, #2
  }
}
 8005892:	4618      	mov	r0, r3
 8005894:	3720      	adds	r7, #32
 8005896:	46bd      	mov	sp, r7
 8005898:	bd80      	pop	{r7, pc}

0800589a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800589a:	b580      	push	{r7, lr}
 800589c:	b086      	sub	sp, #24
 800589e:	af00      	add	r7, sp, #0
 80058a0:	60f8      	str	r0, [r7, #12]
 80058a2:	60b9      	str	r1, [r7, #8]
 80058a4:	603b      	str	r3, [r7, #0]
 80058a6:	4613      	mov	r3, r2
 80058a8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058aa:	e03b      	b.n	8005924 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058ac:	6a3b      	ldr	r3, [r7, #32]
 80058ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058b2:	d037      	beq.n	8005924 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058b4:	f7fc fe74 	bl	80025a0 <HAL_GetTick>
 80058b8:	4602      	mov	r2, r0
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	1ad3      	subs	r3, r2, r3
 80058be:	6a3a      	ldr	r2, [r7, #32]
 80058c0:	429a      	cmp	r2, r3
 80058c2:	d302      	bcc.n	80058ca <UART_WaitOnFlagUntilTimeout+0x30>
 80058c4:	6a3b      	ldr	r3, [r7, #32]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d101      	bne.n	80058ce <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80058ca:	2303      	movs	r3, #3
 80058cc:	e03a      	b.n	8005944 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	68db      	ldr	r3, [r3, #12]
 80058d4:	f003 0304 	and.w	r3, r3, #4
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d023      	beq.n	8005924 <UART_WaitOnFlagUntilTimeout+0x8a>
 80058dc:	68bb      	ldr	r3, [r7, #8]
 80058de:	2b80      	cmp	r3, #128	@ 0x80
 80058e0:	d020      	beq.n	8005924 <UART_WaitOnFlagUntilTimeout+0x8a>
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	2b40      	cmp	r3, #64	@ 0x40
 80058e6:	d01d      	beq.n	8005924 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f003 0308 	and.w	r3, r3, #8
 80058f2:	2b08      	cmp	r3, #8
 80058f4:	d116      	bne.n	8005924 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80058f6:	2300      	movs	r3, #0
 80058f8:	617b      	str	r3, [r7, #20]
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	617b      	str	r3, [r7, #20]
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	617b      	str	r3, [r7, #20]
 800590a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800590c:	68f8      	ldr	r0, [r7, #12]
 800590e:	f000 f81d 	bl	800594c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	2208      	movs	r2, #8
 8005916:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	2200      	movs	r2, #0
 800591c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005920:	2301      	movs	r3, #1
 8005922:	e00f      	b.n	8005944 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	681a      	ldr	r2, [r3, #0]
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	4013      	ands	r3, r2
 800592e:	68ba      	ldr	r2, [r7, #8]
 8005930:	429a      	cmp	r2, r3
 8005932:	bf0c      	ite	eq
 8005934:	2301      	moveq	r3, #1
 8005936:	2300      	movne	r3, #0
 8005938:	b2db      	uxtb	r3, r3
 800593a:	461a      	mov	r2, r3
 800593c:	79fb      	ldrb	r3, [r7, #7]
 800593e:	429a      	cmp	r2, r3
 8005940:	d0b4      	beq.n	80058ac <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005942:	2300      	movs	r3, #0
}
 8005944:	4618      	mov	r0, r3
 8005946:	3718      	adds	r7, #24
 8005948:	46bd      	mov	sp, r7
 800594a:	bd80      	pop	{r7, pc}

0800594c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800594c:	b480      	push	{r7}
 800594e:	b095      	sub	sp, #84	@ 0x54
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	330c      	adds	r3, #12
 800595a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800595c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800595e:	e853 3f00 	ldrex	r3, [r3]
 8005962:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005964:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005966:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800596a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	330c      	adds	r3, #12
 8005972:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005974:	643a      	str	r2, [r7, #64]	@ 0x40
 8005976:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005978:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800597a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800597c:	e841 2300 	strex	r3, r2, [r1]
 8005980:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005982:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005984:	2b00      	cmp	r3, #0
 8005986:	d1e5      	bne.n	8005954 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	3314      	adds	r3, #20
 800598e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005990:	6a3b      	ldr	r3, [r7, #32]
 8005992:	e853 3f00 	ldrex	r3, [r3]
 8005996:	61fb      	str	r3, [r7, #28]
   return(result);
 8005998:	69fb      	ldr	r3, [r7, #28]
 800599a:	f023 0301 	bic.w	r3, r3, #1
 800599e:	64bb      	str	r3, [r7, #72]	@ 0x48
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	3314      	adds	r3, #20
 80059a6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80059a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80059aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80059ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059b0:	e841 2300 	strex	r3, r2, [r1]
 80059b4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80059b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d1e5      	bne.n	8005988 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059c0:	2b01      	cmp	r3, #1
 80059c2:	d119      	bne.n	80059f8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	330c      	adds	r3, #12
 80059ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	e853 3f00 	ldrex	r3, [r3]
 80059d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	f023 0310 	bic.w	r3, r3, #16
 80059da:	647b      	str	r3, [r7, #68]	@ 0x44
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	330c      	adds	r3, #12
 80059e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80059e4:	61ba      	str	r2, [r7, #24]
 80059e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059e8:	6979      	ldr	r1, [r7, #20]
 80059ea:	69ba      	ldr	r2, [r7, #24]
 80059ec:	e841 2300 	strex	r3, r2, [r1]
 80059f0:	613b      	str	r3, [r7, #16]
   return(result);
 80059f2:	693b      	ldr	r3, [r7, #16]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d1e5      	bne.n	80059c4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2220      	movs	r2, #32
 80059fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2200      	movs	r2, #0
 8005a04:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005a06:	bf00      	nop
 8005a08:	3754      	adds	r7, #84	@ 0x54
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a10:	4770      	bx	lr
	...

08005a14 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a18:	b0c0      	sub	sp, #256	@ 0x100
 8005a1a:	af00      	add	r7, sp, #0
 8005a1c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	691b      	ldr	r3, [r3, #16]
 8005a28:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005a2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a30:	68d9      	ldr	r1, [r3, #12]
 8005a32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a36:	681a      	ldr	r2, [r3, #0]
 8005a38:	ea40 0301 	orr.w	r3, r0, r1
 8005a3c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005a3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a42:	689a      	ldr	r2, [r3, #8]
 8005a44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a48:	691b      	ldr	r3, [r3, #16]
 8005a4a:	431a      	orrs	r2, r3
 8005a4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a50:	695b      	ldr	r3, [r3, #20]
 8005a52:	431a      	orrs	r2, r3
 8005a54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a58:	69db      	ldr	r3, [r3, #28]
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005a60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	68db      	ldr	r3, [r3, #12]
 8005a68:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005a6c:	f021 010c 	bic.w	r1, r1, #12
 8005a70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a74:	681a      	ldr	r2, [r3, #0]
 8005a76:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005a7a:	430b      	orrs	r3, r1
 8005a7c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	695b      	ldr	r3, [r3, #20]
 8005a86:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005a8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a8e:	6999      	ldr	r1, [r3, #24]
 8005a90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a94:	681a      	ldr	r2, [r3, #0]
 8005a96:	ea40 0301 	orr.w	r3, r0, r1
 8005a9a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005a9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aa0:	681a      	ldr	r2, [r3, #0]
 8005aa2:	4b8f      	ldr	r3, [pc, #572]	@ (8005ce0 <UART_SetConfig+0x2cc>)
 8005aa4:	429a      	cmp	r2, r3
 8005aa6:	d005      	beq.n	8005ab4 <UART_SetConfig+0xa0>
 8005aa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aac:	681a      	ldr	r2, [r3, #0]
 8005aae:	4b8d      	ldr	r3, [pc, #564]	@ (8005ce4 <UART_SetConfig+0x2d0>)
 8005ab0:	429a      	cmp	r2, r3
 8005ab2:	d104      	bne.n	8005abe <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005ab4:	f7fe f984 	bl	8003dc0 <HAL_RCC_GetPCLK2Freq>
 8005ab8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005abc:	e003      	b.n	8005ac6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005abe:	f7fe f96b 	bl	8003d98 <HAL_RCC_GetPCLK1Freq>
 8005ac2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ac6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aca:	69db      	ldr	r3, [r3, #28]
 8005acc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ad0:	f040 810c 	bne.w	8005cec <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005ad4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ad8:	2200      	movs	r2, #0
 8005ada:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005ade:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005ae2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005ae6:	4622      	mov	r2, r4
 8005ae8:	462b      	mov	r3, r5
 8005aea:	1891      	adds	r1, r2, r2
 8005aec:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005aee:	415b      	adcs	r3, r3
 8005af0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005af2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005af6:	4621      	mov	r1, r4
 8005af8:	eb12 0801 	adds.w	r8, r2, r1
 8005afc:	4629      	mov	r1, r5
 8005afe:	eb43 0901 	adc.w	r9, r3, r1
 8005b02:	f04f 0200 	mov.w	r2, #0
 8005b06:	f04f 0300 	mov.w	r3, #0
 8005b0a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005b0e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005b12:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005b16:	4690      	mov	r8, r2
 8005b18:	4699      	mov	r9, r3
 8005b1a:	4623      	mov	r3, r4
 8005b1c:	eb18 0303 	adds.w	r3, r8, r3
 8005b20:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005b24:	462b      	mov	r3, r5
 8005b26:	eb49 0303 	adc.w	r3, r9, r3
 8005b2a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005b2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b32:	685b      	ldr	r3, [r3, #4]
 8005b34:	2200      	movs	r2, #0
 8005b36:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005b3a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005b3e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005b42:	460b      	mov	r3, r1
 8005b44:	18db      	adds	r3, r3, r3
 8005b46:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b48:	4613      	mov	r3, r2
 8005b4a:	eb42 0303 	adc.w	r3, r2, r3
 8005b4e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005b50:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005b54:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005b58:	f7fb f846 	bl	8000be8 <__aeabi_uldivmod>
 8005b5c:	4602      	mov	r2, r0
 8005b5e:	460b      	mov	r3, r1
 8005b60:	4b61      	ldr	r3, [pc, #388]	@ (8005ce8 <UART_SetConfig+0x2d4>)
 8005b62:	fba3 2302 	umull	r2, r3, r3, r2
 8005b66:	095b      	lsrs	r3, r3, #5
 8005b68:	011c      	lsls	r4, r3, #4
 8005b6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b6e:	2200      	movs	r2, #0
 8005b70:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005b74:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005b78:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005b7c:	4642      	mov	r2, r8
 8005b7e:	464b      	mov	r3, r9
 8005b80:	1891      	adds	r1, r2, r2
 8005b82:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005b84:	415b      	adcs	r3, r3
 8005b86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b88:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005b8c:	4641      	mov	r1, r8
 8005b8e:	eb12 0a01 	adds.w	sl, r2, r1
 8005b92:	4649      	mov	r1, r9
 8005b94:	eb43 0b01 	adc.w	fp, r3, r1
 8005b98:	f04f 0200 	mov.w	r2, #0
 8005b9c:	f04f 0300 	mov.w	r3, #0
 8005ba0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005ba4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005ba8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005bac:	4692      	mov	sl, r2
 8005bae:	469b      	mov	fp, r3
 8005bb0:	4643      	mov	r3, r8
 8005bb2:	eb1a 0303 	adds.w	r3, sl, r3
 8005bb6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005bba:	464b      	mov	r3, r9
 8005bbc:	eb4b 0303 	adc.w	r3, fp, r3
 8005bc0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005bc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005bd0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005bd4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005bd8:	460b      	mov	r3, r1
 8005bda:	18db      	adds	r3, r3, r3
 8005bdc:	643b      	str	r3, [r7, #64]	@ 0x40
 8005bde:	4613      	mov	r3, r2
 8005be0:	eb42 0303 	adc.w	r3, r2, r3
 8005be4:	647b      	str	r3, [r7, #68]	@ 0x44
 8005be6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005bea:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005bee:	f7fa fffb 	bl	8000be8 <__aeabi_uldivmod>
 8005bf2:	4602      	mov	r2, r0
 8005bf4:	460b      	mov	r3, r1
 8005bf6:	4611      	mov	r1, r2
 8005bf8:	4b3b      	ldr	r3, [pc, #236]	@ (8005ce8 <UART_SetConfig+0x2d4>)
 8005bfa:	fba3 2301 	umull	r2, r3, r3, r1
 8005bfe:	095b      	lsrs	r3, r3, #5
 8005c00:	2264      	movs	r2, #100	@ 0x64
 8005c02:	fb02 f303 	mul.w	r3, r2, r3
 8005c06:	1acb      	subs	r3, r1, r3
 8005c08:	00db      	lsls	r3, r3, #3
 8005c0a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005c0e:	4b36      	ldr	r3, [pc, #216]	@ (8005ce8 <UART_SetConfig+0x2d4>)
 8005c10:	fba3 2302 	umull	r2, r3, r3, r2
 8005c14:	095b      	lsrs	r3, r3, #5
 8005c16:	005b      	lsls	r3, r3, #1
 8005c18:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005c1c:	441c      	add	r4, r3
 8005c1e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c22:	2200      	movs	r2, #0
 8005c24:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005c28:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005c2c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005c30:	4642      	mov	r2, r8
 8005c32:	464b      	mov	r3, r9
 8005c34:	1891      	adds	r1, r2, r2
 8005c36:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005c38:	415b      	adcs	r3, r3
 8005c3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c3c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005c40:	4641      	mov	r1, r8
 8005c42:	1851      	adds	r1, r2, r1
 8005c44:	6339      	str	r1, [r7, #48]	@ 0x30
 8005c46:	4649      	mov	r1, r9
 8005c48:	414b      	adcs	r3, r1
 8005c4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c4c:	f04f 0200 	mov.w	r2, #0
 8005c50:	f04f 0300 	mov.w	r3, #0
 8005c54:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005c58:	4659      	mov	r1, fp
 8005c5a:	00cb      	lsls	r3, r1, #3
 8005c5c:	4651      	mov	r1, sl
 8005c5e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c62:	4651      	mov	r1, sl
 8005c64:	00ca      	lsls	r2, r1, #3
 8005c66:	4610      	mov	r0, r2
 8005c68:	4619      	mov	r1, r3
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	4642      	mov	r2, r8
 8005c6e:	189b      	adds	r3, r3, r2
 8005c70:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005c74:	464b      	mov	r3, r9
 8005c76:	460a      	mov	r2, r1
 8005c78:	eb42 0303 	adc.w	r3, r2, r3
 8005c7c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005c80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	2200      	movs	r2, #0
 8005c88:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005c8c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005c90:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005c94:	460b      	mov	r3, r1
 8005c96:	18db      	adds	r3, r3, r3
 8005c98:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005c9a:	4613      	mov	r3, r2
 8005c9c:	eb42 0303 	adc.w	r3, r2, r3
 8005ca0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005ca2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005ca6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005caa:	f7fa ff9d 	bl	8000be8 <__aeabi_uldivmod>
 8005cae:	4602      	mov	r2, r0
 8005cb0:	460b      	mov	r3, r1
 8005cb2:	4b0d      	ldr	r3, [pc, #52]	@ (8005ce8 <UART_SetConfig+0x2d4>)
 8005cb4:	fba3 1302 	umull	r1, r3, r3, r2
 8005cb8:	095b      	lsrs	r3, r3, #5
 8005cba:	2164      	movs	r1, #100	@ 0x64
 8005cbc:	fb01 f303 	mul.w	r3, r1, r3
 8005cc0:	1ad3      	subs	r3, r2, r3
 8005cc2:	00db      	lsls	r3, r3, #3
 8005cc4:	3332      	adds	r3, #50	@ 0x32
 8005cc6:	4a08      	ldr	r2, [pc, #32]	@ (8005ce8 <UART_SetConfig+0x2d4>)
 8005cc8:	fba2 2303 	umull	r2, r3, r2, r3
 8005ccc:	095b      	lsrs	r3, r3, #5
 8005cce:	f003 0207 	and.w	r2, r3, #7
 8005cd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	4422      	add	r2, r4
 8005cda:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005cdc:	e106      	b.n	8005eec <UART_SetConfig+0x4d8>
 8005cde:	bf00      	nop
 8005ce0:	40011000 	.word	0x40011000
 8005ce4:	40011400 	.word	0x40011400
 8005ce8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005cec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005cf6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005cfa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005cfe:	4642      	mov	r2, r8
 8005d00:	464b      	mov	r3, r9
 8005d02:	1891      	adds	r1, r2, r2
 8005d04:	6239      	str	r1, [r7, #32]
 8005d06:	415b      	adcs	r3, r3
 8005d08:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d0a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005d0e:	4641      	mov	r1, r8
 8005d10:	1854      	adds	r4, r2, r1
 8005d12:	4649      	mov	r1, r9
 8005d14:	eb43 0501 	adc.w	r5, r3, r1
 8005d18:	f04f 0200 	mov.w	r2, #0
 8005d1c:	f04f 0300 	mov.w	r3, #0
 8005d20:	00eb      	lsls	r3, r5, #3
 8005d22:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005d26:	00e2      	lsls	r2, r4, #3
 8005d28:	4614      	mov	r4, r2
 8005d2a:	461d      	mov	r5, r3
 8005d2c:	4643      	mov	r3, r8
 8005d2e:	18e3      	adds	r3, r4, r3
 8005d30:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005d34:	464b      	mov	r3, r9
 8005d36:	eb45 0303 	adc.w	r3, r5, r3
 8005d3a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005d3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d42:	685b      	ldr	r3, [r3, #4]
 8005d44:	2200      	movs	r2, #0
 8005d46:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005d4a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005d4e:	f04f 0200 	mov.w	r2, #0
 8005d52:	f04f 0300 	mov.w	r3, #0
 8005d56:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005d5a:	4629      	mov	r1, r5
 8005d5c:	008b      	lsls	r3, r1, #2
 8005d5e:	4621      	mov	r1, r4
 8005d60:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005d64:	4621      	mov	r1, r4
 8005d66:	008a      	lsls	r2, r1, #2
 8005d68:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005d6c:	f7fa ff3c 	bl	8000be8 <__aeabi_uldivmod>
 8005d70:	4602      	mov	r2, r0
 8005d72:	460b      	mov	r3, r1
 8005d74:	4b60      	ldr	r3, [pc, #384]	@ (8005ef8 <UART_SetConfig+0x4e4>)
 8005d76:	fba3 2302 	umull	r2, r3, r3, r2
 8005d7a:	095b      	lsrs	r3, r3, #5
 8005d7c:	011c      	lsls	r4, r3, #4
 8005d7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d82:	2200      	movs	r2, #0
 8005d84:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005d88:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005d8c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005d90:	4642      	mov	r2, r8
 8005d92:	464b      	mov	r3, r9
 8005d94:	1891      	adds	r1, r2, r2
 8005d96:	61b9      	str	r1, [r7, #24]
 8005d98:	415b      	adcs	r3, r3
 8005d9a:	61fb      	str	r3, [r7, #28]
 8005d9c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005da0:	4641      	mov	r1, r8
 8005da2:	1851      	adds	r1, r2, r1
 8005da4:	6139      	str	r1, [r7, #16]
 8005da6:	4649      	mov	r1, r9
 8005da8:	414b      	adcs	r3, r1
 8005daa:	617b      	str	r3, [r7, #20]
 8005dac:	f04f 0200 	mov.w	r2, #0
 8005db0:	f04f 0300 	mov.w	r3, #0
 8005db4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005db8:	4659      	mov	r1, fp
 8005dba:	00cb      	lsls	r3, r1, #3
 8005dbc:	4651      	mov	r1, sl
 8005dbe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005dc2:	4651      	mov	r1, sl
 8005dc4:	00ca      	lsls	r2, r1, #3
 8005dc6:	4610      	mov	r0, r2
 8005dc8:	4619      	mov	r1, r3
 8005dca:	4603      	mov	r3, r0
 8005dcc:	4642      	mov	r2, r8
 8005dce:	189b      	adds	r3, r3, r2
 8005dd0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005dd4:	464b      	mov	r3, r9
 8005dd6:	460a      	mov	r2, r1
 8005dd8:	eb42 0303 	adc.w	r3, r2, r3
 8005ddc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005de0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005de4:	685b      	ldr	r3, [r3, #4]
 8005de6:	2200      	movs	r2, #0
 8005de8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005dea:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005dec:	f04f 0200 	mov.w	r2, #0
 8005df0:	f04f 0300 	mov.w	r3, #0
 8005df4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005df8:	4649      	mov	r1, r9
 8005dfa:	008b      	lsls	r3, r1, #2
 8005dfc:	4641      	mov	r1, r8
 8005dfe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e02:	4641      	mov	r1, r8
 8005e04:	008a      	lsls	r2, r1, #2
 8005e06:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005e0a:	f7fa feed 	bl	8000be8 <__aeabi_uldivmod>
 8005e0e:	4602      	mov	r2, r0
 8005e10:	460b      	mov	r3, r1
 8005e12:	4611      	mov	r1, r2
 8005e14:	4b38      	ldr	r3, [pc, #224]	@ (8005ef8 <UART_SetConfig+0x4e4>)
 8005e16:	fba3 2301 	umull	r2, r3, r3, r1
 8005e1a:	095b      	lsrs	r3, r3, #5
 8005e1c:	2264      	movs	r2, #100	@ 0x64
 8005e1e:	fb02 f303 	mul.w	r3, r2, r3
 8005e22:	1acb      	subs	r3, r1, r3
 8005e24:	011b      	lsls	r3, r3, #4
 8005e26:	3332      	adds	r3, #50	@ 0x32
 8005e28:	4a33      	ldr	r2, [pc, #204]	@ (8005ef8 <UART_SetConfig+0x4e4>)
 8005e2a:	fba2 2303 	umull	r2, r3, r2, r3
 8005e2e:	095b      	lsrs	r3, r3, #5
 8005e30:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005e34:	441c      	add	r4, r3
 8005e36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	673b      	str	r3, [r7, #112]	@ 0x70
 8005e3e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005e40:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005e44:	4642      	mov	r2, r8
 8005e46:	464b      	mov	r3, r9
 8005e48:	1891      	adds	r1, r2, r2
 8005e4a:	60b9      	str	r1, [r7, #8]
 8005e4c:	415b      	adcs	r3, r3
 8005e4e:	60fb      	str	r3, [r7, #12]
 8005e50:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005e54:	4641      	mov	r1, r8
 8005e56:	1851      	adds	r1, r2, r1
 8005e58:	6039      	str	r1, [r7, #0]
 8005e5a:	4649      	mov	r1, r9
 8005e5c:	414b      	adcs	r3, r1
 8005e5e:	607b      	str	r3, [r7, #4]
 8005e60:	f04f 0200 	mov.w	r2, #0
 8005e64:	f04f 0300 	mov.w	r3, #0
 8005e68:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005e6c:	4659      	mov	r1, fp
 8005e6e:	00cb      	lsls	r3, r1, #3
 8005e70:	4651      	mov	r1, sl
 8005e72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e76:	4651      	mov	r1, sl
 8005e78:	00ca      	lsls	r2, r1, #3
 8005e7a:	4610      	mov	r0, r2
 8005e7c:	4619      	mov	r1, r3
 8005e7e:	4603      	mov	r3, r0
 8005e80:	4642      	mov	r2, r8
 8005e82:	189b      	adds	r3, r3, r2
 8005e84:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005e86:	464b      	mov	r3, r9
 8005e88:	460a      	mov	r2, r1
 8005e8a:	eb42 0303 	adc.w	r3, r2, r3
 8005e8e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005e90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e94:	685b      	ldr	r3, [r3, #4]
 8005e96:	2200      	movs	r2, #0
 8005e98:	663b      	str	r3, [r7, #96]	@ 0x60
 8005e9a:	667a      	str	r2, [r7, #100]	@ 0x64
 8005e9c:	f04f 0200 	mov.w	r2, #0
 8005ea0:	f04f 0300 	mov.w	r3, #0
 8005ea4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005ea8:	4649      	mov	r1, r9
 8005eaa:	008b      	lsls	r3, r1, #2
 8005eac:	4641      	mov	r1, r8
 8005eae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005eb2:	4641      	mov	r1, r8
 8005eb4:	008a      	lsls	r2, r1, #2
 8005eb6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005eba:	f7fa fe95 	bl	8000be8 <__aeabi_uldivmod>
 8005ebe:	4602      	mov	r2, r0
 8005ec0:	460b      	mov	r3, r1
 8005ec2:	4b0d      	ldr	r3, [pc, #52]	@ (8005ef8 <UART_SetConfig+0x4e4>)
 8005ec4:	fba3 1302 	umull	r1, r3, r3, r2
 8005ec8:	095b      	lsrs	r3, r3, #5
 8005eca:	2164      	movs	r1, #100	@ 0x64
 8005ecc:	fb01 f303 	mul.w	r3, r1, r3
 8005ed0:	1ad3      	subs	r3, r2, r3
 8005ed2:	011b      	lsls	r3, r3, #4
 8005ed4:	3332      	adds	r3, #50	@ 0x32
 8005ed6:	4a08      	ldr	r2, [pc, #32]	@ (8005ef8 <UART_SetConfig+0x4e4>)
 8005ed8:	fba2 2303 	umull	r2, r3, r2, r3
 8005edc:	095b      	lsrs	r3, r3, #5
 8005ede:	f003 020f 	and.w	r2, r3, #15
 8005ee2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	4422      	add	r2, r4
 8005eea:	609a      	str	r2, [r3, #8]
}
 8005eec:	bf00      	nop
 8005eee:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ef8:	51eb851f 	.word	0x51eb851f

08005efc <__cvt>:
 8005efc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f00:	ec57 6b10 	vmov	r6, r7, d0
 8005f04:	2f00      	cmp	r7, #0
 8005f06:	460c      	mov	r4, r1
 8005f08:	4619      	mov	r1, r3
 8005f0a:	463b      	mov	r3, r7
 8005f0c:	bfbb      	ittet	lt
 8005f0e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005f12:	461f      	movlt	r7, r3
 8005f14:	2300      	movge	r3, #0
 8005f16:	232d      	movlt	r3, #45	@ 0x2d
 8005f18:	700b      	strb	r3, [r1, #0]
 8005f1a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005f1c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005f20:	4691      	mov	r9, r2
 8005f22:	f023 0820 	bic.w	r8, r3, #32
 8005f26:	bfbc      	itt	lt
 8005f28:	4632      	movlt	r2, r6
 8005f2a:	4616      	movlt	r6, r2
 8005f2c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005f30:	d005      	beq.n	8005f3e <__cvt+0x42>
 8005f32:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005f36:	d100      	bne.n	8005f3a <__cvt+0x3e>
 8005f38:	3401      	adds	r4, #1
 8005f3a:	2102      	movs	r1, #2
 8005f3c:	e000      	b.n	8005f40 <__cvt+0x44>
 8005f3e:	2103      	movs	r1, #3
 8005f40:	ab03      	add	r3, sp, #12
 8005f42:	9301      	str	r3, [sp, #4]
 8005f44:	ab02      	add	r3, sp, #8
 8005f46:	9300      	str	r3, [sp, #0]
 8005f48:	ec47 6b10 	vmov	d0, r6, r7
 8005f4c:	4653      	mov	r3, sl
 8005f4e:	4622      	mov	r2, r4
 8005f50:	f000 fe6e 	bl	8006c30 <_dtoa_r>
 8005f54:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005f58:	4605      	mov	r5, r0
 8005f5a:	d119      	bne.n	8005f90 <__cvt+0x94>
 8005f5c:	f019 0f01 	tst.w	r9, #1
 8005f60:	d00e      	beq.n	8005f80 <__cvt+0x84>
 8005f62:	eb00 0904 	add.w	r9, r0, r4
 8005f66:	2200      	movs	r2, #0
 8005f68:	2300      	movs	r3, #0
 8005f6a:	4630      	mov	r0, r6
 8005f6c:	4639      	mov	r1, r7
 8005f6e:	f7fa fdcb 	bl	8000b08 <__aeabi_dcmpeq>
 8005f72:	b108      	cbz	r0, 8005f78 <__cvt+0x7c>
 8005f74:	f8cd 900c 	str.w	r9, [sp, #12]
 8005f78:	2230      	movs	r2, #48	@ 0x30
 8005f7a:	9b03      	ldr	r3, [sp, #12]
 8005f7c:	454b      	cmp	r3, r9
 8005f7e:	d31e      	bcc.n	8005fbe <__cvt+0xc2>
 8005f80:	9b03      	ldr	r3, [sp, #12]
 8005f82:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005f84:	1b5b      	subs	r3, r3, r5
 8005f86:	4628      	mov	r0, r5
 8005f88:	6013      	str	r3, [r2, #0]
 8005f8a:	b004      	add	sp, #16
 8005f8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f90:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005f94:	eb00 0904 	add.w	r9, r0, r4
 8005f98:	d1e5      	bne.n	8005f66 <__cvt+0x6a>
 8005f9a:	7803      	ldrb	r3, [r0, #0]
 8005f9c:	2b30      	cmp	r3, #48	@ 0x30
 8005f9e:	d10a      	bne.n	8005fb6 <__cvt+0xba>
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	4630      	mov	r0, r6
 8005fa6:	4639      	mov	r1, r7
 8005fa8:	f7fa fdae 	bl	8000b08 <__aeabi_dcmpeq>
 8005fac:	b918      	cbnz	r0, 8005fb6 <__cvt+0xba>
 8005fae:	f1c4 0401 	rsb	r4, r4, #1
 8005fb2:	f8ca 4000 	str.w	r4, [sl]
 8005fb6:	f8da 3000 	ldr.w	r3, [sl]
 8005fba:	4499      	add	r9, r3
 8005fbc:	e7d3      	b.n	8005f66 <__cvt+0x6a>
 8005fbe:	1c59      	adds	r1, r3, #1
 8005fc0:	9103      	str	r1, [sp, #12]
 8005fc2:	701a      	strb	r2, [r3, #0]
 8005fc4:	e7d9      	b.n	8005f7a <__cvt+0x7e>

08005fc6 <__exponent>:
 8005fc6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005fc8:	2900      	cmp	r1, #0
 8005fca:	bfba      	itte	lt
 8005fcc:	4249      	neglt	r1, r1
 8005fce:	232d      	movlt	r3, #45	@ 0x2d
 8005fd0:	232b      	movge	r3, #43	@ 0x2b
 8005fd2:	2909      	cmp	r1, #9
 8005fd4:	7002      	strb	r2, [r0, #0]
 8005fd6:	7043      	strb	r3, [r0, #1]
 8005fd8:	dd29      	ble.n	800602e <__exponent+0x68>
 8005fda:	f10d 0307 	add.w	r3, sp, #7
 8005fde:	461d      	mov	r5, r3
 8005fe0:	270a      	movs	r7, #10
 8005fe2:	461a      	mov	r2, r3
 8005fe4:	fbb1 f6f7 	udiv	r6, r1, r7
 8005fe8:	fb07 1416 	mls	r4, r7, r6, r1
 8005fec:	3430      	adds	r4, #48	@ 0x30
 8005fee:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005ff2:	460c      	mov	r4, r1
 8005ff4:	2c63      	cmp	r4, #99	@ 0x63
 8005ff6:	f103 33ff 	add.w	r3, r3, #4294967295
 8005ffa:	4631      	mov	r1, r6
 8005ffc:	dcf1      	bgt.n	8005fe2 <__exponent+0x1c>
 8005ffe:	3130      	adds	r1, #48	@ 0x30
 8006000:	1e94      	subs	r4, r2, #2
 8006002:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006006:	1c41      	adds	r1, r0, #1
 8006008:	4623      	mov	r3, r4
 800600a:	42ab      	cmp	r3, r5
 800600c:	d30a      	bcc.n	8006024 <__exponent+0x5e>
 800600e:	f10d 0309 	add.w	r3, sp, #9
 8006012:	1a9b      	subs	r3, r3, r2
 8006014:	42ac      	cmp	r4, r5
 8006016:	bf88      	it	hi
 8006018:	2300      	movhi	r3, #0
 800601a:	3302      	adds	r3, #2
 800601c:	4403      	add	r3, r0
 800601e:	1a18      	subs	r0, r3, r0
 8006020:	b003      	add	sp, #12
 8006022:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006024:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006028:	f801 6f01 	strb.w	r6, [r1, #1]!
 800602c:	e7ed      	b.n	800600a <__exponent+0x44>
 800602e:	2330      	movs	r3, #48	@ 0x30
 8006030:	3130      	adds	r1, #48	@ 0x30
 8006032:	7083      	strb	r3, [r0, #2]
 8006034:	70c1      	strb	r1, [r0, #3]
 8006036:	1d03      	adds	r3, r0, #4
 8006038:	e7f1      	b.n	800601e <__exponent+0x58>
	...

0800603c <_printf_float>:
 800603c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006040:	b08d      	sub	sp, #52	@ 0x34
 8006042:	460c      	mov	r4, r1
 8006044:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006048:	4616      	mov	r6, r2
 800604a:	461f      	mov	r7, r3
 800604c:	4605      	mov	r5, r0
 800604e:	f000 fcef 	bl	8006a30 <_localeconv_r>
 8006052:	6803      	ldr	r3, [r0, #0]
 8006054:	9304      	str	r3, [sp, #16]
 8006056:	4618      	mov	r0, r3
 8006058:	f7fa f92a 	bl	80002b0 <strlen>
 800605c:	2300      	movs	r3, #0
 800605e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006060:	f8d8 3000 	ldr.w	r3, [r8]
 8006064:	9005      	str	r0, [sp, #20]
 8006066:	3307      	adds	r3, #7
 8006068:	f023 0307 	bic.w	r3, r3, #7
 800606c:	f103 0208 	add.w	r2, r3, #8
 8006070:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006074:	f8d4 b000 	ldr.w	fp, [r4]
 8006078:	f8c8 2000 	str.w	r2, [r8]
 800607c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006080:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006084:	9307      	str	r3, [sp, #28]
 8006086:	f8cd 8018 	str.w	r8, [sp, #24]
 800608a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800608e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006092:	4b9c      	ldr	r3, [pc, #624]	@ (8006304 <_printf_float+0x2c8>)
 8006094:	f04f 32ff 	mov.w	r2, #4294967295
 8006098:	f7fa fd68 	bl	8000b6c <__aeabi_dcmpun>
 800609c:	bb70      	cbnz	r0, 80060fc <_printf_float+0xc0>
 800609e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060a2:	4b98      	ldr	r3, [pc, #608]	@ (8006304 <_printf_float+0x2c8>)
 80060a4:	f04f 32ff 	mov.w	r2, #4294967295
 80060a8:	f7fa fd42 	bl	8000b30 <__aeabi_dcmple>
 80060ac:	bb30      	cbnz	r0, 80060fc <_printf_float+0xc0>
 80060ae:	2200      	movs	r2, #0
 80060b0:	2300      	movs	r3, #0
 80060b2:	4640      	mov	r0, r8
 80060b4:	4649      	mov	r1, r9
 80060b6:	f7fa fd31 	bl	8000b1c <__aeabi_dcmplt>
 80060ba:	b110      	cbz	r0, 80060c2 <_printf_float+0x86>
 80060bc:	232d      	movs	r3, #45	@ 0x2d
 80060be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80060c2:	4a91      	ldr	r2, [pc, #580]	@ (8006308 <_printf_float+0x2cc>)
 80060c4:	4b91      	ldr	r3, [pc, #580]	@ (800630c <_printf_float+0x2d0>)
 80060c6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80060ca:	bf8c      	ite	hi
 80060cc:	4690      	movhi	r8, r2
 80060ce:	4698      	movls	r8, r3
 80060d0:	2303      	movs	r3, #3
 80060d2:	6123      	str	r3, [r4, #16]
 80060d4:	f02b 0304 	bic.w	r3, fp, #4
 80060d8:	6023      	str	r3, [r4, #0]
 80060da:	f04f 0900 	mov.w	r9, #0
 80060de:	9700      	str	r7, [sp, #0]
 80060e0:	4633      	mov	r3, r6
 80060e2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80060e4:	4621      	mov	r1, r4
 80060e6:	4628      	mov	r0, r5
 80060e8:	f000 f9d2 	bl	8006490 <_printf_common>
 80060ec:	3001      	adds	r0, #1
 80060ee:	f040 808d 	bne.w	800620c <_printf_float+0x1d0>
 80060f2:	f04f 30ff 	mov.w	r0, #4294967295
 80060f6:	b00d      	add	sp, #52	@ 0x34
 80060f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060fc:	4642      	mov	r2, r8
 80060fe:	464b      	mov	r3, r9
 8006100:	4640      	mov	r0, r8
 8006102:	4649      	mov	r1, r9
 8006104:	f7fa fd32 	bl	8000b6c <__aeabi_dcmpun>
 8006108:	b140      	cbz	r0, 800611c <_printf_float+0xe0>
 800610a:	464b      	mov	r3, r9
 800610c:	2b00      	cmp	r3, #0
 800610e:	bfbc      	itt	lt
 8006110:	232d      	movlt	r3, #45	@ 0x2d
 8006112:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006116:	4a7e      	ldr	r2, [pc, #504]	@ (8006310 <_printf_float+0x2d4>)
 8006118:	4b7e      	ldr	r3, [pc, #504]	@ (8006314 <_printf_float+0x2d8>)
 800611a:	e7d4      	b.n	80060c6 <_printf_float+0x8a>
 800611c:	6863      	ldr	r3, [r4, #4]
 800611e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006122:	9206      	str	r2, [sp, #24]
 8006124:	1c5a      	adds	r2, r3, #1
 8006126:	d13b      	bne.n	80061a0 <_printf_float+0x164>
 8006128:	2306      	movs	r3, #6
 800612a:	6063      	str	r3, [r4, #4]
 800612c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006130:	2300      	movs	r3, #0
 8006132:	6022      	str	r2, [r4, #0]
 8006134:	9303      	str	r3, [sp, #12]
 8006136:	ab0a      	add	r3, sp, #40	@ 0x28
 8006138:	e9cd a301 	strd	sl, r3, [sp, #4]
 800613c:	ab09      	add	r3, sp, #36	@ 0x24
 800613e:	9300      	str	r3, [sp, #0]
 8006140:	6861      	ldr	r1, [r4, #4]
 8006142:	ec49 8b10 	vmov	d0, r8, r9
 8006146:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800614a:	4628      	mov	r0, r5
 800614c:	f7ff fed6 	bl	8005efc <__cvt>
 8006150:	9b06      	ldr	r3, [sp, #24]
 8006152:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006154:	2b47      	cmp	r3, #71	@ 0x47
 8006156:	4680      	mov	r8, r0
 8006158:	d129      	bne.n	80061ae <_printf_float+0x172>
 800615a:	1cc8      	adds	r0, r1, #3
 800615c:	db02      	blt.n	8006164 <_printf_float+0x128>
 800615e:	6863      	ldr	r3, [r4, #4]
 8006160:	4299      	cmp	r1, r3
 8006162:	dd41      	ble.n	80061e8 <_printf_float+0x1ac>
 8006164:	f1aa 0a02 	sub.w	sl, sl, #2
 8006168:	fa5f fa8a 	uxtb.w	sl, sl
 800616c:	3901      	subs	r1, #1
 800616e:	4652      	mov	r2, sl
 8006170:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006174:	9109      	str	r1, [sp, #36]	@ 0x24
 8006176:	f7ff ff26 	bl	8005fc6 <__exponent>
 800617a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800617c:	1813      	adds	r3, r2, r0
 800617e:	2a01      	cmp	r2, #1
 8006180:	4681      	mov	r9, r0
 8006182:	6123      	str	r3, [r4, #16]
 8006184:	dc02      	bgt.n	800618c <_printf_float+0x150>
 8006186:	6822      	ldr	r2, [r4, #0]
 8006188:	07d2      	lsls	r2, r2, #31
 800618a:	d501      	bpl.n	8006190 <_printf_float+0x154>
 800618c:	3301      	adds	r3, #1
 800618e:	6123      	str	r3, [r4, #16]
 8006190:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006194:	2b00      	cmp	r3, #0
 8006196:	d0a2      	beq.n	80060de <_printf_float+0xa2>
 8006198:	232d      	movs	r3, #45	@ 0x2d
 800619a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800619e:	e79e      	b.n	80060de <_printf_float+0xa2>
 80061a0:	9a06      	ldr	r2, [sp, #24]
 80061a2:	2a47      	cmp	r2, #71	@ 0x47
 80061a4:	d1c2      	bne.n	800612c <_printf_float+0xf0>
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d1c0      	bne.n	800612c <_printf_float+0xf0>
 80061aa:	2301      	movs	r3, #1
 80061ac:	e7bd      	b.n	800612a <_printf_float+0xee>
 80061ae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80061b2:	d9db      	bls.n	800616c <_printf_float+0x130>
 80061b4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80061b8:	d118      	bne.n	80061ec <_printf_float+0x1b0>
 80061ba:	2900      	cmp	r1, #0
 80061bc:	6863      	ldr	r3, [r4, #4]
 80061be:	dd0b      	ble.n	80061d8 <_printf_float+0x19c>
 80061c0:	6121      	str	r1, [r4, #16]
 80061c2:	b913      	cbnz	r3, 80061ca <_printf_float+0x18e>
 80061c4:	6822      	ldr	r2, [r4, #0]
 80061c6:	07d0      	lsls	r0, r2, #31
 80061c8:	d502      	bpl.n	80061d0 <_printf_float+0x194>
 80061ca:	3301      	adds	r3, #1
 80061cc:	440b      	add	r3, r1
 80061ce:	6123      	str	r3, [r4, #16]
 80061d0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80061d2:	f04f 0900 	mov.w	r9, #0
 80061d6:	e7db      	b.n	8006190 <_printf_float+0x154>
 80061d8:	b913      	cbnz	r3, 80061e0 <_printf_float+0x1a4>
 80061da:	6822      	ldr	r2, [r4, #0]
 80061dc:	07d2      	lsls	r2, r2, #31
 80061de:	d501      	bpl.n	80061e4 <_printf_float+0x1a8>
 80061e0:	3302      	adds	r3, #2
 80061e2:	e7f4      	b.n	80061ce <_printf_float+0x192>
 80061e4:	2301      	movs	r3, #1
 80061e6:	e7f2      	b.n	80061ce <_printf_float+0x192>
 80061e8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80061ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80061ee:	4299      	cmp	r1, r3
 80061f0:	db05      	blt.n	80061fe <_printf_float+0x1c2>
 80061f2:	6823      	ldr	r3, [r4, #0]
 80061f4:	6121      	str	r1, [r4, #16]
 80061f6:	07d8      	lsls	r0, r3, #31
 80061f8:	d5ea      	bpl.n	80061d0 <_printf_float+0x194>
 80061fa:	1c4b      	adds	r3, r1, #1
 80061fc:	e7e7      	b.n	80061ce <_printf_float+0x192>
 80061fe:	2900      	cmp	r1, #0
 8006200:	bfd4      	ite	le
 8006202:	f1c1 0202 	rsble	r2, r1, #2
 8006206:	2201      	movgt	r2, #1
 8006208:	4413      	add	r3, r2
 800620a:	e7e0      	b.n	80061ce <_printf_float+0x192>
 800620c:	6823      	ldr	r3, [r4, #0]
 800620e:	055a      	lsls	r2, r3, #21
 8006210:	d407      	bmi.n	8006222 <_printf_float+0x1e6>
 8006212:	6923      	ldr	r3, [r4, #16]
 8006214:	4642      	mov	r2, r8
 8006216:	4631      	mov	r1, r6
 8006218:	4628      	mov	r0, r5
 800621a:	47b8      	blx	r7
 800621c:	3001      	adds	r0, #1
 800621e:	d12b      	bne.n	8006278 <_printf_float+0x23c>
 8006220:	e767      	b.n	80060f2 <_printf_float+0xb6>
 8006222:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006226:	f240 80dd 	bls.w	80063e4 <_printf_float+0x3a8>
 800622a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800622e:	2200      	movs	r2, #0
 8006230:	2300      	movs	r3, #0
 8006232:	f7fa fc69 	bl	8000b08 <__aeabi_dcmpeq>
 8006236:	2800      	cmp	r0, #0
 8006238:	d033      	beq.n	80062a2 <_printf_float+0x266>
 800623a:	4a37      	ldr	r2, [pc, #220]	@ (8006318 <_printf_float+0x2dc>)
 800623c:	2301      	movs	r3, #1
 800623e:	4631      	mov	r1, r6
 8006240:	4628      	mov	r0, r5
 8006242:	47b8      	blx	r7
 8006244:	3001      	adds	r0, #1
 8006246:	f43f af54 	beq.w	80060f2 <_printf_float+0xb6>
 800624a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800624e:	4543      	cmp	r3, r8
 8006250:	db02      	blt.n	8006258 <_printf_float+0x21c>
 8006252:	6823      	ldr	r3, [r4, #0]
 8006254:	07d8      	lsls	r0, r3, #31
 8006256:	d50f      	bpl.n	8006278 <_printf_float+0x23c>
 8006258:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800625c:	4631      	mov	r1, r6
 800625e:	4628      	mov	r0, r5
 8006260:	47b8      	blx	r7
 8006262:	3001      	adds	r0, #1
 8006264:	f43f af45 	beq.w	80060f2 <_printf_float+0xb6>
 8006268:	f04f 0900 	mov.w	r9, #0
 800626c:	f108 38ff 	add.w	r8, r8, #4294967295
 8006270:	f104 0a1a 	add.w	sl, r4, #26
 8006274:	45c8      	cmp	r8, r9
 8006276:	dc09      	bgt.n	800628c <_printf_float+0x250>
 8006278:	6823      	ldr	r3, [r4, #0]
 800627a:	079b      	lsls	r3, r3, #30
 800627c:	f100 8103 	bmi.w	8006486 <_printf_float+0x44a>
 8006280:	68e0      	ldr	r0, [r4, #12]
 8006282:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006284:	4298      	cmp	r0, r3
 8006286:	bfb8      	it	lt
 8006288:	4618      	movlt	r0, r3
 800628a:	e734      	b.n	80060f6 <_printf_float+0xba>
 800628c:	2301      	movs	r3, #1
 800628e:	4652      	mov	r2, sl
 8006290:	4631      	mov	r1, r6
 8006292:	4628      	mov	r0, r5
 8006294:	47b8      	blx	r7
 8006296:	3001      	adds	r0, #1
 8006298:	f43f af2b 	beq.w	80060f2 <_printf_float+0xb6>
 800629c:	f109 0901 	add.w	r9, r9, #1
 80062a0:	e7e8      	b.n	8006274 <_printf_float+0x238>
 80062a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	dc39      	bgt.n	800631c <_printf_float+0x2e0>
 80062a8:	4a1b      	ldr	r2, [pc, #108]	@ (8006318 <_printf_float+0x2dc>)
 80062aa:	2301      	movs	r3, #1
 80062ac:	4631      	mov	r1, r6
 80062ae:	4628      	mov	r0, r5
 80062b0:	47b8      	blx	r7
 80062b2:	3001      	adds	r0, #1
 80062b4:	f43f af1d 	beq.w	80060f2 <_printf_float+0xb6>
 80062b8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80062bc:	ea59 0303 	orrs.w	r3, r9, r3
 80062c0:	d102      	bne.n	80062c8 <_printf_float+0x28c>
 80062c2:	6823      	ldr	r3, [r4, #0]
 80062c4:	07d9      	lsls	r1, r3, #31
 80062c6:	d5d7      	bpl.n	8006278 <_printf_float+0x23c>
 80062c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80062cc:	4631      	mov	r1, r6
 80062ce:	4628      	mov	r0, r5
 80062d0:	47b8      	blx	r7
 80062d2:	3001      	adds	r0, #1
 80062d4:	f43f af0d 	beq.w	80060f2 <_printf_float+0xb6>
 80062d8:	f04f 0a00 	mov.w	sl, #0
 80062dc:	f104 0b1a 	add.w	fp, r4, #26
 80062e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062e2:	425b      	negs	r3, r3
 80062e4:	4553      	cmp	r3, sl
 80062e6:	dc01      	bgt.n	80062ec <_printf_float+0x2b0>
 80062e8:	464b      	mov	r3, r9
 80062ea:	e793      	b.n	8006214 <_printf_float+0x1d8>
 80062ec:	2301      	movs	r3, #1
 80062ee:	465a      	mov	r2, fp
 80062f0:	4631      	mov	r1, r6
 80062f2:	4628      	mov	r0, r5
 80062f4:	47b8      	blx	r7
 80062f6:	3001      	adds	r0, #1
 80062f8:	f43f aefb 	beq.w	80060f2 <_printf_float+0xb6>
 80062fc:	f10a 0a01 	add.w	sl, sl, #1
 8006300:	e7ee      	b.n	80062e0 <_printf_float+0x2a4>
 8006302:	bf00      	nop
 8006304:	7fefffff 	.word	0x7fefffff
 8006308:	08008fbc 	.word	0x08008fbc
 800630c:	08008fb8 	.word	0x08008fb8
 8006310:	08008fc4 	.word	0x08008fc4
 8006314:	08008fc0 	.word	0x08008fc0
 8006318:	08008fc8 	.word	0x08008fc8
 800631c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800631e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006322:	4553      	cmp	r3, sl
 8006324:	bfa8      	it	ge
 8006326:	4653      	movge	r3, sl
 8006328:	2b00      	cmp	r3, #0
 800632a:	4699      	mov	r9, r3
 800632c:	dc36      	bgt.n	800639c <_printf_float+0x360>
 800632e:	f04f 0b00 	mov.w	fp, #0
 8006332:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006336:	f104 021a 	add.w	r2, r4, #26
 800633a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800633c:	9306      	str	r3, [sp, #24]
 800633e:	eba3 0309 	sub.w	r3, r3, r9
 8006342:	455b      	cmp	r3, fp
 8006344:	dc31      	bgt.n	80063aa <_printf_float+0x36e>
 8006346:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006348:	459a      	cmp	sl, r3
 800634a:	dc3a      	bgt.n	80063c2 <_printf_float+0x386>
 800634c:	6823      	ldr	r3, [r4, #0]
 800634e:	07da      	lsls	r2, r3, #31
 8006350:	d437      	bmi.n	80063c2 <_printf_float+0x386>
 8006352:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006354:	ebaa 0903 	sub.w	r9, sl, r3
 8006358:	9b06      	ldr	r3, [sp, #24]
 800635a:	ebaa 0303 	sub.w	r3, sl, r3
 800635e:	4599      	cmp	r9, r3
 8006360:	bfa8      	it	ge
 8006362:	4699      	movge	r9, r3
 8006364:	f1b9 0f00 	cmp.w	r9, #0
 8006368:	dc33      	bgt.n	80063d2 <_printf_float+0x396>
 800636a:	f04f 0800 	mov.w	r8, #0
 800636e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006372:	f104 0b1a 	add.w	fp, r4, #26
 8006376:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006378:	ebaa 0303 	sub.w	r3, sl, r3
 800637c:	eba3 0309 	sub.w	r3, r3, r9
 8006380:	4543      	cmp	r3, r8
 8006382:	f77f af79 	ble.w	8006278 <_printf_float+0x23c>
 8006386:	2301      	movs	r3, #1
 8006388:	465a      	mov	r2, fp
 800638a:	4631      	mov	r1, r6
 800638c:	4628      	mov	r0, r5
 800638e:	47b8      	blx	r7
 8006390:	3001      	adds	r0, #1
 8006392:	f43f aeae 	beq.w	80060f2 <_printf_float+0xb6>
 8006396:	f108 0801 	add.w	r8, r8, #1
 800639a:	e7ec      	b.n	8006376 <_printf_float+0x33a>
 800639c:	4642      	mov	r2, r8
 800639e:	4631      	mov	r1, r6
 80063a0:	4628      	mov	r0, r5
 80063a2:	47b8      	blx	r7
 80063a4:	3001      	adds	r0, #1
 80063a6:	d1c2      	bne.n	800632e <_printf_float+0x2f2>
 80063a8:	e6a3      	b.n	80060f2 <_printf_float+0xb6>
 80063aa:	2301      	movs	r3, #1
 80063ac:	4631      	mov	r1, r6
 80063ae:	4628      	mov	r0, r5
 80063b0:	9206      	str	r2, [sp, #24]
 80063b2:	47b8      	blx	r7
 80063b4:	3001      	adds	r0, #1
 80063b6:	f43f ae9c 	beq.w	80060f2 <_printf_float+0xb6>
 80063ba:	9a06      	ldr	r2, [sp, #24]
 80063bc:	f10b 0b01 	add.w	fp, fp, #1
 80063c0:	e7bb      	b.n	800633a <_printf_float+0x2fe>
 80063c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80063c6:	4631      	mov	r1, r6
 80063c8:	4628      	mov	r0, r5
 80063ca:	47b8      	blx	r7
 80063cc:	3001      	adds	r0, #1
 80063ce:	d1c0      	bne.n	8006352 <_printf_float+0x316>
 80063d0:	e68f      	b.n	80060f2 <_printf_float+0xb6>
 80063d2:	9a06      	ldr	r2, [sp, #24]
 80063d4:	464b      	mov	r3, r9
 80063d6:	4442      	add	r2, r8
 80063d8:	4631      	mov	r1, r6
 80063da:	4628      	mov	r0, r5
 80063dc:	47b8      	blx	r7
 80063de:	3001      	adds	r0, #1
 80063e0:	d1c3      	bne.n	800636a <_printf_float+0x32e>
 80063e2:	e686      	b.n	80060f2 <_printf_float+0xb6>
 80063e4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80063e8:	f1ba 0f01 	cmp.w	sl, #1
 80063ec:	dc01      	bgt.n	80063f2 <_printf_float+0x3b6>
 80063ee:	07db      	lsls	r3, r3, #31
 80063f0:	d536      	bpl.n	8006460 <_printf_float+0x424>
 80063f2:	2301      	movs	r3, #1
 80063f4:	4642      	mov	r2, r8
 80063f6:	4631      	mov	r1, r6
 80063f8:	4628      	mov	r0, r5
 80063fa:	47b8      	blx	r7
 80063fc:	3001      	adds	r0, #1
 80063fe:	f43f ae78 	beq.w	80060f2 <_printf_float+0xb6>
 8006402:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006406:	4631      	mov	r1, r6
 8006408:	4628      	mov	r0, r5
 800640a:	47b8      	blx	r7
 800640c:	3001      	adds	r0, #1
 800640e:	f43f ae70 	beq.w	80060f2 <_printf_float+0xb6>
 8006412:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006416:	2200      	movs	r2, #0
 8006418:	2300      	movs	r3, #0
 800641a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800641e:	f7fa fb73 	bl	8000b08 <__aeabi_dcmpeq>
 8006422:	b9c0      	cbnz	r0, 8006456 <_printf_float+0x41a>
 8006424:	4653      	mov	r3, sl
 8006426:	f108 0201 	add.w	r2, r8, #1
 800642a:	4631      	mov	r1, r6
 800642c:	4628      	mov	r0, r5
 800642e:	47b8      	blx	r7
 8006430:	3001      	adds	r0, #1
 8006432:	d10c      	bne.n	800644e <_printf_float+0x412>
 8006434:	e65d      	b.n	80060f2 <_printf_float+0xb6>
 8006436:	2301      	movs	r3, #1
 8006438:	465a      	mov	r2, fp
 800643a:	4631      	mov	r1, r6
 800643c:	4628      	mov	r0, r5
 800643e:	47b8      	blx	r7
 8006440:	3001      	adds	r0, #1
 8006442:	f43f ae56 	beq.w	80060f2 <_printf_float+0xb6>
 8006446:	f108 0801 	add.w	r8, r8, #1
 800644a:	45d0      	cmp	r8, sl
 800644c:	dbf3      	blt.n	8006436 <_printf_float+0x3fa>
 800644e:	464b      	mov	r3, r9
 8006450:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006454:	e6df      	b.n	8006216 <_printf_float+0x1da>
 8006456:	f04f 0800 	mov.w	r8, #0
 800645a:	f104 0b1a 	add.w	fp, r4, #26
 800645e:	e7f4      	b.n	800644a <_printf_float+0x40e>
 8006460:	2301      	movs	r3, #1
 8006462:	4642      	mov	r2, r8
 8006464:	e7e1      	b.n	800642a <_printf_float+0x3ee>
 8006466:	2301      	movs	r3, #1
 8006468:	464a      	mov	r2, r9
 800646a:	4631      	mov	r1, r6
 800646c:	4628      	mov	r0, r5
 800646e:	47b8      	blx	r7
 8006470:	3001      	adds	r0, #1
 8006472:	f43f ae3e 	beq.w	80060f2 <_printf_float+0xb6>
 8006476:	f108 0801 	add.w	r8, r8, #1
 800647a:	68e3      	ldr	r3, [r4, #12]
 800647c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800647e:	1a5b      	subs	r3, r3, r1
 8006480:	4543      	cmp	r3, r8
 8006482:	dcf0      	bgt.n	8006466 <_printf_float+0x42a>
 8006484:	e6fc      	b.n	8006280 <_printf_float+0x244>
 8006486:	f04f 0800 	mov.w	r8, #0
 800648a:	f104 0919 	add.w	r9, r4, #25
 800648e:	e7f4      	b.n	800647a <_printf_float+0x43e>

08006490 <_printf_common>:
 8006490:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006494:	4616      	mov	r6, r2
 8006496:	4698      	mov	r8, r3
 8006498:	688a      	ldr	r2, [r1, #8]
 800649a:	690b      	ldr	r3, [r1, #16]
 800649c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80064a0:	4293      	cmp	r3, r2
 80064a2:	bfb8      	it	lt
 80064a4:	4613      	movlt	r3, r2
 80064a6:	6033      	str	r3, [r6, #0]
 80064a8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80064ac:	4607      	mov	r7, r0
 80064ae:	460c      	mov	r4, r1
 80064b0:	b10a      	cbz	r2, 80064b6 <_printf_common+0x26>
 80064b2:	3301      	adds	r3, #1
 80064b4:	6033      	str	r3, [r6, #0]
 80064b6:	6823      	ldr	r3, [r4, #0]
 80064b8:	0699      	lsls	r1, r3, #26
 80064ba:	bf42      	ittt	mi
 80064bc:	6833      	ldrmi	r3, [r6, #0]
 80064be:	3302      	addmi	r3, #2
 80064c0:	6033      	strmi	r3, [r6, #0]
 80064c2:	6825      	ldr	r5, [r4, #0]
 80064c4:	f015 0506 	ands.w	r5, r5, #6
 80064c8:	d106      	bne.n	80064d8 <_printf_common+0x48>
 80064ca:	f104 0a19 	add.w	sl, r4, #25
 80064ce:	68e3      	ldr	r3, [r4, #12]
 80064d0:	6832      	ldr	r2, [r6, #0]
 80064d2:	1a9b      	subs	r3, r3, r2
 80064d4:	42ab      	cmp	r3, r5
 80064d6:	dc26      	bgt.n	8006526 <_printf_common+0x96>
 80064d8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80064dc:	6822      	ldr	r2, [r4, #0]
 80064de:	3b00      	subs	r3, #0
 80064e0:	bf18      	it	ne
 80064e2:	2301      	movne	r3, #1
 80064e4:	0692      	lsls	r2, r2, #26
 80064e6:	d42b      	bmi.n	8006540 <_printf_common+0xb0>
 80064e8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80064ec:	4641      	mov	r1, r8
 80064ee:	4638      	mov	r0, r7
 80064f0:	47c8      	blx	r9
 80064f2:	3001      	adds	r0, #1
 80064f4:	d01e      	beq.n	8006534 <_printf_common+0xa4>
 80064f6:	6823      	ldr	r3, [r4, #0]
 80064f8:	6922      	ldr	r2, [r4, #16]
 80064fa:	f003 0306 	and.w	r3, r3, #6
 80064fe:	2b04      	cmp	r3, #4
 8006500:	bf02      	ittt	eq
 8006502:	68e5      	ldreq	r5, [r4, #12]
 8006504:	6833      	ldreq	r3, [r6, #0]
 8006506:	1aed      	subeq	r5, r5, r3
 8006508:	68a3      	ldr	r3, [r4, #8]
 800650a:	bf0c      	ite	eq
 800650c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006510:	2500      	movne	r5, #0
 8006512:	4293      	cmp	r3, r2
 8006514:	bfc4      	itt	gt
 8006516:	1a9b      	subgt	r3, r3, r2
 8006518:	18ed      	addgt	r5, r5, r3
 800651a:	2600      	movs	r6, #0
 800651c:	341a      	adds	r4, #26
 800651e:	42b5      	cmp	r5, r6
 8006520:	d11a      	bne.n	8006558 <_printf_common+0xc8>
 8006522:	2000      	movs	r0, #0
 8006524:	e008      	b.n	8006538 <_printf_common+0xa8>
 8006526:	2301      	movs	r3, #1
 8006528:	4652      	mov	r2, sl
 800652a:	4641      	mov	r1, r8
 800652c:	4638      	mov	r0, r7
 800652e:	47c8      	blx	r9
 8006530:	3001      	adds	r0, #1
 8006532:	d103      	bne.n	800653c <_printf_common+0xac>
 8006534:	f04f 30ff 	mov.w	r0, #4294967295
 8006538:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800653c:	3501      	adds	r5, #1
 800653e:	e7c6      	b.n	80064ce <_printf_common+0x3e>
 8006540:	18e1      	adds	r1, r4, r3
 8006542:	1c5a      	adds	r2, r3, #1
 8006544:	2030      	movs	r0, #48	@ 0x30
 8006546:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800654a:	4422      	add	r2, r4
 800654c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006550:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006554:	3302      	adds	r3, #2
 8006556:	e7c7      	b.n	80064e8 <_printf_common+0x58>
 8006558:	2301      	movs	r3, #1
 800655a:	4622      	mov	r2, r4
 800655c:	4641      	mov	r1, r8
 800655e:	4638      	mov	r0, r7
 8006560:	47c8      	blx	r9
 8006562:	3001      	adds	r0, #1
 8006564:	d0e6      	beq.n	8006534 <_printf_common+0xa4>
 8006566:	3601      	adds	r6, #1
 8006568:	e7d9      	b.n	800651e <_printf_common+0x8e>
	...

0800656c <_printf_i>:
 800656c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006570:	7e0f      	ldrb	r7, [r1, #24]
 8006572:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006574:	2f78      	cmp	r7, #120	@ 0x78
 8006576:	4691      	mov	r9, r2
 8006578:	4680      	mov	r8, r0
 800657a:	460c      	mov	r4, r1
 800657c:	469a      	mov	sl, r3
 800657e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006582:	d807      	bhi.n	8006594 <_printf_i+0x28>
 8006584:	2f62      	cmp	r7, #98	@ 0x62
 8006586:	d80a      	bhi.n	800659e <_printf_i+0x32>
 8006588:	2f00      	cmp	r7, #0
 800658a:	f000 80d1 	beq.w	8006730 <_printf_i+0x1c4>
 800658e:	2f58      	cmp	r7, #88	@ 0x58
 8006590:	f000 80b8 	beq.w	8006704 <_printf_i+0x198>
 8006594:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006598:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800659c:	e03a      	b.n	8006614 <_printf_i+0xa8>
 800659e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80065a2:	2b15      	cmp	r3, #21
 80065a4:	d8f6      	bhi.n	8006594 <_printf_i+0x28>
 80065a6:	a101      	add	r1, pc, #4	@ (adr r1, 80065ac <_printf_i+0x40>)
 80065a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80065ac:	08006605 	.word	0x08006605
 80065b0:	08006619 	.word	0x08006619
 80065b4:	08006595 	.word	0x08006595
 80065b8:	08006595 	.word	0x08006595
 80065bc:	08006595 	.word	0x08006595
 80065c0:	08006595 	.word	0x08006595
 80065c4:	08006619 	.word	0x08006619
 80065c8:	08006595 	.word	0x08006595
 80065cc:	08006595 	.word	0x08006595
 80065d0:	08006595 	.word	0x08006595
 80065d4:	08006595 	.word	0x08006595
 80065d8:	08006717 	.word	0x08006717
 80065dc:	08006643 	.word	0x08006643
 80065e0:	080066d1 	.word	0x080066d1
 80065e4:	08006595 	.word	0x08006595
 80065e8:	08006595 	.word	0x08006595
 80065ec:	08006739 	.word	0x08006739
 80065f0:	08006595 	.word	0x08006595
 80065f4:	08006643 	.word	0x08006643
 80065f8:	08006595 	.word	0x08006595
 80065fc:	08006595 	.word	0x08006595
 8006600:	080066d9 	.word	0x080066d9
 8006604:	6833      	ldr	r3, [r6, #0]
 8006606:	1d1a      	adds	r2, r3, #4
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	6032      	str	r2, [r6, #0]
 800660c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006610:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006614:	2301      	movs	r3, #1
 8006616:	e09c      	b.n	8006752 <_printf_i+0x1e6>
 8006618:	6833      	ldr	r3, [r6, #0]
 800661a:	6820      	ldr	r0, [r4, #0]
 800661c:	1d19      	adds	r1, r3, #4
 800661e:	6031      	str	r1, [r6, #0]
 8006620:	0606      	lsls	r6, r0, #24
 8006622:	d501      	bpl.n	8006628 <_printf_i+0xbc>
 8006624:	681d      	ldr	r5, [r3, #0]
 8006626:	e003      	b.n	8006630 <_printf_i+0xc4>
 8006628:	0645      	lsls	r5, r0, #25
 800662a:	d5fb      	bpl.n	8006624 <_printf_i+0xb8>
 800662c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006630:	2d00      	cmp	r5, #0
 8006632:	da03      	bge.n	800663c <_printf_i+0xd0>
 8006634:	232d      	movs	r3, #45	@ 0x2d
 8006636:	426d      	negs	r5, r5
 8006638:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800663c:	4858      	ldr	r0, [pc, #352]	@ (80067a0 <_printf_i+0x234>)
 800663e:	230a      	movs	r3, #10
 8006640:	e011      	b.n	8006666 <_printf_i+0xfa>
 8006642:	6821      	ldr	r1, [r4, #0]
 8006644:	6833      	ldr	r3, [r6, #0]
 8006646:	0608      	lsls	r0, r1, #24
 8006648:	f853 5b04 	ldr.w	r5, [r3], #4
 800664c:	d402      	bmi.n	8006654 <_printf_i+0xe8>
 800664e:	0649      	lsls	r1, r1, #25
 8006650:	bf48      	it	mi
 8006652:	b2ad      	uxthmi	r5, r5
 8006654:	2f6f      	cmp	r7, #111	@ 0x6f
 8006656:	4852      	ldr	r0, [pc, #328]	@ (80067a0 <_printf_i+0x234>)
 8006658:	6033      	str	r3, [r6, #0]
 800665a:	bf14      	ite	ne
 800665c:	230a      	movne	r3, #10
 800665e:	2308      	moveq	r3, #8
 8006660:	2100      	movs	r1, #0
 8006662:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006666:	6866      	ldr	r6, [r4, #4]
 8006668:	60a6      	str	r6, [r4, #8]
 800666a:	2e00      	cmp	r6, #0
 800666c:	db05      	blt.n	800667a <_printf_i+0x10e>
 800666e:	6821      	ldr	r1, [r4, #0]
 8006670:	432e      	orrs	r6, r5
 8006672:	f021 0104 	bic.w	r1, r1, #4
 8006676:	6021      	str	r1, [r4, #0]
 8006678:	d04b      	beq.n	8006712 <_printf_i+0x1a6>
 800667a:	4616      	mov	r6, r2
 800667c:	fbb5 f1f3 	udiv	r1, r5, r3
 8006680:	fb03 5711 	mls	r7, r3, r1, r5
 8006684:	5dc7      	ldrb	r7, [r0, r7]
 8006686:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800668a:	462f      	mov	r7, r5
 800668c:	42bb      	cmp	r3, r7
 800668e:	460d      	mov	r5, r1
 8006690:	d9f4      	bls.n	800667c <_printf_i+0x110>
 8006692:	2b08      	cmp	r3, #8
 8006694:	d10b      	bne.n	80066ae <_printf_i+0x142>
 8006696:	6823      	ldr	r3, [r4, #0]
 8006698:	07df      	lsls	r7, r3, #31
 800669a:	d508      	bpl.n	80066ae <_printf_i+0x142>
 800669c:	6923      	ldr	r3, [r4, #16]
 800669e:	6861      	ldr	r1, [r4, #4]
 80066a0:	4299      	cmp	r1, r3
 80066a2:	bfde      	ittt	le
 80066a4:	2330      	movle	r3, #48	@ 0x30
 80066a6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80066aa:	f106 36ff 	addle.w	r6, r6, #4294967295
 80066ae:	1b92      	subs	r2, r2, r6
 80066b0:	6122      	str	r2, [r4, #16]
 80066b2:	f8cd a000 	str.w	sl, [sp]
 80066b6:	464b      	mov	r3, r9
 80066b8:	aa03      	add	r2, sp, #12
 80066ba:	4621      	mov	r1, r4
 80066bc:	4640      	mov	r0, r8
 80066be:	f7ff fee7 	bl	8006490 <_printf_common>
 80066c2:	3001      	adds	r0, #1
 80066c4:	d14a      	bne.n	800675c <_printf_i+0x1f0>
 80066c6:	f04f 30ff 	mov.w	r0, #4294967295
 80066ca:	b004      	add	sp, #16
 80066cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066d0:	6823      	ldr	r3, [r4, #0]
 80066d2:	f043 0320 	orr.w	r3, r3, #32
 80066d6:	6023      	str	r3, [r4, #0]
 80066d8:	4832      	ldr	r0, [pc, #200]	@ (80067a4 <_printf_i+0x238>)
 80066da:	2778      	movs	r7, #120	@ 0x78
 80066dc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80066e0:	6823      	ldr	r3, [r4, #0]
 80066e2:	6831      	ldr	r1, [r6, #0]
 80066e4:	061f      	lsls	r7, r3, #24
 80066e6:	f851 5b04 	ldr.w	r5, [r1], #4
 80066ea:	d402      	bmi.n	80066f2 <_printf_i+0x186>
 80066ec:	065f      	lsls	r7, r3, #25
 80066ee:	bf48      	it	mi
 80066f0:	b2ad      	uxthmi	r5, r5
 80066f2:	6031      	str	r1, [r6, #0]
 80066f4:	07d9      	lsls	r1, r3, #31
 80066f6:	bf44      	itt	mi
 80066f8:	f043 0320 	orrmi.w	r3, r3, #32
 80066fc:	6023      	strmi	r3, [r4, #0]
 80066fe:	b11d      	cbz	r5, 8006708 <_printf_i+0x19c>
 8006700:	2310      	movs	r3, #16
 8006702:	e7ad      	b.n	8006660 <_printf_i+0xf4>
 8006704:	4826      	ldr	r0, [pc, #152]	@ (80067a0 <_printf_i+0x234>)
 8006706:	e7e9      	b.n	80066dc <_printf_i+0x170>
 8006708:	6823      	ldr	r3, [r4, #0]
 800670a:	f023 0320 	bic.w	r3, r3, #32
 800670e:	6023      	str	r3, [r4, #0]
 8006710:	e7f6      	b.n	8006700 <_printf_i+0x194>
 8006712:	4616      	mov	r6, r2
 8006714:	e7bd      	b.n	8006692 <_printf_i+0x126>
 8006716:	6833      	ldr	r3, [r6, #0]
 8006718:	6825      	ldr	r5, [r4, #0]
 800671a:	6961      	ldr	r1, [r4, #20]
 800671c:	1d18      	adds	r0, r3, #4
 800671e:	6030      	str	r0, [r6, #0]
 8006720:	062e      	lsls	r6, r5, #24
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	d501      	bpl.n	800672a <_printf_i+0x1be>
 8006726:	6019      	str	r1, [r3, #0]
 8006728:	e002      	b.n	8006730 <_printf_i+0x1c4>
 800672a:	0668      	lsls	r0, r5, #25
 800672c:	d5fb      	bpl.n	8006726 <_printf_i+0x1ba>
 800672e:	8019      	strh	r1, [r3, #0]
 8006730:	2300      	movs	r3, #0
 8006732:	6123      	str	r3, [r4, #16]
 8006734:	4616      	mov	r6, r2
 8006736:	e7bc      	b.n	80066b2 <_printf_i+0x146>
 8006738:	6833      	ldr	r3, [r6, #0]
 800673a:	1d1a      	adds	r2, r3, #4
 800673c:	6032      	str	r2, [r6, #0]
 800673e:	681e      	ldr	r6, [r3, #0]
 8006740:	6862      	ldr	r2, [r4, #4]
 8006742:	2100      	movs	r1, #0
 8006744:	4630      	mov	r0, r6
 8006746:	f7f9 fd63 	bl	8000210 <memchr>
 800674a:	b108      	cbz	r0, 8006750 <_printf_i+0x1e4>
 800674c:	1b80      	subs	r0, r0, r6
 800674e:	6060      	str	r0, [r4, #4]
 8006750:	6863      	ldr	r3, [r4, #4]
 8006752:	6123      	str	r3, [r4, #16]
 8006754:	2300      	movs	r3, #0
 8006756:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800675a:	e7aa      	b.n	80066b2 <_printf_i+0x146>
 800675c:	6923      	ldr	r3, [r4, #16]
 800675e:	4632      	mov	r2, r6
 8006760:	4649      	mov	r1, r9
 8006762:	4640      	mov	r0, r8
 8006764:	47d0      	blx	sl
 8006766:	3001      	adds	r0, #1
 8006768:	d0ad      	beq.n	80066c6 <_printf_i+0x15a>
 800676a:	6823      	ldr	r3, [r4, #0]
 800676c:	079b      	lsls	r3, r3, #30
 800676e:	d413      	bmi.n	8006798 <_printf_i+0x22c>
 8006770:	68e0      	ldr	r0, [r4, #12]
 8006772:	9b03      	ldr	r3, [sp, #12]
 8006774:	4298      	cmp	r0, r3
 8006776:	bfb8      	it	lt
 8006778:	4618      	movlt	r0, r3
 800677a:	e7a6      	b.n	80066ca <_printf_i+0x15e>
 800677c:	2301      	movs	r3, #1
 800677e:	4632      	mov	r2, r6
 8006780:	4649      	mov	r1, r9
 8006782:	4640      	mov	r0, r8
 8006784:	47d0      	blx	sl
 8006786:	3001      	adds	r0, #1
 8006788:	d09d      	beq.n	80066c6 <_printf_i+0x15a>
 800678a:	3501      	adds	r5, #1
 800678c:	68e3      	ldr	r3, [r4, #12]
 800678e:	9903      	ldr	r1, [sp, #12]
 8006790:	1a5b      	subs	r3, r3, r1
 8006792:	42ab      	cmp	r3, r5
 8006794:	dcf2      	bgt.n	800677c <_printf_i+0x210>
 8006796:	e7eb      	b.n	8006770 <_printf_i+0x204>
 8006798:	2500      	movs	r5, #0
 800679a:	f104 0619 	add.w	r6, r4, #25
 800679e:	e7f5      	b.n	800678c <_printf_i+0x220>
 80067a0:	08008fca 	.word	0x08008fca
 80067a4:	08008fdb 	.word	0x08008fdb

080067a8 <std>:
 80067a8:	2300      	movs	r3, #0
 80067aa:	b510      	push	{r4, lr}
 80067ac:	4604      	mov	r4, r0
 80067ae:	e9c0 3300 	strd	r3, r3, [r0]
 80067b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80067b6:	6083      	str	r3, [r0, #8]
 80067b8:	8181      	strh	r1, [r0, #12]
 80067ba:	6643      	str	r3, [r0, #100]	@ 0x64
 80067bc:	81c2      	strh	r2, [r0, #14]
 80067be:	6183      	str	r3, [r0, #24]
 80067c0:	4619      	mov	r1, r3
 80067c2:	2208      	movs	r2, #8
 80067c4:	305c      	adds	r0, #92	@ 0x5c
 80067c6:	f000 f92a 	bl	8006a1e <memset>
 80067ca:	4b0d      	ldr	r3, [pc, #52]	@ (8006800 <std+0x58>)
 80067cc:	6263      	str	r3, [r4, #36]	@ 0x24
 80067ce:	4b0d      	ldr	r3, [pc, #52]	@ (8006804 <std+0x5c>)
 80067d0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80067d2:	4b0d      	ldr	r3, [pc, #52]	@ (8006808 <std+0x60>)
 80067d4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80067d6:	4b0d      	ldr	r3, [pc, #52]	@ (800680c <std+0x64>)
 80067d8:	6323      	str	r3, [r4, #48]	@ 0x30
 80067da:	4b0d      	ldr	r3, [pc, #52]	@ (8006810 <std+0x68>)
 80067dc:	6224      	str	r4, [r4, #32]
 80067de:	429c      	cmp	r4, r3
 80067e0:	d006      	beq.n	80067f0 <std+0x48>
 80067e2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80067e6:	4294      	cmp	r4, r2
 80067e8:	d002      	beq.n	80067f0 <std+0x48>
 80067ea:	33d0      	adds	r3, #208	@ 0xd0
 80067ec:	429c      	cmp	r4, r3
 80067ee:	d105      	bne.n	80067fc <std+0x54>
 80067f0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80067f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067f8:	f000 b98e 	b.w	8006b18 <__retarget_lock_init_recursive>
 80067fc:	bd10      	pop	{r4, pc}
 80067fe:	bf00      	nop
 8006800:	08006999 	.word	0x08006999
 8006804:	080069bb 	.word	0x080069bb
 8006808:	080069f3 	.word	0x080069f3
 800680c:	08006a17 	.word	0x08006a17
 8006810:	20000384 	.word	0x20000384

08006814 <stdio_exit_handler>:
 8006814:	4a02      	ldr	r2, [pc, #8]	@ (8006820 <stdio_exit_handler+0xc>)
 8006816:	4903      	ldr	r1, [pc, #12]	@ (8006824 <stdio_exit_handler+0x10>)
 8006818:	4803      	ldr	r0, [pc, #12]	@ (8006828 <stdio_exit_handler+0x14>)
 800681a:	f000 b869 	b.w	80068f0 <_fwalk_sglue>
 800681e:	bf00      	nop
 8006820:	2000000c 	.word	0x2000000c
 8006824:	0800847d 	.word	0x0800847d
 8006828:	2000001c 	.word	0x2000001c

0800682c <cleanup_stdio>:
 800682c:	6841      	ldr	r1, [r0, #4]
 800682e:	4b0c      	ldr	r3, [pc, #48]	@ (8006860 <cleanup_stdio+0x34>)
 8006830:	4299      	cmp	r1, r3
 8006832:	b510      	push	{r4, lr}
 8006834:	4604      	mov	r4, r0
 8006836:	d001      	beq.n	800683c <cleanup_stdio+0x10>
 8006838:	f001 fe20 	bl	800847c <_fflush_r>
 800683c:	68a1      	ldr	r1, [r4, #8]
 800683e:	4b09      	ldr	r3, [pc, #36]	@ (8006864 <cleanup_stdio+0x38>)
 8006840:	4299      	cmp	r1, r3
 8006842:	d002      	beq.n	800684a <cleanup_stdio+0x1e>
 8006844:	4620      	mov	r0, r4
 8006846:	f001 fe19 	bl	800847c <_fflush_r>
 800684a:	68e1      	ldr	r1, [r4, #12]
 800684c:	4b06      	ldr	r3, [pc, #24]	@ (8006868 <cleanup_stdio+0x3c>)
 800684e:	4299      	cmp	r1, r3
 8006850:	d004      	beq.n	800685c <cleanup_stdio+0x30>
 8006852:	4620      	mov	r0, r4
 8006854:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006858:	f001 be10 	b.w	800847c <_fflush_r>
 800685c:	bd10      	pop	{r4, pc}
 800685e:	bf00      	nop
 8006860:	20000384 	.word	0x20000384
 8006864:	200003ec 	.word	0x200003ec
 8006868:	20000454 	.word	0x20000454

0800686c <global_stdio_init.part.0>:
 800686c:	b510      	push	{r4, lr}
 800686e:	4b0b      	ldr	r3, [pc, #44]	@ (800689c <global_stdio_init.part.0+0x30>)
 8006870:	4c0b      	ldr	r4, [pc, #44]	@ (80068a0 <global_stdio_init.part.0+0x34>)
 8006872:	4a0c      	ldr	r2, [pc, #48]	@ (80068a4 <global_stdio_init.part.0+0x38>)
 8006874:	601a      	str	r2, [r3, #0]
 8006876:	4620      	mov	r0, r4
 8006878:	2200      	movs	r2, #0
 800687a:	2104      	movs	r1, #4
 800687c:	f7ff ff94 	bl	80067a8 <std>
 8006880:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006884:	2201      	movs	r2, #1
 8006886:	2109      	movs	r1, #9
 8006888:	f7ff ff8e 	bl	80067a8 <std>
 800688c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006890:	2202      	movs	r2, #2
 8006892:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006896:	2112      	movs	r1, #18
 8006898:	f7ff bf86 	b.w	80067a8 <std>
 800689c:	200004bc 	.word	0x200004bc
 80068a0:	20000384 	.word	0x20000384
 80068a4:	08006815 	.word	0x08006815

080068a8 <__sfp_lock_acquire>:
 80068a8:	4801      	ldr	r0, [pc, #4]	@ (80068b0 <__sfp_lock_acquire+0x8>)
 80068aa:	f000 b936 	b.w	8006b1a <__retarget_lock_acquire_recursive>
 80068ae:	bf00      	nop
 80068b0:	200004c5 	.word	0x200004c5

080068b4 <__sfp_lock_release>:
 80068b4:	4801      	ldr	r0, [pc, #4]	@ (80068bc <__sfp_lock_release+0x8>)
 80068b6:	f000 b931 	b.w	8006b1c <__retarget_lock_release_recursive>
 80068ba:	bf00      	nop
 80068bc:	200004c5 	.word	0x200004c5

080068c0 <__sinit>:
 80068c0:	b510      	push	{r4, lr}
 80068c2:	4604      	mov	r4, r0
 80068c4:	f7ff fff0 	bl	80068a8 <__sfp_lock_acquire>
 80068c8:	6a23      	ldr	r3, [r4, #32]
 80068ca:	b11b      	cbz	r3, 80068d4 <__sinit+0x14>
 80068cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068d0:	f7ff bff0 	b.w	80068b4 <__sfp_lock_release>
 80068d4:	4b04      	ldr	r3, [pc, #16]	@ (80068e8 <__sinit+0x28>)
 80068d6:	6223      	str	r3, [r4, #32]
 80068d8:	4b04      	ldr	r3, [pc, #16]	@ (80068ec <__sinit+0x2c>)
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d1f5      	bne.n	80068cc <__sinit+0xc>
 80068e0:	f7ff ffc4 	bl	800686c <global_stdio_init.part.0>
 80068e4:	e7f2      	b.n	80068cc <__sinit+0xc>
 80068e6:	bf00      	nop
 80068e8:	0800682d 	.word	0x0800682d
 80068ec:	200004bc 	.word	0x200004bc

080068f0 <_fwalk_sglue>:
 80068f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80068f4:	4607      	mov	r7, r0
 80068f6:	4688      	mov	r8, r1
 80068f8:	4614      	mov	r4, r2
 80068fa:	2600      	movs	r6, #0
 80068fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006900:	f1b9 0901 	subs.w	r9, r9, #1
 8006904:	d505      	bpl.n	8006912 <_fwalk_sglue+0x22>
 8006906:	6824      	ldr	r4, [r4, #0]
 8006908:	2c00      	cmp	r4, #0
 800690a:	d1f7      	bne.n	80068fc <_fwalk_sglue+0xc>
 800690c:	4630      	mov	r0, r6
 800690e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006912:	89ab      	ldrh	r3, [r5, #12]
 8006914:	2b01      	cmp	r3, #1
 8006916:	d907      	bls.n	8006928 <_fwalk_sglue+0x38>
 8006918:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800691c:	3301      	adds	r3, #1
 800691e:	d003      	beq.n	8006928 <_fwalk_sglue+0x38>
 8006920:	4629      	mov	r1, r5
 8006922:	4638      	mov	r0, r7
 8006924:	47c0      	blx	r8
 8006926:	4306      	orrs	r6, r0
 8006928:	3568      	adds	r5, #104	@ 0x68
 800692a:	e7e9      	b.n	8006900 <_fwalk_sglue+0x10>

0800692c <sniprintf>:
 800692c:	b40c      	push	{r2, r3}
 800692e:	b530      	push	{r4, r5, lr}
 8006930:	4b18      	ldr	r3, [pc, #96]	@ (8006994 <sniprintf+0x68>)
 8006932:	1e0c      	subs	r4, r1, #0
 8006934:	681d      	ldr	r5, [r3, #0]
 8006936:	b09d      	sub	sp, #116	@ 0x74
 8006938:	da08      	bge.n	800694c <sniprintf+0x20>
 800693a:	238b      	movs	r3, #139	@ 0x8b
 800693c:	602b      	str	r3, [r5, #0]
 800693e:	f04f 30ff 	mov.w	r0, #4294967295
 8006942:	b01d      	add	sp, #116	@ 0x74
 8006944:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006948:	b002      	add	sp, #8
 800694a:	4770      	bx	lr
 800694c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006950:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006954:	f04f 0300 	mov.w	r3, #0
 8006958:	931b      	str	r3, [sp, #108]	@ 0x6c
 800695a:	bf14      	ite	ne
 800695c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006960:	4623      	moveq	r3, r4
 8006962:	9304      	str	r3, [sp, #16]
 8006964:	9307      	str	r3, [sp, #28]
 8006966:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800696a:	9002      	str	r0, [sp, #8]
 800696c:	9006      	str	r0, [sp, #24]
 800696e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006972:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006974:	ab21      	add	r3, sp, #132	@ 0x84
 8006976:	a902      	add	r1, sp, #8
 8006978:	4628      	mov	r0, r5
 800697a:	9301      	str	r3, [sp, #4]
 800697c:	f001 fbfe 	bl	800817c <_svfiprintf_r>
 8006980:	1c43      	adds	r3, r0, #1
 8006982:	bfbc      	itt	lt
 8006984:	238b      	movlt	r3, #139	@ 0x8b
 8006986:	602b      	strlt	r3, [r5, #0]
 8006988:	2c00      	cmp	r4, #0
 800698a:	d0da      	beq.n	8006942 <sniprintf+0x16>
 800698c:	9b02      	ldr	r3, [sp, #8]
 800698e:	2200      	movs	r2, #0
 8006990:	701a      	strb	r2, [r3, #0]
 8006992:	e7d6      	b.n	8006942 <sniprintf+0x16>
 8006994:	20000018 	.word	0x20000018

08006998 <__sread>:
 8006998:	b510      	push	{r4, lr}
 800699a:	460c      	mov	r4, r1
 800699c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069a0:	f000 f86c 	bl	8006a7c <_read_r>
 80069a4:	2800      	cmp	r0, #0
 80069a6:	bfab      	itete	ge
 80069a8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80069aa:	89a3      	ldrhlt	r3, [r4, #12]
 80069ac:	181b      	addge	r3, r3, r0
 80069ae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80069b2:	bfac      	ite	ge
 80069b4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80069b6:	81a3      	strhlt	r3, [r4, #12]
 80069b8:	bd10      	pop	{r4, pc}

080069ba <__swrite>:
 80069ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069be:	461f      	mov	r7, r3
 80069c0:	898b      	ldrh	r3, [r1, #12]
 80069c2:	05db      	lsls	r3, r3, #23
 80069c4:	4605      	mov	r5, r0
 80069c6:	460c      	mov	r4, r1
 80069c8:	4616      	mov	r6, r2
 80069ca:	d505      	bpl.n	80069d8 <__swrite+0x1e>
 80069cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069d0:	2302      	movs	r3, #2
 80069d2:	2200      	movs	r2, #0
 80069d4:	f000 f840 	bl	8006a58 <_lseek_r>
 80069d8:	89a3      	ldrh	r3, [r4, #12]
 80069da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80069de:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80069e2:	81a3      	strh	r3, [r4, #12]
 80069e4:	4632      	mov	r2, r6
 80069e6:	463b      	mov	r3, r7
 80069e8:	4628      	mov	r0, r5
 80069ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80069ee:	f000 b857 	b.w	8006aa0 <_write_r>

080069f2 <__sseek>:
 80069f2:	b510      	push	{r4, lr}
 80069f4:	460c      	mov	r4, r1
 80069f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069fa:	f000 f82d 	bl	8006a58 <_lseek_r>
 80069fe:	1c43      	adds	r3, r0, #1
 8006a00:	89a3      	ldrh	r3, [r4, #12]
 8006a02:	bf15      	itete	ne
 8006a04:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006a06:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006a0a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006a0e:	81a3      	strheq	r3, [r4, #12]
 8006a10:	bf18      	it	ne
 8006a12:	81a3      	strhne	r3, [r4, #12]
 8006a14:	bd10      	pop	{r4, pc}

08006a16 <__sclose>:
 8006a16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a1a:	f000 b80d 	b.w	8006a38 <_close_r>

08006a1e <memset>:
 8006a1e:	4402      	add	r2, r0
 8006a20:	4603      	mov	r3, r0
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d100      	bne.n	8006a28 <memset+0xa>
 8006a26:	4770      	bx	lr
 8006a28:	f803 1b01 	strb.w	r1, [r3], #1
 8006a2c:	e7f9      	b.n	8006a22 <memset+0x4>
	...

08006a30 <_localeconv_r>:
 8006a30:	4800      	ldr	r0, [pc, #0]	@ (8006a34 <_localeconv_r+0x4>)
 8006a32:	4770      	bx	lr
 8006a34:	20000158 	.word	0x20000158

08006a38 <_close_r>:
 8006a38:	b538      	push	{r3, r4, r5, lr}
 8006a3a:	4d06      	ldr	r5, [pc, #24]	@ (8006a54 <_close_r+0x1c>)
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	4604      	mov	r4, r0
 8006a40:	4608      	mov	r0, r1
 8006a42:	602b      	str	r3, [r5, #0]
 8006a44:	f7fb fca0 	bl	8002388 <_close>
 8006a48:	1c43      	adds	r3, r0, #1
 8006a4a:	d102      	bne.n	8006a52 <_close_r+0x1a>
 8006a4c:	682b      	ldr	r3, [r5, #0]
 8006a4e:	b103      	cbz	r3, 8006a52 <_close_r+0x1a>
 8006a50:	6023      	str	r3, [r4, #0]
 8006a52:	bd38      	pop	{r3, r4, r5, pc}
 8006a54:	200004c0 	.word	0x200004c0

08006a58 <_lseek_r>:
 8006a58:	b538      	push	{r3, r4, r5, lr}
 8006a5a:	4d07      	ldr	r5, [pc, #28]	@ (8006a78 <_lseek_r+0x20>)
 8006a5c:	4604      	mov	r4, r0
 8006a5e:	4608      	mov	r0, r1
 8006a60:	4611      	mov	r1, r2
 8006a62:	2200      	movs	r2, #0
 8006a64:	602a      	str	r2, [r5, #0]
 8006a66:	461a      	mov	r2, r3
 8006a68:	f7fb fcb5 	bl	80023d6 <_lseek>
 8006a6c:	1c43      	adds	r3, r0, #1
 8006a6e:	d102      	bne.n	8006a76 <_lseek_r+0x1e>
 8006a70:	682b      	ldr	r3, [r5, #0]
 8006a72:	b103      	cbz	r3, 8006a76 <_lseek_r+0x1e>
 8006a74:	6023      	str	r3, [r4, #0]
 8006a76:	bd38      	pop	{r3, r4, r5, pc}
 8006a78:	200004c0 	.word	0x200004c0

08006a7c <_read_r>:
 8006a7c:	b538      	push	{r3, r4, r5, lr}
 8006a7e:	4d07      	ldr	r5, [pc, #28]	@ (8006a9c <_read_r+0x20>)
 8006a80:	4604      	mov	r4, r0
 8006a82:	4608      	mov	r0, r1
 8006a84:	4611      	mov	r1, r2
 8006a86:	2200      	movs	r2, #0
 8006a88:	602a      	str	r2, [r5, #0]
 8006a8a:	461a      	mov	r2, r3
 8006a8c:	f7fb fc43 	bl	8002316 <_read>
 8006a90:	1c43      	adds	r3, r0, #1
 8006a92:	d102      	bne.n	8006a9a <_read_r+0x1e>
 8006a94:	682b      	ldr	r3, [r5, #0]
 8006a96:	b103      	cbz	r3, 8006a9a <_read_r+0x1e>
 8006a98:	6023      	str	r3, [r4, #0]
 8006a9a:	bd38      	pop	{r3, r4, r5, pc}
 8006a9c:	200004c0 	.word	0x200004c0

08006aa0 <_write_r>:
 8006aa0:	b538      	push	{r3, r4, r5, lr}
 8006aa2:	4d07      	ldr	r5, [pc, #28]	@ (8006ac0 <_write_r+0x20>)
 8006aa4:	4604      	mov	r4, r0
 8006aa6:	4608      	mov	r0, r1
 8006aa8:	4611      	mov	r1, r2
 8006aaa:	2200      	movs	r2, #0
 8006aac:	602a      	str	r2, [r5, #0]
 8006aae:	461a      	mov	r2, r3
 8006ab0:	f7fb fc4e 	bl	8002350 <_write>
 8006ab4:	1c43      	adds	r3, r0, #1
 8006ab6:	d102      	bne.n	8006abe <_write_r+0x1e>
 8006ab8:	682b      	ldr	r3, [r5, #0]
 8006aba:	b103      	cbz	r3, 8006abe <_write_r+0x1e>
 8006abc:	6023      	str	r3, [r4, #0]
 8006abe:	bd38      	pop	{r3, r4, r5, pc}
 8006ac0:	200004c0 	.word	0x200004c0

08006ac4 <__errno>:
 8006ac4:	4b01      	ldr	r3, [pc, #4]	@ (8006acc <__errno+0x8>)
 8006ac6:	6818      	ldr	r0, [r3, #0]
 8006ac8:	4770      	bx	lr
 8006aca:	bf00      	nop
 8006acc:	20000018 	.word	0x20000018

08006ad0 <__libc_init_array>:
 8006ad0:	b570      	push	{r4, r5, r6, lr}
 8006ad2:	4d0d      	ldr	r5, [pc, #52]	@ (8006b08 <__libc_init_array+0x38>)
 8006ad4:	4c0d      	ldr	r4, [pc, #52]	@ (8006b0c <__libc_init_array+0x3c>)
 8006ad6:	1b64      	subs	r4, r4, r5
 8006ad8:	10a4      	asrs	r4, r4, #2
 8006ada:	2600      	movs	r6, #0
 8006adc:	42a6      	cmp	r6, r4
 8006ade:	d109      	bne.n	8006af4 <__libc_init_array+0x24>
 8006ae0:	4d0b      	ldr	r5, [pc, #44]	@ (8006b10 <__libc_init_array+0x40>)
 8006ae2:	4c0c      	ldr	r4, [pc, #48]	@ (8006b14 <__libc_init_array+0x44>)
 8006ae4:	f002 fa08 	bl	8008ef8 <_init>
 8006ae8:	1b64      	subs	r4, r4, r5
 8006aea:	10a4      	asrs	r4, r4, #2
 8006aec:	2600      	movs	r6, #0
 8006aee:	42a6      	cmp	r6, r4
 8006af0:	d105      	bne.n	8006afe <__libc_init_array+0x2e>
 8006af2:	bd70      	pop	{r4, r5, r6, pc}
 8006af4:	f855 3b04 	ldr.w	r3, [r5], #4
 8006af8:	4798      	blx	r3
 8006afa:	3601      	adds	r6, #1
 8006afc:	e7ee      	b.n	8006adc <__libc_init_array+0xc>
 8006afe:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b02:	4798      	blx	r3
 8006b04:	3601      	adds	r6, #1
 8006b06:	e7f2      	b.n	8006aee <__libc_init_array+0x1e>
 8006b08:	0800936c 	.word	0x0800936c
 8006b0c:	0800936c 	.word	0x0800936c
 8006b10:	0800936c 	.word	0x0800936c
 8006b14:	08009370 	.word	0x08009370

08006b18 <__retarget_lock_init_recursive>:
 8006b18:	4770      	bx	lr

08006b1a <__retarget_lock_acquire_recursive>:
 8006b1a:	4770      	bx	lr

08006b1c <__retarget_lock_release_recursive>:
 8006b1c:	4770      	bx	lr

08006b1e <quorem>:
 8006b1e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b22:	6903      	ldr	r3, [r0, #16]
 8006b24:	690c      	ldr	r4, [r1, #16]
 8006b26:	42a3      	cmp	r3, r4
 8006b28:	4607      	mov	r7, r0
 8006b2a:	db7e      	blt.n	8006c2a <quorem+0x10c>
 8006b2c:	3c01      	subs	r4, #1
 8006b2e:	f101 0814 	add.w	r8, r1, #20
 8006b32:	00a3      	lsls	r3, r4, #2
 8006b34:	f100 0514 	add.w	r5, r0, #20
 8006b38:	9300      	str	r3, [sp, #0]
 8006b3a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006b3e:	9301      	str	r3, [sp, #4]
 8006b40:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006b44:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006b48:	3301      	adds	r3, #1
 8006b4a:	429a      	cmp	r2, r3
 8006b4c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006b50:	fbb2 f6f3 	udiv	r6, r2, r3
 8006b54:	d32e      	bcc.n	8006bb4 <quorem+0x96>
 8006b56:	f04f 0a00 	mov.w	sl, #0
 8006b5a:	46c4      	mov	ip, r8
 8006b5c:	46ae      	mov	lr, r5
 8006b5e:	46d3      	mov	fp, sl
 8006b60:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006b64:	b298      	uxth	r0, r3
 8006b66:	fb06 a000 	mla	r0, r6, r0, sl
 8006b6a:	0c02      	lsrs	r2, r0, #16
 8006b6c:	0c1b      	lsrs	r3, r3, #16
 8006b6e:	fb06 2303 	mla	r3, r6, r3, r2
 8006b72:	f8de 2000 	ldr.w	r2, [lr]
 8006b76:	b280      	uxth	r0, r0
 8006b78:	b292      	uxth	r2, r2
 8006b7a:	1a12      	subs	r2, r2, r0
 8006b7c:	445a      	add	r2, fp
 8006b7e:	f8de 0000 	ldr.w	r0, [lr]
 8006b82:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006b86:	b29b      	uxth	r3, r3
 8006b88:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006b8c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006b90:	b292      	uxth	r2, r2
 8006b92:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006b96:	45e1      	cmp	r9, ip
 8006b98:	f84e 2b04 	str.w	r2, [lr], #4
 8006b9c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006ba0:	d2de      	bcs.n	8006b60 <quorem+0x42>
 8006ba2:	9b00      	ldr	r3, [sp, #0]
 8006ba4:	58eb      	ldr	r3, [r5, r3]
 8006ba6:	b92b      	cbnz	r3, 8006bb4 <quorem+0x96>
 8006ba8:	9b01      	ldr	r3, [sp, #4]
 8006baa:	3b04      	subs	r3, #4
 8006bac:	429d      	cmp	r5, r3
 8006bae:	461a      	mov	r2, r3
 8006bb0:	d32f      	bcc.n	8006c12 <quorem+0xf4>
 8006bb2:	613c      	str	r4, [r7, #16]
 8006bb4:	4638      	mov	r0, r7
 8006bb6:	f001 f97d 	bl	8007eb4 <__mcmp>
 8006bba:	2800      	cmp	r0, #0
 8006bbc:	db25      	blt.n	8006c0a <quorem+0xec>
 8006bbe:	4629      	mov	r1, r5
 8006bc0:	2000      	movs	r0, #0
 8006bc2:	f858 2b04 	ldr.w	r2, [r8], #4
 8006bc6:	f8d1 c000 	ldr.w	ip, [r1]
 8006bca:	fa1f fe82 	uxth.w	lr, r2
 8006bce:	fa1f f38c 	uxth.w	r3, ip
 8006bd2:	eba3 030e 	sub.w	r3, r3, lr
 8006bd6:	4403      	add	r3, r0
 8006bd8:	0c12      	lsrs	r2, r2, #16
 8006bda:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006bde:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006be2:	b29b      	uxth	r3, r3
 8006be4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006be8:	45c1      	cmp	r9, r8
 8006bea:	f841 3b04 	str.w	r3, [r1], #4
 8006bee:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006bf2:	d2e6      	bcs.n	8006bc2 <quorem+0xa4>
 8006bf4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006bf8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006bfc:	b922      	cbnz	r2, 8006c08 <quorem+0xea>
 8006bfe:	3b04      	subs	r3, #4
 8006c00:	429d      	cmp	r5, r3
 8006c02:	461a      	mov	r2, r3
 8006c04:	d30b      	bcc.n	8006c1e <quorem+0x100>
 8006c06:	613c      	str	r4, [r7, #16]
 8006c08:	3601      	adds	r6, #1
 8006c0a:	4630      	mov	r0, r6
 8006c0c:	b003      	add	sp, #12
 8006c0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c12:	6812      	ldr	r2, [r2, #0]
 8006c14:	3b04      	subs	r3, #4
 8006c16:	2a00      	cmp	r2, #0
 8006c18:	d1cb      	bne.n	8006bb2 <quorem+0x94>
 8006c1a:	3c01      	subs	r4, #1
 8006c1c:	e7c6      	b.n	8006bac <quorem+0x8e>
 8006c1e:	6812      	ldr	r2, [r2, #0]
 8006c20:	3b04      	subs	r3, #4
 8006c22:	2a00      	cmp	r2, #0
 8006c24:	d1ef      	bne.n	8006c06 <quorem+0xe8>
 8006c26:	3c01      	subs	r4, #1
 8006c28:	e7ea      	b.n	8006c00 <quorem+0xe2>
 8006c2a:	2000      	movs	r0, #0
 8006c2c:	e7ee      	b.n	8006c0c <quorem+0xee>
	...

08006c30 <_dtoa_r>:
 8006c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c34:	69c7      	ldr	r7, [r0, #28]
 8006c36:	b097      	sub	sp, #92	@ 0x5c
 8006c38:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006c3c:	ec55 4b10 	vmov	r4, r5, d0
 8006c40:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8006c42:	9107      	str	r1, [sp, #28]
 8006c44:	4681      	mov	r9, r0
 8006c46:	920c      	str	r2, [sp, #48]	@ 0x30
 8006c48:	9311      	str	r3, [sp, #68]	@ 0x44
 8006c4a:	b97f      	cbnz	r7, 8006c6c <_dtoa_r+0x3c>
 8006c4c:	2010      	movs	r0, #16
 8006c4e:	f000 fe09 	bl	8007864 <malloc>
 8006c52:	4602      	mov	r2, r0
 8006c54:	f8c9 001c 	str.w	r0, [r9, #28]
 8006c58:	b920      	cbnz	r0, 8006c64 <_dtoa_r+0x34>
 8006c5a:	4ba9      	ldr	r3, [pc, #676]	@ (8006f00 <_dtoa_r+0x2d0>)
 8006c5c:	21ef      	movs	r1, #239	@ 0xef
 8006c5e:	48a9      	ldr	r0, [pc, #676]	@ (8006f04 <_dtoa_r+0x2d4>)
 8006c60:	f001 fc6c 	bl	800853c <__assert_func>
 8006c64:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006c68:	6007      	str	r7, [r0, #0]
 8006c6a:	60c7      	str	r7, [r0, #12]
 8006c6c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006c70:	6819      	ldr	r1, [r3, #0]
 8006c72:	b159      	cbz	r1, 8006c8c <_dtoa_r+0x5c>
 8006c74:	685a      	ldr	r2, [r3, #4]
 8006c76:	604a      	str	r2, [r1, #4]
 8006c78:	2301      	movs	r3, #1
 8006c7a:	4093      	lsls	r3, r2
 8006c7c:	608b      	str	r3, [r1, #8]
 8006c7e:	4648      	mov	r0, r9
 8006c80:	f000 fee6 	bl	8007a50 <_Bfree>
 8006c84:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006c88:	2200      	movs	r2, #0
 8006c8a:	601a      	str	r2, [r3, #0]
 8006c8c:	1e2b      	subs	r3, r5, #0
 8006c8e:	bfb9      	ittee	lt
 8006c90:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006c94:	9305      	strlt	r3, [sp, #20]
 8006c96:	2300      	movge	r3, #0
 8006c98:	6033      	strge	r3, [r6, #0]
 8006c9a:	9f05      	ldr	r7, [sp, #20]
 8006c9c:	4b9a      	ldr	r3, [pc, #616]	@ (8006f08 <_dtoa_r+0x2d8>)
 8006c9e:	bfbc      	itt	lt
 8006ca0:	2201      	movlt	r2, #1
 8006ca2:	6032      	strlt	r2, [r6, #0]
 8006ca4:	43bb      	bics	r3, r7
 8006ca6:	d112      	bne.n	8006cce <_dtoa_r+0x9e>
 8006ca8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006caa:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006cae:	6013      	str	r3, [r2, #0]
 8006cb0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006cb4:	4323      	orrs	r3, r4
 8006cb6:	f000 855a 	beq.w	800776e <_dtoa_r+0xb3e>
 8006cba:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006cbc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006f1c <_dtoa_r+0x2ec>
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	f000 855c 	beq.w	800777e <_dtoa_r+0xb4e>
 8006cc6:	f10a 0303 	add.w	r3, sl, #3
 8006cca:	f000 bd56 	b.w	800777a <_dtoa_r+0xb4a>
 8006cce:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	ec51 0b17 	vmov	r0, r1, d7
 8006cd8:	2300      	movs	r3, #0
 8006cda:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8006cde:	f7f9 ff13 	bl	8000b08 <__aeabi_dcmpeq>
 8006ce2:	4680      	mov	r8, r0
 8006ce4:	b158      	cbz	r0, 8006cfe <_dtoa_r+0xce>
 8006ce6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006ce8:	2301      	movs	r3, #1
 8006cea:	6013      	str	r3, [r2, #0]
 8006cec:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006cee:	b113      	cbz	r3, 8006cf6 <_dtoa_r+0xc6>
 8006cf0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006cf2:	4b86      	ldr	r3, [pc, #536]	@ (8006f0c <_dtoa_r+0x2dc>)
 8006cf4:	6013      	str	r3, [r2, #0]
 8006cf6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006f20 <_dtoa_r+0x2f0>
 8006cfa:	f000 bd40 	b.w	800777e <_dtoa_r+0xb4e>
 8006cfe:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8006d02:	aa14      	add	r2, sp, #80	@ 0x50
 8006d04:	a915      	add	r1, sp, #84	@ 0x54
 8006d06:	4648      	mov	r0, r9
 8006d08:	f001 f984 	bl	8008014 <__d2b>
 8006d0c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006d10:	9002      	str	r0, [sp, #8]
 8006d12:	2e00      	cmp	r6, #0
 8006d14:	d078      	beq.n	8006e08 <_dtoa_r+0x1d8>
 8006d16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d18:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8006d1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d20:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006d24:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006d28:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006d2c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006d30:	4619      	mov	r1, r3
 8006d32:	2200      	movs	r2, #0
 8006d34:	4b76      	ldr	r3, [pc, #472]	@ (8006f10 <_dtoa_r+0x2e0>)
 8006d36:	f7f9 fac7 	bl	80002c8 <__aeabi_dsub>
 8006d3a:	a36b      	add	r3, pc, #428	@ (adr r3, 8006ee8 <_dtoa_r+0x2b8>)
 8006d3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d40:	f7f9 fc7a 	bl	8000638 <__aeabi_dmul>
 8006d44:	a36a      	add	r3, pc, #424	@ (adr r3, 8006ef0 <_dtoa_r+0x2c0>)
 8006d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d4a:	f7f9 fabf 	bl	80002cc <__adddf3>
 8006d4e:	4604      	mov	r4, r0
 8006d50:	4630      	mov	r0, r6
 8006d52:	460d      	mov	r5, r1
 8006d54:	f7f9 fc06 	bl	8000564 <__aeabi_i2d>
 8006d58:	a367      	add	r3, pc, #412	@ (adr r3, 8006ef8 <_dtoa_r+0x2c8>)
 8006d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d5e:	f7f9 fc6b 	bl	8000638 <__aeabi_dmul>
 8006d62:	4602      	mov	r2, r0
 8006d64:	460b      	mov	r3, r1
 8006d66:	4620      	mov	r0, r4
 8006d68:	4629      	mov	r1, r5
 8006d6a:	f7f9 faaf 	bl	80002cc <__adddf3>
 8006d6e:	4604      	mov	r4, r0
 8006d70:	460d      	mov	r5, r1
 8006d72:	f7f9 ff11 	bl	8000b98 <__aeabi_d2iz>
 8006d76:	2200      	movs	r2, #0
 8006d78:	4607      	mov	r7, r0
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	4620      	mov	r0, r4
 8006d7e:	4629      	mov	r1, r5
 8006d80:	f7f9 fecc 	bl	8000b1c <__aeabi_dcmplt>
 8006d84:	b140      	cbz	r0, 8006d98 <_dtoa_r+0x168>
 8006d86:	4638      	mov	r0, r7
 8006d88:	f7f9 fbec 	bl	8000564 <__aeabi_i2d>
 8006d8c:	4622      	mov	r2, r4
 8006d8e:	462b      	mov	r3, r5
 8006d90:	f7f9 feba 	bl	8000b08 <__aeabi_dcmpeq>
 8006d94:	b900      	cbnz	r0, 8006d98 <_dtoa_r+0x168>
 8006d96:	3f01      	subs	r7, #1
 8006d98:	2f16      	cmp	r7, #22
 8006d9a:	d852      	bhi.n	8006e42 <_dtoa_r+0x212>
 8006d9c:	4b5d      	ldr	r3, [pc, #372]	@ (8006f14 <_dtoa_r+0x2e4>)
 8006d9e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006da6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006daa:	f7f9 feb7 	bl	8000b1c <__aeabi_dcmplt>
 8006dae:	2800      	cmp	r0, #0
 8006db0:	d049      	beq.n	8006e46 <_dtoa_r+0x216>
 8006db2:	3f01      	subs	r7, #1
 8006db4:	2300      	movs	r3, #0
 8006db6:	9310      	str	r3, [sp, #64]	@ 0x40
 8006db8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006dba:	1b9b      	subs	r3, r3, r6
 8006dbc:	1e5a      	subs	r2, r3, #1
 8006dbe:	bf45      	ittet	mi
 8006dc0:	f1c3 0301 	rsbmi	r3, r3, #1
 8006dc4:	9300      	strmi	r3, [sp, #0]
 8006dc6:	2300      	movpl	r3, #0
 8006dc8:	2300      	movmi	r3, #0
 8006dca:	9206      	str	r2, [sp, #24]
 8006dcc:	bf54      	ite	pl
 8006dce:	9300      	strpl	r3, [sp, #0]
 8006dd0:	9306      	strmi	r3, [sp, #24]
 8006dd2:	2f00      	cmp	r7, #0
 8006dd4:	db39      	blt.n	8006e4a <_dtoa_r+0x21a>
 8006dd6:	9b06      	ldr	r3, [sp, #24]
 8006dd8:	970d      	str	r7, [sp, #52]	@ 0x34
 8006dda:	443b      	add	r3, r7
 8006ddc:	9306      	str	r3, [sp, #24]
 8006dde:	2300      	movs	r3, #0
 8006de0:	9308      	str	r3, [sp, #32]
 8006de2:	9b07      	ldr	r3, [sp, #28]
 8006de4:	2b09      	cmp	r3, #9
 8006de6:	d863      	bhi.n	8006eb0 <_dtoa_r+0x280>
 8006de8:	2b05      	cmp	r3, #5
 8006dea:	bfc4      	itt	gt
 8006dec:	3b04      	subgt	r3, #4
 8006dee:	9307      	strgt	r3, [sp, #28]
 8006df0:	9b07      	ldr	r3, [sp, #28]
 8006df2:	f1a3 0302 	sub.w	r3, r3, #2
 8006df6:	bfcc      	ite	gt
 8006df8:	2400      	movgt	r4, #0
 8006dfa:	2401      	movle	r4, #1
 8006dfc:	2b03      	cmp	r3, #3
 8006dfe:	d863      	bhi.n	8006ec8 <_dtoa_r+0x298>
 8006e00:	e8df f003 	tbb	[pc, r3]
 8006e04:	2b375452 	.word	0x2b375452
 8006e08:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006e0c:	441e      	add	r6, r3
 8006e0e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006e12:	2b20      	cmp	r3, #32
 8006e14:	bfc1      	itttt	gt
 8006e16:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006e1a:	409f      	lslgt	r7, r3
 8006e1c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006e20:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006e24:	bfd6      	itet	le
 8006e26:	f1c3 0320 	rsble	r3, r3, #32
 8006e2a:	ea47 0003 	orrgt.w	r0, r7, r3
 8006e2e:	fa04 f003 	lslle.w	r0, r4, r3
 8006e32:	f7f9 fb87 	bl	8000544 <__aeabi_ui2d>
 8006e36:	2201      	movs	r2, #1
 8006e38:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006e3c:	3e01      	subs	r6, #1
 8006e3e:	9212      	str	r2, [sp, #72]	@ 0x48
 8006e40:	e776      	b.n	8006d30 <_dtoa_r+0x100>
 8006e42:	2301      	movs	r3, #1
 8006e44:	e7b7      	b.n	8006db6 <_dtoa_r+0x186>
 8006e46:	9010      	str	r0, [sp, #64]	@ 0x40
 8006e48:	e7b6      	b.n	8006db8 <_dtoa_r+0x188>
 8006e4a:	9b00      	ldr	r3, [sp, #0]
 8006e4c:	1bdb      	subs	r3, r3, r7
 8006e4e:	9300      	str	r3, [sp, #0]
 8006e50:	427b      	negs	r3, r7
 8006e52:	9308      	str	r3, [sp, #32]
 8006e54:	2300      	movs	r3, #0
 8006e56:	930d      	str	r3, [sp, #52]	@ 0x34
 8006e58:	e7c3      	b.n	8006de2 <_dtoa_r+0x1b2>
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e5e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006e60:	eb07 0b03 	add.w	fp, r7, r3
 8006e64:	f10b 0301 	add.w	r3, fp, #1
 8006e68:	2b01      	cmp	r3, #1
 8006e6a:	9303      	str	r3, [sp, #12]
 8006e6c:	bfb8      	it	lt
 8006e6e:	2301      	movlt	r3, #1
 8006e70:	e006      	b.n	8006e80 <_dtoa_r+0x250>
 8006e72:	2301      	movs	r3, #1
 8006e74:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e76:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	dd28      	ble.n	8006ece <_dtoa_r+0x29e>
 8006e7c:	469b      	mov	fp, r3
 8006e7e:	9303      	str	r3, [sp, #12]
 8006e80:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006e84:	2100      	movs	r1, #0
 8006e86:	2204      	movs	r2, #4
 8006e88:	f102 0514 	add.w	r5, r2, #20
 8006e8c:	429d      	cmp	r5, r3
 8006e8e:	d926      	bls.n	8006ede <_dtoa_r+0x2ae>
 8006e90:	6041      	str	r1, [r0, #4]
 8006e92:	4648      	mov	r0, r9
 8006e94:	f000 fd9c 	bl	80079d0 <_Balloc>
 8006e98:	4682      	mov	sl, r0
 8006e9a:	2800      	cmp	r0, #0
 8006e9c:	d142      	bne.n	8006f24 <_dtoa_r+0x2f4>
 8006e9e:	4b1e      	ldr	r3, [pc, #120]	@ (8006f18 <_dtoa_r+0x2e8>)
 8006ea0:	4602      	mov	r2, r0
 8006ea2:	f240 11af 	movw	r1, #431	@ 0x1af
 8006ea6:	e6da      	b.n	8006c5e <_dtoa_r+0x2e>
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	e7e3      	b.n	8006e74 <_dtoa_r+0x244>
 8006eac:	2300      	movs	r3, #0
 8006eae:	e7d5      	b.n	8006e5c <_dtoa_r+0x22c>
 8006eb0:	2401      	movs	r4, #1
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	9307      	str	r3, [sp, #28]
 8006eb6:	9409      	str	r4, [sp, #36]	@ 0x24
 8006eb8:	f04f 3bff 	mov.w	fp, #4294967295
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	f8cd b00c 	str.w	fp, [sp, #12]
 8006ec2:	2312      	movs	r3, #18
 8006ec4:	920c      	str	r2, [sp, #48]	@ 0x30
 8006ec6:	e7db      	b.n	8006e80 <_dtoa_r+0x250>
 8006ec8:	2301      	movs	r3, #1
 8006eca:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ecc:	e7f4      	b.n	8006eb8 <_dtoa_r+0x288>
 8006ece:	f04f 0b01 	mov.w	fp, #1
 8006ed2:	f8cd b00c 	str.w	fp, [sp, #12]
 8006ed6:	465b      	mov	r3, fp
 8006ed8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006edc:	e7d0      	b.n	8006e80 <_dtoa_r+0x250>
 8006ede:	3101      	adds	r1, #1
 8006ee0:	0052      	lsls	r2, r2, #1
 8006ee2:	e7d1      	b.n	8006e88 <_dtoa_r+0x258>
 8006ee4:	f3af 8000 	nop.w
 8006ee8:	636f4361 	.word	0x636f4361
 8006eec:	3fd287a7 	.word	0x3fd287a7
 8006ef0:	8b60c8b3 	.word	0x8b60c8b3
 8006ef4:	3fc68a28 	.word	0x3fc68a28
 8006ef8:	509f79fb 	.word	0x509f79fb
 8006efc:	3fd34413 	.word	0x3fd34413
 8006f00:	08008ff9 	.word	0x08008ff9
 8006f04:	08009010 	.word	0x08009010
 8006f08:	7ff00000 	.word	0x7ff00000
 8006f0c:	08008fc9 	.word	0x08008fc9
 8006f10:	3ff80000 	.word	0x3ff80000
 8006f14:	08009160 	.word	0x08009160
 8006f18:	08009068 	.word	0x08009068
 8006f1c:	08008ff5 	.word	0x08008ff5
 8006f20:	08008fc8 	.word	0x08008fc8
 8006f24:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006f28:	6018      	str	r0, [r3, #0]
 8006f2a:	9b03      	ldr	r3, [sp, #12]
 8006f2c:	2b0e      	cmp	r3, #14
 8006f2e:	f200 80a1 	bhi.w	8007074 <_dtoa_r+0x444>
 8006f32:	2c00      	cmp	r4, #0
 8006f34:	f000 809e 	beq.w	8007074 <_dtoa_r+0x444>
 8006f38:	2f00      	cmp	r7, #0
 8006f3a:	dd33      	ble.n	8006fa4 <_dtoa_r+0x374>
 8006f3c:	4b9c      	ldr	r3, [pc, #624]	@ (80071b0 <_dtoa_r+0x580>)
 8006f3e:	f007 020f 	and.w	r2, r7, #15
 8006f42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f46:	ed93 7b00 	vldr	d7, [r3]
 8006f4a:	05f8      	lsls	r0, r7, #23
 8006f4c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006f50:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006f54:	d516      	bpl.n	8006f84 <_dtoa_r+0x354>
 8006f56:	4b97      	ldr	r3, [pc, #604]	@ (80071b4 <_dtoa_r+0x584>)
 8006f58:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006f5c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006f60:	f7f9 fc94 	bl	800088c <__aeabi_ddiv>
 8006f64:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006f68:	f004 040f 	and.w	r4, r4, #15
 8006f6c:	2603      	movs	r6, #3
 8006f6e:	4d91      	ldr	r5, [pc, #580]	@ (80071b4 <_dtoa_r+0x584>)
 8006f70:	b954      	cbnz	r4, 8006f88 <_dtoa_r+0x358>
 8006f72:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006f76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f7a:	f7f9 fc87 	bl	800088c <__aeabi_ddiv>
 8006f7e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006f82:	e028      	b.n	8006fd6 <_dtoa_r+0x3a6>
 8006f84:	2602      	movs	r6, #2
 8006f86:	e7f2      	b.n	8006f6e <_dtoa_r+0x33e>
 8006f88:	07e1      	lsls	r1, r4, #31
 8006f8a:	d508      	bpl.n	8006f9e <_dtoa_r+0x36e>
 8006f8c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006f90:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006f94:	f7f9 fb50 	bl	8000638 <__aeabi_dmul>
 8006f98:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006f9c:	3601      	adds	r6, #1
 8006f9e:	1064      	asrs	r4, r4, #1
 8006fa0:	3508      	adds	r5, #8
 8006fa2:	e7e5      	b.n	8006f70 <_dtoa_r+0x340>
 8006fa4:	f000 80af 	beq.w	8007106 <_dtoa_r+0x4d6>
 8006fa8:	427c      	negs	r4, r7
 8006faa:	4b81      	ldr	r3, [pc, #516]	@ (80071b0 <_dtoa_r+0x580>)
 8006fac:	4d81      	ldr	r5, [pc, #516]	@ (80071b4 <_dtoa_r+0x584>)
 8006fae:	f004 020f 	and.w	r2, r4, #15
 8006fb2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006fbe:	f7f9 fb3b 	bl	8000638 <__aeabi_dmul>
 8006fc2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006fc6:	1124      	asrs	r4, r4, #4
 8006fc8:	2300      	movs	r3, #0
 8006fca:	2602      	movs	r6, #2
 8006fcc:	2c00      	cmp	r4, #0
 8006fce:	f040 808f 	bne.w	80070f0 <_dtoa_r+0x4c0>
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d1d3      	bne.n	8006f7e <_dtoa_r+0x34e>
 8006fd6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006fd8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	f000 8094 	beq.w	800710a <_dtoa_r+0x4da>
 8006fe2:	4b75      	ldr	r3, [pc, #468]	@ (80071b8 <_dtoa_r+0x588>)
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	4620      	mov	r0, r4
 8006fe8:	4629      	mov	r1, r5
 8006fea:	f7f9 fd97 	bl	8000b1c <__aeabi_dcmplt>
 8006fee:	2800      	cmp	r0, #0
 8006ff0:	f000 808b 	beq.w	800710a <_dtoa_r+0x4da>
 8006ff4:	9b03      	ldr	r3, [sp, #12]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	f000 8087 	beq.w	800710a <_dtoa_r+0x4da>
 8006ffc:	f1bb 0f00 	cmp.w	fp, #0
 8007000:	dd34      	ble.n	800706c <_dtoa_r+0x43c>
 8007002:	4620      	mov	r0, r4
 8007004:	4b6d      	ldr	r3, [pc, #436]	@ (80071bc <_dtoa_r+0x58c>)
 8007006:	2200      	movs	r2, #0
 8007008:	4629      	mov	r1, r5
 800700a:	f7f9 fb15 	bl	8000638 <__aeabi_dmul>
 800700e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007012:	f107 38ff 	add.w	r8, r7, #4294967295
 8007016:	3601      	adds	r6, #1
 8007018:	465c      	mov	r4, fp
 800701a:	4630      	mov	r0, r6
 800701c:	f7f9 faa2 	bl	8000564 <__aeabi_i2d>
 8007020:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007024:	f7f9 fb08 	bl	8000638 <__aeabi_dmul>
 8007028:	4b65      	ldr	r3, [pc, #404]	@ (80071c0 <_dtoa_r+0x590>)
 800702a:	2200      	movs	r2, #0
 800702c:	f7f9 f94e 	bl	80002cc <__adddf3>
 8007030:	4605      	mov	r5, r0
 8007032:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007036:	2c00      	cmp	r4, #0
 8007038:	d16a      	bne.n	8007110 <_dtoa_r+0x4e0>
 800703a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800703e:	4b61      	ldr	r3, [pc, #388]	@ (80071c4 <_dtoa_r+0x594>)
 8007040:	2200      	movs	r2, #0
 8007042:	f7f9 f941 	bl	80002c8 <__aeabi_dsub>
 8007046:	4602      	mov	r2, r0
 8007048:	460b      	mov	r3, r1
 800704a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800704e:	462a      	mov	r2, r5
 8007050:	4633      	mov	r3, r6
 8007052:	f7f9 fd81 	bl	8000b58 <__aeabi_dcmpgt>
 8007056:	2800      	cmp	r0, #0
 8007058:	f040 8298 	bne.w	800758c <_dtoa_r+0x95c>
 800705c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007060:	462a      	mov	r2, r5
 8007062:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007066:	f7f9 fd59 	bl	8000b1c <__aeabi_dcmplt>
 800706a:	bb38      	cbnz	r0, 80070bc <_dtoa_r+0x48c>
 800706c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007070:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007074:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007076:	2b00      	cmp	r3, #0
 8007078:	f2c0 8157 	blt.w	800732a <_dtoa_r+0x6fa>
 800707c:	2f0e      	cmp	r7, #14
 800707e:	f300 8154 	bgt.w	800732a <_dtoa_r+0x6fa>
 8007082:	4b4b      	ldr	r3, [pc, #300]	@ (80071b0 <_dtoa_r+0x580>)
 8007084:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007088:	ed93 7b00 	vldr	d7, [r3]
 800708c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800708e:	2b00      	cmp	r3, #0
 8007090:	ed8d 7b00 	vstr	d7, [sp]
 8007094:	f280 80e5 	bge.w	8007262 <_dtoa_r+0x632>
 8007098:	9b03      	ldr	r3, [sp, #12]
 800709a:	2b00      	cmp	r3, #0
 800709c:	f300 80e1 	bgt.w	8007262 <_dtoa_r+0x632>
 80070a0:	d10c      	bne.n	80070bc <_dtoa_r+0x48c>
 80070a2:	4b48      	ldr	r3, [pc, #288]	@ (80071c4 <_dtoa_r+0x594>)
 80070a4:	2200      	movs	r2, #0
 80070a6:	ec51 0b17 	vmov	r0, r1, d7
 80070aa:	f7f9 fac5 	bl	8000638 <__aeabi_dmul>
 80070ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070b2:	f7f9 fd47 	bl	8000b44 <__aeabi_dcmpge>
 80070b6:	2800      	cmp	r0, #0
 80070b8:	f000 8266 	beq.w	8007588 <_dtoa_r+0x958>
 80070bc:	2400      	movs	r4, #0
 80070be:	4625      	mov	r5, r4
 80070c0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80070c2:	4656      	mov	r6, sl
 80070c4:	ea6f 0803 	mvn.w	r8, r3
 80070c8:	2700      	movs	r7, #0
 80070ca:	4621      	mov	r1, r4
 80070cc:	4648      	mov	r0, r9
 80070ce:	f000 fcbf 	bl	8007a50 <_Bfree>
 80070d2:	2d00      	cmp	r5, #0
 80070d4:	f000 80bd 	beq.w	8007252 <_dtoa_r+0x622>
 80070d8:	b12f      	cbz	r7, 80070e6 <_dtoa_r+0x4b6>
 80070da:	42af      	cmp	r7, r5
 80070dc:	d003      	beq.n	80070e6 <_dtoa_r+0x4b6>
 80070de:	4639      	mov	r1, r7
 80070e0:	4648      	mov	r0, r9
 80070e2:	f000 fcb5 	bl	8007a50 <_Bfree>
 80070e6:	4629      	mov	r1, r5
 80070e8:	4648      	mov	r0, r9
 80070ea:	f000 fcb1 	bl	8007a50 <_Bfree>
 80070ee:	e0b0      	b.n	8007252 <_dtoa_r+0x622>
 80070f0:	07e2      	lsls	r2, r4, #31
 80070f2:	d505      	bpl.n	8007100 <_dtoa_r+0x4d0>
 80070f4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80070f8:	f7f9 fa9e 	bl	8000638 <__aeabi_dmul>
 80070fc:	3601      	adds	r6, #1
 80070fe:	2301      	movs	r3, #1
 8007100:	1064      	asrs	r4, r4, #1
 8007102:	3508      	adds	r5, #8
 8007104:	e762      	b.n	8006fcc <_dtoa_r+0x39c>
 8007106:	2602      	movs	r6, #2
 8007108:	e765      	b.n	8006fd6 <_dtoa_r+0x3a6>
 800710a:	9c03      	ldr	r4, [sp, #12]
 800710c:	46b8      	mov	r8, r7
 800710e:	e784      	b.n	800701a <_dtoa_r+0x3ea>
 8007110:	4b27      	ldr	r3, [pc, #156]	@ (80071b0 <_dtoa_r+0x580>)
 8007112:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007114:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007118:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800711c:	4454      	add	r4, sl
 800711e:	2900      	cmp	r1, #0
 8007120:	d054      	beq.n	80071cc <_dtoa_r+0x59c>
 8007122:	4929      	ldr	r1, [pc, #164]	@ (80071c8 <_dtoa_r+0x598>)
 8007124:	2000      	movs	r0, #0
 8007126:	f7f9 fbb1 	bl	800088c <__aeabi_ddiv>
 800712a:	4633      	mov	r3, r6
 800712c:	462a      	mov	r2, r5
 800712e:	f7f9 f8cb 	bl	80002c8 <__aeabi_dsub>
 8007132:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007136:	4656      	mov	r6, sl
 8007138:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800713c:	f7f9 fd2c 	bl	8000b98 <__aeabi_d2iz>
 8007140:	4605      	mov	r5, r0
 8007142:	f7f9 fa0f 	bl	8000564 <__aeabi_i2d>
 8007146:	4602      	mov	r2, r0
 8007148:	460b      	mov	r3, r1
 800714a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800714e:	f7f9 f8bb 	bl	80002c8 <__aeabi_dsub>
 8007152:	3530      	adds	r5, #48	@ 0x30
 8007154:	4602      	mov	r2, r0
 8007156:	460b      	mov	r3, r1
 8007158:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800715c:	f806 5b01 	strb.w	r5, [r6], #1
 8007160:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007164:	f7f9 fcda 	bl	8000b1c <__aeabi_dcmplt>
 8007168:	2800      	cmp	r0, #0
 800716a:	d172      	bne.n	8007252 <_dtoa_r+0x622>
 800716c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007170:	4911      	ldr	r1, [pc, #68]	@ (80071b8 <_dtoa_r+0x588>)
 8007172:	2000      	movs	r0, #0
 8007174:	f7f9 f8a8 	bl	80002c8 <__aeabi_dsub>
 8007178:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800717c:	f7f9 fcce 	bl	8000b1c <__aeabi_dcmplt>
 8007180:	2800      	cmp	r0, #0
 8007182:	f040 80b4 	bne.w	80072ee <_dtoa_r+0x6be>
 8007186:	42a6      	cmp	r6, r4
 8007188:	f43f af70 	beq.w	800706c <_dtoa_r+0x43c>
 800718c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007190:	4b0a      	ldr	r3, [pc, #40]	@ (80071bc <_dtoa_r+0x58c>)
 8007192:	2200      	movs	r2, #0
 8007194:	f7f9 fa50 	bl	8000638 <__aeabi_dmul>
 8007198:	4b08      	ldr	r3, [pc, #32]	@ (80071bc <_dtoa_r+0x58c>)
 800719a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800719e:	2200      	movs	r2, #0
 80071a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80071a4:	f7f9 fa48 	bl	8000638 <__aeabi_dmul>
 80071a8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80071ac:	e7c4      	b.n	8007138 <_dtoa_r+0x508>
 80071ae:	bf00      	nop
 80071b0:	08009160 	.word	0x08009160
 80071b4:	08009138 	.word	0x08009138
 80071b8:	3ff00000 	.word	0x3ff00000
 80071bc:	40240000 	.word	0x40240000
 80071c0:	401c0000 	.word	0x401c0000
 80071c4:	40140000 	.word	0x40140000
 80071c8:	3fe00000 	.word	0x3fe00000
 80071cc:	4631      	mov	r1, r6
 80071ce:	4628      	mov	r0, r5
 80071d0:	f7f9 fa32 	bl	8000638 <__aeabi_dmul>
 80071d4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80071d8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80071da:	4656      	mov	r6, sl
 80071dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80071e0:	f7f9 fcda 	bl	8000b98 <__aeabi_d2iz>
 80071e4:	4605      	mov	r5, r0
 80071e6:	f7f9 f9bd 	bl	8000564 <__aeabi_i2d>
 80071ea:	4602      	mov	r2, r0
 80071ec:	460b      	mov	r3, r1
 80071ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80071f2:	f7f9 f869 	bl	80002c8 <__aeabi_dsub>
 80071f6:	3530      	adds	r5, #48	@ 0x30
 80071f8:	f806 5b01 	strb.w	r5, [r6], #1
 80071fc:	4602      	mov	r2, r0
 80071fe:	460b      	mov	r3, r1
 8007200:	42a6      	cmp	r6, r4
 8007202:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007206:	f04f 0200 	mov.w	r2, #0
 800720a:	d124      	bne.n	8007256 <_dtoa_r+0x626>
 800720c:	4baf      	ldr	r3, [pc, #700]	@ (80074cc <_dtoa_r+0x89c>)
 800720e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007212:	f7f9 f85b 	bl	80002cc <__adddf3>
 8007216:	4602      	mov	r2, r0
 8007218:	460b      	mov	r3, r1
 800721a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800721e:	f7f9 fc9b 	bl	8000b58 <__aeabi_dcmpgt>
 8007222:	2800      	cmp	r0, #0
 8007224:	d163      	bne.n	80072ee <_dtoa_r+0x6be>
 8007226:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800722a:	49a8      	ldr	r1, [pc, #672]	@ (80074cc <_dtoa_r+0x89c>)
 800722c:	2000      	movs	r0, #0
 800722e:	f7f9 f84b 	bl	80002c8 <__aeabi_dsub>
 8007232:	4602      	mov	r2, r0
 8007234:	460b      	mov	r3, r1
 8007236:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800723a:	f7f9 fc6f 	bl	8000b1c <__aeabi_dcmplt>
 800723e:	2800      	cmp	r0, #0
 8007240:	f43f af14 	beq.w	800706c <_dtoa_r+0x43c>
 8007244:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007246:	1e73      	subs	r3, r6, #1
 8007248:	9313      	str	r3, [sp, #76]	@ 0x4c
 800724a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800724e:	2b30      	cmp	r3, #48	@ 0x30
 8007250:	d0f8      	beq.n	8007244 <_dtoa_r+0x614>
 8007252:	4647      	mov	r7, r8
 8007254:	e03b      	b.n	80072ce <_dtoa_r+0x69e>
 8007256:	4b9e      	ldr	r3, [pc, #632]	@ (80074d0 <_dtoa_r+0x8a0>)
 8007258:	f7f9 f9ee 	bl	8000638 <__aeabi_dmul>
 800725c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007260:	e7bc      	b.n	80071dc <_dtoa_r+0x5ac>
 8007262:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007266:	4656      	mov	r6, sl
 8007268:	e9dd 2300 	ldrd	r2, r3, [sp]
 800726c:	4620      	mov	r0, r4
 800726e:	4629      	mov	r1, r5
 8007270:	f7f9 fb0c 	bl	800088c <__aeabi_ddiv>
 8007274:	f7f9 fc90 	bl	8000b98 <__aeabi_d2iz>
 8007278:	4680      	mov	r8, r0
 800727a:	f7f9 f973 	bl	8000564 <__aeabi_i2d>
 800727e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007282:	f7f9 f9d9 	bl	8000638 <__aeabi_dmul>
 8007286:	4602      	mov	r2, r0
 8007288:	460b      	mov	r3, r1
 800728a:	4620      	mov	r0, r4
 800728c:	4629      	mov	r1, r5
 800728e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007292:	f7f9 f819 	bl	80002c8 <__aeabi_dsub>
 8007296:	f806 4b01 	strb.w	r4, [r6], #1
 800729a:	9d03      	ldr	r5, [sp, #12]
 800729c:	eba6 040a 	sub.w	r4, r6, sl
 80072a0:	42a5      	cmp	r5, r4
 80072a2:	4602      	mov	r2, r0
 80072a4:	460b      	mov	r3, r1
 80072a6:	d133      	bne.n	8007310 <_dtoa_r+0x6e0>
 80072a8:	f7f9 f810 	bl	80002cc <__adddf3>
 80072ac:	e9dd 2300 	ldrd	r2, r3, [sp]
 80072b0:	4604      	mov	r4, r0
 80072b2:	460d      	mov	r5, r1
 80072b4:	f7f9 fc50 	bl	8000b58 <__aeabi_dcmpgt>
 80072b8:	b9c0      	cbnz	r0, 80072ec <_dtoa_r+0x6bc>
 80072ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 80072be:	4620      	mov	r0, r4
 80072c0:	4629      	mov	r1, r5
 80072c2:	f7f9 fc21 	bl	8000b08 <__aeabi_dcmpeq>
 80072c6:	b110      	cbz	r0, 80072ce <_dtoa_r+0x69e>
 80072c8:	f018 0f01 	tst.w	r8, #1
 80072cc:	d10e      	bne.n	80072ec <_dtoa_r+0x6bc>
 80072ce:	9902      	ldr	r1, [sp, #8]
 80072d0:	4648      	mov	r0, r9
 80072d2:	f000 fbbd 	bl	8007a50 <_Bfree>
 80072d6:	2300      	movs	r3, #0
 80072d8:	7033      	strb	r3, [r6, #0]
 80072da:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80072dc:	3701      	adds	r7, #1
 80072de:	601f      	str	r7, [r3, #0]
 80072e0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	f000 824b 	beq.w	800777e <_dtoa_r+0xb4e>
 80072e8:	601e      	str	r6, [r3, #0]
 80072ea:	e248      	b.n	800777e <_dtoa_r+0xb4e>
 80072ec:	46b8      	mov	r8, r7
 80072ee:	4633      	mov	r3, r6
 80072f0:	461e      	mov	r6, r3
 80072f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80072f6:	2a39      	cmp	r2, #57	@ 0x39
 80072f8:	d106      	bne.n	8007308 <_dtoa_r+0x6d8>
 80072fa:	459a      	cmp	sl, r3
 80072fc:	d1f8      	bne.n	80072f0 <_dtoa_r+0x6c0>
 80072fe:	2230      	movs	r2, #48	@ 0x30
 8007300:	f108 0801 	add.w	r8, r8, #1
 8007304:	f88a 2000 	strb.w	r2, [sl]
 8007308:	781a      	ldrb	r2, [r3, #0]
 800730a:	3201      	adds	r2, #1
 800730c:	701a      	strb	r2, [r3, #0]
 800730e:	e7a0      	b.n	8007252 <_dtoa_r+0x622>
 8007310:	4b6f      	ldr	r3, [pc, #444]	@ (80074d0 <_dtoa_r+0x8a0>)
 8007312:	2200      	movs	r2, #0
 8007314:	f7f9 f990 	bl	8000638 <__aeabi_dmul>
 8007318:	2200      	movs	r2, #0
 800731a:	2300      	movs	r3, #0
 800731c:	4604      	mov	r4, r0
 800731e:	460d      	mov	r5, r1
 8007320:	f7f9 fbf2 	bl	8000b08 <__aeabi_dcmpeq>
 8007324:	2800      	cmp	r0, #0
 8007326:	d09f      	beq.n	8007268 <_dtoa_r+0x638>
 8007328:	e7d1      	b.n	80072ce <_dtoa_r+0x69e>
 800732a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800732c:	2a00      	cmp	r2, #0
 800732e:	f000 80ea 	beq.w	8007506 <_dtoa_r+0x8d6>
 8007332:	9a07      	ldr	r2, [sp, #28]
 8007334:	2a01      	cmp	r2, #1
 8007336:	f300 80cd 	bgt.w	80074d4 <_dtoa_r+0x8a4>
 800733a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800733c:	2a00      	cmp	r2, #0
 800733e:	f000 80c1 	beq.w	80074c4 <_dtoa_r+0x894>
 8007342:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007346:	9c08      	ldr	r4, [sp, #32]
 8007348:	9e00      	ldr	r6, [sp, #0]
 800734a:	9a00      	ldr	r2, [sp, #0]
 800734c:	441a      	add	r2, r3
 800734e:	9200      	str	r2, [sp, #0]
 8007350:	9a06      	ldr	r2, [sp, #24]
 8007352:	2101      	movs	r1, #1
 8007354:	441a      	add	r2, r3
 8007356:	4648      	mov	r0, r9
 8007358:	9206      	str	r2, [sp, #24]
 800735a:	f000 fc2d 	bl	8007bb8 <__i2b>
 800735e:	4605      	mov	r5, r0
 8007360:	b166      	cbz	r6, 800737c <_dtoa_r+0x74c>
 8007362:	9b06      	ldr	r3, [sp, #24]
 8007364:	2b00      	cmp	r3, #0
 8007366:	dd09      	ble.n	800737c <_dtoa_r+0x74c>
 8007368:	42b3      	cmp	r3, r6
 800736a:	9a00      	ldr	r2, [sp, #0]
 800736c:	bfa8      	it	ge
 800736e:	4633      	movge	r3, r6
 8007370:	1ad2      	subs	r2, r2, r3
 8007372:	9200      	str	r2, [sp, #0]
 8007374:	9a06      	ldr	r2, [sp, #24]
 8007376:	1af6      	subs	r6, r6, r3
 8007378:	1ad3      	subs	r3, r2, r3
 800737a:	9306      	str	r3, [sp, #24]
 800737c:	9b08      	ldr	r3, [sp, #32]
 800737e:	b30b      	cbz	r3, 80073c4 <_dtoa_r+0x794>
 8007380:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007382:	2b00      	cmp	r3, #0
 8007384:	f000 80c6 	beq.w	8007514 <_dtoa_r+0x8e4>
 8007388:	2c00      	cmp	r4, #0
 800738a:	f000 80c0 	beq.w	800750e <_dtoa_r+0x8de>
 800738e:	4629      	mov	r1, r5
 8007390:	4622      	mov	r2, r4
 8007392:	4648      	mov	r0, r9
 8007394:	f000 fcc8 	bl	8007d28 <__pow5mult>
 8007398:	9a02      	ldr	r2, [sp, #8]
 800739a:	4601      	mov	r1, r0
 800739c:	4605      	mov	r5, r0
 800739e:	4648      	mov	r0, r9
 80073a0:	f000 fc20 	bl	8007be4 <__multiply>
 80073a4:	9902      	ldr	r1, [sp, #8]
 80073a6:	4680      	mov	r8, r0
 80073a8:	4648      	mov	r0, r9
 80073aa:	f000 fb51 	bl	8007a50 <_Bfree>
 80073ae:	9b08      	ldr	r3, [sp, #32]
 80073b0:	1b1b      	subs	r3, r3, r4
 80073b2:	9308      	str	r3, [sp, #32]
 80073b4:	f000 80b1 	beq.w	800751a <_dtoa_r+0x8ea>
 80073b8:	9a08      	ldr	r2, [sp, #32]
 80073ba:	4641      	mov	r1, r8
 80073bc:	4648      	mov	r0, r9
 80073be:	f000 fcb3 	bl	8007d28 <__pow5mult>
 80073c2:	9002      	str	r0, [sp, #8]
 80073c4:	2101      	movs	r1, #1
 80073c6:	4648      	mov	r0, r9
 80073c8:	f000 fbf6 	bl	8007bb8 <__i2b>
 80073cc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80073ce:	4604      	mov	r4, r0
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	f000 81d8 	beq.w	8007786 <_dtoa_r+0xb56>
 80073d6:	461a      	mov	r2, r3
 80073d8:	4601      	mov	r1, r0
 80073da:	4648      	mov	r0, r9
 80073dc:	f000 fca4 	bl	8007d28 <__pow5mult>
 80073e0:	9b07      	ldr	r3, [sp, #28]
 80073e2:	2b01      	cmp	r3, #1
 80073e4:	4604      	mov	r4, r0
 80073e6:	f300 809f 	bgt.w	8007528 <_dtoa_r+0x8f8>
 80073ea:	9b04      	ldr	r3, [sp, #16]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	f040 8097 	bne.w	8007520 <_dtoa_r+0x8f0>
 80073f2:	9b05      	ldr	r3, [sp, #20]
 80073f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	f040 8093 	bne.w	8007524 <_dtoa_r+0x8f4>
 80073fe:	9b05      	ldr	r3, [sp, #20]
 8007400:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007404:	0d1b      	lsrs	r3, r3, #20
 8007406:	051b      	lsls	r3, r3, #20
 8007408:	b133      	cbz	r3, 8007418 <_dtoa_r+0x7e8>
 800740a:	9b00      	ldr	r3, [sp, #0]
 800740c:	3301      	adds	r3, #1
 800740e:	9300      	str	r3, [sp, #0]
 8007410:	9b06      	ldr	r3, [sp, #24]
 8007412:	3301      	adds	r3, #1
 8007414:	9306      	str	r3, [sp, #24]
 8007416:	2301      	movs	r3, #1
 8007418:	9308      	str	r3, [sp, #32]
 800741a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800741c:	2b00      	cmp	r3, #0
 800741e:	f000 81b8 	beq.w	8007792 <_dtoa_r+0xb62>
 8007422:	6923      	ldr	r3, [r4, #16]
 8007424:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007428:	6918      	ldr	r0, [r3, #16]
 800742a:	f000 fb79 	bl	8007b20 <__hi0bits>
 800742e:	f1c0 0020 	rsb	r0, r0, #32
 8007432:	9b06      	ldr	r3, [sp, #24]
 8007434:	4418      	add	r0, r3
 8007436:	f010 001f 	ands.w	r0, r0, #31
 800743a:	f000 8082 	beq.w	8007542 <_dtoa_r+0x912>
 800743e:	f1c0 0320 	rsb	r3, r0, #32
 8007442:	2b04      	cmp	r3, #4
 8007444:	dd73      	ble.n	800752e <_dtoa_r+0x8fe>
 8007446:	9b00      	ldr	r3, [sp, #0]
 8007448:	f1c0 001c 	rsb	r0, r0, #28
 800744c:	4403      	add	r3, r0
 800744e:	9300      	str	r3, [sp, #0]
 8007450:	9b06      	ldr	r3, [sp, #24]
 8007452:	4403      	add	r3, r0
 8007454:	4406      	add	r6, r0
 8007456:	9306      	str	r3, [sp, #24]
 8007458:	9b00      	ldr	r3, [sp, #0]
 800745a:	2b00      	cmp	r3, #0
 800745c:	dd05      	ble.n	800746a <_dtoa_r+0x83a>
 800745e:	9902      	ldr	r1, [sp, #8]
 8007460:	461a      	mov	r2, r3
 8007462:	4648      	mov	r0, r9
 8007464:	f000 fcba 	bl	8007ddc <__lshift>
 8007468:	9002      	str	r0, [sp, #8]
 800746a:	9b06      	ldr	r3, [sp, #24]
 800746c:	2b00      	cmp	r3, #0
 800746e:	dd05      	ble.n	800747c <_dtoa_r+0x84c>
 8007470:	4621      	mov	r1, r4
 8007472:	461a      	mov	r2, r3
 8007474:	4648      	mov	r0, r9
 8007476:	f000 fcb1 	bl	8007ddc <__lshift>
 800747a:	4604      	mov	r4, r0
 800747c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800747e:	2b00      	cmp	r3, #0
 8007480:	d061      	beq.n	8007546 <_dtoa_r+0x916>
 8007482:	9802      	ldr	r0, [sp, #8]
 8007484:	4621      	mov	r1, r4
 8007486:	f000 fd15 	bl	8007eb4 <__mcmp>
 800748a:	2800      	cmp	r0, #0
 800748c:	da5b      	bge.n	8007546 <_dtoa_r+0x916>
 800748e:	2300      	movs	r3, #0
 8007490:	9902      	ldr	r1, [sp, #8]
 8007492:	220a      	movs	r2, #10
 8007494:	4648      	mov	r0, r9
 8007496:	f000 fafd 	bl	8007a94 <__multadd>
 800749a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800749c:	9002      	str	r0, [sp, #8]
 800749e:	f107 38ff 	add.w	r8, r7, #4294967295
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	f000 8177 	beq.w	8007796 <_dtoa_r+0xb66>
 80074a8:	4629      	mov	r1, r5
 80074aa:	2300      	movs	r3, #0
 80074ac:	220a      	movs	r2, #10
 80074ae:	4648      	mov	r0, r9
 80074b0:	f000 faf0 	bl	8007a94 <__multadd>
 80074b4:	f1bb 0f00 	cmp.w	fp, #0
 80074b8:	4605      	mov	r5, r0
 80074ba:	dc6f      	bgt.n	800759c <_dtoa_r+0x96c>
 80074bc:	9b07      	ldr	r3, [sp, #28]
 80074be:	2b02      	cmp	r3, #2
 80074c0:	dc49      	bgt.n	8007556 <_dtoa_r+0x926>
 80074c2:	e06b      	b.n	800759c <_dtoa_r+0x96c>
 80074c4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80074c6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80074ca:	e73c      	b.n	8007346 <_dtoa_r+0x716>
 80074cc:	3fe00000 	.word	0x3fe00000
 80074d0:	40240000 	.word	0x40240000
 80074d4:	9b03      	ldr	r3, [sp, #12]
 80074d6:	1e5c      	subs	r4, r3, #1
 80074d8:	9b08      	ldr	r3, [sp, #32]
 80074da:	42a3      	cmp	r3, r4
 80074dc:	db09      	blt.n	80074f2 <_dtoa_r+0x8c2>
 80074de:	1b1c      	subs	r4, r3, r4
 80074e0:	9b03      	ldr	r3, [sp, #12]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	f6bf af30 	bge.w	8007348 <_dtoa_r+0x718>
 80074e8:	9b00      	ldr	r3, [sp, #0]
 80074ea:	9a03      	ldr	r2, [sp, #12]
 80074ec:	1a9e      	subs	r6, r3, r2
 80074ee:	2300      	movs	r3, #0
 80074f0:	e72b      	b.n	800734a <_dtoa_r+0x71a>
 80074f2:	9b08      	ldr	r3, [sp, #32]
 80074f4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80074f6:	9408      	str	r4, [sp, #32]
 80074f8:	1ae3      	subs	r3, r4, r3
 80074fa:	441a      	add	r2, r3
 80074fc:	9e00      	ldr	r6, [sp, #0]
 80074fe:	9b03      	ldr	r3, [sp, #12]
 8007500:	920d      	str	r2, [sp, #52]	@ 0x34
 8007502:	2400      	movs	r4, #0
 8007504:	e721      	b.n	800734a <_dtoa_r+0x71a>
 8007506:	9c08      	ldr	r4, [sp, #32]
 8007508:	9e00      	ldr	r6, [sp, #0]
 800750a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800750c:	e728      	b.n	8007360 <_dtoa_r+0x730>
 800750e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007512:	e751      	b.n	80073b8 <_dtoa_r+0x788>
 8007514:	9a08      	ldr	r2, [sp, #32]
 8007516:	9902      	ldr	r1, [sp, #8]
 8007518:	e750      	b.n	80073bc <_dtoa_r+0x78c>
 800751a:	f8cd 8008 	str.w	r8, [sp, #8]
 800751e:	e751      	b.n	80073c4 <_dtoa_r+0x794>
 8007520:	2300      	movs	r3, #0
 8007522:	e779      	b.n	8007418 <_dtoa_r+0x7e8>
 8007524:	9b04      	ldr	r3, [sp, #16]
 8007526:	e777      	b.n	8007418 <_dtoa_r+0x7e8>
 8007528:	2300      	movs	r3, #0
 800752a:	9308      	str	r3, [sp, #32]
 800752c:	e779      	b.n	8007422 <_dtoa_r+0x7f2>
 800752e:	d093      	beq.n	8007458 <_dtoa_r+0x828>
 8007530:	9a00      	ldr	r2, [sp, #0]
 8007532:	331c      	adds	r3, #28
 8007534:	441a      	add	r2, r3
 8007536:	9200      	str	r2, [sp, #0]
 8007538:	9a06      	ldr	r2, [sp, #24]
 800753a:	441a      	add	r2, r3
 800753c:	441e      	add	r6, r3
 800753e:	9206      	str	r2, [sp, #24]
 8007540:	e78a      	b.n	8007458 <_dtoa_r+0x828>
 8007542:	4603      	mov	r3, r0
 8007544:	e7f4      	b.n	8007530 <_dtoa_r+0x900>
 8007546:	9b03      	ldr	r3, [sp, #12]
 8007548:	2b00      	cmp	r3, #0
 800754a:	46b8      	mov	r8, r7
 800754c:	dc20      	bgt.n	8007590 <_dtoa_r+0x960>
 800754e:	469b      	mov	fp, r3
 8007550:	9b07      	ldr	r3, [sp, #28]
 8007552:	2b02      	cmp	r3, #2
 8007554:	dd1e      	ble.n	8007594 <_dtoa_r+0x964>
 8007556:	f1bb 0f00 	cmp.w	fp, #0
 800755a:	f47f adb1 	bne.w	80070c0 <_dtoa_r+0x490>
 800755e:	4621      	mov	r1, r4
 8007560:	465b      	mov	r3, fp
 8007562:	2205      	movs	r2, #5
 8007564:	4648      	mov	r0, r9
 8007566:	f000 fa95 	bl	8007a94 <__multadd>
 800756a:	4601      	mov	r1, r0
 800756c:	4604      	mov	r4, r0
 800756e:	9802      	ldr	r0, [sp, #8]
 8007570:	f000 fca0 	bl	8007eb4 <__mcmp>
 8007574:	2800      	cmp	r0, #0
 8007576:	f77f ada3 	ble.w	80070c0 <_dtoa_r+0x490>
 800757a:	4656      	mov	r6, sl
 800757c:	2331      	movs	r3, #49	@ 0x31
 800757e:	f806 3b01 	strb.w	r3, [r6], #1
 8007582:	f108 0801 	add.w	r8, r8, #1
 8007586:	e59f      	b.n	80070c8 <_dtoa_r+0x498>
 8007588:	9c03      	ldr	r4, [sp, #12]
 800758a:	46b8      	mov	r8, r7
 800758c:	4625      	mov	r5, r4
 800758e:	e7f4      	b.n	800757a <_dtoa_r+0x94a>
 8007590:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007594:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007596:	2b00      	cmp	r3, #0
 8007598:	f000 8101 	beq.w	800779e <_dtoa_r+0xb6e>
 800759c:	2e00      	cmp	r6, #0
 800759e:	dd05      	ble.n	80075ac <_dtoa_r+0x97c>
 80075a0:	4629      	mov	r1, r5
 80075a2:	4632      	mov	r2, r6
 80075a4:	4648      	mov	r0, r9
 80075a6:	f000 fc19 	bl	8007ddc <__lshift>
 80075aa:	4605      	mov	r5, r0
 80075ac:	9b08      	ldr	r3, [sp, #32]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d05c      	beq.n	800766c <_dtoa_r+0xa3c>
 80075b2:	6869      	ldr	r1, [r5, #4]
 80075b4:	4648      	mov	r0, r9
 80075b6:	f000 fa0b 	bl	80079d0 <_Balloc>
 80075ba:	4606      	mov	r6, r0
 80075bc:	b928      	cbnz	r0, 80075ca <_dtoa_r+0x99a>
 80075be:	4b82      	ldr	r3, [pc, #520]	@ (80077c8 <_dtoa_r+0xb98>)
 80075c0:	4602      	mov	r2, r0
 80075c2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80075c6:	f7ff bb4a 	b.w	8006c5e <_dtoa_r+0x2e>
 80075ca:	692a      	ldr	r2, [r5, #16]
 80075cc:	3202      	adds	r2, #2
 80075ce:	0092      	lsls	r2, r2, #2
 80075d0:	f105 010c 	add.w	r1, r5, #12
 80075d4:	300c      	adds	r0, #12
 80075d6:	f000 ffa3 	bl	8008520 <memcpy>
 80075da:	2201      	movs	r2, #1
 80075dc:	4631      	mov	r1, r6
 80075de:	4648      	mov	r0, r9
 80075e0:	f000 fbfc 	bl	8007ddc <__lshift>
 80075e4:	f10a 0301 	add.w	r3, sl, #1
 80075e8:	9300      	str	r3, [sp, #0]
 80075ea:	eb0a 030b 	add.w	r3, sl, fp
 80075ee:	9308      	str	r3, [sp, #32]
 80075f0:	9b04      	ldr	r3, [sp, #16]
 80075f2:	f003 0301 	and.w	r3, r3, #1
 80075f6:	462f      	mov	r7, r5
 80075f8:	9306      	str	r3, [sp, #24]
 80075fa:	4605      	mov	r5, r0
 80075fc:	9b00      	ldr	r3, [sp, #0]
 80075fe:	9802      	ldr	r0, [sp, #8]
 8007600:	4621      	mov	r1, r4
 8007602:	f103 3bff 	add.w	fp, r3, #4294967295
 8007606:	f7ff fa8a 	bl	8006b1e <quorem>
 800760a:	4603      	mov	r3, r0
 800760c:	3330      	adds	r3, #48	@ 0x30
 800760e:	9003      	str	r0, [sp, #12]
 8007610:	4639      	mov	r1, r7
 8007612:	9802      	ldr	r0, [sp, #8]
 8007614:	9309      	str	r3, [sp, #36]	@ 0x24
 8007616:	f000 fc4d 	bl	8007eb4 <__mcmp>
 800761a:	462a      	mov	r2, r5
 800761c:	9004      	str	r0, [sp, #16]
 800761e:	4621      	mov	r1, r4
 8007620:	4648      	mov	r0, r9
 8007622:	f000 fc63 	bl	8007eec <__mdiff>
 8007626:	68c2      	ldr	r2, [r0, #12]
 8007628:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800762a:	4606      	mov	r6, r0
 800762c:	bb02      	cbnz	r2, 8007670 <_dtoa_r+0xa40>
 800762e:	4601      	mov	r1, r0
 8007630:	9802      	ldr	r0, [sp, #8]
 8007632:	f000 fc3f 	bl	8007eb4 <__mcmp>
 8007636:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007638:	4602      	mov	r2, r0
 800763a:	4631      	mov	r1, r6
 800763c:	4648      	mov	r0, r9
 800763e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007640:	9309      	str	r3, [sp, #36]	@ 0x24
 8007642:	f000 fa05 	bl	8007a50 <_Bfree>
 8007646:	9b07      	ldr	r3, [sp, #28]
 8007648:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800764a:	9e00      	ldr	r6, [sp, #0]
 800764c:	ea42 0103 	orr.w	r1, r2, r3
 8007650:	9b06      	ldr	r3, [sp, #24]
 8007652:	4319      	orrs	r1, r3
 8007654:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007656:	d10d      	bne.n	8007674 <_dtoa_r+0xa44>
 8007658:	2b39      	cmp	r3, #57	@ 0x39
 800765a:	d027      	beq.n	80076ac <_dtoa_r+0xa7c>
 800765c:	9a04      	ldr	r2, [sp, #16]
 800765e:	2a00      	cmp	r2, #0
 8007660:	dd01      	ble.n	8007666 <_dtoa_r+0xa36>
 8007662:	9b03      	ldr	r3, [sp, #12]
 8007664:	3331      	adds	r3, #49	@ 0x31
 8007666:	f88b 3000 	strb.w	r3, [fp]
 800766a:	e52e      	b.n	80070ca <_dtoa_r+0x49a>
 800766c:	4628      	mov	r0, r5
 800766e:	e7b9      	b.n	80075e4 <_dtoa_r+0x9b4>
 8007670:	2201      	movs	r2, #1
 8007672:	e7e2      	b.n	800763a <_dtoa_r+0xa0a>
 8007674:	9904      	ldr	r1, [sp, #16]
 8007676:	2900      	cmp	r1, #0
 8007678:	db04      	blt.n	8007684 <_dtoa_r+0xa54>
 800767a:	9807      	ldr	r0, [sp, #28]
 800767c:	4301      	orrs	r1, r0
 800767e:	9806      	ldr	r0, [sp, #24]
 8007680:	4301      	orrs	r1, r0
 8007682:	d120      	bne.n	80076c6 <_dtoa_r+0xa96>
 8007684:	2a00      	cmp	r2, #0
 8007686:	ddee      	ble.n	8007666 <_dtoa_r+0xa36>
 8007688:	9902      	ldr	r1, [sp, #8]
 800768a:	9300      	str	r3, [sp, #0]
 800768c:	2201      	movs	r2, #1
 800768e:	4648      	mov	r0, r9
 8007690:	f000 fba4 	bl	8007ddc <__lshift>
 8007694:	4621      	mov	r1, r4
 8007696:	9002      	str	r0, [sp, #8]
 8007698:	f000 fc0c 	bl	8007eb4 <__mcmp>
 800769c:	2800      	cmp	r0, #0
 800769e:	9b00      	ldr	r3, [sp, #0]
 80076a0:	dc02      	bgt.n	80076a8 <_dtoa_r+0xa78>
 80076a2:	d1e0      	bne.n	8007666 <_dtoa_r+0xa36>
 80076a4:	07da      	lsls	r2, r3, #31
 80076a6:	d5de      	bpl.n	8007666 <_dtoa_r+0xa36>
 80076a8:	2b39      	cmp	r3, #57	@ 0x39
 80076aa:	d1da      	bne.n	8007662 <_dtoa_r+0xa32>
 80076ac:	2339      	movs	r3, #57	@ 0x39
 80076ae:	f88b 3000 	strb.w	r3, [fp]
 80076b2:	4633      	mov	r3, r6
 80076b4:	461e      	mov	r6, r3
 80076b6:	3b01      	subs	r3, #1
 80076b8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80076bc:	2a39      	cmp	r2, #57	@ 0x39
 80076be:	d04e      	beq.n	800775e <_dtoa_r+0xb2e>
 80076c0:	3201      	adds	r2, #1
 80076c2:	701a      	strb	r2, [r3, #0]
 80076c4:	e501      	b.n	80070ca <_dtoa_r+0x49a>
 80076c6:	2a00      	cmp	r2, #0
 80076c8:	dd03      	ble.n	80076d2 <_dtoa_r+0xaa2>
 80076ca:	2b39      	cmp	r3, #57	@ 0x39
 80076cc:	d0ee      	beq.n	80076ac <_dtoa_r+0xa7c>
 80076ce:	3301      	adds	r3, #1
 80076d0:	e7c9      	b.n	8007666 <_dtoa_r+0xa36>
 80076d2:	9a00      	ldr	r2, [sp, #0]
 80076d4:	9908      	ldr	r1, [sp, #32]
 80076d6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80076da:	428a      	cmp	r2, r1
 80076dc:	d028      	beq.n	8007730 <_dtoa_r+0xb00>
 80076de:	9902      	ldr	r1, [sp, #8]
 80076e0:	2300      	movs	r3, #0
 80076e2:	220a      	movs	r2, #10
 80076e4:	4648      	mov	r0, r9
 80076e6:	f000 f9d5 	bl	8007a94 <__multadd>
 80076ea:	42af      	cmp	r7, r5
 80076ec:	9002      	str	r0, [sp, #8]
 80076ee:	f04f 0300 	mov.w	r3, #0
 80076f2:	f04f 020a 	mov.w	r2, #10
 80076f6:	4639      	mov	r1, r7
 80076f8:	4648      	mov	r0, r9
 80076fa:	d107      	bne.n	800770c <_dtoa_r+0xadc>
 80076fc:	f000 f9ca 	bl	8007a94 <__multadd>
 8007700:	4607      	mov	r7, r0
 8007702:	4605      	mov	r5, r0
 8007704:	9b00      	ldr	r3, [sp, #0]
 8007706:	3301      	adds	r3, #1
 8007708:	9300      	str	r3, [sp, #0]
 800770a:	e777      	b.n	80075fc <_dtoa_r+0x9cc>
 800770c:	f000 f9c2 	bl	8007a94 <__multadd>
 8007710:	4629      	mov	r1, r5
 8007712:	4607      	mov	r7, r0
 8007714:	2300      	movs	r3, #0
 8007716:	220a      	movs	r2, #10
 8007718:	4648      	mov	r0, r9
 800771a:	f000 f9bb 	bl	8007a94 <__multadd>
 800771e:	4605      	mov	r5, r0
 8007720:	e7f0      	b.n	8007704 <_dtoa_r+0xad4>
 8007722:	f1bb 0f00 	cmp.w	fp, #0
 8007726:	bfcc      	ite	gt
 8007728:	465e      	movgt	r6, fp
 800772a:	2601      	movle	r6, #1
 800772c:	4456      	add	r6, sl
 800772e:	2700      	movs	r7, #0
 8007730:	9902      	ldr	r1, [sp, #8]
 8007732:	9300      	str	r3, [sp, #0]
 8007734:	2201      	movs	r2, #1
 8007736:	4648      	mov	r0, r9
 8007738:	f000 fb50 	bl	8007ddc <__lshift>
 800773c:	4621      	mov	r1, r4
 800773e:	9002      	str	r0, [sp, #8]
 8007740:	f000 fbb8 	bl	8007eb4 <__mcmp>
 8007744:	2800      	cmp	r0, #0
 8007746:	dcb4      	bgt.n	80076b2 <_dtoa_r+0xa82>
 8007748:	d102      	bne.n	8007750 <_dtoa_r+0xb20>
 800774a:	9b00      	ldr	r3, [sp, #0]
 800774c:	07db      	lsls	r3, r3, #31
 800774e:	d4b0      	bmi.n	80076b2 <_dtoa_r+0xa82>
 8007750:	4633      	mov	r3, r6
 8007752:	461e      	mov	r6, r3
 8007754:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007758:	2a30      	cmp	r2, #48	@ 0x30
 800775a:	d0fa      	beq.n	8007752 <_dtoa_r+0xb22>
 800775c:	e4b5      	b.n	80070ca <_dtoa_r+0x49a>
 800775e:	459a      	cmp	sl, r3
 8007760:	d1a8      	bne.n	80076b4 <_dtoa_r+0xa84>
 8007762:	2331      	movs	r3, #49	@ 0x31
 8007764:	f108 0801 	add.w	r8, r8, #1
 8007768:	f88a 3000 	strb.w	r3, [sl]
 800776c:	e4ad      	b.n	80070ca <_dtoa_r+0x49a>
 800776e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007770:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80077cc <_dtoa_r+0xb9c>
 8007774:	b11b      	cbz	r3, 800777e <_dtoa_r+0xb4e>
 8007776:	f10a 0308 	add.w	r3, sl, #8
 800777a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800777c:	6013      	str	r3, [r2, #0]
 800777e:	4650      	mov	r0, sl
 8007780:	b017      	add	sp, #92	@ 0x5c
 8007782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007786:	9b07      	ldr	r3, [sp, #28]
 8007788:	2b01      	cmp	r3, #1
 800778a:	f77f ae2e 	ble.w	80073ea <_dtoa_r+0x7ba>
 800778e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007790:	9308      	str	r3, [sp, #32]
 8007792:	2001      	movs	r0, #1
 8007794:	e64d      	b.n	8007432 <_dtoa_r+0x802>
 8007796:	f1bb 0f00 	cmp.w	fp, #0
 800779a:	f77f aed9 	ble.w	8007550 <_dtoa_r+0x920>
 800779e:	4656      	mov	r6, sl
 80077a0:	9802      	ldr	r0, [sp, #8]
 80077a2:	4621      	mov	r1, r4
 80077a4:	f7ff f9bb 	bl	8006b1e <quorem>
 80077a8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80077ac:	f806 3b01 	strb.w	r3, [r6], #1
 80077b0:	eba6 020a 	sub.w	r2, r6, sl
 80077b4:	4593      	cmp	fp, r2
 80077b6:	ddb4      	ble.n	8007722 <_dtoa_r+0xaf2>
 80077b8:	9902      	ldr	r1, [sp, #8]
 80077ba:	2300      	movs	r3, #0
 80077bc:	220a      	movs	r2, #10
 80077be:	4648      	mov	r0, r9
 80077c0:	f000 f968 	bl	8007a94 <__multadd>
 80077c4:	9002      	str	r0, [sp, #8]
 80077c6:	e7eb      	b.n	80077a0 <_dtoa_r+0xb70>
 80077c8:	08009068 	.word	0x08009068
 80077cc:	08008fec 	.word	0x08008fec

080077d0 <_free_r>:
 80077d0:	b538      	push	{r3, r4, r5, lr}
 80077d2:	4605      	mov	r5, r0
 80077d4:	2900      	cmp	r1, #0
 80077d6:	d041      	beq.n	800785c <_free_r+0x8c>
 80077d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80077dc:	1f0c      	subs	r4, r1, #4
 80077de:	2b00      	cmp	r3, #0
 80077e0:	bfb8      	it	lt
 80077e2:	18e4      	addlt	r4, r4, r3
 80077e4:	f000 f8e8 	bl	80079b8 <__malloc_lock>
 80077e8:	4a1d      	ldr	r2, [pc, #116]	@ (8007860 <_free_r+0x90>)
 80077ea:	6813      	ldr	r3, [r2, #0]
 80077ec:	b933      	cbnz	r3, 80077fc <_free_r+0x2c>
 80077ee:	6063      	str	r3, [r4, #4]
 80077f0:	6014      	str	r4, [r2, #0]
 80077f2:	4628      	mov	r0, r5
 80077f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80077f8:	f000 b8e4 	b.w	80079c4 <__malloc_unlock>
 80077fc:	42a3      	cmp	r3, r4
 80077fe:	d908      	bls.n	8007812 <_free_r+0x42>
 8007800:	6820      	ldr	r0, [r4, #0]
 8007802:	1821      	adds	r1, r4, r0
 8007804:	428b      	cmp	r3, r1
 8007806:	bf01      	itttt	eq
 8007808:	6819      	ldreq	r1, [r3, #0]
 800780a:	685b      	ldreq	r3, [r3, #4]
 800780c:	1809      	addeq	r1, r1, r0
 800780e:	6021      	streq	r1, [r4, #0]
 8007810:	e7ed      	b.n	80077ee <_free_r+0x1e>
 8007812:	461a      	mov	r2, r3
 8007814:	685b      	ldr	r3, [r3, #4]
 8007816:	b10b      	cbz	r3, 800781c <_free_r+0x4c>
 8007818:	42a3      	cmp	r3, r4
 800781a:	d9fa      	bls.n	8007812 <_free_r+0x42>
 800781c:	6811      	ldr	r1, [r2, #0]
 800781e:	1850      	adds	r0, r2, r1
 8007820:	42a0      	cmp	r0, r4
 8007822:	d10b      	bne.n	800783c <_free_r+0x6c>
 8007824:	6820      	ldr	r0, [r4, #0]
 8007826:	4401      	add	r1, r0
 8007828:	1850      	adds	r0, r2, r1
 800782a:	4283      	cmp	r3, r0
 800782c:	6011      	str	r1, [r2, #0]
 800782e:	d1e0      	bne.n	80077f2 <_free_r+0x22>
 8007830:	6818      	ldr	r0, [r3, #0]
 8007832:	685b      	ldr	r3, [r3, #4]
 8007834:	6053      	str	r3, [r2, #4]
 8007836:	4408      	add	r0, r1
 8007838:	6010      	str	r0, [r2, #0]
 800783a:	e7da      	b.n	80077f2 <_free_r+0x22>
 800783c:	d902      	bls.n	8007844 <_free_r+0x74>
 800783e:	230c      	movs	r3, #12
 8007840:	602b      	str	r3, [r5, #0]
 8007842:	e7d6      	b.n	80077f2 <_free_r+0x22>
 8007844:	6820      	ldr	r0, [r4, #0]
 8007846:	1821      	adds	r1, r4, r0
 8007848:	428b      	cmp	r3, r1
 800784a:	bf04      	itt	eq
 800784c:	6819      	ldreq	r1, [r3, #0]
 800784e:	685b      	ldreq	r3, [r3, #4]
 8007850:	6063      	str	r3, [r4, #4]
 8007852:	bf04      	itt	eq
 8007854:	1809      	addeq	r1, r1, r0
 8007856:	6021      	streq	r1, [r4, #0]
 8007858:	6054      	str	r4, [r2, #4]
 800785a:	e7ca      	b.n	80077f2 <_free_r+0x22>
 800785c:	bd38      	pop	{r3, r4, r5, pc}
 800785e:	bf00      	nop
 8007860:	200004cc 	.word	0x200004cc

08007864 <malloc>:
 8007864:	4b02      	ldr	r3, [pc, #8]	@ (8007870 <malloc+0xc>)
 8007866:	4601      	mov	r1, r0
 8007868:	6818      	ldr	r0, [r3, #0]
 800786a:	f000 b825 	b.w	80078b8 <_malloc_r>
 800786e:	bf00      	nop
 8007870:	20000018 	.word	0x20000018

08007874 <sbrk_aligned>:
 8007874:	b570      	push	{r4, r5, r6, lr}
 8007876:	4e0f      	ldr	r6, [pc, #60]	@ (80078b4 <sbrk_aligned+0x40>)
 8007878:	460c      	mov	r4, r1
 800787a:	6831      	ldr	r1, [r6, #0]
 800787c:	4605      	mov	r5, r0
 800787e:	b911      	cbnz	r1, 8007886 <sbrk_aligned+0x12>
 8007880:	f000 fe3e 	bl	8008500 <_sbrk_r>
 8007884:	6030      	str	r0, [r6, #0]
 8007886:	4621      	mov	r1, r4
 8007888:	4628      	mov	r0, r5
 800788a:	f000 fe39 	bl	8008500 <_sbrk_r>
 800788e:	1c43      	adds	r3, r0, #1
 8007890:	d103      	bne.n	800789a <sbrk_aligned+0x26>
 8007892:	f04f 34ff 	mov.w	r4, #4294967295
 8007896:	4620      	mov	r0, r4
 8007898:	bd70      	pop	{r4, r5, r6, pc}
 800789a:	1cc4      	adds	r4, r0, #3
 800789c:	f024 0403 	bic.w	r4, r4, #3
 80078a0:	42a0      	cmp	r0, r4
 80078a2:	d0f8      	beq.n	8007896 <sbrk_aligned+0x22>
 80078a4:	1a21      	subs	r1, r4, r0
 80078a6:	4628      	mov	r0, r5
 80078a8:	f000 fe2a 	bl	8008500 <_sbrk_r>
 80078ac:	3001      	adds	r0, #1
 80078ae:	d1f2      	bne.n	8007896 <sbrk_aligned+0x22>
 80078b0:	e7ef      	b.n	8007892 <sbrk_aligned+0x1e>
 80078b2:	bf00      	nop
 80078b4:	200004c8 	.word	0x200004c8

080078b8 <_malloc_r>:
 80078b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078bc:	1ccd      	adds	r5, r1, #3
 80078be:	f025 0503 	bic.w	r5, r5, #3
 80078c2:	3508      	adds	r5, #8
 80078c4:	2d0c      	cmp	r5, #12
 80078c6:	bf38      	it	cc
 80078c8:	250c      	movcc	r5, #12
 80078ca:	2d00      	cmp	r5, #0
 80078cc:	4606      	mov	r6, r0
 80078ce:	db01      	blt.n	80078d4 <_malloc_r+0x1c>
 80078d0:	42a9      	cmp	r1, r5
 80078d2:	d904      	bls.n	80078de <_malloc_r+0x26>
 80078d4:	230c      	movs	r3, #12
 80078d6:	6033      	str	r3, [r6, #0]
 80078d8:	2000      	movs	r0, #0
 80078da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80079b4 <_malloc_r+0xfc>
 80078e2:	f000 f869 	bl	80079b8 <__malloc_lock>
 80078e6:	f8d8 3000 	ldr.w	r3, [r8]
 80078ea:	461c      	mov	r4, r3
 80078ec:	bb44      	cbnz	r4, 8007940 <_malloc_r+0x88>
 80078ee:	4629      	mov	r1, r5
 80078f0:	4630      	mov	r0, r6
 80078f2:	f7ff ffbf 	bl	8007874 <sbrk_aligned>
 80078f6:	1c43      	adds	r3, r0, #1
 80078f8:	4604      	mov	r4, r0
 80078fa:	d158      	bne.n	80079ae <_malloc_r+0xf6>
 80078fc:	f8d8 4000 	ldr.w	r4, [r8]
 8007900:	4627      	mov	r7, r4
 8007902:	2f00      	cmp	r7, #0
 8007904:	d143      	bne.n	800798e <_malloc_r+0xd6>
 8007906:	2c00      	cmp	r4, #0
 8007908:	d04b      	beq.n	80079a2 <_malloc_r+0xea>
 800790a:	6823      	ldr	r3, [r4, #0]
 800790c:	4639      	mov	r1, r7
 800790e:	4630      	mov	r0, r6
 8007910:	eb04 0903 	add.w	r9, r4, r3
 8007914:	f000 fdf4 	bl	8008500 <_sbrk_r>
 8007918:	4581      	cmp	r9, r0
 800791a:	d142      	bne.n	80079a2 <_malloc_r+0xea>
 800791c:	6821      	ldr	r1, [r4, #0]
 800791e:	1a6d      	subs	r5, r5, r1
 8007920:	4629      	mov	r1, r5
 8007922:	4630      	mov	r0, r6
 8007924:	f7ff ffa6 	bl	8007874 <sbrk_aligned>
 8007928:	3001      	adds	r0, #1
 800792a:	d03a      	beq.n	80079a2 <_malloc_r+0xea>
 800792c:	6823      	ldr	r3, [r4, #0]
 800792e:	442b      	add	r3, r5
 8007930:	6023      	str	r3, [r4, #0]
 8007932:	f8d8 3000 	ldr.w	r3, [r8]
 8007936:	685a      	ldr	r2, [r3, #4]
 8007938:	bb62      	cbnz	r2, 8007994 <_malloc_r+0xdc>
 800793a:	f8c8 7000 	str.w	r7, [r8]
 800793e:	e00f      	b.n	8007960 <_malloc_r+0xa8>
 8007940:	6822      	ldr	r2, [r4, #0]
 8007942:	1b52      	subs	r2, r2, r5
 8007944:	d420      	bmi.n	8007988 <_malloc_r+0xd0>
 8007946:	2a0b      	cmp	r2, #11
 8007948:	d917      	bls.n	800797a <_malloc_r+0xc2>
 800794a:	1961      	adds	r1, r4, r5
 800794c:	42a3      	cmp	r3, r4
 800794e:	6025      	str	r5, [r4, #0]
 8007950:	bf18      	it	ne
 8007952:	6059      	strne	r1, [r3, #4]
 8007954:	6863      	ldr	r3, [r4, #4]
 8007956:	bf08      	it	eq
 8007958:	f8c8 1000 	streq.w	r1, [r8]
 800795c:	5162      	str	r2, [r4, r5]
 800795e:	604b      	str	r3, [r1, #4]
 8007960:	4630      	mov	r0, r6
 8007962:	f000 f82f 	bl	80079c4 <__malloc_unlock>
 8007966:	f104 000b 	add.w	r0, r4, #11
 800796a:	1d23      	adds	r3, r4, #4
 800796c:	f020 0007 	bic.w	r0, r0, #7
 8007970:	1ac2      	subs	r2, r0, r3
 8007972:	bf1c      	itt	ne
 8007974:	1a1b      	subne	r3, r3, r0
 8007976:	50a3      	strne	r3, [r4, r2]
 8007978:	e7af      	b.n	80078da <_malloc_r+0x22>
 800797a:	6862      	ldr	r2, [r4, #4]
 800797c:	42a3      	cmp	r3, r4
 800797e:	bf0c      	ite	eq
 8007980:	f8c8 2000 	streq.w	r2, [r8]
 8007984:	605a      	strne	r2, [r3, #4]
 8007986:	e7eb      	b.n	8007960 <_malloc_r+0xa8>
 8007988:	4623      	mov	r3, r4
 800798a:	6864      	ldr	r4, [r4, #4]
 800798c:	e7ae      	b.n	80078ec <_malloc_r+0x34>
 800798e:	463c      	mov	r4, r7
 8007990:	687f      	ldr	r7, [r7, #4]
 8007992:	e7b6      	b.n	8007902 <_malloc_r+0x4a>
 8007994:	461a      	mov	r2, r3
 8007996:	685b      	ldr	r3, [r3, #4]
 8007998:	42a3      	cmp	r3, r4
 800799a:	d1fb      	bne.n	8007994 <_malloc_r+0xdc>
 800799c:	2300      	movs	r3, #0
 800799e:	6053      	str	r3, [r2, #4]
 80079a0:	e7de      	b.n	8007960 <_malloc_r+0xa8>
 80079a2:	230c      	movs	r3, #12
 80079a4:	6033      	str	r3, [r6, #0]
 80079a6:	4630      	mov	r0, r6
 80079a8:	f000 f80c 	bl	80079c4 <__malloc_unlock>
 80079ac:	e794      	b.n	80078d8 <_malloc_r+0x20>
 80079ae:	6005      	str	r5, [r0, #0]
 80079b0:	e7d6      	b.n	8007960 <_malloc_r+0xa8>
 80079b2:	bf00      	nop
 80079b4:	200004cc 	.word	0x200004cc

080079b8 <__malloc_lock>:
 80079b8:	4801      	ldr	r0, [pc, #4]	@ (80079c0 <__malloc_lock+0x8>)
 80079ba:	f7ff b8ae 	b.w	8006b1a <__retarget_lock_acquire_recursive>
 80079be:	bf00      	nop
 80079c0:	200004c4 	.word	0x200004c4

080079c4 <__malloc_unlock>:
 80079c4:	4801      	ldr	r0, [pc, #4]	@ (80079cc <__malloc_unlock+0x8>)
 80079c6:	f7ff b8a9 	b.w	8006b1c <__retarget_lock_release_recursive>
 80079ca:	bf00      	nop
 80079cc:	200004c4 	.word	0x200004c4

080079d0 <_Balloc>:
 80079d0:	b570      	push	{r4, r5, r6, lr}
 80079d2:	69c6      	ldr	r6, [r0, #28]
 80079d4:	4604      	mov	r4, r0
 80079d6:	460d      	mov	r5, r1
 80079d8:	b976      	cbnz	r6, 80079f8 <_Balloc+0x28>
 80079da:	2010      	movs	r0, #16
 80079dc:	f7ff ff42 	bl	8007864 <malloc>
 80079e0:	4602      	mov	r2, r0
 80079e2:	61e0      	str	r0, [r4, #28]
 80079e4:	b920      	cbnz	r0, 80079f0 <_Balloc+0x20>
 80079e6:	4b18      	ldr	r3, [pc, #96]	@ (8007a48 <_Balloc+0x78>)
 80079e8:	4818      	ldr	r0, [pc, #96]	@ (8007a4c <_Balloc+0x7c>)
 80079ea:	216b      	movs	r1, #107	@ 0x6b
 80079ec:	f000 fda6 	bl	800853c <__assert_func>
 80079f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80079f4:	6006      	str	r6, [r0, #0]
 80079f6:	60c6      	str	r6, [r0, #12]
 80079f8:	69e6      	ldr	r6, [r4, #28]
 80079fa:	68f3      	ldr	r3, [r6, #12]
 80079fc:	b183      	cbz	r3, 8007a20 <_Balloc+0x50>
 80079fe:	69e3      	ldr	r3, [r4, #28]
 8007a00:	68db      	ldr	r3, [r3, #12]
 8007a02:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007a06:	b9b8      	cbnz	r0, 8007a38 <_Balloc+0x68>
 8007a08:	2101      	movs	r1, #1
 8007a0a:	fa01 f605 	lsl.w	r6, r1, r5
 8007a0e:	1d72      	adds	r2, r6, #5
 8007a10:	0092      	lsls	r2, r2, #2
 8007a12:	4620      	mov	r0, r4
 8007a14:	f000 fdb0 	bl	8008578 <_calloc_r>
 8007a18:	b160      	cbz	r0, 8007a34 <_Balloc+0x64>
 8007a1a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007a1e:	e00e      	b.n	8007a3e <_Balloc+0x6e>
 8007a20:	2221      	movs	r2, #33	@ 0x21
 8007a22:	2104      	movs	r1, #4
 8007a24:	4620      	mov	r0, r4
 8007a26:	f000 fda7 	bl	8008578 <_calloc_r>
 8007a2a:	69e3      	ldr	r3, [r4, #28]
 8007a2c:	60f0      	str	r0, [r6, #12]
 8007a2e:	68db      	ldr	r3, [r3, #12]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d1e4      	bne.n	80079fe <_Balloc+0x2e>
 8007a34:	2000      	movs	r0, #0
 8007a36:	bd70      	pop	{r4, r5, r6, pc}
 8007a38:	6802      	ldr	r2, [r0, #0]
 8007a3a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007a3e:	2300      	movs	r3, #0
 8007a40:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007a44:	e7f7      	b.n	8007a36 <_Balloc+0x66>
 8007a46:	bf00      	nop
 8007a48:	08008ff9 	.word	0x08008ff9
 8007a4c:	08009079 	.word	0x08009079

08007a50 <_Bfree>:
 8007a50:	b570      	push	{r4, r5, r6, lr}
 8007a52:	69c6      	ldr	r6, [r0, #28]
 8007a54:	4605      	mov	r5, r0
 8007a56:	460c      	mov	r4, r1
 8007a58:	b976      	cbnz	r6, 8007a78 <_Bfree+0x28>
 8007a5a:	2010      	movs	r0, #16
 8007a5c:	f7ff ff02 	bl	8007864 <malloc>
 8007a60:	4602      	mov	r2, r0
 8007a62:	61e8      	str	r0, [r5, #28]
 8007a64:	b920      	cbnz	r0, 8007a70 <_Bfree+0x20>
 8007a66:	4b09      	ldr	r3, [pc, #36]	@ (8007a8c <_Bfree+0x3c>)
 8007a68:	4809      	ldr	r0, [pc, #36]	@ (8007a90 <_Bfree+0x40>)
 8007a6a:	218f      	movs	r1, #143	@ 0x8f
 8007a6c:	f000 fd66 	bl	800853c <__assert_func>
 8007a70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007a74:	6006      	str	r6, [r0, #0]
 8007a76:	60c6      	str	r6, [r0, #12]
 8007a78:	b13c      	cbz	r4, 8007a8a <_Bfree+0x3a>
 8007a7a:	69eb      	ldr	r3, [r5, #28]
 8007a7c:	6862      	ldr	r2, [r4, #4]
 8007a7e:	68db      	ldr	r3, [r3, #12]
 8007a80:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007a84:	6021      	str	r1, [r4, #0]
 8007a86:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007a8a:	bd70      	pop	{r4, r5, r6, pc}
 8007a8c:	08008ff9 	.word	0x08008ff9
 8007a90:	08009079 	.word	0x08009079

08007a94 <__multadd>:
 8007a94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a98:	690d      	ldr	r5, [r1, #16]
 8007a9a:	4607      	mov	r7, r0
 8007a9c:	460c      	mov	r4, r1
 8007a9e:	461e      	mov	r6, r3
 8007aa0:	f101 0c14 	add.w	ip, r1, #20
 8007aa4:	2000      	movs	r0, #0
 8007aa6:	f8dc 3000 	ldr.w	r3, [ip]
 8007aaa:	b299      	uxth	r1, r3
 8007aac:	fb02 6101 	mla	r1, r2, r1, r6
 8007ab0:	0c1e      	lsrs	r6, r3, #16
 8007ab2:	0c0b      	lsrs	r3, r1, #16
 8007ab4:	fb02 3306 	mla	r3, r2, r6, r3
 8007ab8:	b289      	uxth	r1, r1
 8007aba:	3001      	adds	r0, #1
 8007abc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007ac0:	4285      	cmp	r5, r0
 8007ac2:	f84c 1b04 	str.w	r1, [ip], #4
 8007ac6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007aca:	dcec      	bgt.n	8007aa6 <__multadd+0x12>
 8007acc:	b30e      	cbz	r6, 8007b12 <__multadd+0x7e>
 8007ace:	68a3      	ldr	r3, [r4, #8]
 8007ad0:	42ab      	cmp	r3, r5
 8007ad2:	dc19      	bgt.n	8007b08 <__multadd+0x74>
 8007ad4:	6861      	ldr	r1, [r4, #4]
 8007ad6:	4638      	mov	r0, r7
 8007ad8:	3101      	adds	r1, #1
 8007ada:	f7ff ff79 	bl	80079d0 <_Balloc>
 8007ade:	4680      	mov	r8, r0
 8007ae0:	b928      	cbnz	r0, 8007aee <__multadd+0x5a>
 8007ae2:	4602      	mov	r2, r0
 8007ae4:	4b0c      	ldr	r3, [pc, #48]	@ (8007b18 <__multadd+0x84>)
 8007ae6:	480d      	ldr	r0, [pc, #52]	@ (8007b1c <__multadd+0x88>)
 8007ae8:	21ba      	movs	r1, #186	@ 0xba
 8007aea:	f000 fd27 	bl	800853c <__assert_func>
 8007aee:	6922      	ldr	r2, [r4, #16]
 8007af0:	3202      	adds	r2, #2
 8007af2:	f104 010c 	add.w	r1, r4, #12
 8007af6:	0092      	lsls	r2, r2, #2
 8007af8:	300c      	adds	r0, #12
 8007afa:	f000 fd11 	bl	8008520 <memcpy>
 8007afe:	4621      	mov	r1, r4
 8007b00:	4638      	mov	r0, r7
 8007b02:	f7ff ffa5 	bl	8007a50 <_Bfree>
 8007b06:	4644      	mov	r4, r8
 8007b08:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007b0c:	3501      	adds	r5, #1
 8007b0e:	615e      	str	r6, [r3, #20]
 8007b10:	6125      	str	r5, [r4, #16]
 8007b12:	4620      	mov	r0, r4
 8007b14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b18:	08009068 	.word	0x08009068
 8007b1c:	08009079 	.word	0x08009079

08007b20 <__hi0bits>:
 8007b20:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007b24:	4603      	mov	r3, r0
 8007b26:	bf36      	itet	cc
 8007b28:	0403      	lslcc	r3, r0, #16
 8007b2a:	2000      	movcs	r0, #0
 8007b2c:	2010      	movcc	r0, #16
 8007b2e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007b32:	bf3c      	itt	cc
 8007b34:	021b      	lslcc	r3, r3, #8
 8007b36:	3008      	addcc	r0, #8
 8007b38:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007b3c:	bf3c      	itt	cc
 8007b3e:	011b      	lslcc	r3, r3, #4
 8007b40:	3004      	addcc	r0, #4
 8007b42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b46:	bf3c      	itt	cc
 8007b48:	009b      	lslcc	r3, r3, #2
 8007b4a:	3002      	addcc	r0, #2
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	db05      	blt.n	8007b5c <__hi0bits+0x3c>
 8007b50:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007b54:	f100 0001 	add.w	r0, r0, #1
 8007b58:	bf08      	it	eq
 8007b5a:	2020      	moveq	r0, #32
 8007b5c:	4770      	bx	lr

08007b5e <__lo0bits>:
 8007b5e:	6803      	ldr	r3, [r0, #0]
 8007b60:	4602      	mov	r2, r0
 8007b62:	f013 0007 	ands.w	r0, r3, #7
 8007b66:	d00b      	beq.n	8007b80 <__lo0bits+0x22>
 8007b68:	07d9      	lsls	r1, r3, #31
 8007b6a:	d421      	bmi.n	8007bb0 <__lo0bits+0x52>
 8007b6c:	0798      	lsls	r0, r3, #30
 8007b6e:	bf49      	itett	mi
 8007b70:	085b      	lsrmi	r3, r3, #1
 8007b72:	089b      	lsrpl	r3, r3, #2
 8007b74:	2001      	movmi	r0, #1
 8007b76:	6013      	strmi	r3, [r2, #0]
 8007b78:	bf5c      	itt	pl
 8007b7a:	6013      	strpl	r3, [r2, #0]
 8007b7c:	2002      	movpl	r0, #2
 8007b7e:	4770      	bx	lr
 8007b80:	b299      	uxth	r1, r3
 8007b82:	b909      	cbnz	r1, 8007b88 <__lo0bits+0x2a>
 8007b84:	0c1b      	lsrs	r3, r3, #16
 8007b86:	2010      	movs	r0, #16
 8007b88:	b2d9      	uxtb	r1, r3
 8007b8a:	b909      	cbnz	r1, 8007b90 <__lo0bits+0x32>
 8007b8c:	3008      	adds	r0, #8
 8007b8e:	0a1b      	lsrs	r3, r3, #8
 8007b90:	0719      	lsls	r1, r3, #28
 8007b92:	bf04      	itt	eq
 8007b94:	091b      	lsreq	r3, r3, #4
 8007b96:	3004      	addeq	r0, #4
 8007b98:	0799      	lsls	r1, r3, #30
 8007b9a:	bf04      	itt	eq
 8007b9c:	089b      	lsreq	r3, r3, #2
 8007b9e:	3002      	addeq	r0, #2
 8007ba0:	07d9      	lsls	r1, r3, #31
 8007ba2:	d403      	bmi.n	8007bac <__lo0bits+0x4e>
 8007ba4:	085b      	lsrs	r3, r3, #1
 8007ba6:	f100 0001 	add.w	r0, r0, #1
 8007baa:	d003      	beq.n	8007bb4 <__lo0bits+0x56>
 8007bac:	6013      	str	r3, [r2, #0]
 8007bae:	4770      	bx	lr
 8007bb0:	2000      	movs	r0, #0
 8007bb2:	4770      	bx	lr
 8007bb4:	2020      	movs	r0, #32
 8007bb6:	4770      	bx	lr

08007bb8 <__i2b>:
 8007bb8:	b510      	push	{r4, lr}
 8007bba:	460c      	mov	r4, r1
 8007bbc:	2101      	movs	r1, #1
 8007bbe:	f7ff ff07 	bl	80079d0 <_Balloc>
 8007bc2:	4602      	mov	r2, r0
 8007bc4:	b928      	cbnz	r0, 8007bd2 <__i2b+0x1a>
 8007bc6:	4b05      	ldr	r3, [pc, #20]	@ (8007bdc <__i2b+0x24>)
 8007bc8:	4805      	ldr	r0, [pc, #20]	@ (8007be0 <__i2b+0x28>)
 8007bca:	f240 1145 	movw	r1, #325	@ 0x145
 8007bce:	f000 fcb5 	bl	800853c <__assert_func>
 8007bd2:	2301      	movs	r3, #1
 8007bd4:	6144      	str	r4, [r0, #20]
 8007bd6:	6103      	str	r3, [r0, #16]
 8007bd8:	bd10      	pop	{r4, pc}
 8007bda:	bf00      	nop
 8007bdc:	08009068 	.word	0x08009068
 8007be0:	08009079 	.word	0x08009079

08007be4 <__multiply>:
 8007be4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007be8:	4617      	mov	r7, r2
 8007bea:	690a      	ldr	r2, [r1, #16]
 8007bec:	693b      	ldr	r3, [r7, #16]
 8007bee:	429a      	cmp	r2, r3
 8007bf0:	bfa8      	it	ge
 8007bf2:	463b      	movge	r3, r7
 8007bf4:	4689      	mov	r9, r1
 8007bf6:	bfa4      	itt	ge
 8007bf8:	460f      	movge	r7, r1
 8007bfa:	4699      	movge	r9, r3
 8007bfc:	693d      	ldr	r5, [r7, #16]
 8007bfe:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007c02:	68bb      	ldr	r3, [r7, #8]
 8007c04:	6879      	ldr	r1, [r7, #4]
 8007c06:	eb05 060a 	add.w	r6, r5, sl
 8007c0a:	42b3      	cmp	r3, r6
 8007c0c:	b085      	sub	sp, #20
 8007c0e:	bfb8      	it	lt
 8007c10:	3101      	addlt	r1, #1
 8007c12:	f7ff fedd 	bl	80079d0 <_Balloc>
 8007c16:	b930      	cbnz	r0, 8007c26 <__multiply+0x42>
 8007c18:	4602      	mov	r2, r0
 8007c1a:	4b41      	ldr	r3, [pc, #260]	@ (8007d20 <__multiply+0x13c>)
 8007c1c:	4841      	ldr	r0, [pc, #260]	@ (8007d24 <__multiply+0x140>)
 8007c1e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007c22:	f000 fc8b 	bl	800853c <__assert_func>
 8007c26:	f100 0414 	add.w	r4, r0, #20
 8007c2a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007c2e:	4623      	mov	r3, r4
 8007c30:	2200      	movs	r2, #0
 8007c32:	4573      	cmp	r3, lr
 8007c34:	d320      	bcc.n	8007c78 <__multiply+0x94>
 8007c36:	f107 0814 	add.w	r8, r7, #20
 8007c3a:	f109 0114 	add.w	r1, r9, #20
 8007c3e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007c42:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007c46:	9302      	str	r3, [sp, #8]
 8007c48:	1beb      	subs	r3, r5, r7
 8007c4a:	3b15      	subs	r3, #21
 8007c4c:	f023 0303 	bic.w	r3, r3, #3
 8007c50:	3304      	adds	r3, #4
 8007c52:	3715      	adds	r7, #21
 8007c54:	42bd      	cmp	r5, r7
 8007c56:	bf38      	it	cc
 8007c58:	2304      	movcc	r3, #4
 8007c5a:	9301      	str	r3, [sp, #4]
 8007c5c:	9b02      	ldr	r3, [sp, #8]
 8007c5e:	9103      	str	r1, [sp, #12]
 8007c60:	428b      	cmp	r3, r1
 8007c62:	d80c      	bhi.n	8007c7e <__multiply+0x9a>
 8007c64:	2e00      	cmp	r6, #0
 8007c66:	dd03      	ble.n	8007c70 <__multiply+0x8c>
 8007c68:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d055      	beq.n	8007d1c <__multiply+0x138>
 8007c70:	6106      	str	r6, [r0, #16]
 8007c72:	b005      	add	sp, #20
 8007c74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c78:	f843 2b04 	str.w	r2, [r3], #4
 8007c7c:	e7d9      	b.n	8007c32 <__multiply+0x4e>
 8007c7e:	f8b1 a000 	ldrh.w	sl, [r1]
 8007c82:	f1ba 0f00 	cmp.w	sl, #0
 8007c86:	d01f      	beq.n	8007cc8 <__multiply+0xe4>
 8007c88:	46c4      	mov	ip, r8
 8007c8a:	46a1      	mov	r9, r4
 8007c8c:	2700      	movs	r7, #0
 8007c8e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007c92:	f8d9 3000 	ldr.w	r3, [r9]
 8007c96:	fa1f fb82 	uxth.w	fp, r2
 8007c9a:	b29b      	uxth	r3, r3
 8007c9c:	fb0a 330b 	mla	r3, sl, fp, r3
 8007ca0:	443b      	add	r3, r7
 8007ca2:	f8d9 7000 	ldr.w	r7, [r9]
 8007ca6:	0c12      	lsrs	r2, r2, #16
 8007ca8:	0c3f      	lsrs	r7, r7, #16
 8007caa:	fb0a 7202 	mla	r2, sl, r2, r7
 8007cae:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007cb2:	b29b      	uxth	r3, r3
 8007cb4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007cb8:	4565      	cmp	r5, ip
 8007cba:	f849 3b04 	str.w	r3, [r9], #4
 8007cbe:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007cc2:	d8e4      	bhi.n	8007c8e <__multiply+0xaa>
 8007cc4:	9b01      	ldr	r3, [sp, #4]
 8007cc6:	50e7      	str	r7, [r4, r3]
 8007cc8:	9b03      	ldr	r3, [sp, #12]
 8007cca:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007cce:	3104      	adds	r1, #4
 8007cd0:	f1b9 0f00 	cmp.w	r9, #0
 8007cd4:	d020      	beq.n	8007d18 <__multiply+0x134>
 8007cd6:	6823      	ldr	r3, [r4, #0]
 8007cd8:	4647      	mov	r7, r8
 8007cda:	46a4      	mov	ip, r4
 8007cdc:	f04f 0a00 	mov.w	sl, #0
 8007ce0:	f8b7 b000 	ldrh.w	fp, [r7]
 8007ce4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007ce8:	fb09 220b 	mla	r2, r9, fp, r2
 8007cec:	4452      	add	r2, sl
 8007cee:	b29b      	uxth	r3, r3
 8007cf0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007cf4:	f84c 3b04 	str.w	r3, [ip], #4
 8007cf8:	f857 3b04 	ldr.w	r3, [r7], #4
 8007cfc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007d00:	f8bc 3000 	ldrh.w	r3, [ip]
 8007d04:	fb09 330a 	mla	r3, r9, sl, r3
 8007d08:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007d0c:	42bd      	cmp	r5, r7
 8007d0e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007d12:	d8e5      	bhi.n	8007ce0 <__multiply+0xfc>
 8007d14:	9a01      	ldr	r2, [sp, #4]
 8007d16:	50a3      	str	r3, [r4, r2]
 8007d18:	3404      	adds	r4, #4
 8007d1a:	e79f      	b.n	8007c5c <__multiply+0x78>
 8007d1c:	3e01      	subs	r6, #1
 8007d1e:	e7a1      	b.n	8007c64 <__multiply+0x80>
 8007d20:	08009068 	.word	0x08009068
 8007d24:	08009079 	.word	0x08009079

08007d28 <__pow5mult>:
 8007d28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d2c:	4615      	mov	r5, r2
 8007d2e:	f012 0203 	ands.w	r2, r2, #3
 8007d32:	4607      	mov	r7, r0
 8007d34:	460e      	mov	r6, r1
 8007d36:	d007      	beq.n	8007d48 <__pow5mult+0x20>
 8007d38:	4c25      	ldr	r4, [pc, #148]	@ (8007dd0 <__pow5mult+0xa8>)
 8007d3a:	3a01      	subs	r2, #1
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007d42:	f7ff fea7 	bl	8007a94 <__multadd>
 8007d46:	4606      	mov	r6, r0
 8007d48:	10ad      	asrs	r5, r5, #2
 8007d4a:	d03d      	beq.n	8007dc8 <__pow5mult+0xa0>
 8007d4c:	69fc      	ldr	r4, [r7, #28]
 8007d4e:	b97c      	cbnz	r4, 8007d70 <__pow5mult+0x48>
 8007d50:	2010      	movs	r0, #16
 8007d52:	f7ff fd87 	bl	8007864 <malloc>
 8007d56:	4602      	mov	r2, r0
 8007d58:	61f8      	str	r0, [r7, #28]
 8007d5a:	b928      	cbnz	r0, 8007d68 <__pow5mult+0x40>
 8007d5c:	4b1d      	ldr	r3, [pc, #116]	@ (8007dd4 <__pow5mult+0xac>)
 8007d5e:	481e      	ldr	r0, [pc, #120]	@ (8007dd8 <__pow5mult+0xb0>)
 8007d60:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007d64:	f000 fbea 	bl	800853c <__assert_func>
 8007d68:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007d6c:	6004      	str	r4, [r0, #0]
 8007d6e:	60c4      	str	r4, [r0, #12]
 8007d70:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007d74:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007d78:	b94c      	cbnz	r4, 8007d8e <__pow5mult+0x66>
 8007d7a:	f240 2171 	movw	r1, #625	@ 0x271
 8007d7e:	4638      	mov	r0, r7
 8007d80:	f7ff ff1a 	bl	8007bb8 <__i2b>
 8007d84:	2300      	movs	r3, #0
 8007d86:	f8c8 0008 	str.w	r0, [r8, #8]
 8007d8a:	4604      	mov	r4, r0
 8007d8c:	6003      	str	r3, [r0, #0]
 8007d8e:	f04f 0900 	mov.w	r9, #0
 8007d92:	07eb      	lsls	r3, r5, #31
 8007d94:	d50a      	bpl.n	8007dac <__pow5mult+0x84>
 8007d96:	4631      	mov	r1, r6
 8007d98:	4622      	mov	r2, r4
 8007d9a:	4638      	mov	r0, r7
 8007d9c:	f7ff ff22 	bl	8007be4 <__multiply>
 8007da0:	4631      	mov	r1, r6
 8007da2:	4680      	mov	r8, r0
 8007da4:	4638      	mov	r0, r7
 8007da6:	f7ff fe53 	bl	8007a50 <_Bfree>
 8007daa:	4646      	mov	r6, r8
 8007dac:	106d      	asrs	r5, r5, #1
 8007dae:	d00b      	beq.n	8007dc8 <__pow5mult+0xa0>
 8007db0:	6820      	ldr	r0, [r4, #0]
 8007db2:	b938      	cbnz	r0, 8007dc4 <__pow5mult+0x9c>
 8007db4:	4622      	mov	r2, r4
 8007db6:	4621      	mov	r1, r4
 8007db8:	4638      	mov	r0, r7
 8007dba:	f7ff ff13 	bl	8007be4 <__multiply>
 8007dbe:	6020      	str	r0, [r4, #0]
 8007dc0:	f8c0 9000 	str.w	r9, [r0]
 8007dc4:	4604      	mov	r4, r0
 8007dc6:	e7e4      	b.n	8007d92 <__pow5mult+0x6a>
 8007dc8:	4630      	mov	r0, r6
 8007dca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007dce:	bf00      	nop
 8007dd0:	0800912c 	.word	0x0800912c
 8007dd4:	08008ff9 	.word	0x08008ff9
 8007dd8:	08009079 	.word	0x08009079

08007ddc <__lshift>:
 8007ddc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007de0:	460c      	mov	r4, r1
 8007de2:	6849      	ldr	r1, [r1, #4]
 8007de4:	6923      	ldr	r3, [r4, #16]
 8007de6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007dea:	68a3      	ldr	r3, [r4, #8]
 8007dec:	4607      	mov	r7, r0
 8007dee:	4691      	mov	r9, r2
 8007df0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007df4:	f108 0601 	add.w	r6, r8, #1
 8007df8:	42b3      	cmp	r3, r6
 8007dfa:	db0b      	blt.n	8007e14 <__lshift+0x38>
 8007dfc:	4638      	mov	r0, r7
 8007dfe:	f7ff fde7 	bl	80079d0 <_Balloc>
 8007e02:	4605      	mov	r5, r0
 8007e04:	b948      	cbnz	r0, 8007e1a <__lshift+0x3e>
 8007e06:	4602      	mov	r2, r0
 8007e08:	4b28      	ldr	r3, [pc, #160]	@ (8007eac <__lshift+0xd0>)
 8007e0a:	4829      	ldr	r0, [pc, #164]	@ (8007eb0 <__lshift+0xd4>)
 8007e0c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007e10:	f000 fb94 	bl	800853c <__assert_func>
 8007e14:	3101      	adds	r1, #1
 8007e16:	005b      	lsls	r3, r3, #1
 8007e18:	e7ee      	b.n	8007df8 <__lshift+0x1c>
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	f100 0114 	add.w	r1, r0, #20
 8007e20:	f100 0210 	add.w	r2, r0, #16
 8007e24:	4618      	mov	r0, r3
 8007e26:	4553      	cmp	r3, sl
 8007e28:	db33      	blt.n	8007e92 <__lshift+0xb6>
 8007e2a:	6920      	ldr	r0, [r4, #16]
 8007e2c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007e30:	f104 0314 	add.w	r3, r4, #20
 8007e34:	f019 091f 	ands.w	r9, r9, #31
 8007e38:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007e3c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007e40:	d02b      	beq.n	8007e9a <__lshift+0xbe>
 8007e42:	f1c9 0e20 	rsb	lr, r9, #32
 8007e46:	468a      	mov	sl, r1
 8007e48:	2200      	movs	r2, #0
 8007e4a:	6818      	ldr	r0, [r3, #0]
 8007e4c:	fa00 f009 	lsl.w	r0, r0, r9
 8007e50:	4310      	orrs	r0, r2
 8007e52:	f84a 0b04 	str.w	r0, [sl], #4
 8007e56:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e5a:	459c      	cmp	ip, r3
 8007e5c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007e60:	d8f3      	bhi.n	8007e4a <__lshift+0x6e>
 8007e62:	ebac 0304 	sub.w	r3, ip, r4
 8007e66:	3b15      	subs	r3, #21
 8007e68:	f023 0303 	bic.w	r3, r3, #3
 8007e6c:	3304      	adds	r3, #4
 8007e6e:	f104 0015 	add.w	r0, r4, #21
 8007e72:	4560      	cmp	r0, ip
 8007e74:	bf88      	it	hi
 8007e76:	2304      	movhi	r3, #4
 8007e78:	50ca      	str	r2, [r1, r3]
 8007e7a:	b10a      	cbz	r2, 8007e80 <__lshift+0xa4>
 8007e7c:	f108 0602 	add.w	r6, r8, #2
 8007e80:	3e01      	subs	r6, #1
 8007e82:	4638      	mov	r0, r7
 8007e84:	612e      	str	r6, [r5, #16]
 8007e86:	4621      	mov	r1, r4
 8007e88:	f7ff fde2 	bl	8007a50 <_Bfree>
 8007e8c:	4628      	mov	r0, r5
 8007e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e92:	f842 0f04 	str.w	r0, [r2, #4]!
 8007e96:	3301      	adds	r3, #1
 8007e98:	e7c5      	b.n	8007e26 <__lshift+0x4a>
 8007e9a:	3904      	subs	r1, #4
 8007e9c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ea0:	f841 2f04 	str.w	r2, [r1, #4]!
 8007ea4:	459c      	cmp	ip, r3
 8007ea6:	d8f9      	bhi.n	8007e9c <__lshift+0xc0>
 8007ea8:	e7ea      	b.n	8007e80 <__lshift+0xa4>
 8007eaa:	bf00      	nop
 8007eac:	08009068 	.word	0x08009068
 8007eb0:	08009079 	.word	0x08009079

08007eb4 <__mcmp>:
 8007eb4:	690a      	ldr	r2, [r1, #16]
 8007eb6:	4603      	mov	r3, r0
 8007eb8:	6900      	ldr	r0, [r0, #16]
 8007eba:	1a80      	subs	r0, r0, r2
 8007ebc:	b530      	push	{r4, r5, lr}
 8007ebe:	d10e      	bne.n	8007ede <__mcmp+0x2a>
 8007ec0:	3314      	adds	r3, #20
 8007ec2:	3114      	adds	r1, #20
 8007ec4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007ec8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007ecc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007ed0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007ed4:	4295      	cmp	r5, r2
 8007ed6:	d003      	beq.n	8007ee0 <__mcmp+0x2c>
 8007ed8:	d205      	bcs.n	8007ee6 <__mcmp+0x32>
 8007eda:	f04f 30ff 	mov.w	r0, #4294967295
 8007ede:	bd30      	pop	{r4, r5, pc}
 8007ee0:	42a3      	cmp	r3, r4
 8007ee2:	d3f3      	bcc.n	8007ecc <__mcmp+0x18>
 8007ee4:	e7fb      	b.n	8007ede <__mcmp+0x2a>
 8007ee6:	2001      	movs	r0, #1
 8007ee8:	e7f9      	b.n	8007ede <__mcmp+0x2a>
	...

08007eec <__mdiff>:
 8007eec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ef0:	4689      	mov	r9, r1
 8007ef2:	4606      	mov	r6, r0
 8007ef4:	4611      	mov	r1, r2
 8007ef6:	4648      	mov	r0, r9
 8007ef8:	4614      	mov	r4, r2
 8007efa:	f7ff ffdb 	bl	8007eb4 <__mcmp>
 8007efe:	1e05      	subs	r5, r0, #0
 8007f00:	d112      	bne.n	8007f28 <__mdiff+0x3c>
 8007f02:	4629      	mov	r1, r5
 8007f04:	4630      	mov	r0, r6
 8007f06:	f7ff fd63 	bl	80079d0 <_Balloc>
 8007f0a:	4602      	mov	r2, r0
 8007f0c:	b928      	cbnz	r0, 8007f1a <__mdiff+0x2e>
 8007f0e:	4b3f      	ldr	r3, [pc, #252]	@ (800800c <__mdiff+0x120>)
 8007f10:	f240 2137 	movw	r1, #567	@ 0x237
 8007f14:	483e      	ldr	r0, [pc, #248]	@ (8008010 <__mdiff+0x124>)
 8007f16:	f000 fb11 	bl	800853c <__assert_func>
 8007f1a:	2301      	movs	r3, #1
 8007f1c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007f20:	4610      	mov	r0, r2
 8007f22:	b003      	add	sp, #12
 8007f24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f28:	bfbc      	itt	lt
 8007f2a:	464b      	movlt	r3, r9
 8007f2c:	46a1      	movlt	r9, r4
 8007f2e:	4630      	mov	r0, r6
 8007f30:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007f34:	bfba      	itte	lt
 8007f36:	461c      	movlt	r4, r3
 8007f38:	2501      	movlt	r5, #1
 8007f3a:	2500      	movge	r5, #0
 8007f3c:	f7ff fd48 	bl	80079d0 <_Balloc>
 8007f40:	4602      	mov	r2, r0
 8007f42:	b918      	cbnz	r0, 8007f4c <__mdiff+0x60>
 8007f44:	4b31      	ldr	r3, [pc, #196]	@ (800800c <__mdiff+0x120>)
 8007f46:	f240 2145 	movw	r1, #581	@ 0x245
 8007f4a:	e7e3      	b.n	8007f14 <__mdiff+0x28>
 8007f4c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007f50:	6926      	ldr	r6, [r4, #16]
 8007f52:	60c5      	str	r5, [r0, #12]
 8007f54:	f109 0310 	add.w	r3, r9, #16
 8007f58:	f109 0514 	add.w	r5, r9, #20
 8007f5c:	f104 0e14 	add.w	lr, r4, #20
 8007f60:	f100 0b14 	add.w	fp, r0, #20
 8007f64:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007f68:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007f6c:	9301      	str	r3, [sp, #4]
 8007f6e:	46d9      	mov	r9, fp
 8007f70:	f04f 0c00 	mov.w	ip, #0
 8007f74:	9b01      	ldr	r3, [sp, #4]
 8007f76:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007f7a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007f7e:	9301      	str	r3, [sp, #4]
 8007f80:	fa1f f38a 	uxth.w	r3, sl
 8007f84:	4619      	mov	r1, r3
 8007f86:	b283      	uxth	r3, r0
 8007f88:	1acb      	subs	r3, r1, r3
 8007f8a:	0c00      	lsrs	r0, r0, #16
 8007f8c:	4463      	add	r3, ip
 8007f8e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007f92:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007f96:	b29b      	uxth	r3, r3
 8007f98:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007f9c:	4576      	cmp	r6, lr
 8007f9e:	f849 3b04 	str.w	r3, [r9], #4
 8007fa2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007fa6:	d8e5      	bhi.n	8007f74 <__mdiff+0x88>
 8007fa8:	1b33      	subs	r3, r6, r4
 8007faa:	3b15      	subs	r3, #21
 8007fac:	f023 0303 	bic.w	r3, r3, #3
 8007fb0:	3415      	adds	r4, #21
 8007fb2:	3304      	adds	r3, #4
 8007fb4:	42a6      	cmp	r6, r4
 8007fb6:	bf38      	it	cc
 8007fb8:	2304      	movcc	r3, #4
 8007fba:	441d      	add	r5, r3
 8007fbc:	445b      	add	r3, fp
 8007fbe:	461e      	mov	r6, r3
 8007fc0:	462c      	mov	r4, r5
 8007fc2:	4544      	cmp	r4, r8
 8007fc4:	d30e      	bcc.n	8007fe4 <__mdiff+0xf8>
 8007fc6:	f108 0103 	add.w	r1, r8, #3
 8007fca:	1b49      	subs	r1, r1, r5
 8007fcc:	f021 0103 	bic.w	r1, r1, #3
 8007fd0:	3d03      	subs	r5, #3
 8007fd2:	45a8      	cmp	r8, r5
 8007fd4:	bf38      	it	cc
 8007fd6:	2100      	movcc	r1, #0
 8007fd8:	440b      	add	r3, r1
 8007fda:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007fde:	b191      	cbz	r1, 8008006 <__mdiff+0x11a>
 8007fe0:	6117      	str	r7, [r2, #16]
 8007fe2:	e79d      	b.n	8007f20 <__mdiff+0x34>
 8007fe4:	f854 1b04 	ldr.w	r1, [r4], #4
 8007fe8:	46e6      	mov	lr, ip
 8007fea:	0c08      	lsrs	r0, r1, #16
 8007fec:	fa1c fc81 	uxtah	ip, ip, r1
 8007ff0:	4471      	add	r1, lr
 8007ff2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007ff6:	b289      	uxth	r1, r1
 8007ff8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007ffc:	f846 1b04 	str.w	r1, [r6], #4
 8008000:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008004:	e7dd      	b.n	8007fc2 <__mdiff+0xd6>
 8008006:	3f01      	subs	r7, #1
 8008008:	e7e7      	b.n	8007fda <__mdiff+0xee>
 800800a:	bf00      	nop
 800800c:	08009068 	.word	0x08009068
 8008010:	08009079 	.word	0x08009079

08008014 <__d2b>:
 8008014:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008018:	460f      	mov	r7, r1
 800801a:	2101      	movs	r1, #1
 800801c:	ec59 8b10 	vmov	r8, r9, d0
 8008020:	4616      	mov	r6, r2
 8008022:	f7ff fcd5 	bl	80079d0 <_Balloc>
 8008026:	4604      	mov	r4, r0
 8008028:	b930      	cbnz	r0, 8008038 <__d2b+0x24>
 800802a:	4602      	mov	r2, r0
 800802c:	4b23      	ldr	r3, [pc, #140]	@ (80080bc <__d2b+0xa8>)
 800802e:	4824      	ldr	r0, [pc, #144]	@ (80080c0 <__d2b+0xac>)
 8008030:	f240 310f 	movw	r1, #783	@ 0x30f
 8008034:	f000 fa82 	bl	800853c <__assert_func>
 8008038:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800803c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008040:	b10d      	cbz	r5, 8008046 <__d2b+0x32>
 8008042:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008046:	9301      	str	r3, [sp, #4]
 8008048:	f1b8 0300 	subs.w	r3, r8, #0
 800804c:	d023      	beq.n	8008096 <__d2b+0x82>
 800804e:	4668      	mov	r0, sp
 8008050:	9300      	str	r3, [sp, #0]
 8008052:	f7ff fd84 	bl	8007b5e <__lo0bits>
 8008056:	e9dd 1200 	ldrd	r1, r2, [sp]
 800805a:	b1d0      	cbz	r0, 8008092 <__d2b+0x7e>
 800805c:	f1c0 0320 	rsb	r3, r0, #32
 8008060:	fa02 f303 	lsl.w	r3, r2, r3
 8008064:	430b      	orrs	r3, r1
 8008066:	40c2      	lsrs	r2, r0
 8008068:	6163      	str	r3, [r4, #20]
 800806a:	9201      	str	r2, [sp, #4]
 800806c:	9b01      	ldr	r3, [sp, #4]
 800806e:	61a3      	str	r3, [r4, #24]
 8008070:	2b00      	cmp	r3, #0
 8008072:	bf0c      	ite	eq
 8008074:	2201      	moveq	r2, #1
 8008076:	2202      	movne	r2, #2
 8008078:	6122      	str	r2, [r4, #16]
 800807a:	b1a5      	cbz	r5, 80080a6 <__d2b+0x92>
 800807c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008080:	4405      	add	r5, r0
 8008082:	603d      	str	r5, [r7, #0]
 8008084:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008088:	6030      	str	r0, [r6, #0]
 800808a:	4620      	mov	r0, r4
 800808c:	b003      	add	sp, #12
 800808e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008092:	6161      	str	r1, [r4, #20]
 8008094:	e7ea      	b.n	800806c <__d2b+0x58>
 8008096:	a801      	add	r0, sp, #4
 8008098:	f7ff fd61 	bl	8007b5e <__lo0bits>
 800809c:	9b01      	ldr	r3, [sp, #4]
 800809e:	6163      	str	r3, [r4, #20]
 80080a0:	3020      	adds	r0, #32
 80080a2:	2201      	movs	r2, #1
 80080a4:	e7e8      	b.n	8008078 <__d2b+0x64>
 80080a6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80080aa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80080ae:	6038      	str	r0, [r7, #0]
 80080b0:	6918      	ldr	r0, [r3, #16]
 80080b2:	f7ff fd35 	bl	8007b20 <__hi0bits>
 80080b6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80080ba:	e7e5      	b.n	8008088 <__d2b+0x74>
 80080bc:	08009068 	.word	0x08009068
 80080c0:	08009079 	.word	0x08009079

080080c4 <__ssputs_r>:
 80080c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080c8:	688e      	ldr	r6, [r1, #8]
 80080ca:	461f      	mov	r7, r3
 80080cc:	42be      	cmp	r6, r7
 80080ce:	680b      	ldr	r3, [r1, #0]
 80080d0:	4682      	mov	sl, r0
 80080d2:	460c      	mov	r4, r1
 80080d4:	4690      	mov	r8, r2
 80080d6:	d82d      	bhi.n	8008134 <__ssputs_r+0x70>
 80080d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80080dc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80080e0:	d026      	beq.n	8008130 <__ssputs_r+0x6c>
 80080e2:	6965      	ldr	r5, [r4, #20]
 80080e4:	6909      	ldr	r1, [r1, #16]
 80080e6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80080ea:	eba3 0901 	sub.w	r9, r3, r1
 80080ee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80080f2:	1c7b      	adds	r3, r7, #1
 80080f4:	444b      	add	r3, r9
 80080f6:	106d      	asrs	r5, r5, #1
 80080f8:	429d      	cmp	r5, r3
 80080fa:	bf38      	it	cc
 80080fc:	461d      	movcc	r5, r3
 80080fe:	0553      	lsls	r3, r2, #21
 8008100:	d527      	bpl.n	8008152 <__ssputs_r+0x8e>
 8008102:	4629      	mov	r1, r5
 8008104:	f7ff fbd8 	bl	80078b8 <_malloc_r>
 8008108:	4606      	mov	r6, r0
 800810a:	b360      	cbz	r0, 8008166 <__ssputs_r+0xa2>
 800810c:	6921      	ldr	r1, [r4, #16]
 800810e:	464a      	mov	r2, r9
 8008110:	f000 fa06 	bl	8008520 <memcpy>
 8008114:	89a3      	ldrh	r3, [r4, #12]
 8008116:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800811a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800811e:	81a3      	strh	r3, [r4, #12]
 8008120:	6126      	str	r6, [r4, #16]
 8008122:	6165      	str	r5, [r4, #20]
 8008124:	444e      	add	r6, r9
 8008126:	eba5 0509 	sub.w	r5, r5, r9
 800812a:	6026      	str	r6, [r4, #0]
 800812c:	60a5      	str	r5, [r4, #8]
 800812e:	463e      	mov	r6, r7
 8008130:	42be      	cmp	r6, r7
 8008132:	d900      	bls.n	8008136 <__ssputs_r+0x72>
 8008134:	463e      	mov	r6, r7
 8008136:	6820      	ldr	r0, [r4, #0]
 8008138:	4632      	mov	r2, r6
 800813a:	4641      	mov	r1, r8
 800813c:	f000 f9c6 	bl	80084cc <memmove>
 8008140:	68a3      	ldr	r3, [r4, #8]
 8008142:	1b9b      	subs	r3, r3, r6
 8008144:	60a3      	str	r3, [r4, #8]
 8008146:	6823      	ldr	r3, [r4, #0]
 8008148:	4433      	add	r3, r6
 800814a:	6023      	str	r3, [r4, #0]
 800814c:	2000      	movs	r0, #0
 800814e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008152:	462a      	mov	r2, r5
 8008154:	f000 fa36 	bl	80085c4 <_realloc_r>
 8008158:	4606      	mov	r6, r0
 800815a:	2800      	cmp	r0, #0
 800815c:	d1e0      	bne.n	8008120 <__ssputs_r+0x5c>
 800815e:	6921      	ldr	r1, [r4, #16]
 8008160:	4650      	mov	r0, sl
 8008162:	f7ff fb35 	bl	80077d0 <_free_r>
 8008166:	230c      	movs	r3, #12
 8008168:	f8ca 3000 	str.w	r3, [sl]
 800816c:	89a3      	ldrh	r3, [r4, #12]
 800816e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008172:	81a3      	strh	r3, [r4, #12]
 8008174:	f04f 30ff 	mov.w	r0, #4294967295
 8008178:	e7e9      	b.n	800814e <__ssputs_r+0x8a>
	...

0800817c <_svfiprintf_r>:
 800817c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008180:	4698      	mov	r8, r3
 8008182:	898b      	ldrh	r3, [r1, #12]
 8008184:	061b      	lsls	r3, r3, #24
 8008186:	b09d      	sub	sp, #116	@ 0x74
 8008188:	4607      	mov	r7, r0
 800818a:	460d      	mov	r5, r1
 800818c:	4614      	mov	r4, r2
 800818e:	d510      	bpl.n	80081b2 <_svfiprintf_r+0x36>
 8008190:	690b      	ldr	r3, [r1, #16]
 8008192:	b973      	cbnz	r3, 80081b2 <_svfiprintf_r+0x36>
 8008194:	2140      	movs	r1, #64	@ 0x40
 8008196:	f7ff fb8f 	bl	80078b8 <_malloc_r>
 800819a:	6028      	str	r0, [r5, #0]
 800819c:	6128      	str	r0, [r5, #16]
 800819e:	b930      	cbnz	r0, 80081ae <_svfiprintf_r+0x32>
 80081a0:	230c      	movs	r3, #12
 80081a2:	603b      	str	r3, [r7, #0]
 80081a4:	f04f 30ff 	mov.w	r0, #4294967295
 80081a8:	b01d      	add	sp, #116	@ 0x74
 80081aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081ae:	2340      	movs	r3, #64	@ 0x40
 80081b0:	616b      	str	r3, [r5, #20]
 80081b2:	2300      	movs	r3, #0
 80081b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80081b6:	2320      	movs	r3, #32
 80081b8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80081bc:	f8cd 800c 	str.w	r8, [sp, #12]
 80081c0:	2330      	movs	r3, #48	@ 0x30
 80081c2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008360 <_svfiprintf_r+0x1e4>
 80081c6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80081ca:	f04f 0901 	mov.w	r9, #1
 80081ce:	4623      	mov	r3, r4
 80081d0:	469a      	mov	sl, r3
 80081d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80081d6:	b10a      	cbz	r2, 80081dc <_svfiprintf_r+0x60>
 80081d8:	2a25      	cmp	r2, #37	@ 0x25
 80081da:	d1f9      	bne.n	80081d0 <_svfiprintf_r+0x54>
 80081dc:	ebba 0b04 	subs.w	fp, sl, r4
 80081e0:	d00b      	beq.n	80081fa <_svfiprintf_r+0x7e>
 80081e2:	465b      	mov	r3, fp
 80081e4:	4622      	mov	r2, r4
 80081e6:	4629      	mov	r1, r5
 80081e8:	4638      	mov	r0, r7
 80081ea:	f7ff ff6b 	bl	80080c4 <__ssputs_r>
 80081ee:	3001      	adds	r0, #1
 80081f0:	f000 80a7 	beq.w	8008342 <_svfiprintf_r+0x1c6>
 80081f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80081f6:	445a      	add	r2, fp
 80081f8:	9209      	str	r2, [sp, #36]	@ 0x24
 80081fa:	f89a 3000 	ldrb.w	r3, [sl]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	f000 809f 	beq.w	8008342 <_svfiprintf_r+0x1c6>
 8008204:	2300      	movs	r3, #0
 8008206:	f04f 32ff 	mov.w	r2, #4294967295
 800820a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800820e:	f10a 0a01 	add.w	sl, sl, #1
 8008212:	9304      	str	r3, [sp, #16]
 8008214:	9307      	str	r3, [sp, #28]
 8008216:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800821a:	931a      	str	r3, [sp, #104]	@ 0x68
 800821c:	4654      	mov	r4, sl
 800821e:	2205      	movs	r2, #5
 8008220:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008224:	484e      	ldr	r0, [pc, #312]	@ (8008360 <_svfiprintf_r+0x1e4>)
 8008226:	f7f7 fff3 	bl	8000210 <memchr>
 800822a:	9a04      	ldr	r2, [sp, #16]
 800822c:	b9d8      	cbnz	r0, 8008266 <_svfiprintf_r+0xea>
 800822e:	06d0      	lsls	r0, r2, #27
 8008230:	bf44      	itt	mi
 8008232:	2320      	movmi	r3, #32
 8008234:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008238:	0711      	lsls	r1, r2, #28
 800823a:	bf44      	itt	mi
 800823c:	232b      	movmi	r3, #43	@ 0x2b
 800823e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008242:	f89a 3000 	ldrb.w	r3, [sl]
 8008246:	2b2a      	cmp	r3, #42	@ 0x2a
 8008248:	d015      	beq.n	8008276 <_svfiprintf_r+0xfa>
 800824a:	9a07      	ldr	r2, [sp, #28]
 800824c:	4654      	mov	r4, sl
 800824e:	2000      	movs	r0, #0
 8008250:	f04f 0c0a 	mov.w	ip, #10
 8008254:	4621      	mov	r1, r4
 8008256:	f811 3b01 	ldrb.w	r3, [r1], #1
 800825a:	3b30      	subs	r3, #48	@ 0x30
 800825c:	2b09      	cmp	r3, #9
 800825e:	d94b      	bls.n	80082f8 <_svfiprintf_r+0x17c>
 8008260:	b1b0      	cbz	r0, 8008290 <_svfiprintf_r+0x114>
 8008262:	9207      	str	r2, [sp, #28]
 8008264:	e014      	b.n	8008290 <_svfiprintf_r+0x114>
 8008266:	eba0 0308 	sub.w	r3, r0, r8
 800826a:	fa09 f303 	lsl.w	r3, r9, r3
 800826e:	4313      	orrs	r3, r2
 8008270:	9304      	str	r3, [sp, #16]
 8008272:	46a2      	mov	sl, r4
 8008274:	e7d2      	b.n	800821c <_svfiprintf_r+0xa0>
 8008276:	9b03      	ldr	r3, [sp, #12]
 8008278:	1d19      	adds	r1, r3, #4
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	9103      	str	r1, [sp, #12]
 800827e:	2b00      	cmp	r3, #0
 8008280:	bfbb      	ittet	lt
 8008282:	425b      	neglt	r3, r3
 8008284:	f042 0202 	orrlt.w	r2, r2, #2
 8008288:	9307      	strge	r3, [sp, #28]
 800828a:	9307      	strlt	r3, [sp, #28]
 800828c:	bfb8      	it	lt
 800828e:	9204      	strlt	r2, [sp, #16]
 8008290:	7823      	ldrb	r3, [r4, #0]
 8008292:	2b2e      	cmp	r3, #46	@ 0x2e
 8008294:	d10a      	bne.n	80082ac <_svfiprintf_r+0x130>
 8008296:	7863      	ldrb	r3, [r4, #1]
 8008298:	2b2a      	cmp	r3, #42	@ 0x2a
 800829a:	d132      	bne.n	8008302 <_svfiprintf_r+0x186>
 800829c:	9b03      	ldr	r3, [sp, #12]
 800829e:	1d1a      	adds	r2, r3, #4
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	9203      	str	r2, [sp, #12]
 80082a4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80082a8:	3402      	adds	r4, #2
 80082aa:	9305      	str	r3, [sp, #20]
 80082ac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008370 <_svfiprintf_r+0x1f4>
 80082b0:	7821      	ldrb	r1, [r4, #0]
 80082b2:	2203      	movs	r2, #3
 80082b4:	4650      	mov	r0, sl
 80082b6:	f7f7 ffab 	bl	8000210 <memchr>
 80082ba:	b138      	cbz	r0, 80082cc <_svfiprintf_r+0x150>
 80082bc:	9b04      	ldr	r3, [sp, #16]
 80082be:	eba0 000a 	sub.w	r0, r0, sl
 80082c2:	2240      	movs	r2, #64	@ 0x40
 80082c4:	4082      	lsls	r2, r0
 80082c6:	4313      	orrs	r3, r2
 80082c8:	3401      	adds	r4, #1
 80082ca:	9304      	str	r3, [sp, #16]
 80082cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082d0:	4824      	ldr	r0, [pc, #144]	@ (8008364 <_svfiprintf_r+0x1e8>)
 80082d2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80082d6:	2206      	movs	r2, #6
 80082d8:	f7f7 ff9a 	bl	8000210 <memchr>
 80082dc:	2800      	cmp	r0, #0
 80082de:	d036      	beq.n	800834e <_svfiprintf_r+0x1d2>
 80082e0:	4b21      	ldr	r3, [pc, #132]	@ (8008368 <_svfiprintf_r+0x1ec>)
 80082e2:	bb1b      	cbnz	r3, 800832c <_svfiprintf_r+0x1b0>
 80082e4:	9b03      	ldr	r3, [sp, #12]
 80082e6:	3307      	adds	r3, #7
 80082e8:	f023 0307 	bic.w	r3, r3, #7
 80082ec:	3308      	adds	r3, #8
 80082ee:	9303      	str	r3, [sp, #12]
 80082f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082f2:	4433      	add	r3, r6
 80082f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80082f6:	e76a      	b.n	80081ce <_svfiprintf_r+0x52>
 80082f8:	fb0c 3202 	mla	r2, ip, r2, r3
 80082fc:	460c      	mov	r4, r1
 80082fe:	2001      	movs	r0, #1
 8008300:	e7a8      	b.n	8008254 <_svfiprintf_r+0xd8>
 8008302:	2300      	movs	r3, #0
 8008304:	3401      	adds	r4, #1
 8008306:	9305      	str	r3, [sp, #20]
 8008308:	4619      	mov	r1, r3
 800830a:	f04f 0c0a 	mov.w	ip, #10
 800830e:	4620      	mov	r0, r4
 8008310:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008314:	3a30      	subs	r2, #48	@ 0x30
 8008316:	2a09      	cmp	r2, #9
 8008318:	d903      	bls.n	8008322 <_svfiprintf_r+0x1a6>
 800831a:	2b00      	cmp	r3, #0
 800831c:	d0c6      	beq.n	80082ac <_svfiprintf_r+0x130>
 800831e:	9105      	str	r1, [sp, #20]
 8008320:	e7c4      	b.n	80082ac <_svfiprintf_r+0x130>
 8008322:	fb0c 2101 	mla	r1, ip, r1, r2
 8008326:	4604      	mov	r4, r0
 8008328:	2301      	movs	r3, #1
 800832a:	e7f0      	b.n	800830e <_svfiprintf_r+0x192>
 800832c:	ab03      	add	r3, sp, #12
 800832e:	9300      	str	r3, [sp, #0]
 8008330:	462a      	mov	r2, r5
 8008332:	4b0e      	ldr	r3, [pc, #56]	@ (800836c <_svfiprintf_r+0x1f0>)
 8008334:	a904      	add	r1, sp, #16
 8008336:	4638      	mov	r0, r7
 8008338:	f7fd fe80 	bl	800603c <_printf_float>
 800833c:	1c42      	adds	r2, r0, #1
 800833e:	4606      	mov	r6, r0
 8008340:	d1d6      	bne.n	80082f0 <_svfiprintf_r+0x174>
 8008342:	89ab      	ldrh	r3, [r5, #12]
 8008344:	065b      	lsls	r3, r3, #25
 8008346:	f53f af2d 	bmi.w	80081a4 <_svfiprintf_r+0x28>
 800834a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800834c:	e72c      	b.n	80081a8 <_svfiprintf_r+0x2c>
 800834e:	ab03      	add	r3, sp, #12
 8008350:	9300      	str	r3, [sp, #0]
 8008352:	462a      	mov	r2, r5
 8008354:	4b05      	ldr	r3, [pc, #20]	@ (800836c <_svfiprintf_r+0x1f0>)
 8008356:	a904      	add	r1, sp, #16
 8008358:	4638      	mov	r0, r7
 800835a:	f7fe f907 	bl	800656c <_printf_i>
 800835e:	e7ed      	b.n	800833c <_svfiprintf_r+0x1c0>
 8008360:	080090d2 	.word	0x080090d2
 8008364:	080090dc 	.word	0x080090dc
 8008368:	0800603d 	.word	0x0800603d
 800836c:	080080c5 	.word	0x080080c5
 8008370:	080090d8 	.word	0x080090d8

08008374 <__sflush_r>:
 8008374:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008378:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800837c:	0716      	lsls	r6, r2, #28
 800837e:	4605      	mov	r5, r0
 8008380:	460c      	mov	r4, r1
 8008382:	d454      	bmi.n	800842e <__sflush_r+0xba>
 8008384:	684b      	ldr	r3, [r1, #4]
 8008386:	2b00      	cmp	r3, #0
 8008388:	dc02      	bgt.n	8008390 <__sflush_r+0x1c>
 800838a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800838c:	2b00      	cmp	r3, #0
 800838e:	dd48      	ble.n	8008422 <__sflush_r+0xae>
 8008390:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008392:	2e00      	cmp	r6, #0
 8008394:	d045      	beq.n	8008422 <__sflush_r+0xae>
 8008396:	2300      	movs	r3, #0
 8008398:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800839c:	682f      	ldr	r7, [r5, #0]
 800839e:	6a21      	ldr	r1, [r4, #32]
 80083a0:	602b      	str	r3, [r5, #0]
 80083a2:	d030      	beq.n	8008406 <__sflush_r+0x92>
 80083a4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80083a6:	89a3      	ldrh	r3, [r4, #12]
 80083a8:	0759      	lsls	r1, r3, #29
 80083aa:	d505      	bpl.n	80083b8 <__sflush_r+0x44>
 80083ac:	6863      	ldr	r3, [r4, #4]
 80083ae:	1ad2      	subs	r2, r2, r3
 80083b0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80083b2:	b10b      	cbz	r3, 80083b8 <__sflush_r+0x44>
 80083b4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80083b6:	1ad2      	subs	r2, r2, r3
 80083b8:	2300      	movs	r3, #0
 80083ba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80083bc:	6a21      	ldr	r1, [r4, #32]
 80083be:	4628      	mov	r0, r5
 80083c0:	47b0      	blx	r6
 80083c2:	1c43      	adds	r3, r0, #1
 80083c4:	89a3      	ldrh	r3, [r4, #12]
 80083c6:	d106      	bne.n	80083d6 <__sflush_r+0x62>
 80083c8:	6829      	ldr	r1, [r5, #0]
 80083ca:	291d      	cmp	r1, #29
 80083cc:	d82b      	bhi.n	8008426 <__sflush_r+0xb2>
 80083ce:	4a2a      	ldr	r2, [pc, #168]	@ (8008478 <__sflush_r+0x104>)
 80083d0:	40ca      	lsrs	r2, r1
 80083d2:	07d6      	lsls	r6, r2, #31
 80083d4:	d527      	bpl.n	8008426 <__sflush_r+0xb2>
 80083d6:	2200      	movs	r2, #0
 80083d8:	6062      	str	r2, [r4, #4]
 80083da:	04d9      	lsls	r1, r3, #19
 80083dc:	6922      	ldr	r2, [r4, #16]
 80083de:	6022      	str	r2, [r4, #0]
 80083e0:	d504      	bpl.n	80083ec <__sflush_r+0x78>
 80083e2:	1c42      	adds	r2, r0, #1
 80083e4:	d101      	bne.n	80083ea <__sflush_r+0x76>
 80083e6:	682b      	ldr	r3, [r5, #0]
 80083e8:	b903      	cbnz	r3, 80083ec <__sflush_r+0x78>
 80083ea:	6560      	str	r0, [r4, #84]	@ 0x54
 80083ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80083ee:	602f      	str	r7, [r5, #0]
 80083f0:	b1b9      	cbz	r1, 8008422 <__sflush_r+0xae>
 80083f2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80083f6:	4299      	cmp	r1, r3
 80083f8:	d002      	beq.n	8008400 <__sflush_r+0x8c>
 80083fa:	4628      	mov	r0, r5
 80083fc:	f7ff f9e8 	bl	80077d0 <_free_r>
 8008400:	2300      	movs	r3, #0
 8008402:	6363      	str	r3, [r4, #52]	@ 0x34
 8008404:	e00d      	b.n	8008422 <__sflush_r+0xae>
 8008406:	2301      	movs	r3, #1
 8008408:	4628      	mov	r0, r5
 800840a:	47b0      	blx	r6
 800840c:	4602      	mov	r2, r0
 800840e:	1c50      	adds	r0, r2, #1
 8008410:	d1c9      	bne.n	80083a6 <__sflush_r+0x32>
 8008412:	682b      	ldr	r3, [r5, #0]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d0c6      	beq.n	80083a6 <__sflush_r+0x32>
 8008418:	2b1d      	cmp	r3, #29
 800841a:	d001      	beq.n	8008420 <__sflush_r+0xac>
 800841c:	2b16      	cmp	r3, #22
 800841e:	d11e      	bne.n	800845e <__sflush_r+0xea>
 8008420:	602f      	str	r7, [r5, #0]
 8008422:	2000      	movs	r0, #0
 8008424:	e022      	b.n	800846c <__sflush_r+0xf8>
 8008426:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800842a:	b21b      	sxth	r3, r3
 800842c:	e01b      	b.n	8008466 <__sflush_r+0xf2>
 800842e:	690f      	ldr	r7, [r1, #16]
 8008430:	2f00      	cmp	r7, #0
 8008432:	d0f6      	beq.n	8008422 <__sflush_r+0xae>
 8008434:	0793      	lsls	r3, r2, #30
 8008436:	680e      	ldr	r6, [r1, #0]
 8008438:	bf08      	it	eq
 800843a:	694b      	ldreq	r3, [r1, #20]
 800843c:	600f      	str	r7, [r1, #0]
 800843e:	bf18      	it	ne
 8008440:	2300      	movne	r3, #0
 8008442:	eba6 0807 	sub.w	r8, r6, r7
 8008446:	608b      	str	r3, [r1, #8]
 8008448:	f1b8 0f00 	cmp.w	r8, #0
 800844c:	dde9      	ble.n	8008422 <__sflush_r+0xae>
 800844e:	6a21      	ldr	r1, [r4, #32]
 8008450:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008452:	4643      	mov	r3, r8
 8008454:	463a      	mov	r2, r7
 8008456:	4628      	mov	r0, r5
 8008458:	47b0      	blx	r6
 800845a:	2800      	cmp	r0, #0
 800845c:	dc08      	bgt.n	8008470 <__sflush_r+0xfc>
 800845e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008462:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008466:	81a3      	strh	r3, [r4, #12]
 8008468:	f04f 30ff 	mov.w	r0, #4294967295
 800846c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008470:	4407      	add	r7, r0
 8008472:	eba8 0800 	sub.w	r8, r8, r0
 8008476:	e7e7      	b.n	8008448 <__sflush_r+0xd4>
 8008478:	20400001 	.word	0x20400001

0800847c <_fflush_r>:
 800847c:	b538      	push	{r3, r4, r5, lr}
 800847e:	690b      	ldr	r3, [r1, #16]
 8008480:	4605      	mov	r5, r0
 8008482:	460c      	mov	r4, r1
 8008484:	b913      	cbnz	r3, 800848c <_fflush_r+0x10>
 8008486:	2500      	movs	r5, #0
 8008488:	4628      	mov	r0, r5
 800848a:	bd38      	pop	{r3, r4, r5, pc}
 800848c:	b118      	cbz	r0, 8008496 <_fflush_r+0x1a>
 800848e:	6a03      	ldr	r3, [r0, #32]
 8008490:	b90b      	cbnz	r3, 8008496 <_fflush_r+0x1a>
 8008492:	f7fe fa15 	bl	80068c0 <__sinit>
 8008496:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800849a:	2b00      	cmp	r3, #0
 800849c:	d0f3      	beq.n	8008486 <_fflush_r+0xa>
 800849e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80084a0:	07d0      	lsls	r0, r2, #31
 80084a2:	d404      	bmi.n	80084ae <_fflush_r+0x32>
 80084a4:	0599      	lsls	r1, r3, #22
 80084a6:	d402      	bmi.n	80084ae <_fflush_r+0x32>
 80084a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80084aa:	f7fe fb36 	bl	8006b1a <__retarget_lock_acquire_recursive>
 80084ae:	4628      	mov	r0, r5
 80084b0:	4621      	mov	r1, r4
 80084b2:	f7ff ff5f 	bl	8008374 <__sflush_r>
 80084b6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80084b8:	07da      	lsls	r2, r3, #31
 80084ba:	4605      	mov	r5, r0
 80084bc:	d4e4      	bmi.n	8008488 <_fflush_r+0xc>
 80084be:	89a3      	ldrh	r3, [r4, #12]
 80084c0:	059b      	lsls	r3, r3, #22
 80084c2:	d4e1      	bmi.n	8008488 <_fflush_r+0xc>
 80084c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80084c6:	f7fe fb29 	bl	8006b1c <__retarget_lock_release_recursive>
 80084ca:	e7dd      	b.n	8008488 <_fflush_r+0xc>

080084cc <memmove>:
 80084cc:	4288      	cmp	r0, r1
 80084ce:	b510      	push	{r4, lr}
 80084d0:	eb01 0402 	add.w	r4, r1, r2
 80084d4:	d902      	bls.n	80084dc <memmove+0x10>
 80084d6:	4284      	cmp	r4, r0
 80084d8:	4623      	mov	r3, r4
 80084da:	d807      	bhi.n	80084ec <memmove+0x20>
 80084dc:	1e43      	subs	r3, r0, #1
 80084de:	42a1      	cmp	r1, r4
 80084e0:	d008      	beq.n	80084f4 <memmove+0x28>
 80084e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80084e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80084ea:	e7f8      	b.n	80084de <memmove+0x12>
 80084ec:	4402      	add	r2, r0
 80084ee:	4601      	mov	r1, r0
 80084f0:	428a      	cmp	r2, r1
 80084f2:	d100      	bne.n	80084f6 <memmove+0x2a>
 80084f4:	bd10      	pop	{r4, pc}
 80084f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80084fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80084fe:	e7f7      	b.n	80084f0 <memmove+0x24>

08008500 <_sbrk_r>:
 8008500:	b538      	push	{r3, r4, r5, lr}
 8008502:	4d06      	ldr	r5, [pc, #24]	@ (800851c <_sbrk_r+0x1c>)
 8008504:	2300      	movs	r3, #0
 8008506:	4604      	mov	r4, r0
 8008508:	4608      	mov	r0, r1
 800850a:	602b      	str	r3, [r5, #0]
 800850c:	f7f9 ff70 	bl	80023f0 <_sbrk>
 8008510:	1c43      	adds	r3, r0, #1
 8008512:	d102      	bne.n	800851a <_sbrk_r+0x1a>
 8008514:	682b      	ldr	r3, [r5, #0]
 8008516:	b103      	cbz	r3, 800851a <_sbrk_r+0x1a>
 8008518:	6023      	str	r3, [r4, #0]
 800851a:	bd38      	pop	{r3, r4, r5, pc}
 800851c:	200004c0 	.word	0x200004c0

08008520 <memcpy>:
 8008520:	440a      	add	r2, r1
 8008522:	4291      	cmp	r1, r2
 8008524:	f100 33ff 	add.w	r3, r0, #4294967295
 8008528:	d100      	bne.n	800852c <memcpy+0xc>
 800852a:	4770      	bx	lr
 800852c:	b510      	push	{r4, lr}
 800852e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008532:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008536:	4291      	cmp	r1, r2
 8008538:	d1f9      	bne.n	800852e <memcpy+0xe>
 800853a:	bd10      	pop	{r4, pc}

0800853c <__assert_func>:
 800853c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800853e:	4614      	mov	r4, r2
 8008540:	461a      	mov	r2, r3
 8008542:	4b09      	ldr	r3, [pc, #36]	@ (8008568 <__assert_func+0x2c>)
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	4605      	mov	r5, r0
 8008548:	68d8      	ldr	r0, [r3, #12]
 800854a:	b14c      	cbz	r4, 8008560 <__assert_func+0x24>
 800854c:	4b07      	ldr	r3, [pc, #28]	@ (800856c <__assert_func+0x30>)
 800854e:	9100      	str	r1, [sp, #0]
 8008550:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008554:	4906      	ldr	r1, [pc, #24]	@ (8008570 <__assert_func+0x34>)
 8008556:	462b      	mov	r3, r5
 8008558:	f000 f870 	bl	800863c <fiprintf>
 800855c:	f000 f880 	bl	8008660 <abort>
 8008560:	4b04      	ldr	r3, [pc, #16]	@ (8008574 <__assert_func+0x38>)
 8008562:	461c      	mov	r4, r3
 8008564:	e7f3      	b.n	800854e <__assert_func+0x12>
 8008566:	bf00      	nop
 8008568:	20000018 	.word	0x20000018
 800856c:	080090ed 	.word	0x080090ed
 8008570:	080090fa 	.word	0x080090fa
 8008574:	08009128 	.word	0x08009128

08008578 <_calloc_r>:
 8008578:	b570      	push	{r4, r5, r6, lr}
 800857a:	fba1 5402 	umull	r5, r4, r1, r2
 800857e:	b934      	cbnz	r4, 800858e <_calloc_r+0x16>
 8008580:	4629      	mov	r1, r5
 8008582:	f7ff f999 	bl	80078b8 <_malloc_r>
 8008586:	4606      	mov	r6, r0
 8008588:	b928      	cbnz	r0, 8008596 <_calloc_r+0x1e>
 800858a:	4630      	mov	r0, r6
 800858c:	bd70      	pop	{r4, r5, r6, pc}
 800858e:	220c      	movs	r2, #12
 8008590:	6002      	str	r2, [r0, #0]
 8008592:	2600      	movs	r6, #0
 8008594:	e7f9      	b.n	800858a <_calloc_r+0x12>
 8008596:	462a      	mov	r2, r5
 8008598:	4621      	mov	r1, r4
 800859a:	f7fe fa40 	bl	8006a1e <memset>
 800859e:	e7f4      	b.n	800858a <_calloc_r+0x12>

080085a0 <__ascii_mbtowc>:
 80085a0:	b082      	sub	sp, #8
 80085a2:	b901      	cbnz	r1, 80085a6 <__ascii_mbtowc+0x6>
 80085a4:	a901      	add	r1, sp, #4
 80085a6:	b142      	cbz	r2, 80085ba <__ascii_mbtowc+0x1a>
 80085a8:	b14b      	cbz	r3, 80085be <__ascii_mbtowc+0x1e>
 80085aa:	7813      	ldrb	r3, [r2, #0]
 80085ac:	600b      	str	r3, [r1, #0]
 80085ae:	7812      	ldrb	r2, [r2, #0]
 80085b0:	1e10      	subs	r0, r2, #0
 80085b2:	bf18      	it	ne
 80085b4:	2001      	movne	r0, #1
 80085b6:	b002      	add	sp, #8
 80085b8:	4770      	bx	lr
 80085ba:	4610      	mov	r0, r2
 80085bc:	e7fb      	b.n	80085b6 <__ascii_mbtowc+0x16>
 80085be:	f06f 0001 	mvn.w	r0, #1
 80085c2:	e7f8      	b.n	80085b6 <__ascii_mbtowc+0x16>

080085c4 <_realloc_r>:
 80085c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085c8:	4607      	mov	r7, r0
 80085ca:	4614      	mov	r4, r2
 80085cc:	460d      	mov	r5, r1
 80085ce:	b921      	cbnz	r1, 80085da <_realloc_r+0x16>
 80085d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80085d4:	4611      	mov	r1, r2
 80085d6:	f7ff b96f 	b.w	80078b8 <_malloc_r>
 80085da:	b92a      	cbnz	r2, 80085e8 <_realloc_r+0x24>
 80085dc:	f7ff f8f8 	bl	80077d0 <_free_r>
 80085e0:	4625      	mov	r5, r4
 80085e2:	4628      	mov	r0, r5
 80085e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80085e8:	f000 f841 	bl	800866e <_malloc_usable_size_r>
 80085ec:	4284      	cmp	r4, r0
 80085ee:	4606      	mov	r6, r0
 80085f0:	d802      	bhi.n	80085f8 <_realloc_r+0x34>
 80085f2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80085f6:	d8f4      	bhi.n	80085e2 <_realloc_r+0x1e>
 80085f8:	4621      	mov	r1, r4
 80085fa:	4638      	mov	r0, r7
 80085fc:	f7ff f95c 	bl	80078b8 <_malloc_r>
 8008600:	4680      	mov	r8, r0
 8008602:	b908      	cbnz	r0, 8008608 <_realloc_r+0x44>
 8008604:	4645      	mov	r5, r8
 8008606:	e7ec      	b.n	80085e2 <_realloc_r+0x1e>
 8008608:	42b4      	cmp	r4, r6
 800860a:	4622      	mov	r2, r4
 800860c:	4629      	mov	r1, r5
 800860e:	bf28      	it	cs
 8008610:	4632      	movcs	r2, r6
 8008612:	f7ff ff85 	bl	8008520 <memcpy>
 8008616:	4629      	mov	r1, r5
 8008618:	4638      	mov	r0, r7
 800861a:	f7ff f8d9 	bl	80077d0 <_free_r>
 800861e:	e7f1      	b.n	8008604 <_realloc_r+0x40>

08008620 <__ascii_wctomb>:
 8008620:	4603      	mov	r3, r0
 8008622:	4608      	mov	r0, r1
 8008624:	b141      	cbz	r1, 8008638 <__ascii_wctomb+0x18>
 8008626:	2aff      	cmp	r2, #255	@ 0xff
 8008628:	d904      	bls.n	8008634 <__ascii_wctomb+0x14>
 800862a:	228a      	movs	r2, #138	@ 0x8a
 800862c:	601a      	str	r2, [r3, #0]
 800862e:	f04f 30ff 	mov.w	r0, #4294967295
 8008632:	4770      	bx	lr
 8008634:	700a      	strb	r2, [r1, #0]
 8008636:	2001      	movs	r0, #1
 8008638:	4770      	bx	lr
	...

0800863c <fiprintf>:
 800863c:	b40e      	push	{r1, r2, r3}
 800863e:	b503      	push	{r0, r1, lr}
 8008640:	4601      	mov	r1, r0
 8008642:	ab03      	add	r3, sp, #12
 8008644:	4805      	ldr	r0, [pc, #20]	@ (800865c <fiprintf+0x20>)
 8008646:	f853 2b04 	ldr.w	r2, [r3], #4
 800864a:	6800      	ldr	r0, [r0, #0]
 800864c:	9301      	str	r3, [sp, #4]
 800864e:	f000 f83f 	bl	80086d0 <_vfiprintf_r>
 8008652:	b002      	add	sp, #8
 8008654:	f85d eb04 	ldr.w	lr, [sp], #4
 8008658:	b003      	add	sp, #12
 800865a:	4770      	bx	lr
 800865c:	20000018 	.word	0x20000018

08008660 <abort>:
 8008660:	b508      	push	{r3, lr}
 8008662:	2006      	movs	r0, #6
 8008664:	f000 fa08 	bl	8008a78 <raise>
 8008668:	2001      	movs	r0, #1
 800866a:	f7f9 fe49 	bl	8002300 <_exit>

0800866e <_malloc_usable_size_r>:
 800866e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008672:	1f18      	subs	r0, r3, #4
 8008674:	2b00      	cmp	r3, #0
 8008676:	bfbc      	itt	lt
 8008678:	580b      	ldrlt	r3, [r1, r0]
 800867a:	18c0      	addlt	r0, r0, r3
 800867c:	4770      	bx	lr

0800867e <__sfputc_r>:
 800867e:	6893      	ldr	r3, [r2, #8]
 8008680:	3b01      	subs	r3, #1
 8008682:	2b00      	cmp	r3, #0
 8008684:	b410      	push	{r4}
 8008686:	6093      	str	r3, [r2, #8]
 8008688:	da08      	bge.n	800869c <__sfputc_r+0x1e>
 800868a:	6994      	ldr	r4, [r2, #24]
 800868c:	42a3      	cmp	r3, r4
 800868e:	db01      	blt.n	8008694 <__sfputc_r+0x16>
 8008690:	290a      	cmp	r1, #10
 8008692:	d103      	bne.n	800869c <__sfputc_r+0x1e>
 8008694:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008698:	f000 b932 	b.w	8008900 <__swbuf_r>
 800869c:	6813      	ldr	r3, [r2, #0]
 800869e:	1c58      	adds	r0, r3, #1
 80086a0:	6010      	str	r0, [r2, #0]
 80086a2:	7019      	strb	r1, [r3, #0]
 80086a4:	4608      	mov	r0, r1
 80086a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80086aa:	4770      	bx	lr

080086ac <__sfputs_r>:
 80086ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086ae:	4606      	mov	r6, r0
 80086b0:	460f      	mov	r7, r1
 80086b2:	4614      	mov	r4, r2
 80086b4:	18d5      	adds	r5, r2, r3
 80086b6:	42ac      	cmp	r4, r5
 80086b8:	d101      	bne.n	80086be <__sfputs_r+0x12>
 80086ba:	2000      	movs	r0, #0
 80086bc:	e007      	b.n	80086ce <__sfputs_r+0x22>
 80086be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086c2:	463a      	mov	r2, r7
 80086c4:	4630      	mov	r0, r6
 80086c6:	f7ff ffda 	bl	800867e <__sfputc_r>
 80086ca:	1c43      	adds	r3, r0, #1
 80086cc:	d1f3      	bne.n	80086b6 <__sfputs_r+0xa>
 80086ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080086d0 <_vfiprintf_r>:
 80086d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086d4:	460d      	mov	r5, r1
 80086d6:	b09d      	sub	sp, #116	@ 0x74
 80086d8:	4614      	mov	r4, r2
 80086da:	4698      	mov	r8, r3
 80086dc:	4606      	mov	r6, r0
 80086de:	b118      	cbz	r0, 80086e8 <_vfiprintf_r+0x18>
 80086e0:	6a03      	ldr	r3, [r0, #32]
 80086e2:	b90b      	cbnz	r3, 80086e8 <_vfiprintf_r+0x18>
 80086e4:	f7fe f8ec 	bl	80068c0 <__sinit>
 80086e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80086ea:	07d9      	lsls	r1, r3, #31
 80086ec:	d405      	bmi.n	80086fa <_vfiprintf_r+0x2a>
 80086ee:	89ab      	ldrh	r3, [r5, #12]
 80086f0:	059a      	lsls	r2, r3, #22
 80086f2:	d402      	bmi.n	80086fa <_vfiprintf_r+0x2a>
 80086f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80086f6:	f7fe fa10 	bl	8006b1a <__retarget_lock_acquire_recursive>
 80086fa:	89ab      	ldrh	r3, [r5, #12]
 80086fc:	071b      	lsls	r3, r3, #28
 80086fe:	d501      	bpl.n	8008704 <_vfiprintf_r+0x34>
 8008700:	692b      	ldr	r3, [r5, #16]
 8008702:	b99b      	cbnz	r3, 800872c <_vfiprintf_r+0x5c>
 8008704:	4629      	mov	r1, r5
 8008706:	4630      	mov	r0, r6
 8008708:	f000 f938 	bl	800897c <__swsetup_r>
 800870c:	b170      	cbz	r0, 800872c <_vfiprintf_r+0x5c>
 800870e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008710:	07dc      	lsls	r4, r3, #31
 8008712:	d504      	bpl.n	800871e <_vfiprintf_r+0x4e>
 8008714:	f04f 30ff 	mov.w	r0, #4294967295
 8008718:	b01d      	add	sp, #116	@ 0x74
 800871a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800871e:	89ab      	ldrh	r3, [r5, #12]
 8008720:	0598      	lsls	r0, r3, #22
 8008722:	d4f7      	bmi.n	8008714 <_vfiprintf_r+0x44>
 8008724:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008726:	f7fe f9f9 	bl	8006b1c <__retarget_lock_release_recursive>
 800872a:	e7f3      	b.n	8008714 <_vfiprintf_r+0x44>
 800872c:	2300      	movs	r3, #0
 800872e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008730:	2320      	movs	r3, #32
 8008732:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008736:	f8cd 800c 	str.w	r8, [sp, #12]
 800873a:	2330      	movs	r3, #48	@ 0x30
 800873c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80088ec <_vfiprintf_r+0x21c>
 8008740:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008744:	f04f 0901 	mov.w	r9, #1
 8008748:	4623      	mov	r3, r4
 800874a:	469a      	mov	sl, r3
 800874c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008750:	b10a      	cbz	r2, 8008756 <_vfiprintf_r+0x86>
 8008752:	2a25      	cmp	r2, #37	@ 0x25
 8008754:	d1f9      	bne.n	800874a <_vfiprintf_r+0x7a>
 8008756:	ebba 0b04 	subs.w	fp, sl, r4
 800875a:	d00b      	beq.n	8008774 <_vfiprintf_r+0xa4>
 800875c:	465b      	mov	r3, fp
 800875e:	4622      	mov	r2, r4
 8008760:	4629      	mov	r1, r5
 8008762:	4630      	mov	r0, r6
 8008764:	f7ff ffa2 	bl	80086ac <__sfputs_r>
 8008768:	3001      	adds	r0, #1
 800876a:	f000 80a7 	beq.w	80088bc <_vfiprintf_r+0x1ec>
 800876e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008770:	445a      	add	r2, fp
 8008772:	9209      	str	r2, [sp, #36]	@ 0x24
 8008774:	f89a 3000 	ldrb.w	r3, [sl]
 8008778:	2b00      	cmp	r3, #0
 800877a:	f000 809f 	beq.w	80088bc <_vfiprintf_r+0x1ec>
 800877e:	2300      	movs	r3, #0
 8008780:	f04f 32ff 	mov.w	r2, #4294967295
 8008784:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008788:	f10a 0a01 	add.w	sl, sl, #1
 800878c:	9304      	str	r3, [sp, #16]
 800878e:	9307      	str	r3, [sp, #28]
 8008790:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008794:	931a      	str	r3, [sp, #104]	@ 0x68
 8008796:	4654      	mov	r4, sl
 8008798:	2205      	movs	r2, #5
 800879a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800879e:	4853      	ldr	r0, [pc, #332]	@ (80088ec <_vfiprintf_r+0x21c>)
 80087a0:	f7f7 fd36 	bl	8000210 <memchr>
 80087a4:	9a04      	ldr	r2, [sp, #16]
 80087a6:	b9d8      	cbnz	r0, 80087e0 <_vfiprintf_r+0x110>
 80087a8:	06d1      	lsls	r1, r2, #27
 80087aa:	bf44      	itt	mi
 80087ac:	2320      	movmi	r3, #32
 80087ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80087b2:	0713      	lsls	r3, r2, #28
 80087b4:	bf44      	itt	mi
 80087b6:	232b      	movmi	r3, #43	@ 0x2b
 80087b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80087bc:	f89a 3000 	ldrb.w	r3, [sl]
 80087c0:	2b2a      	cmp	r3, #42	@ 0x2a
 80087c2:	d015      	beq.n	80087f0 <_vfiprintf_r+0x120>
 80087c4:	9a07      	ldr	r2, [sp, #28]
 80087c6:	4654      	mov	r4, sl
 80087c8:	2000      	movs	r0, #0
 80087ca:	f04f 0c0a 	mov.w	ip, #10
 80087ce:	4621      	mov	r1, r4
 80087d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80087d4:	3b30      	subs	r3, #48	@ 0x30
 80087d6:	2b09      	cmp	r3, #9
 80087d8:	d94b      	bls.n	8008872 <_vfiprintf_r+0x1a2>
 80087da:	b1b0      	cbz	r0, 800880a <_vfiprintf_r+0x13a>
 80087dc:	9207      	str	r2, [sp, #28]
 80087de:	e014      	b.n	800880a <_vfiprintf_r+0x13a>
 80087e0:	eba0 0308 	sub.w	r3, r0, r8
 80087e4:	fa09 f303 	lsl.w	r3, r9, r3
 80087e8:	4313      	orrs	r3, r2
 80087ea:	9304      	str	r3, [sp, #16]
 80087ec:	46a2      	mov	sl, r4
 80087ee:	e7d2      	b.n	8008796 <_vfiprintf_r+0xc6>
 80087f0:	9b03      	ldr	r3, [sp, #12]
 80087f2:	1d19      	adds	r1, r3, #4
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	9103      	str	r1, [sp, #12]
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	bfbb      	ittet	lt
 80087fc:	425b      	neglt	r3, r3
 80087fe:	f042 0202 	orrlt.w	r2, r2, #2
 8008802:	9307      	strge	r3, [sp, #28]
 8008804:	9307      	strlt	r3, [sp, #28]
 8008806:	bfb8      	it	lt
 8008808:	9204      	strlt	r2, [sp, #16]
 800880a:	7823      	ldrb	r3, [r4, #0]
 800880c:	2b2e      	cmp	r3, #46	@ 0x2e
 800880e:	d10a      	bne.n	8008826 <_vfiprintf_r+0x156>
 8008810:	7863      	ldrb	r3, [r4, #1]
 8008812:	2b2a      	cmp	r3, #42	@ 0x2a
 8008814:	d132      	bne.n	800887c <_vfiprintf_r+0x1ac>
 8008816:	9b03      	ldr	r3, [sp, #12]
 8008818:	1d1a      	adds	r2, r3, #4
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	9203      	str	r2, [sp, #12]
 800881e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008822:	3402      	adds	r4, #2
 8008824:	9305      	str	r3, [sp, #20]
 8008826:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80088fc <_vfiprintf_r+0x22c>
 800882a:	7821      	ldrb	r1, [r4, #0]
 800882c:	2203      	movs	r2, #3
 800882e:	4650      	mov	r0, sl
 8008830:	f7f7 fcee 	bl	8000210 <memchr>
 8008834:	b138      	cbz	r0, 8008846 <_vfiprintf_r+0x176>
 8008836:	9b04      	ldr	r3, [sp, #16]
 8008838:	eba0 000a 	sub.w	r0, r0, sl
 800883c:	2240      	movs	r2, #64	@ 0x40
 800883e:	4082      	lsls	r2, r0
 8008840:	4313      	orrs	r3, r2
 8008842:	3401      	adds	r4, #1
 8008844:	9304      	str	r3, [sp, #16]
 8008846:	f814 1b01 	ldrb.w	r1, [r4], #1
 800884a:	4829      	ldr	r0, [pc, #164]	@ (80088f0 <_vfiprintf_r+0x220>)
 800884c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008850:	2206      	movs	r2, #6
 8008852:	f7f7 fcdd 	bl	8000210 <memchr>
 8008856:	2800      	cmp	r0, #0
 8008858:	d03f      	beq.n	80088da <_vfiprintf_r+0x20a>
 800885a:	4b26      	ldr	r3, [pc, #152]	@ (80088f4 <_vfiprintf_r+0x224>)
 800885c:	bb1b      	cbnz	r3, 80088a6 <_vfiprintf_r+0x1d6>
 800885e:	9b03      	ldr	r3, [sp, #12]
 8008860:	3307      	adds	r3, #7
 8008862:	f023 0307 	bic.w	r3, r3, #7
 8008866:	3308      	adds	r3, #8
 8008868:	9303      	str	r3, [sp, #12]
 800886a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800886c:	443b      	add	r3, r7
 800886e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008870:	e76a      	b.n	8008748 <_vfiprintf_r+0x78>
 8008872:	fb0c 3202 	mla	r2, ip, r2, r3
 8008876:	460c      	mov	r4, r1
 8008878:	2001      	movs	r0, #1
 800887a:	e7a8      	b.n	80087ce <_vfiprintf_r+0xfe>
 800887c:	2300      	movs	r3, #0
 800887e:	3401      	adds	r4, #1
 8008880:	9305      	str	r3, [sp, #20]
 8008882:	4619      	mov	r1, r3
 8008884:	f04f 0c0a 	mov.w	ip, #10
 8008888:	4620      	mov	r0, r4
 800888a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800888e:	3a30      	subs	r2, #48	@ 0x30
 8008890:	2a09      	cmp	r2, #9
 8008892:	d903      	bls.n	800889c <_vfiprintf_r+0x1cc>
 8008894:	2b00      	cmp	r3, #0
 8008896:	d0c6      	beq.n	8008826 <_vfiprintf_r+0x156>
 8008898:	9105      	str	r1, [sp, #20]
 800889a:	e7c4      	b.n	8008826 <_vfiprintf_r+0x156>
 800889c:	fb0c 2101 	mla	r1, ip, r1, r2
 80088a0:	4604      	mov	r4, r0
 80088a2:	2301      	movs	r3, #1
 80088a4:	e7f0      	b.n	8008888 <_vfiprintf_r+0x1b8>
 80088a6:	ab03      	add	r3, sp, #12
 80088a8:	9300      	str	r3, [sp, #0]
 80088aa:	462a      	mov	r2, r5
 80088ac:	4b12      	ldr	r3, [pc, #72]	@ (80088f8 <_vfiprintf_r+0x228>)
 80088ae:	a904      	add	r1, sp, #16
 80088b0:	4630      	mov	r0, r6
 80088b2:	f7fd fbc3 	bl	800603c <_printf_float>
 80088b6:	4607      	mov	r7, r0
 80088b8:	1c78      	adds	r0, r7, #1
 80088ba:	d1d6      	bne.n	800886a <_vfiprintf_r+0x19a>
 80088bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80088be:	07d9      	lsls	r1, r3, #31
 80088c0:	d405      	bmi.n	80088ce <_vfiprintf_r+0x1fe>
 80088c2:	89ab      	ldrh	r3, [r5, #12]
 80088c4:	059a      	lsls	r2, r3, #22
 80088c6:	d402      	bmi.n	80088ce <_vfiprintf_r+0x1fe>
 80088c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80088ca:	f7fe f927 	bl	8006b1c <__retarget_lock_release_recursive>
 80088ce:	89ab      	ldrh	r3, [r5, #12]
 80088d0:	065b      	lsls	r3, r3, #25
 80088d2:	f53f af1f 	bmi.w	8008714 <_vfiprintf_r+0x44>
 80088d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80088d8:	e71e      	b.n	8008718 <_vfiprintf_r+0x48>
 80088da:	ab03      	add	r3, sp, #12
 80088dc:	9300      	str	r3, [sp, #0]
 80088de:	462a      	mov	r2, r5
 80088e0:	4b05      	ldr	r3, [pc, #20]	@ (80088f8 <_vfiprintf_r+0x228>)
 80088e2:	a904      	add	r1, sp, #16
 80088e4:	4630      	mov	r0, r6
 80088e6:	f7fd fe41 	bl	800656c <_printf_i>
 80088ea:	e7e4      	b.n	80088b6 <_vfiprintf_r+0x1e6>
 80088ec:	080090d2 	.word	0x080090d2
 80088f0:	080090dc 	.word	0x080090dc
 80088f4:	0800603d 	.word	0x0800603d
 80088f8:	080086ad 	.word	0x080086ad
 80088fc:	080090d8 	.word	0x080090d8

08008900 <__swbuf_r>:
 8008900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008902:	460e      	mov	r6, r1
 8008904:	4614      	mov	r4, r2
 8008906:	4605      	mov	r5, r0
 8008908:	b118      	cbz	r0, 8008912 <__swbuf_r+0x12>
 800890a:	6a03      	ldr	r3, [r0, #32]
 800890c:	b90b      	cbnz	r3, 8008912 <__swbuf_r+0x12>
 800890e:	f7fd ffd7 	bl	80068c0 <__sinit>
 8008912:	69a3      	ldr	r3, [r4, #24]
 8008914:	60a3      	str	r3, [r4, #8]
 8008916:	89a3      	ldrh	r3, [r4, #12]
 8008918:	071a      	lsls	r2, r3, #28
 800891a:	d501      	bpl.n	8008920 <__swbuf_r+0x20>
 800891c:	6923      	ldr	r3, [r4, #16]
 800891e:	b943      	cbnz	r3, 8008932 <__swbuf_r+0x32>
 8008920:	4621      	mov	r1, r4
 8008922:	4628      	mov	r0, r5
 8008924:	f000 f82a 	bl	800897c <__swsetup_r>
 8008928:	b118      	cbz	r0, 8008932 <__swbuf_r+0x32>
 800892a:	f04f 37ff 	mov.w	r7, #4294967295
 800892e:	4638      	mov	r0, r7
 8008930:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008932:	6823      	ldr	r3, [r4, #0]
 8008934:	6922      	ldr	r2, [r4, #16]
 8008936:	1a98      	subs	r0, r3, r2
 8008938:	6963      	ldr	r3, [r4, #20]
 800893a:	b2f6      	uxtb	r6, r6
 800893c:	4283      	cmp	r3, r0
 800893e:	4637      	mov	r7, r6
 8008940:	dc05      	bgt.n	800894e <__swbuf_r+0x4e>
 8008942:	4621      	mov	r1, r4
 8008944:	4628      	mov	r0, r5
 8008946:	f7ff fd99 	bl	800847c <_fflush_r>
 800894a:	2800      	cmp	r0, #0
 800894c:	d1ed      	bne.n	800892a <__swbuf_r+0x2a>
 800894e:	68a3      	ldr	r3, [r4, #8]
 8008950:	3b01      	subs	r3, #1
 8008952:	60a3      	str	r3, [r4, #8]
 8008954:	6823      	ldr	r3, [r4, #0]
 8008956:	1c5a      	adds	r2, r3, #1
 8008958:	6022      	str	r2, [r4, #0]
 800895a:	701e      	strb	r6, [r3, #0]
 800895c:	6962      	ldr	r2, [r4, #20]
 800895e:	1c43      	adds	r3, r0, #1
 8008960:	429a      	cmp	r2, r3
 8008962:	d004      	beq.n	800896e <__swbuf_r+0x6e>
 8008964:	89a3      	ldrh	r3, [r4, #12]
 8008966:	07db      	lsls	r3, r3, #31
 8008968:	d5e1      	bpl.n	800892e <__swbuf_r+0x2e>
 800896a:	2e0a      	cmp	r6, #10
 800896c:	d1df      	bne.n	800892e <__swbuf_r+0x2e>
 800896e:	4621      	mov	r1, r4
 8008970:	4628      	mov	r0, r5
 8008972:	f7ff fd83 	bl	800847c <_fflush_r>
 8008976:	2800      	cmp	r0, #0
 8008978:	d0d9      	beq.n	800892e <__swbuf_r+0x2e>
 800897a:	e7d6      	b.n	800892a <__swbuf_r+0x2a>

0800897c <__swsetup_r>:
 800897c:	b538      	push	{r3, r4, r5, lr}
 800897e:	4b29      	ldr	r3, [pc, #164]	@ (8008a24 <__swsetup_r+0xa8>)
 8008980:	4605      	mov	r5, r0
 8008982:	6818      	ldr	r0, [r3, #0]
 8008984:	460c      	mov	r4, r1
 8008986:	b118      	cbz	r0, 8008990 <__swsetup_r+0x14>
 8008988:	6a03      	ldr	r3, [r0, #32]
 800898a:	b90b      	cbnz	r3, 8008990 <__swsetup_r+0x14>
 800898c:	f7fd ff98 	bl	80068c0 <__sinit>
 8008990:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008994:	0719      	lsls	r1, r3, #28
 8008996:	d422      	bmi.n	80089de <__swsetup_r+0x62>
 8008998:	06da      	lsls	r2, r3, #27
 800899a:	d407      	bmi.n	80089ac <__swsetup_r+0x30>
 800899c:	2209      	movs	r2, #9
 800899e:	602a      	str	r2, [r5, #0]
 80089a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80089a4:	81a3      	strh	r3, [r4, #12]
 80089a6:	f04f 30ff 	mov.w	r0, #4294967295
 80089aa:	e033      	b.n	8008a14 <__swsetup_r+0x98>
 80089ac:	0758      	lsls	r0, r3, #29
 80089ae:	d512      	bpl.n	80089d6 <__swsetup_r+0x5a>
 80089b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80089b2:	b141      	cbz	r1, 80089c6 <__swsetup_r+0x4a>
 80089b4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80089b8:	4299      	cmp	r1, r3
 80089ba:	d002      	beq.n	80089c2 <__swsetup_r+0x46>
 80089bc:	4628      	mov	r0, r5
 80089be:	f7fe ff07 	bl	80077d0 <_free_r>
 80089c2:	2300      	movs	r3, #0
 80089c4:	6363      	str	r3, [r4, #52]	@ 0x34
 80089c6:	89a3      	ldrh	r3, [r4, #12]
 80089c8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80089cc:	81a3      	strh	r3, [r4, #12]
 80089ce:	2300      	movs	r3, #0
 80089d0:	6063      	str	r3, [r4, #4]
 80089d2:	6923      	ldr	r3, [r4, #16]
 80089d4:	6023      	str	r3, [r4, #0]
 80089d6:	89a3      	ldrh	r3, [r4, #12]
 80089d8:	f043 0308 	orr.w	r3, r3, #8
 80089dc:	81a3      	strh	r3, [r4, #12]
 80089de:	6923      	ldr	r3, [r4, #16]
 80089e0:	b94b      	cbnz	r3, 80089f6 <__swsetup_r+0x7a>
 80089e2:	89a3      	ldrh	r3, [r4, #12]
 80089e4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80089e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80089ec:	d003      	beq.n	80089f6 <__swsetup_r+0x7a>
 80089ee:	4621      	mov	r1, r4
 80089f0:	4628      	mov	r0, r5
 80089f2:	f000 f883 	bl	8008afc <__smakebuf_r>
 80089f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089fa:	f013 0201 	ands.w	r2, r3, #1
 80089fe:	d00a      	beq.n	8008a16 <__swsetup_r+0x9a>
 8008a00:	2200      	movs	r2, #0
 8008a02:	60a2      	str	r2, [r4, #8]
 8008a04:	6962      	ldr	r2, [r4, #20]
 8008a06:	4252      	negs	r2, r2
 8008a08:	61a2      	str	r2, [r4, #24]
 8008a0a:	6922      	ldr	r2, [r4, #16]
 8008a0c:	b942      	cbnz	r2, 8008a20 <__swsetup_r+0xa4>
 8008a0e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008a12:	d1c5      	bne.n	80089a0 <__swsetup_r+0x24>
 8008a14:	bd38      	pop	{r3, r4, r5, pc}
 8008a16:	0799      	lsls	r1, r3, #30
 8008a18:	bf58      	it	pl
 8008a1a:	6962      	ldrpl	r2, [r4, #20]
 8008a1c:	60a2      	str	r2, [r4, #8]
 8008a1e:	e7f4      	b.n	8008a0a <__swsetup_r+0x8e>
 8008a20:	2000      	movs	r0, #0
 8008a22:	e7f7      	b.n	8008a14 <__swsetup_r+0x98>
 8008a24:	20000018 	.word	0x20000018

08008a28 <_raise_r>:
 8008a28:	291f      	cmp	r1, #31
 8008a2a:	b538      	push	{r3, r4, r5, lr}
 8008a2c:	4605      	mov	r5, r0
 8008a2e:	460c      	mov	r4, r1
 8008a30:	d904      	bls.n	8008a3c <_raise_r+0x14>
 8008a32:	2316      	movs	r3, #22
 8008a34:	6003      	str	r3, [r0, #0]
 8008a36:	f04f 30ff 	mov.w	r0, #4294967295
 8008a3a:	bd38      	pop	{r3, r4, r5, pc}
 8008a3c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008a3e:	b112      	cbz	r2, 8008a46 <_raise_r+0x1e>
 8008a40:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008a44:	b94b      	cbnz	r3, 8008a5a <_raise_r+0x32>
 8008a46:	4628      	mov	r0, r5
 8008a48:	f000 f830 	bl	8008aac <_getpid_r>
 8008a4c:	4622      	mov	r2, r4
 8008a4e:	4601      	mov	r1, r0
 8008a50:	4628      	mov	r0, r5
 8008a52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008a56:	f000 b817 	b.w	8008a88 <_kill_r>
 8008a5a:	2b01      	cmp	r3, #1
 8008a5c:	d00a      	beq.n	8008a74 <_raise_r+0x4c>
 8008a5e:	1c59      	adds	r1, r3, #1
 8008a60:	d103      	bne.n	8008a6a <_raise_r+0x42>
 8008a62:	2316      	movs	r3, #22
 8008a64:	6003      	str	r3, [r0, #0]
 8008a66:	2001      	movs	r0, #1
 8008a68:	e7e7      	b.n	8008a3a <_raise_r+0x12>
 8008a6a:	2100      	movs	r1, #0
 8008a6c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008a70:	4620      	mov	r0, r4
 8008a72:	4798      	blx	r3
 8008a74:	2000      	movs	r0, #0
 8008a76:	e7e0      	b.n	8008a3a <_raise_r+0x12>

08008a78 <raise>:
 8008a78:	4b02      	ldr	r3, [pc, #8]	@ (8008a84 <raise+0xc>)
 8008a7a:	4601      	mov	r1, r0
 8008a7c:	6818      	ldr	r0, [r3, #0]
 8008a7e:	f7ff bfd3 	b.w	8008a28 <_raise_r>
 8008a82:	bf00      	nop
 8008a84:	20000018 	.word	0x20000018

08008a88 <_kill_r>:
 8008a88:	b538      	push	{r3, r4, r5, lr}
 8008a8a:	4d07      	ldr	r5, [pc, #28]	@ (8008aa8 <_kill_r+0x20>)
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	4604      	mov	r4, r0
 8008a90:	4608      	mov	r0, r1
 8008a92:	4611      	mov	r1, r2
 8008a94:	602b      	str	r3, [r5, #0]
 8008a96:	f7f9 fc23 	bl	80022e0 <_kill>
 8008a9a:	1c43      	adds	r3, r0, #1
 8008a9c:	d102      	bne.n	8008aa4 <_kill_r+0x1c>
 8008a9e:	682b      	ldr	r3, [r5, #0]
 8008aa0:	b103      	cbz	r3, 8008aa4 <_kill_r+0x1c>
 8008aa2:	6023      	str	r3, [r4, #0]
 8008aa4:	bd38      	pop	{r3, r4, r5, pc}
 8008aa6:	bf00      	nop
 8008aa8:	200004c0 	.word	0x200004c0

08008aac <_getpid_r>:
 8008aac:	f7f9 bc10 	b.w	80022d0 <_getpid>

08008ab0 <__swhatbuf_r>:
 8008ab0:	b570      	push	{r4, r5, r6, lr}
 8008ab2:	460c      	mov	r4, r1
 8008ab4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ab8:	2900      	cmp	r1, #0
 8008aba:	b096      	sub	sp, #88	@ 0x58
 8008abc:	4615      	mov	r5, r2
 8008abe:	461e      	mov	r6, r3
 8008ac0:	da0d      	bge.n	8008ade <__swhatbuf_r+0x2e>
 8008ac2:	89a3      	ldrh	r3, [r4, #12]
 8008ac4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008ac8:	f04f 0100 	mov.w	r1, #0
 8008acc:	bf14      	ite	ne
 8008ace:	2340      	movne	r3, #64	@ 0x40
 8008ad0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008ad4:	2000      	movs	r0, #0
 8008ad6:	6031      	str	r1, [r6, #0]
 8008ad8:	602b      	str	r3, [r5, #0]
 8008ada:	b016      	add	sp, #88	@ 0x58
 8008adc:	bd70      	pop	{r4, r5, r6, pc}
 8008ade:	466a      	mov	r2, sp
 8008ae0:	f000 f848 	bl	8008b74 <_fstat_r>
 8008ae4:	2800      	cmp	r0, #0
 8008ae6:	dbec      	blt.n	8008ac2 <__swhatbuf_r+0x12>
 8008ae8:	9901      	ldr	r1, [sp, #4]
 8008aea:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008aee:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008af2:	4259      	negs	r1, r3
 8008af4:	4159      	adcs	r1, r3
 8008af6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008afa:	e7eb      	b.n	8008ad4 <__swhatbuf_r+0x24>

08008afc <__smakebuf_r>:
 8008afc:	898b      	ldrh	r3, [r1, #12]
 8008afe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008b00:	079d      	lsls	r5, r3, #30
 8008b02:	4606      	mov	r6, r0
 8008b04:	460c      	mov	r4, r1
 8008b06:	d507      	bpl.n	8008b18 <__smakebuf_r+0x1c>
 8008b08:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008b0c:	6023      	str	r3, [r4, #0]
 8008b0e:	6123      	str	r3, [r4, #16]
 8008b10:	2301      	movs	r3, #1
 8008b12:	6163      	str	r3, [r4, #20]
 8008b14:	b003      	add	sp, #12
 8008b16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b18:	ab01      	add	r3, sp, #4
 8008b1a:	466a      	mov	r2, sp
 8008b1c:	f7ff ffc8 	bl	8008ab0 <__swhatbuf_r>
 8008b20:	9f00      	ldr	r7, [sp, #0]
 8008b22:	4605      	mov	r5, r0
 8008b24:	4639      	mov	r1, r7
 8008b26:	4630      	mov	r0, r6
 8008b28:	f7fe fec6 	bl	80078b8 <_malloc_r>
 8008b2c:	b948      	cbnz	r0, 8008b42 <__smakebuf_r+0x46>
 8008b2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b32:	059a      	lsls	r2, r3, #22
 8008b34:	d4ee      	bmi.n	8008b14 <__smakebuf_r+0x18>
 8008b36:	f023 0303 	bic.w	r3, r3, #3
 8008b3a:	f043 0302 	orr.w	r3, r3, #2
 8008b3e:	81a3      	strh	r3, [r4, #12]
 8008b40:	e7e2      	b.n	8008b08 <__smakebuf_r+0xc>
 8008b42:	89a3      	ldrh	r3, [r4, #12]
 8008b44:	6020      	str	r0, [r4, #0]
 8008b46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b4a:	81a3      	strh	r3, [r4, #12]
 8008b4c:	9b01      	ldr	r3, [sp, #4]
 8008b4e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008b52:	b15b      	cbz	r3, 8008b6c <__smakebuf_r+0x70>
 8008b54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b58:	4630      	mov	r0, r6
 8008b5a:	f000 f81d 	bl	8008b98 <_isatty_r>
 8008b5e:	b128      	cbz	r0, 8008b6c <__smakebuf_r+0x70>
 8008b60:	89a3      	ldrh	r3, [r4, #12]
 8008b62:	f023 0303 	bic.w	r3, r3, #3
 8008b66:	f043 0301 	orr.w	r3, r3, #1
 8008b6a:	81a3      	strh	r3, [r4, #12]
 8008b6c:	89a3      	ldrh	r3, [r4, #12]
 8008b6e:	431d      	orrs	r5, r3
 8008b70:	81a5      	strh	r5, [r4, #12]
 8008b72:	e7cf      	b.n	8008b14 <__smakebuf_r+0x18>

08008b74 <_fstat_r>:
 8008b74:	b538      	push	{r3, r4, r5, lr}
 8008b76:	4d07      	ldr	r5, [pc, #28]	@ (8008b94 <_fstat_r+0x20>)
 8008b78:	2300      	movs	r3, #0
 8008b7a:	4604      	mov	r4, r0
 8008b7c:	4608      	mov	r0, r1
 8008b7e:	4611      	mov	r1, r2
 8008b80:	602b      	str	r3, [r5, #0]
 8008b82:	f7f9 fc0d 	bl	80023a0 <_fstat>
 8008b86:	1c43      	adds	r3, r0, #1
 8008b88:	d102      	bne.n	8008b90 <_fstat_r+0x1c>
 8008b8a:	682b      	ldr	r3, [r5, #0]
 8008b8c:	b103      	cbz	r3, 8008b90 <_fstat_r+0x1c>
 8008b8e:	6023      	str	r3, [r4, #0]
 8008b90:	bd38      	pop	{r3, r4, r5, pc}
 8008b92:	bf00      	nop
 8008b94:	200004c0 	.word	0x200004c0

08008b98 <_isatty_r>:
 8008b98:	b538      	push	{r3, r4, r5, lr}
 8008b9a:	4d06      	ldr	r5, [pc, #24]	@ (8008bb4 <_isatty_r+0x1c>)
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	4604      	mov	r4, r0
 8008ba0:	4608      	mov	r0, r1
 8008ba2:	602b      	str	r3, [r5, #0]
 8008ba4:	f7f9 fc0c 	bl	80023c0 <_isatty>
 8008ba8:	1c43      	adds	r3, r0, #1
 8008baa:	d102      	bne.n	8008bb2 <_isatty_r+0x1a>
 8008bac:	682b      	ldr	r3, [r5, #0]
 8008bae:	b103      	cbz	r3, 8008bb2 <_isatty_r+0x1a>
 8008bb0:	6023      	str	r3, [r4, #0]
 8008bb2:	bd38      	pop	{r3, r4, r5, pc}
 8008bb4:	200004c0 	.word	0x200004c0

08008bb8 <atan2f>:
 8008bb8:	f000 b822 	b.w	8008c00 <__ieee754_atan2f>

08008bbc <sqrtf>:
 8008bbc:	b508      	push	{r3, lr}
 8008bbe:	ed2d 8b02 	vpush	{d8}
 8008bc2:	eeb0 8a40 	vmov.f32	s16, s0
 8008bc6:	f000 f817 	bl	8008bf8 <__ieee754_sqrtf>
 8008bca:	eeb4 8a48 	vcmp.f32	s16, s16
 8008bce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bd2:	d60c      	bvs.n	8008bee <sqrtf+0x32>
 8008bd4:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8008bf4 <sqrtf+0x38>
 8008bd8:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8008bdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008be0:	d505      	bpl.n	8008bee <sqrtf+0x32>
 8008be2:	f7fd ff6f 	bl	8006ac4 <__errno>
 8008be6:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8008bea:	2321      	movs	r3, #33	@ 0x21
 8008bec:	6003      	str	r3, [r0, #0]
 8008bee:	ecbd 8b02 	vpop	{d8}
 8008bf2:	bd08      	pop	{r3, pc}
 8008bf4:	00000000 	.word	0x00000000

08008bf8 <__ieee754_sqrtf>:
 8008bf8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8008bfc:	4770      	bx	lr
	...

08008c00 <__ieee754_atan2f>:
 8008c00:	ee10 2a90 	vmov	r2, s1
 8008c04:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8008c08:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8008c0c:	b510      	push	{r4, lr}
 8008c0e:	eef0 7a40 	vmov.f32	s15, s0
 8008c12:	d806      	bhi.n	8008c22 <__ieee754_atan2f+0x22>
 8008c14:	ee10 0a10 	vmov	r0, s0
 8008c18:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8008c1c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8008c20:	d904      	bls.n	8008c2c <__ieee754_atan2f+0x2c>
 8008c22:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8008c26:	eeb0 0a67 	vmov.f32	s0, s15
 8008c2a:	bd10      	pop	{r4, pc}
 8008c2c:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8008c30:	d103      	bne.n	8008c3a <__ieee754_atan2f+0x3a>
 8008c32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c36:	f000 b883 	b.w	8008d40 <atanf>
 8008c3a:	1794      	asrs	r4, r2, #30
 8008c3c:	f004 0402 	and.w	r4, r4, #2
 8008c40:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8008c44:	b943      	cbnz	r3, 8008c58 <__ieee754_atan2f+0x58>
 8008c46:	2c02      	cmp	r4, #2
 8008c48:	d05e      	beq.n	8008d08 <__ieee754_atan2f+0x108>
 8008c4a:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8008d1c <__ieee754_atan2f+0x11c>
 8008c4e:	2c03      	cmp	r4, #3
 8008c50:	bf08      	it	eq
 8008c52:	eef0 7a47 	vmoveq.f32	s15, s14
 8008c56:	e7e6      	b.n	8008c26 <__ieee754_atan2f+0x26>
 8008c58:	b941      	cbnz	r1, 8008c6c <__ieee754_atan2f+0x6c>
 8008c5a:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8008d20 <__ieee754_atan2f+0x120>
 8008c5e:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8008d24 <__ieee754_atan2f+0x124>
 8008c62:	2800      	cmp	r0, #0
 8008c64:	bfa8      	it	ge
 8008c66:	eef0 7a47 	vmovge.f32	s15, s14
 8008c6a:	e7dc      	b.n	8008c26 <__ieee754_atan2f+0x26>
 8008c6c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8008c70:	d110      	bne.n	8008c94 <__ieee754_atan2f+0x94>
 8008c72:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8008c76:	f104 34ff 	add.w	r4, r4, #4294967295
 8008c7a:	d107      	bne.n	8008c8c <__ieee754_atan2f+0x8c>
 8008c7c:	2c02      	cmp	r4, #2
 8008c7e:	d846      	bhi.n	8008d0e <__ieee754_atan2f+0x10e>
 8008c80:	4b29      	ldr	r3, [pc, #164]	@ (8008d28 <__ieee754_atan2f+0x128>)
 8008c82:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8008c86:	edd3 7a00 	vldr	s15, [r3]
 8008c8a:	e7cc      	b.n	8008c26 <__ieee754_atan2f+0x26>
 8008c8c:	2c02      	cmp	r4, #2
 8008c8e:	d841      	bhi.n	8008d14 <__ieee754_atan2f+0x114>
 8008c90:	4b26      	ldr	r3, [pc, #152]	@ (8008d2c <__ieee754_atan2f+0x12c>)
 8008c92:	e7f6      	b.n	8008c82 <__ieee754_atan2f+0x82>
 8008c94:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8008c98:	d0df      	beq.n	8008c5a <__ieee754_atan2f+0x5a>
 8008c9a:	1a5b      	subs	r3, r3, r1
 8008c9c:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8008ca0:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8008ca4:	da1a      	bge.n	8008cdc <__ieee754_atan2f+0xdc>
 8008ca6:	2a00      	cmp	r2, #0
 8008ca8:	da01      	bge.n	8008cae <__ieee754_atan2f+0xae>
 8008caa:	313c      	adds	r1, #60	@ 0x3c
 8008cac:	db19      	blt.n	8008ce2 <__ieee754_atan2f+0xe2>
 8008cae:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8008cb2:	f000 f919 	bl	8008ee8 <fabsf>
 8008cb6:	f000 f843 	bl	8008d40 <atanf>
 8008cba:	eef0 7a40 	vmov.f32	s15, s0
 8008cbe:	2c01      	cmp	r4, #1
 8008cc0:	d012      	beq.n	8008ce8 <__ieee754_atan2f+0xe8>
 8008cc2:	2c02      	cmp	r4, #2
 8008cc4:	d017      	beq.n	8008cf6 <__ieee754_atan2f+0xf6>
 8008cc6:	2c00      	cmp	r4, #0
 8008cc8:	d0ad      	beq.n	8008c26 <__ieee754_atan2f+0x26>
 8008cca:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8008d30 <__ieee754_atan2f+0x130>
 8008cce:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008cd2:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8008d34 <__ieee754_atan2f+0x134>
 8008cd6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008cda:	e7a4      	b.n	8008c26 <__ieee754_atan2f+0x26>
 8008cdc:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8008d24 <__ieee754_atan2f+0x124>
 8008ce0:	e7ed      	b.n	8008cbe <__ieee754_atan2f+0xbe>
 8008ce2:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8008d38 <__ieee754_atan2f+0x138>
 8008ce6:	e7ea      	b.n	8008cbe <__ieee754_atan2f+0xbe>
 8008ce8:	ee17 3a90 	vmov	r3, s15
 8008cec:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8008cf0:	ee07 3a90 	vmov	s15, r3
 8008cf4:	e797      	b.n	8008c26 <__ieee754_atan2f+0x26>
 8008cf6:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8008d30 <__ieee754_atan2f+0x130>
 8008cfa:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008cfe:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8008d34 <__ieee754_atan2f+0x134>
 8008d02:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008d06:	e78e      	b.n	8008c26 <__ieee754_atan2f+0x26>
 8008d08:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8008d34 <__ieee754_atan2f+0x134>
 8008d0c:	e78b      	b.n	8008c26 <__ieee754_atan2f+0x26>
 8008d0e:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8008d3c <__ieee754_atan2f+0x13c>
 8008d12:	e788      	b.n	8008c26 <__ieee754_atan2f+0x26>
 8008d14:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8008d38 <__ieee754_atan2f+0x138>
 8008d18:	e785      	b.n	8008c26 <__ieee754_atan2f+0x26>
 8008d1a:	bf00      	nop
 8008d1c:	c0490fdb 	.word	0xc0490fdb
 8008d20:	bfc90fdb 	.word	0xbfc90fdb
 8008d24:	3fc90fdb 	.word	0x3fc90fdb
 8008d28:	08009338 	.word	0x08009338
 8008d2c:	0800932c 	.word	0x0800932c
 8008d30:	33bbbd2e 	.word	0x33bbbd2e
 8008d34:	40490fdb 	.word	0x40490fdb
 8008d38:	00000000 	.word	0x00000000
 8008d3c:	3f490fdb 	.word	0x3f490fdb

08008d40 <atanf>:
 8008d40:	b538      	push	{r3, r4, r5, lr}
 8008d42:	ee10 5a10 	vmov	r5, s0
 8008d46:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8008d4a:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8008d4e:	eef0 7a40 	vmov.f32	s15, s0
 8008d52:	d310      	bcc.n	8008d76 <atanf+0x36>
 8008d54:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8008d58:	d904      	bls.n	8008d64 <atanf+0x24>
 8008d5a:	ee70 7a00 	vadd.f32	s15, s0, s0
 8008d5e:	eeb0 0a67 	vmov.f32	s0, s15
 8008d62:	bd38      	pop	{r3, r4, r5, pc}
 8008d64:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8008e9c <atanf+0x15c>
 8008d68:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8008ea0 <atanf+0x160>
 8008d6c:	2d00      	cmp	r5, #0
 8008d6e:	bfc8      	it	gt
 8008d70:	eef0 7a47 	vmovgt.f32	s15, s14
 8008d74:	e7f3      	b.n	8008d5e <atanf+0x1e>
 8008d76:	4b4b      	ldr	r3, [pc, #300]	@ (8008ea4 <atanf+0x164>)
 8008d78:	429c      	cmp	r4, r3
 8008d7a:	d810      	bhi.n	8008d9e <atanf+0x5e>
 8008d7c:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8008d80:	d20a      	bcs.n	8008d98 <atanf+0x58>
 8008d82:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8008ea8 <atanf+0x168>
 8008d86:	ee30 7a07 	vadd.f32	s14, s0, s14
 8008d8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008d8e:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8008d92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d96:	dce2      	bgt.n	8008d5e <atanf+0x1e>
 8008d98:	f04f 33ff 	mov.w	r3, #4294967295
 8008d9c:	e013      	b.n	8008dc6 <atanf+0x86>
 8008d9e:	f000 f8a3 	bl	8008ee8 <fabsf>
 8008da2:	4b42      	ldr	r3, [pc, #264]	@ (8008eac <atanf+0x16c>)
 8008da4:	429c      	cmp	r4, r3
 8008da6:	d84f      	bhi.n	8008e48 <atanf+0x108>
 8008da8:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8008dac:	429c      	cmp	r4, r3
 8008dae:	d841      	bhi.n	8008e34 <atanf+0xf4>
 8008db0:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8008db4:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8008db8:	eea0 7a27 	vfma.f32	s14, s0, s15
 8008dbc:	2300      	movs	r3, #0
 8008dbe:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008dc2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8008dc6:	1c5a      	adds	r2, r3, #1
 8008dc8:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8008dcc:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8008eb0 <atanf+0x170>
 8008dd0:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8008eb4 <atanf+0x174>
 8008dd4:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8008eb8 <atanf+0x178>
 8008dd8:	ee66 6a06 	vmul.f32	s13, s12, s12
 8008ddc:	eee6 5a87 	vfma.f32	s11, s13, s14
 8008de0:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8008ebc <atanf+0x17c>
 8008de4:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8008de8:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8008ec0 <atanf+0x180>
 8008dec:	eee7 5a26 	vfma.f32	s11, s14, s13
 8008df0:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8008ec4 <atanf+0x184>
 8008df4:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8008df8:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8008ec8 <atanf+0x188>
 8008dfc:	eee7 5a26 	vfma.f32	s11, s14, s13
 8008e00:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8008ecc <atanf+0x18c>
 8008e04:	eea6 5a87 	vfma.f32	s10, s13, s14
 8008e08:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8008ed0 <atanf+0x190>
 8008e0c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8008e10:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8008ed4 <atanf+0x194>
 8008e14:	eea7 5a26 	vfma.f32	s10, s14, s13
 8008e18:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8008ed8 <atanf+0x198>
 8008e1c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8008e20:	ee27 7a26 	vmul.f32	s14, s14, s13
 8008e24:	eea5 7a86 	vfma.f32	s14, s11, s12
 8008e28:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008e2c:	d121      	bne.n	8008e72 <atanf+0x132>
 8008e2e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008e32:	e794      	b.n	8008d5e <atanf+0x1e>
 8008e34:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8008e38:	ee30 7a67 	vsub.f32	s14, s0, s15
 8008e3c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008e40:	2301      	movs	r3, #1
 8008e42:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8008e46:	e7be      	b.n	8008dc6 <atanf+0x86>
 8008e48:	4b24      	ldr	r3, [pc, #144]	@ (8008edc <atanf+0x19c>)
 8008e4a:	429c      	cmp	r4, r3
 8008e4c:	d80b      	bhi.n	8008e66 <atanf+0x126>
 8008e4e:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8008e52:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008e56:	eea0 7a27 	vfma.f32	s14, s0, s15
 8008e5a:	2302      	movs	r3, #2
 8008e5c:	ee70 6a67 	vsub.f32	s13, s0, s15
 8008e60:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008e64:	e7af      	b.n	8008dc6 <atanf+0x86>
 8008e66:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8008e6a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8008e6e:	2303      	movs	r3, #3
 8008e70:	e7a9      	b.n	8008dc6 <atanf+0x86>
 8008e72:	4a1b      	ldr	r2, [pc, #108]	@ (8008ee0 <atanf+0x1a0>)
 8008e74:	491b      	ldr	r1, [pc, #108]	@ (8008ee4 <atanf+0x1a4>)
 8008e76:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8008e7a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8008e7e:	edd3 6a00 	vldr	s13, [r3]
 8008e82:	ee37 7a66 	vsub.f32	s14, s14, s13
 8008e86:	2d00      	cmp	r5, #0
 8008e88:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008e8c:	edd2 7a00 	vldr	s15, [r2]
 8008e90:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008e94:	bfb8      	it	lt
 8008e96:	eef1 7a67 	vneglt.f32	s15, s15
 8008e9a:	e760      	b.n	8008d5e <atanf+0x1e>
 8008e9c:	bfc90fdb 	.word	0xbfc90fdb
 8008ea0:	3fc90fdb 	.word	0x3fc90fdb
 8008ea4:	3edfffff 	.word	0x3edfffff
 8008ea8:	7149f2ca 	.word	0x7149f2ca
 8008eac:	3f97ffff 	.word	0x3f97ffff
 8008eb0:	3c8569d7 	.word	0x3c8569d7
 8008eb4:	3d4bda59 	.word	0x3d4bda59
 8008eb8:	bd6ef16b 	.word	0xbd6ef16b
 8008ebc:	3d886b35 	.word	0x3d886b35
 8008ec0:	3dba2e6e 	.word	0x3dba2e6e
 8008ec4:	3e124925 	.word	0x3e124925
 8008ec8:	3eaaaaab 	.word	0x3eaaaaab
 8008ecc:	bd15a221 	.word	0xbd15a221
 8008ed0:	bd9d8795 	.word	0xbd9d8795
 8008ed4:	bde38e38 	.word	0xbde38e38
 8008ed8:	be4ccccd 	.word	0xbe4ccccd
 8008edc:	401bffff 	.word	0x401bffff
 8008ee0:	08009354 	.word	0x08009354
 8008ee4:	08009344 	.word	0x08009344

08008ee8 <fabsf>:
 8008ee8:	ee10 3a10 	vmov	r3, s0
 8008eec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008ef0:	ee00 3a10 	vmov	s0, r3
 8008ef4:	4770      	bx	lr
	...

08008ef8 <_init>:
 8008ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008efa:	bf00      	nop
 8008efc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008efe:	bc08      	pop	{r3}
 8008f00:	469e      	mov	lr, r3
 8008f02:	4770      	bx	lr

08008f04 <_fini>:
 8008f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f06:	bf00      	nop
 8008f08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f0a:	bc08      	pop	{r3}
 8008f0c:	469e      	mov	lr, r3
 8008f0e:	4770      	bx	lr
