Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab -svlog ./sim/recorder_tb.sv --debug wave 
Multi-threading is on. Using 22 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ryxiao/FPGA-3D/sim/recorder_tb.sv" into library work
INFO: [VRFC 10-311] analyzing module recorder_tb
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 12 for port 'addra' [/home/ryxiao/FPGA-3D/hdl/rasterizer.sv:190]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 12 for port 'addrb' [/home/ryxiao/FPGA-3D/hdl/rasterizer.sv:198]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 12 for port 'addra' [/home/ryxiao/FPGA-3D/hdl/rasterizer.sv:212]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 12 for port 'addrb' [/home/ryxiao/FPGA-3D/hdl/rasterizer.sv:220]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.xilinx_true_dual_port_read_first...
Compiling module work.rasterizer
Compiling module work.recorder_tb
Built simulation snapshot work.recorder_tb
