[10/13 15:27:47      0s] 
[10/13 15:27:47      0s] Cadence Innovus(TM) Implementation System.
[10/13 15:27:47      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[10/13 15:27:47      0s] 
[10/13 15:27:47      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[10/13 15:27:47      0s] Options:	-stylus -abort_on_error -overwrite -log /home/ci_inovador/Documentos/inge4-workspace/logs/innovus.log /dev/null -files /home/ci_inovador/Documentos/inge4-workspace/scripts/phy_synt.tcl 
[10/13 15:27:47      0s] Date:		Mon Oct 13 15:27:47 2025
[10/13 15:27:47      0s] Host:		eltonsilva (x86_64 w/Linux 4.18.0-553.36.1.el8_10.x86_64) (14cores*20cpus*13th Gen Intel(R) Core(TM) i5-13500 24576KB)
[10/13 15:27:47      0s] OS:		Rocky Linux release 8.10 (Green Obsidian)
[10/13 15:27:47      0s] 
[10/13 15:27:47      0s] License:
[10/13 15:27:47      0s] 		[15:27:47.460241] Configured Lic search path (21.01-s002): 27001@192.168.1.10
[10/13 15:27:47      0s] 
[10/13 15:27:47      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[10/13 15:27:47      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[10/13 15:27:52      5s] 
[10/13 15:27:52      5s] 
[10/13 15:27:55      7s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[10/13 15:27:56      8s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[10/13 15:27:56      8s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[10/13 15:27:56      8s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[10/13 15:27:56      8s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[10/13 15:27:56      8s] @(#)CDS: CPE v21.15-s076
[10/13 15:27:56      8s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[10/13 15:27:56      8s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[10/13 15:27:56      8s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[10/13 15:27:56      8s] @(#)CDS: RCDB 11.15.0
[10/13 15:27:56      8s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[10/13 15:27:56      8s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[10/13 15:27:56      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_82573_eltonsilva_ci_inovador_DRh9IQ.

[10/13 15:27:56      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_82573_eltonsilva_ci_inovador_DRh9IQ.
[10/13 15:27:56      8s] 
[10/13 15:27:56      8s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[10/13 15:27:57      9s] 
[10/13 15:27:57      9s] **INFO:  MMMC transition support version v31-84 
[10/13 15:27:57      9s] 
[10/13 15:27:59     11s] #@ Processing -files option
[10/13 15:27:59     11s] @innovus 1> source /home/ci_inovador/Documentos/inge4-workspace/scripts/phy_synt.tcl
[10/13 15:27:59     11s] #@ Begin verbose source (pre): source /home/ci_inovador/Documentos/inge4-workspace/scripts/phy_synt.tcl
[10/13 15:27:59     11s] @file 1: #------------------------------------
[10/13 15:27:59     11s] @@file 2: gui_show
[10/13 15:27:59     11s] @file 3: set ROOT $env(ROOT)
[10/13 15:27:59     11s] @file 4: set PDK_PATH $env(PDK_PATH)
[10/13 15:27:59     11s] @file 5:
[10/13 15:27:59     11s] @file 6: set custom $env(custom)
[10/13 15:27:59     11s] @file 7: set lyt $env(lyt)
[10/13 15:27:59     11s] @file 8: set logs $env(logs)
[10/13 15:27:59     11s] @file 9: set scr $env(scr)
[10/13 15:27:59     11s] @file 10: set tests $env(tests)
[10/13 15:27:59     11s] @file 11: set syn $env(syn)
[10/13 15:27:59     11s] @file 12: set src $env(src)
[10/13 15:27:59     11s] @file 13: set rpt $env(rpt)
[10/13 15:27:59     11s] @file 14: set cons $env(cons)
[10/13 15:27:59     11s] @file 15: set qrc_path "$PDK_PATH/gpdk045_v_6_0/qrc/"
[10/13 15:27:59     11s] @file 16: set lib_path "$PDK_PATH/gsclib045_all_v4.4/gsclib045/timing/"
[10/13 15:27:59     11s] @file 17:
[10/13 15:27:59     11s] @file 18: set design $env(design)
[10/13 15:27:59     11s] @file 19:
[10/13 15:27:59     11s] @file 20: if {![file exists ${lyt}/${design}]} {...}
[10/13 15:27:59     11s] @file 23: #------------------------------------ [01]
[10/13 15:27:59     11s] @@file 24: set_db init_power_nets VDD
[10/13 15:27:59     11s] @@file 25: set_db init_ground_nets VSS
[10/13 15:27:59     11s] @file 26: #------------------------------------ [02]
[10/13 15:27:59     11s] @file 27: switch {bch_32_bits_v2} {
[10/13 15:27:59     11s] @@file 31: read_mmmc $cons/basic.view
[10/13 15:27:59     11s] #@ Begin verbose source /home/ci_inovador/Documentos/inge4-workspace/constraints/basic.view (pre)
[10/13 15:27:59     11s] @file 1: # timing libraries
[10/13 15:27:59     11s] @@file 2: create_library_set -name fast -timing $lib_path/fast_vdd1v0_basicCells.lib
[10/13 15:27:59     11s] @@file 3: create_library_set -name slow -timing $lib_path/slow_vdd1v0_basicCells.lib
[10/13 15:27:59     11s] @file 4:
[10/13 15:27:59     11s] @file 5: # capacitance files
[10/13 15:27:59     11s] @@file 6: create_rc_corner -name rc_best -qrc_tech $qrc_path/rcbest/qrcTechFile -T 0
[10/13 15:27:59     11s] @@file 7: create_rc_corner -name rc_worst -qrc_tech $qrc_path/rcworst/qrcTechFile -T 125
[10/13 15:27:59     11s] @file 8:
[10/13 15:27:59     11s] @file 9: # operating conditions
[10/13 15:27:59     11s] @@file 10: create_opcond -name oc_fast -process {1.0} -voltage {1.1} -temperature {0} 
[10/13 15:27:59     11s] @@file 11: create_opcond -name oc_slow -process {1.0} -voltage {0.9} -temperature {125} 
[10/13 15:27:59     11s] @file 12:
[10/13 15:27:59     11s] @file 13: # timing conditions
[10/13 15:27:59     11s] @@file 14: create_timing_condition -name fast_timing -library_sets [list fast] -opcond oc_fast
[10/13 15:27:59     11s] @@file 15: create_timing_condition -name slow_timing -library_sets [list slow] -opcond oc_slow
[10/13 15:27:59     11s] @file 16:
[10/13 15:27:59     11s] @file 17: # creating delay corners
[10/13 15:27:59     11s] @@file 18: create_delay_corner -name fast_min -timing_condition fast_timing -rc_corner rc_best
[10/13 15:27:59     11s] @@file 19: create_delay_corner -name slow_max -timing_condition slow_timing -rc_corner rc_worst
[10/13 15:27:59     11s] @file 20:
[10/13 15:27:59     11s] @file 21: # adding constraints
[10/13 15:27:59     11s] @@file 22: create_constraint_mode -name basic_constraint -sdc_files ${cons}/basic.sdc
[10/13 15:27:59     11s] @file 23:
[10/13 15:27:59     11s] @file 24: # creating analysis views
[10/13 15:27:59     11s] @@file 25: create_analysis_view -name analysis_normal_fast_min -constraint_mode {basic_constraint} -delay_corner fast_min
[10/13 15:27:59     11s] @@file 26: create_analysis_view -name analysis_normal_slow_max -constraint_mode {basic_constraint} -delay_corner slow_max
[10/13 15:27:59     11s] @file 27:
[10/13 15:27:59     11s] @file 28: # defining which views to use in hold and setup analyses
[10/13 15:27:59     11s] @@file 29: set_analysis_view -setup [list analysis_normal_slow_max] -hold [list analysis_normal_fast_min]
[10/13 15:27:59     11s] #@ End verbose source /home/ci_inovador/Documentos/inge4-workspace/constraints/basic.view
[10/13 15:27:59     11s] Reading slow timing library '/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
[10/13 15:27:59     11s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[10/13 15:27:59     11s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[10/13 15:27:59     11s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[10/13 15:27:59     11s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[10/13 15:27:59     11s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[10/13 15:27:59     11s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[10/13 15:27:59     11s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[10/13 15:27:59     11s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[10/13 15:27:59     11s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[10/13 15:27:59     11s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[10/13 15:27:59     11s] Read 489 cells in library 'slow_vdd1v0' 
[10/13 15:27:59     11s] Reading fast timing library '/home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib' ...
[10/13 15:27:59     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[10/13 15:27:59     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[10/13 15:27:59     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[10/13 15:27:59     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[10/13 15:27:59     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[10/13 15:27:59     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[10/13 15:27:59     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[10/13 15:27:59     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[10/13 15:27:59     12s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[10/13 15:27:59     12s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/tools/design_kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[10/13 15:27:59     12s] Read 489 cells in library 'fast_vdd1v0' 
[10/13 15:27:59     12s] Ending "PreSetAnalysisView" (total cpu=0:00:00.5, real=0:00:00.0, peak res=1088.5M, current mem=1036.0M)
[10/13 15:27:59     12s] @file 32: }
[10/13 15:27:59     12s] @file 34: #------------------------------------ [03]
[10/13 15:27:59     12s] @file 35: switch {bch_32_bits_v2} {
[10/13 15:27:59     12s] @file 39: # PADS ${PDK_PATH}/giolib045_v3.3/lef/giolib045.lef
[10/13 15:27:59     12s] @@file 40: read_physical -lefs "${PDK_PATH}/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef ${PDK_PATH}/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef"
[10/13 15:27:59     12s] 
[10/13 15:27:59     12s] Loading LEF file /home/tools/design_kits/cadence/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef ...
[10/13 15:27:59     12s] 
[10/13 15:27:59     12s] Loading LEF file /home/tools/design_kits/cadence/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef ...
[10/13 15:27:59     12s] Set DBUPerIGU to M2 pitch 400.
[10/13 15:27:59     12s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/13 15:27:59     12s] Type 'man IMPLF-200' for more detail.
[10/13 15:27:59     12s] 
[10/13 15:27:59     12s] ##  Check design process and node:  
[10/13 15:27:59     12s] ##  Both design process and tech node are not set.
[10/13 15:27:59     12s] 
[10/13 15:27:59     12s] @file 41: }
[10/13 15:27:59     12s] @file 43: #------------------------------------ [04]
[10/13 15:27:59     12s] @file 44: switch {bch_32_bits_v2} {
[10/13 15:27:59     12s] @@file 48: read_netlist $syn/$design/$design.v
[10/13 15:27:59     12s] #% Begin Load netlist data ... (date=10/13 15:27:59, mem=1047.7M)
[10/13 15:27:59     12s] *** Begin netlist parsing (mem=1228.6M) ***
[10/13 15:27:59     12s] Created 489 new cells from 2 timing libraries.
[10/13 15:27:59     12s] Reading netlist ...
[10/13 15:27:59     12s] Backslashed names will retain backslash and a trailing blank character.
[10/13 15:27:59     12s] Reading verilog netlist '/home/ci_inovador/Documentos/inge4-workspace/synthesis/bch_32_bits_v2/bch_32_bits_v2.v'
[10/13 15:27:59     12s] 
[10/13 15:27:59     12s] *** Memory Usage v#1 (Current mem = 1232.613M, initial mem = 491.883M) ***
[10/13 15:27:59     12s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1232.6M) ***
[10/13 15:27:59     12s] #% End Load netlist data ... (date=10/13 15:27:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1063.0M, current mem=1063.0M)
[10/13 15:27:59     12s] Top level cell is bch_32_bits_v2.
[10/13 15:28:00     12s] Hooked 978 DB cells to tlib cells.
[10/13 15:28:00     12s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1080.1M, current mem=1080.1M)
[10/13 15:28:00     12s] Starting recursive module instantiation check.
[10/13 15:28:00     12s] No recursion found.
[10/13 15:28:00     12s] Building hierarchical netlist for Cell bch_32_bits_v2 ...
[10/13 15:28:00     12s] *** Netlist is unique.
[10/13 15:28:00     12s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[10/13 15:28:00     12s] ** info: there are 1118 modules.
[10/13 15:28:00     12s] ** info: there are 1916 stdCell insts.
[10/13 15:28:00     12s] 
[10/13 15:28:00     12s] *** Memory Usage v#1 (Current mem = 1296.027M, initial mem = 491.883M) ***
[10/13 15:28:00     12s] @file 49: }
[10/13 15:28:00     12s] @file 51: #------------------------------------ [05]
[10/13 15:28:00     12s] @@file 52: init_design
[10/13 15:28:00     12s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[10/13 15:28:00     12s] Type 'man IMPFP-3961' for more detail.
[10/13 15:28:00     12s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[10/13 15:28:00     12s] Type 'man IMPFP-3961' for more detail.
[10/13 15:28:00     12s] Start create_tracks
[10/13 15:28:00     12s] Extraction setup Started 
[10/13 15:28:00     12s] 
[10/13 15:28:00     12s] Trim Metal Layers:
[10/13 15:28:00     12s] __QRC_SADV_USE_LE__ is set 0
[10/13 15:28:00     12s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[10/13 15:28:00     12s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[10/13 15:28:00     13s] Metal Layer Id 1 is Metal1 
[10/13 15:28:00     13s] Metal Layer Id 2 is Metal2 
[10/13 15:28:00     13s] Metal Layer Id 3 is Metal3 
[10/13 15:28:00     13s] Metal Layer Id 4 is Metal4 
[10/13 15:28:00     13s] Metal Layer Id 5 is Metal5 
[10/13 15:28:00     13s] Metal Layer Id 6 is Metal6 
[10/13 15:28:00     13s] Metal Layer Id 7 is Metal7 
[10/13 15:28:00     13s] Metal Layer Id 8 is Metal8 
[10/13 15:28:00     13s] Metal Layer Id 9 is Metal9 
[10/13 15:28:00     13s] Metal Layer Id 10 is Metal10 
[10/13 15:28:00     13s] Metal Layer Id 11 is Metal11 
[10/13 15:28:00     13s] Via Layer Id 33 is Cont 
[10/13 15:28:00     13s] Via Layer Id 34 is Via1 
[10/13 15:28:00     13s] Via Layer Id 35 is Via2 
[10/13 15:28:00     13s] Via Layer Id 36 is Via3 
[10/13 15:28:00     13s] Via Layer Id 37 is Via4 
[10/13 15:28:00     13s] Via Layer Id 38 is Via5 
[10/13 15:28:00     13s] Via Layer Id 39 is Via6 
[10/13 15:28:00     13s] Via Layer Id 40 is Via7 
[10/13 15:28:00     13s] Via Layer Id 41 is Via8 
[10/13 15:28:00     13s] Via Layer Id 42 is Via9 
[10/13 15:28:00     13s] Via Layer Id 43 is Via10 
[10/13 15:28:00     13s] Via Layer Id 44 is Bondpad 
[10/13 15:28:00     13s] 
[10/13 15:28:00     13s] Trim Metal Layers:
[10/13 15:28:00     13s]  lef metal Layer Id 1 mapped to tech Id 6 of Layer metal1_conn 
[10/13 15:28:00     13s]  lef via Layer Id 1 mapped to tech Id 7 of Layer via1 
[10/13 15:28:00     13s]  lef metal Layer Id 2 mapped to tech Id 8 of Layer metal2_conn 
[10/13 15:28:00     13s]  lef via Layer Id 2 mapped to tech Id 9 of Layer via2 
[10/13 15:28:00     13s]  lef metal Layer Id 3 mapped to tech Id 10 of Layer metal3_conn 
[10/13 15:28:00     13s]  lef via Layer Id 3 mapped to tech Id 11 of Layer via3 
[10/13 15:28:00     13s]  lef metal Layer Id 4 mapped to tech Id 12 of Layer metal4_conn 
[10/13 15:28:00     13s]  lef via Layer Id 4 mapped to tech Id 13 of Layer via4 
[10/13 15:28:00     13s]  lef metal Layer Id 5 mapped to tech Id 14 of Layer metal5_conn 
[10/13 15:28:00     13s]  lef via Layer Id 5 mapped to tech Id 15 of Layer via5 
[10/13 15:28:00     13s]  lef metal Layer Id 6 mapped to tech Id 16 of Layer metal6_conn 
[10/13 15:28:00     13s]  lef via Layer Id 6 mapped to tech Id 17 of Layer via6 
[10/13 15:28:00     13s]  lef metal Layer Id 7 mapped to tech Id 18 of Layer metal7_conn 
[10/13 15:28:00     13s]  lef via Layer Id 7 mapped to tech Id 19 of Layer via7 
[10/13 15:28:00     13s]  lef metal Layer Id 8 mapped to tech Id 20 of Layer metal8_conn 
[10/13 15:28:00     13s]  lef via Layer Id 8 mapped to tech Id 21 of Layer via8 
[10/13 15:28:00     13s]  lef metal Layer Id 9 mapped to tech Id 22 of Layer metal9_conn 
[10/13 15:28:00     13s]  lef via Layer Id 9 mapped to tech Id 23 of Layer via9 
[10/13 15:28:00     13s]  lef metal Layer Id 10 mapped to tech Id 24 of Layer metal10_conn 
[10/13 15:28:00     13s] Generating auto layer map file.
[10/13 15:28:00     13s]  lef via Layer Id 10 mapped to tech Id 25 of Layer via10_nocap 
[10/13 15:28:00     13s]  lef metal Layer Id 11 mapped to tech Id 27 of Layer metal11_conn 
[10/13 15:28:00     13s] Metal Layer Id 1 mapped to 6 
[10/13 15:28:00     13s] Via Layer Id 1 mapped to 7 
[10/13 15:28:00     13s] Metal Layer Id 2 mapped to 8 
[10/13 15:28:00     13s] Via Layer Id 2 mapped to 9 
[10/13 15:28:00     13s] Metal Layer Id 3 mapped to 10 
[10/13 15:28:00     13s] Via Layer Id 3 mapped to 11 
[10/13 15:28:00     13s] Metal Layer Id 4 mapped to 12 
[10/13 15:28:00     13s] Via Layer Id 4 mapped to 13 
[10/13 15:28:00     13s] Metal Layer Id 5 mapped to 14 
[10/13 15:28:00     13s] Via Layer Id 5 mapped to 15 
[10/13 15:28:00     13s] Metal Layer Id 6 mapped to 16 
[10/13 15:28:00     13s] Via Layer Id 6 mapped to 17 
[10/13 15:28:00     13s] Metal Layer Id 7 mapped to 18 
[10/13 15:28:00     13s] Via Layer Id 7 mapped to 19 
[10/13 15:28:00     13s] Metal Layer Id 8 mapped to 20 
[10/13 15:28:00     13s] Via Layer Id 8 mapped to 21 
[10/13 15:28:00     13s] Metal Layer Id 9 mapped to 22 
[10/13 15:28:00     13s] Via Layer Id 9 mapped to 23 
[10/13 15:28:00     13s] Metal Layer Id 10 mapped to 24 
[10/13 15:28:00     13s] Via Layer Id 10 mapped to 25 
[10/13 15:28:00     13s] Metal Layer Id 11 mapped to 27 
[10/13 15:28:00     13s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[10/13 15:28:00     13s] eee: Reading patterns meta data.
[10/13 15:28:00     13s] eee: PatternAvail:0, PreRoutePatternReadFailed:2
[10/13 15:28:00     13s] Restore PreRoute Pattern Extraction data failed.
[10/13 15:28:00     13s] Importing multi-corner technology file(s) for preRoute extraction...
[10/13 15:28:00     13s] /home/tools/design_kits/cadence/GPDK045/gpdk045_v_6_0/qrc//rcworst/qrcTechFile
[10/13 15:28:01     13s] Metal Layer Id 1 is Metal1 
[10/13 15:28:01     13s] Metal Layer Id 2 is Metal2 
[10/13 15:28:01     13s] Metal Layer Id 3 is Metal3 
[10/13 15:28:01     13s] Metal Layer Id 4 is Metal4 
[10/13 15:28:01     13s] Metal Layer Id 5 is Metal5 
[10/13 15:28:01     13s] Metal Layer Id 6 is Metal6 
[10/13 15:28:01     13s] Metal Layer Id 7 is Metal7 
[10/13 15:28:01     13s] Metal Layer Id 8 is Metal8 
[10/13 15:28:01     13s] Metal Layer Id 9 is Metal9 
[10/13 15:28:01     13s] Metal Layer Id 10 is Metal10 
[10/13 15:28:01     13s] Metal Layer Id 11 is Metal11 
[10/13 15:28:01     13s] Via Layer Id 33 is Cont 
[10/13 15:28:01     13s] Via Layer Id 34 is Via1 
[10/13 15:28:01     13s] Via Layer Id 35 is Via2 
[10/13 15:28:01     13s] Via Layer Id 36 is Via3 
[10/13 15:28:01     13s] Via Layer Id 37 is Via4 
[10/13 15:28:01     13s] Via Layer Id 38 is Via5 
[10/13 15:28:01     13s] Via Layer Id 39 is Via6 
[10/13 15:28:01     13s] Via Layer Id 40 is Via7 
[10/13 15:28:01     13s] Via Layer Id 41 is Via8 
[10/13 15:28:01     13s] Via Layer Id 42 is Via9 
[10/13 15:28:01     13s] Via Layer Id 43 is Via10 
[10/13 15:28:01     13s] Via Layer Id 44 is Bondpad 
[10/13 15:28:01     13s] 
[10/13 15:28:01     13s] Trim Metal Layers:
[10/13 15:28:01     13s]  lef metal Layer Id 1 mapped to tech Id 6 of Layer metal1_conn 
[10/13 15:28:01     13s]  lef via Layer Id 1 mapped to tech Id 7 of Layer via1 
[10/13 15:28:01     13s]  lef metal Layer Id 2 mapped to tech Id 8 of Layer metal2_conn 
[10/13 15:28:01     13s]  lef via Layer Id 2 mapped to tech Id 9 of Layer via2 
[10/13 15:28:01     13s]  lef metal Layer Id 3 mapped to tech Id 10 of Layer metal3_conn 
[10/13 15:28:01     13s]  lef via Layer Id 3 mapped to tech Id 11 of Layer via3 
[10/13 15:28:01     13s]  lef metal Layer Id 4 mapped to tech Id 12 of Layer metal4_conn 
[10/13 15:28:01     13s]  lef via Layer Id 4 mapped to tech Id 13 of Layer via4 
[10/13 15:28:01     13s]  lef metal Layer Id 5 mapped to tech Id 14 of Layer metal5_conn 
[10/13 15:28:01     13s]  lef via Layer Id 5 mapped to tech Id 15 of Layer via5 
[10/13 15:28:01     13s]  lef metal Layer Id 6 mapped to tech Id 16 of Layer metal6_conn 
[10/13 15:28:01     13s]  lef via Layer Id 6 mapped to tech Id 17 of Layer via6 
[10/13 15:28:01     13s]  lef metal Layer Id 7 mapped to tech Id 18 of Layer metal7_conn 
[10/13 15:28:01     13s]  lef via Layer Id 7 mapped to tech Id 19 of Layer via7 
[10/13 15:28:01     13s]  lef metal Layer Id 8 mapped to tech Id 20 of Layer metal8_conn 
[10/13 15:28:01     13s]  lef via Layer Id 8 mapped to tech Id 21 of Layer via8 
[10/13 15:28:01     13s]  lef metal Layer Id 9 mapped to tech Id 22 of Layer metal9_conn 
[10/13 15:28:01     13s]  lef via Layer Id 9 mapped to tech Id 23 of Layer via9 
[10/13 15:28:01     13s]  lef metal Layer Id 10 mapped to tech Id 24 of Layer metal10_conn 
[10/13 15:28:01     13s]  lef via Layer Id 10 mapped to tech Id 25 of Layer via10_nocap 
[10/13 15:28:01     13s]  lef metal Layer Id 11 mapped to tech Id 27 of Layer metal11_conn 
[10/13 15:28:01     13s] Metal Layer Id 1 mapped to 6 
[10/13 15:28:01     13s] Via Layer Id 1 mapped to 7 
[10/13 15:28:01     13s] Metal Layer Id 2 mapped to 8 
[10/13 15:28:01     13s] Via Layer Id 2 mapped to 9 
[10/13 15:28:01     13s] Metal Layer Id 3 mapped to 10 
[10/13 15:28:01     13s] Via Layer Id 3 mapped to 11 
[10/13 15:28:01     13s] Metal Layer Id 4 mapped to 12 
[10/13 15:28:01     13s] Via Layer Id 4 mapped to 13 
[10/13 15:28:01     13s] Metal Layer Id 5 mapped to 14 
[10/13 15:28:01     13s] Via Layer Id 5 mapped to 15 
[10/13 15:28:01     13s] Generating auto layer map file.
[10/13 15:28:01     13s] Metal Layer Id 6 mapped to 16 
[10/13 15:28:01     13s] Via Layer Id 6 mapped to 17 
[10/13 15:28:01     13s] Metal Layer Id 7 mapped to 18 
[10/13 15:28:01     13s] Via Layer Id 7 mapped to 19 
[10/13 15:28:01     13s] Metal Layer Id 8 mapped to 20 
[10/13 15:28:01     13s] Via Layer Id 8 mapped to 21 
[10/13 15:28:01     13s] Metal Layer Id 9 mapped to 22 
[10/13 15:28:01     13s] Via Layer Id 9 mapped to 23 
[10/13 15:28:01     13s] Metal Layer Id 10 mapped to 24 
[10/13 15:28:01     13s] Via Layer Id 10 mapped to 25 
[10/13 15:28:01     13s] Metal Layer Id 11 mapped to 27 
[10/13 15:28:02     15s] /home/tools/design_kits/cadence/GPDK045/gpdk045_v_6_0/qrc//rcbest/qrcTechFile
[10/13 15:28:03     15s] Metal Layer Id 1 is Metal1 
[10/13 15:28:03     15s] Metal Layer Id 2 is Metal2 
[10/13 15:28:03     15s] Metal Layer Id 3 is Metal3 
[10/13 15:28:03     15s] Metal Layer Id 4 is Metal4 
[10/13 15:28:03     15s] Metal Layer Id 5 is Metal5 
[10/13 15:28:03     15s] Metal Layer Id 6 is Metal6 
[10/13 15:28:03     15s] Metal Layer Id 7 is Metal7 
[10/13 15:28:03     15s] Metal Layer Id 8 is Metal8 
[10/13 15:28:03     15s] Metal Layer Id 9 is Metal9 
[10/13 15:28:03     15s] Metal Layer Id 10 is Metal10 
[10/13 15:28:03     15s] Metal Layer Id 11 is Metal11 
[10/13 15:28:03     15s] Via Layer Id 33 is Cont 
[10/13 15:28:03     15s] Via Layer Id 34 is Via1 
[10/13 15:28:03     15s] Via Layer Id 35 is Via2 
[10/13 15:28:03     15s] Via Layer Id 36 is Via3 
[10/13 15:28:03     15s] Via Layer Id 37 is Via4 
[10/13 15:28:03     15s] Via Layer Id 38 is Via5 
[10/13 15:28:03     15s] Via Layer Id 39 is Via6 
[10/13 15:28:03     15s] Via Layer Id 40 is Via7 
[10/13 15:28:03     15s] Via Layer Id 41 is Via8 
[10/13 15:28:03     15s] Via Layer Id 42 is Via9 
[10/13 15:28:03     15s] Via Layer Id 43 is Via10 
[10/13 15:28:03     15s] Via Layer Id 44 is Bondpad 
[10/13 15:28:03     15s] 
[10/13 15:28:03     15s] Trim Metal Layers:
[10/13 15:28:03     15s]  lef metal Layer Id 1 mapped to tech Id 6 of Layer metal1_conn 
[10/13 15:28:03     15s]  lef via Layer Id 1 mapped to tech Id 7 of Layer via1 
[10/13 15:28:03     15s]  lef metal Layer Id 2 mapped to tech Id 8 of Layer metal2_conn 
[10/13 15:28:03     15s]  lef via Layer Id 2 mapped to tech Id 9 of Layer via2 
[10/13 15:28:03     15s]  lef metal Layer Id 3 mapped to tech Id 10 of Layer metal3_conn 
[10/13 15:28:03     15s]  lef via Layer Id 3 mapped to tech Id 11 of Layer via3 
[10/13 15:28:03     15s]  lef metal Layer Id 4 mapped to tech Id 12 of Layer metal4_conn 
[10/13 15:28:03     15s]  lef via Layer Id 4 mapped to tech Id 13 of Layer via4 
[10/13 15:28:03     15s]  lef metal Layer Id 5 mapped to tech Id 14 of Layer metal5_conn 
[10/13 15:28:03     15s]  lef via Layer Id 5 mapped to tech Id 15 of Layer via5 
[10/13 15:28:03     15s]  lef metal Layer Id 6 mapped to tech Id 16 of Layer metal6_conn 
[10/13 15:28:03     15s]  lef via Layer Id 6 mapped to tech Id 17 of Layer via6 
[10/13 15:28:03     15s]  lef metal Layer Id 7 mapped to tech Id 18 of Layer metal7_conn 
[10/13 15:28:03     15s]  lef via Layer Id 7 mapped to tech Id 19 of Layer via7 
[10/13 15:28:03     15s]  lef metal Layer Id 8 mapped to tech Id 20 of Layer metal8_conn 
[10/13 15:28:03     15s]  lef via Layer Id 8 mapped to tech Id 21 of Layer via8 
[10/13 15:28:03     15s]  lef metal Layer Id 9 mapped to tech Id 22 of Layer metal9_conn 
[10/13 15:28:03     15s]  lef via Layer Id 9 mapped to tech Id 23 of Layer via9 
[10/13 15:28:03     15s]  lef metal Layer Id 10 mapped to tech Id 24 of Layer metal10_conn 
[10/13 15:28:03     15s]  lef via Layer Id 10 mapped to tech Id 25 of Layer via10_nocap 
[10/13 15:28:03     15s]  lef metal Layer Id 11 mapped to tech Id 27 of Layer metal11_conn 
[10/13 15:28:03     15s] Metal Layer Id 1 mapped to 6 
[10/13 15:28:03     15s] Via Layer Id 1 mapped to 7 
[10/13 15:28:03     15s] Metal Layer Id 2 mapped to 8 
[10/13 15:28:03     15s] Via Layer Id 2 mapped to 9 
[10/13 15:28:03     15s] Metal Layer Id 3 mapped to 10 
[10/13 15:28:03     15s] Via Layer Id 3 mapped to 11 
[10/13 15:28:03     15s] Metal Layer Id 4 mapped to 12 
[10/13 15:28:03     15s] Via Layer Id 4 mapped to 13 
[10/13 15:28:03     15s] Metal Layer Id 5 mapped to 14 
[10/13 15:28:03     15s] Via Layer Id 5 mapped to 15 
[10/13 15:28:03     15s] Metal Layer Id 6 mapped to 16 
[10/13 15:28:03     15s] Via Layer Id 6 mapped to 17 
[10/13 15:28:03     15s] Metal Layer Id 7 mapped to 18 
[10/13 15:28:03     15s] Via Layer Id 7 mapped to 19 
[10/13 15:28:03     15s] Metal Layer Id 8 mapped to 20 
[10/13 15:28:03     15s] Via Layer Id 8 mapped to 21 
[10/13 15:28:03     15s] Metal Layer Id 9 mapped to 22 
[10/13 15:28:03     15s] Via Layer Id 9 mapped to 23 
[10/13 15:28:03     15s] Metal Layer Id 10 mapped to 24 
[10/13 15:28:03     15s] Via Layer Id 10 mapped to 25 
[10/13 15:28:03     15s] Metal Layer Id 11 mapped to 27 
[10/13 15:28:03     15s] Generating auto layer map file.
[10/13 15:28:04     17s] Completed (cpu: 0:00:04.3 real: 0:00:04.0)
[10/13 15:28:04     17s] Set Shrink Factor to 1.00000
[10/13 15:28:04     17s] Summary of Active RC-Corners : 
[10/13 15:28:04     17s]  
[10/13 15:28:04     17s]  Analysis View: analysis_normal_slow_max
[10/13 15:28:04     17s]     RC-Corner Name        : rc_worst
[10/13 15:28:04     17s]     RC-Corner Index       : 0
[10/13 15:28:04     17s]     RC-Corner Temperature : 125 Celsius
[10/13 15:28:04     17s]     RC-Corner Cap Table   : ''
[10/13 15:28:04     17s]     RC-Corner PreRoute Res Factor         : 1
[10/13 15:28:04     17s]     RC-Corner PreRoute Cap Factor         : 1
[10/13 15:28:04     17s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[10/13 15:28:04     17s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[10/13 15:28:04     17s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[10/13 15:28:04     17s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[10/13 15:28:04     17s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[10/13 15:28:04     17s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[10/13 15:28:04     17s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[10/13 15:28:04     17s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[10/13 15:28:04     17s]     RC-Corner Technology file: '/home/tools/design_kits/cadence/GPDK045/gpdk045_v_6_0/qrc//rcworst/qrcTechFile'
[10/13 15:28:04     17s]  
[10/13 15:28:04     17s]  Analysis View: analysis_normal_fast_min
[10/13 15:28:04     17s]     RC-Corner Name        : rc_best
[10/13 15:28:04     17s]     RC-Corner Index       : 1
[10/13 15:28:04     17s]     RC-Corner Temperature : 0 Celsius
[10/13 15:28:04     17s]     RC-Corner Cap Table   : ''
[10/13 15:28:04     17s]     RC-Corner PreRoute Res Factor         : 1
[10/13 15:28:04     17s]     RC-Corner PreRoute Cap Factor         : 1
[10/13 15:28:04     17s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[10/13 15:28:04     17s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[10/13 15:28:04     17s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[10/13 15:28:04     17s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[10/13 15:28:04     17s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[10/13 15:28:04     17s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[10/13 15:28:04     17s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[10/13 15:28:04     17s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[10/13 15:28:04     17s]     RC-Corner Technology file: '/home/tools/design_kits/cadence/GPDK045/gpdk045_v_6_0/qrc//rcbest/qrcTechFile'
[10/13 15:28:04     17s] Technology file '/home/tools/design_kits/cadence/GPDK045/gpdk045_v_6_0/qrc//rcworst/qrcTechFile' associated with first view 'analysis_normal_slow_max' will be used as the primary corner for the multi-corner extraction.
[10/13 15:28:04     17s] 
[10/13 15:28:04     17s] Trim Metal Layers:
[10/13 15:28:04     17s] LayerId::1 widthSet size::1
[10/13 15:28:04     17s] LayerId::2 widthSet size::1
[10/13 15:28:04     17s] LayerId::3 widthSet size::1
[10/13 15:28:04     17s] LayerId::4 widthSet size::1
[10/13 15:28:04     17s] LayerId::5 widthSet size::1
[10/13 15:28:04     17s] LayerId::6 widthSet size::1
[10/13 15:28:04     17s] LayerId::7 widthSet size::1
[10/13 15:28:04     17s] LayerId::8 widthSet size::1
[10/13 15:28:04     17s] LayerId::9 widthSet size::1
[10/13 15:28:04     17s] LayerId::10 widthSet size::1
[10/13 15:28:04     17s] LayerId::11 widthSet size::1
[10/13 15:28:04     17s] eee: pegSigSF::1.070000
[10/13 15:28:04     17s] Updating RC grid for preRoute extraction ...
[10/13 15:28:04     17s] Initializing multi-corner resistance tables ...
[10/13 15:28:04     17s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/13 15:28:04     17s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/13 15:28:04     17s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/13 15:28:04     17s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/13 15:28:04     17s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/13 15:28:04     17s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/13 15:28:04     17s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/13 15:28:04     17s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/13 15:28:04     17s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/13 15:28:04     17s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/13 15:28:04     17s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/13 15:28:04     17s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[10/13 15:28:04     17s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.772700 newSi=0.000000 wHLS=1.931750 siPrev=0 viaL=0.000000
[10/13 15:28:04     17s] Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
[10/13 15:28:04     17s] *Info: initialize multi-corner CTS.
[10/13 15:28:04     17s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1395.7M, current mem=1199.4M)
[10/13 15:28:04     17s] Reading timing constraints file '/home/ci_inovador/Documentos/inge4-workspace/constraints/basic.sdc' ...
[10/13 15:28:04     17s] Current (total cpu=0:00:17.1, real=0:00:17.0, peak res=1456.2M, current mem=1456.2M)
[10/13 15:28:04     17s] bch_32_bits_v2
[10/13 15:28:04     17s] INFO (CTE): Constraints read successfully.
[10/13 15:28:04     17s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1463.5M, current mem=1463.5M)
[10/13 15:28:04     17s] Current (total cpu=0:00:17.2, real=0:00:17.0, peak res=1463.5M, current mem=1463.5M)
[10/13 15:28:04     17s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/13 15:28:04     17s] 
[10/13 15:28:04     17s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[10/13 15:28:04     17s] Summary for sequential cells identification: 
[10/13 15:28:04     17s]   Identified SBFF number: 104
[10/13 15:28:04     17s]   Identified MBFF number: 0
[10/13 15:28:04     17s]   Identified SB Latch number: 0
[10/13 15:28:04     17s]   Identified MB Latch number: 0
[10/13 15:28:04     17s]   Not identified SBFF number: 16
[10/13 15:28:04     17s]   Not identified MBFF number: 0
[10/13 15:28:04     17s]   Not identified SB Latch number: 0
[10/13 15:28:04     17s]   Not identified MB Latch number: 0
[10/13 15:28:04     17s]   Number of sequential cells which are not FFs: 32
[10/13 15:28:04     17s] Total number of combinational cells: 327
[10/13 15:28:04     17s] Total number of sequential cells: 152
[10/13 15:28:04     17s] Total number of tristate cells: 10
[10/13 15:28:04     17s] Total number of level shifter cells: 0
[10/13 15:28:04     17s] Total number of power gating cells: 0
[10/13 15:28:04     17s] Total number of isolation cells: 0
[10/13 15:28:04     17s] Total number of power switch cells: 0
[10/13 15:28:04     17s] Total number of pulse generator cells: 0
[10/13 15:28:04     17s] Total number of always on buffers: 0
[10/13 15:28:04     17s] Total number of retention cells: 0
[10/13 15:28:04     17s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[10/13 15:28:04     17s] 
[10/13 15:28:04     17s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[10/13 15:28:04     17s] Total number of usable buffers: 16
[10/13 15:28:04     17s] List of unusable buffers:
[10/13 15:28:04     17s] Total number of unusable buffers: 0
[10/13 15:28:04     17s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[10/13 15:28:04     17s] Total number of usable inverters: 19
[10/13 15:28:04     17s] List of unusable inverters:
[10/13 15:28:04     17s] Total number of unusable inverters: 0
[10/13 15:28:04     17s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[10/13 15:28:04     17s] Total number of identified usable delay cells: 8
[10/13 15:28:04     17s] List of identified unusable delay cells:
[10/13 15:28:04     17s] Total number of identified unusable delay cells: 0
[10/13 15:28:04     17s] 
[10/13 15:28:04     17s] TimeStamp Deleting Cell Server Begin ...
[10/13 15:28:04     17s] 
[10/13 15:28:04     17s] TimeStamp Deleting Cell Server End ...
[10/13 15:28:04     17s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1492.7M, current mem=1492.7M)
[10/13 15:28:04     17s] 
[10/13 15:28:04     17s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/13 15:28:04     17s] Summary for sequential cells identification: 
[10/13 15:28:04     17s]   Identified SBFF number: 104
[10/13 15:28:04     17s]   Identified MBFF number: 0
[10/13 15:28:04     17s]   Identified SB Latch number: 0
[10/13 15:28:04     17s]   Identified MB Latch number: 0
[10/13 15:28:04     17s]   Not identified SBFF number: 16
[10/13 15:28:04     17s]   Not identified MBFF number: 0
[10/13 15:28:04     17s]   Not identified SB Latch number: 0
[10/13 15:28:04     17s]   Not identified MB Latch number: 0
[10/13 15:28:04     17s]   Number of sequential cells which are not FFs: 32
[10/13 15:28:04     17s]  Visiting view : analysis_normal_slow_max
[10/13 15:28:04     17s]    : PowerDomain = none : Weighted F : unweighted  = 41.00 (1.000) with rcCorner = 0
[10/13 15:28:04     17s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[10/13 15:28:04     17s]  Visiting view : analysis_normal_fast_min
[10/13 15:28:04     17s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = 1
[10/13 15:28:04     17s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[10/13 15:28:04     17s] TLC MultiMap info (StdDelay):
[10/13 15:28:04     17s]   : fast_min + fast + 1 + no RcCorner := 5.3ps
[10/13 15:28:04     17s]   : fast_min + fast + 1 + rc_best := 12ps
[10/13 15:28:04     17s]   : slow_max + slow + 1 + no RcCorner := 20.1ps
[10/13 15:28:04     17s]   : slow_max + slow + 1 + rc_worst := 41ps
[10/13 15:28:04     17s]  Setting StdDelay to: 41ps
[10/13 15:28:04     17s] 
[10/13 15:28:04     17s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/13 15:28:04     17s] 
[10/13 15:28:04     17s] TimeStamp Deleting Cell Server Begin ...
[10/13 15:28:04     17s] 
[10/13 15:28:04     17s] TimeStamp Deleting Cell Server End ...
[10/13 15:28:04     17s] @file 53: #------------------------------------ [06]
[10/13 15:28:04     17s] @file 54: switch {bch_32_bits_v2} {
[10/13 15:28:04     17s] @@file 58: connect_global_net VDD -type pg_pin -pin_base_name VDD -inst_base_name *
[10/13 15:28:04     17s] @@file 59: connect_global_net VSS -type pg_pin -pin_base_name VSS -inst_base_name *
[10/13 15:28:04     17s] @file 60: }
[10/13 15:28:04     17s] @file 62: #------------------------------------ [07]
[10/13 15:28:04     17s] @@file 63: set_db design_process_node 45
[10/13 15:28:04     17s] ##  Process: 45            (User Set)               
[10/13 15:28:04     17s] ##     Node: (not set)                           
[10/13 15:28:04     17s] 
[10/13 15:28:04     17s] ##  Check design process and node:  
[10/13 15:28:04     17s] ##  Design tech node is not set.
[10/13 15:28:04     17s] 
[10/13 15:28:04     17s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[10/13 15:28:04     17s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[10/13 15:28:04     17s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[10/13 15:28:04     17s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
[10/13 15:28:04     17s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'medium'.
[10/13 15:28:04     17s] @file 64: #------------------------------------ [08]
[10/13 15:28:04     17s] @file 65: switch {bch_32_bits_v2} {
[10/13 15:28:04     17s] @file 76: # 																		rat den l b r t
[10/13 15:28:04     17s] @@file 77: create_floorplan -core_density_size 1 0.9 3 3 3 3
[10/13 15:28:04     17s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :3.04
[10/13 15:28:04     17s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :3.04
[10/13 15:28:04     17s] Adjusting core size to PlacementGrid : width :60.8 height : 58.14
[10/13 15:28:04     17s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[10/13 15:28:04     17s] Type 'man IMPFP-3961' for more detail.
[10/13 15:28:04     17s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[10/13 15:28:04     17s] Type 'man IMPFP-3961' for more detail.
[10/13 15:28:04     17s] Start create_tracks
[10/13 15:28:04     17s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[10/13 15:28:04     17s] @file 78: }
[10/13 15:28:04     17s] @file 80:
[10/13 15:28:04     17s] @file 81: #------------------------------------ [09]
[10/13 15:28:04     17s] @@file 82: set_db add_rings_skip_shared_inner_ring none
[10/13 15:28:04     17s] @@file 83: set_db add_rings_avoid_short 1
[10/13 15:28:04     17s] add_rings command will avoid shorts while creating rings.
[10/13 15:28:04     17s] @@file 84: set_db add_rings_ignore_rows 0
[10/13 15:28:04     17s] add_rings command will consider rows while creating rings.
[10/13 15:28:04     17s] @@file 85: set_db add_rings_extend_over_row 0
[10/13 15:28:04     17s] add_rings command will disallow rings to go over rows.
[10/13 15:28:04     17s] @file 86:
[10/13 15:28:04     17s] @file 87: switch {bch_32_bits_v2} {
[10/13 15:28:04     17s] @file 91: # add_rings -type core_rings -jog_distance 0.6 -threshold 0.6 -nets "VDD VSS" -follow core -layer {bottom Metal4 top Metal4 right Metal3 left Metal3} -width 0.7 -spacing 0.4 -offset .6
[10/13 15:28:04     17s] @@file 92: add_rings -type core_rings -jog_distance 0.6 -threshold 0.6 -nets "VDD VSS" -follow core -layer {bottom Metal11 top Metal11 right Metal10 left Metal10} -width 0.7 -spacing 0.4 -offset 0.6
[10/13 15:28:04     17s] #% Begin add_rings (date=10/13 15:28:04, mem=1497.0M)
[10/13 15:28:04     17s] 
[10/13 15:28:04     17s] 
[10/13 15:28:04     17s] viaInitial starts at Mon Oct 13 15:28:04 2025
[10/13 15:28:04     17s] viaInitial ends at Mon Oct 13 15:28:04 2025
[10/13 15:28:04     17s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1697.4M)
[10/13 15:28:04     17s] Ring generation is complete.
[10/13 15:28:04     17s] vias are now being generated.
[10/13 15:28:04     17s] add_rings created 8 wires.
[10/13 15:28:04     17s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[10/13 15:28:04     17s] +--------+----------------+----------------+
[10/13 15:28:04     17s] |  Layer |     Created    |     Deleted    |
[10/13 15:28:04     17s] +--------+----------------+----------------+
[10/13 15:28:04     17s] | Metal10|        4       |       NA       |
[10/13 15:28:04     17s] |  Via10 |        8       |        0       |
[10/13 15:28:04     17s] | Metal11|        4       |       NA       |
[10/13 15:28:04     17s] +--------+----------------+----------------+
[10/13 15:28:04     17s] #% End add_rings (date=10/13 15:28:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1500.4M, current mem=1500.4M)
[10/13 15:28:04     17s] @file 93: }
[10/13 15:28:04     17s] @file 95:
[10/13 15:28:04     17s] @file 96: # suspend
[10/13 15:28:04     17s] @file 97: #------------------------------------ [10]
[10/13 15:28:04     17s] @file 98: switch {bch_32_bits_v2} {
[10/13 15:28:04     17s] @file 108: # add_stripes -block_ring_top_layer_limit Metal4 -max_same_layer_jog_length 0.44 -set_to_set_distance 7 -pad_core_ring_top_layer_limit Metal4 -spacing 0.4 -layer Metal3 -width 0.28 -start_offset 1 -nets "VDD VSS"
[10/13 15:28:04     17s] @@file 109: add_stripes -block_ring_top_layer_limit Metal11 -max_same_layer_jog_length 0.44 -set_to_set_distance 7 -pad_core_ring_top_layer_limit Metal11 -spacing 0.4 -layer Metal10 -width 0.22 -start_offset 1 -nets "VDD VSS"
[10/13 15:28:04     17s] #% Begin add_stripes (date=10/13 15:28:04, mem=1500.4M)
[10/13 15:28:04     17s] 
[10/13 15:28:04     17s] Initialize fgc environment(mem: 1698.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1698.4M)
[10/13 15:28:04     17s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1698.4M)
[10/13 15:28:04     17s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1698.4M)
[10/13 15:28:04     17s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1698.4M)
[10/13 15:28:04     17s] Starting stripe generation ...
[10/13 15:28:04     17s] Non-Default Mode Option Settings :
[10/13 15:28:04     17s]   NONE
[10/13 15:28:04     17s] Stripe generation is complete.
[10/13 15:28:04     17s] vias are now being generated.
[10/13 15:28:04     17s] add_stripes created 18 wires.
[10/13 15:28:04     17s] ViaGen created 36 vias, deleted 0 via to avoid violation.
[10/13 15:28:04     17s] +--------+----------------+----------------+
[10/13 15:28:04     17s] |  Layer |     Created    |     Deleted    |
[10/13 15:28:04     17s] +--------+----------------+----------------+
[10/13 15:28:04     17s] | Metal10|       18       |       NA       |
[10/13 15:28:04     17s] |  Via10 |       36       |        0       |
[10/13 15:28:04     17s] +--------+----------------+----------------+
[10/13 15:28:04     17s] #% End add_stripes (date=10/13 15:28:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1501.4M, current mem=1501.4M)
[10/13 15:28:04     17s] @file 110: }
[10/13 15:28:04     17s] @file 112:
[10/13 15:28:04     17s] @file 113: #------------------------------------ [11]
[10/13 15:28:04     17s] @file 114: switch {bch_32_bits_v2} {
[10/13 15:28:04     17s] @file 118: # route_special -layer_change_range {Metal1(1) Metal4(4)} -block_pin_target nearest_target -allow_jogging 1 -crossover_via_layer_range {Metal1(1) Metal4(4)} -nets "VDD VSS" -allow_layer_change 1 -target_via_layer_range {Metal1(1) Metal4(4)}
[10/13 15:28:04     17s] @@file 119: route_special -layer_change_range {Metal1(1) Metal11(11)} -block_pin_target nearest_target -allow_jogging 1 -crossover_via_layer_range {Metal2(2) Metal5(5)} -nets "VDD VSS" -allow_layer_change 1 -target_via_layer_range {Metal1(2) Metal11(11)}
[10/13 15:28:04     17s] #% Begin route_special (date=10/13 15:28:04, mem=1501.4M)
[10/13 15:28:04     17s] **WARN: (IMPSR-4058):	Route_special option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[10/13 15:28:04     17s] *** Begin SPECIAL ROUTE on Mon Oct 13 15:28:04 2025 ***
[10/13 15:28:04     17s] SPECIAL ROUTE ran on directory: /home/ci_inovador/Documentos/inge4-workspace/work
[10/13 15:28:04     17s] SPECIAL ROUTE ran on machine: eltonsilva (Linux 4.18.0-553.36.1.el8_10.x86_64 x86_64 2.50Ghz)
[10/13 15:28:04     17s] 
[10/13 15:28:04     17s] Begin option processing ...
[10/13 15:28:04     17s] srouteConnectPowerBump set to false
[10/13 15:28:04     17s] routeSelectNet set to "VDD VSS"
[10/13 15:28:04     17s] routeSpecial set to true
[10/13 15:28:04     17s] srouteBottomLayerLimit set to 1
[10/13 15:28:04     17s] srouteBottomTargetLayerLimit set to 1
[10/13 15:28:04     17s] srouteConnectConverterPin set to false
[10/13 15:28:04     17s] srouteCrossoverViaBottomLayer set to 2
[10/13 15:28:04     17s] srouteCrossoverViaTopLayer set to 5
[10/13 15:28:04     17s] srouteFollowCorePinEnd set to 3
[10/13 15:28:04     17s] srouteJogControl set to "preferWithChanges differentLayer"
[10/13 15:28:04     17s] sroutePadPinAllPorts set to true
[10/13 15:28:04     17s] sroutePreserveExistingRoutes set to true
[10/13 15:28:04     17s] srouteRoutePowerBarPortOnBothDir set to true
[10/13 15:28:04     17s] srouteStopBlockPin set to "nearestTarget"
[10/13 15:28:04     17s] srouteTopLayerLimit set to 11
[10/13 15:28:04     17s] srouteTopTargetLayerLimit set to 11
[10/13 15:28:04     17s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3217.00 megs.
[10/13 15:28:04     17s] 
[10/13 15:28:04     17s] Reading DB technology information...
[10/13 15:28:05     17s] Finished reading DB technology information.
[10/13 15:28:05     17s] Reading floorplan and netlist information...
[10/13 15:28:05     17s] Finished reading floorplan and netlist information.
[10/13 15:28:05     17s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[10/13 15:28:05     17s] Read in 24 layers, 11 routing layers, 1 overlap layer
[10/13 15:28:05     17s] Read in 2 nondefault rules, 0 used
[10/13 15:28:05     17s] Read in 583 macros, 48 used
[10/13 15:28:05     17s] Read in 48 components
[10/13 15:28:05     17s]   48 core components: 48 unplaced, 0 placed, 0 fixed
[10/13 15:28:05     17s] Read in 105 logical pins
[10/13 15:28:05     17s] Read in 105 nets
[10/13 15:28:05     17s] Read in 2 special nets, 2 routed
[10/13 15:28:05     17s] Read in 96 terminals
[10/13 15:28:05     17s] 2 nets selected.
[10/13 15:28:05     17s] 
[10/13 15:28:05     17s] Begin power routing ...
[10/13 15:28:05     17s] #create default rule from bind_ndr_rule rule=0x7f9d6fdd67f0 0x7f9d54cca568
[10/13 15:28:05     17s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[10/13 15:28:05     17s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[10/13 15:28:05     17s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[10/13 15:28:05     17s] Type 'man IMPSR-1256' for more detail.
[10/13 15:28:05     17s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[10/13 15:28:05     17s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[10/13 15:28:05     17s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[10/13 15:28:05     17s] Type 'man IMPSR-1256' for more detail.
[10/13 15:28:05     17s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[10/13 15:28:05     17s] CPU time for VDD FollowPin 0 seconds
[10/13 15:28:05     17s] CPU time for VSS FollowPin 0 seconds
[10/13 15:28:05     17s]   Number of IO ports routed: 0
[10/13 15:28:05     17s]   Number of Block ports routed: 0
[10/13 15:28:05     17s]   Number of Stripe ports routed: 0
[10/13 15:28:05     17s]   Number of Core ports routed: 70
[10/13 15:28:05     17s]   Number of Pad ports routed: 0
[10/13 15:28:05     17s]   Number of Power Bump ports routed: 0
[10/13 15:28:05     17s]   Number of Followpin connections: 35
[10/13 15:28:05     17s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3220.00 megs.
[10/13 15:28:05     17s] 
[10/13 15:28:05     17s] 
[10/13 15:28:05     17s] 
[10/13 15:28:05     17s]  Begin updating DB with routing results ...
[10/13 15:28:05     17s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[10/13 15:28:05     17s] Pin and blockage extraction finished
[10/13 15:28:05     17s] 
[10/13 15:28:05     17s] route_special created 105 wires.
[10/13 15:28:05     17s] ViaGen created 630 vias, deleted 0 via to avoid violation.
[10/13 15:28:05     17s] +--------+----------------+----------------+
[10/13 15:28:05     17s] |  Layer |     Created    |     Deleted    |
[10/13 15:28:05     17s] +--------+----------------+----------------+
[10/13 15:28:05     17s] | Metal1 |       105      |       NA       |
[10/13 15:28:05     17s] |  Via1  |       70       |        0       |
[10/13 15:28:05     17s] |  Via2  |       70       |        0       |
[10/13 15:28:05     17s] |  Via3  |       70       |        0       |
[10/13 15:28:05     17s] |  Via4  |       70       |        0       |
[10/13 15:28:05     17s] |  Via5  |       70       |        0       |
[10/13 15:28:05     17s] |  Via6  |       70       |        0       |
[10/13 15:28:05     17s] |  Via7  |       70       |        0       |
[10/13 15:28:05     17s] |  Via8  |       70       |        0       |
[10/13 15:28:05     17s] |  Via9  |       70       |        0       |
[10/13 15:28:05     17s] +--------+----------------+----------------+
[10/13 15:28:05     17s] #% End route_special (date=10/13 15:28:05, total cpu=0:00:00.2, real=0:00:01.0, peak res=1530.1M, current mem=1520.0M)
[10/13 15:28:05     17s] @file 120: }
[10/13 15:28:05     17s] @file 122:
[10/13 15:28:05     17s] @file 123: # gui_fit
[10/13 15:28:05     17s] @file 124: # suspend
[10/13 15:28:05     17s] @file 125: #------------------------------------ [12]
[10/13 15:28:05     17s] @file 126: if {[file exists $scr/pins/${design}_pin.tcl]} {...
[10/13 15:28:05     17s] @file 128: } else {
[10/13 15:28:05     17s] @@file 129: set_db place_global_place_io_pins 1
[10/13 15:28:05     17s] @file 130: }
[10/13 15:28:05     17s] @file 131:
[10/13 15:28:05     17s] @file 132: # gui_fit
[10/13 15:28:05     17s] @file 133: # suspend
[10/13 15:28:05     17s] @file 134:
[10/13 15:28:05     17s] @file 135: #------------------------------------ [14]
[10/13 15:28:05     17s] @@file 136: place_design
[10/13 15:28:05     17s] *** placeDesign #1 [begin] : totSession cpu/real = 0:00:17.5/0:00:17.2 (1.0), mem = 1701.7M
[10/13 15:28:05     17s] #Start colorize_geometry on Mon Oct 13 15:28:05 2025
[10/13 15:28:05     17s] #
[10/13 15:28:05     17s] ### Time Record (colorize_geometry) is installed.
[10/13 15:28:05     17s] ### Time Record (Pre Callback) is installed.
[10/13 15:28:05     17s] ### Time Record (Pre Callback) is uninstalled.
[10/13 15:28:05     17s] ### Time Record (DB Import) is installed.
[10/13 15:28:05     17s] ### info: trigger incremental cell import ( 583 new cells ).
[10/13 15:28:05     17s] ### info: trigger incremental reloading library data ( #cell = 583 ).
[10/13 15:28:05     17s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1874353555 placement=984943660 pin_access=1 inst_pattern=1
[10/13 15:28:05     17s] ### Time Record (DB Import) is uninstalled.
[10/13 15:28:05     17s] ### Time Record (DB Export) is installed.
[10/13 15:28:05     17s] Extracting standard cell pins and blockage ...... 
[10/13 15:28:05     17s] Pin and blockage extraction finished
[10/13 15:28:05     17s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1874353555 placement=984943660 pin_access=1 inst_pattern=1
[10/13 15:28:05     17s] ### Time Record (DB Export) is uninstalled.
[10/13 15:28:05     17s] ### Time Record (Post Callback) is installed.
[10/13 15:28:05     17s] ### Time Record (Post Callback) is uninstalled.
[10/13 15:28:05     17s] #
[10/13 15:28:05     17s] #colorize_geometry statistics:
[10/13 15:28:05     17s] #Cpu time = 00:00:00
[10/13 15:28:05     17s] #Elapsed time = 00:00:00
[10/13 15:28:05     17s] #Increased memory = 22.07 (MB)
[10/13 15:28:05     17s] #Total memory = 1542.96 (MB)
[10/13 15:28:05     17s] #Peak memory = 1547.53 (MB)
[10/13 15:28:05     17s] #Number of warnings = 0
[10/13 15:28:05     17s] #Total number of warnings = 0
[10/13 15:28:05     17s] #Number of fails = 0
[10/13 15:28:05     17s] #Total number of fails = 0
[10/13 15:28:05     17s] #Complete colorize_geometry on Mon Oct 13 15:28:05 2025
[10/13 15:28:05     17s] #
[10/13 15:28:05     17s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[10/13 15:28:05     17s] ### Time Record (colorize_geometry) is uninstalled.
[10/13 15:28:05     17s] ### 
[10/13 15:28:05     17s] ###   Scalability Statistics
[10/13 15:28:05     17s] ### 
[10/13 15:28:05     17s] ### ------------------------+----------------+----------------+----------------+
[10/13 15:28:05     17s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[10/13 15:28:05     17s] ### ------------------------+----------------+----------------+----------------+
[10/13 15:28:05     17s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[10/13 15:28:05     17s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[10/13 15:28:05     17s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[10/13 15:28:05     17s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[10/13 15:28:05     17s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[10/13 15:28:05     17s] ### ------------------------+----------------+----------------+----------------+
[10/13 15:28:05     17s] ### 
[10/13 15:28:05     17s] *** Starting place_design default flow ***
[10/13 15:28:05     17s] ### Creating LA Mngr. totSessionCpu=0:00:17.7 mem=1726.7M
[10/13 15:28:05     17s] ### Creating LA Mngr, finished. totSessionCpu=0:00:17.7 mem=1726.7M
[10/13 15:28:05     17s] *** Start delete_buffer_trees ***
[10/13 15:28:05     17s] Info: Detect buffers to remove automatically.
[10/13 15:28:05     17s] Analyzing netlist ...
[10/13 15:28:05     17s] Updating netlist
[10/13 15:28:05     17s] 
[10/13 15:28:05     17s] *summary: 0 instances (buffers/inverters) removed
[10/13 15:28:05     17s] *** Finish delete_buffer_trees (0:00:00.1) ***
[10/13 15:28:05     17s] **INFO: Enable pre-place timing setting for timing analysis
[10/13 15:28:05     17s] Set Using Default Delay Limit as 101.
[10/13 15:28:05     17s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[10/13 15:28:05     17s] Set Default Net Delay as 0 ps.
[10/13 15:28:05     17s] Set Default Net Load as 0 pF. 
[10/13 15:28:05     17s] Set Default Input Pin Transition as 1 ps.
[10/13 15:28:05     17s] **INFO: Analyzing IO path groups for slack adjustment
[10/13 15:28:05     17s] **INFO: Disable pre-place timing setting for timing analysis
[10/13 15:28:05     17s] Set Using Default Delay Limit as 1000.
[10/13 15:28:05     17s] Set Default Net Delay as 1000 ps.
[10/13 15:28:05     17s] Set Default Input Pin Transition as 0.1 ps.
[10/13 15:28:05     17s] Set Default Net Load as 0.5 pF. 
[10/13 15:28:05     17s] **INFO: Pre-place timing setting for timing analysis already disabled
[10/13 15:28:05     17s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1784.8M, EPOCH TIME: 1760380085.507366
[10/13 15:28:05     17s] Deleted 0 physical inst  (cell - / prefix -).
[10/13 15:28:05     17s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1784.8M, EPOCH TIME: 1760380085.507462
[10/13 15:28:05     17s] INFO: #ExclusiveGroups=0
[10/13 15:28:05     17s] INFO: There are no Exclusive Groups.
[10/13 15:28:05     17s] *** Starting "NanoPlace(TM) placement v#6 (mem=1784.8M)" ...
[10/13 15:28:05     17s] Wait...
[10/13 15:28:05     18s] *** Build Buffered Sizing Timing Model
[10/13 15:28:05     18s] (cpu=0:00:00.5 mem=1794.8M) ***
[10/13 15:28:06     18s] *** Build Virtual Sizing Timing Model
[10/13 15:28:06     18s] (cpu=0:00:00.5 mem=1801.8M) ***
[10/13 15:28:06     18s] No user-set net weight.
[10/13 15:28:06     18s] no activity file in design. spp won't run.
[10/13 15:28:06     18s] Net fanout histogram:
[10/13 15:28:06     18s] 2		: 987 (49.4%) nets
[10/13 15:28:06     18s] 3		: 315 (15.8%) nets
[10/13 15:28:06     18s] 4     -	14	: 672 (33.6%) nets
[10/13 15:28:06     18s] 15    -	39	: 24 (1.2%) nets
[10/13 15:28:06     18s] 40    -	79	: 0 (0.0%) nets
[10/13 15:28:06     18s] 80    -	159	: 0 (0.0%) nets
[10/13 15:28:06     18s] 160   -	319	: 0 (0.0%) nets
[10/13 15:28:06     18s] 320   -	639	: 0 (0.0%) nets
[10/13 15:28:06     18s] 640   -	1279	: 0 (0.0%) nets
[10/13 15:28:06     18s] 1280  -	2559	: 0 (0.0%) nets
[10/13 15:28:06     18s] 2560  -	5119	: 0 (0.0%) nets
[10/13 15:28:06     18s] 5120+		: 0 (0.0%) nets
[10/13 15:28:06     18s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[10/13 15:28:06     18s] Scan chains were not defined.
[10/13 15:28:06     18s] Processing tracks to init pin-track alignment.
[10/13 15:28:06     18s] z: 2, totalTracks: 1
[10/13 15:28:06     18s] z: 4, totalTracks: 1
[10/13 15:28:06     18s] z: 6, totalTracks: 1
[10/13 15:28:06     18s] z: 8, totalTracks: 1
[10/13 15:28:06     18s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/13 15:28:06     18s] All LLGs are deleted
[10/13 15:28:06     18s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:06     18s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:06     18s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1808.8M, EPOCH TIME: 1760380086.096831
[10/13 15:28:06     18s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1808.8M, EPOCH TIME: 1760380086.097060
[10/13 15:28:06     18s] # Building bch_32_bits_v2 llgBox search-tree.
[10/13 15:28:06     18s] #std cell=1916 (0 fixed + 1916 movable) #buf cell=0 #inv cell=303 #block=0 (0 floating + 0 preplaced)
[10/13 15:28:06     18s] #ioInst=0 #net=1998 #term=7115 #term/net=3.56, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=105
[10/13 15:28:06     18s] stdCell: 1916 single + 0 double + 0 multi
[10/13 15:28:06     18s] Total standard cell length = 1.8572 (mm), area = 0.0032 (mm^2)
[10/13 15:28:06     18s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1808.8M, EPOCH TIME: 1760380086.097476
[10/13 15:28:06     18s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:06     18s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:06     18s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1808.8M, EPOCH TIME: 1760380086.098140
[10/13 15:28:06     18s] Max number of tech site patterns supported in site array is 256.
[10/13 15:28:06     18s] Core basic site is CoreSite
[10/13 15:28:06     18s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1808.8M, EPOCH TIME: 1760380086.109870
[10/13 15:28:06     18s] After signature check, allow fast init is false, keep pre-filter is false.
[10/13 15:28:06     18s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[10/13 15:28:06     18s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1808.8M, EPOCH TIME: 1760380086.110000
[10/13 15:28:06     18s] Use non-trimmed site array because memory saving is not enough.
[10/13 15:28:06     18s] SiteArray: non-trimmed site array dimensions = 34 x 304
[10/13 15:28:06     18s] SiteArray: use 90,112 bytes
[10/13 15:28:06     18s] SiteArray: current memory after site array memory allocation 1808.9M
[10/13 15:28:06     18s] SiteArray: FP blocked sites are writable
[10/13 15:28:06     18s] Estimated cell power/ground rail width = 0.160 um
[10/13 15:28:06     18s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/13 15:28:06     18s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1809.9M, EPOCH TIME: 1760380086.113105
[10/13 15:28:06     18s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1809.9M, EPOCH TIME: 1760380086.113150
[10/13 15:28:06     18s] SiteArray: number of non floorplan blocked sites for llg default is 10336
[10/13 15:28:06     18s] Atter site array init, number of instance map data is 0.
[10/13 15:28:06     18s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.016, MEM:1809.9M, EPOCH TIME: 1760380086.113677
[10/13 15:28:06     18s] 
[10/13 15:28:06     18s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[10/13 15:28:06     18s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.016, MEM:1809.9M, EPOCH TIME: 1760380086.113850
[10/13 15:28:06     18s] 
[10/13 15:28:06     18s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[10/13 15:28:06     18s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1809.9M, EPOCH TIME: 1760380086.114109
[10/13 15:28:06     18s] Average module density = 0.898.
[10/13 15:28:06     18s] Density for the design = 0.898.
[10/13 15:28:06     18s]        = stdcell_area 9286 sites (3176 um^2) / alloc_area 10336 sites (3535 um^2).
[10/13 15:28:06     18s] Pin Density = 0.6884.
[10/13 15:28:06     18s]             = total # of pins 7115 / total area 10336.
[10/13 15:28:06     18s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1809.9M, EPOCH TIME: 1760380086.114200
[10/13 15:28:06     18s] OPERPROF: Starting pre-place ADS at level 1, MEM:1809.9M, EPOCH TIME: 1760380086.114240
[10/13 15:28:06     18s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1809.9M, EPOCH TIME: 1760380086.114455
[10/13 15:28:06     18s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1809.9M, EPOCH TIME: 1760380086.114468
[10/13 15:28:06     18s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1809.9M, EPOCH TIME: 1760380086.114484
[10/13 15:28:06     18s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1809.9M, EPOCH TIME: 1760380086.114495
[10/13 15:28:06     18s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1809.9M, EPOCH TIME: 1760380086.114504
[10/13 15:28:06     18s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1809.9M, EPOCH TIME: 1760380086.114550
[10/13 15:28:06     18s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1809.9M, EPOCH TIME: 1760380086.114560
[10/13 15:28:06     18s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1809.9M, EPOCH TIME: 1760380086.114578
[10/13 15:28:06     18s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1809.9M, EPOCH TIME: 1760380086.114588
[10/13 15:28:06     18s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1809.9M, EPOCH TIME: 1760380086.114600
[10/13 15:28:06     18s] ADSU 0.898 -> 0.939. site 10336.000 -> 9886.400. GS 13.680
[10/13 15:28:06     18s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.001, REAL:0.001, MEM:1809.9M, EPOCH TIME: 1760380086.115125
[10/13 15:28:06     18s] OPERPROF: Starting spMPad at level 1, MEM:1809.9M, EPOCH TIME: 1760380086.115238
[10/13 15:28:06     18s] OPERPROF:   Starting spContextMPad at level 2, MEM:1809.9M, EPOCH TIME: 1760380086.115285
[10/13 15:28:06     18s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1809.9M, EPOCH TIME: 1760380086.115296
[10/13 15:28:06     18s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1809.9M, EPOCH TIME: 1760380086.115306
[10/13 15:28:06     18s] Initial padding reaches pin density 1.000 for top
[10/13 15:28:06     18s] InitPadU 0.939 -> 0.950 for top
[10/13 15:28:06     18s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1809.9M, EPOCH TIME: 1760380086.116202
[10/13 15:28:06     18s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1809.9M, EPOCH TIME: 1760380086.116265
[10/13 15:28:06     18s] === lastAutoLevel = 6 
[10/13 15:28:06     18s] OPERPROF: Starting spInitNetWt at level 1, MEM:1809.9M, EPOCH TIME: 1760380086.116481
[10/13 15:28:06     18s] no activity file in design. spp won't run.
[10/13 15:28:06     18s] [spp] 0
[10/13 15:28:06     18s] [adp] 0:1:1:3
[10/13 15:28:06     18s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.120, REAL:0.120, MEM:1836.0M, EPOCH TIME: 1760380086.236854
[10/13 15:28:06     18s] no activity file in design. spp won't run.
[10/13 15:28:06     18s] no activity file in design. spp won't run.
[10/13 15:28:06     18s] Clock gating cells determined by native netlist tracing.
[10/13 15:28:06     18s] OPERPROF: Starting npMain at level 1, MEM:1838.0M, EPOCH TIME: 1760380086.274862
[10/13 15:28:07     18s] OPERPROF:   Starting npPlace at level 2, MEM:1838.0M, EPOCH TIME: 1760380087.277499
[10/13 15:28:07     18s] Iteration  1: Total net bbox = 1.108e-11 (1.46e-13 1.09e-11)
[10/13 15:28:07     18s]               Est.  stn bbox = 1.216e-11 (1.98e-13 1.20e-11)
[10/13 15:28:07     18s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1839.0M
[10/13 15:28:07     18s] Iteration  2: Total net bbox = 1.108e-11 (1.46e-13 1.09e-11)
[10/13 15:28:07     18s]               Est.  stn bbox = 1.216e-11 (1.98e-13 1.20e-11)
[10/13 15:28:07     18s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1839.0M
[10/13 15:28:07     18s] exp_mt_sequential is set from setPlaceMode option to 1
[10/13 15:28:07     18s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[10/13 15:28:07     18s] place_exp_mt_interval set to default 32
[10/13 15:28:07     18s] place_exp_mt_interval_bias (first half) set to default 0.750000
[10/13 15:28:07     18s] Iteration  3: Total net bbox = 1.669e+01 (7.40e+00 9.29e+00)
[10/13 15:28:07     18s]               Est.  stn bbox = 1.913e+01 (8.47e+00 1.07e+01)
[10/13 15:28:07     18s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1843.2M
[10/13 15:28:07     18s] Total number of setup views is 1.
[10/13 15:28:07     18s] Total number of active setup views is 1.
[10/13 15:28:07     18s] Active setup views:
[10/13 15:28:07     18s]     analysis_normal_slow_max
[10/13 15:28:07     18s] Iteration  4: Total net bbox = 2.078e+03 (1.57e+03 5.11e+02)
[10/13 15:28:07     18s]               Est.  stn bbox = 2.395e+03 (1.82e+03 5.78e+02)
[10/13 15:28:07     18s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1843.2M
[10/13 15:28:07     18s] Iteration  5: Total net bbox = 5.750e+03 (2.73e+03 3.01e+03)
[10/13 15:28:07     18s]               Est.  stn bbox = 6.744e+03 (3.18e+03 3.57e+03)
[10/13 15:28:07     18s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1843.2M
[10/13 15:28:07     18s] OPERPROF:   Finished npPlace at level 2, CPU:0.391, REAL:0.393, MEM:1843.2M, EPOCH TIME: 1760380087.670777
[10/13 15:28:07     18s] OPERPROF: Finished npMain at level 1, CPU:0.395, REAL:1.397, MEM:1843.2M, EPOCH TIME: 1760380087.671739
[10/13 15:28:07     18s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1843.2M, EPOCH TIME: 1760380087.671999
[10/13 15:28:07     18s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/13 15:28:07     18s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1843.2M, EPOCH TIME: 1760380087.672148
[10/13 15:28:07     18s] OPERPROF: Starting npMain at level 1, MEM:1843.2M, EPOCH TIME: 1760380087.672237
[10/13 15:28:07     18s] OPERPROF:   Starting npPlace at level 2, MEM:1843.2M, EPOCH TIME: 1760380087.675514
[10/13 15:28:08     19s] Iteration  6: Total net bbox = 1.047e+04 (5.71e+03 4.77e+03)
[10/13 15:28:08     19s]               Est.  stn bbox = 1.203e+04 (6.54e+03 5.49e+03)
[10/13 15:28:08     19s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1846.0M
[10/13 15:28:08     19s] OPERPROF:   Finished npPlace at level 2, CPU:0.341, REAL:0.342, MEM:1846.0M, EPOCH TIME: 1760380088.017904
[10/13 15:28:08     19s] OPERPROF: Finished npMain at level 1, CPU:0.346, REAL:0.347, MEM:1846.0M, EPOCH TIME: 1760380088.019460
[10/13 15:28:08     19s] Legalizing MH Cells... 0 / 0 (level 4)
[10/13 15:28:08     19s] No instances found in the vector
[10/13 15:28:08     19s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1846.0M, DRC: 0)
[10/13 15:28:08     19s] 0 (out of 0) MH cells were successfully legalized.
[10/13 15:28:08     19s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1846.0M, EPOCH TIME: 1760380088.019649
[10/13 15:28:08     19s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/13 15:28:08     19s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1846.0M, EPOCH TIME: 1760380088.019736
[10/13 15:28:08     19s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1846.0M, EPOCH TIME: 1760380088.019761
[10/13 15:28:08     19s] Starting Early Global Route rough congestion estimation: mem = 1846.0M
[10/13 15:28:08     19s] 
[10/13 15:28:08     19s] (I)      ==================== Layers =====================
[10/13 15:28:08     19s] (I)      +-----+----+---------+---------+--------+-------+
[10/13 15:28:08     19s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[10/13 15:28:08     19s] (I)      +-----+----+---------+---------+--------+-------+
[10/13 15:28:08     19s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[10/13 15:28:08     19s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[10/13 15:28:08     19s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[10/13 15:28:08     19s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[10/13 15:28:08     19s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[10/13 15:28:08     19s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[10/13 15:28:08     19s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[10/13 15:28:08     19s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[10/13 15:28:08     19s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[10/13 15:28:08     19s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[10/13 15:28:08     19s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[10/13 15:28:08     19s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[10/13 15:28:08     19s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[10/13 15:28:08     19s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[10/13 15:28:08     19s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[10/13 15:28:08     19s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[10/13 15:28:08     19s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[10/13 15:28:08     19s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[10/13 15:28:08     19s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[10/13 15:28:08     19s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[10/13 15:28:08     19s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[10/13 15:28:08     19s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[10/13 15:28:08     19s] (I)      +-----+----+---------+---------+--------+-------+
[10/13 15:28:08     19s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[10/13 15:28:08     19s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[10/13 15:28:08     19s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[10/13 15:28:08     19s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[10/13 15:28:08     19s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[10/13 15:28:08     19s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[10/13 15:28:08     19s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[10/13 15:28:08     19s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[10/13 15:28:08     19s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[10/13 15:28:08     19s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[10/13 15:28:08     19s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[10/13 15:28:08     19s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[10/13 15:28:08     19s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[10/13 15:28:08     19s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[10/13 15:28:08     19s] (I)      +-----+----+---------+---------+--------+-------+
[10/13 15:28:08     19s] (I)      Started Import and model ( Curr Mem: 1846.00 MB )
[10/13 15:28:08     19s] (I)      Default pattern map key = bch_32_bits_v2_default.
[10/13 15:28:08     19s] (I)      == Non-default Options ==
[10/13 15:28:08     19s] (I)      Print mode                                         : 2
[10/13 15:28:08     19s] (I)      Stop if highly congested                           : false
[10/13 15:28:08     19s] (I)      Maximum routing layer                              : 11
[10/13 15:28:08     19s] (I)      Assign partition pins                              : false
[10/13 15:28:08     19s] (I)      Support large GCell                                : true
[10/13 15:28:08     19s] (I)      Number of threads                                  : 1
[10/13 15:28:08     19s] (I)      Number of rows per GCell                           : 3
[10/13 15:28:08     19s] (I)      Max num rows per GCell                             : 32
[10/13 15:28:08     19s] (I)      Method to set GCell size                           : row
[10/13 15:28:08     19s] (I)      Counted 805 PG shapes. We will not process PG shapes layer by layer.
[10/13 15:28:08     19s] (I)      Use row-based GCell size
[10/13 15:28:08     19s] (I)      Use row-based GCell align
[10/13 15:28:08     19s] (I)      layer 0 area = 80000
[10/13 15:28:08     19s] (I)      layer 1 area = 80000
[10/13 15:28:08     19s] (I)      layer 2 area = 80000
[10/13 15:28:08     19s] (I)      layer 3 area = 80000
[10/13 15:28:08     19s] (I)      layer 4 area = 80000
[10/13 15:28:08     19s] (I)      layer 5 area = 80000
[10/13 15:28:08     19s] (I)      layer 6 area = 80000
[10/13 15:28:08     19s] (I)      layer 7 area = 80000
[10/13 15:28:08     19s] (I)      layer 8 area = 80000
[10/13 15:28:08     19s] (I)      layer 9 area = 400000
[10/13 15:28:08     19s] (I)      layer 10 area = 400000
[10/13 15:28:08     19s] (I)      GCell unit size   : 3420
[10/13 15:28:08     19s] (I)      GCell multiplier  : 3
[10/13 15:28:08     19s] (I)      GCell row height  : 3420
[10/13 15:28:08     19s] (I)      Actual row height : 3420
[10/13 15:28:08     19s] (I)      GCell align ref   : 6000 6080
[10/13 15:28:08     19s] [NR-eGR] Track table information for default rule: 
[10/13 15:28:08     19s] [NR-eGR] Metal1 has single uniform track structure
[10/13 15:28:08     19s] [NR-eGR] Metal2 has single uniform track structure
[10/13 15:28:08     19s] [NR-eGR] Metal3 has single uniform track structure
[10/13 15:28:08     19s] [NR-eGR] Metal4 has single uniform track structure
[10/13 15:28:08     19s] [NR-eGR] Metal5 has single uniform track structure
[10/13 15:28:08     19s] [NR-eGR] Metal6 has single uniform track structure
[10/13 15:28:08     19s] [NR-eGR] Metal7 has single uniform track structure
[10/13 15:28:08     19s] [NR-eGR] Metal8 has single uniform track structure
[10/13 15:28:08     19s] [NR-eGR] Metal9 has single uniform track structure
[10/13 15:28:08     19s] [NR-eGR] Metal10 has single uniform track structure
[10/13 15:28:08     19s] [NR-eGR] Metal11 has single uniform track structure
[10/13 15:28:08     19s] (I)      ==================== Default via =====================
[10/13 15:28:08     19s] (I)      +----+------------------+----------------------------+
[10/13 15:28:08     19s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[10/13 15:28:08     19s] (I)      +----+------------------+----------------------------+
[10/13 15:28:08     19s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[10/13 15:28:08     19s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[10/13 15:28:08     19s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[10/13 15:28:08     19s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[10/13 15:28:08     19s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[10/13 15:28:08     19s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[10/13 15:28:08     19s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[10/13 15:28:08     19s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[10/13 15:28:08     19s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[10/13 15:28:08     19s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[10/13 15:28:08     19s] (I)      +----+------------------+----------------------------+
[10/13 15:28:08     19s] [NR-eGR] Read 1304 PG shapes
[10/13 15:28:08     19s] [NR-eGR] Read 0 clock shapes
[10/13 15:28:08     19s] [NR-eGR] Read 0 other shapes
[10/13 15:28:08     19s] [NR-eGR] #Routing Blockages  : 0
[10/13 15:28:08     19s] [NR-eGR] #Instance Blockages : 0
[10/13 15:28:08     19s] [NR-eGR] #PG Blockages       : 1304
[10/13 15:28:08     19s] [NR-eGR] #Halo Blockages     : 0
[10/13 15:28:08     19s] [NR-eGR] #Boundary Blockages : 0
[10/13 15:28:08     19s] [NR-eGR] #Clock Blockages    : 0
[10/13 15:28:08     19s] [NR-eGR] #Other Blockages    : 0
[10/13 15:28:08     19s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/13 15:28:08     19s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/13 15:28:08     19s] [NR-eGR] Read 1961 nets ( ignored 0 )
[10/13 15:28:08     19s] (I)      early_global_route_priority property id does not exist.
[10/13 15:28:08     19s] (I)      Read Num Blocks=1304  Num Prerouted Wires=0  Num CS=0
[10/13 15:28:08     19s] (I)      Layer 1 (V) : #blockages 140 : #preroutes 0
[10/13 15:28:08     19s] (I)      Layer 2 (H) : #blockages 140 : #preroutes 0
[10/13 15:28:08     19s] (I)      Layer 3 (V) : #blockages 140 : #preroutes 0
[10/13 15:28:08     19s] (I)      Layer 4 (H) : #blockages 140 : #preroutes 0
[10/13 15:28:08     19s] (I)      Layer 5 (V) : #blockages 140 : #preroutes 0
[10/13 15:28:08     19s] (I)      Layer 6 (H) : #blockages 140 : #preroutes 0
[10/13 15:28:08     19s] (I)      Layer 7 (V) : #blockages 140 : #preroutes 0
[10/13 15:28:08     19s] (I)      Layer 8 (H) : #blockages 140 : #preroutes 0
[10/13 15:28:08     19s] (I)      Layer 9 (V) : #blockages 136 : #preroutes 0
[10/13 15:28:08     19s] (I)      Layer 10 (H) : #blockages 48 : #preroutes 0
[10/13 15:28:08     19s] (I)      Number of ignored nets                =      0
[10/13 15:28:08     19s] (I)      Number of connected nets              =      0
[10/13 15:28:08     19s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[10/13 15:28:08     19s] (I)      Number of clock nets                  =      0.  Ignored: No
[10/13 15:28:08     19s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/13 15:28:08     19s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/13 15:28:08     19s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/13 15:28:08     19s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/13 15:28:08     19s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/13 15:28:08     19s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[10/13 15:28:08     19s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/13 15:28:08     19s] (I)      Ndr track 0 does not exist
[10/13 15:28:08     19s] (I)      ---------------------Grid Graph Info--------------------
[10/13 15:28:08     19s] (I)      Routing area        : (0, 0) - (133600, 128440)
[10/13 15:28:08     19s] (I)      Core area           : (6000, 6080) - (127600, 122360)
[10/13 15:28:08     19s] (I)      Site width          :   400  (dbu)
[10/13 15:28:08     19s] (I)      Row height          :  3420  (dbu)
[10/13 15:28:08     19s] (I)      GCell row height    :  3420  (dbu)
[10/13 15:28:08     19s] (I)      GCell width         : 10260  (dbu)
[10/13 15:28:08     19s] (I)      GCell height        : 10260  (dbu)
[10/13 15:28:08     19s] (I)      Grid                :    13    13    11
[10/13 15:28:08     19s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[10/13 15:28:08     19s] (I)      Vertical capacity   :     0 10260     0 10260     0 10260     0 10260     0 10260     0
[10/13 15:28:08     19s] (I)      Horizontal capacity :     0     0 10260     0 10260     0 10260     0 10260     0 10260
[10/13 15:28:08     19s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[10/13 15:28:08     19s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[10/13 15:28:08     19s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[10/13 15:28:08     19s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[10/13 15:28:08     19s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[10/13 15:28:08     19s] (I)      Num tracks per GCell: 42.75 25.65 27.00 25.65 27.00 25.65 27.00 25.65 27.00 10.26 10.80
[10/13 15:28:08     19s] (I)      Total num of tracks :   338   334   338   334   338   334   338   334   338   133   135
[10/13 15:28:08     19s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[10/13 15:28:08     19s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[10/13 15:28:08     19s] (I)      --------------------------------------------------------
[10/13 15:28:08     19s] 
[10/13 15:28:08     19s] [NR-eGR] ============ Routing rule table ============
[10/13 15:28:08     19s] [NR-eGR] Rule id: 0  Nets: 1961
[10/13 15:28:08     19s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[10/13 15:28:08     19s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[10/13 15:28:08     19s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[10/13 15:28:08     19s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[10/13 15:28:08     19s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[10/13 15:28:08     19s] [NR-eGR] ========================================
[10/13 15:28:08     19s] [NR-eGR] 
[10/13 15:28:08     19s] (I)      =============== Blocked Tracks ===============
[10/13 15:28:08     19s] (I)      +-------+---------+----------+---------------+
[10/13 15:28:08     19s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/13 15:28:08     19s] (I)      +-------+---------+----------+---------------+
[10/13 15:28:08     19s] (I)      |     1 |       0 |        0 |         0.00% |
[10/13 15:28:08     19s] (I)      |     2 |    4342 |      240 |         5.53% |
[10/13 15:28:08     19s] (I)      |     3 |    4394 |      140 |         3.19% |
[10/13 15:28:08     19s] (I)      |     4 |    4342 |      240 |         5.53% |
[10/13 15:28:08     19s] (I)      |     5 |    4394 |      140 |         3.19% |
[10/13 15:28:08     19s] (I)      |     6 |    4342 |      240 |         5.53% |
[10/13 15:28:08     19s] (I)      |     7 |    4394 |      140 |         3.19% |
[10/13 15:28:08     19s] (I)      |     8 |    4342 |      240 |         5.53% |
[10/13 15:28:08     19s] (I)      |     9 |    4394 |      280 |         6.37% |
[10/13 15:28:08     19s] (I)      |    10 |    1729 |      467 |        27.01% |
[10/13 15:28:08     19s] (I)      |    11 |    1755 |      130 |         7.41% |
[10/13 15:28:08     19s] (I)      +-------+---------+----------+---------------+
[10/13 15:28:08     19s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1846.00 MB )
[10/13 15:28:08     19s] (I)      Reset routing kernel
[10/13 15:28:08     19s] (I)      numLocalWires=6027  numGlobalNetBranches=1838  numLocalNetBranches=1190
[10/13 15:28:08     19s] (I)      totalPins=6973  totalGlobalPin=3120 (44.74%)
[10/13 15:28:08     19s] (I)      total 2D Cap : 37469 = (18991 H, 18478 V)
[10/13 15:28:08     19s] (I)      
[10/13 15:28:08     19s] (I)      ============  Phase 1a Route ============
[10/13 15:28:08     19s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[10/13 15:28:08     19s] (I)      Usage: 2354 = (1158 H, 1196 V) = (6.10% H, 6.47% V) = (5.941e+03um H, 6.135e+03um V)
[10/13 15:28:08     19s] (I)      
[10/13 15:28:08     19s] (I)      ============  Phase 1b Route ============
[10/13 15:28:08     19s] (I)      Usage: 2354 = (1158 H, 1196 V) = (6.10% H, 6.47% V) = (5.941e+03um H, 6.135e+03um V)
[10/13 15:28:08     19s] (I)      eGR overflow: 0.00% H + 0.00% V
[10/13 15:28:08     19s] 
[10/13 15:28:08     19s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[10/13 15:28:08     19s] Finished Early Global Route rough congestion estimation: mem = 1846.0M
[10/13 15:28:08     19s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.012, REAL:0.012, MEM:1846.0M, EPOCH TIME: 1760380088.031764
[10/13 15:28:08     19s] earlyGlobalRoute rough estimation gcell size 3 row height
[10/13 15:28:08     19s] OPERPROF: Starting CDPad at level 1, MEM:1846.0M, EPOCH TIME: 1760380088.031816
[10/13 15:28:08     19s] CDPadU 0.950 -> 0.950. R=0.939, N=1916, GS=5.130
[10/13 15:28:08     19s] OPERPROF: Finished CDPad at level 1, CPU:0.002, REAL:0.002, MEM:1846.0M, EPOCH TIME: 1760380088.033793
[10/13 15:28:08     19s] OPERPROF: Starting npMain at level 1, MEM:1846.0M, EPOCH TIME: 1760380088.033937
[10/13 15:28:08     19s] OPERPROF:   Starting npPlace at level 2, MEM:1846.0M, EPOCH TIME: 1760380088.037448
[10/13 15:28:08     19s] OPERPROF:   Finished npPlace at level 2, CPU:0.003, REAL:0.003, MEM:1848.8M, EPOCH TIME: 1760380088.040434
[10/13 15:28:08     19s] OPERPROF: Finished npMain at level 1, CPU:0.008, REAL:0.008, MEM:1848.8M, EPOCH TIME: 1760380088.041927
[10/13 15:28:08     19s] Global placement CDP skipped at cutLevel 7.
[10/13 15:28:08     19s] Iteration  7: Total net bbox = 1.257e+04 (6.61e+03 5.96e+03)
[10/13 15:28:08     19s]               Est.  stn bbox = 1.421e+04 (7.48e+03 6.72e+03)
[10/13 15:28:08     19s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1848.8M
[10/13 15:28:08     19s] 
[10/13 15:28:08     19s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/13 15:28:08     19s] TLC MultiMap info (StdDelay):
[10/13 15:28:08     19s]   : fast_min + fast + 1 + no RcCorner := 5.3ps
[10/13 15:28:08     19s]   : fast_min + fast + 1 + rc_best := 12ps
[10/13 15:28:08     19s]   : slow_max + slow + 1 + no RcCorner := 20.1ps
[10/13 15:28:08     19s]   : slow_max + slow + 1 + rc_worst := 41ps
[10/13 15:28:08     19s]  Setting StdDelay to: 41ps
[10/13 15:28:08     19s] 
[10/13 15:28:08     19s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/13 15:28:08     19s] nrCritNet: 0.00% ( 0 / 1998 ) cutoffSlk: 214748364.7ps stdDelay: 41.0ps
[10/13 15:28:08     19s] nrCritNet: 0.00% ( 0 / 1998 ) cutoffSlk: 214748364.7ps stdDelay: 41.0ps
[10/13 15:28:08     19s] Iteration  8: Total net bbox = 1.257e+04 (6.61e+03 5.96e+03)
[10/13 15:28:08     19s]               Est.  stn bbox = 1.421e+04 (7.48e+03 6.72e+03)
[10/13 15:28:08     19s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1848.8M
[10/13 15:28:08     19s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1848.8M, EPOCH TIME: 1760380088.424986
[10/13 15:28:08     19s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/13 15:28:08     19s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1848.8M, EPOCH TIME: 1760380088.425074
[10/13 15:28:08     19s] Legalizing MH Cells... 0 / 0 (level 6)
[10/13 15:28:08     19s] No instances found in the vector
[10/13 15:28:08     19s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1848.8M, DRC: 0)
[10/13 15:28:08     19s] 0 (out of 0) MH cells were successfully legalized.
[10/13 15:28:08     19s] OPERPROF: Starting npMain at level 1, MEM:1848.8M, EPOCH TIME: 1760380088.425172
[10/13 15:28:08     19s] OPERPROF:   Starting npPlace at level 2, MEM:1848.8M, EPOCH TIME: 1760380088.428542
[10/13 15:28:08     20s] GP RA stats: MHOnly 0 nrInst 1916 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[10/13 15:28:08     20s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1848.8M, EPOCH TIME: 1760380088.895596
[10/13 15:28:08     20s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1848.8M, EPOCH TIME: 1760380088.895657
[10/13 15:28:08     20s] OPERPROF:   Finished npPlace at level 2, CPU:0.465, REAL:0.467, MEM:1848.8M, EPOCH TIME: 1760380088.895762
[10/13 15:28:08     20s] OPERPROF: Finished npMain at level 1, CPU:0.470, REAL:0.472, MEM:1848.8M, EPOCH TIME: 1760380088.897321
[10/13 15:28:08     20s] Iteration  9: Total net bbox = 1.232e+04 (6.08e+03 6.24e+03)
[10/13 15:28:08     20s]               Est.  stn bbox = 1.381e+04 (6.82e+03 7.00e+03)
[10/13 15:28:08     20s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1848.8M
[10/13 15:28:08     20s] [adp] clock
[10/13 15:28:08     20s] [adp] weight, nr nets, wire length
[10/13 15:28:08     20s] [adp]      0        0  0.000000
[10/13 15:28:08     20s] [adp] data
[10/13 15:28:08     20s] [adp] weight, nr nets, wire length
[10/13 15:28:08     20s] [adp]      0     1998  12351.786000
[10/13 15:28:08     20s] [adp] 0.000000|0.000000|0.000000
[10/13 15:28:08     20s] Iteration 10: Total net bbox = 1.232e+04 (6.08e+03 6.24e+03)
[10/13 15:28:08     20s]               Est.  stn bbox = 1.381e+04 (6.82e+03 7.00e+03)
[10/13 15:28:08     20s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1848.8M
[10/13 15:28:08     20s] *** cost = 1.232e+04 (6.08e+03 6.24e+03) (cpu for global=0:00:01.6) real=0:00:02.0***
[10/13 15:28:08     20s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[10/13 15:28:08     20s] Saved padding area to DB
[10/13 15:28:08     20s] All LLGs are deleted
[10/13 15:28:08     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:08     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:08     20s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1848.8M, EPOCH TIME: 1760380088.900261
[10/13 15:28:08     20s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1848.8M, EPOCH TIME: 1760380088.900414
[10/13 15:28:08     20s] Solver runtime cpu: 0:00:01.2 real: 0:00:01.2
[10/13 15:28:08     20s] Core Placement runtime cpu: 0:00:01.2 real: 0:00:02.0
[10/13 15:28:08     20s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[10/13 15:28:08     20s] Type 'man IMPSP-9025' for more detail.
[10/13 15:28:08     20s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1848.8M, EPOCH TIME: 1760380088.901380
[10/13 15:28:08     20s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1848.8M, EPOCH TIME: 1760380088.901414
[10/13 15:28:08     20s] Processing tracks to init pin-track alignment.
[10/13 15:28:08     20s] z: 2, totalTracks: 1
[10/13 15:28:08     20s] z: 4, totalTracks: 1
[10/13 15:28:08     20s] z: 6, totalTracks: 1
[10/13 15:28:08     20s] z: 8, totalTracks: 1
[10/13 15:28:08     20s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/13 15:28:08     20s] All LLGs are deleted
[10/13 15:28:08     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:08     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:08     20s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1848.8M, EPOCH TIME: 1760380088.903164
[10/13 15:28:08     20s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1848.8M, EPOCH TIME: 1760380088.903291
[10/13 15:28:08     20s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1848.8M, EPOCH TIME: 1760380088.903501
[10/13 15:28:08     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:08     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:08     20s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1848.8M, EPOCH TIME: 1760380088.904182
[10/13 15:28:08     20s] Max number of tech site patterns supported in site array is 256.
[10/13 15:28:08     20s] Core basic site is CoreSite
[10/13 15:28:08     20s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1848.8M, EPOCH TIME: 1760380088.915807
[10/13 15:28:08     20s] After signature check, allow fast init is true, keep pre-filter is true.
[10/13 15:28:08     20s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/13 15:28:08     20s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1848.8M, EPOCH TIME: 1760380088.915978
[10/13 15:28:08     20s] Fast DP-INIT is on for default
[10/13 15:28:08     20s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/13 15:28:08     20s] Atter site array init, number of instance map data is 0.
[10/13 15:28:08     20s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.012, REAL:0.013, MEM:1848.8M, EPOCH TIME: 1760380088.916704
[10/13 15:28:08     20s] 
[10/13 15:28:08     20s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[10/13 15:28:08     20s] OPERPROF:       Starting CMU at level 4, MEM:1848.8M, EPOCH TIME: 1760380088.916850
[10/13 15:28:08     20s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1848.8M, EPOCH TIME: 1760380088.917140
[10/13 15:28:08     20s] 
[10/13 15:28:08     20s] Bad Lib Cell Checking (CMU) is done! (0)
[10/13 15:28:08     20s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.014, REAL:0.014, MEM:1848.8M, EPOCH TIME: 1760380088.917275
[10/13 15:28:08     20s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1848.8M, EPOCH TIME: 1760380088.917289
[10/13 15:28:08     20s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1848.8M, EPOCH TIME: 1760380088.917304
[10/13 15:28:08     20s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1848.8MB).
[10/13 15:28:08     20s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.016, REAL:0.016, MEM:1848.8M, EPOCH TIME: 1760380088.917581
[10/13 15:28:08     20s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.016, REAL:0.016, MEM:1848.8M, EPOCH TIME: 1760380088.917600
[10/13 15:28:08     20s] TDRefine: refinePlace mode is spiral
[10/13 15:28:08     20s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.82573.1
[10/13 15:28:08     20s] OPERPROF: Starting RefinePlace at level 1, MEM:1848.8M, EPOCH TIME: 1760380088.917626
[10/13 15:28:08     20s] *** Starting place_detail (0:00:20.2 mem=1848.8M) ***
[10/13 15:28:08     20s] Total net bbox length = 1.235e+04 (6.110e+03 6.242e+03) (ext = 1.270e+03)
[10/13 15:28:08     20s] 
[10/13 15:28:08     20s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[10/13 15:28:08     20s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/13 15:28:08     20s] (I)      Default pattern map key = bch_32_bits_v2_default.
[10/13 15:28:08     20s] (I)      Default pattern map key = bch_32_bits_v2_default.
[10/13 15:28:08     20s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1848.8M, EPOCH TIME: 1760380088.919905
[10/13 15:28:08     20s] Starting refinePlace ...
[10/13 15:28:08     20s] (I)      Default pattern map key = bch_32_bits_v2_default.
[10/13 15:28:08     20s] (I)      Default pattern map key = bch_32_bits_v2_default.
[10/13 15:28:08     20s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1848.8M, EPOCH TIME: 1760380088.922447
[10/13 15:28:08     20s] DDP initSite1 nrRow 34 nrJob 34
[10/13 15:28:08     20s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1848.8M, EPOCH TIME: 1760380088.922474
[10/13 15:28:08     20s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1848.8M, EPOCH TIME: 1760380088.922492
[10/13 15:28:08     20s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1848.8M, EPOCH TIME: 1760380088.922503
[10/13 15:28:08     20s] DDP markSite nrRow 34 nrJob 34
[10/13 15:28:08     20s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1848.8M, EPOCH TIME: 1760380088.922526
[10/13 15:28:08     20s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1848.8M, EPOCH TIME: 1760380088.922539
[10/13 15:28:08     20s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1848.8M, EPOCH TIME: 1760380088.922739
[10/13 15:28:08     20s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1848.8M, EPOCH TIME: 1760380088.922751
[10/13 15:28:08     20s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:1848.8M, EPOCH TIME: 1760380088.922831
[10/13 15:28:08     20s] ** Cut row section cpu time 0:00:00.0.
[10/13 15:28:08     20s]  ** Cut row section real time 0:00:00.0.
[10/13 15:28:08     20s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:1848.8M, EPOCH TIME: 1760380088.922847
[10/13 15:28:08     20s]   Spread Effort: high, standalone mode, useDDP on.
[10/13 15:28:08     20s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1848.8MB) @(0:00:20.2 - 0:00:20.3).
[10/13 15:28:08     20s] Move report: preRPlace moves 1916 insts, mean move: 1.70 um, max move: 6.92 um 
[10/13 15:28:08     20s] 	Max move on inst (u_bch4/cb/g328401): (39.41, 52.63) --> (34.20, 50.92)
[10/13 15:28:08     20s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: OA22X1
[10/13 15:28:08     20s] wireLenOptFixPriorityInst 0 inst fixed
[10/13 15:28:08     20s] Placement tweakage begins.
[10/13 15:28:08     20s] wire length = 1.888e+04
[10/13 15:28:09     20s] wire length = 1.804e+04
[10/13 15:28:09     20s] Placement tweakage ends.
[10/13 15:28:09     20s] Move report: tweak moves 1129 insts, mean move: 1.83 um, max move: 11.44 um 
[10/13 15:28:09     20s] 	Max move on inst (u_bch3/bm/u_div1/g1980): (46.40, 30.40) --> (51.00, 23.56)
[10/13 15:28:09     20s] 
[10/13 15:28:09     20s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[10/13 15:28:09     20s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[10/13 15:28:09     20s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[10/13 15:28:09     20s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[10/13 15:28:09     20s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1872.8MB) @(0:00:20.3 - 0:00:20.3).
[10/13 15:28:09     20s] Move report: Detail placement moves 1916 insts, mean move: 1.96 um, max move: 11.30 um 
[10/13 15:28:09     20s] 	Max move on inst (u_bch3/bm/u_div1/g1980): (46.55, 30.41) --> (51.00, 23.56)
[10/13 15:28:09     20s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1872.8MB
[10/13 15:28:09     20s] Statistics of distance of Instance movement in refine placement:
[10/13 15:28:09     20s]   maximum (X+Y) =        11.30 um
[10/13 15:28:09     20s]   inst (u_bch3/bm/u_div1/g1980) with max move: (46.5455, 30.4055) -> (51, 23.56)
[10/13 15:28:09     20s]   mean    (X+Y) =         1.96 um
[10/13 15:28:09     20s] Total instances moved : 1916
[10/13 15:28:09     20s] Summary Report:
[10/13 15:28:09     20s] Instances move: 1916 (out of 1916 movable)
[10/13 15:28:09     20s] Instances flipped: 0
[10/13 15:28:09     20s] Mean displacement: 1.96 um
[10/13 15:28:09     20s] Max displacement: 11.30 um (Instance: u_bch3/bm/u_div1/g1980) (46.5455, 30.4055) -> (51, 23.56)
[10/13 15:28:09     20s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[10/13 15:28:09     20s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.107, REAL:0.107, MEM:1872.8M, EPOCH TIME: 1760380089.026884
[10/13 15:28:09     20s] Total net bbox length = 1.530e+04 (8.014e+03 7.290e+03) (ext = 1.292e+03)
[10/13 15:28:09     20s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1872.8MB
[10/13 15:28:09     20s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=1872.8MB) @(0:00:20.2 - 0:00:20.3).
[10/13 15:28:09     20s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.82573.1
[10/13 15:28:09     20s] *** Finished place_detail (0:00:20.3 mem=1872.8M) ***
[10/13 15:28:09     20s] OPERPROF: Finished RefinePlace at level 1, CPU:0.109, REAL:0.110, MEM:1872.8M, EPOCH TIME: 1760380089.027201
[10/13 15:28:09     20s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1872.8M, EPOCH TIME: 1760380089.027213
[10/13 15:28:09     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1916).
[10/13 15:28:09     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:09     20s] All LLGs are deleted
[10/13 15:28:09     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:09     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:09     20s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1872.8M, EPOCH TIME: 1760380089.028015
[10/13 15:28:09     20s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1872.8M, EPOCH TIME: 1760380089.028153
[10/13 15:28:09     20s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1870.8M, EPOCH TIME: 1760380089.029011
[10/13 15:28:09     20s] Processing tracks to init pin-track alignment.
[10/13 15:28:09     20s] z: 2, totalTracks: 1
[10/13 15:28:09     20s] z: 4, totalTracks: 1
[10/13 15:28:09     20s] z: 6, totalTracks: 1
[10/13 15:28:09     20s] z: 8, totalTracks: 1
[10/13 15:28:09     20s] *** End of Placement (cpu=0:00:02.5, real=0:00:04.0, mem=1870.8M) ***
[10/13 15:28:09     20s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[10/13 15:28:09     20s] All LLGs are deleted
[10/13 15:28:09     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:09     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:09     20s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1870.8M, EPOCH TIME: 1760380089.030803
[10/13 15:28:09     20s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1870.8M, EPOCH TIME: 1760380089.030930
[10/13 15:28:09     20s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1870.8M, EPOCH TIME: 1760380089.031107
[10/13 15:28:09     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:09     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:09     20s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1870.8M, EPOCH TIME: 1760380089.031762
[10/13 15:28:09     20s] Max number of tech site patterns supported in site array is 256.
[10/13 15:28:09     20s] Core basic site is CoreSite
[10/13 15:28:09     20s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1870.8M, EPOCH TIME: 1760380089.043384
[10/13 15:28:09     20s] After signature check, allow fast init is true, keep pre-filter is true.
[10/13 15:28:09     20s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[10/13 15:28:09     20s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1870.8M, EPOCH TIME: 1760380089.043563
[10/13 15:28:09     20s] Fast DP-INIT is on for default
[10/13 15:28:09     20s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/13 15:28:09     20s] Atter site array init, number of instance map data is 0.
[10/13 15:28:09     20s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:1870.8M, EPOCH TIME: 1760380089.044255
[10/13 15:28:09     20s] 
[10/13 15:28:09     20s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[10/13 15:28:09     20s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:1870.8M, EPOCH TIME: 1760380089.044440
[10/13 15:28:09     20s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1870.8M, EPOCH TIME: 1760380089.044559
[10/13 15:28:09     20s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1870.8M, EPOCH TIME: 1760380089.044693
[10/13 15:28:09     20s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.000, MEM:1870.8M, EPOCH TIME: 1760380089.044869
[10/13 15:28:09     20s] Density distribution unevenness ratio (U70) = 2.993%
[10/13 15:28:09     20s] Density distribution unevenness ratio (U80) = 2.993%
[10/13 15:28:09     20s] Density distribution unevenness ratio (U90) = 2.918%
[10/13 15:28:09     20s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.000, MEM:1870.8M, EPOCH TIME: 1760380089.044891
[10/13 15:28:09     20s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1870.8M, EPOCH TIME: 1760380089.044902
[10/13 15:28:09     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:09     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:09     20s] default core: bins with density > 0.750 = 68.75 % ( 11 / 16 )
[10/13 15:28:09     20s] Density distribution unevenness ratio = 2.993%
[10/13 15:28:09     20s] All LLGs are deleted
[10/13 15:28:09     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:09     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:09     20s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1870.8M, EPOCH TIME: 1760380089.045547
[10/13 15:28:09     20s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1870.8M, EPOCH TIME: 1760380089.045672
[10/13 15:28:09     20s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.001, MEM:1870.8M, EPOCH TIME: 1760380089.046344
[10/13 15:28:09     20s] *** Free Virtual Timing Model ...(mem=1870.8M)
[10/13 15:28:09     20s] Starting IO pin assignment...
[10/13 15:28:09     20s] The design is not routed. Using placement based method for pin assignment.
[10/13 15:28:09     20s] Completed IO pin assignment.
[10/13 15:28:09     20s] UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/13 15:28:09     20s] UM:*                                                                   final
[10/13 15:28:09     20s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/13 15:28:09     20s] UM:*                                                                   global_place
[10/13 15:28:09     20s] **INFO: Enable pre-place timing setting for timing analysis
[10/13 15:28:09     20s] Set Using Default Delay Limit as 101.
[10/13 15:28:09     20s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[10/13 15:28:09     20s] Set Default Net Delay as 0 ps.
[10/13 15:28:09     20s] Set Default Net Load as 0 pF. 
[10/13 15:28:09     20s] **INFO: Analyzing IO path groups for slack adjustment
[10/13 15:28:09     20s] **INFO: Disable pre-place timing setting for timing analysis
[10/13 15:28:09     20s] Set Using Default Delay Limit as 1000.
[10/13 15:28:09     20s] Set Default Net Delay as 1000 ps.
[10/13 15:28:09     20s] Set Default Net Load as 0.5 pF. 
[10/13 15:28:09     20s] User Input Parameters:
[10/13 15:28:09     20s] - Congestion Driven    : On
[10/13 15:28:09     20s] - Timing Driven        : Off
[10/13 15:28:09     20s] - Area-Violation Based : On
[10/13 15:28:09     20s] - Start Rollback Level : -5
[10/13 15:28:09     20s] - Legalized            : On
[10/13 15:28:09     20s] - Window Based         : Off
[10/13 15:28:09     20s] - eDen incr mode       : Off
[10/13 15:28:09     20s] - Small incr mode      : Off
[10/13 15:28:09     20s] 
[10/13 15:28:09     20s] Info: Disable timing driven in postCTS congRepair.
[10/13 15:28:09     20s] 
[10/13 15:28:09     20s] Starting congRepair ...
[10/13 15:28:09     20s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1861.3M, EPOCH TIME: 1760380089.113246
[10/13 15:28:09     20s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.003, REAL:0.003, MEM:1861.3M, EPOCH TIME: 1760380089.116081
[10/13 15:28:09     20s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1861.3M, EPOCH TIME: 1760380089.116125
[10/13 15:28:09     20s] Starting Early Global Route congestion estimation: mem = 1861.3M
[10/13 15:28:09     20s] (I)      ==================== Layers =====================
[10/13 15:28:09     20s] (I)      +-----+----+---------+---------+--------+-------+
[10/13 15:28:09     20s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[10/13 15:28:09     20s] (I)      +-----+----+---------+---------+--------+-------+
[10/13 15:28:09     20s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[10/13 15:28:09     20s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[10/13 15:28:09     20s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[10/13 15:28:09     20s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[10/13 15:28:09     20s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[10/13 15:28:09     20s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[10/13 15:28:09     20s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[10/13 15:28:09     20s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[10/13 15:28:09     20s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[10/13 15:28:09     20s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[10/13 15:28:09     20s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[10/13 15:28:09     20s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[10/13 15:28:09     20s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[10/13 15:28:09     20s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[10/13 15:28:09     20s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[10/13 15:28:09     20s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[10/13 15:28:09     20s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[10/13 15:28:09     20s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[10/13 15:28:09     20s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[10/13 15:28:09     20s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[10/13 15:28:09     20s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[10/13 15:28:09     20s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[10/13 15:28:09     20s] (I)      +-----+----+---------+---------+--------+-------+
[10/13 15:28:09     20s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[10/13 15:28:09     20s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[10/13 15:28:09     20s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[10/13 15:28:09     20s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[10/13 15:28:09     20s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[10/13 15:28:09     20s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[10/13 15:28:09     20s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[10/13 15:28:09     20s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[10/13 15:28:09     20s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[10/13 15:28:09     20s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[10/13 15:28:09     20s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[10/13 15:28:09     20s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[10/13 15:28:09     20s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[10/13 15:28:09     20s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[10/13 15:28:09     20s] (I)      +-----+----+---------+---------+--------+-------+
[10/13 15:28:09     20s] (I)      Started Import and model ( Curr Mem: 1861.29 MB )
[10/13 15:28:09     20s] (I)      Default pattern map key = bch_32_bits_v2_default.
[10/13 15:28:09     20s] (I)      == Non-default Options ==
[10/13 15:28:09     20s] (I)      Maximum routing layer                              : 11
[10/13 15:28:09     20s] (I)      Number of threads                                  : 1
[10/13 15:28:09     20s] (I)      Use non-blocking free Dbs wires                    : false
[10/13 15:28:09     20s] (I)      Method to set GCell size                           : row
[10/13 15:28:09     20s] (I)      Counted 805 PG shapes. We will not process PG shapes layer by layer.
[10/13 15:28:09     20s] (I)      Use row-based GCell size
[10/13 15:28:09     20s] (I)      Use row-based GCell align
[10/13 15:28:09     20s] (I)      layer 0 area = 80000
[10/13 15:28:09     20s] (I)      layer 1 area = 80000
[10/13 15:28:09     20s] (I)      layer 2 area = 80000
[10/13 15:28:09     20s] (I)      layer 3 area = 80000
[10/13 15:28:09     20s] (I)      layer 4 area = 80000
[10/13 15:28:09     20s] (I)      layer 5 area = 80000
[10/13 15:28:09     20s] (I)      layer 6 area = 80000
[10/13 15:28:09     20s] (I)      layer 7 area = 80000
[10/13 15:28:09     20s] (I)      layer 8 area = 80000
[10/13 15:28:09     20s] (I)      layer 9 area = 400000
[10/13 15:28:09     20s] (I)      layer 10 area = 400000
[10/13 15:28:09     20s] (I)      GCell unit size   : 3420
[10/13 15:28:09     20s] (I)      GCell multiplier  : 1
[10/13 15:28:09     20s] (I)      GCell row height  : 3420
[10/13 15:28:09     20s] (I)      Actual row height : 3420
[10/13 15:28:09     20s] (I)      GCell align ref   : 6000 6080
[10/13 15:28:09     20s] [NR-eGR] Track table information for default rule: 
[10/13 15:28:09     20s] [NR-eGR] Metal1 has single uniform track structure
[10/13 15:28:09     20s] [NR-eGR] Metal2 has single uniform track structure
[10/13 15:28:09     20s] [NR-eGR] Metal3 has single uniform track structure
[10/13 15:28:09     20s] [NR-eGR] Metal4 has single uniform track structure
[10/13 15:28:09     20s] [NR-eGR] Metal5 has single uniform track structure
[10/13 15:28:09     20s] [NR-eGR] Metal6 has single uniform track structure
[10/13 15:28:09     20s] [NR-eGR] Metal7 has single uniform track structure
[10/13 15:28:09     20s] [NR-eGR] Metal8 has single uniform track structure
[10/13 15:28:09     20s] [NR-eGR] Metal9 has single uniform track structure
[10/13 15:28:09     20s] [NR-eGR] Metal10 has single uniform track structure
[10/13 15:28:09     20s] [NR-eGR] Metal11 has single uniform track structure
[10/13 15:28:09     20s] (I)      ==================== Default via =====================
[10/13 15:28:09     20s] (I)      +----+------------------+----------------------------+
[10/13 15:28:09     20s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[10/13 15:28:09     20s] (I)      +----+------------------+----------------------------+
[10/13 15:28:09     20s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[10/13 15:28:09     20s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[10/13 15:28:09     20s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[10/13 15:28:09     20s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[10/13 15:28:09     20s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[10/13 15:28:09     20s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[10/13 15:28:09     20s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[10/13 15:28:09     20s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[10/13 15:28:09     20s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[10/13 15:28:09     20s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[10/13 15:28:09     20s] (I)      +----+------------------+----------------------------+
[10/13 15:28:09     20s] [NR-eGR] Read 1304 PG shapes
[10/13 15:28:09     20s] [NR-eGR] Read 0 clock shapes
[10/13 15:28:09     20s] [NR-eGR] Read 0 other shapes
[10/13 15:28:09     20s] [NR-eGR] #Routing Blockages  : 0
[10/13 15:28:09     20s] [NR-eGR] #Instance Blockages : 0
[10/13 15:28:09     20s] [NR-eGR] #PG Blockages       : 1304
[10/13 15:28:09     20s] [NR-eGR] #Halo Blockages     : 0
[10/13 15:28:09     20s] [NR-eGR] #Boundary Blockages : 0
[10/13 15:28:09     20s] [NR-eGR] #Clock Blockages    : 0
[10/13 15:28:09     20s] [NR-eGR] #Other Blockages    : 0
[10/13 15:28:09     20s] (I)      Design has 0 blackboxes considered as all layer blockages.
[10/13 15:28:09     20s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/13 15:28:09     20s] [NR-eGR] Read 1998 nets ( ignored 0 )
[10/13 15:28:09     20s] (I)      early_global_route_priority property id does not exist.
[10/13 15:28:09     20s] (I)      Read Num Blocks=1304  Num Prerouted Wires=0  Num CS=0
[10/13 15:28:09     20s] (I)      Layer 1 (V) : #blockages 140 : #preroutes 0
[10/13 15:28:09     20s] (I)      Layer 2 (H) : #blockages 140 : #preroutes 0
[10/13 15:28:09     20s] (I)      Layer 3 (V) : #blockages 140 : #preroutes 0
[10/13 15:28:09     20s] (I)      Layer 4 (H) : #blockages 140 : #preroutes 0
[10/13 15:28:09     20s] (I)      Layer 5 (V) : #blockages 140 : #preroutes 0
[10/13 15:28:09     20s] (I)      Layer 6 (H) : #blockages 140 : #preroutes 0
[10/13 15:28:09     20s] (I)      Layer 7 (V) : #blockages 140 : #preroutes 0
[10/13 15:28:09     20s] (I)      Layer 8 (H) : #blockages 140 : #preroutes 0
[10/13 15:28:09     20s] (I)      Layer 9 (V) : #blockages 136 : #preroutes 0
[10/13 15:28:09     20s] (I)      Layer 10 (H) : #blockages 48 : #preroutes 0
[10/13 15:28:09     20s] (I)      Number of ignored nets                =      0
[10/13 15:28:09     20s] (I)      Number of connected nets              =      0
[10/13 15:28:09     20s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[10/13 15:28:09     20s] (I)      Number of clock nets                  =      0.  Ignored: No
[10/13 15:28:09     20s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[10/13 15:28:09     20s] (I)      Number of special nets                =      0.  Ignored: Yes
[10/13 15:28:09     20s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[10/13 15:28:09     20s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[10/13 15:28:09     20s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[10/13 15:28:09     20s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[10/13 15:28:09     20s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/13 15:28:09     20s] (I)      Ndr track 0 does not exist
[10/13 15:28:09     20s] (I)      ---------------------Grid Graph Info--------------------
[10/13 15:28:09     20s] (I)      Routing area        : (0, 0) - (133600, 128440)
[10/13 15:28:09     20s] (I)      Core area           : (6000, 6080) - (127600, 122360)
[10/13 15:28:09     20s] (I)      Site width          :   400  (dbu)
[10/13 15:28:09     20s] (I)      Row height          :  3420  (dbu)
[10/13 15:28:09     20s] (I)      GCell row height    :  3420  (dbu)
[10/13 15:28:09     20s] (I)      GCell width         :  3420  (dbu)
[10/13 15:28:09     20s] (I)      GCell height        :  3420  (dbu)
[10/13 15:28:09     20s] (I)      Grid                :    39    37    11
[10/13 15:28:09     20s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[10/13 15:28:09     20s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[10/13 15:28:09     20s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[10/13 15:28:09     20s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[10/13 15:28:09     20s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[10/13 15:28:09     20s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[10/13 15:28:09     20s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[10/13 15:28:09     20s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[10/13 15:28:09     20s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[10/13 15:28:09     20s] (I)      Total num of tracks :   338   334   338   334   338   334   338   334   338   133   135
[10/13 15:28:09     20s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[10/13 15:28:09     20s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[10/13 15:28:09     20s] (I)      --------------------------------------------------------
[10/13 15:28:09     20s] 
[10/13 15:28:09     20s] [NR-eGR] ============ Routing rule table ============
[10/13 15:28:09     20s] [NR-eGR] Rule id: 0  Nets: 1998
[10/13 15:28:09     20s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[10/13 15:28:09     20s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[10/13 15:28:09     20s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[10/13 15:28:09     20s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[10/13 15:28:09     20s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[10/13 15:28:09     20s] [NR-eGR] ========================================
[10/13 15:28:09     20s] [NR-eGR] 
[10/13 15:28:09     20s] (I)      =============== Blocked Tracks ===============
[10/13 15:28:09     20s] (I)      +-------+---------+----------+---------------+
[10/13 15:28:09     20s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[10/13 15:28:09     20s] (I)      +-------+---------+----------+---------------+
[10/13 15:28:09     20s] (I)      |     1 |       0 |        0 |         0.00% |
[10/13 15:28:09     20s] (I)      |     2 |   12358 |      700 |         5.66% |
[10/13 15:28:09     20s] (I)      |     3 |   13182 |      176 |         1.34% |
[10/13 15:28:09     20s] (I)      |     4 |   12358 |      700 |         5.66% |
[10/13 15:28:09     20s] (I)      |     5 |   13182 |      176 |         1.34% |
[10/13 15:28:09     20s] (I)      |     6 |   12358 |      700 |         5.66% |
[10/13 15:28:09     20s] (I)      |     7 |   13182 |      176 |         1.34% |
[10/13 15:28:09     20s] (I)      |     8 |   12358 |      700 |         5.66% |
[10/13 15:28:09     20s] (I)      |     9 |   13182 |      352 |         2.67% |
[10/13 15:28:09     20s] (I)      |    10 |    4921 |     1355 |        27.54% |
[10/13 15:28:09     20s] (I)      |    11 |    5265 |      384 |         7.29% |
[10/13 15:28:09     20s] (I)      +-------+---------+----------+---------------+
[10/13 15:28:09     20s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 1861.29 MB )
[10/13 15:28:09     20s] (I)      Reset routing kernel
[10/13 15:28:09     20s] (I)      Started Global Routing ( Curr Mem: 1861.29 MB )
[10/13 15:28:09     20s] (I)      totalPins=7115  totalGlobalPin=6477 (91.03%)
[10/13 15:28:09     20s] (I)      total 2D Cap : 109101 = (56945 H, 52156 V)
[10/13 15:28:09     20s] (I)      
[10/13 15:28:09     20s] (I)      ============  Phase 1a Route ============
[10/13 15:28:09     20s] [NR-eGR] Layer group 1: route 1998 net(s) in layer range [2, 11]
[10/13 15:28:09     20s] (I)      Usage: 9830 = (5086 H, 4744 V) = (8.93% H, 9.10% V) = (8.697e+03um H, 8.112e+03um V)
[10/13 15:28:09     20s] (I)      
[10/13 15:28:09     20s] (I)      ============  Phase 1b Route ============
[10/13 15:28:09     20s] (I)      Usage: 9830 = (5086 H, 4744 V) = (8.93% H, 9.10% V) = (8.697e+03um H, 8.112e+03um V)
[10/13 15:28:09     20s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.680930e+04um
[10/13 15:28:09     20s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[10/13 15:28:09     20s] (I)      Congestion threshold : each 60.00, sum 90.00
[10/13 15:28:09     20s] (I)      
[10/13 15:28:09     20s] (I)      ============  Phase 1c Route ============
[10/13 15:28:09     20s] (I)      Usage: 9830 = (5086 H, 4744 V) = (8.93% H, 9.10% V) = (8.697e+03um H, 8.112e+03um V)
[10/13 15:28:09     20s] (I)      
[10/13 15:28:09     20s] (I)      ============  Phase 1d Route ============
[10/13 15:28:09     20s] (I)      Usage: 9830 = (5086 H, 4744 V) = (8.93% H, 9.10% V) = (8.697e+03um H, 8.112e+03um V)
[10/13 15:28:09     20s] (I)      
[10/13 15:28:09     20s] (I)      ============  Phase 1e Route ============
[10/13 15:28:09     20s] (I)      Usage: 9830 = (5086 H, 4744 V) = (8.93% H, 9.10% V) = (8.697e+03um H, 8.112e+03um V)
[10/13 15:28:09     20s] (I)      
[10/13 15:28:09     20s] (I)      ============  Phase 1l Route ============
[10/13 15:28:09     20s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.680930e+04um
[10/13 15:28:09     20s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[10/13 15:28:09     20s] (I)      Layer  2:      11835      5867         9           0       12004    ( 0.00%) 
[10/13 15:28:09     20s] (I)      Layer  3:      12705      4678         1           0       12654    ( 0.00%) 
[10/13 15:28:09     20s] (I)      Layer  4:      11835      1746         0           0       12004    ( 0.00%) 
[10/13 15:28:09     20s] (I)      Layer  5:      12705       926         0           0       12654    ( 0.00%) 
[10/13 15:28:09     20s] (I)      Layer  6:      11835       134         0           0       12004    ( 0.00%) 
[10/13 15:28:09     20s] (I)      Layer  7:      12705        17         0           0       12654    ( 0.00%) 
[10/13 15:28:09     20s] (I)      Layer  8:      11835         2         0           0       12004    ( 0.00%) 
[10/13 15:28:09     20s] (I)      Layer  9:      12631         0         0           0       12654    ( 0.00%) 
[10/13 15:28:09     20s] (I)      Layer 10:       3456         0         0         369        4432    ( 7.69%) 
[10/13 15:28:09     20s] (I)      Layer 11:       4751         0         0         133        4928    ( 2.63%) 
[10/13 15:28:09     20s] (I)      Total:        106293     13370        10         502      107992    ( 0.46%) 
[10/13 15:28:09     20s] (I)      
[10/13 15:28:09     20s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/13 15:28:09     20s] [NR-eGR]                        OverCon            
[10/13 15:28:09     20s] [NR-eGR]                         #Gcell     %Gcell
[10/13 15:28:09     20s] [NR-eGR]        Layer               (1)    OverCon
[10/13 15:28:09     20s] [NR-eGR] ----------------------------------------------
[10/13 15:28:09     20s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[10/13 15:28:09     20s] [NR-eGR]  Metal2 ( 2)         9( 0.64%)   ( 0.64%) 
[10/13 15:28:09     20s] [NR-eGR]  Metal3 ( 3)         1( 0.07%)   ( 0.07%) 
[10/13 15:28:09     20s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[10/13 15:28:09     20s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[10/13 15:28:09     20s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[10/13 15:28:09     20s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[10/13 15:28:09     20s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[10/13 15:28:09     20s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[10/13 15:28:09     20s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[10/13 15:28:09     20s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[10/13 15:28:09     20s] [NR-eGR] ----------------------------------------------
[10/13 15:28:09     20s] [NR-eGR]        Total        10( 0.07%)   ( 0.07%) 
[10/13 15:28:09     20s] [NR-eGR] 
[10/13 15:28:09     20s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.05 sec, Curr Mem: 1861.29 MB )
[10/13 15:28:09     20s] (I)      total 2D Cap : 109213 = (56983 H, 52230 V)
[10/13 15:28:09     20s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.023, REAL:0.086, MEM:1861.3M, EPOCH TIME: 1760380089.202441
[10/13 15:28:09     20s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[10/13 15:28:09     20s] Early Global Route congestion estimation runtime: 0.09 seconds, mem = 1861.3M
[10/13 15:28:09     20s] OPERPROF: Starting HotSpotCal at level 1, MEM:1861.3M, EPOCH TIME: 1760380089.202459
[10/13 15:28:09     20s] [hotspot] +------------+---------------+---------------+
[10/13 15:28:09     20s] [hotspot] |            |   max hotspot | total hotspot |
[10/13 15:28:09     20s] [hotspot] +------------+---------------+---------------+
[10/13 15:28:09     20s] [hotspot] | normalized |          0.00 |          0.00 |
[10/13 15:28:09     20s] [hotspot] +------------+---------------+---------------+
[10/13 15:28:09     20s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/13 15:28:09     20s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/13 15:28:09     20s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1861.3M, EPOCH TIME: 1760380089.202700
[10/13 15:28:09     20s] Skipped repairing congestion.
[10/13 15:28:09     20s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1861.3M, EPOCH TIME: 1760380089.202723
[10/13 15:28:09     20s] Starting Early Global Route wiring: mem = 1861.3M
[10/13 15:28:09     20s] (I)      ============= Track Assignment ============
[10/13 15:28:09     20s] (I)      Started Track Assignment (1T) ( Curr Mem: 1861.29 MB )
[10/13 15:28:09     20s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[10/13 15:28:09     20s] (I)      Run Multi-thread track assignment
[10/13 15:28:09     20s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1861.29 MB )
[10/13 15:28:09     20s] (I)      Started Export ( Curr Mem: 1861.29 MB )
[10/13 15:28:09     20s] [NR-eGR]                  Length (um)   Vias 
[10/13 15:28:09     20s] [NR-eGR] ------------------------------------
[10/13 15:28:09     20s] [NR-eGR]  Metal1   (1H)             0   7010 
[10/13 15:28:09     20s] [NR-eGR]  Metal2   (2V)          6748   9497 
[10/13 15:28:09     20s] [NR-eGR]  Metal3   (3H)          7459   1517 
[10/13 15:28:09     20s] [NR-eGR]  Metal4   (4V)          2784    563 
[10/13 15:28:09     20s] [NR-eGR]  Metal5   (5H)          1578     50 
[10/13 15:28:09     20s] [NR-eGR]  Metal6   (6V)           246      6 
[10/13 15:28:09     20s] [NR-eGR]  Metal7   (7H)            28      3 
[10/13 15:28:09     20s] [NR-eGR]  Metal8   (8V)             2      2 
[10/13 15:28:09     20s] [NR-eGR]  Metal9   (9H)             0      0 
[10/13 15:28:09     20s] [NR-eGR]  Metal10  (10V)            0      0 
[10/13 15:28:09     20s] [NR-eGR]  Metal11  (11H)            0      0 
[10/13 15:28:09     20s] [NR-eGR] ------------------------------------
[10/13 15:28:09     20s] [NR-eGR]           Total        18845  18648 
[10/13 15:28:09     20s] [NR-eGR] --------------------------------------------------------------------------
[10/13 15:28:09     20s] [NR-eGR] Total half perimeter of net bounding box: 15254um
[10/13 15:28:09     20s] [NR-eGR] Total length: 18845um, number of vias: 18648
[10/13 15:28:09     20s] [NR-eGR] --------------------------------------------------------------------------
[10/13 15:28:09     20s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[10/13 15:28:09     20s] [NR-eGR] --------------------------------------------------------------------------
[10/13 15:28:09     20s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1861.29 MB )
[10/13 15:28:09     20s] Early Global Route wiring runtime: 0.02 seconds, mem = 1857.3M
[10/13 15:28:09     20s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.021, REAL:0.021, MEM:1857.3M, EPOCH TIME: 1760380089.223554
[10/13 15:28:09     20s] Tdgp not successfully inited but do clear! skip clearing
[10/13 15:28:09     20s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[10/13 15:28:09     20s] *** Finishing place_design default flow ***
[10/13 15:28:09     20s] ***** Total cpu  0:0:3
[10/13 15:28:09     20s] ***** Total real time  0:0:4
[10/13 15:28:09     20s] **place_design ... cpu = 0: 0: 3, real = 0: 0: 4, mem = 1857.3M **
[10/13 15:28:09     20s] Tdgp not successfully inited but do clear! skip clearing
[10/13 15:28:09     20s] 
[10/13 15:28:09     20s] *** Summary of all messages that are not suppressed in this session:
[10/13 15:28:09     20s] Severity  ID               Count  Summary                                  
[10/13 15:28:09     20s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[10/13 15:28:09     20s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[10/13 15:28:09     20s] *** Message Summary: 3 warning(s), 0 error(s)
[10/13 15:28:09     20s] 
[10/13 15:28:09     20s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/13 15:28:09     20s] UM:*                                                                   final
[10/13 15:28:09     20s] UM: Running design category ...
[10/13 15:28:09     20s] All LLGs are deleted
[10/13 15:28:09     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:09     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:09     20s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1857.3M, EPOCH TIME: 1760380089.278305
[10/13 15:28:09     20s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1857.3M, EPOCH TIME: 1760380089.278482
[10/13 15:28:09     20s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1857.3M, EPOCH TIME: 1760380089.278527
[10/13 15:28:09     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:09     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:09     20s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1857.3M, EPOCH TIME: 1760380089.279202
[10/13 15:28:09     20s] Max number of tech site patterns supported in site array is 256.
[10/13 15:28:09     20s] Core basic site is CoreSite
[10/13 15:28:09     20s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1857.3M, EPOCH TIME: 1760380089.290848
[10/13 15:28:09     20s] After signature check, allow fast init is false, keep pre-filter is true.
[10/13 15:28:09     20s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[10/13 15:28:09     20s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1857.3M, EPOCH TIME: 1760380089.291017
[10/13 15:28:09     20s] SiteArray: non-trimmed site array dimensions = 34 x 304
[10/13 15:28:09     20s] SiteArray: use 90,112 bytes
[10/13 15:28:09     20s] SiteArray: current memory after site array memory allocation 1857.3M
[10/13 15:28:09     20s] SiteArray: FP blocked sites are writable
[10/13 15:28:09     20s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1857.3M, EPOCH TIME: 1760380089.291378
[10/13 15:28:09     20s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1857.3M, EPOCH TIME: 1760380089.291420
[10/13 15:28:09     20s] SiteArray: number of non floorplan blocked sites for llg default is 10336
[10/13 15:28:09     20s] Atter site array init, number of instance map data is 0.
[10/13 15:28:09     20s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:1857.3M, EPOCH TIME: 1760380089.291902
[10/13 15:28:09     20s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:1857.3M, EPOCH TIME: 1760380089.291957
[10/13 15:28:09     20s] All LLGs are deleted
[10/13 15:28:09     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:09     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:09     20s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1857.3M, EPOCH TIME: 1760380089.292571
[10/13 15:28:09     20s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1857.3M, EPOCH TIME: 1760380089.292694
[10/13 15:28:09     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:09     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:09     20s] ------------------------------------------------------------
[10/13 15:28:09     20s] 	Current design flip-flop statistics
[10/13 15:28:09     20s] 
[10/13 15:28:09     20s] Single-Bit FF Count          :            0
[10/13 15:28:09     20s] Multi-Bit FF Count           :            0
[10/13 15:28:09     20s] Total Bit Count              :            0
[10/13 15:28:09     20s] Total FF Count               :            0
[10/13 15:28:09     20s] Bits Per Flop                :        0.000
[10/13 15:28:09     20s] Total Clock Pin Cap(FF)      :        0.000
[10/13 15:28:09     20s] Multibit Conversion Ratio(%) :         0.00
[10/13 15:28:09     20s] ------------------------------------------------------------
[10/13 15:28:09     20s] ------------------------------------------------------------
[10/13 15:28:09     20s]             Multi-bit cell usage statistics
[10/13 15:28:09     20s] 
[10/13 15:28:09     20s] ------------------------------------------------------------
[10/13 15:28:09     20s] ============================================================
[10/13 15:28:09     20s] Sequential Multibit cells usage statistics
[10/13 15:28:09     20s] ------------------------------------------------------------
[10/13 15:28:09     20s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[10/13 15:28:09     20s] ------------------------------------------------------------
[10/13 15:28:09     20s] -FlipFlops                0                    0        -nan                    -nan
[10/13 15:28:09     20s] ------------------------------------------------------------
[10/13 15:28:09     20s] 
[10/13 15:28:09     20s] ------------------------------------------------------------
[10/13 15:28:09     20s] Seq_Mbit libcell              Bitwidth        Count
[10/13 15:28:09     20s] ------------------------------------------------------------
[10/13 15:28:09     20s] Total 0
[10/13 15:28:09     20s] ============================================================
[10/13 15:28:09     20s] ------------------------------------------------------------
[10/13 15:28:09     20s] Category            Num of Insts Rejected     Reasons
[10/13 15:28:09     20s] ------------------------------------------------------------
[10/13 15:28:09     20s] ------------------------------------------------------------
[10/13 15:28:09     20s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/13 15:28:09     20s] UM:           20.6             22                                      place_design
[10/13 15:28:09     20s] *** placeDesign #1 [finish] : cpu/real = 0:00:03.1/0:00:04.2 (0.7), totSession cpu/real = 0:00:20.6/0:00:21.4 (1.0), mem = 1857.3M
[10/13 15:28:09     20s] 
[10/13 15:28:09     20s] =============================================================================================
[10/13 15:28:09     20s]  Final TAT Report : placeDesign #1                                              21.15-s110_1
[10/13 15:28:09     20s] =============================================================================================
[10/13 15:28:09     20s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/13 15:28:09     20s] ---------------------------------------------------------------------------------------------
[10/13 15:28:09     20s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/13 15:28:09     20s] [ TimingUpdate           ]      4   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    0.9
[10/13 15:28:09     20s] [ FullDelayCalc          ]      3   0:00:00.2  (   5.3 % )     0:00:00.2 /  0:00:00.2    1.0
[10/13 15:28:09     20s] [ MISC                   ]          0:00:03.9  (  93.2 % )     0:00:03.9 /  0:00:02.8    0.7
[10/13 15:28:09     20s] ---------------------------------------------------------------------------------------------
[10/13 15:28:09     20s]  placeDesign #1 TOTAL               0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:03.1    0.7
[10/13 15:28:09     20s] ---------------------------------------------------------------------------------------------
[10/13 15:28:09     20s] 
[10/13 15:28:09     20s] @file 137: # check_drc
[10/13 15:28:09     20s] @file 138:
[10/13 15:28:09     20s] @file 139: #------------------------------------ [15]
[10/13 15:28:09     20s] @@file 140: set_db extract_rc_engine pre_route
[10/13 15:28:09     20s] @@file 141: extract_rc
[10/13 15:28:09     20s] Extraction called for design 'bch_32_bits_v2' of instances=1916 and nets=2365 using extraction engine 'pre_route' .
[10/13 15:28:09     20s] pre_route RC Extraction called for design bch_32_bits_v2.
[10/13 15:28:09     20s] RC Extraction called in multi-corner(2) mode.
[10/13 15:28:09     20s] RCMode: PreRoute
[10/13 15:28:09     20s]       RC Corner Indexes            0       1   
[10/13 15:28:09     20s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/13 15:28:09     20s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/13 15:28:09     20s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/13 15:28:09     20s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/13 15:28:09     20s] Shrink Factor                : 1.00000
[10/13 15:28:09     20s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/13 15:28:09     20s] Using Quantus QRC technology file ...
[10/13 15:28:09     20s] 
[10/13 15:28:09     20s] Trim Metal Layers:
[10/13 15:28:09     20s] LayerId::1 widthSet size::1
[10/13 15:28:09     20s] LayerId::2 widthSet size::1
[10/13 15:28:09     20s] LayerId::3 widthSet size::1
[10/13 15:28:09     20s] LayerId::4 widthSet size::1
[10/13 15:28:09     20s] LayerId::5 widthSet size::1
[10/13 15:28:09     20s] LayerId::6 widthSet size::1
[10/13 15:28:09     20s] LayerId::7 widthSet size::1
[10/13 15:28:09     20s] LayerId::8 widthSet size::1
[10/13 15:28:09     20s] LayerId::9 widthSet size::1
[10/13 15:28:09     20s] LayerId::10 widthSet size::1
[10/13 15:28:09     20s] LayerId::11 widthSet size::1
[10/13 15:28:09     20s] eee: pegSigSF::1.070000
[10/13 15:28:09     20s] Updating RC grid for preRoute extraction ...
[10/13 15:28:09     20s] Initializing multi-corner resistance tables ...
[10/13 15:28:09     20s] eee: l::1 avDens::0.095533 usedTrk::137.568069 availTrk::1440.000000 sigTrk::137.568069
[10/13 15:28:09     20s] eee: l::2 avDens::0.301763 usedTrk::412.811867 availTrk::1368.000000 sigTrk::412.811867
[10/13 15:28:09     20s] eee: l::3 avDens::0.317983 usedTrk::457.895176 availTrk::1440.000000 sigTrk::457.895176
[10/13 15:28:09     20s] eee: l::4 avDens::0.127190 usedTrk::173.996081 availTrk::1368.000000 sigTrk::173.996081
[10/13 15:28:09     20s] eee: l::5 avDens::0.071775 usedTrk::96.896375 availTrk::1350.000000 sigTrk::96.896375
[10/13 15:28:09     20s] eee: l::6 avDens::0.014868 usedTrk::16.525673 availTrk::1111.500000 sigTrk::16.525673
[10/13 15:28:09     20s] eee: l::7 avDens::0.020072 usedTrk::1.806462 availTrk::90.000000 sigTrk::1.806462
[10/13 15:28:09     20s] eee: l::8 avDens::0.001434 usedTrk::0.122573 availTrk::85.500000 sigTrk::0.122573
[10/13 15:28:09     20s] eee: l::9 avDens::0.000143 usedTrk::0.012895 availTrk::90.000000 sigTrk::0.012895
[10/13 15:28:09     20s] eee: l::10 avDens::0.151715 usedTrk::83.018245 availTrk::547.200000 sigTrk::83.018245
[10/13 15:28:09     20s] eee: l::11 avDens::0.056881 usedTrk::16.381813 availTrk::288.000000 sigTrk::16.381813
[10/13 15:28:09     20s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[10/13 15:28:09     20s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.277563 uaWl=1.000000 uaWlH=0.246140 aWlH=0.000000 lMod=0 pMax=0.820200 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[10/13 15:28:09     20s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1857.293M)
[10/13 15:28:09     20s] @file 142: #------------------------------------ [16]
[10/13 15:28:09     20s] @file 143: # set_db opt_drv_fix_max_cap true ; set_db opt_drv_fix_max_tran true ; set_db opt_fix_fanout_load false
[10/13 15:28:09     20s] @file 144: # opt_design -pre_cts
[10/13 15:28:09     20s] @file 145: #------------------------------------ [17]
[10/13 15:28:09     20s] @@file 146: route_design
[10/13 15:28:09     20s] ### Time Record (route_design) is installed.
[10/13 15:28:09     20s] #% Begin route_design (date=10/13 15:28:09, mem=1655.9M)
[10/13 15:28:09     20s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1655.93 (MB), peak = 1679.01 (MB)
[10/13 15:28:09     20s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[10/13 15:28:09     20s] #**INFO: setDesignMode -flowEffort standard
[10/13 15:28:09     20s] #**INFO: setDesignMode -powerEffort none
[10/13 15:28:09     20s] **INFO: User settings:
[10/13 15:28:13     25s] delaycal_default_net_delay                               1000ps
[10/13 15:28:13     25s] delaycal_default_net_load                                0.5pf
[10/13 15:28:13     25s] delaycal_ignore_net_load                                 false
[10/13 15:28:13     25s] delaycal_input_transition_delay                          0.1ps
[10/13 15:28:13     25s] delaycal_use_default_delay_limit                         1000
[10/13 15:28:13     25s] setAnalysisMode -cts                                     postCTS
[10/13 15:28:13     25s] setAnalysisMode -virtualIPO                              false
[10/13 15:28:13     25s] setDelayCalMode -engine                                  aae
[10/13 15:28:13     25s] design_process_node                                      45
[10/13 15:28:13     25s] extract_rc_coupling_cap_threshold                        0.1
[10/13 15:28:13     25s] extract_rc_engine                                        pre_route
[10/13 15:28:13     25s] extract_rc_relative_cap_threshold                        1.0
[10/13 15:28:13     25s] extract_rc_total_cap_threshold                           0.0
[10/13 15:28:13     25s] route_design_extract_third_party_compatible              false
[10/13 15:28:13     25s] getAnalysisMode -cts                                     postCTS
[10/13 15:28:13     25s] getAnalysisMode -virtualIPO                              false
[10/13 15:28:13     25s] getDelayCalMode -engine                                  aae
[10/13 15:28:13     25s] getAnalysisMode -cts                                     postCTS
[10/13 15:28:13     25s] getAnalysisMode -virtualIPO                              false
[10/13 15:28:13     25s] #**INFO: multi-cut via swapping will be performed after routing.
[10/13 15:28:13     25s] #**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
[10/13 15:28:13     25s] OPERPROF: Starting checkPlace at level 1, MEM:1857.3M, EPOCH TIME: 1760380093.815412
[10/13 15:28:13     25s] Processing tracks to init pin-track alignment.
[10/13 15:28:13     25s] z: 2, totalTracks: 1
[10/13 15:28:13     25s] z: 4, totalTracks: 1
[10/13 15:28:13     25s] z: 6, totalTracks: 1
[10/13 15:28:13     25s] z: 8, totalTracks: 1
[10/13 15:28:13     25s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/13 15:28:13     25s] All LLGs are deleted
[10/13 15:28:13     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:13     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:13     25s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1857.3M, EPOCH TIME: 1760380093.817394
[10/13 15:28:13     25s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1857.3M, EPOCH TIME: 1760380093.817630
[10/13 15:28:13     25s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1857.3M, EPOCH TIME: 1760380093.817679
[10/13 15:28:13     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:13     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:13     25s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1857.3M, EPOCH TIME: 1760380093.818414
[10/13 15:28:13     25s] Max number of tech site patterns supported in site array is 256.
[10/13 15:28:13     25s] Core basic site is CoreSite
[10/13 15:28:13     25s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1857.3M, EPOCH TIME: 1760380093.818496
[10/13 15:28:13     25s] After signature check, allow fast init is false, keep pre-filter is true.
[10/13 15:28:13     25s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[10/13 15:28:13     25s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1857.3M, EPOCH TIME: 1760380093.818646
[10/13 15:28:13     25s] SiteArray: non-trimmed site array dimensions = 34 x 304
[10/13 15:28:13     25s] SiteArray: use 90,112 bytes
[10/13 15:28:13     25s] SiteArray: current memory after site array memory allocation 1857.3M
[10/13 15:28:13     25s] SiteArray: FP blocked sites are writable
[10/13 15:28:13     25s] SiteArray: number of non floorplan blocked sites for llg default is 10336
[10/13 15:28:13     25s] Atter site array init, number of instance map data is 0.
[10/13 15:28:13     25s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.001, REAL:0.001, MEM:1857.3M, EPOCH TIME: 1760380093.819085
[10/13 15:28:13     25s] 
[10/13 15:28:13     25s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[10/13 15:28:13     25s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.002, REAL:0.002, MEM:1857.3M, EPOCH TIME: 1760380093.819184
[10/13 15:28:13     25s] Begin checking placement ... (start mem=1857.3M, init mem=1857.3M)
[10/13 15:28:13     25s] Begin checking exclusive groups violation ...
[10/13 15:28:13     25s] There are 0 groups to check, max #box is 0, total #box is 0
[10/13 15:28:13     25s] Finished checking exclusive groups violations. Found 0 Vio.
[10/13 15:28:13     25s] 
[10/13 15:28:13     25s] Running CheckPlace using 1 thread in normal mode...
[10/13 15:28:13     25s] 
[10/13 15:28:13     25s] ...checkPlace normal is done!
[10/13 15:28:13     25s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1857.3M, EPOCH TIME: 1760380093.827233
[10/13 15:28:13     25s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:1857.3M, EPOCH TIME: 1760380093.827788
[10/13 15:28:13     25s] *info: Placed = 1916          
[10/13 15:28:13     25s] *info: Unplaced = 0           
[10/13 15:28:13     25s] Placement Density:89.84%(3176/3535)
[10/13 15:28:13     25s] Placement Density (including fixed std cells):89.84%(3176/3535)
[10/13 15:28:13     25s] All LLGs are deleted
[10/13 15:28:13     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1916).
[10/13 15:28:13     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:13     25s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1857.3M, EPOCH TIME: 1760380093.828396
[10/13 15:28:13     25s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1857.3M, EPOCH TIME: 1760380093.828537
[10/13 15:28:13     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:13     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:13     25s] OPERPROF: Finished checkPlace at level 1, CPU:0.014, REAL:0.014, MEM:1857.3M, EPOCH TIME: 1760380093.829113
[10/13 15:28:13     25s] Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1857.3M)
[10/13 15:28:13     25s] 
[10/13 15:28:13     25s] changeUseClockNetStatus Option :  -noFixedNetWires 
[10/13 15:28:13     25s] *** Changed status on (0) nets in Clock.
[10/13 15:28:13     25s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1857.3M) ***
[10/13 15:28:13     25s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[10/13 15:28:13     25s] 
[10/13 15:28:13     25s] route_global_detail
[10/13 15:28:13     25s] 
[10/13 15:28:13     25s] #Start route_global_detail on Mon Oct 13 15:28:13 2025
[10/13 15:28:13     25s] #
[10/13 15:28:13     25s] ### Time Record (route_global_detail) is installed.
[10/13 15:28:13     25s] ### Time Record (Pre Callback) is installed.
[10/13 15:28:13     25s] ### Time Record (Pre Callback) is uninstalled.
[10/13 15:28:13     25s] ### Time Record (DB Import) is installed.
[10/13 15:28:13     25s] ### Time Record (Timing Data Generation) is installed.
[10/13 15:28:13     25s] #Generating timing data, please wait...
[10/13 15:28:13     25s] #1998 total nets, 1998 already routed, 1998 will ignore in trialRoute
[10/13 15:28:13     25s] ### run_trial_route starts on Mon Oct 13 15:28:13 2025 with memory = 1656.07 (MB), peak = 1679.01 (MB)
[10/13 15:28:13     25s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[10/13 15:28:13     25s] ### dump_timing_file starts on Mon Oct 13 15:28:13 2025 with memory = 1657.52 (MB), peak = 1679.01 (MB)
[10/13 15:28:13     25s] ### extractRC starts on Mon Oct 13 15:28:13 2025 with memory = 1657.52 (MB), peak = 1679.01 (MB)
[10/13 15:28:13     25s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[10/13 15:28:13     25s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[10/13 15:28:13     25s] ### generate_timing_data starts on Mon Oct 13 15:28:13 2025 with memory = 1657.52 (MB), peak = 1679.01 (MB)
[10/13 15:28:13     25s] #Reporting timing...
[10/13 15:28:13     25s] ### report_timing starts on Mon Oct 13 15:28:13 2025 with memory = 1657.52 (MB), peak = 1679.01 (MB)
[10/13 15:28:14     25s] ### report_timing cpu:00:00:01, real:00:00:01, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:14     25s] ###############################################################
[10/13 15:28:14     25s] #  Generated by:      Cadence Innovus 21.15-s110_1
[10/13 15:28:14     25s] #  OS:                Linux x86_64(Host ID eltonsilva)
[10/13 15:28:14     25s] #  Generated on:      Mon Oct 13 15:28:14 2025
[10/13 15:28:14     25s] #  Design:            bch_32_bits_v2
[10/13 15:28:14     25s] #  Command:           route_design
[10/13 15:28:14     25s] ###############################################################
[10/13 15:28:14     25s] #Normalized TNS: 0.000 -> -nan, r2r 0.000 -> -nan, unit 1000.000, clk period 0.000 (ns)
[10/13 15:28:14     25s] #Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1698.66 (MB), peak = 1702.83 (MB)
[10/13 15:28:14     25s] #Library Standard Delay: 41.00ps
[10/13 15:28:14     25s] #Slack threshold: 82.00ps
[10/13 15:28:14     25s] ### generate_net_cdm_timing starts on Mon Oct 13 15:28:14 2025 with memory = 1698.66 (MB), peak = 1702.83 (MB)
[10/13 15:28:14     25s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:14     25s] #*** Analyzed 0 timing critical paths, and collected 0.
[10/13 15:28:14     25s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1698.72 (MB), peak = 1702.83 (MB)
[10/13 15:28:14     25s] ### Use bna from skp: 0
[10/13 15:28:14     25s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[10/13 15:28:14     26s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1707.46 (MB), peak = 1707.51 (MB)
[10/13 15:28:14     26s] #Default setup view is reset to analysis_normal_slow_max.
[10/13 15:28:14     26s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1707.46 (MB), peak = 1707.51 (MB)
[10/13 15:28:14     26s] ### generate_timing_data cpu:00:00:01, real:00:00:01, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:14     26s] #Current view: analysis_normal_slow_max 
[10/13 15:28:14     26s] #Current enabled view: analysis_normal_slow_max 
[10/13 15:28:14     26s] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1707.46 (MB), peak = 1707.51 (MB)
[10/13 15:28:14     26s] ### dump_timing_file cpu:00:00:01, real:00:00:01, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:14     26s] #Done generating timing data.
[10/13 15:28:14     26s] ### Time Record (Timing Data Generation) is uninstalled.
[10/13 15:28:14     26s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[10/13 15:28:14     26s] ### Net info: total nets: 2365
[10/13 15:28:14     26s] ### Net info: dirty nets: 0
[10/13 15:28:14     26s] ### Net info: marked as disconnected nets: 0
[10/13 15:28:14     26s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[10/13 15:28:14     26s] #num needed restored net=0
[10/13 15:28:14     26s] #need_extraction net=0 (total=2365)
[10/13 15:28:14     26s] ### Net info: fully routed nets: 0
[10/13 15:28:14     26s] ### Net info: trivial (< 2 pins) nets: 367
[10/13 15:28:14     26s] ### Net info: unrouted nets: 1998
[10/13 15:28:14     26s] ### Net info: re-extraction nets: 0
[10/13 15:28:14     26s] ### Net info: ignored nets: 0
[10/13 15:28:14     26s] ### Net info: skip routing nets: 0
[10/13 15:28:14     26s] ### import design signature (5): route=790475758 fixed_route=790475758 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1322381197 dirty_area=0 del_dirty_area=0 cell=1874353555 placement=296587313 pin_access=1 inst_pattern=1
[10/13 15:28:14     26s] ### Time Record (DB Import) is uninstalled.
[10/13 15:28:14     26s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[10/13 15:28:14     26s] #RTESIG:78da95d4414f8330140770cf7e8a976e074c36ec7bb4a5bd6abcaa59d4eb825236122809
[10/13 15:28:14     26s] #       9483dfde1a4f331bed38d25f1e8f7f5fbb5a7f3ced8011e628b71322df233cef88b841da
[10/13 15:28:14     26s] #       12e7e29e701f96de1fd8ed6afdf2fa46464353759385ec7318ba0dd4dfaeeadb2fa86d53
[10/13 15:28:14     26s] #       cd9d87c97adfbac3dd1f2f7901ac0fefdbc7d933c8263f86c50dcc931dff51e49c4e4b9f
[10/13 15:28:14     26s] #       45a6043fce8b06499f98e5161145711597fc1a4e0281e75cf2f040d67443e5cf774d4a02
[10/13 15:28:14     26s] #       3bb6876324262a530b1a1d8d4a9088672e0a0d02b2d6797bb0e305137ef3776072cea38d
[10/13 15:28:14     26s] #       0955824c8306309709502ba0a48ac6443391c8130c2598226e64421d29e246cbb8312abe
[10/13 15:28:14     26s] #       d72a1c42d6dbba9dfbc81caa84084a834933ad75f8eae42b5757631dac75737f49860bc5
[10/13 15:28:14     26s] #       0dce2e29c2f8161286c8d8725fc1a8843a4b2375f3037150a1f9
[10/13 15:28:14     26s] #
[10/13 15:28:14     26s] ### Time Record (Data Preparation) is installed.
[10/13 15:28:14     26s] #RTESIG:78da9594314fc330108599f915a7b44390da7077b1137b05b102aaa06b1588db464a1c29
[10/13 15:28:14     26s] #       7106fe3d06a6a236763dfa3ebd3b3f3f7bb1dc3e6d2061ca48ae4722dc113c6f985113af
[10/13 15:28:14     26s] #       1951dc33ed7ce9fd21b95d2c5f5edf582bd857ed6820fde8fb7605f597adbae6136ab3af
[10/13 15:28:14     26s] #       a6d6c1689c6bece1ee0f2f3187a4f3fbcde3e412484737f8e20aa6d10cff5042e453e9b3
[10/13 15:28:14     26s] #       902ec10dd32c43ac4e98f91189447e152ef11a9c05016628d12f48f76d5fb9f353732121
[10/13 15:28:14     26s] #       39368763c0262e6305b50a5a2558843d17b9020169639d3998e102e38ff913980c313898
[10/13 15:28:14     26s] #       284a9071a006ca6404a80ae02845ad839e48c2088623983cccc8081d29c28c92614617e1
[10/13 15:28:14     26s] #       bb2efc234c3a53375317c861116141a9292ad34af9aea3ab6c5d0db5678d9dba4ba4ff50
[10/13 15:28:14     26s] #       6c6fcd2ca5d9bfa5dfb3ce37660adf3593f73609e9f8008675e6b277f30d74efaeae
[10/13 15:28:14     26s] #
[10/13 15:28:14     26s] ### Time Record (Data Preparation) is uninstalled.
[10/13 15:28:14     26s] ### Time Record (Global Routing) is installed.
[10/13 15:28:14     26s] ### Time Record (Global Routing) is uninstalled.
[10/13 15:28:14     26s] ### Time Record (Data Preparation) is installed.
[10/13 15:28:14     26s] #Start routing data preparation on Mon Oct 13 15:28:14 2025
[10/13 15:28:14     26s] #
[10/13 15:28:14     26s] #Minimum voltage of a net in the design = 0.000.
[10/13 15:28:14     26s] #Maximum voltage of a net in the design = 1.100.
[10/13 15:28:14     26s] #Voltage range [0.000 - 1.100] has 2363 nets.
[10/13 15:28:14     26s] #Voltage range [0.900 - 1.100] has 1 net.
[10/13 15:28:14     26s] #Voltage range [0.000 - 0.000] has 1 net.
[10/13 15:28:14     26s] #Build and mark too close pins for the same net.
[10/13 15:28:14     26s] ### Time Record (Cell Pin Access) is installed.
[10/13 15:28:14     26s] #Rebuild pin access data for design.
[10/13 15:28:14     26s] #Initial pin access analysis.
[10/13 15:28:15     27s] #Detail pin access analysis.
[10/13 15:28:15     27s] ### Time Record (Cell Pin Access) is uninstalled.
[10/13 15:28:15     27s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[10/13 15:28:15     27s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[10/13 15:28:15     27s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[10/13 15:28:15     27s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[10/13 15:28:15     27s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[10/13 15:28:15     27s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[10/13 15:28:15     27s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[10/13 15:28:15     27s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[10/13 15:28:15     27s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[10/13 15:28:15     27s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[10/13 15:28:15     27s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[10/13 15:28:15     27s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1714.20 (MB), peak = 1748.01 (MB)
[10/13 15:28:15     27s] #Regenerating Ggrids automatically.
[10/13 15:28:15     27s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[10/13 15:28:15     27s] #Using automatically generated G-grids.
[10/13 15:28:15     27s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[10/13 15:28:16     27s] #Done routing data preparation.
[10/13 15:28:16     27s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1719.12 (MB), peak = 1748.01 (MB)
[10/13 15:28:16     27s] ### Time Record (Data Preparation) is uninstalled.
[10/13 15:28:16     27s] #
[10/13 15:28:16     27s] #Summary of active signal nets routing constraints set by OPT:
[10/13 15:28:16     27s] #	preferred routing layers      : 0
[10/13 15:28:16     27s] #	preferred routing layer effort: 0
[10/13 15:28:16     27s] #	preferred extra space         : 0
[10/13 15:28:16     27s] #	preferred multi-cut via       : 0
[10/13 15:28:16     27s] #	avoid detour                  : 0
[10/13 15:28:16     27s] #	expansion ratio               : 0
[10/13 15:28:16     27s] #	net priority                  : 0
[10/13 15:28:16     27s] #	s2s control                   : 0
[10/13 15:28:16     27s] #	avoid chaining                : 0
[10/13 15:28:16     27s] #	inst-based stacking via       : 0
[10/13 15:28:16     27s] #
[10/13 15:28:16     27s] #Summary of active signal nets routing constraints set by USER:
[10/13 15:28:16     27s] #	preferred routing layers      : 0
[10/13 15:28:16     27s] #	preferred routing layer effort     : 0
[10/13 15:28:16     27s] #	preferred extra space              : 0
[10/13 15:28:16     27s] #	preferred multi-cut via            : 0
[10/13 15:28:16     27s] #	avoid detour                       : 0
[10/13 15:28:16     27s] #	net weight                         : 0
[10/13 15:28:16     27s] #	avoid chaining                     : 0
[10/13 15:28:16     27s] #	cell-based stacking via (required) : 0
[10/13 15:28:16     27s] #	cell-based stacking via (optional) : 0
[10/13 15:28:16     27s] #
[10/13 15:28:16     27s] #Start timing driven prevention iteration...
[10/13 15:28:16     27s] ### td_prevention_read_timing_data starts on Mon Oct 13 15:28:16 2025 with memory = 1719.12 (MB), peak = 1748.01 (MB)
[10/13 15:28:16     27s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:16     27s] #
[10/13 15:28:16     27s] #----------------------------------------------------
[10/13 15:28:16     27s] # Summary of active signal nets routing constraints
[10/13 15:28:16     27s] #+--------------------------+-----------+
[10/13 15:28:16     27s] #+--------------------------+-----------+
[10/13 15:28:16     27s] #
[10/13 15:28:16     27s] #----------------------------------------------------
[10/13 15:28:16     27s] #Done timing-driven prevention
[10/13 15:28:16     27s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1719.12 (MB), peak = 1748.01 (MB)
[10/13 15:28:16     27s] #Total number of trivial nets (e.g. < 2 pins) = 367 (skipped).
[10/13 15:28:16     27s] #Total number of routable nets = 1998.
[10/13 15:28:16     27s] #Total number of nets in the design = 2365.
[10/13 15:28:16     27s] #1998 routable nets do not have any wires.
[10/13 15:28:16     27s] #1998 nets will be global routed.
[10/13 15:28:16     27s] ### Time Record (Data Preparation) is installed.
[10/13 15:28:16     27s] #
[10/13 15:28:16     27s] #Finished routing data preparation on Mon Oct 13 15:28:16 2025
[10/13 15:28:16     27s] #
[10/13 15:28:16     27s] #Cpu time = 00:00:00
[10/13 15:28:16     27s] #Elapsed time = 00:00:00
[10/13 15:28:16     27s] #Increased memory = 0.00 (MB)
[10/13 15:28:16     27s] #Total memory = 1719.12 (MB)
[10/13 15:28:16     27s] #Peak memory = 1748.01 (MB)
[10/13 15:28:16     27s] #
[10/13 15:28:16     27s] ### Time Record (Data Preparation) is uninstalled.
[10/13 15:28:16     27s] ### Time Record (Global Routing) is installed.
[10/13 15:28:16     27s] #
[10/13 15:28:16     27s] #Start global routing on Mon Oct 13 15:28:16 2025
[10/13 15:28:16     27s] #
[10/13 15:28:16     27s] #
[10/13 15:28:16     27s] #Start global routing initialization on Mon Oct 13 15:28:16 2025
[10/13 15:28:16     27s] #
[10/13 15:28:16     27s] #Number of eco nets is 0
[10/13 15:28:16     27s] #
[10/13 15:28:16     27s] #Start global routing data preparation on Mon Oct 13 15:28:16 2025
[10/13 15:28:16     27s] #
[10/13 15:28:16     27s] ### build_merged_routing_blockage_rect_list starts on Mon Oct 13 15:28:16 2025 with memory = 1719.12 (MB), peak = 1748.01 (MB)
[10/13 15:28:16     27s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:16     27s] ### init_is_bin_blocked starts on Mon Oct 13 15:28:16 2025 with memory = 1719.12 (MB), peak = 1748.01 (MB)
[10/13 15:28:16     27s] #Start routing resource analysis on Mon Oct 13 15:28:16 2025
[10/13 15:28:16     27s] #
[10/13 15:28:16     27s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:16     27s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Oct 13 15:28:16 2025 with memory = 1719.12 (MB), peak = 1748.01 (MB)
[10/13 15:28:16     27s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:16     27s] ### adjust_flow_cap starts on Mon Oct 13 15:28:16 2025 with memory = 1719.12 (MB), peak = 1748.01 (MB)
[10/13 15:28:16     27s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:16     27s] ### adjust_flow_per_partial_route_obs starts on Mon Oct 13 15:28:16 2025 with memory = 1719.12 (MB), peak = 1748.01 (MB)
[10/13 15:28:16     27s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:16     27s] ### set_via_blocked starts on Mon Oct 13 15:28:16 2025 with memory = 1719.12 (MB), peak = 1748.01 (MB)
[10/13 15:28:16     27s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:16     27s] ### copy_flow starts on Mon Oct 13 15:28:16 2025 with memory = 1719.12 (MB), peak = 1748.01 (MB)
[10/13 15:28:16     27s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:16     27s] ### report_flow_cap starts on Mon Oct 13 15:28:16 2025 with memory = 1719.12 (MB), peak = 1748.01 (MB)
[10/13 15:28:16     27s] #Routing resource analysis is done on Mon Oct 13 15:28:16 2025
[10/13 15:28:16     27s] #
[10/13 15:28:16     27s] #  Resource Analysis:
[10/13 15:28:16     27s] #
[10/13 15:28:16     27s] #               Routing  #Avail      #Track     #Total     %Gcell
[10/13 15:28:16     27s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[10/13 15:28:16     27s] #  --------------------------------------------------------------
[10/13 15:28:16     27s] #  Metal1         H          50         288         529    76.18%
[10/13 15:28:16     27s] #  Metal2         V         317          17         529     0.00%
[10/13 15:28:16     27s] #  Metal3         H         331           7         529     0.00%
[10/13 15:28:16     27s] #  Metal4         V         318          16         529     0.00%
[10/13 15:28:16     27s] #  Metal5         H         331           7         529     0.00%
[10/13 15:28:16     27s] #  Metal6         V         318          16         529     0.00%
[10/13 15:28:16     27s] #  Metal7         H         331           7         529     0.00%
[10/13 15:28:16     27s] #  Metal8         V         318          16         529     0.00%
[10/13 15:28:16     27s] #  Metal9         H         325          13         529     0.00%
[10/13 15:28:16     27s] #  Metal10        V          96          37         529     4.16%
[10/13 15:28:16     27s] #  Metal11        H         125          10         529     0.00%
[10/13 15:28:16     27s] #  --------------------------------------------------------------
[10/13 15:28:16     27s] #  Total                   2863      13.53%        5819     7.30%
[10/13 15:28:16     27s] #
[10/13 15:28:16     27s] #
[10/13 15:28:16     27s] #
[10/13 15:28:16     27s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:16     27s] ### analyze_m2_tracks starts on Mon Oct 13 15:28:16 2025 with memory = 1719.12 (MB), peak = 1748.01 (MB)
[10/13 15:28:16     27s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:16     27s] ### report_initial_resource starts on Mon Oct 13 15:28:16 2025 with memory = 1719.12 (MB), peak = 1748.01 (MB)
[10/13 15:28:16     27s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:16     27s] ### mark_pg_pins_accessibility starts on Mon Oct 13 15:28:16 2025 with memory = 1719.12 (MB), peak = 1748.01 (MB)
[10/13 15:28:16     27s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:16     27s] ### set_net_region starts on Mon Oct 13 15:28:16 2025 with memory = 1719.12 (MB), peak = 1748.01 (MB)
[10/13 15:28:16     27s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:16     27s] #
[10/13 15:28:16     27s] #Global routing data preparation is done on Mon Oct 13 15:28:16 2025
[10/13 15:28:16     27s] #
[10/13 15:28:16     27s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1719.12 (MB), peak = 1748.01 (MB)
[10/13 15:28:16     27s] #
[10/13 15:28:16     27s] ### prepare_level starts on Mon Oct 13 15:28:16 2025 with memory = 1719.12 (MB), peak = 1748.01 (MB)
[10/13 15:28:16     27s] ### init level 1 starts on Mon Oct 13 15:28:16 2025 with memory = 1719.12 (MB), peak = 1748.01 (MB)
[10/13 15:28:16     27s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:16     27s] ### Level 1 hgrid = 23 X 23
[10/13 15:28:16     27s] ### prepare_level_flow starts on Mon Oct 13 15:28:16 2025 with memory = 1719.12 (MB), peak = 1748.01 (MB)
[10/13 15:28:16     27s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:16     27s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:16     27s] #
[10/13 15:28:16     27s] #Global routing initialization is done on Mon Oct 13 15:28:16 2025
[10/13 15:28:16     27s] #
[10/13 15:28:16     27s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1719.12 (MB), peak = 1748.01 (MB)
[10/13 15:28:16     27s] #
[10/13 15:28:16     27s] #Skip 1/3 round for no nets in the round...
[10/13 15:28:16     27s] #Skip 2/3 round for no nets in the round...
[10/13 15:28:16     27s] #Route nets in 3/3 round...
[10/13 15:28:16     27s] #start global routing iteration 1...
[10/13 15:28:16     27s] ### init_flow_edge starts on Mon Oct 13 15:28:16 2025 with memory = 1719.12 (MB), peak = 1748.01 (MB)
[10/13 15:28:16     27s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:16     27s] ### cal_flow starts on Mon Oct 13 15:28:16 2025 with memory = 1721.25 (MB), peak = 1748.01 (MB)
[10/13 15:28:16     27s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:16     27s] ### routing at level 1 (topmost level) iter 0
[10/13 15:28:16     28s] ### measure_qor starts on Mon Oct 13 15:28:16 2025 with memory = 1725.89 (MB), peak = 1748.01 (MB)
[10/13 15:28:16     28s] ### measure_congestion starts on Mon Oct 13 15:28:16 2025 with memory = 1725.89 (MB), peak = 1748.01 (MB)
[10/13 15:28:16     28s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:16     28s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:16     28s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1725.89 (MB), peak = 1748.01 (MB)
[10/13 15:28:16     28s] #
[10/13 15:28:16     28s] #start global routing iteration 2...
[10/13 15:28:16     28s] ### routing at level 1 (topmost level) iter 1
[10/13 15:28:17     28s] ### measure_qor starts on Mon Oct 13 15:28:17 2025 with memory = 1726.14 (MB), peak = 1748.01 (MB)
[10/13 15:28:17     28s] ### measure_congestion starts on Mon Oct 13 15:28:17 2025 with memory = 1726.14 (MB), peak = 1748.01 (MB)
[10/13 15:28:17     28s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:17     28s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:17     28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1726.14 (MB), peak = 1748.01 (MB)
[10/13 15:28:17     28s] #
[10/13 15:28:17     28s] ### route_end starts on Mon Oct 13 15:28:17 2025 with memory = 1726.14 (MB), peak = 1748.01 (MB)
[10/13 15:28:17     28s] #
[10/13 15:28:17     28s] #Total number of trivial nets (e.g. < 2 pins) = 367 (skipped).
[10/13 15:28:17     28s] #Total number of routable nets = 1998.
[10/13 15:28:17     28s] #Total number of nets in the design = 2365.
[10/13 15:28:17     28s] #
[10/13 15:28:17     28s] #1998 routable nets have routed wires.
[10/13 15:28:17     28s] #
[10/13 15:28:17     28s] #Routed nets constraints summary:
[10/13 15:28:17     28s] #-----------------------------
[10/13 15:28:17     28s] #        Rules   Unconstrained  
[10/13 15:28:17     28s] #-----------------------------
[10/13 15:28:17     28s] #      Default            1998  
[10/13 15:28:17     28s] #-----------------------------
[10/13 15:28:17     28s] #        Total            1998  
[10/13 15:28:17     28s] #-----------------------------
[10/13 15:28:17     28s] #
[10/13 15:28:17     28s] #Routing constraints summary of the whole design:
[10/13 15:28:17     28s] #-----------------------------
[10/13 15:28:17     28s] #        Rules   Unconstrained  
[10/13 15:28:17     28s] #-----------------------------
[10/13 15:28:17     28s] #      Default            1998  
[10/13 15:28:17     28s] #-----------------------------
[10/13 15:28:17     28s] #        Total            1998  
[10/13 15:28:17     28s] #-----------------------------
[10/13 15:28:17     28s] #
[10/13 15:28:17     28s] ### adjust_flow_per_partial_route_obs starts on Mon Oct 13 15:28:17 2025 with memory = 1726.14 (MB), peak = 1748.01 (MB)
[10/13 15:28:17     28s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:17     28s] ### cal_base_flow starts on Mon Oct 13 15:28:17 2025 with memory = 1726.14 (MB), peak = 1748.01 (MB)
[10/13 15:28:17     28s] ### init_flow_edge starts on Mon Oct 13 15:28:17 2025 with memory = 1726.14 (MB), peak = 1748.01 (MB)
[10/13 15:28:17     28s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:17     28s] ### cal_flow starts on Mon Oct 13 15:28:17 2025 with memory = 1726.16 (MB), peak = 1748.01 (MB)
[10/13 15:28:17     28s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:17     28s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:17     28s] ### report_overcon starts on Mon Oct 13 15:28:17 2025 with memory = 1726.16 (MB), peak = 1748.01 (MB)
[10/13 15:28:17     28s]   Flow/Cap--------------     0.59       0.72  [10/13 15:28:17     28s] #
[10/13 15:28:17     28s] #  Congestion Analysis: (blocked Gcells are excluded)
[10/13 15:28:17     28s] #
[10/13 15:28:17     28s] #                 OverCon       OverCon       OverCon          
[10/13 15:28:17     28s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[10/13 15:28:17     28s] #     Layer         (1-2)         (3-4)           (5)   OverCon
[10/13 15:28:17     28s] #  ------------------------------------------------------------
[10/13 15:28:17     28s] #  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[10/13 15:28:17     28s] #  Metal2       36(6.81%)     11(2.08%)      1(0.19%)   (9.07%)
     0.77  [10/13 15:28:17     28s] #  Metal3       76(14.4%)     12(2.27%)      0(0.00%)   (16.6%)
[10/13 15:28:17     28s] #  Metal4       11(2.08%)     0.50        1(0.19%)      0(0.00%)   (2.27%)
     0.28  [10/13 15:28:17     28s] #  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
     0.13       0.03  [10/13 15:28:17     28s] #  Metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[10/13 15:28:17     28s] #  Metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
     0.05  [10/13 15:28:17     28s] #  Metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[10/13 15:28:17     28s] #  Metal9        0(0.00%)     0.04        0(0.00%)      0(0.00%)   (0.00%)
[10/13 15:28:17     28s] #  Metal10       0(0.00%)     0.23        0(0.00%)      0(0.00%)   (0.00%)
[10/13 15:28:17     28s] #  Metal11       0(0.00%)     0.03        0(0.00%)      0(0.00%)   (0.00%)
--------------[10/13 15:28:17     28s] #  ------------------------------------------------------------
[10/13 15:28:17     28s] #     Total    123(2.26%)     24(0.44%)      1(0.02%)   (2.71%)
[10/13 15:28:17     28s] #
[10/13 15:28:17     28s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
[10/13 15:28:17     28s] #  Overflow after GR: 1.61% H + 1.10% V
[10/13 15:28:17     28s] #
### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:17     28s] ### cal_base_flow starts on Mon Oct 13 15:28:17 2025 with memory = 1726.16 (MB), peak = 1748.01 (MB)
[10/13 15:28:17     28s] ### init_flow_edge starts on Mon Oct 13 15:28:17 2025 with memory = 1726.16 (MB), peak = 1748.01 (MB)
[10/13 15:28:17     28s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:17     28s] ### cal_flow starts on Mon Oct 13 15:28:17 2025 with memory = 1726.17 (MB), peak = 1748.01 (MB)
[10/13 15:28:17     28s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:17     28s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:17     28s] ### generate_cong_map_content starts on Mon Oct 13 15:28:17 2025 with memory = 1726.17 (MB), peak = 1748.01 (MB)
[10/13 15:28:17     28s] ### Sync with Inovus CongMap starts on Mon Oct 13 15:28:17 2025 with memory = 1726.17 (MB), peak = 1748.01 (MB)
[10/13 15:28:17     28s] #Hotspot report including placement blocked areas
[10/13 15:28:17     28s] OPERPROF: Starting HotSpotCal at level 1, MEM:2017.4M, EPOCH TIME: 1760380097.105692
[10/13 15:28:17     28s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/13 15:28:17     28s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[10/13 15:28:17     28s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/13 15:28:17     28s] [hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[10/13 15:28:17     28s] [hotspot] |   Metal2(V)    |              1.00 |              2.00 |     6.83    47.88    13.68    54.72 |
[10/13 15:28:17     28s] [hotspot] |   Metal3(H)    |              7.00 |             18.00 |     6.83    27.36    41.04    47.88 |
[10/13 15:28:17     28s] [hotspot] |   Metal4(V)    |              1.00 |              2.00 |     6.83    34.20    13.68    41.04 |
[10/13 15:28:17     28s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[10/13 15:28:17     28s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[10/13 15:28:17     28s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[10/13 15:28:17     28s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[10/13 15:28:17     28s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[10/13 15:28:17     28s] [hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[10/13 15:28:17     28s] [hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[10/13 15:28:17     28s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/13 15:28:17     28s] [hotspot] |      worst     | (Metal3)     7.00 | (Metal3)    18.00 |                                     |
[10/13 15:28:17     28s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/13 15:28:17     28s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/13 15:28:17     28s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[10/13 15:28:17     28s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/13 15:28:17     28s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/13 15:28:17     28s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[10/13 15:28:17     28s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2017.4M, EPOCH TIME: 1760380097.106573
[10/13 15:28:17     28s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:17     28s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:17     28s] ### update starts on Mon Oct 13 15:28:17 2025 with memory = 1726.17 (MB), peak = 1748.01 (MB)
[10/13 15:28:17     28s] #Complete Global Routing.
[10/13 15:28:17     28s] #Total wire length = 18410 um.
[10/13 15:28:17     28s] #Total half perimeter of net bounding box = 16697 um.
[10/13 15:28:17     28s] #Total wire length on LAYER Metal1 = 189 um.
[10/13 15:28:17     28s] #Total wire length on LAYER Metal2 = 3621 um.
[10/13 15:28:17     28s] #Total wire length on LAYER Metal3 = 4991 um.
[10/13 15:28:17     28s] #Total wire length on LAYER Metal4 = 4545 um.
[10/13 15:28:17     28s] #Total wire length on LAYER Metal5 = 3540 um.
[10/13 15:28:17     28s] #Total wire length on LAYER Metal6 = 1330 um.
[10/13 15:28:17     28s] #Total wire length on LAYER Metal7 = 167 um.
[10/13 15:28:17     28s] #Total wire length on LAYER Metal8 = 11 um.
[10/13 15:28:17     28s] #Total wire length on LAYER Metal9 = 16 um.
[10/13 15:28:17     28s] #Total wire length on LAYER Metal10 = 0 um.
[10/13 15:28:17     28s] #Total wire length on LAYER Metal11 = 0 um.
[10/13 15:28:17     28s] #Total number of vias = 14958
[10/13 15:28:17     28s] #Up-Via Summary (total 14958):
[10/13 15:28:17     28s] #           
[10/13 15:28:17     28s] #-----------------------
[10/13 15:28:17     28s] # Metal1           6710
[10/13 15:28:17     28s] # Metal2           4149
[10/13 15:28:17     28s] # Metal3           2404
[10/13 15:28:17     28s] # Metal4           1309
[10/13 15:28:17     28s] # Metal5            347
[10/13 15:28:17     28s] # Metal6             34
[10/13 15:28:17     28s] # Metal7              3
[10/13 15:28:17     28s] # Metal8              2
[10/13 15:28:17     28s] #-----------------------
[10/13 15:28:17     28s] #                 14958 
[10/13 15:28:17     28s] #
[10/13 15:28:17     28s] #Total number of involved regular nets 419
[10/13 15:28:17     28s] #Maximum src to sink distance  45.1
[10/13 15:28:17     28s] #Average of max src_to_sink distance  20.6
[10/13 15:28:17     28s] #Average of ave src_to_sink distance  14.6
[10/13 15:28:17     28s] ### update cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:17     28s] ### report_overcon starts on Mon Oct 13 15:28:17 2025 with memory = 1726.43 (MB), peak = 1748.01 (MB)
[10/13 15:28:17     28s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:17     28s] ### report_overcon starts on Mon Oct 13 15:28:17 2025 with memory = 1726.43 (MB), peak = 1748.01 (MB)
[10/13 15:28:17     28s] #Max overcon = 5 tracks.
[10/13 15:28:17     28s] #Total overcon = 2.71%.
[10/13 15:28:17     28s] #Worst layer Gcell overcon rate = 16.64%.
[10/13 15:28:17     28s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:17     28s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:17     28s] ### global_route design signature (8): route=1030006098 net_attr=2097808887
[10/13 15:28:17     28s] #
[10/13 15:28:17     28s] #Global routing statistics:
[10/13 15:28:17     28s] #Cpu time = 00:00:01
[10/13 15:28:17     28s] #Elapsed time = 00:00:01
[10/13 15:28:17     28s] #Increased memory = 7.12 (MB)
[10/13 15:28:17     28s] #Total memory = 1726.24 (MB)
[10/13 15:28:17     28s] #Peak memory = 1748.01 (MB)
[10/13 15:28:17     28s] #
[10/13 15:28:17     28s] #Finished global routing on [10/13 15:28:17     28s] ### Time Record (Global Routing) is uninstalled.
Mon Oct 13 15:28:17 2025
[10/13 15:28:17     28s] #
[10/13 15:28:17     28s] #
[10/13 15:28:17     28s] ### Time Record (Data Preparation) is installed.
[10/13 15:28:17     28s] ### Time Record (Data Preparation) is uninstalled.
[10/13 15:28:17     28s] ### track-assign external-init starts on Mon Oct 13 15:28:17 2025 with memory = 1726.24 (MB), peak = 1748.01 (MB)
[10/13 15:28:17     28s] ### Time Record (Track Assignment) is installed.
[10/13 15:28:17     28s] ### Time Record (Track Assignment) is uninstalled.
[10/13 15:28:17     28s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:17     28s] ### track-assign engine-init starts on Mon Oct 13 15:28:17 2025 with memory = 1726.24 (MB), peak = 1748.01 (MB)
[10/13 15:28:17     28s] ### Time Record (Track Assignment) is installed.
[10/13 15:28:17     28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1726.24 (MB), peak = 1748.01 (MB)
[10/13 15:28:17     28s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:17     28s] ### track-assign core-engine starts on Mon Oct 13 15:28:17 2025 with memory = 1726.24 (MB), peak = 1748.01 (MB)
[10/13 15:28:17     28s] #Start Track Assignment.
[10/13 15:28:17     28s] #Done with 2667 horizontal wires in 1 hboxes and 2733 vertical wires in 1 hboxes.
[10/13 15:28:17     28s] #Done with 632 horizontal wires in 1 hboxes and 563 vertical wires in 1 hboxes.
[10/13 15:28:17     28s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[10/13 15:28:17     28s] #
[10/13 15:28:17     28s] #Track assignment summary:
[10/13 15:28:17     28s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[10/13 15:28:17     28s] #------------------------------------------------------------------------
[10/13 15:28:17     28s] # Metal1       176.26 	  0.00%  	  0.00% 	  0.00%
[10/13 15:28:17     28s] # Metal2      3389.03 	  0.15%  	  0.00% 	  0.00%
[10/13 15:28:17     28s] # Metal3      4761.84 	  0.34%  	  0.00% 	  0.00%
[10/13 15:28:17     28s] # Metal4      4259.70 	  0.19%  	  0.00% 	  0.00%
[10/13 15:28:17     28s] # Metal5      3399.32 	  0.10%  	  0.00% 	  0.00%
[10/13 15:28:17     28s] # Metal6      1311.56 	  0.00%  	  0.00% 	  0.00%
[10/13 15:28:17     28s] # Metal7       168.47 	  0.00%  	  0.00% 	  0.00%
[10/13 15:28:17     28s] # Metal8        11.49 	  0.00%  	  0.00% 	  0.00%
[10/13 15:28:17     28s] # Metal9        15.66 	  0.00%  	  0.00% 	  0.00%
[10/13 15:28:17     28s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[10/13 15:28:17     28s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[10/13 15:28:17     28s] #------------------------------------------------------------------------
[10/13 15:28:17     28s] # All       17493.32  	  0.19% 	  0.00% 	  0.00%
[10/13 15:28:17     28s] #Complete Track Assignment.
[10/13 15:28:17     28s] #Total wire length = 17263 um.
[10/13 15:28:17     28s] #Total half perimeter of net bounding box = 16697 um.
[10/13 15:28:17     28s] #Total wire length on LAYER Metal1 = 174 um.
[10/13 15:28:17     28s] #Total wire length on LAYER Metal2 = 3308 um.
[10/13 15:28:17     28s] #Total wire length on LAYER Metal3 = 4687 um.
[10/13 15:28:17     28s] #Total wire length on LAYER Metal4 = 4224 um.
[10/13 15:28:17     28s] #Total wire length on LAYER Metal5 = 3376 um.
[10/13 15:28:17     28s] #Total wire length on LAYER Metal6 = 1300 um.
[10/13 15:28:17     28s] #Total wire length on LAYER Metal7 = 167 um.
[10/13 15:28:17     28s] #Total wire length on LAYER Metal8 = 11 um.
[10/13 15:28:17     28s] #Total wire length on LAYER Metal9 = 16 um.
[10/13 15:28:17     28s] #Total wire length on LAYER Metal10 = 0 um.
[10/13 15:28:17     28s] #Total wire length on LAYER Metal11 = 0 um.
[10/13 15:28:17     28s] #Total number of vias = 14958
[10/13 15:28:17     28s] #Up-Via Summary (total 14958):
[10/13 15:28:17     28s] #           
[10/13 15:28:17     28s] #-----------------------
[10/13 15:28:17     28s] # Metal1           6710
[10/13 15:28:17     28s] # Metal2           4149
[10/13 15:28:17     28s] # Metal3           2404
[10/13 15:28:17     28s] # Metal4           1309
[10/13 15:28:17     28s] # Metal5            347
[10/13 15:28:17     28s] # Metal6             34
[10/13 15:28:17     28s] # Metal7              3
[10/13 15:28:17     28s] # Metal8              2
[10/13 15:28:17     28s] #-----------------------
[10/13 15:28:17     28s] #                 14958 
[10/13 15:28:17     28s] #
[10/13 15:28:17     28s] ### track_assign design signature (11): route=897243854
[10/13 15:28:17     28s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:17     28s] ### Time Record (Track Assignment) is uninstalled.
[10/13 15:28:17     28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1726.32 (MB), peak = 1748.01 (MB)
[10/13 15:28:17     28s] #
[10/13 15:28:17     28s] #Start post global route fixing for timing critical nets ...
[10/13 15:28:17     28s] #
[10/13 15:28:17     28s] ### update_timing_after_routing starts on Mon Oct 13 15:28:17 2025 with memory = 1726.32 (MB), peak = 1748.01 (MB)
[10/13 15:28:17     28s] ### Time Record (Timing Data Generation) is installed.
[10/13 15:28:17     28s] #* Updating design timing data...
[10/13 15:28:17     28s] #Extracting RC...
[10/13 15:28:17     28s] Un-suppress "**WARN ..." messages.
[10/13 15:28:17     28s] #
[10/13 15:28:17     28s] #Start tQuantus RC extraction...
[10/13 15:28:17     28s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[10/13 15:28:17     28s] #Extract in track assign mode
[10/13 15:28:17     28s] #Start building rc corner(s)...
[10/13 15:28:17     28s] #Number of RC Corner = 2
[10/13 15:28:17     28s] #Corner rc_best /home/tools/design_kits/cadence/GPDK045/gpdk045_v_6_0/qrc/rcbest/qrcTechFile 0.000000 (real) 
[10/13 15:28:17     28s] #Corner rc_worst /home/tools/design_kits/cadence/GPDK045/gpdk045_v_6_0/qrc/rcworst/qrcTechFile 125.000000 (real) 
[10/13 15:28:17     28s] #metal1_conn -> Metal1 (1)
[10/13 15:28:17     28s] #metal2_conn -> Metal2 (2)
[10/13 15:28:17     28s] #metal3_conn -> Metal3 (3)
[10/13 15:28:17     28s] #metal4_conn -> Metal4 (4)
[10/13 15:28:17     28s] #metal5_conn -> Metal5 (5)
[10/13 15:28:17     28s] #metal6_conn -> Metal6 (6)
[10/13 15:28:17     28s] #metal7_conn -> Metal7 (7)
[10/13 15:28:17     28s] #metal8_conn -> Metal8 (8)
[10/13 15:28:17     28s] #metal9_conn -> Metal9 (9)
[10/13 15:28:17     28s] #metal10_conn -> Metal10 (10)
[10/13 15:28:17     28s] #metal11_conn -> Metal11 (11)
[10/13 15:28:17     28s] #SADV_On
[10/13 15:28:17     28s] # Corner(s) : 
[10/13 15:28:17     28s] #rc_best [ 0.00] 
[10/13 15:28:17     28s] #rc_worst [125.00]
[10/13 15:28:17     29s] # Corner id: 0
[10/13 15:28:17     29s] # Layout Scale: 1.000000
[10/13 15:28:17     29s] # Has Metal Fill model: yes
[10/13 15:28:17     29s] # Temperature was set
[10/13 15:28:17     29s] # Temperature : 0.000000
[10/13 15:28:17     29s] # Ref. Temp   : 25.000000
[10/13 15:28:17     29s] # Corner id: 1
[10/13 15:28:17     29s] # Layout Scale: 1.000000
[10/13 15:28:17     29s] # Has Metal Fill model: yes
[10/13 15:28:17     29s] # Temperature was set
[10/13 15:28:17     29s] # Temperature : 125.000000
[10/13 15:28:17     29s] # Ref. Temp   : 25.000000
[10/13 15:28:17     29s] #SADV_Off
[10/13 15:28:17     29s] #total pattern=286 [22, 1584]
[10/13 15:28:17     29s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[10/13 15:28:17     29s] #found CAPMODEL /home/tools/design_kits/cadence/GPDK045/gpdk045_v_6_0/qrc/rcbest/qrcTechFile
[10/13 15:28:17     29s] #found CAPMODEL /home/tools/design_kits/cadence/GPDK045/gpdk045_v_6_0/qrc/rcworst/qrcTechFile
[10/13 15:28:17     29s] #found RESMODEL /home/tools/design_kits/cadence/GPDK045/gpdk045_v_6_0/qrc/rcbest/qrcTechFile 0.000000 
[10/13 15:28:17     29s] #found RESMODEL /home/tools/design_kits/cadence/GPDK045/gpdk045_v_6_0/qrc/rcworst/qrcTechFile 125.000000 
[10/13 15:28:17     29s] #number model r/c [2,2] [22,1584] read
[10/13 15:28:17     29s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1753.39 (MB), peak = 1771.80 (MB)
[10/13 15:28:18     30s] #Finish check_net_pin_list step Enter extract
[10/13 15:28:18     30s] #Start init net ripin tree building
[10/13 15:28:18     30s] #Finish init net ripin tree building
[10/13 15:28:18     30s] #Cpu time = 00:00:00
[10/13 15:28:18     30s] #Elapsed time = 00:00:00
[10/13 15:28:18     30s] #Increased memory = 0.19 (MB)
[10/13 15:28:18     30s] #Total memory = 1761.82 (MB)
[10/13 15:28:18     30s] #Peak memory = 1771.80 (MB)
[10/13 15:28:18     30s] #begin processing metal fill model file
[10/13 15:28:18     30s] #end processing metal fill model file
[10/13 15:28:18     30s] ### track-assign external-init starts on Mon Oct 13 15:28:18 2025 with memory = 1761.82 (MB), peak = 1771.80 (MB)
[10/13 15:28:18     30s] ### Time Record (Track Assignment) is installed.
[10/13 15:28:18     30s] ### Time Record (Track Assignment) is uninstalled.
[10/13 15:28:18     30s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:18     30s] ### track-assign engine-init starts on Mon Oct 13 15:28:18 2025 with memory = 1761.82 (MB), peak = 1771.80 (MB)
[10/13 15:28:18     30s] ### Time Record (Track Assignment) is installed.
[10/13 15:28:18     30s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:18     30s] #
[10/13 15:28:18     30s] #Start Post Track Assignment Wire Spread.
[10/13 15:28:18     30s] #Done with 863 horizontal wires in 1 hboxes and 746 vertical wires in 1 hboxes.
[10/13 15:28:18     30s] #Complete Post Track Assignment Wire Spread.
[10/13 15:28:18     30s] #
[10/13 15:28:18     30s] ### Time Record (Track Assignment) is uninstalled.
[10/13 15:28:18     30s] #Length limit = 200 pitches
[10/13 15:28:18     30s] #opt mode = 2
[10/13 15:28:18     30s] #Finish check_net_pin_list step Fix net pin list
[10/13 15:28:18     30s] #Start generate extraction boxes.
[10/13 15:28:18     30s] #
[10/13 15:28:18     30s] #Extract using 30 x 30 Hboxes
[10/13 15:28:18     30s] #2x2 initial hboxes
[10/13 15:28:18     30s] #Use area based hbox pruning.
[10/13 15:28:18     30s] #0/0 hboxes pruned.
[10/13 15:28:18     30s] #Complete generating extraction boxes.
[10/13 15:28:18     30s] #Extract 1 hboxes with single thread on machine with  Core_i5 2.50GHz 24576KB Cache 20CPU...
[10/13 15:28:18     30s] #Process 0 special clock nets for rc extraction
[10/13 15:28:18     30s] #Total 1998 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[10/13 15:28:19     30s] #Run Statistics for Extraction:
[10/13 15:28:19     30s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/13 15:28:19     30s] #   Increased memory =    21.13 (MB), total memory =  1780.68 (MB), peak memory =  1780.68 (MB)
[10/13 15:28:19     30s] #
[10/13 15:28:19     30s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[10/13 15:28:19     30s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1760.97 (MB), peak = 1781.12 (MB)
[10/13 15:28:19     30s] #RC Statistics: 0 Res, 4948 Ground Cap, 1401 XCap (Edge to Edge)
[10/13 15:28:19     30s] #Register nets and terms for rcdb /tmp/innovus_temp_82573_eltonsilva_ci_inovador_DRh9IQ/nr82573_YBAqF2.rcdb.d
[10/13 15:28:19     30s] #Finish registering nets and terms for rcdb.
[10/13 15:28:19     30s] #Start writing RC data.
[10/13 15:28:19     30s] #Finish writing RC data
[10/13 15:28:19     30s] #Finish writing rcdb with 12063 nodes, 10065 edges, and 2802 xcaps
[10/13 15:28:19     30s] #0 inserted nodes are removed
[10/13 15:28:19     30s] ### track-assign external-init starts on Mon Oct 13 15:28:19 2025 with memory = 1764.45 (MB), peak = 1781.12 (MB)
[10/13 15:28:19     30s] ### Time Record (Track Assignment) is installed.
[10/13 15:28:19     30s] ### Time Record (Track Assignment) is uninstalled.
[10/13 15:28:19     30s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:19     30s] ### track-assign engine-init starts on Mon Oct 13 15:28:19 2025 with memory = 1764.45 (MB), peak = 1781.12 (MB)
[10/13 15:28:19     30s] ### Time Record (Track Assignment) is installed.
[10/13 15:28:19     30s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:19     30s] #Remove Post Track Assignment Wire Spread
[10/13 15:28:19     30s] ### Time Record (Track Assignment) is uninstalled.
[10/13 15:28:19     30s] Restoring parasitic data from file '/tmp/innovus_temp_82573_eltonsilva_ci_inovador_DRh9IQ/nr82573_YBAqF2.rcdb.d' ...
[10/13 15:28:19     30s] Opening parasitic data file '/tmp/innovus_temp_82573_eltonsilva_ci_inovador_DRh9IQ/nr82573_YBAqF2.rcdb.d' for reading (mem: 2102.934M)
[10/13 15:28:19     30s] Reading RCDB with compressed RC data.
[10/13 15:28:19     30s] Opening parasitic data file '/tmp/innovus_temp_82573_eltonsilva_ci_inovador_DRh9IQ/nr82573_YBAqF2.rcdb.d' for content verification (mem: 2102.934M)
[10/13 15:28:19     30s] Reading RCDB with compressed RC data.
[10/13 15:28:19     30s] Closing parasitic data file '/tmp/innovus_temp_82573_eltonsilva_ci_inovador_DRh9IQ/nr82573_YBAqF2.rcdb.d': 0 access done (mem: 2102.934M)
[10/13 15:28:19     30s] Closing parasitic data file '/tmp/innovus_temp_82573_eltonsilva_ci_inovador_DRh9IQ/nr82573_YBAqF2.rcdb.d': 0 access done (mem: 2102.934M)
[10/13 15:28:19     30s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2102.934M)
[10/13 15:28:19     30s] Opening parasitic data file '/tmp/innovus_temp_82573_eltonsilva_ci_inovador_DRh9IQ/nr82573_YBAqF2.rcdb.d' for reading (mem: 2102.934M)
[10/13 15:28:19     30s] Following multi-corner parasitics specified:
[10/13 15:28:19     30s] 	/tmp/innovus_temp_82573_eltonsilva_ci_inovador_DRh9IQ/nr82573_YBAqF2.rcdb.d (rcdb)
[10/13 15:28:19     30s] Reading RCDB with compressed RC data.
[10/13 15:28:19     30s] 		Cell bch_32_bits_v2 has rcdb /tmp/innovus_temp_82573_eltonsilva_ci_inovador_DRh9IQ/nr82573_YBAqF2.rcdb.d specified
[10/13 15:28:19     30s] Cell bch_32_bits_v2, hinst 
[10/13 15:28:19     30s] processing rcdb (/tmp/innovus_temp_82573_eltonsilva_ci_inovador_DRh9IQ/nr82573_YBAqF2.rcdb.d) for hinst (top) of cell (bch_32_bits_v2);
[10/13 15:28:19     30s] Closing parasitic data file '/tmp/innovus_temp_82573_eltonsilva_ci_inovador_DRh9IQ/nr82573_YBAqF2.rcdb.d': 0 access done (mem: 2102.934M)
[10/13 15:28:19     30s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2078.934M)
[10/13 15:28:19     30s] Opening parasitic data file '/tmp/innovus_temp_82573_eltonsilva_ci_inovador_DRh9IQ/bch_32_bits_v2_82573_zJegNt.rcdb.d/bch_32_bits_v2.rcdb.d' for reading (mem: 2078.934M)
[10/13 15:28:19     30s] Reading RCDB with compressed RC data.
[10/13 15:28:19     30s] Closing parasitic data file '/tmp/innovus_temp_82573_eltonsilva_ci_inovador_DRh9IQ/bch_32_bits_v2_82573_zJegNt.rcdb.d/bch_32_bits_v2.rcdb.d': 0 access done (mem: 2078.934M)
[10/13 15:28:19     30s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=2078.934M)
[10/13 15:28:19     30s] Done read_parasitics... (cpu: 0:00:00.1 real: 0:00:00.0 mem: 2078.934M)
[10/13 15:28:19     30s] #
[10/13 15:28:19     30s] #Restore RCDB.
[10/13 15:28:19     30s] ### track-assign external-init starts on Mon Oct 13 15:28:19 2025 with memory = 1764.17 (MB), peak = 1781.12 (MB)
[10/13 15:28:19     30s] ### Time Record (Track Assignment) is installed.
[10/13 15:28:19     30s] ### Time Record (Track Assignment) is uninstalled.
[10/13 15:28:19     30s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:19     30s] ### track-assign engine-init starts on Mon Oct 13 15:28:19 2025 with memory = 1764.17 (MB), peak = 1781.12 (MB)
[10/13 15:28:19     30s] ### Time Record (Track Assignment) is installed.
[10/13 15:28:19     30s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:19     30s] #Remove Post Track Assignment Wire Spread
[10/13 15:28:19     30s] ### Time Record (Track Assignment) is uninstalled.
[10/13 15:28:19     30s] #
[10/13 15:28:19     30s] #Complete tQuantus RC extraction.
[10/13 15:28:19     30s] #Cpu time = 00:00:02
[10/13 15:28:19     30s] #Elapsed time = 00:00:02
[10/13 15:28:19     30s] #Increased memory = 37.57 (MB)
[10/13 15:28:19     30s] #Total memory = 1763.88 (MB)
[10/13 15:28:19     30s] #Peak memory = 1781.12 (MB)
[10/13 15:28:19     30s] #
[10/13 15:28:19     30s] Un-suppress "**WARN ..." messages.
[10/13 15:28:19     30s] #RC Extraction Completed...
[10/13 15:28:19     30s] ### update_timing starts on Mon Oct 13 15:28:19 2025 with memory = 1763.88 (MB), peak = 1781.12 (MB)
[10/13 15:28:19     30s] AAE_INFO: switching -siAware from false to true ...
[10/13 15:28:19     30s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[10/13 15:28:19     30s] ### generate_timing_data starts on Mon Oct 13 15:28:19 2025 with memory = 1754.37 (MB), peak = 1781.12 (MB)
[10/13 15:28:19     30s] #Reporting timing...
[10/13 15:28:19     30s] ### report_timing starts on Mon Oct 13 15:28:19 2025 with memory = 1754.37 (MB), peak = 1781.12 (MB)
[10/13 15:28:19     31s] ### report_timing cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:19     31s] ###############################################################
[10/13 15:28:19     31s] #  Generated by:      Cadence Innovus 21.15-s110_1
[10/13 15:28:19     31s] #  OS:                Linux x86_64(Host ID eltonsilva)
[10/13 15:28:19     31s] #  Generated on:      Mon Oct 13 15:28:19 2025
[10/13 15:28:19     31s] #  Design:            bch_32_bits_v2
[10/13 15:28:19     31s] #  Command:           route_design
[10/13 15:28:19     31s] ###############################################################
[10/13 15:28:19     31s] #Normalized TNS: 0.000 -> -nan, r2r 0.000 -> -nan, unit 1000.000, clk period 0.000 (ns)
[10/13 15:28:19     31s] #Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1773.44 (MB), peak = 1788.05 (MB)
[10/13 15:28:19     31s] #Library Standard Delay: 41.00ps
[10/13 15:28:19     31s] #Slack threshold: 0.00ps
[10/13 15:28:19     31s] ### generate_net_cdm_timing starts on Mon Oct 13 15:28:19 2025 with memory = 1773.44 (MB), peak = 1788.05 (MB)
[10/13 15:28:19     31s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:19     31s] #*** Analyzed 0 timing critical paths, and collected 0.
[10/13 15:28:19     31s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1773.44 (MB), peak = 1788.05 (MB)
[10/13 15:28:19     31s] ### Use bna from skp: 0
[10/13 15:28:19     31s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1774.08 (MB), peak = 1788.05 (MB)
[10/13 15:28:19     31s] Worst slack reported in the design = 9999999562023526247432192.000000 (early)
[10/13 15:28:19     31s] 
[10/13 15:28:19     31s] *** writeDesignTiming (0:00:00.0) ***
[10/13 15:28:19     31s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1774.39 (MB), peak = 1788.05 (MB)
[10/13 15:28:19     31s] ### generate_timing_data cpu:00:00:01, [10/13 15:28:19     31s] Un-suppress "**WARN ..." messages.
real:00:00:01, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:19     31s] #Number of victim nets: 0
[10/13 15:28:19     31s] #Number of aggressor nets: 0
[10/13 15:28:19     31s] #Number of weak nets: 0
[10/13 15:28:19     31s] #Number of critical nets: 0
[10/13 15:28:19     31s] #	level 1 [   0.0, -1000.0]: 0 nets
[10/13 15:28:19     31s] #	level 2 [   0.0, -1000.0]: 0 nets
[10/13 15:28:19     31s] #	level 3 [   0.0, -1000.0]: 0 nets
[10/13 15:28:19     31s] #Total number of nets: 1998
[10/13 15:28:19     31s] ### update_timing cpu:00:00:01, real:00:00:01, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:19     31s] ### Time Record (Timing Data Generation) is uninstalled.
[10/13 15:28:19     31s] ### update_timing_after_routing cpu:00:00:03, real:00:00:03, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:19     31s] #Total number of significant detoured timing critical nets is 0
[10/13 15:28:19     31s] #Total number of selected detoured timing critical nets is 0
[10/13 15:28:19     31s] #
[10/13 15:28:19     31s] #----------------------------------------------------
[10/13 15:28:19     31s] # Summary of active signal nets routing constraints
[10/13 15:28:19     31s] #+--------------------------+-----------+
[10/13 15:28:19     31s] #+--------------------------+-----------+
[10/13 15:28:19     31s] #
[10/13 15:28:19     31s] #----------------------------------------------------
[10/13 15:28:19     31s] ### run_free_timing_graph starts on Mon Oct 13 15:28:19 2025 with memory = 1774.39 (MB), peak = 1788.05 (MB)
[10/13 15:28:19     31s] ### Time Record (Timing Data Generation) is installed.
[10/13 15:28:20     31s] ### Time Record (Timing Data Generation) is uninstalled.
[10/13 15:28:20     31s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:20     31s] ### run_build_timing_graph starts on Mon Oct 13 15:28:20 2025 with memory = 1765.62 (MB), peak = 1788.05 (MB)
[10/13 15:28:20     31s] ### Time Record (Timing Data Generation) is installed.
[10/13 15:28:20     31s] Current (total cpu=0:00:31.2, real=0:00:33.0, peak res=1788.1M, current mem=1723.7M)
[10/13 15:28:20     31s] bch_32_bits_v2
[10/13 15:28:20     31s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1724.2M, current mem=1724.2M)
[10/13 15:28:20     31s] Current (total cpu=0:00:31.3, real=0:00:33.0, peak res=1788.1M, current mem=1724.2M)
[10/13 15:28:20     31s] ### Time Record (Timing Data Generation) is uninstalled.
[10/13 15:28:20     31s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:20     31s] ### track-assign external-init starts on Mon Oct 13 15:28:20 2025 with memory = 1732.25 (MB), peak = 1788.05 (MB)
[10/13 15:28:20     31s] ### Time Record (Track Assignment) is installed.
[10/13 15:28:20     31s] ### Time Record (Track Assignment) is uninstalled.
[10/13 15:28:20     31s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:20     31s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1732.25 (MB), peak = 1788.05 (MB)
[10/13 15:28:20     31s] #* Importing design timing data...
[10/13 15:28:20     31s] #Number of victim nets: 0
[10/13 15:28:20     31s] #Number of aggressor nets: 0
[10/13 15:28:20     31s] #Number of weak nets: 0
[10/13 15:28:20     31s] #Number of critical nets: 0
[10/13 15:28:20     31s] #	level 1 [   0.0, -1000.0]: 0 nets
[10/13 15:28:20     31s] #	level 2 [   0.0, -1000.0]: 0 nets
[10/13 15:28:20     31s] #	level 3 [   0.0, -1000.0]: 0 nets
[10/13 15:28:20     31s] #Total number of nets: 1998
[10/13 15:28:20     31s] ### track-assign engine-init starts on Mon Oct 13 15:28:20 2025 with memory = 1732.25 (MB), peak = 1788.05 (MB)
[10/13 15:28:20     31s] ### Time Record (Track Assignment) is installed.
[10/13 15:28:20     31s] #
[10/13 15:28:20     31s] #timing driven effort level: 3
[10/13 15:28:20     31s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:20     31s] ### track-assign core-engine starts on Mon Oct 13 15:28:20 2025 with memory = 1732.25 (MB), peak = 1788.05 (MB)
[10/13 15:28:20     31s] #Start Track Assignment With Timing Driven.
[10/13 15:28:20     31s] #Done with 82 horizontal wires in 1 hboxes and 81 vertical wires in 1 hboxes.
[10/13 15:28:20     31s] #Done with 20 horizontal wires in 1 hboxes and 24 vertical wires in 1 hboxes.
[10/13 15:28:20     31s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[10/13 15:28:20     31s] #
[10/13 15:28:20     31s] #Track assignment summary:
[10/13 15:28:20     31s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[10/13 15:28:20     31s] #------------------------------------------------------------------------
[10/13 15:28:20     31s] # Metal1       176.26 	  0.00%  	  0.00% 	  0.00%
[10/13 15:28:20     31s] # Metal2      3372.12 	  0.02%  	  0.00% 	  0.00%
[10/13 15:28:20     31s] # Metal3      4742.49 	  0.31%  	  0.00% 	  0.00%
[10/13 15:28:20     31s] # Metal4      4245.44 	  0.09%  	  0.00% 	  0.00%
[10/13 15:28:20     31s] # Metal5      3392.25 	  0.08%  	  0.00% 	  0.00%
[10/13 15:28:20     31s] # Metal6      1311.10 	  0.00%  	  0.00% 	  0.00%
[10/13 15:28:20     31s] # Metal7       168.47 	  0.00%  	  0.00% 	  0.00%
[10/13 15:28:20     31s] # Metal8        11.49 	  0.00%  	  0.00% 	  0.00%
[10/13 15:28:20     31s] # Metal9        15.66 	  0.00%  	  0.00% 	  0.00%
[10/13 15:28:20     31s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[10/13 15:28:20     31s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[10/13 15:28:20     31s] #------------------------------------------------------------------------
[10/13 15:28:20     31s] # All       17435.27  	  0.12% 	  0.00% 	  0.00%
[10/13 15:28:20     31s] #Complete Track Assignment With Timing Driven.
[10/13 15:28:20     31s] #Total wire length = 17209 um.
[10/13 15:28:20     31s] #Total half perimeter of net bounding box = 16697 um.
[10/13 15:28:20     31s] #Total wire length on LAYER Metal1 = 174 um.
[10/13 15:28:20     31s] #Total wire length on LAYER Metal2 = 3293 um.
[10/13 15:28:20     31s] #Total wire length on LAYER Metal3 = 4670 um.
[10/13 15:28:20     31s] #Total wire length on LAYER Metal4 = 4209 um.
[10/13 15:28:20     31s] #Total wire length on LAYER Metal5 = 3370 um.
[10/13 15:28:20     31s] #Total wire length on LAYER Metal6 = 1300 um.
[10/13 15:28:20     31s] #Total wire length on LAYER Metal7 = 167 um.
[10/13 15:28:20     31s] #Total wire length on LAYER Metal8 = 11 um.
[10/13 15:28:20     31s] #Total wire length on LAYER Metal9 = 16 um.
[10/13 15:28:20     31s] #Total wire length on LAYER Metal10 = 0 um.
[10/13 15:28:20     31s] #Total wire length on LAYER Metal11 = 0 um.
[10/13 15:28:20     31s] #Total number of vias = 14958
[10/13 15:28:20     31s] #Up-Via Summary (total 14958):
[10/13 15:28:20     31s] #           
[10/13 15:28:20     31s] #-----------------------
[10/13 15:28:20     31s] # Metal1           6710
[10/13 15:28:20     31s] # Metal2           4149
[10/13 15:28:20     31s] # Metal3           2404
[10/13 15:28:20     31s] # Metal4           1309
[10/13 15:28:20     31s] # Metal5            347
[10/13 15:28:20     31s] # Metal6             34
[10/13 15:28:20     31s] # Metal7              3
[10/13 15:28:20     31s] # Metal8              2
[10/13 15:28:20     31s] #-----------------------
[10/13 15:28:20     31s] #                 14958 
[10/13 15:28:20     31s] #
[10/13 15:28:20     31s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[10/13 15:28:20     31s] ### Time Record (Track Assignment) is uninstalled.
[10/13 15:28:20     31s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1732.27 (MB), peak = 1788.05 (MB)
[10/13 15:28:20     31s] #
[10/13 15:28:20     31s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/13 15:28:20     31s] #Cpu time = 00:00:05
[10/13 15:28:20     31s] #Elapsed time = 00:00:05
[10/13 15:28:20     31s] #Increased memory = 23.81 (MB)
[10/13 15:28:20     31s] #Total memory = 1732.27 (MB)
[10/13 15:28:20     31s] #Peak memory = 1788.05 (MB)
[10/13 15:28:20     31s] ### Time Record (Detail Routing) is installed.
[10/13 15:28:20     31s] #Start reading timing information from file .timing_file_82573.tif.gz ...
[10/13 15:28:20     31s] #WARNING (NRDB-194) 
[10/13 15:28:20     31s] #No setup time constraints read in
[10/13 15:28:20     31s] #Read in timing information for 105 ports, 1916 instances from timing file .timing_file_82573.tif.gz.
[10/13 15:28:20     31s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[10/13 15:28:20     31s] #
[10/13 15:28:20     31s] #Start Detail Routing..
[10/13 15:28:20     31s] #start initial detail routing ...
[10/13 15:28:20     31s] ### Design has 0 dirty nets, has valid drcs
[10/13 15:28:26     37s] ### Routing stats: routing = 100.00%
[10/13 15:28:26     37s] #   number of violations = 1
[10/13 15:28:26     37s] #
[10/13 15:28:26     37s] #    By Layer and Type :
[10/13 15:28:26     37s] #	          Short   Totals
[10/13 15:28:26     37s] #	Metal1        0        0
[10/13 15:28:26     37s] #	Metal2        0        0
[10/13 15:28:26     37s] #	Metal3        1        1
[10/13 15:28:26     37s] #	Totals        1        1
[10/13 15:28:26     37s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1733.30 (MB), peak = 1810.45 (MB)
[10/13 15:28:26     37s] #start 1st optimization iteration ...
[10/13 15:28:26     37s] ### Routing stats: routing = 100.00%
[10/13 15:28:26     37s] #   number of violations = 0
[10/13 15:28:26     37s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1733.13 (MB), peak = 1810.45 (MB)
[10/13 15:28:26     37s] #Complete Detail Routing.
[10/13 15:28:26     37s] #Total wire length = 18869 um.
[10/13 15:28:26     37s] #Total half perimeter of net bounding box = 16697 um.
[10/13 15:28:26     37s] #Total wire length on LAYER Metal1 = 328 um.
[10/13 15:28:26     37s] #Total wire length on LAYER Metal2 = 5710 um.
[10/13 15:28:26     37s] #Total wire length on LAYER Metal3 = 6360 um.
[10/13 15:28:26     37s] #Total wire length on LAYER Metal4 = 3773 um.
[10/13 15:28:26     37s] #Total wire length on LAYER Metal5 = 2029 um.
[10/13 15:28:26     37s] #Total wire length on LAYER Metal6 = 586 um.
[10/13 15:28:26     37s] #Total wire length on LAYER Metal7 = 67 um.
[10/13 15:28:26     37s] #Total wire length on LAYER Metal8 = 13 um.
[10/13 15:28:26     37s] #Total wire length on LAYER Metal9 = 4 um.
[10/13 15:28:26     37s] #Total wire length on LAYER Metal10 = 0 um.
[10/13 15:28:26     37s] #Total wire length on LAYER Metal11 = 0 um.
[10/13 15:28:26     37s] #Total number of vias = 14810
[10/13 15:28:26     37s] #Up-Via Summary (total 14810):
[10/13 15:28:26     37s] #           
[10/13 15:28:26     37s] #-----------------------
[10/13 15:28:26     37s] # Metal1           6983
[10/13 15:28:26     37s] # Metal2           4995
[10/13 15:28:26     37s] # Metal3           1939
[10/13 15:28:26     37s] # Metal4            707
[10/13 15:28:26     37s] # Metal5            164
[10/13 15:28:26     37s] # Metal6             17
[10/13 15:28:26     37s] # Metal7              3
[10/13 15:28:26     37s] # Metal8              2
[10/13 15:28:26     37s] #-----------------------
[10/13 15:28:26     37s] #                 14810 
[10/13 15:28:26     37s] #
[10/13 15:28:26     37s] #Total number of DRC violations = 0
[10/13 15:28:26     37s] ### Time Record (Detail Routing) is uninstalled.
[10/13 15:28:26     37s] ### Time Record (Antenna Fixing) is installed.
[10/13 15:28:26     37s] #Cpu time = 00:00:06
[10/13 15:28:26     37s] #Elapsed time = 00:00:06
[10/13 15:28:26     37s] #Increased memory = 0.86 (MB)
[10/13 15:28:26     37s] #Total memory = 1733.13 (MB)
[10/13 15:28:26     37s] #Peak memory = 1810.45 (MB)
[10/13 15:28:26     37s] #
[10/13 15:28:26     37s] #start routing for process antenna violation fix ...
[10/13 15:28:26     37s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[10/13 15:28:26     37s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1733.13 (MB), peak = 1810.45 (MB)
[10/13 15:28:26     37s] #
[10/13 15:28:26     37s] #Total wire length = 18869 um.
[10/13 15:28:26     37s] #Total half perimeter of net bounding box = 16697 um.
[10/13 15:28:26     37s] #Total wire length on LAYER Metal1 = 328 um.
[10/13 15:28:26     37s] #Total wire length on LAYER Metal2 = 5710 um.
[10/13 15:28:26     37s] #Total wire length on LAYER Metal3 = 6360 um.
[10/13 15:28:26     37s] #Total wire length on LAYER Metal4 = 3773 um.
[10/13 15:28:26     37s] #Total wire length on LAYER Metal5 = 2029 um.
[10/13 15:28:26     37s] #Total wire length on LAYER Metal6 = 586 um.
[10/13 15:28:26     37s] #Total wire length on LAYER Metal7 = 67 um.
[10/13 15:28:26     37s] #Total wire length on LAYER Metal8 = 13 um.
[10/13 15:28:26     37s] #Total wire length on LAYER Metal9 = 4 um.
[10/13 15:28:26     37s] #Total wire length on LAYER Metal10 = 0 um.
[10/13 15:28:26     37s] #Total wire length on LAYER Metal11 = 0 um.
[10/13 15:28:26     37s] #Total number of vias = 14810
[10/13 15:28:26     37s] #Up-Via Summary (total 14810):
[10/13 15:28:26     37s] #           
[10/13 15:28:26     37s] #-----------------------
[10/13 15:28:26     37s] # Metal1           6983
[10/13 15:28:26     37s] # Metal2           4995
[10/13 15:28:26     37s] # Metal3           1939
[10/13 15:28:26     37s] # Metal4            707
[10/13 15:28:26     37s] # Metal5            164
[10/13 15:28:26     37s] # Metal6             17
[10/13 15:28:26     37s] # Metal7              3
[10/13 15:28:26     37s] # Metal8              2
[10/13 15:28:26     37s] #-----------------------
[10/13 15:28:26     37s] #                 14810 
[10/13 15:28:26     37s] #
[10/13 15:28:26     37s] #Total number of DRC violations = 0
[10/13 15:28:26     37s] #Total number of process antenna violations = 0
[10/13 15:28:26     37s] #Total number of net violated process antenna rule = 0
[10/13 15:28:26     37s] #
[10/13 15:28:26     37s] #
[10/13 15:28:26     37s] #Total wire length = 18869 um.
[10/13 15:28:26     37s] #Total half perimeter of net bounding box = 16697 um.
[10/13 15:28:26     37s] #Total wire length on LAYER Metal1 = 328 um.
[10/13 15:28:26     37s] #Total wire length on LAYER Metal2 = 5710 um.
[10/13 15:28:26     37s] #Total wire length on LAYER Metal3 = 6360 um.
[10/13 15:28:26     37s] #Total wire length on LAYER Metal4 = 3773 um.
[10/13 15:28:26     37s] #Total wire length on LAYER Metal5 = 2029 um.
[10/13 15:28:26     37s] #Total wire length on LAYER Metal6 = 586 um.
[10/13 15:28:26     37s] #Total wire length on LAYER Metal7 = 67 um.
[10/13 15:28:26     37s] #Total wire length on LAYER Metal8 = 13 um.
[10/13 15:28:26     37s] #Total wire length on LAYER Metal9 = 4 um.
[10/13 15:28:26     37s] #Total wire length on LAYER Metal10 = 0 um.
[10/13 15:28:26     37s] #Total wire length on LAYER Metal11 = 0 um.
[10/13 15:28:26     37s] #Total number of vias = 14810
[10/13 15:28:26     37s] #Up-Via Summary (total 14810):
[10/13 15:28:26     37s] #           
[10/13 15:28:26     37s] #-----------------------
[10/13 15:28:26     37s] # Metal1           6983
[10/13 15:28:26     37s] # Metal2           4995
[10/13 15:28:26     37s] # Metal3           1939
[10/13 15:28:26     37s] # Metal4            707
[10/13 15:28:26     37s] # Metal5            164
[10/13 15:28:26     37s] # Metal6             17
[10/13 15:28:26     37s] # Metal7              3
[10/13 15:28:26     37s] # Metal8              2
[10/13 15:28:26     37s] #-----------------------
[10/13 15:28:26     37s] #                 14810 
[10/13 15:28:26     37s] #
[10/13 15:28:26     37s] #Total number of DRC violations = 0
[10/13 15:28:26     37s] #Total number of process antenna violations = 0
[10/13 15:28:26     37s] #Total number of net violated process antenna rule = 0
[10/13 15:28:26     37s] #
[10/13 15:28:26     37s] ### Time Record (Antenna Fixing) is uninstalled.
[10/13 15:28:26     37s] ### Time Record (Post Route Via Swapping) is installed.
[10/13 15:28:26     37s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[10/13 15:28:26     37s] #
[10/13 15:28:26     37s] #Start Post Route via swapping...
[10/13 15:28:26     37s] #99.81% of area are rerouted by ECO routing.
[10/13 15:28:27     38s] #   number of violations = 0
[10/13 15:28:27     38s] ### Time Record (Post Route Via Swapping) is uninstalled.
[10/13 15:28:27     38s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1732.59 (MB), peak = 1810.45 (MB)
[10/13 15:28:27     38s] #CELL_VIEW bch_32_bits_v2,init has no DRC violation.
[10/13 15:28:27     38s] #Total number of DRC violations = 0
[10/13 15:28:27     38s] #Total number of process antenna violations = 0
[10/13 15:28:27     38s] #Total number of net violated process antenna rule = 0
[10/13 15:28:27     38s] #Post Route via swapping is done.
[10/13 15:28:27     38s] #Total wire length = 18869 um.
[10/13 15:28:27     38s] #Total half perimeter of net bounding box = 16697 um.
[10/13 15:28:27     38s] #Total wire length on LAYER Metal1 = 328 um.
[10/13 15:28:27     38s] #Total wire length on LAYER Metal2 = 5710 um.
[10/13 15:28:27     38s] #Total wire length on LAYER Metal3 = 6360 um.
[10/13 15:28:27     38s] #Total wire length on LAYER Metal4 = 3773 um.
[10/13 15:28:27     38s] #Total wire length on LAYER Metal5 = 2029 um.
[10/13 15:28:27     38s] #Total wire length on LAYER Metal6 = 586 um.
[10/13 15:28:27     38s] #Total wire length on LAYER Metal7 = 67 um.
[10/13 15:28:27     38s] #Total wire length on LAYER Metal8 = 13 um.
[10/13 15:28:27     38s] #Total wire length on LAYER Metal9 = 4 um.
[10/13 15:28:27     38s] #Total wire length on LAYER Metal10 = 0 um.
[10/13 15:28:27     38s] #Total wire length on LAYER Metal11 = 0 um.
[10/13 15:28:27     38s] #Total number of vias = 14810
[10/13 15:28:27     38s] #Total number of multi-cut vias = 13914 ( 94.0%)
[10/13 15:28:27     38s] #Total number of single cut vias = 896 (  6.0%)
[10/13 15:28:27     38s] #Up-Via Summary (total 14810):
[10/13 15:28:27     38s] #                   single-cut          multi-cut      Total
[10/13 15:28:27     38s] #-----------------------------------------------------------
[10/13 15:28:27     38s] # Metal1           612 (  8.8%)      6371 ( 91.2%)       6983
[10/13 15:28:27     38s] # Metal2           247 (  4.9%)      4748 ( 95.1%)       4995
[10/13 15:28:27     38s] # Metal3            31 (  1.6%)      1908 ( 98.4%)       1939
[10/13 15:28:27     38s] # Metal4             6 (  0.8%)       701 ( 99.2%)        707
[10/13 15:28:27     38s] # Metal5             0 (  0.0%)       164 (100.0%)        164
[10/13 15:28:27     38s] # Metal6             0 (  0.0%)        17 (100.0%)         17
[10/13 15:28:27     38s] # Metal7             0 (  0.0%)         3 (100.0%)          3
[10/13 15:28:27     38s] # Metal8             0 (  0.0%)         2 (100.0%)          2
[10/13 15:28:27     38s] #-----------------------------------------------------------
[10/13 15:28:27     38s] #                  896 (  6.0%)     13914 ( 94.0%)      14810 
[10/13 15:28:27     38s] #
[10/13 15:28:27     38s] ### Time Record (Post Route Wire Spreading) is installed.
[10/13 15:28:27     38s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[10/13 15:28:27     38s] #
[10/13 15:28:27     38s] #Start Post Route wire spreading..
[10/13 15:28:27     38s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[10/13 15:28:27     38s] #
[10/13 15:28:27     38s] #Start DRC checking..
[10/13 15:28:27     38s] #   number of violations = 0
[10/13 15:28:27     38s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1732.79 (MB), peak = 1823.57 (MB)
[10/13 15:28:27     38s] #CELL_VIEW bch_32_bits_v2,init has no DRC violation.
[10/13 15:28:27     38s] #Total number of DRC violations = 0
[10/13 15:28:27     38s] #Total number of process antenna violations = 0
[10/13 15:28:27     38s] #Total number of net violated process antenna rule = 0
[10/13 15:28:27     38s] #
[10/13 15:28:27     38s] #Start data preparation for wire spreading...
[10/13 15:28:27     38s] #
[10/13 15:28:27     38s] #Data preparation is done on Mon Oct 13 15:28:27 2025
[10/13 15:28:27     38s] #
[10/13 15:28:27     38s] ### track-assign engine-init starts on Mon Oct 13 15:28:27 2025 with memory = 1732.79 (MB), peak = 1823.57 (MB)
[10/13 15:28:27     38s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[10/13 15:28:27     38s] #
[10/13 15:28:27     38s] #Start Post Route Wire Spread.
[10/13 15:28:27     38s] #Done with 277 horizontal wires in 2 hboxes and 197 vertical wires in 2 hboxes.
[10/13 15:28:27     38s] #Complete Post Route Wire Spread.
[10/13 15:28:27     38s] #
[10/13 15:28:27     38s] #Total wire length = 19019 um.
[10/13 15:28:27     38s] #Total half perimeter of net bounding box = 16697 um.
[10/13 15:28:27     38s] #Total wire length on LAYER Metal1 = 335 um.
[10/13 15:28:27     38s] #Total wire length on LAYER Metal2 = 5717 um.
[10/13 15:28:27     38s] #Total wire length on LAYER Metal3 = 6403 um.
[10/13 15:28:27     38s] #Total wire length on LAYER Metal4 = 3824 um.
[10/13 15:28:27     38s] #Total wire length on LAYER Metal5 = 2065 um.
[10/13 15:28:27     38s] #Total wire length on LAYER Metal6 = 592 um.
[10/13 15:28:27     38s] #Total wire length on LAYER Metal7 = 67 um.
[10/13 15:28:27     38s] #Total wire length on LAYER Metal8 = 13 um.
[10/13 15:28:27     38s] #Total wire length on LAYER Metal9 = 4 um.
[10/13 15:28:27     38s] #Total wire length on LAYER Metal10 = 0 um.
[10/13 15:28:27     38s] #Total wire length on LAYER Metal11 = 0 um.
[10/13 15:28:27     38s] #Total number of vias = 14810
[10/13 15:28:27     38s] #Total number of multi-cut vias = 13914 ( 94.0%)
[10/13 15:28:27     38s] #Total number of single cut vias = 896 (  6.0%)
[10/13 15:28:27     38s] #Up-Via Summary (total 14810):
[10/13 15:28:27     38s] #                   single-cut          multi-cut      Total
[10/13 15:28:27     38s] #-----------------------------------------------------------
[10/13 15:28:27     38s] # Metal1           612 (  8.8%)      6371 ( 91.2%)       6983
[10/13 15:28:27     38s] # Metal2           247 (  4.9%)      4748 ( 95.1%)       4995
[10/13 15:28:27     38s] # Metal3            31 (  1.6%)      1908 ( 98.4%)       1939
[10/13 15:28:27     38s] # Metal4             6 (  0.8%)       701 ( 99.2%)        707
[10/13 15:28:27     38s] # Metal5             0 (  0.0%)       164 (100.0%)        164
[10/13 15:28:27     38s] # Metal6             0 (  0.0%)        17 (100.0%)         17
[10/13 15:28:27     38s] # Metal7             0 (  0.0%)         3 (100.0%)          3
[10/13 15:28:27     38s] # Metal8             0 (  0.0%)         2 (100.0%)          2
[10/13 15:28:27     38s] #-----------------------------------------------------------
[10/13 15:28:27     38s] #                  896 (  6.0%)     13914 ( 94.0%)      14810 
[10/13 15:28:27     38s] #
[10/13 15:28:27     38s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[10/13 15:28:27     38s] #
[10/13 15:28:27     38s] #Start DRC checking..
[10/13 15:28:28     39s] #   number of violations = 0
[10/13 15:28:28     39s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1732.49 (MB), peak = 1823.57 (MB)
[10/13 15:28:28     39s] #CELL_VIEW bch_32_bits_v2,init has no DRC violation.
[10/13 15:28:28     39s] #Total number of DRC violations = 0
[10/13 15:28:28     39s] #Total number of process antenna violations = 0
[10/13 15:28:28     39s] #Total number of net violated process antenna rule = 0
[10/13 15:28:28     39s] #   number of violations = 0
[10/13 15:28:28     39s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1732.49 (MB), peak = 1823.57 (MB)
[10/13 15:28:28     39s] #CELL_VIEW bch_32_bits_v2,init has no DRC violation.
[10/13 15:28:28     39s] #Total number of DRC violations = 0
[10/13 15:28:28     39s] #Total number of process antenna violations = 0
[10/13 15:28:28     39s] #Total number of net violated process antenna rule = 0
[10/13 15:28:28     39s] #Post Route wire spread is done.
[10/13 15:28:28     39s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[10/13 15:28:28     39s] #Total wire length = 19019 um.
[10/13 15:28:28     39s] #Total half perimeter of net bounding box = 16697 um.
[10/13 15:28:28     39s] #Total wire length on LAYER Metal1 = 335 um.
[10/13 15:28:28     39s] #Total wire length on LAYER Metal2 = 5717 um.
[10/13 15:28:28     39s] #Total wire length on LAYER Metal3 = 6403 um.
[10/13 15:28:28     39s] #Total wire length on LAYER Metal4 = 3824 um.
[10/13 15:28:28     39s] #Total wire length on LAYER Metal5 = 2065 um.
[10/13 15:28:28     39s] #Total wire length on LAYER Metal6 = 592 um.
[10/13 15:28:28     39s] #Total wire length on LAYER Metal7 = 67 um.
[10/13 15:28:28     39s] #Total wire length on LAYER Metal8 = 13 um.
[10/13 15:28:28     39s] #Total wire length on LAYER Metal9 = 4 um.
[10/13 15:28:28     39s] #Total wire length on LAYER Metal10 = 0 um.
[10/13 15:28:28     39s] #Total wire length on LAYER Metal11 = 0 um.
[10/13 15:28:28     39s] #Total number of vias = 14810
[10/13 15:28:28     39s] #Total number of multi-cut vias = 13914 ( 94.0%)
[10/13 15:28:28     39s] #Total number of single cut vias = 896 (  6.0%)
[10/13 15:28:28     39s] #Up-Via Summary (total 14810):
[10/13 15:28:28     39s] #                   single-cut          multi-cut      Total
[10/13 15:28:28     39s] #-----------------------------------------------------------
[10/13 15:28:28     39s] # Metal1           612 (  8.8%)      6371 ( 91.2%)       6983
[10/13 15:28:28     39s] # Metal2           247 (  4.9%)      4748 ( 95.1%)       4995
[10/13 15:28:28     39s] # Metal3            31 (  1.6%)      1908 ( 98.4%)       1939
[10/13 15:28:28     39s] # Metal4             6 (  0.8%)       701 ( 99.2%)        707
[10/13 15:28:28     39s] # Metal5             0 (  0.0%)       164 (100.0%)        164
[10/13 15:28:28     39s] # Metal6             0 (  0.0%)        17 (100.0%)         17
[10/13 15:28:28     39s] # Metal7             0 (  0.0%)         3 (100.0%)          3
[10/13 15:28:28     39s] # Metal8             0 (  0.0%)         2 (100.0%)          2
[10/13 15:28:28     39s] #-----------------------------------------------------------
[10/13 15:28:28     39s] #                  896 (  6.0%)     13914 ( 94.0%)      14810 
[10/13 15:28:28     39s] #
[10/13 15:28:28     39s] #route_detail Statistics:
[10/13 15:28:28     39s] #Cpu time = 00:00:08
[10/13 15:28:28     39s] #Elapsed time = 00:00:08
[10/13 15:28:28     39s] #Increased memory = 0.22 (MB)
[10/13 15:28:28     39s] #Total memory = 1732.49 (MB)
[10/13 15:28:28     39s] #Peak memory = 1823.57 (MB)
[10/13 15:28:28     39s] ### global_detail_route design signature (47): route=206796277 flt_obj=0 vio=1905142130 shield_wire=1
[10/13 15:28:28     39s] ### Time Record (DB Export) is installed.
[10/13 15:28:28     39s] ### export design design signature (48): route=206796277 fixed_route=790475758 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1472112171 dirty_area=0 del_dirty_area=0 cell=1874353555 placement=296587313 pin_access=1875278652 inst_pattern=1
[10/13 15:28:28     39s] #	no debugging net set
[10/13 15:28:28     39s] ### Time Record (DB Export) is uninstalled.
[10/13 15:28:28     39s] ### Time Record (Post Callback) is installed.
[10/13 15:28:28     39s] ### Time Record (Post Callback) is uninstalled.
[10/13 15:28:28     39s] #
[10/13 15:28:28     39s] #route_global_detail statistics:
[10/13 15:28:28     39s] #Cpu time = 00:00:14
[10/13 15:28:28     39s] #Elapsed time = 00:00:14
[10/13 15:28:28     39s] #Increased memory = 73.54 (MB)
[10/13 15:28:28     39s] #Total memory = 1729.61 (MB)
[10/13 15:28:28     39s] #Peak memory = 1823.57 (MB)
[10/13 15:28:28     39s] #Number of warnings = 3
[10/13 15:28:28     39s] #Total number of warnings = 4
[10/13 15:28:28     39s] #Number of fails = 0
[10/13 15:28:28     39s] #Total number of fails = 0
[10/13 15:28:28     39s] #Complete route_global_detail on Mon Oct 13 15:28:28 2025
[10/13 15:28:28     39s] #
[10/13 15:28:28     39s] ### import design signature (49): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1875278652 inst_pattern=1
[10/13 15:28:28     39s] ### Time Record (route_global_detail) is uninstalled.
[10/13 15:28:28     39s] #Default setup view is reset to analysis_normal_slow_max.
[10/13 15:28:28     39s] #Default setup view is reset to analysis_normal_slow_max.
[10/13 15:28:28     39s] AAE_INFO: Post Route call back at the end of routeDesign
[10/13 15:28:28     39s] #route_design: cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1720.25 (MB), peak = 1823.57 (MB)
[10/13 15:28:28     39s] ### Time Record (route_design) is uninstalled.
[10/13 15:28:28     39s] ### 
[10/13 15:28:28     39s] ###   Scalability Statistics
[10/13 15:28:28     39s] ### 
[10/13 15:28:28     39s] ### --------------------------------+----------------+----------------+----------------+
[10/13 15:28:28     39s] ###   route_design                  |        cpu time|    elapsed time|     scalability|
[10/13 15:28:28     39s] ### --------------------------------+----------------+----------------+----------------+
[10/13 15:28:28     39s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[10/13 15:28:28     39s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[10/13 15:28:28     39s] ###   Timing Data Generation        |        00:00:04|        00:00:04|             1.0|
[10/13 15:28:28     39s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[10/13 15:28:28     39s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[10/13 15:28:28     39s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[10/13 15:28:28     39s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[10/13 15:28:28     39s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[10/13 15:28:28     39s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[10/13 15:28:28     39s] ###   Detail Routing                |        00:00:06|        00:00:06|             1.0|
[10/13 15:28:28     39s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[10/13 15:28:28     39s] ###   Post Route Via Swapping       |        00:00:01|        00:00:01|             1.0|
[10/13 15:28:28     39s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:01|             1.0|
[10/13 15:28:28     39s] ###   Entire Command                |        00:00:19|        00:00:19|             1.0|
[10/13 15:28:28     39s] ### --------------------------------+----------------+----------------+----------------+
[10/13 15:28:28     39s] ### 
[10/13 15:28:28     39s] #% End route_design (date=10/13 15:28:28, total cpu=0:00:18.7, real=0:00:19.0, peak res=1823.6M, current mem=1720.3M)
[10/13 15:28:28     39s] @@file 147: check_drc
[10/13 15:28:28     39s] #-check_same_via_cell true               # bool, default=false, user setting
[10/13 15:28:28     39s]  *** Starting Verify DRC (MEM: 2007.0) ***
[10/13 15:28:28     39s] 
[10/13 15:28:28     39s]   VERIFY DRC ...... Starting Verification
[10/13 15:28:28     39s]   VERIFY DRC ...... Initializing
[10/13 15:28:28     39s]   VERIFY DRC ...... Deleting Existing Violations
[10/13 15:28:28     39s]   VERIFY DRC ...... Creating Sub-Areas
[10/13 15:28:28     39s]   VERIFY DRC ...... Using new threading
[10/13 15:28:28     39s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 66.800 64.220} 1 of 1
[10/13 15:28:28     39s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[10/13 15:28:28     39s] 
[10/13 15:28:28     39s]   Verification Complete : 0 Viols.
[10/13 15:28:28     39s] 
[10/13 15:28:28     39s]  *** End Verify DRC (CPU: 0:00:00.3  ELAPSED TIME: 0.00  MEM: 256.1M) ***
[10/13 15:28:28     39s] 
[10/13 15:28:28     39s] @file 148: #------------------------------------ [18]
[10/13 15:28:28     39s] @file 149: # set_db timing_analysis_type ocv
[10/13 15:28:28     39s] @file 150: # time_design -post_route >> $lyt/reports/${design}_tns.rpt 
[10/13 15:28:28     39s] @file 151: # set_interactive_constraint_modes {basic_constraint}
[10/13 15:28:28     39s] @file 152: # set_propagated_clock [all_clocks] 
[10/13 15:28:28     39s] @file 153: #------------------------------------ [19]
[10/13 15:28:28     39s] @@file 154: add_fillers -base_cells {FILL64 FILL32 FILL16 FILL8 FILL4 FILL2 FILL1}
[10/13 15:28:28     39s] **WARN: (IMPSP-5217):	add_fillers command is running on a postRoute database. It is recommended to be followed by eco_route -target command to make the DRC clean.
[10/13 15:28:28     39s] Type 'man IMPSP-5217' for more detail.
[10/13 15:28:28     39s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2263.0M, EPOCH TIME: 1760380108.532419
[10/13 15:28:28     39s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:2263.0M, EPOCH TIME: 1760380108.532544
[10/13 15:28:28     39s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2263.0M, EPOCH TIME: 1760380108.532568
[10/13 15:28:28     39s] Processing tracks to init pin-track alignment.
[10/13 15:28:28     39s] z: 2, totalTracks: 1
[10/13 15:28:28     39s] z: 4, totalTracks: 1
[10/13 15:28:28     39s] z: 6, totalTracks: 1
[10/13 15:28:28     39s] z: 8, totalTracks: 1
[10/13 15:28:28     39s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/13 15:28:28     39s] All LLGs are deleted
[10/13 15:28:28     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:28     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:28     39s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2263.0M, EPOCH TIME: 1760380108.535427
[10/13 15:28:28     39s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2263.0M, EPOCH TIME: 1760380108.535612
[10/13 15:28:28     39s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2263.0M, EPOCH TIME: 1760380108.535669
[10/13 15:28:28     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:28     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:28     39s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2263.0M, EPOCH TIME: 1760380108.536330
[10/13 15:28:28     39s] Max number of tech site patterns supported in site array is 256.
[10/13 15:28:28     39s] Core basic site is CoreSite
[10/13 15:28:28     39s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2263.0M, EPOCH TIME: 1760380108.547904
[10/13 15:28:28     39s] After signature check, allow fast init is false, keep pre-filter is true.
[10/13 15:28:28     39s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[10/13 15:28:28     39s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.004, REAL:0.004, MEM:2263.0M, EPOCH TIME: 1760380108.552233
[10/13 15:28:28     39s] SiteArray: non-trimmed site array dimensions = 34 x 304
[10/13 15:28:28     39s] SiteArray: use 90,112 bytes
[10/13 15:28:28     39s] SiteArray: current memory after site array memory allocation 2263.0M
[10/13 15:28:28     39s] SiteArray: FP blocked sites are writable
[10/13 15:28:28     39s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/13 15:28:28     39s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2263.0M, EPOCH TIME: 1760380108.552675
[10/13 15:28:28     39s] Process 34762 wires and vias for routing blockage and capacity analysis
[10/13 15:28:28     39s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.005, REAL:0.005, MEM:2263.0M, EPOCH TIME: 1760380108.557301
[10/13 15:28:28     39s] SiteArray: number of non floorplan blocked sites for llg default is 10336
[10/13 15:28:28     39s] Atter site array init, number of instance map data is 0.
[10/13 15:28:28     39s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.021, REAL:0.021, MEM:2263.0M, EPOCH TIME: 1760380108.557807
[10/13 15:28:28     39s] 
[10/13 15:28:28     39s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[10/13 15:28:28     39s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.022, REAL:0.022, MEM:2263.0M, EPOCH TIME: 1760380108.557988
[10/13 15:28:28     39s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2263.0M, EPOCH TIME: 1760380108.558004
[10/13 15:28:28     39s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2263.0M, EPOCH TIME: 1760380108.558018
[10/13 15:28:28     39s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2263.0MB).
[10/13 15:28:28     39s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.026, REAL:0.026, MEM:2263.0M, EPOCH TIME: 1760380108.558139
[10/13 15:28:28     39s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.026, REAL:0.026, MEM:2263.0M, EPOCH TIME: 1760380108.558149
[10/13 15:28:28     39s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2263.0M, EPOCH TIME: 1760380108.558159
[10/13 15:28:28     39s]   Signal wire search tree: 35059 elements. (cpu=0:00:00.0, mem=0.0M)
[10/13 15:28:28     39s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.004, REAL:0.004, MEM:2263.0M, EPOCH TIME: 1760380108.562490
[10/13 15:28:28     39s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2263.0M, EPOCH TIME: 1760380108.563818
[10/13 15:28:28     39s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2263.0M, EPOCH TIME: 1760380108.563844
[10/13 15:28:28     39s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2263.0M, EPOCH TIME: 1760380108.563927
[10/13 15:28:28     39s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2263.0M, EPOCH TIME: 1760380108.563956
[10/13 15:28:28     39s] AddFiller init all instances time CPU:0.000, REAL:0.000
[10/13 15:28:28     39s] AddFiller main function time CPU:0.003, REAL:0.004
[10/13 15:28:28     39s] Filler instance commit time CPU:0.001, REAL:0.001
[10/13 15:28:28     39s] *INFO: Adding fillers to top-module.
[10/13 15:28:28     39s] *INFO:   Added 0 filler inst  (cell FILL64 / prefix FILLER).
[10/13 15:28:28     39s] *INFO:   Added 5 filler insts (cell FILL32 / prefix FILLER).
[10/13 15:28:28     39s] *INFO:   Added 20 filler insts (cell FILL16 / prefix FILLER).
[10/13 15:28:28     39s] *INFO:   Added 34 filler insts (cell FILL8 / prefix FILLER).
[10/13 15:28:28     39s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.004, REAL:0.005, MEM:2279.0M, EPOCH TIME: 1760380108.568493
[10/13 15:28:28     39s] *INFO:   Added 34 filler insts (cell FILL4 / prefix FILLER).
[10/13 15:28:28     39s] *INFO:   Added 50 filler insts (cell FILL2 / prefix FILLER).
[10/13 15:28:28     39s] *INFO:   Added 62 filler insts (cell FILL1 / prefix FILLER).
[10/13 15:28:28     39s] *INFO: Total 205 filler insts added - prefix FILLER (CPU: 0:00:00.0).
[10/13 15:28:28     39s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.005, REAL:0.005, MEM:2279.0M, EPOCH TIME: 1760380108.568531
[10/13 15:28:28     39s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2279.0M, EPOCH TIME: 1760380108.568544
[10/13 15:28:28     39s] For 205 new insts, [10/13 15:28:28     39s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.000, MEM:2279.0M, EPOCH TIME: 1760380108.568708
[10/13 15:28:28     39s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.005, REAL:0.005, MEM:2279.0M, EPOCH TIME: 1760380108.568720
[10/13 15:28:28     39s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.005, REAL:0.005, MEM:2279.0M, EPOCH TIME: 1760380108.568729
[10/13 15:28:28     39s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:2279.0M, EPOCH TIME: 1760380108.568745
[10/13 15:28:28     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2121).
[10/13 15:28:28     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:28     39s] All LLGs are deleted
[10/13 15:28:28     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:28     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:28     39s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2279.0M, EPOCH TIME: 1760380108.571183
[10/13 15:28:28     39s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2278.9M, EPOCH TIME: 1760380108.571457
[10/13 15:28:28     39s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.004, REAL:0.004, MEM:2022.9M, EPOCH TIME: 1760380108.572321
[10/13 15:28:28     39s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.040, REAL:0.040, MEM:2022.9M, EPOCH TIME: 1760380108.572342
@file 155: #------------------------------------ [20]
[10/13 15:28:28     39s] @@file 156: check_drc
[10/13 15:28:28     39s] #-check_same_via_cell true               # bool, default=false, user setting
[10/13 15:28:28     39s]  *** Starting Verify DRC (MEM: 2022.9) ***
[10/13 15:28:28     39s] 
[10/13 15:28:28     39s]   VERIFY DRC ...... Starting Verification
[10/13 15:28:28     39s]   VERIFY DRC ...... Initializing
[10/13 15:28:28     39s]   VERIFY DRC ...... Deleting Existing Violations
[10/13 15:28:28     39s]   VERIFY DRC ...... Creating Sub-Areas
[10/13 15:28:28     39s]   VERIFY DRC ...... Using new threading
[10/13 15:28:28     39s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 66.800 64.220} 1 of 1
[10/13 15:28:28     39s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[10/13 15:28:28     39s] 
[10/13 15:28:28     39s]   Verification Complete : 0 Viols.
[10/13 15:28:28     39s] 
[10/13 15:28:28     39s]  *** End Verify DRC (CPU: 0:00:00.3  ELAPSED TIME: 0.00  MEM: 256.1M) ***
[10/13 15:28:28     39s] 
[10/13 15:28:28     39s] @@file 157: delete_routes -regular_wire_with_drc ;
[10/13 15:28:28     39s] @file 157: # command to delete routed nets with DRC violations
[10/13 15:28:28     39s] @file 158:
[10/13 15:28:28     39s] @@file 159: route_design
[10/13 15:28:28     39s] ### Time Record (route_design) is installed.
[10/13 15:28:28     39s] #% Begin route_design (date=10/13 15:28:28, mem=1733.3M)
[10/13 15:28:28     39s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1730.58 (MB), peak = 1823.57 (MB)
[10/13 15:28:28     39s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[10/13 15:28:28     39s] #**INFO: setDesignMode -flowEffort standard
[10/13 15:28:28     39s] #**INFO: setDesignMode -powerEffort none
[10/13 15:28:28     39s] **INFO: User settings:
[10/13 15:28:33     44s] delaycal_default_net_delay                                                                 1000ps
[10/13 15:28:33     44s] delaycal_default_net_load                                                                  0.5pf
[10/13 15:28:33     44s] delaycal_ignore_net_load                                                                   false
[10/13 15:28:33     44s] delaycal_input_transition_delay                                                            0.1ps
[10/13 15:28:33     44s] delaycal_use_default_delay_limit                                                           1000
[10/13 15:28:33     44s] setAnalysisMode -cts                                                                       postCTS
[10/13 15:28:33     44s] setAnalysisMode -virtualIPO                                                                false
[10/13 15:28:33     44s] setDelayCalMode -engine                                                                    aae
[10/13 15:28:33     44s] design_process_node                                                                        45
[10/13 15:28:33     44s] extract_rc_coupling_cap_threshold                                                          0.1
[10/13 15:28:33     44s] extract_rc_engine                                                                          pre_route
[10/13 15:28:33     44s] extract_rc_relative_cap_threshold                                                          1.0
[10/13 15:28:33     44s] extract_rc_total_cap_threshold                                                             0.0
[10/13 15:28:33     44s] extract_rc_model_file                                                                      rc_model.bin
[10/13 15:28:33     44s] route_design_detail_use_lef_pin_taper_rule                                                 true
[10/13 15:28:33     44s] route_design_detail_use_min_spacing_for_blockage                                           auto
[10/13 15:28:33     44s] route_design_extract_third_party_compatible                                                false
[10/13 15:28:33     44s] route_design_global_exp_timing_driven_use_tif_timing_engine_for_import_design              false
[10/13 15:28:33     44s] route_design_strict_honor_route_rule                                                       false
[10/13 15:28:33     44s] setNanoRouteMode -timingEngine                                                             .timing_file_82573.tif.gz
[10/13 15:28:33     44s] getAnalysisMode -cts                                                                       postCTS
[10/13 15:28:33     44s] getAnalysisMode -virtualIPO                                                                false
[10/13 15:28:33     44s] getDelayCalMode -engine                                                                    aae
[10/13 15:28:33     44s] getNanoRouteMode -timingEngine                                                             .timing_file_82573.tif.gz
[10/13 15:28:33     44s] getAnalysisMode -cts                                                                       postCTS
[10/13 15:28:33     44s] getAnalysisMode -virtualIPO                                                                false
[10/13 15:28:33     44s] #**INFO: multi-cut via swapping will be performed after routing.
[10/13 15:28:33     44s] #**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
[10/13 15:28:33     44s] OPERPROF: Starting checkPlace at level 1, MEM:2023.0M, EPOCH TIME: 1760380113.203049
[10/13 15:28:33     44s] Processing tracks to init pin-track alignment.
[10/13 15:28:33     44s] z: 2, totalTracks: 1
[10/13 15:28:33     44s] z: 4, totalTracks: 1
[10/13 15:28:33     44s] z: 6, totalTracks: 1
[10/13 15:28:33     44s] z: 8, totalTracks: 1
[10/13 15:28:33     44s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[10/13 15:28:33     44s] All LLGs are deleted
[10/13 15:28:33     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:33     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:33     44s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2023.0M, EPOCH TIME: 1760380113.204646
[10/13 15:28:33     44s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2023.0M, EPOCH TIME: 1760380113.204814
[10/13 15:28:33     44s] # Building bch_32_bits_v2 llgBox search-tree.
[10/13 15:28:33     44s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2023.0M, EPOCH TIME: 1760380113.204861
[10/13 15:28:33     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:33     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:33     44s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2023.0M, EPOCH TIME: 1760380113.205542
[10/13 15:28:33     44s] Max number of tech site patterns supported in site array is 256.
[10/13 15:28:33     44s] Core basic site is CoreSite
[10/13 15:28:33     44s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2023.0M, EPOCH TIME: 1760380113.205625
[10/13 15:28:33     44s] After signature check, allow fast init is false, keep pre-filter is true.
[10/13 15:28:33     44s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[10/13 15:28:33     44s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2023.0M, EPOCH TIME: 1760380113.205763
[10/13 15:28:33     44s] SiteArray: non-trimmed site array dimensions = 34 x 304
[10/13 15:28:33     44s] SiteArray: use 90,112 bytes
[10/13 15:28:33     44s] SiteArray: current memory after site array memory allocation 2023.1M
[10/13 15:28:33     44s] SiteArray: FP blocked sites are writable
[10/13 15:28:33     44s] SiteArray: number of non floorplan blocked sites for llg default is 10336
[10/13 15:28:33     44s] Atter site array init, number of instance map data is 0.
[10/13 15:28:33     44s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.001, REAL:0.001, MEM:2023.1M, EPOCH TIME: 1760380113.206119
[10/13 15:28:33     44s] 
[10/13 15:28:33     44s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[10/13 15:28:33     44s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.001, REAL:0.001, MEM:2023.1M, EPOCH TIME: 1760380113.206213
[10/13 15:28:33     44s] Begin checking placement ... (start mem=2023.0M, init mem=2023.1M)
[10/13 15:28:33     44s] Begin checking exclusive groups violation ...
[10/13 15:28:33     44s] There are 0 groups to check, max #box is 0, total #box is 0
[10/13 15:28:33     44s] Finished checking exclusive groups violations. Found 0 Vio.
[10/13 15:28:33     44s] 
[10/13 15:28:33     44s] Running CheckPlace using 1 thread in normal mode...
[10/13 15:28:33     44s] 
[10/13 15:28:33     44s] ...checkPlace normal is done!
[10/13 15:28:33     44s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2023.1M, EPOCH TIME: 1760380113.214419
[10/13 15:28:33     44s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:2023.1M, EPOCH TIME: 1760380113.215045
[10/13 15:28:33     44s] *info: Placed = 2121          
[10/13 15:28:33     44s] *info: Unplaced = 0           
[10/13 15:28:33     44s] Placement Density:100.00%(3535/3535)
[10/13 15:28:33     44s] Placement Density (including fixed std cells):100.00%(3535/3535)
[10/13 15:28:33     44s] All LLGs are deleted
[10/13 15:28:33     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2121).
[10/13 15:28:33     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:33     44s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2023.1M, EPOCH TIME: 1760380113.215401
[10/13 15:28:33     44s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2023.1M, EPOCH TIME: 1760380113.215594
[10/13 15:28:33     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:33     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:33     44s] OPERPROF: Finished checkPlace at level 1, CPU:0.013, REAL:0.013, MEM:2023.1M, EPOCH TIME: 1760380113.216274
[10/13 15:28:33     44s] Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2023.1M)
[10/13 15:28:33     44s] 
[10/13 15:28:33     44s] changeUseClockNetStatus Option :  -noFixedNetWires 
[10/13 15:28:33     44s] *** Changed status on (0) nets in Clock.
[10/13 15:28:33     44s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2023.1M) ***
[10/13 15:28:33     44s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[10/13 15:28:33     44s] 
[10/13 15:28:33     44s] route_global_detail
[10/13 15:28:33     44s] 
[10/13 15:28:33     44s] #Start route_global_detail on Mon Oct 13 15:28:33 2025
[10/13 15:28:33     44s] #
[10/13 15:28:33     44s] ### Time Record (route_global_detail) is installed.
[10/13 15:28:33     44s] ### Time Record (Pre Callback) is installed.
[10/13 15:28:33     44s] ### Time Record (Pre Callback) is uninstalled.
[10/13 15:28:33     44s] ### Time Record (DB Import) is installed.
[10/13 15:28:33     44s] ### Time Record (Timing Data Generation) is installed.
[10/13 15:28:33     44s] ### Time Record (Timing Data Generation) is uninstalled.
[10/13 15:28:33     44s] #Warning: design is detail-routed. Trial route is skipped!
[10/13 15:28:33     44s] 
[10/13 15:28:33     44s] Trim Metal Layers:
[10/13 15:28:33     44s] LayerId::1 widthSet size::1
[10/13 15:28:33     44s] LayerId::2 widthSet size::1
[10/13 15:28:33     44s] LayerId::3 widthSet size::1
[10/13 15:28:33     44s] LayerId::4 widthSet size::1
[10/13 15:28:33     44s] LayerId::5 widthSet size::1
[10/13 15:28:33     44s] LayerId::6 widthSet size::1
[10/13 15:28:33     44s] LayerId::7 widthSet size::1
[10/13 15:28:33     44s] LayerId::8 widthSet size::1
[10/13 15:28:33     44s] LayerId::9 widthSet size::1
[10/13 15:28:33     44s] LayerId::10 widthSet size::1
[10/13 15:28:33     44s] LayerId::11 widthSet size::1
[10/13 15:28:33     44s] eee: pegSigSF::1.070000
[10/13 15:28:33     44s] Updating RC grid for preRoute extraction ...
[10/13 15:28:33     44s] Initializing multi-corner resistance tables ...
[10/13 15:28:33     44s] eee: l::1 avDens::0.110034 usedTrk::158.448977 availTrk::1440.000000 sigTrk::158.448977
[10/13 15:28:33     44s] eee: l::2 avDens::0.255750 usedTrk::349.865524 availTrk::1368.000000 sigTrk::349.865524
[10/13 15:28:33     44s] eee: l::3 avDens::0.272853 usedTrk::392.908978 availTrk::1440.000000 sigTrk::392.908978
[10/13 15:28:33     44s] eee: l::4 avDens::0.172886 usedTrk::236.507836 availTrk::1368.000000 sigTrk::236.507836
[10/13 15:28:33     44s] eee: l::5 avDens::0.093390 usedTrk::126.076284 availTrk::1350.000000 sigTrk::126.076284
[10/13 15:28:33     44s] eee: l::6 avDens::0.040178 usedTrk::37.787076 availTrk::940.500000 sigTrk::37.787076
[10/13 15:28:33     44s] eee: l::7 avDens::0.008934 usedTrk::4.020380 availTrk::450.000000 sigTrk::4.020380
[10/13 15:28:33     44s] eee: l::8 avDens::0.004298 usedTrk::0.735029 availTrk::171.000000 sigTrk::0.735029
[10/13 15:28:33     44s] eee: l::9 avDens::0.002688 usedTrk::0.241930 availTrk::90.000000 sigTrk::0.241930
[10/13 15:28:33     44s] eee: l::10 avDens::0.151715 usedTrk::83.018245 availTrk::547.200000 sigTrk::83.018245
[10/13 15:28:33     44s] eee: l::11 avDens::0.056881 usedTrk::16.381813 availTrk::288.000000 sigTrk::16.381813
[10/13 15:28:33     44s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[10/13 15:28:33     44s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.247999 uaWl=1.000000 uaWlH=0.339630 aWlH=0.000000 lMod=0 pMax=0.834400 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[10/13 15:28:33     44s] ### Net info: total nets: 2365
[10/13 15:28:33     44s] ### Net info: dirty nets: 0
[10/13 15:28:33     44s] ### Net info: marked as disconnected nets: 0
[10/13 15:28:33     44s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[10/13 15:28:33     44s] #num needed restored net=0
[10/13 15:28:33     44s] #need_extraction net=0 (total=2365)
[10/13 15:28:33     44s] ### Net info: fully routed nets: 1998
[10/13 15:28:33     44s] ### Net info: trivial (< 2 pins) nets: 367
[10/13 15:28:33     44s] ### Net info: unrouted nets: 0
[10/13 15:28:33     44s] ### Net info: re-extraction nets: 0
[10/13 15:28:33     44s] ### Net info: ignored nets: 0
[10/13 15:28:33     44s] ### Net info: skip routing nets: 0
[10/13 15:28:33     44s] #Start reading timing information from file .timing_file_82573.tif.gz ...
[10/13 15:28:33     44s] #WARNING (NRDB-194) 
[10/13 15:28:33     44s] #No setup time constraints read in
[10/13 15:28:33     44s] #Read in timing information for 105 ports, 1916 instances from timing file .timing_file_82573.tif.gz.
[10/13 15:28:33     44s] ### import design signature (50): route=1191904781 fixed_route=790475758 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=571119761 dirty_area=0 del_dirty_area=0 cell=1030899197 placement=2105492887 pin_access=1875278652 inst_pattern=1
[10/13 15:28:33     44s] ### Time Record (DB Import) is uninstalled.
[10/13 15:28:33     44s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[10/13 15:28:33     44s] #RTESIG:78da9592cf4bc33014c73dfb573cb21d266c35ef755993abe25565a8d792ad6917685348
[10/13 15:28:33     44s] #       d3c3fceb0d0ac2a436ecfade27f9fe4816cb8fa73d30c20cc56640e425c2f39e882ba40d
[10/13 15:28:33     44s] #       71bebd272ce3eafd81dd2e962faf6fa424d4ba1d0cac0e7ddfaea13a3bddd92354a6d663
[10/13 15:28:33     44s] #       1b60302158d7dcfde05ba180c3caba601ae3d7300ec6ff410a9e03ebe251fb380606ab21
[10/13 15:28:33     44s] #       f8b89c467301c18fbfda9348014c8fa18f3705e39df6e7494e1512983f965d5f99363b58
[10/13 15:28:33     44s] #       37af8c9cd365ee2908495ef89bef06719b5f850b7e0d2ed42e5516ee0a914e55280476b2
[10/13 15:28:33     44s] #       cd29519194046c08da55da5791356eecfe23e393bbde99398ae26f4c0520cc39b0ef04f3
[10/13 15:28:33     44s] #       e608a5009664766941a9920c518c9705dbc55959dbd694924491c7499d359fff9ab8f902
[10/13 15:28:33     44s] #       dc7f19bf
[10/13 15:28:33     44s] #
[10/13 15:28:33     44s] ### Time Record (Data Preparation) is installed.
[10/13 15:28:33     44s] #RTESIG:78da9592414fc3300c8539f32bac6c87216d25769b35b982b8029a806b95ad6917a94da5
[10/13 15:28:33     44s] #       343d8c5f4f0412d250d7b2abfdd9cfef258be5c7d30e18618262d323f202e17947c415d2
[10/13 15:28:33     44s] #       8638cfee098bd87a7f60b78be5cbeb1b2909956e7a03ab7dd7356b284f4eb7f600a5a9f4
[10/13 15:28:33     44s] #       d004e84d08d6d5773f782614705859174c6dfc1a86def83f48ce53606d1cb58f4360b0ea
[10/13 15:28:33     44s] #       838fcd71341510fcf0ab3d8ae4c0f410bab82918efb43f8d722a97c0fca168bbd234c9de
[10/13 15:28:33     44s] #       ba6965e49cce7d8f4148f2ecbee96c10b3f42a5cf06b70a1b67361e13617f3ae7285c08e
[10/13 15:28:33     44s] #       b63ece44242501eb8376a5f665648d1bda4b647c72d73933492912c0beaf9b16a6f86de7
[10/13 15:28:33     44s] #       9c12a6fc9fcb64549d65b6f38252cd3244318724d836d68aca36a69024f23456aaa4febc
[10/13 15:28:33     44s] #       78c4cd1701662674
[10/13 15:28:33     44s] #
[10/13 15:28:33     44s] ### Time Record (Data Preparation) is uninstalled.
[10/13 15:28:33     44s] ### Time Record (Global Routing) is installed.
[10/13 15:28:33     44s] ### Time Record (Global Routing) is uninstalled.
[10/13 15:28:33     44s] #Total number of trivial nets (e.g. < 2 pins) = 367 (skipped).
[10/13 15:28:33     44s] #Total number of routable nets = 1998.
[10/13 15:28:33     44s] #Total number of nets in the design = 2365.
[10/13 15:28:33     44s] #1998 routable nets have routed wires.
[10/13 15:28:33     44s] #No nets have been global routed.
[10/13 15:28:33     44s] ### Time Record (Data Preparation) is installed.
[10/13 15:28:33     44s] #Start routing data preparation on Mon Oct 13 15:28:33 2025
[10/13 15:28:33     44s] #
[10/13 15:28:33     44s] #Minimum voltage of a net in the design = 0.000.
[10/13 15:28:33     44s] #Maximum voltage of a net in the design = 1.100.
[10/13 15:28:33     44s] #Voltage range [0.000 - 1.100] has 2363 nets.
[10/13 15:28:33     44s] #Voltage range [0.900 - 1.100] has 1 net.
[10/13 15:28:33     44s] #Voltage range [0.000 - 0.000] has 1 net.
[10/13 15:28:33     44s] #Build and mark too close pins for the same net.
[10/13 15:28:33     44s] ### Time Record (Cell Pin Access) is installed.
[10/13 15:28:33     44s] #Rebuild pin access data for design.
[10/13 15:28:33     44s] #Initial pin access analysis.
[10/13 15:28:34     45s] #Detail pin access analysis.
[10/13 15:28:34     45s] ### Time Record (Cell Pin Access) is uninstalled.
[10/13 15:28:34     45s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[10/13 15:28:34     45s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[10/13 15:28:34     45s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[10/13 15:28:34     45s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[10/13 15:28:34     45s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[10/13 15:28:34     45s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[10/13 15:28:34     45s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[10/13 15:28:34     45s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[10/13 15:28:34     45s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[10/13 15:28:34     45s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[10/13 15:28:34     45s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[10/13 15:28:34     45s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1736.27 (MB), peak = 1823.57 (MB)
[10/13 15:28:34     45s] #Regenerating Ggrids automatically.
[10/13 15:28:34     45s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[10/13 15:28:34     45s] #Using automatically generated G-grids.
[10/13 15:28:34     45s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[10/13 15:28:34     45s] #Done routing data preparation.
[10/13 15:28:34     45s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1740.58 (MB), peak = 1823.57 (MB)
[10/13 15:28:34     45s] #
[10/13 15:28:34     45s] #Finished routing data preparation on Mon Oct 13 15:28:34 2025
[10/13 15:28:34     45s] #
[10/13 15:28:34     45s] ### Time Record (Data Preparation) is uninstalled.
[10/13 15:28:34     45s] ### Time Record (Global Routing) is installed.
[10/13 15:28:34     45s] #Cpu time = 00:00:01
[10/13 15:28:34     45s] #Elapsed time = 00:00:01
[10/13 15:28:34     45s] #Increased memory = 8.36 (MB)
[10/13 15:28:34     45s] #Total memory = 1740.58 (MB)
[10/13 15:28:34     45s] #Peak memory = 1823.57 (MB)
[10/13 15:28:34     45s] #
[10/13 15:28:34     45s] #
[10/13 15:28:34     45s] #Start global routing on Mon Oct 13 15:28:34 2025
[10/13 15:28:34     45s] #
[10/13 15:28:34     45s] ### Time Record (Global Routing) is uninstalled.
[10/13 15:28:34     45s] #
[10/13 15:28:34     45s] #Start global routing initialization on Mon Oct 13 15:28:34 2025
[10/13 15:28:34     45s] #
[10/13 15:28:34     45s] ### Time Record (Data Preparation) is installed.
[10/13 15:28:34     45s] #WARNING (NRGR-22) Design is already detail routed.
[10/13 15:28:34     45s] ### Time Record (Data Preparation) is uninstalled.
[10/13 15:28:34     45s] ### track-assign external-init starts on Mon Oct 13 15:28:34 2025 with memory = 1740.58 (MB), peak = 1823.57 (MB)
[10/13 15:28:34     45s] ### Time Record (Track Assignment) is installed.
[10/13 15:28:34     45s] ### Time Record (Track Assignment) is uninstalled.
[10/13 15:28:34     45s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[10/13 15:28:34     45s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/13 15:28:34     45s] #Cpu time = 00:00:01
[10/13 15:28:34     45s] #Elapsed time = 00:00:01
[10/13 15:28:34     45s] #Increased memory = 8.36 (MB)
[10/13 15:28:34     45s] #Total memory = 1740.58 (MB)
[10/13 15:28:34     45s] #Peak memory = 1823.57 (MB)
[10/13 15:28:34     45s] ### Time Record (Detail Routing) is installed.
[10/13 15:28:34     45s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[10/13 15:28:34     45s] #
[10/13 15:28:34     45s] #Start Detail Routing..
[10/13 15:28:34     45s] #start 1st optimization iteration ...
[10/13 15:28:34     45s] ### Routing stats:
[10/13 15:28:34     45s] #   number of violations = 0
[10/13 15:28:34     45s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1740.58 (MB), peak = 1823.57 (MB)
[10/13 15:28:34     45s] #Complete Detail Routing.
[10/13 15:28:34     45s] #Total wire length = 19019 um.
[10/13 15:28:34     45s] #Total half perimeter of net bounding box = 16697 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal1 = 335 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal2 = 5717 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal3 = 6403 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal4 = 3824 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal5 = 2065 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal6 = 592 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal7 = 67 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal8 = 13 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal9 = 4 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal10 = 0 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal11 = 0 um.
[10/13 15:28:34     45s] #Total number of vias = 14810
[10/13 15:28:34     45s] #Total number of multi-cut vias = 13914 ( 94.0%)
[10/13 15:28:34     45s] #Total number of single cut vias = 896 (  6.0%)
[10/13 15:28:34     45s] #Up-Via Summary (total 14810):
[10/13 15:28:34     45s] #                   single-cut          multi-cut      Total
[10/13 15:28:34     45s] #-----------------------------------------------------------
[10/13 15:28:34     45s] # Metal1           612 (  8.8%)      6371 ( 91.2%)       6983
[10/13 15:28:34     45s] # Metal2           247 (  4.9%)      4748 ( 95.1%)       4995
[10/13 15:28:34     45s] # Metal3            31 (  1.6%)      1908 ( 98.4%)       1939
[10/13 15:28:34     45s] # Metal4             6 (  0.8%)       701 ( 99.2%)        707
[10/13 15:28:34     45s] # Metal5             0 (  0.0%)       164 (100.0%)        164
[10/13 15:28:34     45s] # Metal6             0 (  0.0%)        17 (100.0%)         17
[10/13 15:28:34     45s] # Metal7             0 (  0.0%)         3 (100.0%)          3
[10/13 15:28:34     45s] # Metal8             0 (  0.0%)         2 (100.0%)          2
[10/13 15:28:34     45s] #-----------------------------------------------------------
[10/13 15:28:34     45s] #                  896 (  6.0%)     13914 ( 94.0%)      14810 
[10/13 15:28:34     45s] #
[10/13 15:28:34     45s] #Total number of DRC violations = 0
[10/13 15:28:34     45s] ### Time Record (Detail Routing) is uninstalled.
[10/13 15:28:34     45s] ### Time Record (Antenna Fixing) is installed.
[10/13 15:28:34     45s] #Cpu time = 00:00:00
[10/13 15:28:34     45s] #Elapsed time = 00:00:00
[10/13 15:28:34     45s] #Increased memory = 0.25 (MB)
[10/13 15:28:34     45s] #Total memory = 1740.83 (MB)
[10/13 15:28:34     45s] #Peak memory = 1823.57 (MB)
[10/13 15:28:34     45s] #
[10/13 15:28:34     45s] #start routing for process antenna violation fix ...
[10/13 15:28:34     45s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[10/13 15:28:34     45s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1740.83 (MB), peak = 1823.57 (MB)
[10/13 15:28:34     45s] #
[10/13 15:28:34     45s] #Total wire length = 19019 um.
[10/13 15:28:34     45s] #Total half perimeter of net bounding box = 16697 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal1 = 335 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal2 = 5717 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal3 = 6403 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal4 = 3824 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal5 = 2065 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal6 = 592 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal7 = 67 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal8 = 13 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal9 = 4 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal10 = 0 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal11 = 0 um.
[10/13 15:28:34     45s] #Total number of vias = 14810
[10/13 15:28:34     45s] #Total number of multi-cut vias = 13914 ( 94.0%)
[10/13 15:28:34     45s] #Total number of single cut vias = 896 (  6.0%)
[10/13 15:28:34     45s] #Up-Via Summary (total 14810):
[10/13 15:28:34     45s] #                   single-cut          multi-cut      Total
[10/13 15:28:34     45s] #-----------------------------------------------------------
[10/13 15:28:34     45s] # Metal1           612 (  8.8%)      6371 ( 91.2%)       6983
[10/13 15:28:34     45s] # Metal2           247 (  4.9%)      4748 ( 95.1%)       4995
[10/13 15:28:34     45s] # Metal3            31 (  1.6%)      1908 ( 98.4%)       1939
[10/13 15:28:34     45s] # Metal4             6 (  0.8%)       701 ( 99.2%)        707
[10/13 15:28:34     45s] # Metal5             0 (  0.0%)       164 (100.0%)        164
[10/13 15:28:34     45s] # Metal6             0 (  0.0%)        17 (100.0%)         17
[10/13 15:28:34     45s] # Metal7             0 (  0.0%)         3 (100.0%)          3
[10/13 15:28:34     45s] # Metal8             0 (  0.0%)         2 (100.0%)          2
[10/13 15:28:34     45s] #-----------------------------------------------------------
[10/13 15:28:34     45s] #                  896 (  6.0%)     13914 ( 94.0%)      14810 
[10/13 15:28:34     45s] #
[10/13 15:28:34     45s] #Total number of DRC violations = 0
[10/13 15:28:34     45s] #Total number of process antenna violations = 0
[10/13 15:28:34     45s] #Total number of net violated process antenna rule = 0
[10/13 15:28:34     45s] #
[10/13 15:28:34     45s] #
[10/13 15:28:34     45s] #Total wire length = 19019 um.
[10/13 15:28:34     45s] #Total half perimeter of net bounding box = 16697 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal1 = 335 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal2 = 5717 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal3 = 6403 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal4 = 3824 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal5 = 2065 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal6 = 592 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal7 = 67 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal8 = 13 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal9 = 4 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal10 = 0 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal11 = 0 um.
[10/13 15:28:34     45s] #Total number of vias = 14810
[10/13 15:28:34     45s] #Total number of multi-cut vias = 13914 ( 94.0%)
[10/13 15:28:34     45s] #Total number of single cut vias = 896 (  6.0%)
[10/13 15:28:34     45s] #Up-Via Summary (total 14810):
[10/13 15:28:34     45s] #                   single-cut          multi-cut      Total
[10/13 15:28:34     45s] #-----------------------------------------------------------
[10/13 15:28:34     45s] # Metal1           612 (  8.8%)      6371 ( 91.2%)       6983
[10/13 15:28:34     45s] # Metal2           247 (  4.9%)      4748 ( 95.1%)       4995
[10/13 15:28:34     45s] # Metal3            31 (  1.6%)      1908 ( 98.4%)       1939
[10/13 15:28:34     45s] # Metal4             6 (  0.8%)       701 ( 99.2%)        707
[10/13 15:28:34     45s] # Metal5             0 (  0.0%)       164 (100.0%)        164
[10/13 15:28:34     45s] # Metal6             0 (  0.0%)        17 (100.0%)         17
[10/13 15:28:34     45s] # Metal7             0 (  0.0%)         3 (100.0%)          3
[10/13 15:28:34     45s] # Metal8             0 (  0.0%)         2 (100.0%)          2
[10/13 15:28:34     45s] #-----------------------------------------------------------
[10/13 15:28:34     45s] #                  896 (  6.0%)     13914 ( 94.0%)      14810 
[10/13 15:28:34     45s] #
[10/13 15:28:34     45s] ### Time Record (Antenna Fixing) is uninstalled.
[10/13 15:28:34     45s] #Total number of DRC violations = 0
[10/13 15:28:34     45s] #Total number of process antenna violations = 0
[10/13 15:28:34     45s] #Total number of net violated process antenna rule = 0
[10/13 15:28:34     45s] #
[10/13 15:28:34     45s] ### Time Record (Post Route Via Swapping) is installed.
[10/13 15:28:34     45s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[10/13 15:28:34     45s] #
[10/13 15:28:34     45s] #Start Post Route via swapping...
[10/13 15:28:34     45s] #No area is rerouted by ECO routing. Post route via swapping is skipped.
[10/13 15:28:34     45s] #   number of violations = 0
[10/13 15:28:34     45s] #cpu time = 00:00:46, elapsed time = 488994:28:35, memory = 1740.83 (MB), peak = 1823.57 (MB)
[10/13 15:28:34     45s] #CELL_VIEW bch_32_bits_v2,init has no DRC violation.
[10/13 15:28:34     45s] #Total number of DRC violations = 0
[10/13 15:28:34     45s] #Total number of process antenna violations = 0
[10/13 15:28:34     45s] #Total number of net violated process antenna rule = 0
[10/13 15:28:34     45s] ### Time Record (Post Route Via Swapping) is uninstalled.
[10/13 15:28:34     45s] #No via is swapped.
[10/13 15:28:34     45s] #Post Route via swapping is done.
[10/13 15:28:34     45s] #Total wire length = 19019 um.
[10/13 15:28:34     45s] #Total half perimeter of net bounding box = 16697 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal1 = 335 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal2 = 5717 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal3 = 6403 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal4 = 3824 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal5 = 2065 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal6 = 592 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal7 = 67 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal8 = 13 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal9 = 4 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal10 = 0 um.
[10/13 15:28:34     45s] #Total wire length on LAYER Metal11 = 0 um.
[10/13 15:28:34     45s] #Total number of vias = 14810
[10/13 15:28:34     45s] #Total number of multi-cut vias = 13914 ( 94.0%)
[10/13 15:28:34     45s] #Total number of single cut vias = 896 (  6.0%)
[10/13 15:28:34     45s] #Up-Via Summary (total 14810):
[10/13 15:28:34     45s] #                   single-cut          multi-cut      Total
[10/13 15:28:34     45s] #-----------------------------------------------------------
[10/13 15:28:34     45s] # Metal1           612 (  8.8%)      6371 ( 91.2%)       6983
[10/13 15:28:34     45s] # Metal2           247 (  4.9%)      4748 ( 95.1%)       4995
[10/13 15:28:34     45s] # Metal3            31 (  1.6%)      1908 ( 98.4%)       1939
[10/13 15:28:34     45s] # Metal4             6 (  0.8%)       701 ( 99.2%)        707
[10/13 15:28:34     45s] # Metal5             0 (  0.0%)       164 (100.0%)        164
[10/13 15:28:34     45s] # Metal6             0 (  0.0%)        17 (100.0%)         17
[10/13 15:28:34     45s] # Metal7             0 (  0.0%)         3 (100.0%)          3
[10/13 15:28:34     45s] # Metal8             0 (  0.0%)         2 (100.0%)          2
[10/13 15:28:34     45s] #-----------------------------------------------------------
[10/13 15:28:34     45s] #                  896 (  6.0%)     13914 ( 94.0%)      14810 
[10/13 15:28:34     45s] #
[10/13 15:28:34     45s] ### Time Record (Post Route Wire Spreading) is installed.
[10/13 15:28:34     45s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[10/13 15:28:34     45s] #
[10/13 15:28:34     45s] #Start Post Route wire spreading..
[10/13 15:28:34     45s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[10/13 15:28:34     45s] #
[10/13 15:28:34     45s] #Start DRC checking..
[10/13 15:28:35     46s] #   number of violations = 0
[10/13 15:28:35     46s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1740.79 (MB), peak = 1835.22 (MB)
[10/13 15:28:35     46s] #CELL_VIEW bch_32_bits_v2,init has no DRC violation.
[10/13 15:28:35     46s] #Total number of DRC violations = 0
[10/13 15:28:35     46s] #Total number of process antenna violations = 0
[10/13 15:28:35     46s] #Total number of net violated process antenna rule = 0
[10/13 15:28:35     46s] #
[10/13 15:28:35     46s] #Start data preparation for wire spreading...
[10/13 15:28:35     46s] ### track-assign engine-init starts on Mon Oct 13 15:28:35 2025 with memory = 1740.79 (MB), peak = 1835.22 (MB)
[10/13 15:28:35     46s] #
[10/13 15:28:35     46s] #Data preparation is done on Mon Oct 13 15:28:35 2025
[10/13 15:28:35     46s] #
[10/13 15:28:35     46s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[10/13 15:28:35     46s] #
[10/13 15:28:35     46s] #Start Post Route Wire Spread.
[10/13 15:28:35     46s] #Done with 26 horizontal wires in 2 hboxes and 15 vertical wires in 2 hboxes.
[10/13 15:28:35     46s] #Complete Post Route Wire Spread.
[10/13 15:28:35     46s] #
[10/13 15:28:35     46s] #Total wire length = 19023 um.
[10/13 15:28:35     46s] #Total half perimeter of net bounding box = 16697 um.
[10/13 15:28:35     46s] #Total wire length on LAYER Metal1 = 336 um.
[10/13 15:28:35     46s] #Total wire length on LAYER Metal2 = 5717 um.
[10/13 15:28:35     46s] #Total wire length on LAYER Metal3 = 6404 um.
[10/13 15:28:35     46s] #Total wire length on LAYER Metal4 = 3825 um.
[10/13 15:28:35     46s] #Total wire length on LAYER Metal5 = 2067 um.
[10/13 15:28:35     46s] #Total wire length on LAYER Metal6 = 592 um.
[10/13 15:28:35     46s] #Total wire length on LAYER Metal7 = 67 um.
[10/13 15:28:35     46s] #Total wire length on LAYER Metal8 = 13 um.
[10/13 15:28:35     46s] #Total wire length on LAYER Metal9 = 4 um.
[10/13 15:28:35     46s] #Total wire length on LAYER Metal10 = 0 um.
[10/13 15:28:35     46s] #Total wire length on LAYER Metal11 = 0 um.
[10/13 15:28:35     46s] #Total number of vias = 14810
[10/13 15:28:35     46s] #Total number of multi-cut vias = 13914 ( 94.0%)
[10/13 15:28:35     46s] #Total number of single cut vias = 896 (  6.0%)
[10/13 15:28:35     46s] #Up-Via Summary (total 14810):
[10/13 15:28:35     46s] #                   single-cut          multi-cut      Total
[10/13 15:28:35     46s] #-----------------------------------------------------------
[10/13 15:28:35     46s] # Metal1           612 (  8.8%)      6371 ( 91.2%)       6983
[10/13 15:28:35     46s] # Metal2           247 (  4.9%)      4748 ( 95.1%)       4995
[10/13 15:28:35     46s] # Metal3            31 (  1.6%)      1908 ( 98.4%)       1939
[10/13 15:28:35     46s] # Metal4             6 (  0.8%)       701 ( 99.2%)        707
[10/13 15:28:35     46s] # Metal5             0 (  0.0%)       164 (100.0%)        164
[10/13 15:28:35     46s] # Metal6             0 (  0.0%)        17 (100.0%)         17
[10/13 15:28:35     46s] # Metal7             0 (  0.0%)         3 (100.0%)          3
[10/13 15:28:35     46s] # Metal8             0 (  0.0%)         2 (100.0%)          2
[10/13 15:28:35     46s] #-----------------------------------------------------------
[10/13 15:28:35     46s] #                  896 (  6.0%)     13914 ( 94.0%)      14810 
[10/13 15:28:35     46s] #
[10/13 15:28:35     46s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[10/13 15:28:35     46s] #
[10/13 15:28:35     46s] #Start DRC checking..
[10/13 15:28:35     46s] #   number of violations = 0
[10/13 15:28:35     46s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1740.46 (MB), peak = 1835.22 (MB)
[10/13 15:28:35     46s] #CELL_VIEW bch_32_bits_v2,init has no DRC violation.
[10/13 15:28:35     46s] #Total number of DRC violations = 0
[10/13 15:28:35     46s] #Total number of process antenna violations = 0
[10/13 15:28:35     46s] #Total number of net violated process antenna rule = 0
[10/13 15:28:35     46s] #   number of violations = 0
[10/13 15:28:35     46s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[10/13 15:28:35     46s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1740.46 (MB), peak = 1835.22 (MB)
[10/13 15:28:35     46s] #CELL_VIEW bch_32_bits_v2,init has no DRC violation.
[10/13 15:28:35     46s] #Total number of DRC violations = 0
[10/13 15:28:35     46s] #Total number of process antenna violations = 0
[10/13 15:28:35     46s] #Total number of net violated process antenna rule = 0
[10/13 15:28:35     46s] #Post Route wire spread is done.
[10/13 15:28:35     46s] #Total wire length = 19023 um.
[10/13 15:28:35     46s] #Total half perimeter of net bounding box = 16697 um.
[10/13 15:28:35     46s] #Total wire length on LAYER Metal1 = 336 um.
[10/13 15:28:35     46s] #Total wire length on LAYER Metal2 = 5717 um.
[10/13 15:28:35     46s] #Total wire length on LAYER Metal3 = 6404 um.
[10/13 15:28:35     46s] #Total wire length on LAYER Metal4 = 3825 um.
[10/13 15:28:35     46s] #Total wire length on LAYER Metal5 = 2067 um.
[10/13 15:28:35     46s] #Total wire length on LAYER Metal6 = 592 um.
[10/13 15:28:35     46s] #Total wire length on LAYER Metal7 = 67 um.
[10/13 15:28:35     46s] #Total wire length on LAYER Metal8 = 13 um.
[10/13 15:28:35     46s] #Total wire length on LAYER Metal9 = 4 um.
[10/13 15:28:35     46s] #Total wire length on LAYER Metal10 = 0 um.
[10/13 15:28:35     46s] #Total wire length on LAYER Metal11 = 0 um.
[10/13 15:28:35     46s] #Total number of vias = 14810
[10/13 15:28:35     46s] #Total number of multi-cut vias = 13914 ( 94.0%)
[10/13 15:28:35     46s] #Total number of single cut vias = 896 (  6.0%)
[10/13 15:28:35     46s] #Up-Via Summary (total 14810):
[10/13 15:28:35     46s] #                   single-cut          multi-cut      Total
[10/13 15:28:35     46s] #-----------------------------------------------------------
[10/13 15:28:35     46s] # Metal1           612 (  8.8%)      6371 ( 91.2%)       6983
[10/13 15:28:35     46s] # Metal2           247 (  4.9%)      4748 ( 95.1%)       4995
[10/13 15:28:35     46s] # Metal3            31 (  1.6%)      1908 ( 98.4%)       1939
[10/13 15:28:35     46s] # Metal4             6 (  0.8%)       701 ( 99.2%)        707
[10/13 15:28:35     46s] # Metal5             0 (  0.0%)       164 (100.0%)        164
[10/13 15:28:35     46s] # Metal6             0 (  0.0%)        17 (100.0%)         17
[10/13 15:28:35     46s] # Metal7             0 (  0.0%)         3 (100.0%)          3
[10/13 15:28:35     46s] # Metal8             0 (  0.0%)         2 (100.0%)          2
[10/13 15:28:35     46s] #-----------------------------------------------------------
[10/13 15:28:35     46s] #                  896 (  6.0%)     13914 ( 94.0%)      14810 
[10/13 15:28:35     46s] #
[10/13 15:28:35     46s] #route_detail Statistics:
[10/13 15:28:35     46s] #Cpu time = 00:00:01
[10/13 15:28:35     46s] #Elapsed time = 00:00:01
[10/13 15:28:35     46s] #Increased memory = -0.12 (MB)
[10/13 15:28:35     46s] #Total memory = 1740.46 (MB)
[10/13 15:28:35     46s] #Peak memory = 1835.22 (MB)
[10/13 15:28:35     46s] ### global_detail_route design signature (74): route=1437775827 flt_obj=0 vio=1905142130 shield_wire=1
[10/13 15:28:35     46s] ### Time Record (DB Export) is installed.
[10/13 15:28:35     46s] ### export design design signature (75): route=1437775827 fixed_route=790475758 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=693739085 dirty_area=935483069 del_dirty_area=0 cell=1030899197 placement=2105492887 pin_access=1513564557 inst_pattern=1
[10/13 15:28:35     46s] #	no debugging net set
[10/13 15:28:35     46s] ### Time Record (DB Export) is uninstalled.
[10/13 15:28:35     46s] ### Time Record (Post Callback) is installed.
[10/13 15:28:35     46s] ### Time Record (Post Callback) is uninstalled.
[10/13 15:28:35     46s] #
[10/13 15:28:35     46s] #route_global_detail statistics:
[10/13 15:28:35     46s] #Cpu time = 00:00:02
[10/13 15:28:35     46s] #Elapsed time = 00:00:02
[10/13 15:28:35     46s] #Increased memory = 4.45 (MB)
[10/13 15:28:35     46s] #Total memory = 1735.39 (MB)
[10/13 15:28:35     46s] #Peak memory = 1835.22 (MB)
[10/13 15:28:35     46s] #Number of warnings = 2
[10/13 15:28:35     46s] #Total number of warnings = 7
[10/13 15:28:35     46s] #Number of fails = 0
[10/13 15:28:35     46s] #Total number of fails = 0
[10/13 15:28:35     46s] #Complete route_global_detail on Mon Oct 13 15:28:35 2025
[10/13 15:28:35     46s] #
[10/13 15:28:35     46s] ### import design signature (76): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1513564557 inst_pattern=1
[10/13 15:28:35     46s] ### Time Record (route_global_detail) is uninstalled.
[10/13 15:28:35     46s] #Default setup view is reset to analysis_normal_slow_max.
[10/13 15:28:35     46s] #Default setup view is reset to analysis_normal_slow_max.
[10/13 15:28:35     46s] AAE_INFO: Post Route call back at the end of routeDesign
[10/13 15:28:35     46s] #route_design: cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1735.52 (MB), peak = 1835.22 (MB)
[10/13 15:28:35     46s] ### Time Record (route_design) is uninstalled.
[10/13 15:28:35     46s] ### 
[10/13 15:28:35     46s] ###   Scalability Statistics
[10/13 15:28:35     46s] ### 
[10/13 15:28:35     46s] ### --------------------------------+----------------+----------------+----------------+
[10/13 15:28:35     46s] ###   route_design                  |        cpu time|    elapsed time|     scalability|
[10/13 15:28:35     46s] ### --------------------------------+----------------+----------------+----------------+
[10/13 15:28:35     46s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[10/13 15:28:35     46s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[10/13 15:28:35     46s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[10/13 15:28:35     46s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[10/13 15:28:35     46s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[10/13 15:28:35     46s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[10/13 15:28:35     46s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[10/13 15:28:35     46s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[10/13 15:28:35     46s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[10/13 15:28:35     46s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[10/13 15:28:35     46s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[10/13 15:28:35     46s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[10/13 15:28:35     46s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:01|             1.0|
[10/13 15:28:35     46s] ###   Entire Command                |        00:00:07|        00:00:07|             1.0|
[10/13 15:28:35     46s] ### --------------------------------+----------------+----------------+----------------+
[10/13 15:28:35     46s] ### 
[10/13 15:28:35     46s] #% End route_design (date=10/13 15:28:35, total cpu=0:00:06.9, real=0:00:07.0, peak res=1835.2M, current mem=1735.5M)
[10/13 15:28:35     46s] @file 160:
[10/13 15:28:35     46s] @@file 161: check_drc
[10/13 15:28:35     46s] #-check_same_via_cell true               # bool, default=false, user setting
[10/13 15:28:35     46s]  *** Starting Verify DRC (MEM: 2039.8) ***
[10/13 15:28:35     46s] 
[10/13 15:28:35     46s]   VERIFY DRC ...... Starting Verification
[10/13 15:28:35     46s]   VERIFY DRC ...... Initializing
[10/13 15:28:35     46s]   VERIFY DRC ...... Deleting Existing Violations
[10/13 15:28:35     46s]   VERIFY DRC ...... Creating Sub-Areas
[10/13 15:28:35     46s]   VERIFY DRC ...... Using new threading
[10/13 15:28:35     46s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 66.800 64.220} 1 of 1
[10/13 15:28:35     47s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[10/13 15:28:35     47s] 
[10/13 15:28:35     47s]   Verification Complete : 0 Viols.
[10/13 15:28:35     47s] 
[10/13 15:28:35     47s]  *** End Verify DRC (CPU: 0:00:00.3  ELAPSED TIME: 0.00  MEM: 256.1M) ***
[10/13 15:28:35     47s] 
[10/13 15:28:35     47s] @@file 162: route_eco -fix_drc ;
[10/13 15:28:35     47s] ### Time Record (ecoRoute) is installed.
[10/13 15:28:35     47s] **INFO: User settings:
[10/13 15:28:40     51s] design_process_node                                                                        45
[10/13 15:28:40     51s] extract_rc_model_file                                                                      rc_model.bin
[10/13 15:28:40     51s] route_design_detail_use_lef_pin_taper_rule                                                 true
[10/13 15:28:40     51s] route_design_detail_use_min_spacing_for_blockage                                           auto
[10/13 15:28:40     51s] route_design_extract_third_party_compatible                                                false
[10/13 15:28:40     51s] route_design_global_exp_timing_driven_use_tif_timing_engine_for_import_design              true
[10/13 15:28:40     51s] route_design_strict_honor_route_rule                                                       false
[10/13 15:28:40     51s] setNanoRouteMode -timingEngine                                                             .timing_file_82573.tif.gz
[10/13 15:28:40     51s] getAnalysisMode -cts                                                                       postCTS
[10/13 15:28:40     51s] getAnalysisMode -virtualIPO                                                                false
[10/13 15:28:40     51s] getDelayCalMode -engine                                                                    aae
[10/13 15:28:40     51s] getNanoRouteMode -timingEngine                                                             .timing_file_82573.tif.gz
[10/13 15:28:40     51s] getAnalysisMode -cts                                                                       postCTS
[10/13 15:28:40     51s] getAnalysisMode -virtualIPO                                                                false
[10/13 15:28:40     51s] 
[10/13 15:28:40     51s] route_detail -fix_drc
[10/13 15:28:40     51s] 
[10/13 15:28:40     51s] #Start route_detail on Mon Oct 13 15:28:40 2025
[10/13 15:28:40     51s] #
[10/13 15:28:40     51s] ### Time Record (route_detail) is installed.
[10/13 15:28:40     51s] ### Time Record (Pre Callback) is installed.
[10/13 15:28:40     51s] ### Time Record (Pre Callback) is uninstalled.
[10/13 15:28:40     51s] ### Time Record (DB Import) is installed.
[10/13 15:28:40     51s] ### Time Record (Timing Data Generation) is installed.
[10/13 15:28:40     51s] ### Time Record (Timing Data Generation) is uninstalled.
[10/13 15:28:40     51s] ### Net info: total nets: 2365
[10/13 15:28:40     51s] ### Net info: dirty nets: 0
[10/13 15:28:40     51s] ### Net info: marked as disconnected nets: 0
[10/13 15:28:40     51s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[10/13 15:28:40     51s] #num needed restored net=0
[10/13 15:28:40     51s] #need_extraction net=0 (total=2365)
[10/13 15:28:40     51s] ### Net info: fully routed nets: 1998
[10/13 15:28:40     51s] ### Net info: trivial (< 2 pins) nets: 367
[10/13 15:28:40     51s] ### Net info: unrouted nets: 0
[10/13 15:28:40     51s] ### Net info: re-extraction nets: 0
[10/13 15:28:40     51s] ### Net info: ignored nets: 0
[10/13 15:28:40     51s] ### Net info: skip routing nets: 0
[10/13 15:28:40     51s] ### import design signature (77): route=1990197563 fixed_route=790475758 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=934087687 dirty_area=0 del_dirty_area=0 cell=1030899197 placement=2105492887 pin_access=1513564557 inst_pattern=1
[10/13 15:28:40     51s] ### Time Record (DB Import) is uninstalled.
[10/13 15:28:40     51s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[10/13 15:28:40     51s] #RTESIG:78da9592414f032110853dfb2b26b4879ad81586b2b05713af6a1af54ad85db6d9c8b266
[10/13 15:28:40     51s] #       610ff5d78b3631a9a9253d327c30efbd99c5f2ed610b0459c1c43a30463583c72d22ad18
[10/13 15:28:40     51s] #       ae91d2cd1d329dae5eefc9f562f9f4fcc24b20668e23c0c718a26e8c73b569de09ac429c
[10/13 15:28:40     51s] #       7abfbb8539d809828d319d6e0e8f4405719a2dacea7174278992e5088539022b059d71e1
[10/13 15:28:40     51s] #       9769f7de0c7d03adedccece21f5c7291fb517279709bec453b7933ed4f72955440a6460f
[10/13 15:28:40     51s] #       636b5d51f7fe7c1c8c523c567a0a62a88ef49d77c3d8865f840b7a09ce37d90131519559
[10/13 15:28:40     51s] #       a69422ef5ca55993108d6fcdd4a628ad9f87ff480ec48fde66a8bc30a5b23b8adf63cb32
[10/13 15:28:40     51s] #       2505b26bac73ba36c1b6e73701194ff84f203950ca6c6fc4944611fb21d574d73bab150a
[10/13 15:28:40     51s] #       c953a52b769fff36b8fa02362241cd
[10/13 15:28:40     51s] #
[10/13 15:28:40     51s] #WARNING (NRDB-942) Reset route_design_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[10/13 15:28:40     51s] ### Time Record (Data Preparation) is installed.
[10/13 15:28:40     51s] #Start routing data preparation on Mon Oct 13 15:28:40 2025
[10/13 15:28:40     51s] #
[10/13 15:28:40     51s] #Minimum voltage of a net in the design = 0.000.
[10/13 15:28:40     51s] #Maximum voltage of a net in the design = 1.100.
[10/13 15:28:40     51s] #Voltage range [0.000 - 1.100] has 2363 nets.
[10/13 15:28:40     51s] #Voltage range [0.900 - 1.100] has 1 net.
[10/13 15:28:40     51s] #Voltage range [0.000 - 0.000] has 1 net.
[10/13 15:28:40     51s] #Build and mark too close pins for the same net.
[10/13 15:28:40     51s] ### Time Record (Cell Pin Access) is installed.
[10/13 15:28:40     51s] #Initial pin access analysis.
[10/13 15:28:40     51s] #Detail pin access analysis.
[10/13 15:28:40     51s] ### Time Record (Cell Pin Access) is uninstalled.
[10/13 15:28:40     51s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[10/13 15:28:40     51s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[10/13 15:28:40     51s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[10/13 15:28:40     51s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[10/13 15:28:40     51s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[10/13 15:28:40     51s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[10/13 15:28:40     51s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[10/13 15:28:40     51s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[10/13 15:28:40     51s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[10/13 15:28:40     51s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[10/13 15:28:40     51s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[10/13 15:28:40     51s] #Processed 205/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(205 insts marked dirty, reset pre-exisiting dirty flag on 205 insts, 0 nets marked need extraction)
[10/13 15:28:40     51s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1738.05 (MB), peak = 1835.22 (MB)
[10/13 15:28:40     51s] #Regenerating Ggrids automatically.
[10/13 15:28:40     51s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[10/13 15:28:40     51s] #Using automatically generated G-grids.
[10/13 15:28:40     51s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[10/13 15:28:40     51s] #Done routing data preparation.
[10/13 15:28:40     51s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1742.36 (MB)[10/13 15:28:40     51s] ### Time Record (Data Preparation) is uninstalled.
, peak = 1835.22 (MB)
[10/13 15:28:40     51s] ### Time Record (Detail Routing) is installed.
[10/13 15:28:40     51s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[10/13 15:28:40     51s] #
[10/13 15:28:40     51s] #Start Detail Routing..
[10/13 15:28:40     51s] #start initial detail routing ...
[10/13 15:28:40     51s] ### Design has 0 dirty nets, 205 dirty-areas)
[10/13 15:28:41     52s] # ECO: 100.0% of the total area was rechecked for DRC, and 0.0% required routing.
[10/13 15:28:41     52s] #   number of violations = 0
[10/13 15:28:41     52s] #205 out of 2121 instances (9.7%) need to be verified(marked ipoed), dirty area = 9.0%.
[10/13 15:28:41     52s] #0.0% of the total area is being checked for drcs
[10/13 15:28:41     52s] #0.0% of the total area was checked
[10/13 15:28:41     52s] ### Routing stats: drc-check-only = 100.00% dirty-area = 28.17%
[10/13 15:28:41     52s] #   number of violations = 0
[10/13 15:28:41     52s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1742.39 (MB), peak = 1835.22 (MB)
[10/13 15:28:41     52s] #Complete Detail Routing.
[10/13 15:28:41     52s] #Total wire length = 19023 um.
[10/13 15:28:41     52s] #Total half perimeter of net bounding box = 16697 um.
[10/13 15:28:41     52s] #Total wire length on LAYER Metal1 = 336 um.
[10/13 15:28:41     52s] #Total wire length on LAYER Metal2 = 5717 um.
[10/13 15:28:41     52s] #Total wire length on LAYER Metal3 = 6404 um.
[10/13 15:28:41     52s] #Total wire length on LAYER Metal4 = 3825 um.
[10/13 15:28:41     52s] #Total wire length on LAYER Metal5 = 2067 um.
[10/13 15:28:41     52s] #Total wire length on LAYER Metal6 = 592 um.
[10/13 15:28:41     52s] #Total wire length on LAYER Metal7 = 67 um.
[10/13 15:28:41     52s] #Total wire length on LAYER Metal8 = 13 um.
[10/13 15:28:41     52s] #Total wire length on LAYER Metal9 = 4 um.
[10/13 15:28:41     52s] #Total wire length on LAYER Metal10 = 0 um.
[10/13 15:28:41     52s] #Total wire length on LAYER Metal11 = 0 um.
[10/13 15:28:41     52s] #Total number of vias = 14810
[10/13 15:28:41     52s] #Total number of multi-cut vias = 13914 ( 94.0%)
[10/13 15:28:41     52s] #Total number of single cut vias = 896 (  6.0%)
[10/13 15:28:41     52s] #Up-Via Summary (total 14810):
[10/13 15:28:41     52s] #                   single-cut          multi-cut      Total
[10/13 15:28:41     52s] #-----------------------------------------------------------
[10/13 15:28:41     52s] # Metal1           612 (  8.8%)      6371 ( 91.2%)       6983
[10/13 15:28:41     52s] # Metal2           247 (  4.9%)      4748 ( 95.1%)       4995
[10/13 15:28:41     52s] # Metal3            31 (  1.6%)      1908 ( 98.4%)       1939
[10/13 15:28:41     52s] # Metal4             6 (  0.8%)       701 ( 99.2%)        707
[10/13 15:28:41     52s] # Metal5             0 (  0.0%)       164 (100.0%)        164
[10/13 15:28:41     52s] # Metal6             0 (  0.0%)        17 (100.0%)         17
[10/13 15:28:41     52s] # Metal7             0 (  0.0%)         3 (100.0%)          3
[10/13 15:28:41     52s] # Metal8             0 (  0.0%)         2 (100.0%)          2
[10/13 15:28:41     52s] #-----------------------------------------------------------
[10/13 15:28:41     52s] #                  896 (  6.0%)     13914 ( 94.0%)      14810 
[10/13 15:28:41     52s] #
[10/13 15:28:41     52s] #Total number of DRC violations = 0
[10/13 15:28:41     52s] ### Time Record (Detail Routing) is uninstalled.
[10/13 15:28:41     52s] #Cpu time = 00:00:01
[10/13 15:28:41     52s] #Elapsed time = 00:00:01
[10/13 15:28:41     52s] #Increased memory = 8.40 (MB)
[10/13 15:28:41     52s] #Total memory = 1742.39 (MB)
[10/13 15:28:41     52s] #Peak memory = 1835.22 (MB)
[10/13 15:28:41     52s] ### detail_route design signature (82): route=1437775827 flt_obj=0 vio=1905142130 shield_wire=1
[10/13 15:28:41     52s] ### Time Record (DB Export) is installed.
[10/13 15:28:41     52s] ### export design design signature (83): route=1437775827 fixed_route=790475758 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1890020213 dirty_area=0 del_dirty_area=0 cell=1030899197 placement=2105492887 pin_access=1513564557 inst_pattern=1
[10/13 15:28:41     52s] #	no debugging net set
[10/13 15:28:41     52s] ### Time Record (DB Export) is uninstalled.
[10/13 15:28:41     52s] ### Time Record (Post Callback) is installed.
[10/13 15:28:41     52s] ### Time Record (Post Callback) is uninstalled.
[10/13 15:28:41     52s] #
[10/13 15:28:41     52s] #route_detail statistics:
[10/13 15:28:41     52s] #Cpu time = 00:00:01
[10/13 15:28:41     52s] #Elapsed time = 00:00:01
[10/13 15:28:41     52s] #Increased memory = -1.83 (MB)
[10/13 15:28:41     52s] #Total memory = 1737.34 (MB)
[10/13 15:28:41     52s] #Peak memory = 1835.22 (MB)
[10/13 15:28:41     52s] #Number of warnings = 1
[10/13 15:28:41     52s] #Total number of warnings = 8
[10/13 15:28:41     52s] #Number of fails = 0
[10/13 15:28:41     52s] #Total number of fails = 0
[10/13 15:28:41     52s] #Complete route_detail on Mon Oct 13 15:28:41 2025
[10/13 15:28:41     52s] #
[10/13 15:28:41     52s] ### import design signature (84): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1513564557 inst_pattern=1
[10/13 15:28:41     52s] ### Time Record (route_detail) is uninstalled.
[10/13 15:28:41     52s] ### Time Record (ecoRoute) is uninstalled.
[10/13 15:28:41     52s] ### 
[10/13 15:28:41     52s] ###   Scalability Statistics
[10/13 15:28:41     52s] ### 
[10/13 15:28:41     52s] ### --------------------------------+----------------+----------------+----------------+
[10/13 15:28:41     52s] ###   ecoRoute                      |        cpu time|    elapsed time|     scalability|
[10/13 15:28:41     52s] ### --------------------------------+----------------+----------------+----------------+
[10/13 15:28:41     52s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[10/13 15:28:41     52s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[10/13 15:28:41     52s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[10/13 15:28:41     52s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[10/13 15:28:41     52s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[10/13 15:28:41     52s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[10/13 15:28:41     52s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[10/13 15:28:41     52s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[10/13 15:28:41     52s] ###   Entire Command                |        00:00:06|        00:00:06|             1.0|
[10/13 15:28:41     52s] ### --------------------------------+----------------+----------------+----------------+
[10/13 15:28:41     52s] ### 
[10/13 15:28:41     52s] @file 162: # tries to fix remaining violation nets
[10/13 15:28:41     52s] @@file 163: check_drc
[10/13 15:28:41     52s] #-check_same_via_cell true               # bool, default=false, user setting
[10/13 15:28:41     52s]  *** Starting Verify DRC (MEM: 2041.4) ***
[10/13 15:28:41     52s] 
[10/13 15:28:41     52s]   VERIFY DRC ...... Starting Verification
[10/13 15:28:41     52s]   VERIFY DRC ...... Initializing
[10/13 15:28:41     52s]   VERIFY DRC ...... Deleting Existing Violations
[10/13 15:28:41     52s]   VERIFY DRC ...... Creating Sub-Areas
[10/13 15:28:41     52s]   VERIFY DRC ...... Using new threading
[10/13 15:28:41     52s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 66.800 64.220} 1 of 1
[10/13 15:28:42     53s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[10/13 15:28:42     53s] 
[10/13 15:28:42     53s]   Verification Complete : 0 Viols.
[10/13 15:28:42     53s] 
[10/13 15:28:42     53s]  *** End Verify DRC (CPU: 0:00:00.3  ELAPSED TIME: 1.00  MEM: 264.1M) ***
[10/13 15:28:42     53s] 
[10/13 15:28:42     53s] @file 164: # delete_routes -layer 6
[10/13 15:28:42     53s] @file 165: #  -route_only_layers 4:5;# route_only_layers option restricts eco routing to specified layer range 
[10/13 15:28:42     53s] @file 166: # check_drc
[10/13 15:28:42     53s] @file 167:
[10/13 15:28:42     53s] @file 168: #------------------------------------ [21]
[10/13 15:28:42     53s] @file 169: # add_metal_fill -layers {Metal1 Metal2 Metal3 Metal4}
[10/13 15:28:42     53s] @file 170:
[10/13 15:28:42     53s] @file 171: #------------------------------------ [22]
[10/13 15:28:42     53s] @@file 172: check_antenna
[10/13 15:28:42     53s]  *** Starting Verify Antenna (MEM: 2305.5) ***
[10/13 15:28:42     53s] 
[10/13 15:28:42     53s] Report File: bch_32_bits_v2.verify_antenna.rpt
[10/13 15:28:42     53s]   VERIFY Antenna ...... Starting Verification
[10/13 15:28:42     53s]   VERIFY Antenna ...... Using new threading
[10/13 15:28:42     53s] #- FE data import: obj_type VIA:
[10/13 15:28:42     53s] #--layer Metal1 obj num 9
[10/13 15:28:42     53s] #--layer Metal2 obj num 12
[10/13 15:28:42     53s] #--layer Metal3 obj num 6
[10/13 15:28:42     53s] #--layer Metal4 obj num 1
[10/13 15:28:42     53s] #- total obj num 28
[10/13 15:28:42     53s] #- FE data import: obj_type INSTANCE_PIN:
[10/13 15:28:42     53s] #--layer Metal1 obj num 8
[10/13 15:28:42     53s] #--layer Metal4 obj num 1
[10/13 15:28:42     53s] #- total obj num 9
[10/13 15:28:42     53s] #- FE data import: obj_type WIRE:
[10/13 15:28:42     53s] #--layer Metal2 obj num 3
[10/13 15:28:42     53s] #--layer Metal3 obj num 7
[10/13 15:28:42     53s] #--layer Metal4 obj num 1
[10/13 15:28:42     53s] #- total obj num 11
[10/13 15:28:42     53s] Verification Complete: 0 Violations
[10/13 15:28:42     53s]  *** End Verify Antenna (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[10/13 15:28:42     53s] 
[10/13 15:28:42     53s] ******* DONE VERIFY ANTENNA ********
[10/13 15:28:42     53s] @file 173: puts "SALVAR DESIGN?"
[10/13 15:28:42     53s] SALVAR DESIGN?
[10/13 15:28:42     53s] @file 174: # suspend
[10/13 15:28:42     53s] @@file 175: write_netlist $lyt/${design}/${design}_lyt.v
[10/13 15:28:42     53s] Writing Netlist "/home/ci_inovador/Documentos/inge4-workspace/layout/bch_32_bits_v2/bch_32_bits_v2_lyt.v" ...
[10/13 15:28:42     53s] @@file 176: write_sdf -edge check_edge -map_setuphold merge_always -map_recrem merge_always -version 3.0  $lyt/${design}/${design}_lyt.sdf
[10/13 15:28:42     53s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[10/13 15:28:42     53s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/13 15:28:42     53s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[10/13 15:28:42     53s] AAE DB initialization (MEM=2309.54 CPU=0:00:00.0 REAL=0:00:00.0) 
[10/13 15:28:42     53s] #################################################################################
[10/13 15:28:42     53s] # Design Stage: PostRoute
[10/13 15:28:42     53s] # Design Name: bch_32_bits_v2
[10/13 15:28:42     53s] # Design Mode: 45nm
[10/13 15:28:42     53s] # Analysis Mode: MMMC Non-OCV 
[10/13 15:28:42     53s] # Parasitics Mode: No SPEF/RCDB 
[10/13 15:28:42     53s] # Signoff Settings: SI Off 
[10/13 15:28:42     53s] #################################################################################
[10/13 15:28:42     53s] Extraction called for design 'bch_32_bits_v2' of instances=2121 and nets=2365 using extraction engine 'pre_route' .
[10/13 15:28:42     53s] pre_route RC Extraction called for design bch_32_bits_v2.
[10/13 15:28:42     53s] RC Extraction called in multi-corner(2) mode.
[10/13 15:28:42     53s] RCMode: PreRoute
[10/13 15:28:42     53s]       RC Corner Indexes            0       1   
[10/13 15:28:42     53s] Capacitance Scaling Factor   : 1.00000 1.00000 
[10/13 15:28:42     53s] Resistance Scaling Factor    : 1.00000 1.00000 
[10/13 15:28:42     53s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[10/13 15:28:42     53s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[10/13 15:28:42     53s] Shrink Factor                : 1.00000
[10/13 15:28:42     53s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/13 15:28:42     53s] Using Quantus QRC technology file ...
[10/13 15:28:42     53s] 
[10/13 15:28:42     53s] Trim Metal Layers:
[10/13 15:28:42     53s] LayerId::1 widthSet size::1
[10/13 15:28:42     53s] LayerId::2 widthSet size::1
[10/13 15:28:42     53s] LayerId::3 widthSet size::1
[10/13 15:28:42     53s] LayerId::4 widthSet size::1
[10/13 15:28:42     53s] LayerId::5 widthSet size::1
[10/13 15:28:42     53s] LayerId::6 widthSet size::1
[10/13 15:28:42     53s] LayerId::7 widthSet size::1
[10/13 15:28:42     53s] LayerId::8 widthSet size::1
[10/13 15:28:42     53s] LayerId::9 widthSet size::1
[10/13 15:28:42     53s] LayerId::10 widthSet size::1
[10/13 15:28:42     53s] LayerId::11 widthSet size::1
[10/13 15:28:42     53s] eee: pegSigSF::1.070000
[10/13 15:28:42     53s] Updating RC grid for preRoute extraction ...
[10/13 15:28:42     53s] Initializing multi-corner resistance tables ...
[10/13 15:28:42     53s] eee: l::1 avDens::0.110070 usedTrk::158.500613 availTrk::1440.000000 sigTrk::158.500613
[10/13 15:28:42     53s] eee: l::2 avDens::0.255750 usedTrk::349.865524 availTrk::1368.000000 sigTrk::349.865524
[10/13 15:28:42     53s] eee: l::3 avDens::0.272889 usedTrk::392.960616 availTrk::1440.000000 sigTrk::392.960616
[10/13 15:28:42     53s] eee: l::4 avDens::0.172937 usedTrk::236.578011 availTrk::1368.000000 sigTrk::236.578011
[10/13 15:28:42     53s] eee: l::5 avDens::0.093439 usedTrk::126.142951 availTrk::1350.000000 sigTrk::126.142951
[10/13 15:28:42     53s] eee: l::6 avDens::0.040178 usedTrk::37.787076 availTrk::940.500000 sigTrk::37.787076
[10/13 15:28:42     53s] eee: l::7 avDens::0.008934 usedTrk::4.020380 availTrk::450.000000 sigTrk::4.020380
[10/13 15:28:42     53s] eee: l::8 avDens::0.004298 usedTrk::0.735029 availTrk::171.000000 sigTrk::0.735029
[10/13 15:28:42     53s] eee: l::9 avDens::0.002688 usedTrk::0.241930 availTrk::90.000000 sigTrk::0.241930
[10/13 15:28:42     53s] eee: l::10 avDens::0.151715 usedTrk::83.018245 availTrk::547.200000 sigTrk::83.018245
[10/13 15:28:42     53s] eee: l::11 avDens::0.056881 usedTrk::16.381813 availTrk::288.000000 sigTrk::16.381813
[10/13 15:28:42     53s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[10/13 15:28:42     53s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.248039 uaWl=1.000000 uaWlH=0.339683 aWlH=0.000000 lMod=0 pMax=0.834400 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[10/13 15:28:42     53s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2317.539M)
[10/13 15:28:42     53s] Topological Sorting (REAL = 0:00:00.0, MEM = 2317.5M, InitMEM = 2317.5M)
[10/13 15:28:42     53s] Start delay calculation (fullDC) (1 T). (MEM=2317.54)
[10/13 15:28:42     53s] Start AAE Lib Loading. (MEM=2329.15)
[10/13 15:28:42     53s] End AAE Lib Loading. (MEM=2348.23 CPU=0:00:00.0 Real=0:00:00.0)
[10/13 15:28:42     53s] End AAE Lib Interpolated Model. (MEM=2348.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/13 15:28:42     53s] Total number of fetched objects 1998
[10/13 15:28:42     53s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/13 15:28:42     53s] Total number of fetched objects 1998
[10/13 15:28:42     53s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/13 15:28:42     53s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/13 15:28:42     53s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/13 15:28:42     53s] End delay calculation. (MEM=2357.77 CPU=0:00:00.2 REAL=0:00:00.0)
[10/13 15:28:42     53s] End delay calculation (fullDC). (MEM=2357.77 CPU=0:00:00.3 REAL=0:00:00.0)
[10/13 15:28:42     53s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2357.8M) ***
[10/13 15:28:42     53s] @@file 177: get_db power_method
[10/13 15:28:42     53s] @@file 178: report_power -power_unit uW > $lyt/${design}/reports/${design}_pwr.rpt
[10/13 15:28:42     53s] ** NOTE: Created directory path '/home/ci_inovador/Documentos/inge4-workspace/layout/bch_32_bits_v2/reports' for file '/home/ci_inovador/Documentos/inge4-workspace/layout/bch_32_bits_v2/reports/bch_32_bits_v2_pwr.rpt'.
[10/13 15:28:42     53s] env CDS_WORKAREA is set to /home/ci_inovador/Documentos/inge4-workspace/work
[10/13 15:28:42     53s] Topological Sorting (REAL = 0:00:00.0, MEM = 2338.2M, InitMEM = 2338.2M)
[10/13 15:28:42     53s] End AAE Lib Interpolated Model. (MEM=2349.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/13 15:28:42     53s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/13 15:28:42     53s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2349.7M) ***
[10/13 15:28:43     54s] *



[10/13 15:28:43     54s] Total Power
[10/13 15:28:43     54s] -----------------------------------------------------------------------------------------
[10/13 15:28:43     54s] Total Internal Power:       83.57829631 	   29.7469%
[10/13 15:28:43     54s] Total Switching Power:     197.32624893 	   70.2317%
[10/13 15:28:43     54s] Total Leakage Power:         0.05996254 	    0.0213%
[10/13 15:28:43     54s] Total Power:               280.96450778
[10/13 15:28:43     54s] -----------------------------------------------------------------------------------------
[10/13 15:28:43     54s] @@file 179: set_db power_corner min
[10/13 15:28:43     54s] @file 180: #   write_stream -mode ALL -unit 2000 $lyt/${design}.gsd
[10/13 15:28:43     54s] @@file 181: write_def -floorplan -netlist -routing $lyt/${design}/${design}_lyt.def
[10/13 15:28:43     54s] Writing DEF file '/home/ci_inovador/Documentos/inge4-workspace/layout/bch_32_bits_v2/bch_32_bits_v2_lyt.def', current time is Mon Oct 13 15:28:43 2025 ...
[10/13 15:28:43     54s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[10/13 15:28:43     54s] DEF file '/home/ci_inovador/Documentos/inge4-workspace/layout/bch_32_bits_v2/bch_32_bits_v2_lyt.def' is written, current time is Mon Oct 13 15:28:43 2025 ...
[10/13 15:28:43     54s] @@file 182: report_area > $lyt/${design}/reports/${design}_area.rpt
[10/13 15:28:43     54s] @file 183: # report_timing -unconstrained > $lyt/${design}/reports/${design}_timing.rpt
[10/13 15:28:43     54s] @@file 184: write_db $design.enc
[10/13 15:28:43     54s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/13 15:28:43     54s] #% Begin save design ... (date=10/13 15:28:43, mem=1826.3M)
[10/13 15:28:43     54s] % Begin Save ccopt configuration ... (date=10/13 15:28:43, mem=1826.3M)
[10/13 15:28:43     54s] % End Save ccopt configuration ... (date=10/13 15:28:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1827.5M, current mem=1827.5M)
[10/13 15:28:43     54s] % Begin Save netlist data ... (date=10/13 15:28:43, mem=1827.5M)
[10/13 15:28:43     54s] Writing Binary DB to bch_32_bits_v2.enc/bch_32_bits_v2.v.bin in single-threaded mode...
[10/13 15:28:43     54s] % End Save netlist data ... (date=10/13 15:28:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1828.0M, current mem=1828.0M)
[10/13 15:28:43     54s] Saving symbol-table file ...
[10/13 15:28:43     54s] Saving congestion map file bch_32_bits_v2.enc/bch_32_bits_v2.route.congmap.gz ...
[10/13 15:28:43     54s] % Begin Save AAE data ... (date=10/13 15:28:43, mem=1828.0M)
[10/13 15:28:43     54s] Saving AAE Data ...
[10/13 15:28:43     54s] % End Save AAE data ... (date=10/13 15:28:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1828.0M, current mem=1828.0M)
[10/13 15:28:43     54s] Saving preference file bch_32_bits_v2.enc/gui.pref.tcl ...
[10/13 15:28:43     54s] Saving mode setting ...
[10/13 15:28:43     54s] Saving root attributes to be loaded post write_db ...
[10/13 15:28:43     54s] Saving global file ...
[10/13 15:28:43     54s] Saving root attributes to be loaded previous write_db ...
[10/13 15:28:43     54s] % Begin Save floorplan data ... (date=10/13 15:28:43, mem=1833.7M)
[10/13 15:28:43     54s] Saving floorplan file ...
[10/13 15:28:43     54s] % End Save floorplan data ... (date=10/13 15:28:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1833.7M, current mem=1833.7M)
[10/13 15:28:43     54s] Saving PG file bch_32_bits_v2.enc/bch_32_bits_v2.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Mon Oct 13 15:28:43 2025)
[10/13 15:28:43     54s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2141.2M) ***
[10/13 15:28:43     54s] Saving Drc markers ...
[10/13 15:28:43     54s] ... No Drc file written since there is no markers found.
[10/13 15:28:43     54s] % Begin Save placement data ... (date=10/13 15:28:43, mem=1833.7M)
[10/13 15:28:43     54s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/13 15:28:43     54s] Save Adaptive View Pruning View Names to Binary file
[10/13 15:28:43     54s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2144.2M) ***
[10/13 15:28:43     54s] % End Save placement data ... (date=10/13 15:28:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1834.0M, current mem=1834.0M)
[10/13 15:28:43     54s] % Begin Save routing data ... (date=10/13 15:28:43, mem=1834.0M)
[10/13 15:28:43     54s] Saving route file ...
[10/13 15:28:44     54s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2141.2M) ***
[10/13 15:28:44     54s] % End Save routing data ... (date=10/13 15:28:44, total cpu=0:00:00.0, real=0:00:01.0, peak res=1834.0M, current mem=1834.0M)
[10/13 15:28:44     54s] Saving property file bch_32_bits_v2.enc/bch_32_bits_v2.prop
[10/13 15:28:44     54s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2144.2M) ***
[10/13 15:28:44     54s] #Saving pin access data to file bch_32_bits_v2.enc/bch_32_bits_v2.apa ...
[10/13 15:28:44     54s] #
[10/13 15:28:44     54s] Saving preRoute extracted patterns in file 'bch_32_bits_v2.enc/bch_32_bits_v2.techData.gz' ...
[10/13 15:28:44     54s] Saving preRoute extraction data in directory 'bch_32_bits_v2.enc/extraction/' ...
[10/13 15:28:44     54s] Checksum of RCGrid density data::132
[10/13 15:28:44     54s] % Begin Save power constraints data ... (date=10/13 15:28:44, mem=1837.2M)
[10/13 15:28:44     54s] % End Save power constraints data ... (date=10/13 15:28:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1837.2M, current mem=1837.2M)
[10/13 15:28:44     54s] Generated self-contained design bch_32_bits_v2.enc
[10/13 15:28:44     54s] #% End save design ... (date=10/13 15:28:44, total cpu=0:00:00.7, real=0:00:01.0, peak res=1864.4M, current mem=1839.8M)
[10/13 15:28:44     54s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/13 15:28:44     54s] *** Message Summary: 0 warning(s), 0 error(s)
[10/13 15:28:44     54s] 
[10/13 15:28:44     54s] @@file 185: gui_fit
[10/13 15:28:44     54s] @@file 186: gui_create_floorplan_snapshot -dir $ROOT/pics/$design/ -name $design.png -overwrite
[10/13 15:28:44     54s] Starting snapshot creation...
[10/13 15:28:44     55s] OPERPROF: Starting checkPlace at level 1, MEM:2392.5M, EPOCH TIME: 1760380124.546120
[10/13 15:28:44     55s] All LLGs are deleted
[10/13 15:28:44     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:44     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:44     55s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2394.5M, EPOCH TIME: 1760380124.548355
[10/13 15:28:44     55s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2394.5M, EPOCH TIME: 1760380124.548518
[10/13 15:28:44     55s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2394.5M, EPOCH TIME: 1760380124.548562
[10/13 15:28:44     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:44     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:44     55s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2394.5M, EPOCH TIME: 1760380124.549246
[10/13 15:28:44     55s] Max number of tech site patterns supported in site array is 256.
[10/13 15:28:44     55s] Core basic site is CoreSite
[10/13 15:28:44     55s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2394.5M, EPOCH TIME: 1760380124.560900
[10/13 15:28:44     55s] After signature check, allow fast init is false, keep pre-filter is true.
[10/13 15:28:44     55s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[10/13 15:28:44     55s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2394.5M, EPOCH TIME: 1760380124.561056
[10/13 15:28:44     55s] SiteArray: non-trimmed site array dimensions = 34 x 304
[10/13 15:28:44     55s] SiteArray: use 90,112 bytes
[10/13 15:28:44     55s] SiteArray: current memory after site array memory allocation 2394.5M
[10/13 15:28:44     55s] SiteArray: FP blocked sites are writable
[10/13 15:28:44     55s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2394.5M, EPOCH TIME: 1760380124.561408
[10/13 15:28:44     55s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2394.5M, EPOCH TIME: 1760380124.561448
[10/13 15:28:44     55s] SiteArray: number of non floorplan blocked sites for llg default is 10336
[10/13 15:28:44     55s] Atter site array init, number of instance map data is 0.
[10/13 15:28:44     55s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:2394.5M, EPOCH TIME: 1760380124.561933
[10/13 15:28:44     55s] 
[10/13 15:28:44     55s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[10/13 15:28:44     55s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2394.5M, EPOCH TIME: 1760380124.562030
[10/13 15:28:44     55s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2394.5M, EPOCH TIME: 1760380124.574659
[10/13 15:28:44     55s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:2394.5M, EPOCH TIME: 1760380124.575277
[10/13 15:28:44     55s] All LLGs are deleted
[10/13 15:28:44     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2121).
[10/13 15:28:44     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:44     55s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2394.5M, EPOCH TIME: 1760380124.575872
[10/13 15:28:44     55s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2394.5M, EPOCH TIME: 1760380124.576000
[10/13 15:28:44     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:44     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[10/13 15:28:44     55s] OPERPROF: Finished checkPlace at level 1, CPU:0.030, REAL:0.030, MEM:2394.5M, EPOCH TIME: 1760380124.576460
[10/13 15:28:44     55s] ### Start verbose source output (echo_comments mode) for 'checkplace.ss.rpt' ...
[10/13 15:28:44     55s] ###############################################################
[10/13 15:28:44     55s] #  Generated by:      Cadence Innovus 21.15-s110_1
[10/13 15:28:44     55s] #  OS:                Linux x86_64(Host ID eltonsilva)
[10/13 15:28:44     55s] #  Generated on:      Mon Oct 13 15:28:44 2025
[10/13 15:28:44     55s] #  Design:            bch_32_bits_v2
[10/13 15:28:44     55s] #  Command:           gui_create_floorplan_snapshot -dir /home/ci_inovador/Documentos/inge4-workspace/pics/bch_32_bits_v2/ -name bch_32_bits_v2.png -overwrite
[10/13 15:28:44     55s] ###############################################################
[10/13 15:28:44     55s] 
[10/13 15:28:44     55s] ## No violations found ##
[10/13 15:28:44     55s] 
[10/13 15:28:44     55s] ## Summary: 
[10/13 15:28:44     55s] #########################################################
[10/13 15:28:44     55s] ## Number of Placed Instances = 2121
[10/13 15:28:44     55s] ## Number of Unplaced Instances = 0
[10/13 15:28:44     55s] ## Placement Density:100.00%(3535/3535)
[10/13 15:28:44     55s] ## Placement Density (including fixed std cells):100.00%(3535/3535)
[10/13 15:28:44     55s] ### End verbose source output for 'checkplace.ss.rpt'.
[10/13 15:28:44     55s] Completed snapshot creation (cpu = 0:0:0, real = 0:0:0, mem = 2394.51M, memory increment = 194.95M)
[10/13 15:28:44     55s] Saving snapshot for fplan view to ss_bch_32_bits_v2.png.fplan.gif
[10/13 15:28:44     55s] Saving snapshot for amoeba view to ss_bch_32_bits_v2.png.amoeba.gif
[10/13 15:28:44     55s] Saving snapshot for place view to ss_bch_32_bits_v2.png.place.gif
[10/13 15:28:44     55s] @file 187:
[10/13 15:28:44     55s] @@file 188: set_analysis_view -setup analysis_normal_fast_min -hold analysis_normal_fast_min
[10/13 15:28:44     55s] Extraction setup Started 
[10/13 15:28:44     55s] 
[10/13 15:28:44     55s] Trim Metal Layers:
[10/13 15:28:44     55s] __QRC_SADV_USE_LE__ is set 0
[10/13 15:28:44     55s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[10/13 15:28:44     55s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[10/13 15:28:44     55s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction0
[10/13 15:28:44     55s] eee: PatternAvail:0, PreRoutePatternReadFailed:0
[10/13 15:28:44     55s] Restore PreRoute Pattern Extraction data successful.
[10/13 15:28:44     55s] Completed (cpu: 0:00:00.0 real: 0:00:00.0)
[10/13 15:28:44     55s] Set Shrink Factor to 1.00000
[10/13 15:28:44     55s] Summary of Active RC-Corners : 
[10/13 15:28:44     55s]  
[10/13 15:28:44     55s]  Analysis View: analysis_normal_fast_min
[10/13 15:28:44     55s]     RC-Corner Name        : rc_best
[10/13 15:28:44     55s]     RC-Corner Index       : 0
[10/13 15:28:44     55s]     RC-Corner Temperature : 0 Celsius
[10/13 15:28:44     55s]     RC-Corner Cap Table   : ''
[10/13 15:28:44     55s]     RC-Corner PreRoute Res Factor         : 1
[10/13 15:28:44     55s]     RC-Corner PreRoute Cap Factor         : 1
[10/13 15:28:44     55s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[10/13 15:28:44     55s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[10/13 15:28:44     55s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[10/13 15:28:44     55s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[10/13 15:28:44     55s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[10/13 15:28:44     55s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[10/13 15:28:44     55s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[10/13 15:28:44     55s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[10/13 15:28:44     55s]     RC-Corner Technology file: '/home/tools/design_kits/cadence/GPDK045/gpdk045_v_6_0/qrc//rcbest/qrcTechFile'
[10/13 15:28:44     55s] set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
[10/13 15:28:44     55s] 
[10/13 15:28:44     55s] Trim Metal Layers:
[10/13 15:28:44     55s] LayerId::1 widthSet size::1
[10/13 15:28:44     55s] LayerId::2 widthSet size::1
[10/13 15:28:44     55s] LayerId::3 widthSet size::1
[10/13 15:28:44     55s] LayerId::4 widthSet size::1
[10/13 15:28:44     55s] LayerId::5 widthSet size::1
[10/13 15:28:44     55s] LayerId::6 widthSet size::1
[10/13 15:28:44     55s] LayerId::7 widthSet size::1
[10/13 15:28:44     55s] LayerId::8 widthSet size::1
[10/13 15:28:44     55s] LayerId::9 widthSet size::1
[10/13 15:28:44     55s] LayerId::10 widthSet size::1
[10/13 15:28:44     55s] LayerId::11 widthSet size::1
[10/13 15:28:44     55s] eee: pegSigSF::1.070000
[10/13 15:28:44     55s] Updating RC grid for preRoute extraction ...
[10/13 15:28:44     55s] Initializing multi-corner resistance tables ...
[10/13 15:28:44     55s] eee: l::1 avDens::0.110070 usedTrk::158.500613 availTrk::1440.000000 sigTrk::158.500613
[10/13 15:28:44     55s] eee: l::2 avDens::0.255750 usedTrk::349.865524 availTrk::1368.000000 sigTrk::349.865524
[10/13 15:28:44     55s] eee: l::3 avDens::0.272889 usedTrk::392.960616 availTrk::1440.000000 sigTrk::392.960616
[10/13 15:28:44     55s] eee: l::4 avDens::0.172937 usedTrk::236.578011 availTrk::1368.000000 sigTrk::236.578011
[10/13 15:28:44     55s] eee: l::5 avDens::0.093439 usedTrk::126.142951 availTrk::1350.000000 sigTrk::126.142951
[10/13 15:28:44     55s] eee: l::6 avDens::0.040178 usedTrk::37.787076 availTrk::940.500000 sigTrk::37.787076
[10/13 15:28:44     55s] eee: l::7 avDens::0.008934 usedTrk::4.020380 availTrk::450.000000 sigTrk::4.020380
[10/13 15:28:44     55s] eee: l::8 avDens::0.004298 usedTrk::0.735029 availTrk::171.000000 sigTrk::0.735029
[10/13 15:28:44     55s] eee: l::9 avDens::0.002688 usedTrk::0.241930 availTrk::90.000000 sigTrk::0.241930
[10/13 15:28:44     55s] eee: l::10 avDens::0.151715 usedTrk::83.018245 availTrk::547.200000 sigTrk::83.018245
[10/13 15:28:44     55s] eee: l::11 avDens::0.056881 usedTrk::16.381813 availTrk::288.000000 sigTrk::16.381813
[10/13 15:28:44     55s] {RT rc_best 0 11 11 {8 0} {10 0} 2}
[10/13 15:28:44     55s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.248039 uaWl=1.000000 uaWlH=0.339683 aWlH=0.000000 lMod=0 pMax=0.834400 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[10/13 15:28:44     55s] *Info: initialize multi-corner CTS.
[10/13 15:28:44     55s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1954.1M, current mem=1633.9M)
[10/13 15:28:44     55s] Reading timing constraints file '/home/ci_inovador/Documentos/inge4-workspace/constraints/basic.sdc' ...
[10/13 15:28:44     55s] Current (total cpu=0:00:55.3, real=0:00:57.0, peak res=1954.1M, current mem=1882.0M)
[10/13 15:28:44     55s] bch_32_bits_v2
[10/13 15:28:44     55s] INFO (CTE): Constraints read successfully.
[10/13 15:28:44     55s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1882.6M, current mem=1882.6M)
[10/13 15:28:44     55s] Current (total cpu=0:00:55.4, real=0:00:57.0, peak res=1954.1M, current mem=1882.6M)
[10/13 15:28:44     55s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1890.6M, current mem=1890.6M)
[10/13 15:28:44     55s] 
[10/13 15:28:44     55s] TimeStamp Deleting Cell Server Begin ...
[10/13 15:28:44     55s] Deleting Lib Analyzer.
[10/13 15:28:44     55s] 
[10/13 15:28:44     55s] TimeStamp Deleting Cell Server End ...
[10/13 15:28:44     55s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/13 15:28:44     55s] 
[10/13 15:28:44     55s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/13 15:28:44     55s] Summary for sequential cells identification: 
[10/13 15:28:44     55s]   Identified SBFF number: 104
[10/13 15:28:44     55s]   Identified MBFF number: 0
[10/13 15:28:44     55s]   Identified SB Latch number: 0
[10/13 15:28:44     55s]   Identified MB Latch number: 0
[10/13 15:28:44     55s]   Not identified SBFF number: 16
[10/13 15:28:44     55s]   Not identified MBFF number: 0
[10/13 15:28:44     55s]   Not identified SB Latch number: 0
[10/13 15:28:44     55s]   Not identified MB Latch number: 0
[10/13 15:28:44     55s]   Number of sequential cells which are not FFs: 32
[10/13 15:28:44     55s]  Visiting view : analysis_normal_fast_min
[10/13 15:28:44     55s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = 0
[10/13 15:28:44     55s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[10/13 15:28:44     55s]  Visiting view : analysis_normal_fast_min
[10/13 15:28:44     55s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = 0
[10/13 15:28:44     55s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[10/13 15:28:44     55s] TLC MultiMap info (StdDelay):
[10/13 15:28:44     55s]   : fast_min + fast + 1 + no RcCorner := 5.3ps
[10/13 15:28:44     55s]   : fast_min + fast + 1 + rc_best := 12ps
[10/13 15:28:44     55s]  Setting StdDelay to: 12ps
[10/13 15:28:44     55s] 
[10/13 15:28:44     55s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/13 15:28:44     55s] 
[10/13 15:28:44     55s] TimeStamp Deleting Cell Server Begin ...
[10/13 15:28:44     55s] 
[10/13 15:28:44     55s] TimeStamp Deleting Cell Server End ...
[10/13 15:28:44     55s] @file 189:
[10/13 15:28:44     55s] @@file 190: set_db timing_analysis_check_type hold
[10/13 15:28:44     55s] @@file 191: report_timing -unconstrained > $lyt/${design}/reports/${design}_hold_f_timing.rpt
[10/13 15:28:44     55s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/13 15:28:44     55s] AAE DB initialization (MEM=2354.74 CPU=0:00:00.0 REAL=0:00:00.0) 
[10/13 15:28:44     55s] #################################################################################
[10/13 15:28:44     55s] # Design Stage: PostRoute
[10/13 15:28:44     55s] # Design Name: bch_32_bits_v2
[10/13 15:28:44     55s] # Design Mode: 45nm
[10/13 15:28:44     55s] # Analysis Mode: MMMC Non-OCV 
[10/13 15:28:44     55s] # Parasitics Mode: No SPEF/RCDB 
[10/13 15:28:44     55s] # Signoff Settings: SI Off 
[10/13 15:28:44     55s] #################################################################################
[10/13 15:28:44     55s] Calculate delays in BcWc mode...
[10/13 15:28:44     55s] Topological Sorting (REAL = 0:00:00.0, MEM = 2361.3M, InitMEM = 2361.3M)
[10/13 15:28:44     55s] Start delay calculation (fullDC) (1 T). (MEM=2361.27)
[10/13 15:28:44     55s] *** Calculating scaling factor for fast libraries using the default operating condition of each library.
[10/13 15:28:44     55s] Start AAE Lib Loading. (MEM=2372.79)
[10/13 15:28:44     55s] End AAE Lib Loading. (MEM=2391.87 CPU=0:00:00.0 Real=0:00:00.0)
[10/13 15:28:44     55s] End AAE Lib Interpolated Model. (MEM=2391.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/13 15:28:45     55s] Total number of fetched objects 1998
[10/13 15:28:45     55s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/13 15:28:45     55s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/13 15:28:45     55s] End delay calculation. (MEM=2439.56 CPU=0:00:00.1 REAL=0:00:01.0)
[10/13 15:28:45     55s] End delay calculation (fullDC). (MEM=2439.56 CPU=0:00:00.1 REAL=0:00:01.0)
[10/13 15:28:45     55s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 2439.6M) ***
[10/13 15:28:45     55s] @@file 192: set_db timing_analysis_check_type setup
[10/13 15:28:45     55s] @@file 193: report_timing -unconstrained > $lyt/${design}/reports/${design}_setup_f_timing.rpt
[10/13 15:28:45     55s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/13 15:28:45     55s] #################################################################################
[10/13 15:28:45     55s] # Design Stage: PostRoute
[10/13 15:28:45     55s] # Design Name: bch_32_bits_v2
[10/13 15:28:45     55s] # Design Mode: 45nm
[10/13 15:28:45     55s] # Analysis Mode: MMMC Non-OCV 
[10/13 15:28:45     55s] # Parasitics Mode: No SPEF/RCDB 
[10/13 15:28:45     55s] # Signoff Settings: SI Off 
[10/13 15:28:45     55s] #################################################################################
[10/13 15:28:45     55s] Calculate delays in BcWc mode...
[10/13 15:28:45     55s] Topological Sorting (REAL = 0:00:00.0, MEM = 2420.0M, InitMEM = 2420.0M)
[10/13 15:28:45     55s] Start delay calculation (fullDC) (1 T). (MEM=2420.05)
[10/13 15:28:45     55s] *** Calculating scaling factor for slow libraries using the default operating condition of each library.
[10/13 15:28:45     55s] End AAE Lib Interpolated Model. (MEM=2431.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/13 15:28:45     55s] Total number of fetched objects 1998
[10/13 15:28:45     55s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/13 15:28:45     55s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/13 15:28:45     55s] End delay calculation. (MEM=2431.56 CPU=0:00:00.1 REAL=0:00:00.0)
[10/13 15:28:45     55s] End delay calculation (fullDC). (MEM=2431.56 CPU=0:00:00.1 REAL=0:00:00.0)
[10/13 15:28:45     55s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2431.6M) ***
[10/13 15:28:45     55s] @file 194:
[10/13 15:28:45     55s] @file 195:
[10/13 15:28:45     55s] @@file 196: set_analysis_view -setup analysis_normal_slow_max -hold analysis_normal_slow_max
[10/13 15:28:45     55s] The system is switching to MMMC mode. Existing timing, extraction and delay/sdf information from single mode will be reset. Please respecify spef for specific RC corners and/or sdf information for specific views.
[10/13 15:28:45     55s] Extraction setup Started 
[10/13 15:28:45     55s] 
[10/13 15:28:45     55s] Trim Metal Layers:
[10/13 15:28:45     55s] __QRC_SADV_USE_LE__ is set 0
[10/13 15:28:45     55s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[10/13 15:28:45     55s] **WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'rc_worst' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
[10/13 15:28:45     55s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[10/13 15:28:45     56s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction0
[10/13 15:28:45     56s] eee: PatternAvail:0, PreRoutePatternReadFailed:0
[10/13 15:28:45     56s] Restore PreRoute Pattern Extraction data successful.
[10/13 15:28:45     56s] Completed (cpu: 0:00:00.0 real: 0:00:00.0)
[10/13 15:28:45     56s] Set Shrink Factor to 1.00000
[10/13 15:28:45     56s] Summary of Active RC-Corners : 
[10/13 15:28:45     56s]  
[10/13 15:28:45     56s]  Analysis View: analysis_normal_slow_max
[10/13 15:28:45     56s]     RC-Corner Name        : rc_worst
[10/13 15:28:45     56s]     RC-Corner Index       : 0
[10/13 15:28:45     56s]     RC-Corner Temperature : 125 Celsius
[10/13 15:28:45     56s]     RC-Corner Cap Table   : ''
[10/13 15:28:45     56s]     RC-Corner PreRoute Res Factor         : 1
[10/13 15:28:45     56s]     RC-Corner PreRoute Cap Factor         : 1
[10/13 15:28:45     56s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[10/13 15:28:45     56s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[10/13 15:28:45     56s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[10/13 15:28:45     56s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[10/13 15:28:45     56s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[10/13 15:28:45     56s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[10/13 15:28:45     56s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[10/13 15:28:45     56s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[10/13 15:28:45     56s]     RC-Corner Technology file: '/home/tools/design_kits/cadence/GPDK045/gpdk045_v_6_0/qrc//rcworst/qrcTechFile'
[10/13 15:28:45     56s] 
[10/13 15:28:45     56s] Trim Metal Layers:
[10/13 15:28:45     56s] LayerId::1 widthSet size::1
[10/13 15:28:45     56s] LayerId::2 widthSet size::1
[10/13 15:28:45     56s] LayerId::3 widthSet size::1
[10/13 15:28:45     56s] LayerId::4 widthSet size::1
[10/13 15:28:45     56s] LayerId::5 widthSet size::1
[10/13 15:28:45     56s] LayerId::6 widthSet size::1
[10/13 15:28:45     56s] LayerId::7 widthSet size::1
[10/13 15:28:45     56s] LayerId::8 widthSet size::1
[10/13 15:28:45     56s] LayerId::9 widthSet size::1
[10/13 15:28:45     56s] LayerId::10 widthSet size::1
[10/13 15:28:45     56s] LayerId::11 widthSet size::1
[10/13 15:28:45     56s] eee: pegSigSF::1.070000
[10/13 15:28:45     56s] Updating RC grid for preRoute extraction ...
[10/13 15:28:45     56s] Initializing multi-corner resistance tables ...
[10/13 15:28:45     56s] eee: l::1 avDens::0.110070 usedTrk::158.500613 availTrk::1440.000000 sigTrk::158.500613
[10/13 15:28:45     56s] eee: l::2 avDens::0.255750 usedTrk::349.865524 availTrk::1368.000000 sigTrk::349.865524
[10/13 15:28:45     56s] eee: l::3 avDens::0.272889 usedTrk::392.960616 availTrk::1440.000000 sigTrk::392.960616
[10/13 15:28:45     56s] eee: l::4 avDens::0.172937 usedTrk::236.578011 availTrk::1368.000000 sigTrk::236.578011
[10/13 15:28:45     56s] eee: l::5 avDens::0.093439 usedTrk::126.142951 availTrk::1350.000000 sigTrk::126.142951
[10/13 15:28:45     56s] eee: l::6 avDens::0.040178 usedTrk::37.787076 availTrk::940.500000 sigTrk::37.787076
[10/13 15:28:45     56s] eee: l::7 avDens::0.008934 usedTrk::4.020380 availTrk::450.000000 sigTrk::4.020380
[10/13 15:28:45     56s] eee: l::8 avDens::0.004298 usedTrk::0.735029 availTrk::171.000000 sigTrk::0.735029
[10/13 15:28:45     56s] eee: l::9 avDens::0.002688 usedTrk::0.241930 availTrk::90.000000 sigTrk::0.241930
[10/13 15:28:45     56s] eee: l::10 avDens::0.151715 usedTrk::83.018245 availTrk::547.200000 sigTrk::83.018245
[10/13 15:28:45     56s] eee: l::11 avDens::0.056881 usedTrk::16.381813 availTrk::288.000000 sigTrk::16.381813
[10/13 15:28:45     56s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[10/13 15:28:45     56s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.248039 uaWl=1.000000 uaWlH=0.339683 aWlH=0.000000 lMod=0 pMax=0.834400 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[10/13 15:28:45     56s] *Info: initialize multi-corner CTS.
[10/13 15:28:45     56s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1890.6M, current mem=1631.0M)
[10/13 15:28:45     56s] Reading timing constraints file '/home/ci_inovador/Documentos/inge4-workspace/constraints/basic.sdc' ...
[10/13 15:28:45     56s] Current (total cpu=0:00:56.1, real=0:00:58.0, peak res=1954.1M, current mem=1879.5M)
[10/13 15:28:45     56s] bch_32_bits_v2
[10/13 15:28:45     56s] INFO (CTE): Constraints read successfully.
[10/13 15:28:45     56s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1880.0M, current mem=1880.0M)
[10/13 15:28:45     56s] Current (total cpu=0:00:56.1, real=0:00:58.0, peak res=1954.1M, current mem=1880.0M)
[10/13 15:28:45     56s] 
[10/13 15:28:45     56s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[10/13 15:28:45     56s] Summary for sequential cells identification: 
[10/13 15:28:45     56s]   Identified SBFF number: 104
[10/13 15:28:45     56s]   Identified MBFF number: 0
[10/13 15:28:45     56s]   Identified SB Latch number: 0
[10/13 15:28:45     56s]   Identified MB Latch number: 0
[10/13 15:28:45     56s]   Not identified SBFF number: 16
[10/13 15:28:45     56s]   Not identified MBFF number: 0
[10/13 15:28:45     56s]   Not identified SB Latch number: 0
[10/13 15:28:45     56s]   Not identified MB Latch number: 0
[10/13 15:28:45     56s]   Number of sequential cells which are not FFs: 32
[10/13 15:28:45     56s] Total number of combinational cells: 327
[10/13 15:28:45     56s] Total number of sequential cells: 152
[10/13 15:28:45     56s] Total number of tristate cells: 10
[10/13 15:28:45     56s] Total number of level shifter cells: 0
[10/13 15:28:45     56s] Total number of power gating cells: 0
[10/13 15:28:45     56s] Total number of isolation cells: 0
[10/13 15:28:45     56s] Total number of power switch cells: 0
[10/13 15:28:45     56s] Total number of pulse generator cells: 0
[10/13 15:28:45     56s] Total number of always on buffers: 0
[10/13 15:28:45     56s] Total number of retention cells: 0
[10/13 15:28:45     56s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[10/13 15:28:45     56s] Total number of usable buffers: 16
[10/13 15:28:45     56s] List of unusable buffers:
[10/13 15:28:45     56s] Total number of unusable buffers: 0
[10/13 15:28:45     56s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[10/13 15:28:45     56s] Total number of usable inverters: 19
[10/13 15:28:45     56s] List of unusable inverters:
[10/13 15:28:45     56s] Total number of unusable inverters: 0
[10/13 15:28:45     56s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[10/13 15:28:45     56s] Total number of identified usable delay cells: 8
[10/13 15:28:45     56s] 
[10/13 15:28:45     56s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[10/13 15:28:45     56s] List of identified unusable delay cells:
[10/13 15:28:45     56s] Total number of identified unusable delay cells: 0
[10/13 15:28:45     56s] 
[10/13 15:28:45     56s] TimeStamp Deleting Cell Server Begin ...
[10/13 15:28:45     56s] 
[10/13 15:28:45     56s] TimeStamp Deleting Cell Server End ...
[10/13 15:28:45     56s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1888.5M, current mem=1888.5M)
[10/13 15:28:45     56s] 
[10/13 15:28:45     56s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/13 15:28:45     56s] Summary for sequential cells identification: 
[10/13 15:28:45     56s]   Identified SBFF number: 104
[10/13 15:28:45     56s]   Identified MBFF number: 0
[10/13 15:28:45     56s]   Identified SB Latch number: 0
[10/13 15:28:45     56s]   Identified MB Latch number: 0
[10/13 15:28:45     56s]   Not identified SBFF number: 16
[10/13 15:28:45     56s]   Not identified MBFF number: 0
[10/13 15:28:45     56s]   Not identified SB Latch number: 0
[10/13 15:28:45     56s]   Not identified MB Latch number: 0
[10/13 15:28:45     56s]   Number of sequential cells which are not FFs: 32
[10/13 15:28:45     56s]  Visiting view : analysis_normal_slow_max
[10/13 15:28:45     56s]    : PowerDomain = none : Weighted F : unweighted  = 41.00 (1.000) with rcCorner = 0
[10/13 15:28:45     56s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[10/13 15:28:45     56s]  Visiting view : analysis_normal_slow_max
[10/13 15:28:45     56s]    : PowerDomain = none : Weighted F : unweighted  = 41.00 (1.000) with rcCorner = 0
[10/13 15:28:45     56s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[10/13 15:28:45     56s] TLC MultiMap info (StdDelay):
[10/13 15:28:45     56s]   : slow_max + slow + 1 + no RcCorner := 20.1ps
[10/13 15:28:45     56s]   : slow_max + slow + 1 + rc_worst := 41ps
[10/13 15:28:45     56s]  Setting StdDelay to: 41ps
[10/13 15:28:45     56s] 
[10/13 15:28:45     56s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/13 15:28:45     56s] 
[10/13 15:28:45     56s] TimeStamp Deleting Cell Server Begin ...
[10/13 15:28:45     56s] 
[10/13 15:28:45     56s] TimeStamp Deleting Cell Server End ...
[10/13 15:28:45     56s] @file 197:
[10/13 15:28:45     56s] @@file 198: set_db timing_analysis_check_type hold
[10/13 15:28:45     56s] @@file 199: report_timing -unconstrained > $lyt/${design}/reports/${design}_hold_s_timing.rpt
[10/13 15:28:45     56s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/13 15:28:45     56s] AAE DB initialization (MEM=2358.8 CPU=0:00:00.0 REAL=0:00:00.0) 
[10/13 15:28:45     56s] #################################################################################
[10/13 15:28:45     56s] # Design Stage: PostRoute
[10/13 15:28:45     56s] # Design Name: bch_32_bits_v2
[10/13 15:28:45     56s] # Design Mode: 45nm
[10/13 15:28:45     56s] # Analysis Mode: MMMC Non-OCV 
[10/13 15:28:45     56s] # Parasitics Mode: No SPEF/RCDB 
[10/13 15:28:45     56s] # Signoff Settings: SI Off 
[10/13 15:28:45     56s] #################################################################################
[10/13 15:28:45     56s] Extraction called for design 'bch_32_bits_v2' of instances=2121 and nets=2365 using extraction engine 'pre_route' .
[10/13 15:28:45     56s] pre_route RC Extraction called for design bch_32_bits_v2.
[10/13 15:28:45     56s] RC Extraction called in multi-corner(1) mode.
[10/13 15:28:45     56s] RCMode: PreRoute
[10/13 15:28:45     56s]       RC Corner Indexes            0   
[10/13 15:28:45     56s] Capacitance Scaling Factor   : 1.00000 
[10/13 15:28:45     56s] Resistance Scaling Factor    : 1.00000 
[10/13 15:28:45     56s] Clock Cap. Scaling Factor    : 1.00000 
[10/13 15:28:45     56s] Clock Res. Scaling Factor    : 1.00000 
[10/13 15:28:45     56s] Shrink Factor                : 1.00000
[10/13 15:28:45     56s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/13 15:28:45     56s] Using Quantus QRC technology file ...
[10/13 15:28:45     56s] 
[10/13 15:28:45     56s] Trim Metal Layers:
[10/13 15:28:45     56s] LayerId::1 widthSet size::1
[10/13 15:28:45     56s] LayerId::2 widthSet size::1
[10/13 15:28:45     56s] LayerId::3 widthSet size::1
[10/13 15:28:45     56s] LayerId::4 widthSet size::1
[10/13 15:28:45     56s] LayerId::5 widthSet size::1
[10/13 15:28:45     56s] LayerId::6 widthSet size::1
[10/13 15:28:45     56s] LayerId::7 widthSet size::1
[10/13 15:28:45     56s] LayerId::8 widthSet size::1
[10/13 15:28:45     56s] LayerId::9 widthSet size::1
[10/13 15:28:45     56s] LayerId::10 widthSet size::1
[10/13 15:28:45     56s] LayerId::11 widthSet size::1
[10/13 15:28:45     56s] eee: pegSigSF::1.070000
[10/13 15:28:45     56s] Updating RC grid for preRoute extraction ...
[10/13 15:28:45     56s] Initializing multi-corner resistance tables ...
[10/13 15:28:45     56s] eee: l::1 avDens::0.110070 usedTrk::158.500613 availTrk::1440.000000 sigTrk::158.500613
[10/13 15:28:45     56s] eee: l::2 avDens::0.255750 usedTrk::349.865524 availTrk::1368.000000 sigTrk::349.865524
[10/13 15:28:45     56s] eee: l::3 avDens::0.272889 usedTrk::392.960616 availTrk::1440.000000 sigTrk::392.960616
[10/13 15:28:45     56s] eee: l::4 avDens::0.172937 usedTrk::236.578011 availTrk::1368.000000 sigTrk::236.578011
[10/13 15:28:45     56s] eee: l::5 avDens::0.093439 usedTrk::126.142951 availTrk::1350.000000 sigTrk::126.142951
[10/13 15:28:45     56s] eee: l::6 avDens::0.040178 usedTrk::37.787076 availTrk::940.500000 sigTrk::37.787076
[10/13 15:28:45     56s] eee: l::7 avDens::0.008934 usedTrk::4.020380 availTrk::450.000000 sigTrk::4.020380
[10/13 15:28:45     56s] eee: l::8 avDens::0.004298 usedTrk::0.735029 availTrk::171.000000 sigTrk::0.735029
[10/13 15:28:45     56s] eee: l::9 avDens::0.002688 usedTrk::0.241930 availTrk::90.000000 sigTrk::0.241930
[10/13 15:28:45     56s] eee: l::10 avDens::0.151715 usedTrk::83.018245 availTrk::547.200000 sigTrk::83.018245
[10/13 15:28:45     56s] eee: l::11 avDens::0.056881 usedTrk::16.381813 availTrk::288.000000 sigTrk::16.381813
[10/13 15:28:45     56s] {RT rc_worst 0 11 11 {8 0} {10 0} 2}
[10/13 15:28:45     56s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.248039 uaWl=1.000000 uaWlH=0.339683 aWlH=0.000000 lMod=0 pMax=0.834400 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[10/13 15:28:45     56s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2354.797M)
[10/13 15:28:45     56s] Calculate delays in BcWc mode...
[10/13 15:28:45     56s] Topological Sorting (REAL = 0:00:00.0, MEM = 2363.6M, InitMEM = 2363.6M)
[10/13 15:28:45     56s] Start delay calculation (fullDC) (1 T). (MEM=2363.58)
[10/13 15:28:45     56s] *** Calculating scaling factor for fast libraries using the default operating condition of each library.
[10/13 15:28:45     56s] Start AAE Lib Loading. (MEM=2375.09)
[10/13 15:28:45     56s] End AAE Lib Loading. (MEM=2394.17 CPU=0:00:00.0 Real=0:00:00.0)
[10/13 15:28:45     56s] End AAE Lib Interpolated Model. (MEM=2394.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/13 15:28:45     56s] Total number of fetched objects 1998
[10/13 15:28:45     56s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/13 15:28:45     56s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/13 15:28:45     56s] End delay calculation. (MEM=2441.87 CPU=0:00:00.1 REAL=0:00:00.0)
[10/13 15:28:45     56s] End delay calculation (fullDC). (MEM=2441.87 CPU=0:00:00.1 REAL=0:00:00.0)
[10/13 15:28:45     56s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2441.9M) ***
[10/13 15:28:45     56s] @@file 200: set_db timing_analysis_check_type setup
[10/13 15:28:45     56s] @@file 201: report_timing -unconstrained > $lyt/${design}/reports/${design}_setup_s_timing.rpt
[10/13 15:28:45     56s] AAE_INFO: opIsDesignInPostRouteState() is 1
[10/13 15:28:45     56s] #################################################################################
[10/13 15:28:45     56s] # Design Stage: PostRoute
[10/13 15:28:45     56s] # Design Name: bch_32_bits_v2
[10/13 15:28:45     56s] # Design Mode: 45nm
[10/13 15:28:45     56s] # Analysis Mode: MMMC Non-OCV 
[10/13 15:28:45     56s] # Parasitics Mode: No SPEF/RCDB 
[10/13 15:28:45     56s] # Signoff Settings: SI Off 
[10/13 15:28:45     56s] #################################################################################
[10/13 15:28:45     56s] Calculate delays in BcWc mode...
[10/13 15:28:45     56s] Topological Sorting (REAL = 0:00:00.0, MEM = 2422.4M, InitMEM = 2422.4M)
[10/13 15:28:45     56s] Start delay calculation (fullDC) (1 T). (MEM=2422.35)
[10/13 15:28:45     56s] *** Calculating scaling factor for slow libraries using the default operating condition of each library.
[10/13 15:28:45     56s] End AAE Lib Interpolated Model. (MEM=2433.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/13 15:28:46     56s] Total number of fetched objects 1998
[10/13 15:28:46     56s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[10/13 15:28:46     56s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/13 15:28:46     56s] End delay calculation. (MEM=2433.87 CPU=0:00:00.1 REAL=0:00:01.0)
[10/13 15:28:46     56s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 2433.9M) ***
[10/13 15:28:46     56s] End delay calculation (fullDC). (MEM=2433.87 CPU=0:00:00.1 REAL=0:00:01.0)
[10/13 15:28:46     56s] @file 202:
[10/13 15:28:46     56s] @file 203: exit
[10/13 15:28:46     56s] 
[10/13 15:28:46     56s] *** Memory Usage v#1 (Current mem = 2364.867M, initial mem = 491.883M) ***
[10/13 15:28:46     56s] 
[10/13 15:28:46     56s] *** Summary of all messages that are not suppressed in this session:
[10/13 15:28:46     56s] Severity  ID               Count  Summary                                  
[10/13 15:28:46     56s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[10/13 15:28:46     56s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[10/13 15:28:46     56s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[10/13 15:28:46     56s] WARNING   IMPEXT-3503          1  The corner setup has changed in the MMMC...
[10/13 15:28:46     56s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[10/13 15:28:46     56s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[10/13 15:28:46     56s] WARNING   IMPSR-4058           1  Route_special option: %s should be used ...
[10/13 15:28:46     56s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[10/13 15:28:46     56s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[10/13 15:28:46     56s] WARNING   IMPSP-5217           1  add_fillers command is running on a post...
[10/13 15:28:46     56s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[10/13 15:28:46     56s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[10/13 15:28:46     56s] WARNING   SDF-808              1  The software is currently operating in a...
[10/13 15:28:46     56s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[10/13 15:28:46     56s] *** Message Summary: 40 warning(s), 0 error(s)
[10/13 15:28:46     56s] 
[10/13 15:28:46     56s] --- Ending "Innovus" (totcpu=0:00:56.7, real=0:00:59.0, mem=2364.9M) ---
