@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MT206 |Auto Constrain mode is enabled
@N: MF179 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp11\pi1\ppm_encoder.v":234:17:234:40|Found 19 by 19 bit equality operator ('==') counter11 (in view: work.ppm_encoder(verilog))
@N: FX271 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp11\pi1\ppm_encoder.v":64:5:64:22|Replicating instance count6lto13 (in view: work.ppm_encoder(verilog)) with 15 loads 1 time to improve timing.
@N: FX271 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp11\pi1\ppm_encoder.v":142:0:142:5|Replicating instance CHOOSE_CHANNEL[0] (in view: work.ppm_encoder(verilog)) with 14 loads 1 time to improve timing.
@N: FX271 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp11\pi1\ppm_encoder.v":142:0:142:5|Replicating instance CHOOSE_CHANNEL[1] (in view: work.ppm_encoder(verilog)) with 13 loads 1 time to improve timing.
@N: FX271 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp11\pi1\ppm_encoder.v":142:0:142:5|Replicating instance CHOOSE_CHANNEL[3] (in view: work.ppm_encoder(verilog)) with 13 loads 1 time to improve timing.
@N: FX271 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp11\pi1\ppm_encoder.v":142:0:142:5|Replicating instance CHOOSE_CHANNEL[2] (in view: work.ppm_encoder(verilog)) with 15 loads 1 time to improve timing.
@N: FX1016 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp11\pi1\ppm_encoder.v":9:6:9:8|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net N_30_i.
@N: FX1017 :|SB_GB inserted on the net un1_PPM_STATE_0_sqmuxa_0_i.
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP11\PI1\TestPPMencoder\TestPPM\TestPPM_Implmnt\TestPPM.edf
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
