#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jun 24 04:52:39 2021
# Process ID: 1712
# Current directory: D:/Ripositories/ARM32_SRAM
# Command line: vivado.exe -mode batch -source vivado/vivado.tcl -tempDir vivado -log vivado/vivado.log -jou vivado/vivado.jou
# Log file: D:/Ripositories/ARM32_SRAM/vivado/vivado.log
# Journal file: D:/Ripositories/ARM32_SRAM\vivado/vivado.jou
#-----------------------------------------------------------
source vivado/vivado.tcl
# read_verilog -sv ./dataPath.sv
read_verilog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1143.934 ; gain = 0.000
# synth_design -top dataPath -part xc7vx485tffg1157-1
Command: synth_design -top dataPath -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10200
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1143.934 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dataPath' [D:/Ripositories/ARM32_SRAM/dataPath.sv:10]
INFO: [Synth 8-6157] synthesizing module 'instFetch' [D:/Ripositories/ARM32_SRAM/IF/instFetch.sv:6]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/Ripositories/ARM32_SRAM/IF/PC.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [D:/Ripositories/ARM32_SRAM/IF/PC.sv:3]
INFO: [Synth 8-6157] synthesizing module 'instMem' [D:/Ripositories/ARM32_SRAM/IF/instMem.sv:3]
INFO: [Synth 8-3876] $readmem data file 'instructions.txt' is read successfully [D:/Ripositories/ARM32_SRAM/IF/instMem.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'instMem' (2#1) [D:/Ripositories/ARM32_SRAM/IF/instMem.sv:3]
INFO: [Synth 8-6157] synthesizing module 'instFetchReg' [D:/Ripositories/ARM32_SRAM/IF/instFetchReg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'instFetchReg' (3#1) [D:/Ripositories/ARM32_SRAM/IF/instFetchReg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'instFetch' (4#1) [D:/Ripositories/ARM32_SRAM/IF/instFetch.sv:6]
INFO: [Synth 8-6157] synthesizing module 'instDecode' [D:/Ripositories/ARM32_SRAM/ID/instDecode.sv:7]
INFO: [Synth 8-6157] synthesizing module 'conditionCheck' [D:/Ripositories/ARM32_SRAM/ID/conditionCheck.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'conditionCheck' (5#1) [D:/Ripositories/ARM32_SRAM/ID/conditionCheck.sv:3]
INFO: [Synth 8-6157] synthesizing module 'controlUnit' [D:/Ripositories/ARM32_SRAM/ID/controlUnit.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'controlUnit' (6#1) [D:/Ripositories/ARM32_SRAM/ID/controlUnit.sv:3]
INFO: [Synth 8-6157] synthesizing module 'registerFile' [D:/Ripositories/ARM32_SRAM/ID/registerFile.sv:3]
WARNING: [Synth 8-639] system function call 'fopen' not supported [D:/Ripositories/ARM32_SRAM/ID/registerFile.sv:19]
WARNING: [Synth 8-639] system function call 'fopen' not supported [D:/Ripositories/ARM32_SRAM/ID/registerFile.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'registerFile' (7#1) [D:/Ripositories/ARM32_SRAM/ID/registerFile.sv:3]
INFO: [Synth 8-6157] synthesizing module 'instDecodeReg' [D:/Ripositories/ARM32_SRAM/ID/instDecodeReg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'instDecodeReg' (8#1) [D:/Ripositories/ARM32_SRAM/ID/instDecodeReg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'instDecode' (9#1) [D:/Ripositories/ARM32_SRAM/ID/instDecode.sv:7]
INFO: [Synth 8-6157] synthesizing module 'exe' [D:/Ripositories/ARM32_SRAM/EXE/exe.sv:7]
INFO: [Synth 8-6157] synthesizing module 'val2generator' [D:/Ripositories/ARM32_SRAM/EXE/val2generator.sv:3]
	Parameter LSL bound to: 0 - type: integer 
	Parameter LSR bound to: 1 - type: integer 
	Parameter ASR bound to: 2 - type: integer 
	Parameter ROR bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'val2generator' (10#1) [D:/Ripositories/ARM32_SRAM/EXE/val2generator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'statusRegister' [D:/Ripositories/ARM32_SRAM/EXE/statusRegister.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'statusRegister' (11#1) [D:/Ripositories/ARM32_SRAM/EXE/statusRegister.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Ripositories/ARM32_SRAM/EXE/ALU.sv:3]
	Parameter MOV bound to: 4'b0001 
	Parameter MVN bound to: 4'b1001 
	Parameter ADD_LDR_STR bound to: 4'b0010 
	Parameter ADC bound to: 4'b0011 
	Parameter SUB_CMP bound to: 4'b0100 
	Parameter SBC bound to: 4'b0101 
	Parameter AND_TST bound to: 4'b0110 
	Parameter ORR bound to: 4'b0111 
	Parameter EOR bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (12#1) [D:/Ripositories/ARM32_SRAM/EXE/ALU.sv:3]
INFO: [Synth 8-6157] synthesizing module 'exeReg' [D:/Ripositories/ARM32_SRAM/EXE/exeReg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'exeReg' (13#1) [D:/Ripositories/ARM32_SRAM/EXE/exeReg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'exe' (14#1) [D:/Ripositories/ARM32_SRAM/EXE/exe.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mem' [D:/Ripositories/ARM32_SRAM/MEM/mem.sv:6]
INFO: [Synth 8-6157] synthesizing module 'sramCTRL' [D:/Ripositories/ARM32_SRAM/MEM/sramCTRL.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'sramCTRL' (15#1) [D:/Ripositories/ARM32_SRAM/MEM/sramCTRL.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sram' [D:/Ripositories/ARM32_SRAM/MEM/sram.sv:3]
WARNING: [Synth 8-639] system function call 'fopen' not supported [D:/Ripositories/ARM32_SRAM/MEM/sram.sv:17]
WARNING: [Synth 8-639] system function call 'fopen' not supported [D:/Ripositories/ARM32_SRAM/MEM/sram.sv:28]
WARNING: [Synth 8-639] system function call 'fopen' not supported [D:/Ripositories/ARM32_SRAM/MEM/sram.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'sram' (16#1) [D:/Ripositories/ARM32_SRAM/MEM/sram.sv:3]
INFO: [Synth 8-6157] synthesizing module 'memReg' [D:/Ripositories/ARM32_SRAM/MEM/memReg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'memReg' (17#1) [D:/Ripositories/ARM32_SRAM/MEM/memReg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'mem' (18#1) [D:/Ripositories/ARM32_SRAM/MEM/mem.sv:6]
INFO: [Synth 8-6157] synthesizing module 'wb' [D:/Ripositories/ARM32_SRAM/WB/wb.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'wb' (19#1) [D:/Ripositories/ARM32_SRAM/WB/wb.sv:3]
INFO: [Synth 8-6157] synthesizing module 'hazard' [D:/Ripositories/ARM32_SRAM/HAZARD/hazard.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'hazard' (20#1) [D:/Ripositories/ARM32_SRAM/HAZARD/hazard.sv:3]
INFO: [Synth 8-6157] synthesizing module 'forward' [D:/Ripositories/ARM32_SRAM/FORWARD/forward.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'forward' (21#1) [D:/Ripositories/ARM32_SRAM/FORWARD/forward.sv:3]
INFO: [Synth 8-251] x: 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx [D:/Ripositories/ARM32_SRAM/dataPath.sv:132]
INFO: [Synth 8-6155] done synthesizing module 'dataPath' (22#1) [D:/Ripositories/ARM32_SRAM/dataPath.sv:10]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1143.934 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1143.934 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1143.934 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1215.039 ; gain = 71.105
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 2     
	   3 Input   33 Bit       Adders := 1     
	   4 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 4     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 539   
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 61    
	  48 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 31    
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	  13 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 37    
	  13 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 2     
	  12 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:37 . Memory (MB): peak = 1643.812 ; gain = 499.879
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 1643.812 ; gain = 499.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:39 ; elapsed = 00:01:44 . Memory (MB): peak = 1643.812 ; gain = 499.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:45 ; elapsed = 00:01:49 . Memory (MB): peak = 1643.812 ; gain = 499.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:45 ; elapsed = 00:01:49 . Memory (MB): peak = 1643.812 ; gain = 499.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:47 ; elapsed = 00:01:51 . Memory (MB): peak = 1643.812 ; gain = 499.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:47 ; elapsed = 00:01:51 . Memory (MB): peak = 1643.812 ; gain = 499.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:47 ; elapsed = 00:01:51 . Memory (MB): peak = 1643.812 ; gain = 499.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:47 ; elapsed = 00:01:51 . Memory (MB): peak = 1643.812 ; gain = 499.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    79|
|3     |LUT1   |    24|
|4     |LUT2   |   338|
|5     |LUT3   |   123|
|6     |LUT4   |   123|
|7     |LUT5   |   306|
|8     |LUT6   |  5729|
|9     |MUXF7  |  2209|
|10    |MUXF8  |  1025|
|11    |FDCE   | 17241|
|12    |FDPE   |    28|
|13    |FDRE   |    30|
|14    |IBUF   |     4|
|15    |OBUF   |    33|
+------+-------+------+

Report Instance Areas: 
+------+---------------+---------------+------+
|      |Instance       |Module         |Cells |
+------+---------------+---------------+------+
|1     |top            |               | 27294|
|2     |  EXE          |exe            |   741|
|3     |    alu        |ALU            |    50|
|4     |    pr_exe_mem |exeReg         |   253|
|5     |    sr         |statusRegister |     8|
|6     |    v2g        |val2generator  |   388|
|7     |  ID           |instDecode     |  1352|
|8     |    pr_id_exe  |instDecodeReg  |   581|
|9     |    rf         |registerFile   |   771|
|10    |  IF           |instFetch      |   314|
|11    |    PC         |PC             |    92|
|12    |    pr_if_id   |instFetchReg   |   214|
|13    |  MEM          |mem            | 24812|
|14    |    pr_mem_wb  |memReg         |   118|
|15    |    sram_ctrl  |sramCTRL       |   726|
|16    |    srm        |sram           | 23968|
+------+---------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:47 ; elapsed = 00:01:52 . Memory (MB): peak = 1643.812 ; gain = 499.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:47 ; elapsed = 00:01:52 . Memory (MB): peak = 1643.812 ; gain = 499.879
Synthesis Optimization Complete : Time (s): cpu = 00:01:47 ; elapsed = 00:01:52 . Memory (MB): peak = 1643.812 ; gain = 499.879
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.426 . Memory (MB): peak = 1643.812 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3313 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dataPath' is not ideal for floorplanning, since the cellview 'sram' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1643.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:02 ; elapsed = 00:02:08 . Memory (MB): peak = 1643.812 ; gain = 499.879
# report_utilization -file ./vivado/util.rpt
# report_timing -file ./vivado/timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2023.039 ; gain = 379.227
# write_verilog -force ./vivado/ver.v
# start_gui
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 24 04:57:29 2021...
