
---------- Begin Simulation Statistics ----------
final_tick                               163382609000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  95463                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661020                       # Number of bytes of host memory used
host_op_rate                                    95651                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1047.53                       # Real time elapsed on the host
host_tick_rate                              155970089                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.163383                       # Number of seconds simulated
sim_ticks                                163382609000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.633826                       # CPI: cycles per instruction
system.cpu.discardedOps                        189355                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        30750593                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.612060                       # IPC: instructions per cycle
system.cpu.numCycles                        163382609                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526879     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690524     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958212     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132632016                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       278144                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        564963                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          399                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           20                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       594057                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        38884                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1190673                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          38904                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485793                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735503                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80999                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103772                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101807                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.906596                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65383                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             671                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                287                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              384                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          156                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51423465                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51423465                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51423959                       # number of overall hits
system.cpu.dcache.overall_hits::total        51423959                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       641715                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         641715                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       649640                       # number of overall misses
system.cpu.dcache.overall_misses::total        649640                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  40990526000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  40990526000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  40990526000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  40990526000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52065180                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52065180                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52073599                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52073599                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012325                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012325                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012475                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012475                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63876.527742                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63876.527742                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63097.293886                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63097.293886                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       101010                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3168                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.884470                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       499191                       # number of writebacks
system.cpu.dcache.writebacks::total            499191                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        53779                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        53779                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        53779                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        53779                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       587936                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       587936                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       595858                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       595858                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  38108255000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  38108255000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  38923906999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  38923906999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011292                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011292                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011443                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011443                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64817.012396                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64817.012396                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65324.132594                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65324.132594                       # average overall mshr miss latency
system.cpu.dcache.replacements                 593810                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40799774                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40799774                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       316327                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        316327                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16729684000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16729684000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41116101                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41116101                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007694                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007694                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52887.309651                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52887.309651                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          712                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          712                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       315615                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       315615                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  16063411000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16063411000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007676                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007676                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50895.587979                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50895.587979                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10623691                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10623691                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       325388                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       325388                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  24260842000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24260842000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029718                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029718                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74559.731766                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74559.731766                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        53067                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        53067                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       272321                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       272321                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  22044844000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22044844000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024872                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024872                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80951.685694                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80951.685694                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          494                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           494                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7925                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7925                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.941323                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.941323                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7922                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7922                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    815651999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    815651999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.940967                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.940967                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 102960.363418                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 102960.363418                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 163382609000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2023.281828                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52019893                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            595858                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             87.302500                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2023.281828                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987931                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987931                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          204                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1329                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          390                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52669533                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52669533                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 163382609000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 163382609000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 163382609000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685591                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474942                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024757                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277800                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277800                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277800                       # number of overall hits
system.cpu.icache.overall_hits::total        10277800                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          760                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            760                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          760                       # number of overall misses
system.cpu.icache.overall_misses::total           760                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     70655000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     70655000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     70655000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     70655000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278560                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278560                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278560                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278560                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000074                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000074                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000074                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000074                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 92967.105263                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 92967.105263                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 92967.105263                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 92967.105263                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          245                       # number of writebacks
system.cpu.icache.writebacks::total               245                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          760                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          760                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          760                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          760                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     69135000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     69135000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     69135000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     69135000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000074                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000074                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 90967.105263                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90967.105263                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 90967.105263                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90967.105263                       # average overall mshr miss latency
system.cpu.icache.replacements                    245                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277800                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277800                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          760                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           760                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     70655000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     70655000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278560                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278560                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000074                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000074                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 92967.105263                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 92967.105263                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          760                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          760                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     69135000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     69135000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 90967.105263                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90967.105263                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 163382609000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           420.477602                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278560                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               760                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13524.421053                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   420.477602                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.410623                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.410623                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          515                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          515                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.502930                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10279320                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10279320                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 163382609000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 163382609000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 163382609000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 163382609000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   93                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               309671                       # number of demand (read+write) hits
system.l2.demand_hits::total                   309764                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  93                       # number of overall hits
system.l2.overall_hits::.cpu.data              309671                       # number of overall hits
system.l2.overall_hits::total                  309764                       # number of overall hits
system.l2.demand_misses::.cpu.inst                667                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286187                       # number of demand (read+write) misses
system.l2.demand_misses::total                 286854                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               667                       # number of overall misses
system.l2.overall_misses::.cpu.data            286187                       # number of overall misses
system.l2.overall_misses::total                286854                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     64861000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30505198000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30570059000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     64861000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30505198000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30570059000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              760                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           595858                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               596618                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             760                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          595858                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              596618                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.877632                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.480294                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.480800                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.877632                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.480294                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.480800                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97242.878561                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106591.836806                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106570.098378                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97242.878561                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106591.836806                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106570.098378                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              198768                       # number of writebacks
system.l2.writebacks::total                    198768                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           667                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286182                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            286849                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          667                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286182                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           286849                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     51521000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24781178000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24832699000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     51521000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24781178000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24832699000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.877632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.480286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.480792                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.877632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.480286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.480792                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77242.878561                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86592.371288                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86570.631238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77242.878561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86592.371288                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86570.631238                       # average overall mshr miss latency
system.l2.replacements                         308522                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       499191                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           499191                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       499191                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       499191                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          232                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              232                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          232                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          232                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         8496                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          8496                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             95807                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 95807                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176543                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176543                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19163892000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19163892000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        272350                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            272350                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.648221                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.648221                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108550.845970                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108550.845970                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176543                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176543                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15633032000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15633032000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.648221                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.648221                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88550.845970                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88550.845970                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             93                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 93                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          667                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              667                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     64861000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64861000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          760                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            760                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.877632                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.877632                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97242.878561                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97242.878561                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          667                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          667                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     51521000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51521000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.877632                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.877632                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77242.878561                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77242.878561                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        213864                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            213864                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109644                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109644                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11341306000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11341306000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       323508                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        323508                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.338922                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.338922                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103437.543322                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103437.543322                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109639                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109639                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9148146000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9148146000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.338907                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.338907                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83438.794590                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83438.794590                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 163382609000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8082.915377                       # Cycle average of tags in use
system.l2.tags.total_refs                     1181773                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    316714                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.731357                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     560.939608                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        16.070183                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7505.905587                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.068474                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001962                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.916248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986684                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          257                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2358                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5009                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          568                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2697262                       # Number of tag accesses
system.l2.tags.data_accesses                  2697262                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 163382609000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    198742.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       667.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005175740500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11661                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11661                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              799882                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             187360                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      286849                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     198768                       # Number of write requests accepted
system.mem_ctrls.readBursts                    286849                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   198768                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    926                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    26                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.60                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                286849                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               198768                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  231014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11661                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.517623                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.134521                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     23.369832                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           9008     77.25%     77.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          2428     20.82%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            47      0.40%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          120      1.03%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           11      0.09%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            3      0.03%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            7      0.06%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      0.03%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           25      0.21%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11661                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11661                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.040563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.006981                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.073452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5828     49.98%     49.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              188      1.61%     51.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4996     42.84%     94.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              642      5.51%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11661                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   59264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18358336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12721152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    112.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     77.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  163368324000                       # Total gap between requests
system.mem_ctrls.avgGap                     336413.93                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42688                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18256384                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12717440                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 261276.278186988668                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 111740068.981270819902                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 77838394.660474538803                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          667                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       286182                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       198768                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17272500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10061417500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3870516421250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25895.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35157.41                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  19472532.91                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42688                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18315648                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18358336                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42688                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42688                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12721152                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12721152                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          667                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       286182                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         286849                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       198768                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        198768                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       261276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    112102800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        112364077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       261276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       261276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     77861114                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        77861114                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     77861114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       261276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    112102800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       190225191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               285923                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              198710                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17599                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17360                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17100                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18295                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        17133                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18126                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18888                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        19109                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17677                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16476                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18943                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18342                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        18100                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17975                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11725                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11783                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11600                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12692                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11931                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12787                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        13826                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12573                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11119                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        13581                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11822                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12750                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12502                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12491                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4717633750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1429615000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10078690000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16499.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35249.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              146325                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             101445                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            51.18                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.05                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       236863                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   130.947054                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    88.336188                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   189.060366                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       182539     77.07%     77.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        29293     12.37%     89.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5905      2.49%     91.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1515      0.64%     92.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9261      3.91%     96.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          602      0.25%     96.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          793      0.33%     97.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          597      0.25%     97.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6358      2.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       236863                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18299072                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12717440                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              112.001345                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               77.838395                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.48                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               51.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 163382609000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       829646580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       440967615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1013001780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     511800120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12896991120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  40178558430                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  28904346720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   84775312365                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   518.875986                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  74726511750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5455580000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  83200517250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       861555240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       457927470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1028488440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     525466080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12896991120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  39778635030                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  29241124320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   84790187700                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   518.967032                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  75605711750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5455580000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  82321317250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 163382609000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110306                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       198768                       # Transaction distribution
system.membus.trans_dist::CleanEvict            79346                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176543                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176543                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110306                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       851812                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 851812                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     31079488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                31079488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            286849                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  286849    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              286849                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 163382609000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1360035000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1561535500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            324268                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       697959                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          245                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          204373                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           272350                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          272350                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           760                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       323508                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1765                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1785526                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1787291                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        64320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     70083136                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               70147456                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          308522                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12721152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           905140                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.043446                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.203968                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 865835     95.66%     95.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  39285      4.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     20      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             905140                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 163382609000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2189545000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2280000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1787578995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
