# APB_based_SPI_Project
This project implements SPI Controller integrated with an AMBA APB slave interface. It enables a processor or host to communicate with SPI-based peripherals.  Designed using Verilog RTL, verified through simulation, and validated using linting and synthesis flows, this project demonstrates end-to-end digital IP development.
# APB-Based SPI Protocol â€“ RTL Design & Verification

### ðŸ“Œ Project Repository: `APB_based_SPI_Project`  
### ðŸ‘¤ Author: **MaheswarReddy-21**

---

## ðŸ“˜ Overview

This project implements a **Serial Peripheral Interface (SPI) Controller** integrated with an **AMBA APB (Advanced Peripheral Bus) slave interface**.  
It enables a processor or host to communicate with SPI-based peripherals using **memory-mapped register access**.

Designed using **Verilog RTL**, verified through **simulation**, and validated using **linting and synthesis flows**, this project demonstrates **end-to-end digital IP development**.

---

## ðŸ§± Block Architecture

```
   +------------------+
   |   APB Master     |
   +------------------+
           |
      APB Bus (PSEL, PENABLE, PADDR, PWDATA...)
           |
   +-----------------------------+
   |    APB-Based SPI Controller |
   |  -------------------------  |
   |  | APB Interface FSM     |  |
   |  | Control Registers     |  |
   |  | Baud Rate Generator   |  |
   |  | SPI Core (FSM Logic)  |  |
   |  -------------------------  |
   +-----------------------------+
           |
   SPI Signals --> MOSI | MISO | SCLK | SS
```

---

## âœ… Key Features

| Feature | Description |
|---------|-------------|
| **APB Slave Interface** | Allows processor-style register read/write operations |
| **SPI Mode Support** | CPOL & CPHA configurable (Modes 0â€“3) |
| **Master/Slave Selectable** | Operates in both configurations |
| **Programmable Clock (SCLK)** | Baud rate derived from divider registers |
| **Interrupt Support** | Based on transmit/receive events |
| **Fully Modular RTL Design** | Clean separation of APB, SPI logic, and clock unit |

---

## ðŸ›  Tools & Technologies

| Purpose | Tools Used |
|---------|------------|
| RTL Coding | Verilog HDL |
| Simulation | Xilinx ISE / ModelSim |
| Linting | Synopsys VCS |
| Synthesis | Synopsys Design Compiler |

---


## ðŸš€ Future Enhancements

- Add **multi-byte buffer (FIFO) support**
- Extend to **full-duplex / half-duplex selector**
- Convert to **AXI4-Lite** compatible interface

---

## ðŸ“„ Author

**MaheswarReddy-21**

If you like this project or want to collaborate â€” feel free to connect!

