Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,111
design__inferred_latch__count,0
design__instance__count,2390
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,15
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0006729833548888564
power__switching__total,0.00011381054355297238
power__leakage__total,3.720161885212292E-7
power__total,0.0007871658890508115
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2577191311083501
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2583430764658358
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.021082136633153104
timing__setup__ws__corner:nom_fast_1p32V_m40C,13.974935382242581
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.021082
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.290319
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,15
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2648854266459529
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2632776571273711
timing__hold__ws__corner:nom_slow_1p08V_125C,0.4012355006256662
timing__setup__ws__corner:nom_slow_1p08V_125C,10.87406995226818
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.401235
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,10.874070
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,15
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.26031502690236996
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25977618014212855
timing__hold__ws__corner:nom_typ_1p20V_25C,0.1613832446690697
timing__setup__ws__corner:nom_typ_1p20V_25C,13.026012637224957
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.161383
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,14.282460
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,15
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2577191311083501
clock__skew__worst_setup,0.2583430764658358
timing__hold__ws,0.021082136633153104
timing__setup__ws,10.87406995226818
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.021082
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,10.874070
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1842
design__instance__area__stdcell,27152.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.938186
design__instance__utilization__stdcell,0.938186
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,58
design__instance__area__class:inverter,315.706
design__instance__count__class:sequential_cell,210
design__instance__area__class:sequential_cell,10287.6
design__instance__count__class:multi_input_combinational_cell,1283
design__instance__area__class:multi_input_combinational_cell,12463.1
flow__warnings__count,1
flow__errors__count,0
flow__warnings__type_count,1
flow__warnings__count:ORD-0039,1
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,21656.3
design__instance__displacement__mean,11.756
design__instance__displacement__max,168.24
route__wirelength__estimated,59203
design__violations,0
design__instance__count__class:timing_repair_buffer,259
design__instance__area__class:timing_repair_buffer,3358.45
design__instance__count__class:clock_buffer,22
design__instance__area__class:clock_buffer,627.782
design__instance__count__class:clock_inverter,8
design__instance__area__class:clock_inverter,85.2768
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,163
global_route__vias,12743
global_route__wirelength,93117
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1852
route__net__special,2
route__drc_errors__iter:0,659
route__wirelength__iter:0,64435
route__drc_errors__iter:1,315
route__wirelength__iter:1,64204
route__drc_errors__iter:2,247
route__wirelength__iter:2,64048
route__drc_errors__iter:3,6
route__wirelength__iter:3,63918
route__drc_errors__iter:4,0
route__wirelength__iter:4,63915
route__drc_errors,0
route__wirelength,63915
route__vias,12242
route__vias__singlecut,12242
route__vias__multicut,0
flow__warnings__count:DRT-0349,10
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,399.96
design__instance__count__class:fill_cell,548
design__instance__area__class:fill_cell,1789
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,23
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,23
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,23
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,23
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19914
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19992
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000857035
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00039196
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00007052
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00039196
design_powergrid__voltage__worst,0.00039196
design_powergrid__voltage__worst__net:VPWR,1.19914
design_powergrid__drop__worst,0.000857035
design_powergrid__drop__worst__net:VPWR,0.000857035
design_powergrid__voltage__worst__net:VGND,0.00039196
design_powergrid__drop__worst__net:VGND,0.00039196
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000080000000000000006544244313122504763668985106050968170166015625
ir__drop__worst,0.000857000000000000014370449274991869970108382403850555419921875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
