Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Sat Jul 01 17:22:16 2017
| Host         : LB-201704111542 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file HDMI_FPGA_ML_A7_control_sets_placed.rpt
| Design       : HDMI_FPGA_ML_A7
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              87 |           30 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              42 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+---------------+--------------------------------------------------------------+------------------+----------------+
|     Clock Signal    | Enable Signal |                       Set/Reset Signal                       | Slice Load Count | Bel Load Count |
+---------------------+---------------+--------------------------------------------------------------+------------------+----------------+
|  PXLCLK_I_IBUF_BUFG |               | Inst_DVITransmitter/Inst_clk_serializer_10_1/RST_I           |                1 |              1 |
|  PXLCLK_I_IBUF_BUFG |               | Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[9]_i_1_n_0 |                3 |             10 |
|  PXLCLK_I_IBUF_BUFG |               | Inst_DVITransmitter/Inst_TMDSEncoder_red/SR[0]               |               13 |             32 |
|  PXLCLK_I_IBUF_BUFG |               |                                                              |               30 |             87 |
+---------------------+---------------+--------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 10     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


