4:40:24 PM
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 17:22:49 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
@E: CS187 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":49:3:49:4|Expecting ;
@E: CS187 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":75:0:75:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 17:22:50 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 17:22:50 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 5 seconds"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 17:23:11 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":15:1:15:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 1 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 2 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 3 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 4 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 5 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 6 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 7 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 8 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 9 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 10 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 11 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 12 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 13 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 14 of p_hLED
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":27:1:27:6|Register bit p_vLED[3] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":27:1:27:6|Register bit p_vLED[2] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":27:1:27:6|Register bit p_vLED[1] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":27:1:27:6|Register bit p_vLED[0] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":27:1:27:6|Register bit p_hLED[0] is always 1.
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":27:1:27:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":27:1:27:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":27:1:27:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":27:1:27:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":27:1:27:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":27:1:27:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|*Output p_hLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 17:23:11 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 17:23:12 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 17:23:12 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 17:23:13 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 17:23:14 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_14 (in view: work.top(verilog)) on net p_hLED[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_13 (in view: work.top(verilog)) on net p_hLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_12 (in view: work.top(verilog)) on net p_hLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_11 (in view: work.top(verilog)) on net p_hLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_10 (in view: work.top(verilog)) on net p_hLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_9 (in view: work.top(verilog)) on net p_hLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_8 (in view: work.top(verilog)) on net p_hLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_7 (in view: work.top(verilog)) on net p_hLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_6 (in view: work.top(verilog)) on net p_hLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_5 (in view: work.top(verilog)) on net p_hLED[10] (in view: work.top(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     26   
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 17:23:15 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 17:23:15 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_1 (in view: work.top(verilog)) on net p_hLED[14] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_2 (in view: work.top(verilog)) on net p_hLED[13] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_3 (in view: work.top(verilog)) on net p_hLED[12] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_4 (in view: work.top(verilog)) on net p_hLED[11] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_5 (in view: work.top(verilog)) on net p_hLED[10] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_6 (in view: work.top(verilog)) on net p_hLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_7 (in view: work.top(verilog)) on net p_hLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_8 (in view: work.top(verilog)) on net p_hLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_9 (in view: work.top(verilog)) on net p_hLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_10 (in view: work.top(verilog)) on net p_hLED[5] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|User-specified initial value defined for instance vIndex[1:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|User-specified initial value defined for instance ctr[19:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Found counter in view:work.top(verilog) instance ctr[19:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Removing sequential instance vIndex[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Removing sequential instance vIndex[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Removing sequential instance p_vLED_cl[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Removing sequential instance p_vLED_cl_3[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Removing sequential instance p_vLED_cl_2[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Removing sequential instance p_vLED_cl_1[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    78.21ns		  26 /        24
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance      
------------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               24         p_vLED_cl_3_rep0_i[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 17:23:16 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 75.802

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      132.8 MHz     83.333        7.531         75.802     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      75.802  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                     Arrival           
Instance     Reference     Type       Pin     Net         Time        Slack 
             Clock                                                          
----------------------------------------------------------------------------
ctr[6]       clk12         SB_DFF     Q       ctr[6]      0.540       75.802
ctr[7]       clk12         SB_DFF     Q       ctr[7]      0.540       75.851
ctr[8]       clk12         SB_DFF     Q       ctr[8]      0.540       75.865
ctr[9]       clk12         SB_DFF     Q       ctr[9]      0.540       75.914
ctr[10]      clk12         SB_DFF     Q       ctr[10]     0.540       75.935
ctr[11]      clk12         SB_DFF     Q       ctr[11]     0.540       75.998
ctr[0]       clk12         SB_DFF     Q       ctr[0]      0.540       76.864
ctr[1]       clk12         SB_DFF     Q       ctr[1]      0.540       77.004
ctr[2]       clk12         SB_DFF     Q       ctr[2]      0.540       77.144
ctr[3]       clk12         SB_DFF     Q       ctr[3]      0.540       77.285
============================================================================


Ending Points with Worst Slack
******************************

                          Starting                                        Required           
Instance                  Reference     Type        Pin     Net           Time         Slack 
                          Clock                                                              
---------------------------------------------------------------------------------------------
p_vLED_cl_1_rep0_i[0]     clk12         SB_DFFE     E       p_hLED6       83.333       75.802
p_vLED_cl_2_rep0_i[0]     clk12         SB_DFFE     E       p_hLED6       83.333       75.802
p_vLED_cl_3_rep0_i[0]     clk12         SB_DFFE     E       p_hLED6       83.333       75.802
p_vLED_cl_rep0_i[0]       clk12         SB_DFFE     E       p_hLED6       83.333       75.802
ctr[19]                   clk12         SB_DFF      D       ctr_s[19]     83.228       76.864
ctr[18]                   clk12         SB_DFF      D       ctr_s[18]     83.228       77.004
ctr[17]                   clk12         SB_DFF      D       ctr_s[17]     83.228       77.144
ctr[16]                   clk12         SB_DFF      D       ctr_s[16]     83.228       77.285
ctr[15]                   clk12         SB_DFF      D       ctr_s[15]     83.228       77.425
ctr[14]                   clk12         SB_DFF      D       ctr_s[14]     83.228       77.565
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.333

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     75.802

    Number of logic level(s):                3
    Starting point:                          ctr[6] / Q
    Ending point:                            p_vLED_cl_1_rep0_i[0] / E
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
ctr[6]                    SB_DFF      Q        Out     0.540     0.540       -         
ctr[6]                    Net         -        -       1.599     -           3         
ctr_RNIF6F7[6]            SB_LUT4     I0       In      -         2.139       -         
ctr_RNIF6F7[6]            SB_LUT4     O        Out     0.449     2.588       -         
p_hLED6_5                 Net         -        -       1.371     -           1         
ctr_RNIISKC1[4]           SB_LUT4     I2       In      -         3.959       -         
ctr_RNIISKC1[4]           SB_LUT4     O        Out     0.379     4.338       -         
p_hLED6_16                Net         -        -       1.371     -           1         
ctr_RNIO2HK4[0]           SB_LUT4     I3       In      -         5.708       -         
ctr_RNIO2HK4[0]           SB_LUT4     O        Out     0.316     6.024       -         
p_hLED6                   Net         -        -       1.507     -           4         
p_vLED_cl_1_rep0_i[0]     SB_DFFE     E        In      -         7.531       -         
=======================================================================================
Total path delay (propagation time + setup) of 7.531 is 1.683(22.3%) logic and 5.848(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        19 uses
SB_DFF          20 uses
SB_DFFE         4 uses
SB_LUT4         31 uses

I/O ports: 28
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (1%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 31 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 31 = 31 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 17:23:16 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal p_hLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[11]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[14]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[12]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[10]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[13]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_cl_rep0_i[0]:D is driven by non-default constant value VCC
Warning: The terminal p_vLED_cl_1_rep0_i[0]:D is driven by non-default constant value VCC
Warning: The terminal p_vLED_cl_2_rep0_i[0]:D is driven by non-default constant value VCC
Warning: The terminal p_vLED_cl_3_rep0_i[0]:D is driven by non-default constant value VCC

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 5 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	31
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	36
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	5
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	12
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	36/1280
    PLBs                        :	6/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.7 (sec)

Final Design Statistics
    Number of LUTs      	:	36
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	36/1280
    PLBs                        :	10/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 208.79 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 57
used logic cells: 36
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 57
used logic cells: 36
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 57 
I1212: Iteration  1 :     7 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 17:33:26 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":15:1:15:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 1 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 2 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 3 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 4 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 5 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 6 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 7 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 8 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 9 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 10 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 11 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 12 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 13 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 14 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 1 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 2 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 3 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 4 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 5 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 6 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 7 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 8 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 9 of p_vLED
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":27:1:27:6|Removing register 'p_vLED' because it is only assigned 0 or its original value.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":27:1:27:6|Register bit p_hLED[0] is always 1.
@W: CL169 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":27:1:27:6|Pruning unused register ctr[19:0]. Make sure that there are no unused intermediate registers.
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|*Output p_hLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|*Output p_vLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":4:11:4:17|Input p_clk12 is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 17:33:26 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 17:33:26 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 17:33:26 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 17:33:27 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 17:33:28 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_1 (in view: work.top(verilog)) on net p_hLED[14] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_2 (in view: work.top(verilog)) on net p_hLED[13] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_3 (in view: work.top(verilog)) on net p_hLED[12] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_4 (in view: work.top(verilog)) on net p_hLED[11] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_5 (in view: work.top(verilog)) on net p_hLED[10] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_6 (in view: work.top(verilog)) on net p_hLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_7 (in view: work.top(verilog)) on net p_hLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_8 (in view: work.top(verilog)) on net p_hLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_9 (in view: work.top(verilog)) on net p_hLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_10 (in view: work.top(verilog)) on net p_hLED[5] (in view: work.top(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     0    
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 17:33:28 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 17:33:28 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_vLED_1 (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_vLED_2 (in view: work.top(verilog)) on net p_vLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_vLED_3 (in view: work.top(verilog)) on net p_vLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_vLED_4 (in view: work.top(verilog)) on net p_vLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_vLED_5 (in view: work.top(verilog)) on net p_vLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_vLED_6 (in view: work.top(verilog)) on net p_vLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_vLED_7 (in view: work.top(verilog)) on net p_vLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_vLED_8 (in view: work.top(verilog)) on net p_vLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_vLED_9 (in view: work.top(verilog)) on net p_vLED[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_1 (in view: work.top(verilog)) on net p_hLED[14] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 17:33:29 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group    
-----------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      NA            83.333        NA            NA        declared     group_8_3
===========================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_LUT4         0 uses

I/O ports: 28
I/O primitives: 25
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 17:33:29 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal p_vLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[14]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[12]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[13]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[10]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[11]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for p_clk12, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	25/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	25/96
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 17:35:21 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":15:1:15:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 1 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 2 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 3 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 4 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 5 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 6 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 7 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 8 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 9 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 10 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 11 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 12 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 13 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 14 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 1 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 2 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 3 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 4 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 5 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 6 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 7 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 8 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 9 of p_vLED
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":27:1:27:6|Removing register 'p_vLED' because it is only assigned 0 or its original value.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":27:1:27:6|Register bit p_hLED[0] is always 1.
@W: CL156 :"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v":1:1:1:2|*Input highz to expression [not] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|*Output p_hLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|*Output p_vLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 17:35:21 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 17:35:21 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 17:35:21 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 17:35:22 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 17:35:22 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@W: BN132 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Removing sequential instance p_vLED_cl[0] because it is equivalent to instance p_hLED_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_1 (in view: work.top(verilog)) on net p_hLED[14] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_2 (in view: work.top(verilog)) on net p_hLED[13] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_3 (in view: work.top(verilog)) on net p_hLED[12] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_4 (in view: work.top(verilog)) on net p_hLED[11] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_5 (in view: work.top(verilog)) on net p_hLED[10] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_6 (in view: work.top(verilog)) on net p_hLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_7 (in view: work.top(verilog)) on net p_hLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_8 (in view: work.top(verilog)) on net p_hLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_9 (in view: work.top(verilog)) on net p_hLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_10 (in view: work.top(verilog)) on net p_hLED[5] (in view: work.top(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     21   
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 17:35:23 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 17:35:23 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_vLED_1 (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_vLED_2 (in view: work.top(verilog)) on net p_vLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_vLED_3 (in view: work.top(verilog)) on net p_vLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_vLED_4 (in view: work.top(verilog)) on net p_vLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_vLED_5 (in view: work.top(verilog)) on net p_vLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_vLED_6 (in view: work.top(verilog)) on net p_vLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_vLED_7 (in view: work.top(verilog)) on net p_vLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_vLED_8 (in view: work.top(verilog)) on net p_vLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_vLED_9 (in view: work.top(verilog)) on net p_vLED[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_1 (in view: work.top(verilog)) on net p_hLED[14] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|User-specified initial value defined for instance ctr[19:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Found counter in view:work.top(verilog) instance ctr[19:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    78.86ns		  27 /        21
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               21         p_hLED_cl[0]   
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 17:35:24 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 75.564

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      128.7 MHz     83.333        7.769         75.564     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      75.564  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                     Arrival           
Instance     Reference     Type       Pin     Net         Time        Slack 
             Clock                                                          
----------------------------------------------------------------------------
ctr[16]      clk12         SB_DFF     Q       ctr[16]     0.540       75.564
ctr[0]       clk12         SB_DFF     Q       ctr[0]      0.540       75.613
ctr[17]      clk12         SB_DFF     Q       ctr[17]     0.540       75.613
ctr[12]      clk12         SB_DFF     Q       ctr[12]     0.540       75.634
ctr[18]      clk12         SB_DFF     Q       ctr[18]     0.540       75.634
ctr[1]       clk12         SB_DFF     Q       ctr[1]      0.540       75.662
ctr[2]       clk12         SB_DFF     Q       ctr[2]      0.540       75.683
ctr[13]      clk12         SB_DFF     Q       ctr[13]     0.540       75.683
ctr[19]      clk12         SB_DFF     Q       ctr[19]     0.540       75.697
ctr[14]      clk12         SB_DFF     Q       ctr[14]     0.540       75.704
============================================================================


Ending Points with Worst Slack
******************************

                 Starting                                       Required           
Instance         Reference     Type       Pin     Net           Time         Slack 
                 Clock                                                             
-----------------------------------------------------------------------------------
p_hLED_cl[0]     clk12         SB_DFF     D       p_hLED_cl     83.228       75.564
ctr[19]          clk12         SB_DFF     D       ctr_s[19]     83.228       76.864
ctr[18]          clk12         SB_DFF     D       ctr_s[18]     83.228       77.004
ctr[17]          clk12         SB_DFF     D       ctr_s[17]     83.228       77.144
ctr[16]          clk12         SB_DFF     D       ctr_s[16]     83.228       77.285
ctr[15]          clk12         SB_DFF     D       ctr_s[15]     83.228       77.425
ctr[14]          clk12         SB_DFF     D       ctr_s[14]     83.228       77.565
ctr[13]          clk12         SB_DFF     D       ctr_s[13]     83.228       77.705
ctr[12]          clk12         SB_DFF     D       ctr_s[12]     83.228       77.846
ctr[11]          clk12         SB_DFF     D       ctr_s[11]     83.228       77.986
===================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     75.564

    Number of logic level(s):                3
    Starting point:                          ctr[16] / Q
    Ending point:                            p_hLED_cl[0] / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
ctr[16]                SB_DFF      Q        Out     0.540     0.540       -         
ctr[16]                Net         -        -       1.599     -           3         
p_hLED_cl_RNO_3[0]     SB_LUT4     I0       In      -         2.139       -         
p_hLED_cl_RNO_3[0]     SB_LUT4     O        Out     0.449     2.588       -         
p_hLED13_10            Net         -        -       1.371     -           1         
p_hLED_cl_RNO_2[0]     SB_LUT4     I0       In      -         3.959       -         
p_hLED_cl_RNO_2[0]     SB_LUT4     O        Out     0.449     4.408       -         
p_hLED13_17            Net         -        -       1.371     -           1         
p_hLED_cl_RNO[0]       SB_LUT4     I2       In      -         5.779       -         
p_hLED_cl_RNO[0]       SB_LUT4     O        Out     0.379     6.157       -         
p_hLED_cl              Net         -        -       1.507     -           1         
p_hLED_cl[0]           SB_DFF      D        In      -         7.664       -         
====================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.921(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        19 uses
SB_DFF          21 uses
SB_LUT4         27 uses

I/O ports: 28
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (1%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 27 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 27 = 27 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 17:35:24 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal p_hLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[11]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[14]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[12]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[10]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[13]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	27
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	28
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	28/1280
    PLBs                        :	5/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 2.0 (sec)

Final Design Statistics
    Number of LUTs      	:	28
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	28/1280
    PLBs                        :	6/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 208.79 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 39
used logic cells: 28
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 39
used logic cells: 28
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 49 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 17:40:06 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":15:1:15:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 1 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 2 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 3 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 4 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 5 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 6 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 7 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 8 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 9 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 10 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 11 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 12 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 13 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 14 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 1 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 2 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 3 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 4 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 5 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 6 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 7 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 8 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 9 of p_vLED
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":27:1:27:6|Removing register 'p_vLED' because it is only assigned 0 or its original value.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":27:1:27:6|Register bit p_hLED[0] is always 1.
@W: CL156 :"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v":1:1:1:2|*Input highz to expression [not] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|*Output p_hLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|*Output p_vLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 17:40:06 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 17:40:07 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 17:40:07 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 17:40:08 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 17:40:08 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@W: BN132 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Removing sequential instance p_vLED_cl[0] because it is equivalent to instance p_hLED_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_1 (in view: work.top(verilog)) on net p_hLED[14] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_2 (in view: work.top(verilog)) on net p_hLED[13] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_3 (in view: work.top(verilog)) on net p_hLED[12] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_4 (in view: work.top(verilog)) on net p_hLED[11] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_5 (in view: work.top(verilog)) on net p_hLED[10] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_6 (in view: work.top(verilog)) on net p_hLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_7 (in view: work.top(verilog)) on net p_hLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_8 (in view: work.top(verilog)) on net p_hLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_9 (in view: work.top(verilog)) on net p_hLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_10 (in view: work.top(verilog)) on net p_hLED[5] (in view: work.top(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     21   
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 17:40:08 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 17:40:08 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_vLED_1 (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_vLED_2 (in view: work.top(verilog)) on net p_vLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_vLED_3 (in view: work.top(verilog)) on net p_vLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_vLED_4 (in view: work.top(verilog)) on net p_vLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_vLED_5 (in view: work.top(verilog)) on net p_vLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_vLED_6 (in view: work.top(verilog)) on net p_vLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_vLED_7 (in view: work.top(verilog)) on net p_vLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_vLED_8 (in view: work.top(verilog)) on net p_vLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_vLED_9 (in view: work.top(verilog)) on net p_vLED[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_1 (in view: work.top(verilog)) on net p_hLED[14] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|User-specified initial value defined for instance ctr[19:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Found counter in view:work.top(verilog) instance ctr[19:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    78.86ns		  27 /        21
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               21         p_hLED_cl[0]   
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 17:40:09 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 75.564

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      128.7 MHz     83.333        7.769         75.564     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      75.564  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                     Arrival           
Instance     Reference     Type       Pin     Net         Time        Slack 
             Clock                                                          
----------------------------------------------------------------------------
ctr[16]      clk12         SB_DFF     Q       ctr[16]     0.540       75.564
ctr[0]       clk12         SB_DFF     Q       ctr[0]      0.540       75.613
ctr[17]      clk12         SB_DFF     Q       ctr[17]     0.540       75.613
ctr[12]      clk12         SB_DFF     Q       ctr[12]     0.540       75.634
ctr[18]      clk12         SB_DFF     Q       ctr[18]     0.540       75.634
ctr[1]       clk12         SB_DFF     Q       ctr[1]      0.540       75.662
ctr[2]       clk12         SB_DFF     Q       ctr[2]      0.540       75.683
ctr[13]      clk12         SB_DFF     Q       ctr[13]     0.540       75.683
ctr[19]      clk12         SB_DFF     Q       ctr[19]     0.540       75.697
ctr[14]      clk12         SB_DFF     Q       ctr[14]     0.540       75.704
============================================================================


Ending Points with Worst Slack
******************************

                 Starting                                       Required           
Instance         Reference     Type       Pin     Net           Time         Slack 
                 Clock                                                             
-----------------------------------------------------------------------------------
p_hLED_cl[0]     clk12         SB_DFF     D       p_hLED_cl     83.228       75.564
ctr[19]          clk12         SB_DFF     D       ctr_s[19]     83.228       76.864
ctr[18]          clk12         SB_DFF     D       ctr_s[18]     83.228       77.004
ctr[17]          clk12         SB_DFF     D       ctr_s[17]     83.228       77.144
ctr[16]          clk12         SB_DFF     D       ctr_s[16]     83.228       77.285
ctr[15]          clk12         SB_DFF     D       ctr_s[15]     83.228       77.425
ctr[14]          clk12         SB_DFF     D       ctr_s[14]     83.228       77.565
ctr[13]          clk12         SB_DFF     D       ctr_s[13]     83.228       77.705
ctr[12]          clk12         SB_DFF     D       ctr_s[12]     83.228       77.846
ctr[11]          clk12         SB_DFF     D       ctr_s[11]     83.228       77.986
===================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     75.564

    Number of logic level(s):                3
    Starting point:                          ctr[16] / Q
    Ending point:                            p_hLED_cl[0] / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
ctr[16]                SB_DFF      Q        Out     0.540     0.540       -         
ctr[16]                Net         -        -       1.599     -           3         
p_hLED_cl_RNO_3[0]     SB_LUT4     I0       In      -         2.139       -         
p_hLED_cl_RNO_3[0]     SB_LUT4     O        Out     0.449     2.588       -         
p_hLED13_10            Net         -        -       1.371     -           1         
p_hLED_cl_RNO_2[0]     SB_LUT4     I0       In      -         3.959       -         
p_hLED_cl_RNO_2[0]     SB_LUT4     O        Out     0.449     4.408       -         
p_hLED13_17            Net         -        -       1.371     -           1         
p_hLED_cl_RNO[0]       SB_LUT4     I2       In      -         5.779       -         
p_hLED_cl_RNO[0]       SB_LUT4     O        Out     0.379     6.157       -         
p_hLED_cl              Net         -        -       1.507     -           1         
p_hLED_cl[0]           SB_DFF      D        In      -         7.664       -         
====================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.921(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        19 uses
SB_DFF          21 uses
SB_LUT4         27 uses

I/O ports: 28
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (1%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 27 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 27 = 27 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 17:40:09 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal p_hLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[11]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[14]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[12]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[10]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[13]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	27
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	28
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	28/1280
    PLBs                        :	5/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.7 (sec)

Final Design Statistics
    Number of LUTs      	:	28
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	28/1280
    PLBs                        :	6/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 208.79 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 28
used logic cells: 28
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 28
used logic cells: 28
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 49 
I1212: Iteration  1 :    15 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 17:44:57 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":15:1:15:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 1 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 2 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 3 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 4 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 5 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 6 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 7 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 8 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 9 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 10 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 11 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 12 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 13 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 14 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 1 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 2 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 3 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 4 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 5 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 6 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 7 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 8 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 9 of p_vLED
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":27:1:27:6|Removing register 'p_vLED' because it is only assigned 0 or its original value.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":27:1:27:6|Register bit p_hLED[0] is always 1.
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|*Output p_hLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|*Output p_vLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 17:44:57 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 17:44:57 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 17:44:57 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 17:44:58 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 17:44:58 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@W: BN132 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Removing sequential instance p_vLED_cl[0] because it is equivalent to instance p_hLED_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_1 (in view: work.top(verilog)) on net p_hLED[14] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_2 (in view: work.top(verilog)) on net p_hLED[13] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_3 (in view: work.top(verilog)) on net p_hLED[12] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_4 (in view: work.top(verilog)) on net p_hLED[11] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_5 (in view: work.top(verilog)) on net p_hLED[10] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_6 (in view: work.top(verilog)) on net p_hLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_7 (in view: work.top(verilog)) on net p_hLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_8 (in view: work.top(verilog)) on net p_hLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_9 (in view: work.top(verilog)) on net p_hLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_10 (in view: work.top(verilog)) on net p_hLED[5] (in view: work.top(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     21   
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 17:44:59 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 17:44:59 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_vLED_1 (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_vLED_2 (in view: work.top(verilog)) on net p_vLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_vLED_3 (in view: work.top(verilog)) on net p_vLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_vLED_4 (in view: work.top(verilog)) on net p_vLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_vLED_5 (in view: work.top(verilog)) on net p_vLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_vLED_6 (in view: work.top(verilog)) on net p_vLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_vLED_7 (in view: work.top(verilog)) on net p_vLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_vLED_8 (in view: work.top(verilog)) on net p_vLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_vLED_9 (in view: work.top(verilog)) on net p_vLED[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Tristate driver p_hLED_1 (in view: work.top(verilog)) on net p_hLED[14] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|User-specified initial value defined for instance ctr[19:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":27:1:27:6|Found counter in view:work.top(verilog) instance ctr[19:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    78.86ns		  27 /        21
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               21         p_hLED_cl[0]   
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 17:45:00 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 75.564

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      128.7 MHz     83.333        7.769         75.564     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      75.564  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                     Arrival           
Instance     Reference     Type       Pin     Net         Time        Slack 
             Clock                                                          
----------------------------------------------------------------------------
ctr[16]      clk12         SB_DFF     Q       ctr[16]     0.540       75.564
ctr[0]       clk12         SB_DFF     Q       ctr[0]      0.540       75.613
ctr[17]      clk12         SB_DFF     Q       ctr[17]     0.540       75.613
ctr[12]      clk12         SB_DFF     Q       ctr[12]     0.540       75.634
ctr[18]      clk12         SB_DFF     Q       ctr[18]     0.540       75.634
ctr[1]       clk12         SB_DFF     Q       ctr[1]      0.540       75.662
ctr[2]       clk12         SB_DFF     Q       ctr[2]      0.540       75.683
ctr[13]      clk12         SB_DFF     Q       ctr[13]     0.540       75.683
ctr[19]      clk12         SB_DFF     Q       ctr[19]     0.540       75.697
ctr[14]      clk12         SB_DFF     Q       ctr[14]     0.540       75.704
============================================================================


Ending Points with Worst Slack
******************************

                 Starting                                       Required           
Instance         Reference     Type       Pin     Net           Time         Slack 
                 Clock                                                             
-----------------------------------------------------------------------------------
p_hLED_cl[0]     clk12         SB_DFF     D       p_hLED_cl     83.228       75.564
ctr[19]          clk12         SB_DFF     D       ctr_s[19]     83.228       76.864
ctr[18]          clk12         SB_DFF     D       ctr_s[18]     83.228       77.004
ctr[17]          clk12         SB_DFF     D       ctr_s[17]     83.228       77.144
ctr[16]          clk12         SB_DFF     D       ctr_s[16]     83.228       77.285
ctr[15]          clk12         SB_DFF     D       ctr_s[15]     83.228       77.425
ctr[14]          clk12         SB_DFF     D       ctr_s[14]     83.228       77.565
ctr[13]          clk12         SB_DFF     D       ctr_s[13]     83.228       77.705
ctr[12]          clk12         SB_DFF     D       ctr_s[12]     83.228       77.846
ctr[11]          clk12         SB_DFF     D       ctr_s[11]     83.228       77.986
===================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     75.564

    Number of logic level(s):                3
    Starting point:                          ctr[16] / Q
    Ending point:                            p_hLED_cl[0] / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
ctr[16]                SB_DFF      Q        Out     0.540     0.540       -         
ctr[16]                Net         -        -       1.599     -           3         
p_hLED_cl_RNO_3[0]     SB_LUT4     I0       In      -         2.139       -         
p_hLED_cl_RNO_3[0]     SB_LUT4     O        Out     0.449     2.588       -         
p_hLED13_10            Net         -        -       1.371     -           1         
p_hLED_cl_RNO_2[0]     SB_LUT4     I0       In      -         3.959       -         
p_hLED_cl_RNO_2[0]     SB_LUT4     O        Out     0.449     4.408       -         
p_hLED13_17            Net         -        -       1.371     -           1         
p_hLED_cl_RNO[0]       SB_LUT4     I2       In      -         5.779       -         
p_hLED_cl_RNO[0]       SB_LUT4     O        Out     0.379     6.157       -         
p_hLED_cl              Net         -        -       1.507     -           1         
p_hLED_cl[0]           SB_DFF      D        In      -         7.664       -         
====================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.921(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        19 uses
SB_DFF          21 uses
SB_LUT4         27 uses

I/O ports: 28
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (1%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 27 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 27 = 27 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 17:45:00 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal p_hLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[11]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[14]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[12]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[10]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[13]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	27
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	28
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	28/1280
    PLBs                        :	5/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.7 (sec)

Final Design Statistics
    Number of LUTs      	:	28
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	28/1280
    PLBs                        :	6/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 208.79 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 28
used logic cells: 28
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 28
used logic cells: 28
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 49 
I1212: Iteration  1 :    15 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 17:48:01 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
@E: CS179 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":12:8:12:13|Assignment target p_hLED must be a net type
@E: CS179 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":13:8:13:13|Assignment target p_vLED must be a net type
@E: CS187 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":74:2:74:4|Expecting endmodule
3 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 17:48:02 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 17:48:02 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 17:48:19 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
@E: CS187 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":74:2:74:4|Expecting endmodule
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 17:48:19 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 17:48:19 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 17:48:30 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:18:9:23|*Output p_hLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:17:10:22|*Output p_vLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":4:11:4:17|Input p_clk12 is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 17:48:30 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 17:48:30 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 17:48:30 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 17:48:32 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 17:48:32 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_1 (in view: work.top(verilog)) on net p_hLED[14] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_2 (in view: work.top(verilog)) on net p_hLED[13] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_3 (in view: work.top(verilog)) on net p_hLED[12] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_4 (in view: work.top(verilog)) on net p_hLED[11] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_5 (in view: work.top(verilog)) on net p_hLED[10] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_6 (in view: work.top(verilog)) on net p_hLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_7 (in view: work.top(verilog)) on net p_hLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_8 (in view: work.top(verilog)) on net p_hLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_9 (in view: work.top(verilog)) on net p_hLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_10 (in view: work.top(verilog)) on net p_hLED[5] (in view: work.top(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     0    
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 17:48:32 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 17:48:32 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_1 (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_2 (in view: work.top(verilog)) on net p_vLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_3 (in view: work.top(verilog)) on net p_vLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_4 (in view: work.top(verilog)) on net p_vLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_5 (in view: work.top(verilog)) on net p_vLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_6 (in view: work.top(verilog)) on net p_vLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_7 (in view: work.top(verilog)) on net p_vLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_8 (in view: work.top(verilog)) on net p_vLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_9 (in view: work.top(verilog)) on net p_vLED[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_1 (in view: work.top(verilog)) on net p_hLED[14] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 17:48:33 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group    
-----------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      NA            83.333        NA            NA        declared     group_8_3
===========================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_LUT4         0 uses

I/O ports: 28
I/O primitives: 25
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 17:48:33 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 17:48:46 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:18:9:23|*Output p_hLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:17:10:22|*Output p_vLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":4:11:4:17|Input p_clk12 is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 17:48:46 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 17:48:46 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 17:48:46 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 17:48:47 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 17:48:47 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_1 (in view: work.top(verilog)) on net p_hLED[14] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_2 (in view: work.top(verilog)) on net p_hLED[13] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_3 (in view: work.top(verilog)) on net p_hLED[12] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_4 (in view: work.top(verilog)) on net p_hLED[11] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_5 (in view: work.top(verilog)) on net p_hLED[10] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_6 (in view: work.top(verilog)) on net p_hLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_7 (in view: work.top(verilog)) on net p_hLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_8 (in view: work.top(verilog)) on net p_hLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_9 (in view: work.top(verilog)) on net p_hLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_10 (in view: work.top(verilog)) on net p_hLED[5] (in view: work.top(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     0    
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 17:48:48 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 17:48:48 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_1 (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_2 (in view: work.top(verilog)) on net p_vLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_3 (in view: work.top(verilog)) on net p_vLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_4 (in view: work.top(verilog)) on net p_vLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_5 (in view: work.top(verilog)) on net p_vLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_6 (in view: work.top(verilog)) on net p_vLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_7 (in view: work.top(verilog)) on net p_vLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_8 (in view: work.top(verilog)) on net p_vLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_9 (in view: work.top(verilog)) on net p_vLED[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_1 (in view: work.top(verilog)) on net p_hLED[14] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 17:48:49 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group    
-----------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      NA            83.333        NA            NA        declared     group_8_3
===========================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_LUT4         0 uses

I/O ports: 28
I/O primitives: 25
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 17:48:49 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal p_vLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[14]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[12]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[13]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[10]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[11]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for p_clk12, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	25/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	25/96
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 17:51:05 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:18:9:23|*Output p_hLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:17:10:22|*Output p_vLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":4:11:4:17|Input p_clk12 is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 17:51:05 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 17:51:05 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 17:51:05 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 17:51:06 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 17:51:06 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_1 (in view: work.top(verilog)) on net p_hLED[14] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_2 (in view: work.top(verilog)) on net p_hLED[13] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_3 (in view: work.top(verilog)) on net p_hLED[12] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_4 (in view: work.top(verilog)) on net p_hLED[11] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_5 (in view: work.top(verilog)) on net p_hLED[10] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_6 (in view: work.top(verilog)) on net p_hLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_7 (in view: work.top(verilog)) on net p_hLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_8 (in view: work.top(verilog)) on net p_hLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_9 (in view: work.top(verilog)) on net p_hLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_10 (in view: work.top(verilog)) on net p_hLED[5] (in view: work.top(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     0    
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 17:51:07 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 17:51:07 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_1 (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_2 (in view: work.top(verilog)) on net p_vLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_3 (in view: work.top(verilog)) on net p_vLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_4 (in view: work.top(verilog)) on net p_vLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_5 (in view: work.top(verilog)) on net p_vLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_6 (in view: work.top(verilog)) on net p_vLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_7 (in view: work.top(verilog)) on net p_vLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_8 (in view: work.top(verilog)) on net p_vLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_9 (in view: work.top(verilog)) on net p_vLED[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_1 (in view: work.top(verilog)) on net p_hLED[14] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 17:51:08 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group    
-----------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      NA            83.333        NA            NA        declared     group_8_3
===========================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_LUT4         0 uses

I/O ports: 28
I/O primitives: 25
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 17:51:08 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal p_vLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[14]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[12]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[13]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[10]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[11]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for p_clk12, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	25/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	25/96
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 17:51:32 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:18:9:23|*Output p_hLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:17:10:22|*Output p_vLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":4:11:4:17|Input p_clk12 is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 17:51:32 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 17:51:32 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 17:51:32 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 17:51:33 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 17:51:33 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_1 (in view: work.top(verilog)) on net p_hLED[14] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_2 (in view: work.top(verilog)) on net p_hLED[13] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_3 (in view: work.top(verilog)) on net p_hLED[12] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_4 (in view: work.top(verilog)) on net p_hLED[11] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_5 (in view: work.top(verilog)) on net p_hLED[10] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_6 (in view: work.top(verilog)) on net p_hLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_7 (in view: work.top(verilog)) on net p_hLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_8 (in view: work.top(verilog)) on net p_hLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_9 (in view: work.top(verilog)) on net p_hLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_10 (in view: work.top(verilog)) on net p_hLED[5] (in view: work.top(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     0    
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 17:51:34 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 17:51:34 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_1 (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_2 (in view: work.top(verilog)) on net p_vLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_3 (in view: work.top(verilog)) on net p_vLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_4 (in view: work.top(verilog)) on net p_vLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_5 (in view: work.top(verilog)) on net p_vLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_6 (in view: work.top(verilog)) on net p_vLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_7 (in view: work.top(verilog)) on net p_vLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_8 (in view: work.top(verilog)) on net p_vLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_9 (in view: work.top(verilog)) on net p_vLED[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_1 (in view: work.top(verilog)) on net p_hLED[14] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 17:51:35 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group    
-----------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      NA            83.333        NA            NA        declared     group_8_3
===========================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_LUT4         0 uses

I/O ports: 28
I/O primitives: 25
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 17:51:35 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal p_vLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[14]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[12]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[13]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[10]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[11]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for p_clk12, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	25/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	25/96
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 18:02:11 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:18:9:23|*Output p_hLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:17:10:22|*Output p_vLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":4:11:4:17|Input p_clk12 is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:02:12 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:02:12 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:02:12 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:02:13 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 18:02:13 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_1 (in view: work.top(verilog)) on net p_hLED[14] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_2 (in view: work.top(verilog)) on net p_hLED[13] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_3 (in view: work.top(verilog)) on net p_hLED[12] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_4 (in view: work.top(verilog)) on net p_hLED[11] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_5 (in view: work.top(verilog)) on net p_hLED[10] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_6 (in view: work.top(verilog)) on net p_hLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_7 (in view: work.top(verilog)) on net p_hLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_8 (in view: work.top(verilog)) on net p_hLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_9 (in view: work.top(verilog)) on net p_hLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_10 (in view: work.top(verilog)) on net p_hLED[5] (in view: work.top(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     0    
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 18:02:13 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 18:02:14 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_1 (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_2 (in view: work.top(verilog)) on net p_vLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_3 (in view: work.top(verilog)) on net p_vLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_4 (in view: work.top(verilog)) on net p_vLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_5 (in view: work.top(verilog)) on net p_vLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_6 (in view: work.top(verilog)) on net p_vLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_7 (in view: work.top(verilog)) on net p_vLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_8 (in view: work.top(verilog)) on net p_vLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":13:8:13:16|Tristate driver p_vLED_9 (in view: work.top(verilog)) on net p_vLED[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":12:8:12:16|Tristate driver p_hLED_1 (in view: work.top(verilog)) on net p_hLED[14] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 18:02:14 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group    
-----------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      NA            83.333        NA            NA        declared     group_8_3
===========================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_LUT4         0 uses

I/O ports: 28
I/O primitives: 25
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 18:02:14 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal p_vLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[14]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[12]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[13]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[10]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[11]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for p_clk12, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	25/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	25/96
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 18:06:46 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":4:11:4:17|Input p_clk12 is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:06:46 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:06:46 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:06:46 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:06:47 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 18:06:47 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     0    
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 18:06:48 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 18:06:48 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 18:06:49 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group    
-----------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      NA            83.333        NA            NA        declared     group_8_3
===========================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_LUT4         0 uses

I/O ports: 5
I/O primitives: 2
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 18:06:49 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for p_clk12, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	2/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	2/96
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name top
Ignore unconnected port:p_clk12, when loading IO constraint.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 18:09:21 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":4:11:4:17|Input p_clk12 is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:09:21 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:09:22 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:09:22 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:09:23 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 18:09:23 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     0    
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 18:09:23 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 18:09:23 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 18:09:24 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group    
-----------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      NA            83.333        NA            NA        declared     group_8_3
===========================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_LUT4         0 uses

I/O ports: 5
I/O primitives: 2
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 18:09:24 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for p_clk12, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	2/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	2/96
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top
Ignore unconnected port:p_clk12, when loading IO constraint.
Initializing timer and loading data ...
Timer loaded summary data. Total time 0(sec)
Unrecognizable name top
Ignore unconnected port:p_clk12, when loading IO constraint.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 18:19:06 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":4:11:4:17|Input p_clk12 is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:19:06 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:19:06 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:19:07 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:19:08 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 18:19:08 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     0    
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 18:19:08 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 18:19:08 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 18:19:09 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group    
-----------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      NA            83.333        NA            NA        declared     group_8_3
===========================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_LUT4         0 uses

I/O ports: 5
I/O primitives: 2
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 18:19:09 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for p_clk12, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	2/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	2/96
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for p_clk12, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	2/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	2/96
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 18:28:33 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":4:11:4:17|Input p_clk12 is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:28:34 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:28:34 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:28:34 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:28:35 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 18:28:35 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     0    
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 18:28:35 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 18:28:36 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 18:28:36 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group    
-----------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      NA            83.333        NA            NA        declared     group_8_3
===========================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_LUT4         0 uses

I/O ports: 5
I/O primitives: 2
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 18:28:36 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for p_clk12, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	2/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	2/96
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 18:32:13 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
@E: CG342 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":16:2:16:7|Expecting target variable, found p_hLED -- possible misspelling
@E: CS187 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":78:0:78:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 18:32:13 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 18:32:13 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 18:32:44 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
@E: CG285 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":76:0:76:8|Expecting statement
@E: CS187 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":76:0:76:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 18:32:44 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 18:32:44 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 18:33:11 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":13:1:13:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 1 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 2 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 3 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 4 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 5 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 6 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 7 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 8 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 9 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 10 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 11 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 12 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 13 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 14 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 0 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 1 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 2 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 3 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 4 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 5 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 6 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 7 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 8 of p_vLED
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_vLED[9] is always 1.
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|*Output p_hLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|*Output p_vLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:33:12 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:33:12 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:33:12 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:33:13 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 18:33:13 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@W: BN132 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Removing sequential instance p_vLED_cl[0] because it is equivalent to instance p_hLED_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1 (in view: work.top(verilog)) on net p_hLED[14] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_2 (in view: work.top(verilog)) on net p_hLED[13] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_3 (in view: work.top(verilog)) on net p_hLED[12] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_4 (in view: work.top(verilog)) on net p_hLED[11] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_5 (in view: work.top(verilog)) on net p_hLED[10] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_6 (in view: work.top(verilog)) on net p_hLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_7 (in view: work.top(verilog)) on net p_hLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_8 (in view: work.top(verilog)) on net p_hLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_9 (in view: work.top(verilog)) on net p_hLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_10 (in view: work.top(verilog)) on net p_hLED[5] (in view: work.top(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     21   
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 18:33:13 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 18:33:14 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1 (in view: work.top(verilog)) on net p_vLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_2 (in view: work.top(verilog)) on net p_vLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_3 (in view: work.top(verilog)) on net p_vLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_4 (in view: work.top(verilog)) on net p_vLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_5 (in view: work.top(verilog)) on net p_vLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_6 (in view: work.top(verilog)) on net p_vLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_7 (in view: work.top(verilog)) on net p_vLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_8 (in view: work.top(verilog)) on net p_vLED[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_9 (in view: work.top(verilog)) on net p_vLED[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1 (in view: work.top(verilog)) on net p_hLED[14] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|User-specified initial value defined for instance ctr[19:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Found counter in view:work.top(verilog) instance ctr[19:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    78.86ns		  27 /        21
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               21         p_hLED_cl[0]   
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 18:33:14 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 75.564

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      128.7 MHz     83.333        7.769         75.564     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      75.564  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                     Arrival           
Instance     Reference     Type       Pin     Net         Time        Slack 
             Clock                                                          
----------------------------------------------------------------------------
ctr[16]      clk12         SB_DFF     Q       ctr[16]     0.540       75.564
ctr[0]       clk12         SB_DFF     Q       ctr[0]      0.540       75.613
ctr[17]      clk12         SB_DFF     Q       ctr[17]     0.540       75.613
ctr[12]      clk12         SB_DFF     Q       ctr[12]     0.540       75.634
ctr[18]      clk12         SB_DFF     Q       ctr[18]     0.540       75.634
ctr[1]       clk12         SB_DFF     Q       ctr[1]      0.540       75.662
ctr[2]       clk12         SB_DFF     Q       ctr[2]      0.540       75.683
ctr[13]      clk12         SB_DFF     Q       ctr[13]     0.540       75.683
ctr[19]      clk12         SB_DFF     Q       ctr[19]     0.540       75.697
ctr[14]      clk12         SB_DFF     Q       ctr[14]     0.540       75.704
============================================================================


Ending Points with Worst Slack
******************************

                 Starting                                       Required           
Instance         Reference     Type       Pin     Net           Time         Slack 
                 Clock                                                             
-----------------------------------------------------------------------------------
p_hLED_cl[0]     clk12         SB_DFF     D       p_hLED_cl     83.228       75.564
ctr[19]          clk12         SB_DFF     D       ctr_s[19]     83.228       76.864
ctr[18]          clk12         SB_DFF     D       ctr_s[18]     83.228       77.004
ctr[17]          clk12         SB_DFF     D       ctr_s[17]     83.228       77.144
ctr[16]          clk12         SB_DFF     D       ctr_s[16]     83.228       77.285
ctr[15]          clk12         SB_DFF     D       ctr_s[15]     83.228       77.425
ctr[14]          clk12         SB_DFF     D       ctr_s[14]     83.228       77.565
ctr[13]          clk12         SB_DFF     D       ctr_s[13]     83.228       77.705
ctr[12]          clk12         SB_DFF     D       ctr_s[12]     83.228       77.846
ctr[11]          clk12         SB_DFF     D       ctr_s[11]     83.228       77.986
===================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     75.564

    Number of logic level(s):                3
    Starting point:                          ctr[16] / Q
    Ending point:                            p_hLED_cl[0] / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
ctr[16]                SB_DFF      Q        Out     0.540     0.540       -         
ctr[16]                Net         -        -       1.599     -           3         
p_hLED_cl_RNO_3[0]     SB_LUT4     I0       In      -         2.139       -         
p_hLED_cl_RNO_3[0]     SB_LUT4     O        Out     0.449     2.588       -         
p_hLED13_10            Net         -        -       1.371     -           1         
p_hLED_cl_RNO_2[0]     SB_LUT4     I0       In      -         3.959       -         
p_hLED_cl_RNO_2[0]     SB_LUT4     O        Out     0.449     4.408       -         
p_hLED13_17            Net         -        -       1.371     -           1         
p_hLED_cl_RNO[0]       SB_LUT4     I2       In      -         5.779       -         
p_hLED_cl_RNO[0]       SB_LUT4     O        Out     0.379     6.157       -         
p_hLED_cl              Net         -        -       1.507     -           1         
p_hLED_cl[0]           SB_DFF      D        In      -         7.664       -         
====================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.921(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        19 uses
SB_DFF          21 uses
SB_LUT4         27 uses

I/O ports: 28
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (1%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 27 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 27 = 27 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 18:33:14 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin highSide doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin lowSide doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal p_hLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[11]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[14]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[12]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[10]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[13]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	27
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	28
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	28/1280
    PLBs                        :	5/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.7 (sec)

Final Design Statistics
    Number of LUTs      	:	28
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	28/1280
    PLBs                        :	6/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 208.79 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 33
used logic cells: 28
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 33
used logic cells: 28
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 49 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 18:34:14 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":13:1:13:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 1 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 2 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 3 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 4 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 5 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 6 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 7 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 8 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 9 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 10 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 11 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 12 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 13 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 14 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 1 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 2 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 3 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 4 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 5 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 6 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 7 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 8 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 9 of p_vLED
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_vLED[0] is always 1.
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|*Output p_hLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|*Output p_vLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:34:14 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:34:14 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:34:14 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:34:15 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 18:34:15 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@W: BN132 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Removing sequential instance p_vLED_cl[0] because it is equivalent to instance p_hLED_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1 (in view: work.top(verilog)) on net p_hLED[14] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_2 (in view: work.top(verilog)) on net p_hLED[13] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_3 (in view: work.top(verilog)) on net p_hLED[12] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_4 (in view: work.top(verilog)) on net p_hLED[11] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_5 (in view: work.top(verilog)) on net p_hLED[10] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_6 (in view: work.top(verilog)) on net p_hLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_7 (in view: work.top(verilog)) on net p_hLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_8 (in view: work.top(verilog)) on net p_hLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_9 (in view: work.top(verilog)) on net p_hLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_10 (in view: work.top(verilog)) on net p_hLED[5] (in view: work.top(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     21   
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 18:34:16 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 18:34:16 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1 (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_2 (in view: work.top(verilog)) on net p_vLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_3 (in view: work.top(verilog)) on net p_vLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_4 (in view: work.top(verilog)) on net p_vLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_5 (in view: work.top(verilog)) on net p_vLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_6 (in view: work.top(verilog)) on net p_vLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_7 (in view: work.top(verilog)) on net p_vLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_8 (in view: work.top(verilog)) on net p_vLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_9 (in view: work.top(verilog)) on net p_vLED[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1 (in view: work.top(verilog)) on net p_hLED[14] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|User-specified initial value defined for instance ctr[19:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Found counter in view:work.top(verilog) instance ctr[19:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    78.86ns		  27 /        21
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               21         p_hLED_cl[0]   
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 18:34:17 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 75.564

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      128.7 MHz     83.333        7.769         75.564     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      75.564  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                     Arrival           
Instance     Reference     Type       Pin     Net         Time        Slack 
             Clock                                                          
----------------------------------------------------------------------------
ctr[16]      clk12         SB_DFF     Q       ctr[16]     0.540       75.564
ctr[0]       clk12         SB_DFF     Q       ctr[0]      0.540       75.613
ctr[17]      clk12         SB_DFF     Q       ctr[17]     0.540       75.613
ctr[12]      clk12         SB_DFF     Q       ctr[12]     0.540       75.634
ctr[18]      clk12         SB_DFF     Q       ctr[18]     0.540       75.634
ctr[1]       clk12         SB_DFF     Q       ctr[1]      0.540       75.662
ctr[2]       clk12         SB_DFF     Q       ctr[2]      0.540       75.683
ctr[13]      clk12         SB_DFF     Q       ctr[13]     0.540       75.683
ctr[19]      clk12         SB_DFF     Q       ctr[19]     0.540       75.697
ctr[14]      clk12         SB_DFF     Q       ctr[14]     0.540       75.704
============================================================================


Ending Points with Worst Slack
******************************

                 Starting                                       Required           
Instance         Reference     Type       Pin     Net           Time         Slack 
                 Clock                                                             
-----------------------------------------------------------------------------------
p_hLED_cl[0]     clk12         SB_DFF     D       p_hLED_cl     83.228       75.564
ctr[19]          clk12         SB_DFF     D       ctr_s[19]     83.228       76.864
ctr[18]          clk12         SB_DFF     D       ctr_s[18]     83.228       77.004
ctr[17]          clk12         SB_DFF     D       ctr_s[17]     83.228       77.144
ctr[16]          clk12         SB_DFF     D       ctr_s[16]     83.228       77.285
ctr[15]          clk12         SB_DFF     D       ctr_s[15]     83.228       77.425
ctr[14]          clk12         SB_DFF     D       ctr_s[14]     83.228       77.565
ctr[13]          clk12         SB_DFF     D       ctr_s[13]     83.228       77.705
ctr[12]          clk12         SB_DFF     D       ctr_s[12]     83.228       77.846
ctr[11]          clk12         SB_DFF     D       ctr_s[11]     83.228       77.986
===================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     75.564

    Number of logic level(s):                3
    Starting point:                          ctr[16] / Q
    Ending point:                            p_hLED_cl[0] / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
ctr[16]                SB_DFF      Q        Out     0.540     0.540       -         
ctr[16]                Net         -        -       1.599     -           3         
p_hLED_cl_RNO_3[0]     SB_LUT4     I0       In      -         2.139       -         
p_hLED_cl_RNO_3[0]     SB_LUT4     O        Out     0.449     2.588       -         
p_hLED13_10            Net         -        -       1.371     -           1         
p_hLED_cl_RNO_2[0]     SB_LUT4     I0       In      -         3.959       -         
p_hLED_cl_RNO_2[0]     SB_LUT4     O        Out     0.449     4.408       -         
p_hLED13_17            Net         -        -       1.371     -           1         
p_hLED_cl_RNO[0]       SB_LUT4     I2       In      -         5.779       -         
p_hLED_cl_RNO[0]       SB_LUT4     O        Out     0.379     6.157       -         
p_hLED_cl              Net         -        -       1.507     -           1         
p_hLED_cl[0]           SB_DFF      D        In      -         7.664       -         
====================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.921(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        19 uses
SB_DFF          21 uses
SB_LUT4         27 uses

I/O ports: 28
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (1%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 27 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 27 = 27 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 18:34:17 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin highSide doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin lowSide doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal p_hLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[11]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[14]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[12]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[10]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[13]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	27
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	28
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	28/1280
    PLBs                        :	5/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.9 (sec)

Final Design Statistics
    Number of LUTs      	:	28
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	28/1280
    PLBs                        :	6/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 208.79 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 28
used logic cells: 28
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 28
used logic cells: 28
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 49 
I1212: Iteration  1 :    15 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 18:37:40 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":13:1:13:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|Object p_hLED is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|Object p_vLED is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Pruning unused register ctr[19:0]. Make sure that there are no unused intermediate registers.
@A: CL153 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|*Unassigned bits of p_hLED[14:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|*Unassigned bits of p_vLED[9:0] are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":4:11:4:17|Input p_clk12 is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:37:40 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:37:40 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:37:40 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:37:42 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 18:37:42 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     0    
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 18:37:42 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 18:37:42 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 18:37:43 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group    
-----------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      NA            83.333        NA            NA        declared     group_8_3
===========================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_LUT4         0 uses

I/O ports: 28
I/O primitives: 25
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 18:37:43 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 18:38:11 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":13:1:13:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|Object p_hLED is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|Object p_vLED is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Pruning unused register ctr[19:0]. Make sure that there are no unused intermediate registers.
@A: CL153 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|*Unassigned bits of p_hLED[14:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|*Unassigned bits of p_vLED[9:0] are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":4:11:4:17|Input p_clk12 is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:38:11 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:38:11 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:38:11 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:38:12 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 18:38:12 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     0    
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 18:38:13 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 18:38:13 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 18:38:14 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group    
-----------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      NA            83.333        NA            NA        declared     group_8_3
===========================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_LUT4         0 uses

I/O ports: 28
I/O primitives: 25
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 18:38:14 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin highSide doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin lowSide doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for p_clk12, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	25/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	25/96
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 18:44:15 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":13:1:13:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|Object p_hLED is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|Object p_vLED is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Pruning unused register ctr[19:0]. Make sure that there are no unused intermediate registers.
@A: CL153 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|*Unassigned bits of p_hLED[14:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|*Unassigned bits of p_vLED[9:0] are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":4:11:4:17|Input p_clk12 is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:44:15 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:44:15 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:44:15 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:44:16 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 18:44:16 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     0    
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 18:44:17 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 18:44:17 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 18:44:18 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group    
-----------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      NA            83.333        NA            NA        declared     group_8_3
===========================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_LUT4         0 uses

I/O ports: 28
I/O primitives: 25
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 18:44:18 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin highSide doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin lowSide doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for p_clk12, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	25/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	25/96
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 18:46:26 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":13:1:13:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|Object p_hLED is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|Object p_vLED is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Pruning unused register ctr[19:0]. Make sure that there are no unused intermediate registers.
@A: CL153 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|*Unassigned bits of p_hLED[14:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|*Unassigned bits of p_vLED[9:0] are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":4:11:4:17|Input p_clk12 is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:46:26 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:46:26 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:46:26 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:46:28 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 18:46:28 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     0    
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 18:46:28 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 18:46:28 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 18:46:29 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group    
-----------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      NA            83.333        NA            NA        declared     group_8_3
===========================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_LUT4         0 uses

I/O ports: 28
I/O primitives: 25
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 18:46:29 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 18:46:43 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":13:1:13:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 1 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 2 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 3 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 4 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 5 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 6 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 7 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 8 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 9 of p_vLED
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED[3] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED[2] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED[1] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED[0] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_vLED[0] is always 1.
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|*Output p_vLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:46:43 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:46:44 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:46:44 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:46:45 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 18:46:45 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_9 (in view: work.top(verilog)) on net p_vLED[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_8 (in view: work.top(verilog)) on net p_vLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_7 (in view: work.top(verilog)) on net p_vLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_6 (in view: work.top(verilog)) on net p_vLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_5 (in view: work.top(verilog)) on net p_vLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_4 (in view: work.top(verilog)) on net p_vLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_3 (in view: work.top(verilog)) on net p_vLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_2 (in view: work.top(verilog)) on net p_vLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1 (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     26   
======================================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1 (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 18:46:45 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 18:46:45 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1 (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_2 (in view: work.top(verilog)) on net p_vLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_3 (in view: work.top(verilog)) on net p_vLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_4 (in view: work.top(verilog)) on net p_vLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_5 (in view: work.top(verilog)) on net p_vLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_6 (in view: work.top(verilog)) on net p_vLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_7 (in view: work.top(verilog)) on net p_vLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_8 (in view: work.top(verilog)) on net p_vLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_9 (in view: work.top(verilog)) on net p_vLED[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|User-specified initial value defined for instance hIndex[1:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|User-specified initial value defined for instance ctr[19:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Found counter in view:work.top(verilog) instance ctr[19:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Removing sequential instance hIndex[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Removing sequential instance hIndex[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Removing sequential instance p_hLED_cl[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Removing sequential instance p_hLED_cl_3[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Removing sequential instance p_hLED_cl_2[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Removing sequential instance p_hLED_cl_1[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    78.21ns		  26 /        24
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance    
----------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               24         p_hLED_cl_rep0_i[0]
==============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 18:46:46 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 75.802

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      132.8 MHz     83.333        7.531         75.802     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      75.802  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                     Arrival           
Instance     Reference     Type       Pin     Net         Time        Slack 
             Clock                                                          
----------------------------------------------------------------------------
ctr[6]       clk12         SB_DFF     Q       ctr[6]      0.540       75.802
ctr[7]       clk12         SB_DFF     Q       ctr[7]      0.540       75.851
ctr[8]       clk12         SB_DFF     Q       ctr[8]      0.540       75.865
ctr[9]       clk12         SB_DFF     Q       ctr[9]      0.540       75.914
ctr[10]      clk12         SB_DFF     Q       ctr[10]     0.540       75.935
ctr[11]      clk12         SB_DFF     Q       ctr[11]     0.540       75.998
ctr[0]       clk12         SB_DFF     Q       ctr[0]      0.540       76.864
ctr[1]       clk12         SB_DFF     Q       ctr[1]      0.540       77.004
ctr[2]       clk12         SB_DFF     Q       ctr[2]      0.540       77.144
ctr[3]       clk12         SB_DFF     Q       ctr[3]      0.540       77.285
============================================================================


Ending Points with Worst Slack
******************************

                          Starting                                        Required           
Instance                  Reference     Type        Pin     Net           Time         Slack 
                          Clock                                                              
---------------------------------------------------------------------------------------------
p_hLED_cl_1_rep0_i[0]     clk12         SB_DFFE     E       p_vLED6       83.333       75.802
p_hLED_cl_2_rep0_i[0]     clk12         SB_DFFE     E       p_vLED6       83.333       75.802
p_hLED_cl_3_rep0_i[0]     clk12         SB_DFFE     E       p_vLED6       83.333       75.802
p_hLED_cl_rep0_i[0]       clk12         SB_DFFE     E       p_vLED6       83.333       75.802
ctr[19]                   clk12         SB_DFF      D       ctr_s[19]     83.228       76.864
ctr[18]                   clk12         SB_DFF      D       ctr_s[18]     83.228       77.004
ctr[17]                   clk12         SB_DFF      D       ctr_s[17]     83.228       77.144
ctr[16]                   clk12         SB_DFF      D       ctr_s[16]     83.228       77.285
ctr[15]                   clk12         SB_DFF      D       ctr_s[15]     83.228       77.425
ctr[14]                   clk12         SB_DFF      D       ctr_s[14]     83.228       77.565
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.333

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     75.802

    Number of logic level(s):                3
    Starting point:                          ctr[6] / Q
    Ending point:                            p_hLED_cl_1_rep0_i[0] / E
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
ctr[6]                    SB_DFF      Q        Out     0.540     0.540       -         
ctr[6]                    Net         -        -       1.599     -           3         
ctr_RNIF6F7[6]            SB_LUT4     I0       In      -         2.139       -         
ctr_RNIF6F7[6]            SB_LUT4     O        Out     0.449     2.588       -         
p_vLED6_5                 Net         -        -       1.371     -           1         
ctr_RNIISKC1[4]           SB_LUT4     I2       In      -         3.959       -         
ctr_RNIISKC1[4]           SB_LUT4     O        Out     0.379     4.338       -         
p_vLED6_16                Net         -        -       1.371     -           1         
ctr_RNIO2HK4[0]           SB_LUT4     I3       In      -         5.708       -         
ctr_RNIO2HK4[0]           SB_LUT4     O        Out     0.316     6.024       -         
p_vLED6                   Net         -        -       1.507     -           4         
p_hLED_cl_1_rep0_i[0]     SB_DFFE     E        In      -         7.531       -         
=======================================================================================
Total path delay (propagation time + setup) of 7.531 is 1.683(22.3%) logic and 5.848(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        19 uses
SB_DFF          20 uses
SB_DFFE         4 uses
SB_LUT4         31 uses

I/O ports: 28
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (1%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 31 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 31 = 31 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 18:46:46 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin highSide doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin lowSide doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal p_vLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_cl_rep0_i[0]:D is driven by non-default constant value VCC
Warning: The terminal p_hLED_cl_1_rep0_i[0]:D is driven by non-default constant value VCC
Warning: The terminal p_hLED_cl_2_rep0_i[0]:D is driven by non-default constant value VCC
Warning: The terminal p_hLED_cl_3_rep0_i[0]:D is driven by non-default constant value VCC

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	31
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	36
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	5
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	12
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	36/1280
    PLBs                        :	6/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.8 (sec)

Final Design Statistics
    Number of LUTs      	:	36
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	36/1280
    PLBs                        :	10/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 208.79 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 54
used logic cells: 36
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 54
used logic cells: 36
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 57 
I1212: Iteration  1 :     7 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 18:51:20 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":13:1:13:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 1 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 2 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 3 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 4 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 5 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 6 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 7 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 8 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 9 of p_vLED
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED[3] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED[2] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED[1] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED[0] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_vLED[0] is always 1.
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|*Output p_vLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:51:20 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:51:20 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:51:20 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:51:21 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 18:51:22 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_9 (in view: work.top(verilog)) on net p_vLED[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_8 (in view: work.top(verilog)) on net p_vLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_7 (in view: work.top(verilog)) on net p_vLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_6 (in view: work.top(verilog)) on net p_vLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_5 (in view: work.top(verilog)) on net p_vLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_4 (in view: work.top(verilog)) on net p_vLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_3 (in view: work.top(verilog)) on net p_vLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_2 (in view: work.top(verilog)) on net p_vLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1 (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     26   
======================================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1 (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 18:51:22 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 18:51:22 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1 (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_2 (in view: work.top(verilog)) on net p_vLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_3 (in view: work.top(verilog)) on net p_vLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_4 (in view: work.top(verilog)) on net p_vLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_5 (in view: work.top(verilog)) on net p_vLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_6 (in view: work.top(verilog)) on net p_vLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_7 (in view: work.top(verilog)) on net p_vLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_8 (in view: work.top(verilog)) on net p_vLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_9 (in view: work.top(verilog)) on net p_vLED[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|User-specified initial value defined for instance hIndex[1:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|User-specified initial value defined for instance ctr[19:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Found counter in view:work.top(verilog) instance ctr[19:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Removing sequential instance hIndex[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Removing sequential instance hIndex[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Removing sequential instance p_hLED_cl[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Removing sequential instance p_hLED_cl_3[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Removing sequential instance p_hLED_cl_2[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Removing sequential instance p_hLED_cl_1[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    78.21ns		  26 /        24
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance    
----------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               24         p_hLED_cl_rep0_i[0]
==============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 18:51:23 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 75.802

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      132.8 MHz     83.333        7.531         75.802     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      75.802  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                     Arrival           
Instance     Reference     Type       Pin     Net         Time        Slack 
             Clock                                                          
----------------------------------------------------------------------------
ctr[6]       clk12         SB_DFF     Q       ctr[6]      0.540       75.802
ctr[7]       clk12         SB_DFF     Q       ctr[7]      0.540       75.851
ctr[8]       clk12         SB_DFF     Q       ctr[8]      0.540       75.865
ctr[9]       clk12         SB_DFF     Q       ctr[9]      0.540       75.914
ctr[10]      clk12         SB_DFF     Q       ctr[10]     0.540       75.935
ctr[11]      clk12         SB_DFF     Q       ctr[11]     0.540       75.998
ctr[0]       clk12         SB_DFF     Q       ctr[0]      0.540       76.864
ctr[1]       clk12         SB_DFF     Q       ctr[1]      0.540       77.004
ctr[2]       clk12         SB_DFF     Q       ctr[2]      0.540       77.144
ctr[3]       clk12         SB_DFF     Q       ctr[3]      0.540       77.285
============================================================================


Ending Points with Worst Slack
******************************

                          Starting                                        Required           
Instance                  Reference     Type        Pin     Net           Time         Slack 
                          Clock                                                              
---------------------------------------------------------------------------------------------
p_hLED_cl_1_rep0_i[0]     clk12         SB_DFFE     E       p_vLED6       83.333       75.802
p_hLED_cl_2_rep0_i[0]     clk12         SB_DFFE     E       p_vLED6       83.333       75.802
p_hLED_cl_3_rep0_i[0]     clk12         SB_DFFE     E       p_vLED6       83.333       75.802
p_hLED_cl_rep0_i[0]       clk12         SB_DFFE     E       p_vLED6       83.333       75.802
ctr[19]                   clk12         SB_DFF      D       ctr_s[19]     83.228       76.864
ctr[18]                   clk12         SB_DFF      D       ctr_s[18]     83.228       77.004
ctr[17]                   clk12         SB_DFF      D       ctr_s[17]     83.228       77.144
ctr[16]                   clk12         SB_DFF      D       ctr_s[16]     83.228       77.285
ctr[15]                   clk12         SB_DFF      D       ctr_s[15]     83.228       77.425
ctr[14]                   clk12         SB_DFF      D       ctr_s[14]     83.228       77.565
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.333

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     75.802

    Number of logic level(s):                3
    Starting point:                          ctr[6] / Q
    Ending point:                            p_hLED_cl_1_rep0_i[0] / E
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
ctr[6]                    SB_DFF      Q        Out     0.540     0.540       -         
ctr[6]                    Net         -        -       1.599     -           3         
ctr_RNIF6F7[6]            SB_LUT4     I0       In      -         2.139       -         
ctr_RNIF6F7[6]            SB_LUT4     O        Out     0.449     2.588       -         
p_vLED6_5                 Net         -        -       1.371     -           1         
ctr_RNIISKC1[4]           SB_LUT4     I2       In      -         3.959       -         
ctr_RNIISKC1[4]           SB_LUT4     O        Out     0.379     4.338       -         
p_vLED6_16                Net         -        -       1.371     -           1         
ctr_RNIO2HK4[0]           SB_LUT4     I3       In      -         5.708       -         
ctr_RNIO2HK4[0]           SB_LUT4     O        Out     0.316     6.024       -         
p_vLED6                   Net         -        -       1.507     -           4         
p_hLED_cl_1_rep0_i[0]     SB_DFFE     E        In      -         7.531       -         
=======================================================================================
Total path delay (propagation time + setup) of 7.531 is 1.683(22.3%) logic and 5.848(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        19 uses
SB_DFF          20 uses
SB_DFFE         4 uses
SB_LUT4         31 uses

I/O ports: 28
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (1%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 31 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 31 = 31 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 18:51:23 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin highSide doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin lowSide doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal p_vLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_cl_rep0_i[0]:D is driven by non-default constant value VCC
Warning: The terminal p_hLED_cl_1_rep0_i[0]:D is driven by non-default constant value VCC
Warning: The terminal p_hLED_cl_2_rep0_i[0]:D is driven by non-default constant value VCC
Warning: The terminal p_hLED_cl_3_rep0_i[0]:D is driven by non-default constant value VCC

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	31
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	36
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	5
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	12
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	36/1280
    PLBs                        :	6/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.9 (sec)

Final Design Statistics
    Number of LUTs      	:	36
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	36/1280
    PLBs                        :	10/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 208.79 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 54
used logic cells: 36
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 54
used logic cells: 36
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 57 
I1212: Iteration  1 :     7 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 18:53:15 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":13:1:13:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 1 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 2 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 3 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 4 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 5 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 6 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 7 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 8 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 9 of p_vLED
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Removing register 'hIndex' because it is only assigned 0 or its original value.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_vLED[0] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED[0] is always 0.
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|*Output p_vLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:53:15 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:53:15 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:53:15 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:53:17 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 18:53:17 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1[1] (in view: work.top(verilog)) on net p_hLED[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1[2] (in view: work.top(verilog)) on net p_hLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1[3] (in view: work.top(verilog)) on net p_hLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1 (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_2 (in view: work.top(verilog)) on net p_vLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_3 (in view: work.top(verilog)) on net p_vLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_4 (in view: work.top(verilog)) on net p_vLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_5 (in view: work.top(verilog)) on net p_vLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_6 (in view: work.top(verilog)) on net p_vLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_7 (in view: work.top(verilog)) on net p_vLED[3] (in view: work.top(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     21   
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 18:53:17 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 18:53:17 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1 (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_2 (in view: work.top(verilog)) on net p_vLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_3 (in view: work.top(verilog)) on net p_vLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_4 (in view: work.top(verilog)) on net p_vLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_5 (in view: work.top(verilog)) on net p_vLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_6 (in view: work.top(verilog)) on net p_vLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_7 (in view: work.top(verilog)) on net p_vLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_8 (in view: work.top(verilog)) on net p_vLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_9 (in view: work.top(verilog)) on net p_vLED[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1[1] (in view: work.top(verilog)) on net p_hLED[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|User-specified initial value defined for instance ctr[19:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Found counter in view:work.top(verilog) instance ctr[19:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Removing sequential instance p_hLED_cl[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    79.63ns		  19 /        20
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               20         ctr[0]         
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 18:53:18 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 76.864

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      154.6 MHz     83.333        6.469         76.864     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      76.864  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                    Arrival           
Instance     Reference     Type       Pin     Net        Time        Slack 
             Clock                                                         
---------------------------------------------------------------------------
ctr[0]       clk12         SB_DFF     Q       ctr[0]     0.540       76.864
ctr[1]       clk12         SB_DFF     Q       ctr[1]     0.540       77.004
ctr[2]       clk12         SB_DFF     Q       ctr[2]     0.540       77.144
ctr[3]       clk12         SB_DFF     Q       ctr[3]     0.540       77.285
ctr[4]       clk12         SB_DFF     Q       ctr[4]     0.540       77.425
ctr[5]       clk12         SB_DFF     Q       ctr[5]     0.540       77.565
ctr[6]       clk12         SB_DFF     Q       ctr[6]     0.540       77.705
ctr[7]       clk12         SB_DFF     Q       ctr[7]     0.540       77.846
ctr[8]       clk12         SB_DFF     Q       ctr[8]     0.540       77.986
ctr[9]       clk12         SB_DFF     Q       ctr[9]     0.540       78.126
===========================================================================


Ending Points with Worst Slack
******************************

             Starting                                       Required           
Instance     Reference     Type       Pin     Net           Time         Slack 
             Clock                                                             
-------------------------------------------------------------------------------
ctr[19]      clk12         SB_DFF     D       ctr_s[19]     83.228       76.864
ctr[18]      clk12         SB_DFF     D       ctr_s[18]     83.228       77.004
ctr[17]      clk12         SB_DFF     D       ctr_s[17]     83.228       77.144
ctr[16]      clk12         SB_DFF     D       ctr_s[16]     83.228       77.285
ctr[15]      clk12         SB_DFF     D       ctr_s[15]     83.228       77.425
ctr[14]      clk12         SB_DFF     D       ctr_s[14]     83.228       77.565
ctr[13]      clk12         SB_DFF     D       ctr_s[13]     83.228       77.705
ctr[12]      clk12         SB_DFF     D       ctr_s[12]     83.228       77.846
ctr[11]      clk12         SB_DFF     D       ctr_s[11]     83.228       77.986
ctr[10]      clk12         SB_DFF     D       ctr_s[10]     83.228       78.126
===============================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      6.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     76.864

    Number of logic level(s):                20
    Starting point:                          ctr[0] / Q
    Ending point:                            ctr[19] / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
ctr[0]             SB_DFF       Q        Out     0.540     0.540       -         
ctr[0]             Net          -        -       0.834     -           2         
ctr_cry_c[0]       SB_CARRY     I0       In      -         1.374       -         
ctr_cry_c[0]       SB_CARRY     CO       Out     0.258     1.632       -         
ctr_cry[0]         Net          -        -       0.014     -           2         
ctr_cry_c[1]       SB_CARRY     CI       In      -         1.646       -         
ctr_cry_c[1]       SB_CARRY     CO       Out     0.126     1.772       -         
ctr_cry[1]         Net          -        -       0.014     -           2         
ctr_cry_c[2]       SB_CARRY     CI       In      -         1.786       -         
ctr_cry_c[2]       SB_CARRY     CO       Out     0.126     1.912       -         
ctr_cry[2]         Net          -        -       0.014     -           2         
ctr_cry_c[3]       SB_CARRY     CI       In      -         1.926       -         
ctr_cry_c[3]       SB_CARRY     CO       Out     0.126     2.052       -         
ctr_cry[3]         Net          -        -       0.014     -           2         
ctr_cry_c[4]       SB_CARRY     CI       In      -         2.066       -         
ctr_cry_c[4]       SB_CARRY     CO       Out     0.126     2.192       -         
ctr_cry[4]         Net          -        -       0.014     -           2         
ctr_cry_c[5]       SB_CARRY     CI       In      -         2.206       -         
ctr_cry_c[5]       SB_CARRY     CO       Out     0.126     2.333       -         
ctr_cry[5]         Net          -        -       0.014     -           2         
ctr_cry_c[6]       SB_CARRY     CI       In      -         2.346       -         
ctr_cry_c[6]       SB_CARRY     CO       Out     0.126     2.473       -         
ctr_cry[6]         Net          -        -       0.014     -           2         
ctr_cry_c[7]       SB_CARRY     CI       In      -         2.487       -         
ctr_cry_c[7]       SB_CARRY     CO       Out     0.126     2.613       -         
ctr_cry[7]         Net          -        -       0.014     -           2         
ctr_cry_c[8]       SB_CARRY     CI       In      -         2.627       -         
ctr_cry_c[8]       SB_CARRY     CO       Out     0.126     2.753       -         
ctr_cry[8]         Net          -        -       0.014     -           2         
ctr_cry_c[9]       SB_CARRY     CI       In      -         2.767       -         
ctr_cry_c[9]       SB_CARRY     CO       Out     0.126     2.893       -         
ctr_cry[9]         Net          -        -       0.014     -           2         
ctr_cry_c[10]      SB_CARRY     CI       In      -         2.907       -         
ctr_cry_c[10]      SB_CARRY     CO       Out     0.126     3.034       -         
ctr_cry[10]        Net          -        -       0.014     -           2         
ctr_cry_c[11]      SB_CARRY     CI       In      -         3.047       -         
ctr_cry_c[11]      SB_CARRY     CO       Out     0.126     3.174       -         
ctr_cry[11]        Net          -        -       0.014     -           2         
ctr_cry_c[12]      SB_CARRY     CI       In      -         3.188       -         
ctr_cry_c[12]      SB_CARRY     CO       Out     0.126     3.314       -         
ctr_cry[12]        Net          -        -       0.014     -           2         
ctr_cry_c[13]      SB_CARRY     CI       In      -         3.328       -         
ctr_cry_c[13]      SB_CARRY     CO       Out     0.126     3.454       -         
ctr_cry[13]        Net          -        -       0.014     -           2         
ctr_cry_c[14]      SB_CARRY     CI       In      -         3.468       -         
ctr_cry_c[14]      SB_CARRY     CO       Out     0.126     3.594       -         
ctr_cry[14]        Net          -        -       0.014     -           2         
ctr_cry_c[15]      SB_CARRY     CI       In      -         3.608       -         
ctr_cry_c[15]      SB_CARRY     CO       Out     0.126     3.735       -         
ctr_cry[15]        Net          -        -       0.014     -           2         
ctr_cry_c[16]      SB_CARRY     CI       In      -         3.748       -         
ctr_cry_c[16]      SB_CARRY     CO       Out     0.126     3.875       -         
ctr_cry[16]        Net          -        -       0.014     -           2         
ctr_cry_c[17]      SB_CARRY     CI       In      -         3.889       -         
ctr_cry_c[17]      SB_CARRY     CO       Out     0.126     4.015       -         
ctr_cry[17]        Net          -        -       0.014     -           2         
ctr_cry_c[18]      SB_CARRY     CI       In      -         4.029       -         
ctr_cry_c[18]      SB_CARRY     CO       Out     0.126     4.155       -         
ctr_cry[18]        Net          -        -       0.386     -           1         
ctr_RNO[19]        SB_LUT4      I3       In      -         4.541       -         
ctr_RNO[19]        SB_LUT4      O        Out     0.316     4.857       -         
ctr_s[19]          Net          -        -       1.507     -           1         
ctr[19]            SB_DFF       D        In      -         6.364       -         
=================================================================================
Total path delay (propagation time + setup) of 6.469 is 3.490(53.9%) logic and 2.979(46.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        19 uses
SB_DFF          20 uses
SB_LUT4         20 uses

I/O ports: 28
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   20 (1%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 20 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 20 = 20 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 18:53:18 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin highSide doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin lowSide doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal p_hLED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	20
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	21
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	21/1280
    PLBs                        :	4/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.1 (sec)

Final Design Statistics
    Number of LUTs      	:	21
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	21/1280
    PLBs                        :	4/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 208.79 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 0.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3
used logic cells: 21
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3
used logic cells: 21
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 42 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 18:55:27 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":13:1:13:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 1 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 2 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 3 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 4 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 5 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 6 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 7 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 8 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 9 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 10 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 11 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 12 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 13 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 14 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 1 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 2 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 3 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 4 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 5 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 6 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 7 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 8 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 9 of p_vLED
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_vLED[0] is always 1.
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|*Output p_hLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|*Output p_vLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:55:28 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:55:28 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:55:28 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:55:29 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 18:55:29 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1 (in view: work.top(verilog)) on net p_hLED[14] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_2 (in view: work.top(verilog)) on net p_hLED[13] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_3 (in view: work.top(verilog)) on net p_hLED[12] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_4 (in view: work.top(verilog)) on net p_hLED[11] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_5 (in view: work.top(verilog)) on net p_hLED[10] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_6 (in view: work.top(verilog)) on net p_hLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_7 (in view: work.top(verilog)) on net p_hLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_8 (in view: work.top(verilog)) on net p_hLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_9 (in view: work.top(verilog)) on net p_hLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_10 (in view: work.top(verilog)) on net p_hLED[5] (in view: work.top(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     21   
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 18:55:29 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 18:55:30 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1 (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_2 (in view: work.top(verilog)) on net p_vLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_3 (in view: work.top(verilog)) on net p_vLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_4 (in view: work.top(verilog)) on net p_vLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_5 (in view: work.top(verilog)) on net p_vLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_6 (in view: work.top(verilog)) on net p_vLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_7 (in view: work.top(verilog)) on net p_vLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_8 (in view: work.top(verilog)) on net p_vLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_9 (in view: work.top(verilog)) on net p_vLED[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1 (in view: work.top(verilog)) on net p_hLED[14] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|User-specified initial value defined for instance ctr[19:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Found counter in view:work.top(verilog) instance ctr[19:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Removing sequential instance p_hLED_cl[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    79.63ns		  19 /        20
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               20         ctr[0]         
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 18:55:30 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 76.864

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      154.6 MHz     83.333        6.469         76.864     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      76.864  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                    Arrival           
Instance     Reference     Type       Pin     Net        Time        Slack 
             Clock                                                         
---------------------------------------------------------------------------
ctr[0]       clk12         SB_DFF     Q       ctr[0]     0.540       76.864
ctr[1]       clk12         SB_DFF     Q       ctr[1]     0.540       77.004
ctr[2]       clk12         SB_DFF     Q       ctr[2]     0.540       77.144
ctr[3]       clk12         SB_DFF     Q       ctr[3]     0.540       77.285
ctr[4]       clk12         SB_DFF     Q       ctr[4]     0.540       77.425
ctr[5]       clk12         SB_DFF     Q       ctr[5]     0.540       77.565
ctr[6]       clk12         SB_DFF     Q       ctr[6]     0.540       77.705
ctr[7]       clk12         SB_DFF     Q       ctr[7]     0.540       77.846
ctr[8]       clk12         SB_DFF     Q       ctr[8]     0.540       77.986
ctr[9]       clk12         SB_DFF     Q       ctr[9]     0.540       78.126
===========================================================================


Ending Points with Worst Slack
******************************

             Starting                                       Required           
Instance     Reference     Type       Pin     Net           Time         Slack 
             Clock                                                             
-------------------------------------------------------------------------------
ctr[19]      clk12         SB_DFF     D       ctr_s[19]     83.228       76.864
ctr[18]      clk12         SB_DFF     D       ctr_s[18]     83.228       77.004
ctr[17]      clk12         SB_DFF     D       ctr_s[17]     83.228       77.144
ctr[16]      clk12         SB_DFF     D       ctr_s[16]     83.228       77.285
ctr[15]      clk12         SB_DFF     D       ctr_s[15]     83.228       77.425
ctr[14]      clk12         SB_DFF     D       ctr_s[14]     83.228       77.565
ctr[13]      clk12         SB_DFF     D       ctr_s[13]     83.228       77.705
ctr[12]      clk12         SB_DFF     D       ctr_s[12]     83.228       77.846
ctr[11]      clk12         SB_DFF     D       ctr_s[11]     83.228       77.986
ctr[10]      clk12         SB_DFF     D       ctr_s[10]     83.228       78.126
===============================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      6.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     76.864

    Number of logic level(s):                20
    Starting point:                          ctr[0] / Q
    Ending point:                            ctr[19] / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
ctr[0]             SB_DFF       Q        Out     0.540     0.540       -         
ctr[0]             Net          -        -       0.834     -           2         
ctr_cry_c[0]       SB_CARRY     I0       In      -         1.374       -         
ctr_cry_c[0]       SB_CARRY     CO       Out     0.258     1.632       -         
ctr_cry[0]         Net          -        -       0.014     -           2         
ctr_cry_c[1]       SB_CARRY     CI       In      -         1.646       -         
ctr_cry_c[1]       SB_CARRY     CO       Out     0.126     1.772       -         
ctr_cry[1]         Net          -        -       0.014     -           2         
ctr_cry_c[2]       SB_CARRY     CI       In      -         1.786       -         
ctr_cry_c[2]       SB_CARRY     CO       Out     0.126     1.912       -         
ctr_cry[2]         Net          -        -       0.014     -           2         
ctr_cry_c[3]       SB_CARRY     CI       In      -         1.926       -         
ctr_cry_c[3]       SB_CARRY     CO       Out     0.126     2.052       -         
ctr_cry[3]         Net          -        -       0.014     -           2         
ctr_cry_c[4]       SB_CARRY     CI       In      -         2.066       -         
ctr_cry_c[4]       SB_CARRY     CO       Out     0.126     2.192       -         
ctr_cry[4]         Net          -        -       0.014     -           2         
ctr_cry_c[5]       SB_CARRY     CI       In      -         2.206       -         
ctr_cry_c[5]       SB_CARRY     CO       Out     0.126     2.333       -         
ctr_cry[5]         Net          -        -       0.014     -           2         
ctr_cry_c[6]       SB_CARRY     CI       In      -         2.346       -         
ctr_cry_c[6]       SB_CARRY     CO       Out     0.126     2.473       -         
ctr_cry[6]         Net          -        -       0.014     -           2         
ctr_cry_c[7]       SB_CARRY     CI       In      -         2.487       -         
ctr_cry_c[7]       SB_CARRY     CO       Out     0.126     2.613       -         
ctr_cry[7]         Net          -        -       0.014     -           2         
ctr_cry_c[8]       SB_CARRY     CI       In      -         2.627       -         
ctr_cry_c[8]       SB_CARRY     CO       Out     0.126     2.753       -         
ctr_cry[8]         Net          -        -       0.014     -           2         
ctr_cry_c[9]       SB_CARRY     CI       In      -         2.767       -         
ctr_cry_c[9]       SB_CARRY     CO       Out     0.126     2.893       -         
ctr_cry[9]         Net          -        -       0.014     -           2         
ctr_cry_c[10]      SB_CARRY     CI       In      -         2.907       -         
ctr_cry_c[10]      SB_CARRY     CO       Out     0.126     3.034       -         
ctr_cry[10]        Net          -        -       0.014     -           2         
ctr_cry_c[11]      SB_CARRY     CI       In      -         3.047       -         
ctr_cry_c[11]      SB_CARRY     CO       Out     0.126     3.174       -         
ctr_cry[11]        Net          -        -       0.014     -           2         
ctr_cry_c[12]      SB_CARRY     CI       In      -         3.188       -         
ctr_cry_c[12]      SB_CARRY     CO       Out     0.126     3.314       -         
ctr_cry[12]        Net          -        -       0.014     -           2         
ctr_cry_c[13]      SB_CARRY     CI       In      -         3.328       -         
ctr_cry_c[13]      SB_CARRY     CO       Out     0.126     3.454       -         
ctr_cry[13]        Net          -        -       0.014     -           2         
ctr_cry_c[14]      SB_CARRY     CI       In      -         3.468       -         
ctr_cry_c[14]      SB_CARRY     CO       Out     0.126     3.594       -         
ctr_cry[14]        Net          -        -       0.014     -           2         
ctr_cry_c[15]      SB_CARRY     CI       In      -         3.608       -         
ctr_cry_c[15]      SB_CARRY     CO       Out     0.126     3.735       -         
ctr_cry[15]        Net          -        -       0.014     -           2         
ctr_cry_c[16]      SB_CARRY     CI       In      -         3.748       -         
ctr_cry_c[16]      SB_CARRY     CO       Out     0.126     3.875       -         
ctr_cry[16]        Net          -        -       0.014     -           2         
ctr_cry_c[17]      SB_CARRY     CI       In      -         3.889       -         
ctr_cry_c[17]      SB_CARRY     CO       Out     0.126     4.015       -         
ctr_cry[17]        Net          -        -       0.014     -           2         
ctr_cry_c[18]      SB_CARRY     CI       In      -         4.029       -         
ctr_cry_c[18]      SB_CARRY     CO       Out     0.126     4.155       -         
ctr_cry[18]        Net          -        -       0.386     -           1         
ctr_RNO[19]        SB_LUT4      I3       In      -         4.541       -         
ctr_RNO[19]        SB_LUT4      O        Out     0.316     4.857       -         
ctr_s[19]          Net          -        -       1.507     -           1         
ctr[19]            SB_DFF       D        In      -         6.364       -         
=================================================================================
Total path delay (propagation time + setup) of 6.469 is 3.490(53.9%) logic and 2.979(46.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        19 uses
SB_DFF          20 uses
SB_LUT4         20 uses

I/O ports: 28
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   20 (1%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 20 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 20 = 20 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 18:55:30 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin highSide doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin lowSide doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal p_hLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[11]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[14]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[12]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[10]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[13]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	20
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	21
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	21/1280
    PLBs                        :	4/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.1 (sec)

Final Design Statistics
    Number of LUTs      	:	21
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	21/1280
    PLBs                        :	4/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 208.79 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 0.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3
used logic cells: 21
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3
used logic cells: 21
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 42 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 18:59:22 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":13:1:13:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 1 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 2 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 3 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 4 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 5 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 6 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 7 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 8 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 9 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 10 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 11 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 12 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 13 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 14 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 1 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 2 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 3 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 4 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 5 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 6 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 7 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 8 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 9 of p_vLED
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_vLED[0] is always 1.
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|*Output p_hLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|*Output p_vLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:59:23 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:59:23 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:59:23 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 18:59:24 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 18:59:24 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1 (in view: work.top(verilog)) on net p_hLED[14] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_2 (in view: work.top(verilog)) on net p_hLED[13] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_3 (in view: work.top(verilog)) on net p_hLED[12] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_4 (in view: work.top(verilog)) on net p_hLED[11] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_5 (in view: work.top(verilog)) on net p_hLED[10] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_6 (in view: work.top(verilog)) on net p_hLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_7 (in view: work.top(verilog)) on net p_hLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_8 (in view: work.top(verilog)) on net p_hLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_9 (in view: work.top(verilog)) on net p_hLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_10 (in view: work.top(verilog)) on net p_hLED[5] (in view: work.top(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     21   
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 18:59:24 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 18:59:25 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1 (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_2 (in view: work.top(verilog)) on net p_vLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_3 (in view: work.top(verilog)) on net p_vLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_4 (in view: work.top(verilog)) on net p_vLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_5 (in view: work.top(verilog)) on net p_vLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_6 (in view: work.top(verilog)) on net p_vLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_7 (in view: work.top(verilog)) on net p_vLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_8 (in view: work.top(verilog)) on net p_vLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_9 (in view: work.top(verilog)) on net p_vLED[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1 (in view: work.top(verilog)) on net p_hLED[14] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|User-specified initial value defined for instance ctr[19:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Found counter in view:work.top(verilog) instance ctr[19:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Removing sequential instance p_hLED_cl[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    79.63ns		  19 /        20
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               20         ctr[0]         
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 18:59:25 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 76.864

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      154.6 MHz     83.333        6.469         76.864     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      76.864  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                    Arrival           
Instance     Reference     Type       Pin     Net        Time        Slack 
             Clock                                                         
---------------------------------------------------------------------------
ctr[0]       clk12         SB_DFF     Q       ctr[0]     0.540       76.864
ctr[1]       clk12         SB_DFF     Q       ctr[1]     0.540       77.004
ctr[2]       clk12         SB_DFF     Q       ctr[2]     0.540       77.144
ctr[3]       clk12         SB_DFF     Q       ctr[3]     0.540       77.285
ctr[4]       clk12         SB_DFF     Q       ctr[4]     0.540       77.425
ctr[5]       clk12         SB_DFF     Q       ctr[5]     0.540       77.565
ctr[6]       clk12         SB_DFF     Q       ctr[6]     0.540       77.705
ctr[7]       clk12         SB_DFF     Q       ctr[7]     0.540       77.846
ctr[8]       clk12         SB_DFF     Q       ctr[8]     0.540       77.986
ctr[9]       clk12         SB_DFF     Q       ctr[9]     0.540       78.126
===========================================================================


Ending Points with Worst Slack
******************************

             Starting                                       Required           
Instance     Reference     Type       Pin     Net           Time         Slack 
             Clock                                                             
-------------------------------------------------------------------------------
ctr[19]      clk12         SB_DFF     D       ctr_s[19]     83.228       76.864
ctr[18]      clk12         SB_DFF     D       ctr_s[18]     83.228       77.004
ctr[17]      clk12         SB_DFF     D       ctr_s[17]     83.228       77.144
ctr[16]      clk12         SB_DFF     D       ctr_s[16]     83.228       77.285
ctr[15]      clk12         SB_DFF     D       ctr_s[15]     83.228       77.425
ctr[14]      clk12         SB_DFF     D       ctr_s[14]     83.228       77.565
ctr[13]      clk12         SB_DFF     D       ctr_s[13]     83.228       77.705
ctr[12]      clk12         SB_DFF     D       ctr_s[12]     83.228       77.846
ctr[11]      clk12         SB_DFF     D       ctr_s[11]     83.228       77.986
ctr[10]      clk12         SB_DFF     D       ctr_s[10]     83.228       78.126
===============================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      6.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     76.864

    Number of logic level(s):                20
    Starting point:                          ctr[0] / Q
    Ending point:                            ctr[19] / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
ctr[0]             SB_DFF       Q        Out     0.540     0.540       -         
ctr[0]             Net          -        -       0.834     -           2         
ctr_cry_c[0]       SB_CARRY     I0       In      -         1.374       -         
ctr_cry_c[0]       SB_CARRY     CO       Out     0.258     1.632       -         
ctr_cry[0]         Net          -        -       0.014     -           2         
ctr_cry_c[1]       SB_CARRY     CI       In      -         1.646       -         
ctr_cry_c[1]       SB_CARRY     CO       Out     0.126     1.772       -         
ctr_cry[1]         Net          -        -       0.014     -           2         
ctr_cry_c[2]       SB_CARRY     CI       In      -         1.786       -         
ctr_cry_c[2]       SB_CARRY     CO       Out     0.126     1.912       -         
ctr_cry[2]         Net          -        -       0.014     -           2         
ctr_cry_c[3]       SB_CARRY     CI       In      -         1.926       -         
ctr_cry_c[3]       SB_CARRY     CO       Out     0.126     2.052       -         
ctr_cry[3]         Net          -        -       0.014     -           2         
ctr_cry_c[4]       SB_CARRY     CI       In      -         2.066       -         
ctr_cry_c[4]       SB_CARRY     CO       Out     0.126     2.192       -         
ctr_cry[4]         Net          -        -       0.014     -           2         
ctr_cry_c[5]       SB_CARRY     CI       In      -         2.206       -         
ctr_cry_c[5]       SB_CARRY     CO       Out     0.126     2.333       -         
ctr_cry[5]         Net          -        -       0.014     -           2         
ctr_cry_c[6]       SB_CARRY     CI       In      -         2.346       -         
ctr_cry_c[6]       SB_CARRY     CO       Out     0.126     2.473       -         
ctr_cry[6]         Net          -        -       0.014     -           2         
ctr_cry_c[7]       SB_CARRY     CI       In      -         2.487       -         
ctr_cry_c[7]       SB_CARRY     CO       Out     0.126     2.613       -         
ctr_cry[7]         Net          -        -       0.014     -           2         
ctr_cry_c[8]       SB_CARRY     CI       In      -         2.627       -         
ctr_cry_c[8]       SB_CARRY     CO       Out     0.126     2.753       -         
ctr_cry[8]         Net          -        -       0.014     -           2         
ctr_cry_c[9]       SB_CARRY     CI       In      -         2.767       -         
ctr_cry_c[9]       SB_CARRY     CO       Out     0.126     2.893       -         
ctr_cry[9]         Net          -        -       0.014     -           2         
ctr_cry_c[10]      SB_CARRY     CI       In      -         2.907       -         
ctr_cry_c[10]      SB_CARRY     CO       Out     0.126     3.034       -         
ctr_cry[10]        Net          -        -       0.014     -           2         
ctr_cry_c[11]      SB_CARRY     CI       In      -         3.047       -         
ctr_cry_c[11]      SB_CARRY     CO       Out     0.126     3.174       -         
ctr_cry[11]        Net          -        -       0.014     -           2         
ctr_cry_c[12]      SB_CARRY     CI       In      -         3.188       -         
ctr_cry_c[12]      SB_CARRY     CO       Out     0.126     3.314       -         
ctr_cry[12]        Net          -        -       0.014     -           2         
ctr_cry_c[13]      SB_CARRY     CI       In      -         3.328       -         
ctr_cry_c[13]      SB_CARRY     CO       Out     0.126     3.454       -         
ctr_cry[13]        Net          -        -       0.014     -           2         
ctr_cry_c[14]      SB_CARRY     CI       In      -         3.468       -         
ctr_cry_c[14]      SB_CARRY     CO       Out     0.126     3.594       -         
ctr_cry[14]        Net          -        -       0.014     -           2         
ctr_cry_c[15]      SB_CARRY     CI       In      -         3.608       -         
ctr_cry_c[15]      SB_CARRY     CO       Out     0.126     3.735       -         
ctr_cry[15]        Net          -        -       0.014     -           2         
ctr_cry_c[16]      SB_CARRY     CI       In      -         3.748       -         
ctr_cry_c[16]      SB_CARRY     CO       Out     0.126     3.875       -         
ctr_cry[16]        Net          -        -       0.014     -           2         
ctr_cry_c[17]      SB_CARRY     CI       In      -         3.889       -         
ctr_cry_c[17]      SB_CARRY     CO       Out     0.126     4.015       -         
ctr_cry[17]        Net          -        -       0.014     -           2         
ctr_cry_c[18]      SB_CARRY     CI       In      -         4.029       -         
ctr_cry_c[18]      SB_CARRY     CO       Out     0.126     4.155       -         
ctr_cry[18]        Net          -        -       0.386     -           1         
ctr_RNO[19]        SB_LUT4      I3       In      -         4.541       -         
ctr_RNO[19]        SB_LUT4      O        Out     0.316     4.857       -         
ctr_s[19]          Net          -        -       1.507     -           1         
ctr[19]            SB_DFF       D        In      -         6.364       -         
=================================================================================
Total path delay (propagation time + setup) of 6.469 is 3.490(53.9%) logic and 2.979(46.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        19 uses
SB_DFF          20 uses
SB_LUT4         20 uses

I/O ports: 28
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   20 (1%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 20 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 20 = 20 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 18:59:25 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin highSide doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin lowSide doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal p_hLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[11]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[14]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[12]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[10]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[13]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	20
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	21
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	21/1280
    PLBs                        :	4/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.1 (sec)

Final Design Statistics
    Number of LUTs      	:	21
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	21/1280
    PLBs                        :	4/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 208.79 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 0.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3
used logic cells: 21
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3
used logic cells: 21
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 42 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal p_hLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[11]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[14]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[12]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[10]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[13]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	20
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	21
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	21/1280
    PLBs                        :	4/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.1 (sec)

Final Design Statistics
    Number of LUTs      	:	21
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	21/1280
    PLBs                        :	4/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 208.79 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 0.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3
used logic cells: 21
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3
used logic cells: 21
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 42 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 19:03:19 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":13:1:13:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 1 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 2 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 3 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 4 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 5 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 6 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 7 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 8 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 9 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 10 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 11 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 12 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 13 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 14 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 1 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 2 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 3 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 4 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 5 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 6 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 7 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 8 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 9 of p_vLED
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_vLED[0] is always 1.
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|*Output p_hLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|*Output p_vLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:03:20 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:03:20 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:03:20 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:03:21 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 19:03:21 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@W: BN132 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Removing sequential instance p_vLED_cl[0] because it is equivalent to instance p_hLED_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1 (in view: work.top(verilog)) on net p_hLED[14] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_2 (in view: work.top(verilog)) on net p_hLED[13] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_3 (in view: work.top(verilog)) on net p_hLED[12] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_4 (in view: work.top(verilog)) on net p_hLED[11] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_5 (in view: work.top(verilog)) on net p_hLED[10] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_6 (in view: work.top(verilog)) on net p_hLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_7 (in view: work.top(verilog)) on net p_hLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_8 (in view: work.top(verilog)) on net p_hLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_9 (in view: work.top(verilog)) on net p_hLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_10 (in view: work.top(verilog)) on net p_hLED[5] (in view: work.top(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     21   
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 19:03:21 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 19:03:22 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1 (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_2 (in view: work.top(verilog)) on net p_vLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_3 (in view: work.top(verilog)) on net p_vLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_4 (in view: work.top(verilog)) on net p_vLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_5 (in view: work.top(verilog)) on net p_vLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_6 (in view: work.top(verilog)) on net p_vLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_7 (in view: work.top(verilog)) on net p_vLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_8 (in view: work.top(verilog)) on net p_vLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_9 (in view: work.top(verilog)) on net p_vLED[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1 (in view: work.top(verilog)) on net p_hLED[14] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|User-specified initial value defined for instance ctr[19:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Found counter in view:work.top(verilog) instance ctr[19:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Removing sequential instance p_hLED_cl[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    79.63ns		  19 /        20
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               20         ctr[0]         
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 19:03:22 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 76.864

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      154.6 MHz     83.333        6.469         76.864     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      76.864  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                    Arrival           
Instance     Reference     Type       Pin     Net        Time        Slack 
             Clock                                                         
---------------------------------------------------------------------------
ctr[0]       clk12         SB_DFF     Q       ctr[0]     0.540       76.864
ctr[1]       clk12         SB_DFF     Q       ctr[1]     0.540       77.004
ctr[2]       clk12         SB_DFF     Q       ctr[2]     0.540       77.144
ctr[3]       clk12         SB_DFF     Q       ctr[3]     0.540       77.285
ctr[4]       clk12         SB_DFF     Q       ctr[4]     0.540       77.425
ctr[5]       clk12         SB_DFF     Q       ctr[5]     0.540       77.565
ctr[6]       clk12         SB_DFF     Q       ctr[6]     0.540       77.705
ctr[7]       clk12         SB_DFF     Q       ctr[7]     0.540       77.846
ctr[8]       clk12         SB_DFF     Q       ctr[8]     0.540       77.986
ctr[9]       clk12         SB_DFF     Q       ctr[9]     0.540       78.126
===========================================================================


Ending Points with Worst Slack
******************************

             Starting                                       Required           
Instance     Reference     Type       Pin     Net           Time         Slack 
             Clock                                                             
-------------------------------------------------------------------------------
ctr[19]      clk12         SB_DFF     D       ctr_s[19]     83.228       76.864
ctr[18]      clk12         SB_DFF     D       ctr_s[18]     83.228       77.004
ctr[17]      clk12         SB_DFF     D       ctr_s[17]     83.228       77.144
ctr[16]      clk12         SB_DFF     D       ctr_s[16]     83.228       77.285
ctr[15]      clk12         SB_DFF     D       ctr_s[15]     83.228       77.425
ctr[14]      clk12         SB_DFF     D       ctr_s[14]     83.228       77.565
ctr[13]      clk12         SB_DFF     D       ctr_s[13]     83.228       77.705
ctr[12]      clk12         SB_DFF     D       ctr_s[12]     83.228       77.846
ctr[11]      clk12         SB_DFF     D       ctr_s[11]     83.228       77.986
ctr[10]      clk12         SB_DFF     D       ctr_s[10]     83.228       78.126
===============================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      6.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     76.864

    Number of logic level(s):                20
    Starting point:                          ctr[0] / Q
    Ending point:                            ctr[19] / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
ctr[0]             SB_DFF       Q        Out     0.540     0.540       -         
ctr[0]             Net          -        -       0.834     -           2         
ctr_cry_c[0]       SB_CARRY     I0       In      -         1.374       -         
ctr_cry_c[0]       SB_CARRY     CO       Out     0.258     1.632       -         
ctr_cry[0]         Net          -        -       0.014     -           2         
ctr_cry_c[1]       SB_CARRY     CI       In      -         1.646       -         
ctr_cry_c[1]       SB_CARRY     CO       Out     0.126     1.772       -         
ctr_cry[1]         Net          -        -       0.014     -           2         
ctr_cry_c[2]       SB_CARRY     CI       In      -         1.786       -         
ctr_cry_c[2]       SB_CARRY     CO       Out     0.126     1.912       -         
ctr_cry[2]         Net          -        -       0.014     -           2         
ctr_cry_c[3]       SB_CARRY     CI       In      -         1.926       -         
ctr_cry_c[3]       SB_CARRY     CO       Out     0.126     2.052       -         
ctr_cry[3]         Net          -        -       0.014     -           2         
ctr_cry_c[4]       SB_CARRY     CI       In      -         2.066       -         
ctr_cry_c[4]       SB_CARRY     CO       Out     0.126     2.192       -         
ctr_cry[4]         Net          -        -       0.014     -           2         
ctr_cry_c[5]       SB_CARRY     CI       In      -         2.206       -         
ctr_cry_c[5]       SB_CARRY     CO       Out     0.126     2.333       -         
ctr_cry[5]         Net          -        -       0.014     -           2         
ctr_cry_c[6]       SB_CARRY     CI       In      -         2.346       -         
ctr_cry_c[6]       SB_CARRY     CO       Out     0.126     2.473       -         
ctr_cry[6]         Net          -        -       0.014     -           2         
ctr_cry_c[7]       SB_CARRY     CI       In      -         2.487       -         
ctr_cry_c[7]       SB_CARRY     CO       Out     0.126     2.613       -         
ctr_cry[7]         Net          -        -       0.014     -           2         
ctr_cry_c[8]       SB_CARRY     CI       In      -         2.627       -         
ctr_cry_c[8]       SB_CARRY     CO       Out     0.126     2.753       -         
ctr_cry[8]         Net          -        -       0.014     -           2         
ctr_cry_c[9]       SB_CARRY     CI       In      -         2.767       -         
ctr_cry_c[9]       SB_CARRY     CO       Out     0.126     2.893       -         
ctr_cry[9]         Net          -        -       0.014     -           2         
ctr_cry_c[10]      SB_CARRY     CI       In      -         2.907       -         
ctr_cry_c[10]      SB_CARRY     CO       Out     0.126     3.034       -         
ctr_cry[10]        Net          -        -       0.014     -           2         
ctr_cry_c[11]      SB_CARRY     CI       In      -         3.047       -         
ctr_cry_c[11]      SB_CARRY     CO       Out     0.126     3.174       -         
ctr_cry[11]        Net          -        -       0.014     -           2         
ctr_cry_c[12]      SB_CARRY     CI       In      -         3.188       -         
ctr_cry_c[12]      SB_CARRY     CO       Out     0.126     3.314       -         
ctr_cry[12]        Net          -        -       0.014     -           2         
ctr_cry_c[13]      SB_CARRY     CI       In      -         3.328       -         
ctr_cry_c[13]      SB_CARRY     CO       Out     0.126     3.454       -         
ctr_cry[13]        Net          -        -       0.014     -           2         
ctr_cry_c[14]      SB_CARRY     CI       In      -         3.468       -         
ctr_cry_c[14]      SB_CARRY     CO       Out     0.126     3.594       -         
ctr_cry[14]        Net          -        -       0.014     -           2         
ctr_cry_c[15]      SB_CARRY     CI       In      -         3.608       -         
ctr_cry_c[15]      SB_CARRY     CO       Out     0.126     3.735       -         
ctr_cry[15]        Net          -        -       0.014     -           2         
ctr_cry_c[16]      SB_CARRY     CI       In      -         3.748       -         
ctr_cry_c[16]      SB_CARRY     CO       Out     0.126     3.875       -         
ctr_cry[16]        Net          -        -       0.014     -           2         
ctr_cry_c[17]      SB_CARRY     CI       In      -         3.889       -         
ctr_cry_c[17]      SB_CARRY     CO       Out     0.126     4.015       -         
ctr_cry[17]        Net          -        -       0.014     -           2         
ctr_cry_c[18]      SB_CARRY     CI       In      -         4.029       -         
ctr_cry_c[18]      SB_CARRY     CO       Out     0.126     4.155       -         
ctr_cry[18]        Net          -        -       0.386     -           1         
ctr_RNO[19]        SB_LUT4      I3       In      -         4.541       -         
ctr_RNO[19]        SB_LUT4      O        Out     0.316     4.857       -         
ctr_s[19]          Net          -        -       1.507     -           1         
ctr[19]            SB_DFF       D        In      -         6.364       -         
=================================================================================
Total path delay (propagation time + setup) of 6.469 is 3.490(53.9%) logic and 2.979(46.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        19 uses
SB_DFF          20 uses
SB_LUT4         20 uses

I/O ports: 28
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   20 (1%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 20 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 20 = 20 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 19:03:23 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal p_hLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[11]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[14]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[12]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[10]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[13]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	20
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	20
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	20/1280
    PLBs                        :	3/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.1 (sec)

Final Design Statistics
    Number of LUTs      	:	20
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	20/1280
    PLBs                        :	3/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 208.79 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 0.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 2
used logic cells: 20
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 2
used logic cells: 20
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 41 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 19:07:00 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":13:1:13:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 1 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 2 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 3 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 4 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 5 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 6 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 7 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 8 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 9 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 10 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 11 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 12 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 13 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 14 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 1 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 2 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 3 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 4 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 5 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 6 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 7 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 8 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 9 of p_vLED
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_vLED[0] is always 1.
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|*Output p_hLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|*Output p_vLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:07:00 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:07:00 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:07:00 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:07:01 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 19:07:01 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@W: BN132 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Removing sequential instance p_vLED_cl[0] because it is equivalent to instance p_hLED_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1 (in view: work.top(verilog)) on net p_hLED[14] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_2 (in view: work.top(verilog)) on net p_hLED[13] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_3 (in view: work.top(verilog)) on net p_hLED[12] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_4 (in view: work.top(verilog)) on net p_hLED[11] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_5 (in view: work.top(verilog)) on net p_hLED[10] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_6 (in view: work.top(verilog)) on net p_hLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_7 (in view: work.top(verilog)) on net p_hLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_8 (in view: work.top(verilog)) on net p_hLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_9 (in view: work.top(verilog)) on net p_hLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_10 (in view: work.top(verilog)) on net p_hLED[5] (in view: work.top(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     21   
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 19:07:02 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 19:07:02 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1 (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_2 (in view: work.top(verilog)) on net p_vLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_3 (in view: work.top(verilog)) on net p_vLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_4 (in view: work.top(verilog)) on net p_vLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_5 (in view: work.top(verilog)) on net p_vLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_6 (in view: work.top(verilog)) on net p_vLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_7 (in view: work.top(verilog)) on net p_vLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_8 (in view: work.top(verilog)) on net p_vLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_9 (in view: work.top(verilog)) on net p_vLED[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1 (in view: work.top(verilog)) on net p_hLED[14] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|User-specified initial value defined for instance ctr[19:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Found counter in view:work.top(verilog) instance ctr[19:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    78.86ns		  27 /        21
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               21         p_hLED_cl[0]   
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 19:07:03 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 75.564

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      128.7 MHz     83.333        7.769         75.564     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      75.564  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                     Arrival           
Instance     Reference     Type       Pin     Net         Time        Slack 
             Clock                                                          
----------------------------------------------------------------------------
ctr[16]      clk12         SB_DFF     Q       ctr[16]     0.540       75.564
ctr[0]       clk12         SB_DFF     Q       ctr[0]      0.540       75.613
ctr[17]      clk12         SB_DFF     Q       ctr[17]     0.540       75.613
ctr[12]      clk12         SB_DFF     Q       ctr[12]     0.540       75.634
ctr[18]      clk12         SB_DFF     Q       ctr[18]     0.540       75.634
ctr[1]       clk12         SB_DFF     Q       ctr[1]      0.540       75.662
ctr[2]       clk12         SB_DFF     Q       ctr[2]      0.540       75.683
ctr[13]      clk12         SB_DFF     Q       ctr[13]     0.540       75.683
ctr[19]      clk12         SB_DFF     Q       ctr[19]     0.540       75.697
ctr[14]      clk12         SB_DFF     Q       ctr[14]     0.540       75.704
============================================================================


Ending Points with Worst Slack
******************************

                 Starting                                       Required           
Instance         Reference     Type       Pin     Net           Time         Slack 
                 Clock                                                             
-----------------------------------------------------------------------------------
p_hLED_cl[0]     clk12         SB_DFF     D       p_hLED_cl     83.228       75.564
ctr[19]          clk12         SB_DFF     D       ctr_s[19]     83.228       76.864
ctr[18]          clk12         SB_DFF     D       ctr_s[18]     83.228       77.004
ctr[17]          clk12         SB_DFF     D       ctr_s[17]     83.228       77.144
ctr[16]          clk12         SB_DFF     D       ctr_s[16]     83.228       77.285
ctr[15]          clk12         SB_DFF     D       ctr_s[15]     83.228       77.425
ctr[14]          clk12         SB_DFF     D       ctr_s[14]     83.228       77.565
ctr[13]          clk12         SB_DFF     D       ctr_s[13]     83.228       77.705
ctr[12]          clk12         SB_DFF     D       ctr_s[12]     83.228       77.846
ctr[11]          clk12         SB_DFF     D       ctr_s[11]     83.228       77.986
===================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     75.564

    Number of logic level(s):                3
    Starting point:                          ctr[16] / Q
    Ending point:                            p_hLED_cl[0] / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
ctr[16]                SB_DFF      Q        Out     0.540     0.540       -         
ctr[16]                Net         -        -       1.599     -           3         
p_hLED_cl_RNO_3[0]     SB_LUT4     I0       In      -         2.139       -         
p_hLED_cl_RNO_3[0]     SB_LUT4     O        Out     0.449     2.588       -         
p_hLED13_10            Net         -        -       1.371     -           1         
p_hLED_cl_RNO_2[0]     SB_LUT4     I0       In      -         3.959       -         
p_hLED_cl_RNO_2[0]     SB_LUT4     O        Out     0.449     4.408       -         
p_hLED13_17            Net         -        -       1.371     -           1         
p_hLED_cl_RNO[0]       SB_LUT4     I2       In      -         5.779       -         
p_hLED_cl_RNO[0]       SB_LUT4     O        Out     0.379     6.157       -         
p_hLED_cl              Net         -        -       1.507     -           1         
p_hLED_cl[0]           SB_DFF      D        In      -         7.664       -         
====================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.921(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        19 uses
SB_DFF          21 uses
SB_LUT4         27 uses

I/O ports: 28
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (1%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 27 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 27 = 27 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 19:07:03 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal p_hLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[11]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[14]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[12]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[10]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[13]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	27
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	28
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	28/1280
    PLBs                        :	5/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.9 (sec)

Final Design Statistics
    Number of LUTs      	:	28
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	28/1280
    PLBs                        :	6/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 208.79 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 28
used logic cells: 28
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 28
used logic cells: 28
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 49 
I1212: Iteration  1 :    15 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 19:09:18 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":13:1:13:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 1 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 2 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 3 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 4 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 5 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 6 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 7 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 8 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 9 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 10 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 11 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 12 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 13 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|No assignment to bit 14 of p_hLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 1 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 2 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 3 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 4 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 5 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 6 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 7 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 8 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 9 of p_vLED
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_vLED[0] is always 1.
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":9:17:9:22|*Output p_hLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|*Output p_vLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:09:18 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:09:18 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:09:18 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:09:19 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 19:09:20 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@W: BN132 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Removing sequential instance p_vLED_cl[0] because it is equivalent to instance p_hLED_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1 (in view: work.top(verilog)) on net p_hLED[14] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_2 (in view: work.top(verilog)) on net p_hLED[13] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_3 (in view: work.top(verilog)) on net p_hLED[12] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_4 (in view: work.top(verilog)) on net p_hLED[11] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_5 (in view: work.top(verilog)) on net p_hLED[10] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_6 (in view: work.top(verilog)) on net p_hLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_7 (in view: work.top(verilog)) on net p_hLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_8 (in view: work.top(verilog)) on net p_hLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_9 (in view: work.top(verilog)) on net p_hLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_10 (in view: work.top(verilog)) on net p_hLED[5] (in view: work.top(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     21   
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 19:09:20 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 19:09:20 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1 (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_2 (in view: work.top(verilog)) on net p_vLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_3 (in view: work.top(verilog)) on net p_vLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_4 (in view: work.top(verilog)) on net p_vLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_5 (in view: work.top(verilog)) on net p_vLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_6 (in view: work.top(verilog)) on net p_vLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_7 (in view: work.top(verilog)) on net p_vLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_8 (in view: work.top(verilog)) on net p_vLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_9 (in view: work.top(verilog)) on net p_vLED[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1 (in view: work.top(verilog)) on net p_hLED[14] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|User-specified initial value defined for instance ctr[19:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Found counter in view:work.top(verilog) instance ctr[19:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    78.86ns		  27 /        21
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               21         p_hLED_cl[0]   
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 19:09:21 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 75.564

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      128.7 MHz     83.333        7.769         75.564     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      75.564  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                     Arrival           
Instance     Reference     Type       Pin     Net         Time        Slack 
             Clock                                                          
----------------------------------------------------------------------------
ctr[16]      clk12         SB_DFF     Q       ctr[16]     0.540       75.564
ctr[0]       clk12         SB_DFF     Q       ctr[0]      0.540       75.613
ctr[17]      clk12         SB_DFF     Q       ctr[17]     0.540       75.613
ctr[12]      clk12         SB_DFF     Q       ctr[12]     0.540       75.634
ctr[18]      clk12         SB_DFF     Q       ctr[18]     0.540       75.634
ctr[1]       clk12         SB_DFF     Q       ctr[1]      0.540       75.662
ctr[2]       clk12         SB_DFF     Q       ctr[2]      0.540       75.683
ctr[13]      clk12         SB_DFF     Q       ctr[13]     0.540       75.683
ctr[19]      clk12         SB_DFF     Q       ctr[19]     0.540       75.697
ctr[14]      clk12         SB_DFF     Q       ctr[14]     0.540       75.704
============================================================================


Ending Points with Worst Slack
******************************

                 Starting                                       Required           
Instance         Reference     Type       Pin     Net           Time         Slack 
                 Clock                                                             
-----------------------------------------------------------------------------------
p_hLED_cl[0]     clk12         SB_DFF     D       p_hLED_cl     83.228       75.564
ctr[19]          clk12         SB_DFF     D       ctr_s[19]     83.228       76.864
ctr[18]          clk12         SB_DFF     D       ctr_s[18]     83.228       77.004
ctr[17]          clk12         SB_DFF     D       ctr_s[17]     83.228       77.144
ctr[16]          clk12         SB_DFF     D       ctr_s[16]     83.228       77.285
ctr[15]          clk12         SB_DFF     D       ctr_s[15]     83.228       77.425
ctr[14]          clk12         SB_DFF     D       ctr_s[14]     83.228       77.565
ctr[13]          clk12         SB_DFF     D       ctr_s[13]     83.228       77.705
ctr[12]          clk12         SB_DFF     D       ctr_s[12]     83.228       77.846
ctr[11]          clk12         SB_DFF     D       ctr_s[11]     83.228       77.986
===================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     75.564

    Number of logic level(s):                3
    Starting point:                          ctr[16] / Q
    Ending point:                            p_hLED_cl[0] / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
ctr[16]                SB_DFF      Q        Out     0.540     0.540       -         
ctr[16]                Net         -        -       1.599     -           3         
p_hLED_cl_RNO_3[0]     SB_LUT4     I0       In      -         2.139       -         
p_hLED_cl_RNO_3[0]     SB_LUT4     O        Out     0.449     2.588       -         
p_hLED13_10            Net         -        -       1.371     -           1         
p_hLED_cl_RNO_2[0]     SB_LUT4     I0       In      -         3.959       -         
p_hLED_cl_RNO_2[0]     SB_LUT4     O        Out     0.449     4.408       -         
p_hLED13_17            Net         -        -       1.371     -           1         
p_hLED_cl_RNO[0]       SB_LUT4     I2       In      -         5.779       -         
p_hLED_cl_RNO[0]       SB_LUT4     O        Out     0.379     6.157       -         
p_hLED_cl              Net         -        -       1.507     -           1         
p_hLED_cl[0]           SB_DFF      D        In      -         7.664       -         
====================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.921(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        19 uses
SB_DFF          21 uses
SB_LUT4         27 uses

I/O ports: 28
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (1%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 27 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 27 = 27 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 19:09:21 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal p_hLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[11]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[14]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[12]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[10]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[13]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	27
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	28
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	28/1280
    PLBs                        :	5/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 2.2 (sec)

Final Design Statistics
    Number of LUTs      	:	28
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	28/1280
    PLBs                        :	6/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 208.79 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 3.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 28
used logic cells: 28
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 28
used logic cells: 28
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 49 
I1212: Iteration  1 :    15 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 19:11:33 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":13:1:13:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 1 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 2 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 3 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 4 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 5 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 6 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 7 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 8 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 9 of p_vLED
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_vLED[0] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED[3] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED[2] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED[1] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED[0] is always 0.
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|*Output p_vLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:11:33 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:11:33 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:11:33 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:11:35 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 19:11:35 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_9 (in view: work.top(verilog)) on net p_vLED[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_8 (in view: work.top(verilog)) on net p_vLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_7 (in view: work.top(verilog)) on net p_vLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_6 (in view: work.top(verilog)) on net p_vLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_5 (in view: work.top(verilog)) on net p_vLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_4 (in view: work.top(verilog)) on net p_vLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_3 (in view: work.top(verilog)) on net p_vLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_2 (in view: work.top(verilog)) on net p_vLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1 (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     27   
======================================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1 (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 19:11:35 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 19:11:35 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1 (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_2 (in view: work.top(verilog)) on net p_vLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_3 (in view: work.top(verilog)) on net p_vLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_4 (in view: work.top(verilog)) on net p_vLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_5 (in view: work.top(verilog)) on net p_vLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_6 (in view: work.top(verilog)) on net p_vLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_7 (in view: work.top(verilog)) on net p_vLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_8 (in view: work.top(verilog)) on net p_vLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_9 (in view: work.top(verilog)) on net p_vLED[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|User-specified initial value defined for instance hIndex[1:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|User-specified initial value defined for instance ctr[19:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Found counter in view:work.top(verilog) instance ctr[19:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    77.46ns		  42 /        27
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               27         p_hLED_cl[0]   
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 19:11:36 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 73.877

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      105.8 MHz     83.333        9.456         73.877     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      73.877  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                     Arrival           
Instance     Reference     Type       Pin     Net         Time        Slack 
             Clock                                                          
----------------------------------------------------------------------------
ctr[6]       clk12         SB_DFF     Q       ctr[6]      0.540       73.877
ctr[7]       clk12         SB_DFF     Q       ctr[7]      0.540       73.926
ctr[8]       clk12         SB_DFF     Q       ctr[8]      0.540       73.940
ctr[9]       clk12         SB_DFF     Q       ctr[9]      0.540       73.989
ctr[10]      clk12         SB_DFF     Q       ctr[10]     0.540       74.010
ctr[11]      clk12         SB_DFF     Q       ctr[11]     0.540       74.073
ctr[16]      clk12         SB_DFF     Q       ctr[16]     0.540       75.493
ctr[0]       clk12         SB_DFF     Q       ctr[0]      0.540       75.543
ctr[17]      clk12         SB_DFF     Q       ctr[17]     0.540       75.543
ctr[12]      clk12         SB_DFF     Q       ctr[12]     0.540       75.564
============================================================================


Ending Points with Worst Slack
******************************

                   Starting                                         Required           
Instance           Reference     Type       Pin     Net             Time         Slack 
                   Clock                                                               
---------------------------------------------------------------------------------------
p_hLED_cl[0]       clk12         SB_DFF     D       p_hLED_cl       83.228       73.877
p_hLED_cl_1[0]     clk12         SB_DFF     D       p_hLED_cl_1     83.228       73.877
p_hLED_cl_2[0]     clk12         SB_DFF     D       p_hLED_cl_2     83.228       73.877
p_hLED_cl_3[0]     clk12         SB_DFF     D       p_hLED_cl_3     83.228       73.877
p_vLED_cl[0]       clk12         SB_DFF     D       p_vLED_cl       83.228       73.877
hIndex[0]          clk12         SB_DFF     D       hIndex_4[0]     83.228       73.926
hIndex[1]          clk12         SB_DFF     D       hIndex_4[1]     83.228       73.947
ctr[19]            clk12         SB_DFF     D       ctr_s[19]       83.228       76.864
ctr[18]            clk12         SB_DFF     D       ctr_s[18]       83.228       77.004
ctr[17]            clk12         SB_DFF     D       ctr_s[17]       83.228       77.144
=======================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      9.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     73.877

    Number of logic level(s):                4
    Starting point:                          ctr[6] / Q
    Ending point:                            p_hLED_cl_1[0] / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
ctr[6]                 SB_DFF      Q        Out     0.540     0.540       -         
ctr[6]                 Net         -        -       1.599     -           3         
ctr_RNIF6F7[6]         SB_LUT4     I0       In      -         2.139       -         
ctr_RNIF6F7[6]         SB_LUT4     O        Out     0.449     2.588       -         
p_hLED43_5             Net         -        -       1.371     -           1         
ctr_RNIISKC1[4]        SB_LUT4     I2       In      -         3.959       -         
ctr_RNIISKC1[4]        SB_LUT4     O        Out     0.379     4.338       -         
p_hLED43_16            Net         -        -       1.371     -           1         
ctr_RNIO2HK4[0]        SB_LUT4     I3       In      -         5.708       -         
ctr_RNIO2HK4[0]        SB_LUT4     O        Out     0.316     6.024       -         
p_hLED43               Net         -        -       1.371     -           7         
p_hLED_cl_1_RNO[0]     SB_LUT4     I0       In      -         7.395       -         
p_hLED_cl_1_RNO[0]     SB_LUT4     O        Out     0.449     7.844       -         
p_hLED_cl_1            Net         -        -       1.507     -           1         
p_hLED_cl_1[0]         SB_DFF      D        In      -         9.351       -         
====================================================================================
Total path delay (propagation time + setup) of 9.456 is 2.237(23.7%) logic and 7.219(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        19 uses
SB_DFF          27 uses
SB_LUT4         38 uses

I/O ports: 28
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   27 (2%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 38 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 38 = 38 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 19:11:36 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal p_vLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	38
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	39
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	8
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	12
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	39/1280
    PLBs                        :	6/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.9 (sec)

Final Design Statistics
    Number of LUTs      	:	39
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	39/1280
    PLBs                        :	7/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 208.79 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 39
used logic cells: 39
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 39
used logic cells: 39
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 61 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 19:19:27 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":13:1:13:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 1 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 2 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 3 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 4 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 5 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 6 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 7 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 8 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 9 of p_vLED
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED[14] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED[13] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED_cl[0] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_vLED[0] is always 1.
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|*Output p_vLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:19:27 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:19:28 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:19:28 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:19:29 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 19:19:29 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_9 (in view: work.top(verilog)) on net p_vLED[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_8 (in view: work.top(verilog)) on net p_vLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_7 (in view: work.top(verilog)) on net p_vLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_6 (in view: work.top(verilog)) on net p_vLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_5 (in view: work.top(verilog)) on net p_vLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_4 (in view: work.top(verilog)) on net p_vLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_3 (in view: work.top(verilog)) on net p_vLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_2 (in view: work.top(verilog)) on net p_vLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1 (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1[12] (in view: work.top(verilog)) on net p_hLED[12] (in view: work.top(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     24   
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 19:19:29 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 19:19:29 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1 (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_2 (in view: work.top(verilog)) on net p_vLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_3 (in view: work.top(verilog)) on net p_vLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_4 (in view: work.top(verilog)) on net p_vLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_5 (in view: work.top(verilog)) on net p_vLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_6 (in view: work.top(verilog)) on net p_vLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_7 (in view: work.top(verilog)) on net p_vLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_8 (in view: work.top(verilog)) on net p_vLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_9 (in view: work.top(verilog)) on net p_vLED[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1[0] (in view: work.top(verilog)) on net p_hLED[0] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|User-specified initial value defined for instance ctr[19:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|User-specified initial value defined for instance hIndex[1:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Found counter in view:work.top(verilog) instance ctr[19:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    77.46ns		  32 /        24
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               24         p_hLED_cl[0]   
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 19:19:30 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 73.877

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      105.8 MHz     83.333        9.456         73.877     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      73.877  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                     Arrival           
Instance     Reference     Type       Pin     Net         Time        Slack 
             Clock                                                          
----------------------------------------------------------------------------
ctr[6]       clk12         SB_DFF     Q       ctr[6]      0.540       73.877
ctr[7]       clk12         SB_DFF     Q       ctr[7]      0.540       73.926
ctr[8]       clk12         SB_DFF     Q       ctr[8]      0.540       73.940
ctr[9]       clk12         SB_DFF     Q       ctr[9]      0.540       73.989
ctr[10]      clk12         SB_DFF     Q       ctr[10]     0.540       74.010
ctr[11]      clk12         SB_DFF     Q       ctr[11]     0.540       74.073
ctr[16]      clk12         SB_DFF     Q       ctr[16]     0.540       75.493
ctr[0]       clk12         SB_DFF     Q       ctr[0]      0.540       75.543
ctr[17]      clk12         SB_DFF     Q       ctr[17]     0.540       75.543
ctr[12]      clk12         SB_DFF     Q       ctr[12]     0.540       75.564
============================================================================


Ending Points with Worst Slack
******************************

                   Starting                                         Required           
Instance           Reference     Type       Pin     Net             Time         Slack 
                   Clock                                                               
---------------------------------------------------------------------------------------
hIndex[0]          clk12         SB_DFF     D       hIndex_3[0]     83.228       73.877
hIndex[1]          clk12         SB_DFF     D       hIndex_3[1]     83.228       73.877
p_hLED_cl[0]       clk12         SB_DFF     D       p_hLED_cl       83.228       73.877
p_hLED_cl_1[0]     clk12         SB_DFF     D       p_hLED_cl_1     83.228       73.877
ctr[19]            clk12         SB_DFF     D       ctr_s[19]       83.228       76.864
ctr[18]            clk12         SB_DFF     D       ctr_s[18]       83.228       77.004
ctr[17]            clk12         SB_DFF     D       ctr_s[17]       83.228       77.144
ctr[16]            clk12         SB_DFF     D       ctr_s[16]       83.228       77.285
ctr[15]            clk12         SB_DFF     D       ctr_s[15]       83.228       77.425
ctr[14]            clk12         SB_DFF     D       ctr_s[14]       83.228       77.565
=======================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      9.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     73.877

    Number of logic level(s):                4
    Starting point:                          ctr[6] / Q
    Ending point:                            hIndex[0] / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
ctr[6]              SB_DFF      Q        Out     0.540     0.540       -         
ctr[6]              Net         -        -       1.599     -           3         
ctr_RNIF6F7[6]      SB_LUT4     I0       In      -         2.139       -         
ctr_RNIF6F7[6]      SB_LUT4     O        Out     0.449     2.588       -         
hIndex9_5           Net         -        -       1.371     -           1         
ctr_RNIISKC1[4]     SB_LUT4     I2       In      -         3.959       -         
ctr_RNIISKC1[4]     SB_LUT4     O        Out     0.379     4.338       -         
hIndex9_16          Net         -        -       1.371     -           1         
ctr_RNIO2HK4[0]     SB_LUT4     I3       In      -         5.708       -         
ctr_RNIO2HK4[0]     SB_LUT4     O        Out     0.316     6.024       -         
hIndex9             Net         -        -       1.371     -           4         
hIndex_RNO[0]       SB_LUT4     I0       In      -         7.395       -         
hIndex_RNO[0]       SB_LUT4     O        Out     0.449     7.844       -         
hIndex_3[0]         Net         -        -       1.507     -           1         
hIndex[0]           SB_DFF      D        In      -         9.351       -         
=================================================================================
Total path delay (propagation time + setup) of 9.456 is 2.237(23.7%) logic and 7.219(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        19 uses
SB_DFF          24 uses
SB_LUT4         31 uses

I/O ports: 28
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (1%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 31 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 31 = 31 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 19:19:30 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal p_vLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[11]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[12]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[10]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	31
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	32
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	5
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	8
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	32/1280
    PLBs                        :	5/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.7 (sec)

Final Design Statistics
    Number of LUTs      	:	32
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	32/1280
    PLBs                        :	6/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 208.79 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 39
used logic cells: 32
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 39
used logic cells: 32
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 54 
I1212: Iteration  1 :     9 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 19:22:41 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":13:1:13:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 1 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 2 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 3 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 4 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 5 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 6 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 7 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 8 of p_vLED
@W: CG134 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|No assignment to bit 9 of p_vLED
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED[14] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED[13] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED_cl[0] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED[1] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED[0] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_vLED[0] is always 1.
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL157 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":10:16:10:21|*Output p_vLED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:22:41 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:22:41 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:22:41 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:22:43 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 19:22:43 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_9 (in view: work.top(verilog)) on net p_vLED[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_8 (in view: work.top(verilog)) on net p_vLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_7 (in view: work.top(verilog)) on net p_vLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_6 (in view: work.top(verilog)) on net p_vLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_5 (in view: work.top(verilog)) on net p_vLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_4 (in view: work.top(verilog)) on net p_vLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_3 (in view: work.top(verilog)) on net p_vLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_2 (in view: work.top(verilog)) on net p_vLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1 (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1[12] (in view: work.top(verilog)) on net p_hLED[12] (in view: work.top(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     26   
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 19:22:43 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 19:22:43 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1 (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_2 (in view: work.top(verilog)) on net p_vLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_3 (in view: work.top(verilog)) on net p_vLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_4 (in view: work.top(verilog)) on net p_vLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_5 (in view: work.top(verilog)) on net p_vLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_6 (in view: work.top(verilog)) on net p_vLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_7 (in view: work.top(verilog)) on net p_vLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_8 (in view: work.top(verilog)) on net p_vLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_9 (in view: work.top(verilog)) on net p_vLED[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1[2] (in view: work.top(verilog)) on net p_hLED[2] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: BN132 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":50:6:52:25|Removing user instance un1_p_hLED_cl[0] because it is equivalent to instance un1_p_hLED_cl_3[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":50:3:50:4|Removing user instance p_hLED_cl_6[0] because it is equivalent to instance p_hLED_cl_5[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Removing sequential instance p_hLED_cl_1[0] because it is equivalent to instance p_hLED_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":50:3:50:4|Removing user instance p_hLED_cl_7[0] because it is equivalent to instance p_hLED_cl_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Removing sequential instance p_hLED_cl_3[0] because it is equivalent to instance p_hLED_cl_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|User-specified initial value defined for instance ctr[19:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|User-specified initial value defined for instance hIndex[1:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Found counter in view:work.top(verilog) instance ctr[19:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    77.46ns		  32 /        24
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               24         p_hLED_cl[0]   
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 19:22:44 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 73.877

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      105.8 MHz     83.333        9.456         73.877     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      73.877  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                     Arrival           
Instance     Reference     Type       Pin     Net         Time        Slack 
             Clock                                                          
----------------------------------------------------------------------------
ctr[4]       clk12         SB_DFF     Q       ctr[4]      0.540       73.877
ctr[5]       clk12         SB_DFF     Q       ctr[5]      0.540       73.926
ctr[0]       clk12         SB_DFF     Q       ctr[0]      0.540       73.940
ctr[1]       clk12         SB_DFF     Q       ctr[1]      0.540       73.989
ctr[2]       clk12         SB_DFF     Q       ctr[2]      0.540       74.010
ctr[3]       clk12         SB_DFF     Q       ctr[3]      0.540       74.073
ctr[12]      clk12         SB_DFF     Q       ctr[12]     0.540       75.493
ctr[8]       clk12         SB_DFF     Q       ctr[8]      0.540       75.543
ctr[13]      clk12         SB_DFF     Q       ctr[13]     0.540       75.543
ctr[14]      clk12         SB_DFF     Q       ctr[14]     0.540       75.564
============================================================================


Ending Points with Worst Slack
******************************

                   Starting                                         Required           
Instance           Reference     Type       Pin     Net             Time         Slack 
                   Clock                                                               
---------------------------------------------------------------------------------------
hIndex[0]          clk12         SB_DFF     D       hIndex_3[0]     83.228       73.877
hIndex[1]          clk12         SB_DFF     D       hIndex_3[1]     83.228       73.877
p_hLED_cl[0]       clk12         SB_DFF     D       p_hLED_cl       83.228       73.877
p_hLED_cl_2[0]     clk12         SB_DFF     D       p_hLED_cl_2     83.228       73.877
ctr[19]            clk12         SB_DFF     D       ctr_s[19]       83.228       76.864
ctr[18]            clk12         SB_DFF     D       ctr_s[18]       83.228       77.004
ctr[17]            clk12         SB_DFF     D       ctr_s[17]       83.228       77.144
ctr[16]            clk12         SB_DFF     D       ctr_s[16]       83.228       77.285
ctr[15]            clk12         SB_DFF     D       ctr_s[15]       83.228       77.425
ctr[14]            clk12         SB_DFF     D       ctr_s[14]       83.228       77.565
=======================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      9.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     73.877

    Number of logic level(s):                4
    Starting point:                          ctr[4] / Q
    Ending point:                            hIndex[0] / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
ctr[4]              SB_DFF      Q        Out     0.540     0.540       -         
ctr[4]              Net         -        -       1.599     -           3         
ctr_RNIB2F7[4]      SB_LUT4     I0       In      -         2.139       -         
ctr_RNIB2F7[4]      SB_LUT4     O        Out     0.449     2.588       -         
hIndex9_5           Net         -        -       1.371     -           1         
ctr_RNI41ST[6]      SB_LUT4     I2       In      -         3.959       -         
ctr_RNI41ST[6]      SB_LUT4     O        Out     0.379     4.338       -         
hIndex9_16          Net         -        -       1.371     -           1         
ctr_RNIO2HK4[6]     SB_LUT4     I3       In      -         5.708       -         
ctr_RNIO2HK4[6]     SB_LUT4     O        Out     0.316     6.024       -         
hIndex9             Net         -        -       1.371     -           4         
hIndex_RNO[0]       SB_LUT4     I0       In      -         7.395       -         
hIndex_RNO[0]       SB_LUT4     O        Out     0.449     7.844       -         
hIndex_3[0]         Net         -        -       1.507     -           1         
hIndex[0]           SB_DFF      D        In      -         9.351       -         
=================================================================================
Total path delay (propagation time + setup) of 9.456 is 2.237(23.7%) logic and 7.219(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        19 uses
SB_DFF          24 uses
SB_LUT4         31 uses

I/O ports: 28
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (1%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 31 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 31 = 31 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 19:22:44 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal p_vLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[11]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[12]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[10]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	31
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	32
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	5
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	8
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	32/1280
    PLBs                        :	5/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.6 (sec)

Final Design Statistics
    Number of LUTs      	:	32
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	32/1280
    PLBs                        :	7/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 208.79 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 52
used logic cells: 32
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 52
used logic cells: 32
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 54 
I1212: Iteration  1 :     7 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 19:28:05 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
@E: CG429 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":62:14:62:17|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":64:14:64:17|Found unsized single bit literal in Verilog-2001 mode.
@E: CG430 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":64:14:64:17|Expecting one of (b, h, o or d). Found: z
@E: CS187 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":69:0:69:8|Expecting endmodule
4 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 19:28:05 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 19:28:05 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 7 seconds"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 19:29:11 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":13:1:13:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_vLED_cl[0] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_vLED[1] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_vLED[0] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED_cl[0] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED[1] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED[0] is always 0.
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:29:11 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:29:11 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:29:11 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:29:13 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 19:29:13 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1[9] (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1[8] (in view: work.top(verilog)) on net p_vLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1[7] (in view: work.top(verilog)) on net p_vLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1[6] (in view: work.top(verilog)) on net p_vLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1[5] (in view: work.top(verilog)) on net p_vLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1[4] (in view: work.top(verilog)) on net p_vLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1[3] (in view: work.top(verilog)) on net p_vLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1[2] (in view: work.top(verilog)) on net p_vLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1[14] (in view: work.top(verilog)) on net p_hLED[14] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1[13] (in view: work.top(verilog)) on net p_hLED[13] (in view: work.top(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     28   
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 19:29:13 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 19:29:13 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1[2] (in view: work.top(verilog)) on net p_hLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1[2] (in view: work.top(verilog)) on net p_vLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1[3] (in view: work.top(verilog)) on net p_hLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1[3] (in view: work.top(verilog)) on net p_vLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1[4] (in view: work.top(verilog)) on net p_hLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1[4] (in view: work.top(verilog)) on net p_vLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1[5] (in view: work.top(verilog)) on net p_hLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1[5] (in view: work.top(verilog)) on net p_vLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1[6] (in view: work.top(verilog)) on net p_hLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1[6] (in view: work.top(verilog)) on net p_vLED[6] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|User-specified initial value defined for instance vIndex[1:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|User-specified initial value defined for instance ctr[19:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|User-specified initial value defined for instance hIndex[1:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Found counter in view:work.top(verilog) instance ctr[19:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    76.06ns		  39 /        28
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               28         p_hLED_cl[0]   
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 19:29:14 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 72.120

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      89.2 MHz      83.333        11.213        72.120     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      72.120  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                     Arrival           
Instance     Reference     Type       Pin     Net         Time        Slack 
             Clock                                                          
----------------------------------------------------------------------------
ctr[18]      clk12         SB_DFF     Q       ctr[18]     0.540       72.120
ctr[19]      clk12         SB_DFF     Q       ctr[19]     0.540       72.169
ctr[0]       clk12         SB_DFF     Q       ctr[0]      0.540       72.183
ctr[1]       clk12         SB_DFF     Q       ctr[1]      0.540       72.232
ctr[2]       clk12         SB_DFF     Q       ctr[2]      0.540       72.253
ctr[3]       clk12         SB_DFF     Q       ctr[3]      0.540       72.317
ctr[4]       clk12         SB_DFF     Q       ctr[4]      0.540       73.737
ctr[5]       clk12         SB_DFF     Q       ctr[5]      0.540       73.786
ctr[8]       clk12         SB_DFF     Q       ctr[8]      0.540       73.786
ctr[6]       clk12         SB_DFF     Q       ctr[6]      0.540       73.807
============================================================================


Ending Points with Worst Slack
******************************

                   Starting                                           Required           
Instance           Reference     Type       Pin     Net               Time         Slack 
                   Clock                                                                 
-----------------------------------------------------------------------------------------
vIndex[0]          clk12         SB_DFF     D       vIndex_RNO[0]     83.228       72.120
vIndex[1]          clk12         SB_DFF     D       vIndex_4[1]       83.228       72.120
hIndex[0]          clk12         SB_DFF     D       hIndex            83.228       73.877
hIndex[1]          clk12         SB_DFF     D       hIndex_0          83.228       73.877
p_hLED_cl[0]       clk12         SB_DFF     D       p_hLED_cl         83.228       73.877
p_hLED_cl_1[0]     clk12         SB_DFF     D       p_hLED_cl_1       83.228       73.877
p_vLED_cl[0]       clk12         SB_DFF     D       p_vLED_cl         83.228       73.877
p_vLED_cl_1[0]     clk12         SB_DFF     D       p_vLED_cl_1       83.228       73.877
ctr[19]            clk12         SB_DFF     D       ctr_s[19]         83.228       76.864
ctr[18]            clk12         SB_DFF     D       ctr_s[18]         83.228       77.004
=========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      11.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     72.120

    Number of logic level(s):                5
    Starting point:                          ctr[18] / Q
    Ending point:                            vIndex[0] / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
ctr[18]                SB_DFF      Q        Out     0.540     0.540       -         
ctr[18]                Net         -        -       1.599     -           3         
ctr_RNILP7M[19]        SB_LUT4     I0       In      -         2.139       -         
ctr_RNILP7M[19]        SB_LUT4     O        Out     0.449     2.588       -         
hIndex16_1             Net         -        -       1.371     -           1         
ctr_RNIG7DR1[16]       SB_LUT4     I2       In      -         3.959       -         
ctr_RNIG7DR1[16]       SB_LUT4     O        Out     0.379     4.338       -         
hIndex16_15            Net         -        -       1.371     -           1         
ctr_RNIO2HK4[4]        SB_LUT4     I3       In      -         5.708       -         
ctr_RNIO2HK4[4]        SB_LUT4     O        Out     0.316     6.024       -         
hIndex16               Net         -        -       1.371     -           7         
hIndex_RNI9AT65[0]     SB_LUT4     I0       In      -         7.395       -         
hIndex_RNI9AT65[0]     SB_LUT4     O        Out     0.386     7.781       -         
N_16                   Net         -        -       1.371     -           2         
vIndex_RNO[0]          SB_LUT4     I0       In      -         9.152       -         
vIndex_RNO[0]          SB_LUT4     O        Out     0.449     9.601       -         
vIndex_RNO[0]          Net         -        -       1.507     -           1         
vIndex[0]              SB_DFF      D        In      -         11.108      -         
====================================================================================
Total path delay (propagation time + setup) of 11.213 is 2.623(23.4%) logic and 8.590(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        19 uses
SB_DFF          28 uses
SB_LUT4         36 uses

I/O ports: 28
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   28 (2%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 36 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 36 = 36 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 19:29:14 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal p_hLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[11]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[14]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[12]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[10]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[13]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	36
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	37
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	9
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	37/1280
    PLBs                        :	6/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 3.5 (sec)

Final Design Statistics
    Number of LUTs      	:	37
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	37/1280
    PLBs                        :	6/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 198.79 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 4.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 45
used logic cells: 37
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 45
used logic cells: 37
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 60 
I1212: Iteration  1 :     8 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 19:47:35 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
@E: CG429 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":93:15:93:18|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":130:0:130:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 19:47:35 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 19:47:35 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 7 seconds"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 19:50:17 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":13:1:13:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_vLED[9] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_vLED_cl[0] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_vLED[8] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_vLED[7] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_vLED[6] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_vLED[5] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_vLED[4] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_vLED[3] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_vLED[2] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_vLED[1] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_vLED[0] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED[14] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED_cl[0] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED[13] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED[12] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED[11] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED[10] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED[9] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED[8] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED[7] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED[6] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED[5] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED[4] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED[3] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED[2] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED[1] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":25:1:25:6|Register bit p_hLED[0] is always 0.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:50:17 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:50:17 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:50:17 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:50:18 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 19:50:18 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1[9] (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1[8] (in view: work.top(verilog)) on net p_vLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1[7] (in view: work.top(verilog)) on net p_vLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1[6] (in view: work.top(verilog)) on net p_vLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1[5] (in view: work.top(verilog)) on net p_vLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1[4] (in view: work.top(verilog)) on net p_vLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1[14] (in view: work.top(verilog)) on net p_hLED[14] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1[13] (in view: work.top(verilog)) on net p_hLED[13] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1[12] (in view: work.top(verilog)) on net p_hLED[12] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1[11] (in view: work.top(verilog)) on net p_hLED[11] (in view: work.top(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     32   
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 19:50:19 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 19:50:19 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1[4] (in view: work.top(verilog)) on net p_hLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1[4] (in view: work.top(verilog)) on net p_vLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1[5] (in view: work.top(verilog)) on net p_hLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1[5] (in view: work.top(verilog)) on net p_vLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1[6] (in view: work.top(verilog)) on net p_hLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1[6] (in view: work.top(verilog)) on net p_vLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1[7] (in view: work.top(verilog)) on net p_hLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1[7] (in view: work.top(verilog)) on net p_vLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_hLED_1[8] (in view: work.top(verilog)) on net p_hLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Tristate driver p_vLED_1[8] (in view: work.top(verilog)) on net p_vLED[8] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|User-specified initial value defined for instance vIndex[1:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|User-specified initial value defined for instance ctr[19:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|User-specified initial value defined for instance hIndex[1:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Found counter in view:work.top(verilog) instance ctr[19:0] 
@W: BN132 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Removing instance p_hLED_cl_3[0] because it is equivalent to instance hIndex[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":25:1:25:6|Removing instance p_hLED_cl_2[0] because it is equivalent to instance hIndex[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    77.46ns		  39 /        30
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 30 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance 
-------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               30         p_vLED_cl_1_i[0]
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 19:50:20 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 73.877

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      105.8 MHz     83.333        9.456         73.877     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      73.877  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                     Arrival           
Instance     Reference     Type       Pin     Net         Time        Slack 
             Clock                                                          
----------------------------------------------------------------------------
ctr[6]       clk12         SB_DFF     Q       ctr[6]      0.540       73.877
ctr[7]       clk12         SB_DFF     Q       ctr[7]      0.540       73.926
ctr[8]       clk12         SB_DFF     Q       ctr[8]      0.540       73.940
ctr[9]       clk12         SB_DFF     Q       ctr[9]      0.540       73.989
ctr[10]      clk12         SB_DFF     Q       ctr[10]     0.540       74.010
ctr[11]      clk12         SB_DFF     Q       ctr[11]     0.540       74.073
ctr[16]      clk12         SB_DFF     Q       ctr[16]     0.540       75.493
ctr[0]       clk12         SB_DFF     Q       ctr[0]      0.540       75.543
ctr[17]      clk12         SB_DFF     Q       ctr[17]     0.540       75.543
ctr[12]      clk12         SB_DFF     Q       ctr[12]     0.540       75.564
============================================================================


Ending Points with Worst Slack
******************************

                     Starting                                            Required           
Instance             Reference     Type        Pin     Net               Time         Slack 
                     Clock                                                                  
--------------------------------------------------------------------------------------------
vIndex[0]            clk12         SB_DFF      D       vIndex_RNO[0]     83.228       73.877
vIndex[1]            clk12         SB_DFF      D       vIndex_4[1]       83.228       73.877
hIndex[0]            clk12         SB_DFFE     E       hIndex16          83.333       75.802
hIndex[1]            clk12         SB_DFFE     E       hIndex16          83.333       75.802
p_hLED_cl_1_i[0]     clk12         SB_DFFE     E       hIndex16          83.333       75.802
p_hLED_cl_i[0]       clk12         SB_DFFE     E       hIndex16          83.333       75.802
p_vLED_cl_1_i[0]     clk12         SB_DFFE     E       hIndex16          83.333       75.802
p_vLED_cl_2_i[0]     clk12         SB_DFFE     E       hIndex16          83.333       75.802
p_vLED_cl_3_i[0]     clk12         SB_DFFE     E       hIndex16          83.333       75.802
p_vLED_cl_i[0]       clk12         SB_DFFE     E       hIndex16          83.333       75.802
============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      9.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     73.877

    Number of logic level(s):                4
    Starting point:                          ctr[6] / Q
    Ending point:                            vIndex[0] / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
ctr[6]              SB_DFF      Q        Out     0.540     0.540       -         
ctr[6]              Net         -        -       1.599     -           3         
ctr_RNIF6F7[6]      SB_LUT4     I0       In      -         2.139       -         
ctr_RNIF6F7[6]      SB_LUT4     O        Out     0.449     2.588       -         
hIndex16_5          Net         -        -       1.371     -           1         
ctr_RNIISKC1[4]     SB_LUT4     I2       In      -         3.959       -         
ctr_RNIISKC1[4]     SB_LUT4     O        Out     0.379     4.338       -         
hIndex16_16         Net         -        -       1.371     -           1         
ctr_RNIO2HK4[0]     SB_LUT4     I3       In      -         5.708       -         
ctr_RNIO2HK4[0]     SB_LUT4     O        Out     0.316     6.024       -         
hIndex16            Net         -        -       1.371     -           10        
vIndex_RNO[0]       SB_LUT4     I0       In      -         7.395       -         
vIndex_RNO[0]       SB_LUT4     O        Out     0.449     7.844       -         
vIndex_RNO[0]       Net         -        -       1.507     -           1         
vIndex[0]           SB_DFF      D        In      -         9.351       -         
=================================================================================
Total path delay (propagation time + setup) of 9.456 is 2.237(23.7%) logic and 7.219(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        19 uses
SB_DFF          22 uses
SB_DFFE         8 uses
SB_LUT4         44 uses

I/O ports: 28
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   30 (2%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 44 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 44 = 44 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 19:50:20 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal p_vLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[12]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[11]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[14]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[10]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[13]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	44
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	45
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	11
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	15
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	45/1280
    PLBs                        :	7/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.1 (sec)

Final Design Statistics
    Number of LUTs      	:	45
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	45/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 208.79 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 4.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 71
used logic cells: 45
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 71
used logic cells: 45
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 68 
I1212: Iteration  1 :    11 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 19:55:08 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":18:1:18:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[9] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED_cl[0] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[8] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[7] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[6] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[5] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[4] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[3] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[2] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[1] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[0] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[14] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED_cl[0] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[13] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[12] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[11] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[10] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[9] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[8] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[7] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[6] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[5] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[4] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[3] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[2] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[1] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[0] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit vIndex[1] is always 0.
@W: CL260 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Pruning register bit 1 of vIndex[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED_cl[0] is always 0.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:55:08 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:55:08 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:55:08 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:55:10 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 19:55:10 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_vLED_1[9] (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_vLED_1[8] (in view: work.top(verilog)) on net p_vLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_vLED_1[7] (in view: work.top(verilog)) on net p_vLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_vLED_1[6] (in view: work.top(verilog)) on net p_vLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_vLED_1[5] (in view: work.top(verilog)) on net p_vLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_vLED_1[4] (in view: work.top(verilog)) on net p_vLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_hLED_1[14] (in view: work.top(verilog)) on net p_hLED[14] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_hLED_1[13] (in view: work.top(verilog)) on net p_hLED[13] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_hLED_1[12] (in view: work.top(verilog)) on net p_hLED[12] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_hLED_1[11] (in view: work.top(verilog)) on net p_hLED[11] (in view: work.top(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     29   
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 19:55:10 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 19:55:10 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_hLED_1[4] (in view: work.top(verilog)) on net p_hLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_vLED_1[4] (in view: work.top(verilog)) on net p_vLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_hLED_1[5] (in view: work.top(verilog)) on net p_hLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_vLED_1[5] (in view: work.top(verilog)) on net p_vLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_hLED_1[6] (in view: work.top(verilog)) on net p_hLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_vLED_1[6] (in view: work.top(verilog)) on net p_vLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_hLED_1[7] (in view: work.top(verilog)) on net p_hLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_vLED_1[7] (in view: work.top(verilog)) on net p_vLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_hLED_1[8] (in view: work.top(verilog)) on net p_hLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_vLED_1[8] (in view: work.top(verilog)) on net p_vLED[8] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance ctr[19:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance vIndex[0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance hIndex[1:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Found counter in view:work.top(verilog) instance ctr[19:0] 
@W: BN132 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Removing instance p_hLED_cl_3[0] because it is equivalent to instance hIndex[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Removing instance p_hLED_cl_2[0] because it is equivalent to instance hIndex[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    77.46ns		  34 /        27
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance 
-------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               27         p_vLED_cl_1_i[0]
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 19:55:11 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 73.877

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      105.8 MHz     83.333        9.456         73.877     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      73.877  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                     Arrival           
Instance     Reference     Type       Pin     Net         Time        Slack 
             Clock                                                          
----------------------------------------------------------------------------
ctr[6]       clk12         SB_DFF     Q       ctr[6]      0.540       73.877
ctr[7]       clk12         SB_DFF     Q       ctr[7]      0.540       73.926
ctr[8]       clk12         SB_DFF     Q       ctr[8]      0.540       73.940
ctr[9]       clk12         SB_DFF     Q       ctr[9]      0.540       73.989
ctr[10]      clk12         SB_DFF     Q       ctr[10]     0.540       74.010
ctr[11]      clk12         SB_DFF     Q       ctr[11]     0.540       74.073
ctr[16]      clk12         SB_DFF     Q       ctr[16]     0.540       75.493
ctr[0]       clk12         SB_DFF     Q       ctr[0]      0.540       75.543
ctr[17]      clk12         SB_DFF     Q       ctr[17]     0.540       75.543
ctr[12]      clk12         SB_DFF     Q       ctr[12]     0.540       75.564
============================================================================


Ending Points with Worst Slack
******************************

                     Starting                                          Required           
Instance             Reference     Type        Pin     Net             Time         Slack 
                     Clock                                                                
------------------------------------------------------------------------------------------
hIndex[0]            clk12         SB_DFF      D       hIndex          83.228       73.877
hIndex[1]            clk12         SB_DFF      D       hIndex_0        83.228       73.877
vIndex[0]            clk12         SB_DFF      D       vIndex_4[0]     83.228       73.877
p_hLED_cl_1_i[0]     clk12         SB_DFFE     E       hIndex16        83.333       75.802
p_hLED_cl_i[0]       clk12         SB_DFFE     E       hIndex16        83.333       75.802
p_vLED_cl_1_i[0]     clk12         SB_DFFE     E       hIndex16        83.333       75.802
p_vLED_cl_i[0]       clk12         SB_DFFE     E       hIndex16        83.333       75.802
ctr[19]              clk12         SB_DFF      D       ctr_s[19]       83.228       76.864
ctr[18]              clk12         SB_DFF      D       ctr_s[18]       83.228       77.004
ctr[17]              clk12         SB_DFF      D       ctr_s[17]       83.228       77.144
==========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      9.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     73.877

    Number of logic level(s):                4
    Starting point:                          ctr[6] / Q
    Ending point:                            hIndex[0] / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
ctr[6]              SB_DFF      Q        Out     0.540     0.540       -         
ctr[6]              Net         -        -       1.599     -           3         
ctr_RNIF6F7[6]      SB_LUT4     I0       In      -         2.139       -         
ctr_RNIF6F7[6]      SB_LUT4     O        Out     0.449     2.588       -         
hIndex16_5          Net         -        -       1.371     -           1         
ctr_RNIISKC1[4]     SB_LUT4     I2       In      -         3.959       -         
ctr_RNIISKC1[4]     SB_LUT4     O        Out     0.379     4.338       -         
hIndex16_16         Net         -        -       1.371     -           1         
ctr_RNIO2HK4[0]     SB_LUT4     I3       In      -         5.708       -         
ctr_RNIO2HK4[0]     SB_LUT4     O        Out     0.316     6.024       -         
hIndex16            Net         -        -       1.371     -           7         
hIndex_RNO[0]       SB_LUT4     I0       In      -         7.395       -         
hIndex_RNO[0]       SB_LUT4     O        Out     0.449     7.844       -         
hIndex              Net         -        -       1.507     -           1         
hIndex[0]           SB_DFF      D        In      -         9.351       -         
=================================================================================
Total path delay (propagation time + setup) of 9.456 is 2.237(23.7%) logic and 7.219(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        19 uses
SB_DFF          23 uses
SB_DFFE         4 uses
SB_LUT4         37 uses

I/O ports: 28
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   27 (2%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 37 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 37 = 37 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 19:55:11 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal p_hLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[11]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[14]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[12]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[10]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[13]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	37
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	39
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	8
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	12
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	39/1280
    PLBs                        :	6/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 2.6 (sec)

Final Design Statistics
    Number of LUTs      	:	39
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	39/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 208.79 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 3.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 51
used logic cells: 39
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 51
used logic cells: 39
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 61 
I1212: Iteration  1 :     7 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 19:59:10 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":18:1:18:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Removing register 'p_hLED_cl' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED_cl[0] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[0] is always 1.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:59:10 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:59:10 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:59:10 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 19:59:11 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 19:59:11 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_vLED_1[9] (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_vLED_1[8] (in view: work.top(verilog)) on net p_vLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_vLED_1[7] (in view: work.top(verilog)) on net p_vLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_vLED_1[6] (in view: work.top(verilog)) on net p_vLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_vLED_1[5] (in view: work.top(verilog)) on net p_vLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_vLED_1[4] (in view: work.top(verilog)) on net p_vLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_vLED_1[3] (in view: work.top(verilog)) on net p_vLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_vLED_1[2] (in view: work.top(verilog)) on net p_vLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_vLED_1[1] (in view: work.top(verilog)) on net p_vLED[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_hLED_1[14] (in view: work.top(verilog)) on net p_hLED[14] (in view: work.top(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     26   
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 19:59:12 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 19:59:12 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_vLED_1[1] (in view: work.top(verilog)) on net p_vLED[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_vLED_1[2] (in view: work.top(verilog)) on net p_vLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_vLED_1[3] (in view: work.top(verilog)) on net p_vLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_hLED_1[4] (in view: work.top(verilog)) on net p_hLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_vLED_1[4] (in view: work.top(verilog)) on net p_vLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_hLED_1[5] (in view: work.top(verilog)) on net p_hLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_vLED_1[5] (in view: work.top(verilog)) on net p_vLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_hLED_1[6] (in view: work.top(verilog)) on net p_hLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_vLED_1[6] (in view: work.top(verilog)) on net p_vLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_hLED_1[7] (in view: work.top(verilog)) on net p_hLED[7] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance ctr[19:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance hIndex[1:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Found counter in view:work.top(verilog) instance ctr[19:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    77.46ns		  32 /        26
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance 
-------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               26         p_hLED_cl_3_i[0]
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 19:59:13 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 73.877

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      105.8 MHz     83.333        9.456         73.877     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      73.877  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                     Arrival           
Instance     Reference     Type       Pin     Net         Time        Slack 
             Clock                                                          
----------------------------------------------------------------------------
ctr[6]       clk12         SB_DFF     Q       ctr[6]      0.540       73.877
ctr[7]       clk12         SB_DFF     Q       ctr[7]      0.540       73.926
ctr[8]       clk12         SB_DFF     Q       ctr[8]      0.540       73.940
ctr[9]       clk12         SB_DFF     Q       ctr[9]      0.540       73.989
ctr[10]      clk12         SB_DFF     Q       ctr[10]     0.540       74.010
ctr[11]      clk12         SB_DFF     Q       ctr[11]     0.540       74.073
ctr[16]      clk12         SB_DFF     Q       ctr[16]     0.540       75.493
ctr[0]       clk12         SB_DFF     Q       ctr[0]      0.540       75.543
ctr[17]      clk12         SB_DFF     Q       ctr[17]     0.540       75.543
ctr[12]      clk12         SB_DFF     Q       ctr[12]     0.540       75.564
============================================================================


Ending Points with Worst Slack
******************************

                     Starting                                          Required           
Instance             Reference     Type        Pin     Net             Time         Slack 
                     Clock                                                                
------------------------------------------------------------------------------------------
hIndex[0]            clk12         SB_DFF      D       hIndex_3[0]     83.228       73.877
hIndex[1]            clk12         SB_DFF      D       hIndex_3[1]     83.228       73.877
p_hLED_cl_1_i[0]     clk12         SB_DFFE     E       hIndex9         83.333       75.802
p_hLED_cl_2_i[0]     clk12         SB_DFFE     E       hIndex9         83.333       75.802
p_hLED_cl_3_i[0]     clk12         SB_DFFE     E       hIndex9         83.333       75.802
p_hLED_cl_i[0]       clk12         SB_DFFE     E       hIndex9         83.333       75.802
ctr[19]              clk12         SB_DFF      D       ctr_s[19]       83.228       76.864
ctr[18]              clk12         SB_DFF      D       ctr_s[18]       83.228       77.004
ctr[17]              clk12         SB_DFF      D       ctr_s[17]       83.228       77.144
ctr[16]              clk12         SB_DFF      D       ctr_s[16]       83.228       77.285
==========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      9.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     73.877

    Number of logic level(s):                4
    Starting point:                          ctr[6] / Q
    Ending point:                            hIndex[0] / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
ctr[6]              SB_DFF      Q        Out     0.540     0.540       -         
ctr[6]              Net         -        -       1.599     -           3         
ctr_RNIF6F7[6]      SB_LUT4     I0       In      -         2.139       -         
ctr_RNIF6F7[6]      SB_LUT4     O        Out     0.449     2.588       -         
hIndex9_5           Net         -        -       1.371     -           1         
ctr_RNIISKC1[4]     SB_LUT4     I2       In      -         3.959       -         
ctr_RNIISKC1[4]     SB_LUT4     O        Out     0.379     4.338       -         
hIndex9_16          Net         -        -       1.371     -           1         
ctr_RNIO2HK4[0]     SB_LUT4     I3       In      -         5.708       -         
ctr_RNIO2HK4[0]     SB_LUT4     O        Out     0.316     6.024       -         
hIndex9             Net         -        -       1.371     -           6         
hIndex_RNO[0]       SB_LUT4     I0       In      -         7.395       -         
hIndex_RNO[0]       SB_LUT4     O        Out     0.449     7.844       -         
hIndex_3[0]         Net         -        -       1.507     -           1         
hIndex[0]           SB_DFF      D        In      -         9.351       -         
=================================================================================
Total path delay (propagation time + setup) of 9.456 is 2.237(23.7%) logic and 7.219(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        19 uses
SB_DFF          22 uses
SB_DFFE         4 uses
SB_LUT4         37 uses

I/O ports: 28
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   26 (2%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 37 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 37 = 37 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 19:59:13 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal p_hLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[11]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[14]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[12]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[10]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[13]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	37
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	38
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	7
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	12
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	38/1280
    PLBs                        :	6/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 2.8 (sec)

Final Design Statistics
    Number of LUTs      	:	38
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	38/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 208.79 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 3.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 44
used logic cells: 38
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 44
used logic cells: 38
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 60 
I1212: Iteration  1 :     7 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 20:01:36 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":18:1:18:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[9] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[8] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[7] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[6] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[5] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[4] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[3] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[2] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[1] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[0] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[14] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[13] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[12] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[11] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[10] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[9] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[8] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[7] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[6] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[5] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[4] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[3] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[2] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[1] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[0] is always 0.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:01:37 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:01:37 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:01:37 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:01:38 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 20:01:38 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     53   
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 20:01:38 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 20:01:38 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance vIndex[3:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance ctr[19:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance hIndex[3:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Found counter in view:work.top(verilog) instance ctr[19:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    75.03ns		  63 /        53
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.
@N: FX1017 :|SB_GB inserted on the net hIndex16.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 53 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance 
-------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               53         p_hLED_cl_3_i[0]
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 20:01:39 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 70.938

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      80.7 MHz      83.333        12.395        70.938     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      70.938  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                     Arrival           
Instance     Reference     Type       Pin     Net         Time        Slack 
             Clock                                                          
----------------------------------------------------------------------------
ctr[6]       clk12         SB_DFF     Q       ctr[6]      0.540       70.938
ctr[7]       clk12         SB_DFF     Q       ctr[7]      0.540       70.987
ctr[8]       clk12         SB_DFF     Q       ctr[8]      0.540       71.001
ctr[9]       clk12         SB_DFF     Q       ctr[9]      0.540       71.050
ctr[10]      clk12         SB_DFF     Q       ctr[10]     0.540       71.071
ctr[11]      clk12         SB_DFF     Q       ctr[11]     0.540       71.134
ctr[16]      clk12         SB_DFF     Q       ctr[16]     0.540       72.555
ctr[0]       clk12         SB_DFF     Q       ctr[0]      0.540       72.604
ctr[17]      clk12         SB_DFF     Q       ctr[17]     0.540       72.604
ctr[12]      clk12         SB_DFF     Q       ctr[12]     0.540       72.625
============================================================================


Ending Points with Worst Slack
******************************

                     Starting                                            Required           
Instance             Reference     Type        Pin     Net               Time         Slack 
                     Clock                                                                  
--------------------------------------------------------------------------------------------
vIndex[2]            clk12         SB_DFF      D       vIndex_4[2]       83.228       70.938
vIndex[3]            clk12         SB_DFF      D       vIndex_RNO[3]     83.228       72.618
vIndex[1]            clk12         SB_DFF      D       vIndex_RNO[1]     83.228       72.898
vIndex[0]            clk12         SB_DFF      D       vIndex_RNO[0]     83.228       72.944
hIndex[0]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.692
hIndex[1]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.692
hIndex[2]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.692
hIndex[3]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.692
p_hLED_cl_1_i[0]     clk12         SB_DFFE     E       hIndex16_g        83.333       76.692
p_hLED_cl_2_i[0]     clk12         SB_DFFE     E       hIndex16_g        83.333       76.692
============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      12.290
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     70.938

    Number of logic level(s):                9
    Starting point:                          ctr[6] / Q
    Ending point:                            vIndex[2] / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                        Pin                              Pin               Arrival     No. of    
Name                     Type         Name                             Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
ctr[6]                   SB_DFF       Q                                Out     0.540     0.540       -         
ctr[6]                   Net          -                                -       1.599     -           3         
ctr_RNIF6F7[6]           SB_LUT4      I0                               In      -         2.139       -         
ctr_RNIF6F7[6]           SB_LUT4      O                                Out     0.449     2.588       -         
hIndex16_5               Net          -                                -       1.371     -           1         
ctr_RNIISKC1[4]          SB_LUT4      I2                               In      -         3.959       -         
ctr_RNIISKC1[4]          SB_LUT4      O                                Out     0.379     4.338       -         
hIndex16_16              Net          -                                -       1.371     -           1         
ctr_RNIO2HK4[0]          SB_LUT4      I3                               In      -         5.708       -         
ctr_RNIO2HK4[0]          SB_LUT4      O                                Out     0.316     6.024       -         
hIndex16                 Net          -                                -       0.000     -           1         
ctr_RNIO2HK4_0[0]        SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         6.024       -         
ctr_RNIO2HK4_0[0]        SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.617     6.641       -         
hIndex16_g               Net          -                                -       0.000     -           31        
vIndex_RNISAGF6[3]       SB_LUT4      I0                               In      -         6.641       -         
vIndex_RNISAGF6[3]       SB_LUT4      O                                Out     0.449     7.090       -         
vIndex_1_sqmuxa          Net          -                                -       0.905     -           2         
un1_vIndex_2_cry_0_c     SB_CARRY     CI                               In      -         7.995       -         
un1_vIndex_2_cry_0_c     SB_CARRY     CO                               Out     0.126     8.121       -         
un1_vIndex_2_cry_0       Net          -                                -       0.014     -           2         
un1_vIndex_2_cry_1_c     SB_CARRY     CI                               In      -         8.135       -         
un1_vIndex_2_cry_1_c     SB_CARRY     CO                               Out     0.126     8.261       -         
un1_vIndex_2_cry_1       Net          -                                -       0.386     -           2         
vIndex_RNO_0[2]          SB_LUT4      I3                               In      -         8.647       -         
vIndex_RNO_0[2]          SB_LUT4      O                                Out     0.316     8.963       -         
vIndex_RNO_0[2]          Net          -                                -       1.371     -           1         
vIndex_RNO[2]            SB_LUT4      I0                               In      -         10.334      -         
vIndex_RNO[2]            SB_LUT4      O                                Out     0.449     10.783      -         
vIndex_4[2]              Net          -                                -       1.507     -           1         
vIndex[2]                SB_DFF       D                                In      -         12.290      -         
===============================================================================================================
Total path delay (propagation time + setup) of 12.395 is 3.871(31.2%) logic and 8.524(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        22 uses
SB_DFF          24 uses
SB_DFFE         29 uses
SB_GB           1 use
SB_LUT4         89 uses

I/O ports: 28
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   53 (4%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 89 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 89 = 89 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 20:01:39 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	89
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	90
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	32
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	36
        CARRY Only       	:	0
        LUT with CARRY   	:	1
    LogicCells                  :	90/1280
    PLBs                        :	13/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.5 (sec)

Final Design Statistics
    Number of LUTs      	:	90
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	90/1280
    PLBs                        :	26/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 108.10 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 158
used logic cells: 90
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 158
used logic cells: 90
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 116 
I1212: Iteration  1 :    16 unrouted : 0 seconds
I1212: Iteration  2 :     3 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 20:05:17 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":18:1:18:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[9] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[8] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[7] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[6] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[5] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[4] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[3] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[2] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[1] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[0] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[14] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[13] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[12] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[11] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[10] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[9] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[8] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[7] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[6] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[5] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[4] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[3] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[2] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[1] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[0] is always 0.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:05:17 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:05:17 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:05:17 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:05:18 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 20:05:18 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     53   
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 20:05:19 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 20:05:19 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance vIndex[3:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance ctr[19:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance hIndex[3:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Found counter in view:work.top(verilog) instance ctr[19:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    74.86ns		  63 /        53
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.
@N: FX1017 :|SB_GB inserted on the net hIndex16.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 53 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance 
-------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               53         p_hLED_cl_3_i[0]
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 20:05:20 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 70.798

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      79.8 MHz      83.333        12.535        70.798     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      70.798  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                     Arrival           
Instance     Reference     Type       Pin     Net         Time        Slack 
             Clock                                                          
----------------------------------------------------------------------------
ctr[6]       clk12         SB_DFF     Q       ctr[6]      0.540       70.798
ctr[7]       clk12         SB_DFF     Q       ctr[7]      0.540       70.847
ctr[8]       clk12         SB_DFF     Q       ctr[8]      0.540       70.861
ctr[9]       clk12         SB_DFF     Q       ctr[9]      0.540       70.910
ctr[10]      clk12         SB_DFF     Q       ctr[10]     0.540       70.931
ctr[11]      clk12         SB_DFF     Q       ctr[11]     0.540       70.994
ctr[16]      clk12         SB_DFF     Q       ctr[16]     0.540       72.414
ctr[0]       clk12         SB_DFF     Q       ctr[0]      0.540       72.463
ctr[17]      clk12         SB_DFF     Q       ctr[17]     0.540       72.463
ctr[12]      clk12         SB_DFF     Q       ctr[12]     0.540       72.484
============================================================================


Ending Points with Worst Slack
******************************

                     Starting                                            Required           
Instance             Reference     Type        Pin     Net               Time         Slack 
                     Clock                                                                  
--------------------------------------------------------------------------------------------
vIndex[3]            clk12         SB_DFF      D       vIndex_4[3]       83.228       70.798
vIndex[2]            clk12         SB_DFF      D       vIndex_RNO[2]     83.228       72.758
vIndex[1]            clk12         SB_DFF      D       vIndex_RNO[1]     83.228       72.898
vIndex[0]            clk12         SB_DFF      D       vIndex_RNO[0]     83.228       72.944
hIndex[0]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.692
hIndex[1]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.692
hIndex[2]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.692
hIndex[3]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.692
p_hLED_cl_1_i[0]     clk12         SB_DFFE     E       hIndex16_g        83.333       76.692
p_hLED_cl_2_i[0]     clk12         SB_DFFE     E       hIndex16_g        83.333       76.692
============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      12.430
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     70.798

    Number of logic level(s):                10
    Starting point:                          ctr[6] / Q
    Ending point:                            vIndex[3] / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                        Pin                              Pin               Arrival     No. of    
Name                     Type         Name                             Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
ctr[6]                   SB_DFF       Q                                Out     0.540     0.540       -         
ctr[6]                   Net          -                                -       1.599     -           3         
ctr_RNIF6F7[6]           SB_LUT4      I0                               In      -         2.139       -         
ctr_RNIF6F7[6]           SB_LUT4      O                                Out     0.449     2.588       -         
hIndex16_5               Net          -                                -       1.371     -           1         
ctr_RNIISKC1[4]          SB_LUT4      I2                               In      -         3.959       -         
ctr_RNIISKC1[4]          SB_LUT4      O                                Out     0.379     4.338       -         
hIndex16_16              Net          -                                -       1.371     -           1         
ctr_RNIO2HK4[0]          SB_LUT4      I3                               In      -         5.708       -         
ctr_RNIO2HK4[0]          SB_LUT4      O                                Out     0.316     6.024       -         
hIndex16                 Net          -                                -       0.000     -           1         
ctr_RNIO2HK4_0[0]        SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         6.024       -         
ctr_RNIO2HK4_0[0]        SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.617     6.641       -         
hIndex16_g               Net          -                                -       0.000     -           31        
vIndex_RNISAGF6[3]       SB_LUT4      I0                               In      -         6.641       -         
vIndex_RNISAGF6[3]       SB_LUT4      O                                Out     0.449     7.090       -         
vIndex_1_sqmuxa          Net          -                                -       0.905     -           2         
un1_vIndex_2_cry_0_c     SB_CARRY     CI                               In      -         7.995       -         
un1_vIndex_2_cry_0_c     SB_CARRY     CO                               Out     0.126     8.121       -         
un1_vIndex_2_cry_0       Net          -                                -       0.014     -           2         
un1_vIndex_2_cry_1_c     SB_CARRY     CI                               In      -         8.135       -         
un1_vIndex_2_cry_1_c     SB_CARRY     CO                               Out     0.126     8.261       -         
un1_vIndex_2_cry_1       Net          -                                -       0.014     -           2         
un1_vIndex_2_cry_2_c     SB_CARRY     CI                               In      -         8.275       -         
un1_vIndex_2_cry_2_c     SB_CARRY     CO                               Out     0.126     8.402       -         
un1_vIndex_2_cry_2       Net          -                                -       0.386     -           1         
vIndex_RNO_0[3]          SB_LUT4      I3                               In      -         8.788       -         
vIndex_RNO_0[3]          SB_LUT4      O                                Out     0.316     9.103       -         
vIndex_RNO_0[3]          Net          -                                -       1.371     -           1         
vIndex_RNO[3]            SB_LUT4      I0                               In      -         10.474      -         
vIndex_RNO[3]            SB_LUT4      O                                Out     0.449     10.923      -         
vIndex_4[3]              Net          -                                -       1.507     -           1         
vIndex[3]                SB_DFF       D                                In      -         12.430      -         
===============================================================================================================
Total path delay (propagation time + setup) of 12.535 is 3.997(31.9%) logic and 8.538(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        22 uses
SB_DFF          24 uses
SB_DFFE         29 uses
SB_GB           1 use
SB_LUT4         89 uses

I/O ports: 28
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   53 (4%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 89 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 89 = 89 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 20:05:20 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	89
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	90
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	31
        LUT, DFF and CARRY	:	22
    Combinational LogicCells
        Only LUT         	:	37
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	90/1280
    PLBs                        :	13/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.7 (sec)

Final Design Statistics
    Number of LUTs      	:	90
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	90/1280
    PLBs                        :	23/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 117.64 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 166
used logic cells: 90
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 166
used logic cells: 90
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 116 
I1212: Iteration  1 :    17 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 20:11:43 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":18:1:18:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[9] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[8] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[7] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[6] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[5] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[4] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[3] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[2] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[1] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[0] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[14] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[13] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[12] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[11] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[10] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[9] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[8] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[7] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[6] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[5] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[4] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[3] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[2] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[1] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[0] is always 0.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:11:43 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:11:43 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:11:43 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:11:44 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 20:11:44 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     52   
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 20:11:45 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 20:11:45 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance vIndex[3:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance ctr[18:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance hIndex[3:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Found counter in view:work.top(verilog) instance ctr[18:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    74.86ns		  61 /        52
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.
@N: FX1017 :|SB_GB inserted on the net hIndex16.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 52 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance 
-------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               52         p_hLED_cl_3_i[0]
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 20:11:46 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 70.861

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      80.2 MHz      83.333        12.472        70.861     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      70.861  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                     Arrival           
Instance     Reference     Type       Pin     Net         Time        Slack 
             Clock                                                          
----------------------------------------------------------------------------
ctr[0]       clk12         SB_DFF     Q       ctr[0]      0.540       70.861
ctr[1]       clk12         SB_DFF     Q       ctr[1]      0.540       70.910
ctr[2]       clk12         SB_DFF     Q       ctr[2]      0.540       70.931
ctr[17]      clk12         SB_DFF     Q       ctr[17]     0.540       70.994
ctr[3]       clk12         SB_DFF     Q       ctr[3]      0.540       72.414
ctr[4]       clk12         SB_DFF     Q       ctr[4]      0.540       72.463
ctr[7]       clk12         SB_DFF     Q       ctr[7]      0.540       72.463
ctr[5]       clk12         SB_DFF     Q       ctr[5]      0.540       72.484
ctr[11]      clk12         SB_DFF     Q       ctr[11]     0.540       72.484
ctr[8]       clk12         SB_DFF     Q       ctr[8]      0.540       72.513
============================================================================


Ending Points with Worst Slack
******************************

                     Starting                                            Required           
Instance             Reference     Type        Pin     Net               Time         Slack 
                     Clock                                                                  
--------------------------------------------------------------------------------------------
vIndex[3]            clk12         SB_DFF      D       vIndex_4[3]       83.228       70.861
vIndex[2]            clk12         SB_DFF      D       vIndex_RNO[2]     83.228       72.821
vIndex[1]            clk12         SB_DFF      D       vIndex_RNO[1]     83.228       72.961
vIndex[0]            clk12         SB_DFF      D       vIndex_RNO[0]     83.228       73.007
hIndex[0]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.755
hIndex[1]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.755
hIndex[2]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.755
hIndex[3]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.755
p_hLED_cl_1_i[0]     clk12         SB_DFFE     E       hIndex16_g        83.333       76.755
p_hLED_cl_2_i[0]     clk12         SB_DFFE     E       hIndex16_g        83.333       76.755
============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      12.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     70.861

    Number of logic level(s):                10
    Starting point:                          ctr[0] / Q
    Ending point:                            vIndex[3] / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                        Pin                              Pin               Arrival     No. of    
Name                     Type         Name                             Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
ctr[0]                   SB_DFF       Q                                Out     0.540     0.540       -         
ctr[0]                   Net          -                                -       1.599     -           3         
ctr_RNIV3AM[0]           SB_LUT4      I0                               In      -         2.139       -         
ctr_RNIV3AM[0]           SB_LUT4      O                                Out     0.449     2.588       -         
hIndex16_10              Net          -                                -       1.371     -           1         
ctr_RNIOJLN1[18]         SB_LUT4      I3                               In      -         3.959       -         
ctr_RNIOJLN1[18]         SB_LUT4      O                                Out     0.316     4.274       -         
hIndex16_14              Net          -                                -       1.371     -           1         
ctr_RNID5D94[3]          SB_LUT4      I3                               In      -         5.645       -         
ctr_RNID5D94[3]          SB_LUT4      O                                Out     0.316     5.961       -         
hIndex16                 Net          -                                -       0.000     -           1         
ctr_RNID5D94_0[3]        SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         5.961       -         
ctr_RNID5D94_0[3]        SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.617     6.578       -         
hIndex16_g               Net          -                                -       0.000     -           31        
vIndex_RNIHDC46[3]       SB_LUT4      I0                               In      -         6.578       -         
vIndex_RNIHDC46[3]       SB_LUT4      O                                Out     0.449     7.027       -         
vIndex_1_sqmuxa          Net          -                                -       0.905     -           2         
un1_vIndex_2_cry_0_c     SB_CARRY     CI                               In      -         7.932       -         
un1_vIndex_2_cry_0_c     SB_CARRY     CO                               Out     0.126     8.058       -         
un1_vIndex_2_cry_0       Net          -                                -       0.014     -           2         
un1_vIndex_2_cry_1_c     SB_CARRY     CI                               In      -         8.072       -         
un1_vIndex_2_cry_1_c     SB_CARRY     CO                               Out     0.126     8.198       -         
un1_vIndex_2_cry_1       Net          -                                -       0.014     -           2         
un1_vIndex_2_cry_2_c     SB_CARRY     CI                               In      -         8.212       -         
un1_vIndex_2_cry_2_c     SB_CARRY     CO                               Out     0.126     8.338       -         
un1_vIndex_2_cry_2       Net          -                                -       0.386     -           1         
vIndex_RNO_0[3]          SB_LUT4      I3                               In      -         8.725       -         
vIndex_RNO_0[3]          SB_LUT4      O                                Out     0.316     9.040       -         
vIndex_RNO_0[3]          Net          -                                -       1.371     -           1         
vIndex_RNO[3]            SB_LUT4      I0                               In      -         10.411      -         
vIndex_RNO[3]            SB_LUT4      O                                Out     0.449     10.860      -         
vIndex_4[3]              Net          -                                -       1.507     -           1         
vIndex[3]                SB_DFF       D                                In      -         12.367      -         
===============================================================================================================
Total path delay (propagation time + setup) of 12.472 is 3.934(31.5%) logic and 8.538(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        21 uses
SB_DFF          23 uses
SB_DFFE         29 uses
SB_GB           1 use
SB_LUT4         87 uses

I/O ports: 28
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   52 (4%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 87 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 87 = 87 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 20:11:46 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	87
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	88
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	31
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	36
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	88/1280
    PLBs                        :	13/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.2 (sec)

Final Design Statistics
    Number of LUTs      	:	88
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	88/1280
    PLBs                        :	28/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 120.68 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 162
used logic cells: 88
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 162
used logic cells: 88
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 112 
I1212: Iteration  1 :    12 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 20:18:03 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":18:1:18:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[9] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED_cl[0] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[8] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[7] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[6] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[5] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[4] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[3] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[2] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[1] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[0] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[14] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[13] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[12] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[11] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[10] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[9] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[8] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[7] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[6] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[5] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[4] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[3] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[2] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[1] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[0] is always 0.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:18:03 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:18:03 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:18:03 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:18:04 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 20:18:04 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_vLED_1[9] (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     51   
======================================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_vLED_1[9] (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 20:18:05 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 20:18:05 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_vLED_1[9] (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance vIndex[3:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance ctr[18:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance hIndex[3:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Found counter in view:work.top(verilog) instance ctr[18:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    74.86ns		  60 /        51
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.
@N: FX1017 :|SB_GB inserted on the net hIndex16.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 51 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance 
-------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               51         p_hLED_cl_3_i[0]
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 20:18:06 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 70.861

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      80.2 MHz      83.333        12.472        70.861     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      70.861  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                     Arrival           
Instance     Reference     Type       Pin     Net         Time        Slack 
             Clock                                                          
----------------------------------------------------------------------------
ctr[0]       clk12         SB_DFF     Q       ctr[0]      0.540       70.861
ctr[1]       clk12         SB_DFF     Q       ctr[1]      0.540       70.910
ctr[2]       clk12         SB_DFF     Q       ctr[2]      0.540       70.931
ctr[17]      clk12         SB_DFF     Q       ctr[17]     0.540       70.994
ctr[3]       clk12         SB_DFF     Q       ctr[3]      0.540       72.414
ctr[4]       clk12         SB_DFF     Q       ctr[4]      0.540       72.463
ctr[7]       clk12         SB_DFF     Q       ctr[7]      0.540       72.463
ctr[5]       clk12         SB_DFF     Q       ctr[5]      0.540       72.484
ctr[11]      clk12         SB_DFF     Q       ctr[11]     0.540       72.484
ctr[8]       clk12         SB_DFF     Q       ctr[8]      0.540       72.513
============================================================================


Ending Points with Worst Slack
******************************

                     Starting                                            Required           
Instance             Reference     Type        Pin     Net               Time         Slack 
                     Clock                                                                  
--------------------------------------------------------------------------------------------
vIndex[3]            clk12         SB_DFF      D       vIndex_4[3]       83.228       70.861
vIndex[2]            clk12         SB_DFF      D       vIndex_RNO[2]     83.228       72.821
vIndex[1]            clk12         SB_DFF      D       vIndex_RNO[1]     83.228       72.961
vIndex[0]            clk12         SB_DFF      D       vIndex_RNO[0]     83.228       73.007
hIndex[0]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.755
hIndex[1]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.755
hIndex[2]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.755
hIndex[3]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.755
p_hLED_cl_1_i[0]     clk12         SB_DFFE     E       hIndex16_g        83.333       76.755
p_hLED_cl_2_i[0]     clk12         SB_DFFE     E       hIndex16_g        83.333       76.755
============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      12.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     70.861

    Number of logic level(s):                10
    Starting point:                          ctr[0] / Q
    Ending point:                            vIndex[3] / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                        Pin                              Pin               Arrival     No. of    
Name                     Type         Name                             Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
ctr[0]                   SB_DFF       Q                                Out     0.540     0.540       -         
ctr[0]                   Net          -                                -       1.599     -           3         
ctr_RNIV3AM[0]           SB_LUT4      I0                               In      -         2.139       -         
ctr_RNIV3AM[0]           SB_LUT4      O                                Out     0.449     2.588       -         
hIndex16_10              Net          -                                -       1.371     -           1         
ctr_RNIOJLN1[18]         SB_LUT4      I3                               In      -         3.959       -         
ctr_RNIOJLN1[18]         SB_LUT4      O                                Out     0.316     4.274       -         
hIndex16_14              Net          -                                -       1.371     -           1         
ctr_RNID5D94[3]          SB_LUT4      I3                               In      -         5.645       -         
ctr_RNID5D94[3]          SB_LUT4      O                                Out     0.316     5.961       -         
hIndex16                 Net          -                                -       0.000     -           1         
ctr_RNID5D94_0[3]        SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         5.961       -         
ctr_RNID5D94_0[3]        SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.617     6.578       -         
hIndex16_g               Net          -                                -       0.000     -           30        
vIndex_RNIHDC46[0]       SB_LUT4      I0                               In      -         6.578       -         
vIndex_RNIHDC46[0]       SB_LUT4      O                                Out     0.449     7.027       -         
vIndex_1_sqmuxa          Net          -                                -       0.905     -           2         
un1_vIndex_2_cry_0_c     SB_CARRY     CI                               In      -         7.932       -         
un1_vIndex_2_cry_0_c     SB_CARRY     CO                               Out     0.126     8.058       -         
un1_vIndex_2_cry_0       Net          -                                -       0.014     -           2         
un1_vIndex_2_cry_1_c     SB_CARRY     CI                               In      -         8.072       -         
un1_vIndex_2_cry_1_c     SB_CARRY     CO                               Out     0.126     8.198       -         
un1_vIndex_2_cry_1       Net          -                                -       0.014     -           2         
un1_vIndex_2_cry_2_c     SB_CARRY     CI                               In      -         8.212       -         
un1_vIndex_2_cry_2_c     SB_CARRY     CO                               Out     0.126     8.338       -         
un1_vIndex_2_cry_2       Net          -                                -       0.386     -           1         
vIndex_RNO_0[3]          SB_LUT4      I3                               In      -         8.725       -         
vIndex_RNO_0[3]          SB_LUT4      O                                Out     0.316     9.040       -         
vIndex_RNO_0[3]          Net          -                                -       1.371     -           1         
vIndex_RNO[3]            SB_LUT4      I0                               In      -         10.411      -         
vIndex_RNO[3]            SB_LUT4      O                                Out     0.449     10.860      -         
vIndex_4[3]              Net          -                                -       1.507     -           1         
vIndex[3]                SB_DFF       D                                In      -         12.367      -         
===============================================================================================================
Total path delay (propagation time + setup) of 12.472 is 3.934(31.5%) logic and 8.538(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        21 uses
SB_DFF          23 uses
SB_DFFE         28 uses
SB_GB           1 use
SB_LUT4         85 uses

I/O ports: 28
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   51 (3%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 85 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 85 = 85 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 20:18:06 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal p_vLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	85
    Number of DFFs      	:	51
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	86
    Number of DFFs      	:	51
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	30
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	35
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	86/1280
    PLBs                        :	13/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.3 (sec)

Final Design Statistics
    Number of LUTs      	:	86
    Number of DFFs      	:	51
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	86/1280
    PLBs                        :	26/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 123.33 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 161
used logic cells: 86
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 161
used logic cells: 86
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 111 
I1212: Iteration  1 :    10 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 20:23:16 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":18:1:18:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[9] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED_cl[0] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[8] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[7] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[6] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[5] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[4] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[3] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[2] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[1] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[0] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[14] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[13] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[12] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[11] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[10] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[9] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[8] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[7] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[6] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[5] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[4] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[3] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[2] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[1] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[0] is always 0.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:23:16 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:23:16 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:23:16 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:23:17 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 20:23:17 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_vLED_1[9] (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     51   
======================================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_vLED_1[9] (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 20:23:18 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 20:23:18 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_vLED_1[9] (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance vIndex[3:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance ctr[18:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance hIndex[3:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Found counter in view:work.top(verilog) instance ctr[18:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    74.86ns		  60 /        51
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.
@N: FX1017 :|SB_GB inserted on the net hIndex16.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 51 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance 
-------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               51         p_hLED_cl_3_i[0]
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 20:23:19 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 71.001

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      81.1 MHz      83.333        12.332        71.001     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      71.001  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                     Arrival           
Instance     Reference     Type       Pin     Net         Time        Slack 
             Clock                                                          
----------------------------------------------------------------------------
ctr[0]       clk12         SB_DFF     Q       ctr[0]      0.540       71.001
ctr[1]       clk12         SB_DFF     Q       ctr[1]      0.540       71.050
ctr[2]       clk12         SB_DFF     Q       ctr[2]      0.540       71.071
ctr[17]      clk12         SB_DFF     Q       ctr[17]     0.540       71.134
ctr[3]       clk12         SB_DFF     Q       ctr[3]      0.540       72.555
ctr[4]       clk12         SB_DFF     Q       ctr[4]      0.540       72.604
ctr[7]       clk12         SB_DFF     Q       ctr[7]      0.540       72.604
ctr[5]       clk12         SB_DFF     Q       ctr[5]      0.540       72.625
ctr[11]      clk12         SB_DFF     Q       ctr[11]     0.540       72.625
ctr[8]       clk12         SB_DFF     Q       ctr[8]      0.540       72.653
============================================================================


Ending Points with Worst Slack
******************************

                     Starting                                            Required           
Instance             Reference     Type        Pin     Net               Time         Slack 
                     Clock                                                                  
--------------------------------------------------------------------------------------------
vIndex[3]            clk12         SB_DFF      D       vIndex_4[3]       83.228       71.001
vIndex[0]            clk12         SB_DFF      D       vIndex_4[0]       83.228       71.328
vIndex[2]            clk12         SB_DFF      D       vIndex_RNO[2]     83.228       72.891
vIndex[1]            clk12         SB_DFF      D       vIndex_RNO[1]     83.228       73.031
hIndex[0]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.755
hIndex[1]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.755
hIndex[2]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.755
hIndex[3]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.755
p_hLED_cl_1_i[0]     clk12         SB_DFFE     E       hIndex16_g        83.333       76.755
p_hLED_cl_2_i[0]     clk12         SB_DFFE     E       hIndex16_g        83.333       76.755
============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      12.227
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     71.001

    Number of logic level(s):                10
    Starting point:                          ctr[0] / Q
    Ending point:                            vIndex[3] / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                        Pin                              Pin               Arrival     No. of    
Name                     Type         Name                             Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
ctr[0]                   SB_DFF       Q                                Out     0.540     0.540       -         
ctr[0]                   Net          -                                -       1.599     -           3         
ctr_RNIV3AM[0]           SB_LUT4      I0                               In      -         2.139       -         
ctr_RNIV3AM[0]           SB_LUT4      O                                Out     0.449     2.588       -         
hIndex16_10              Net          -                                -       1.371     -           1         
ctr_RNIOJLN1[18]         SB_LUT4      I3                               In      -         3.959       -         
ctr_RNIOJLN1[18]         SB_LUT4      O                                Out     0.316     4.274       -         
hIndex16_14              Net          -                                -       1.371     -           1         
ctr_RNID5D94[3]          SB_LUT4      I3                               In      -         5.645       -         
ctr_RNID5D94[3]          SB_LUT4      O                                Out     0.316     5.961       -         
hIndex16                 Net          -                                -       0.000     -           1         
ctr_RNID5D94_0[3]        SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         5.961       -         
ctr_RNID5D94_0[3]        SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.617     6.578       -         
hIndex16_g               Net          -                                -       0.000     -           31        
vIndex_RNIHDC46[0]       SB_LUT4      I2                               In      -         6.578       -         
vIndex_RNIHDC46[0]       SB_LUT4      O                                Out     0.379     6.957       -         
N_38_i                   Net          -                                -       0.905     -           2         
un1_vIndex_2_cry_0_c     SB_CARRY     CI                               In      -         7.862       -         
un1_vIndex_2_cry_0_c     SB_CARRY     CO                               Out     0.126     7.988       -         
un1_vIndex_2_cry_0       Net          -                                -       0.014     -           2         
un1_vIndex_2_cry_1_c     SB_CARRY     CI                               In      -         8.002       -         
un1_vIndex_2_cry_1_c     SB_CARRY     CO                               Out     0.126     8.128       -         
un1_vIndex_2_cry_1       Net          -                                -       0.014     -           2         
un1_vIndex_2_cry_2_c     SB_CARRY     CI                               In      -         8.142       -         
un1_vIndex_2_cry_2_c     SB_CARRY     CO                               Out     0.126     8.268       -         
un1_vIndex_2_cry_2       Net          -                                -       0.386     -           1         
vIndex_RNO_0[3]          SB_LUT4      I3                               In      -         8.654       -         
vIndex_RNO_0[3]          SB_LUT4      O                                Out     0.316     8.970       -         
vIndex_RNO_0[3]          Net          -                                -       1.371     -           1         
vIndex_RNO[3]            SB_LUT4      I2                               In      -         10.341      -         
vIndex_RNO[3]            SB_LUT4      O                                Out     0.379     10.720      -         
vIndex_4[3]              Net          -                                -       1.507     -           1         
vIndex[3]                SB_DFF       D                                In      -         12.227      -         
===============================================================================================================
Total path delay (propagation time + setup) of 12.332 is 3.794(30.8%) logic and 8.538(69.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        21 uses
SB_DFF          23 uses
SB_DFFE         28 uses
SB_GB           1 use
SB_LUT4         85 uses

I/O ports: 28
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   51 (3%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 85 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 85 = 85 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 20:23:19 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 20:23:55 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":18:1:18:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[9] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[8] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[7] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[6] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[5] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[4] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[3] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[2] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[1] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[0] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[14] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[13] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[12] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[11] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[10] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[9] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[8] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[7] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[6] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[5] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[4] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[3] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[2] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[1] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[0] is always 0.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:23:55 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:23:56 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:23:56 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:23:57 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 20:23:57 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     52   
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 20:23:57 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 20:23:57 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance vIndex[3:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance ctr[18:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance hIndex[3:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Found counter in view:work.top(verilog) instance ctr[18:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    74.86ns		  62 /        52
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.
@N: FX1017 :|SB_GB inserted on the net hIndex16.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 52 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance 
-------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               52         p_hLED_cl_3_i[0]
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 20:23:58 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 70.861

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      80.2 MHz      83.333        12.472        70.861     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      70.861  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                     Arrival           
Instance     Reference     Type       Pin     Net         Time        Slack 
             Clock                                                          
----------------------------------------------------------------------------
ctr[0]       clk12         SB_DFF     Q       ctr[0]      0.540       70.861
ctr[1]       clk12         SB_DFF     Q       ctr[1]      0.540       70.910
ctr[2]       clk12         SB_DFF     Q       ctr[2]      0.540       70.931
ctr[17]      clk12         SB_DFF     Q       ctr[17]     0.540       70.994
ctr[3]       clk12         SB_DFF     Q       ctr[3]      0.540       72.414
ctr[4]       clk12         SB_DFF     Q       ctr[4]      0.540       72.463
ctr[7]       clk12         SB_DFF     Q       ctr[7]      0.540       72.463
ctr[5]       clk12         SB_DFF     Q       ctr[5]      0.540       72.484
ctr[11]      clk12         SB_DFF     Q       ctr[11]     0.540       72.484
ctr[8]       clk12         SB_DFF     Q       ctr[8]      0.540       72.513
============================================================================


Ending Points with Worst Slack
******************************

                     Starting                                            Required           
Instance             Reference     Type        Pin     Net               Time         Slack 
                     Clock                                                                  
--------------------------------------------------------------------------------------------
vIndex[3]            clk12         SB_DFF      D       vIndex_4[3]       83.228       70.861
vIndex[0]            clk12         SB_DFF      D       vIndex_4[0]       83.228       71.188
vIndex[2]            clk12         SB_DFF      D       vIndex_RNO[2]     83.228       72.821
vIndex[1]            clk12         SB_DFF      D       vIndex_RNO[1]     83.228       72.961
hIndex[0]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.755
hIndex[1]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.755
hIndex[2]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.755
hIndex[3]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.755
p_hLED_cl_1_i[0]     clk12         SB_DFFE     E       hIndex16_g        83.333       76.755
p_hLED_cl_2_i[0]     clk12         SB_DFFE     E       hIndex16_g        83.333       76.755
============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      12.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     70.861

    Number of logic level(s):                10
    Starting point:                          ctr[0] / Q
    Ending point:                            vIndex[3] / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                        Pin                              Pin               Arrival     No. of    
Name                     Type         Name                             Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
ctr[0]                   SB_DFF       Q                                Out     0.540     0.540       -         
ctr[0]                   Net          -                                -       1.599     -           3         
ctr_RNIV3AM[0]           SB_LUT4      I0                               In      -         2.139       -         
ctr_RNIV3AM[0]           SB_LUT4      O                                Out     0.449     2.588       -         
hIndex16_10              Net          -                                -       1.371     -           1         
ctr_RNIOJLN1[18]         SB_LUT4      I3                               In      -         3.959       -         
ctr_RNIOJLN1[18]         SB_LUT4      O                                Out     0.316     4.274       -         
hIndex16_14              Net          -                                -       1.371     -           1         
ctr_RNID5D94[3]          SB_LUT4      I3                               In      -         5.645       -         
ctr_RNID5D94[3]          SB_LUT4      O                                Out     0.316     5.961       -         
hIndex16                 Net          -                                -       0.000     -           1         
ctr_RNID5D94_0[3]        SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         5.961       -         
ctr_RNID5D94_0[3]        SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.617     6.578       -         
hIndex16_g               Net          -                                -       0.000     -           32        
vIndex_RNIHDC46[3]       SB_LUT4      I0                               In      -         6.578       -         
vIndex_RNIHDC46[3]       SB_LUT4      O                                Out     0.449     7.027       -         
vIndex_1_sqmuxa          Net          -                                -       0.905     -           2         
un1_vIndex_2_cry_0_c     SB_CARRY     CI                               In      -         7.932       -         
un1_vIndex_2_cry_0_c     SB_CARRY     CO                               Out     0.126     8.058       -         
un1_vIndex_2_cry_0       Net          -                                -       0.014     -           2         
un1_vIndex_2_cry_1_c     SB_CARRY     CI                               In      -         8.072       -         
un1_vIndex_2_cry_1_c     SB_CARRY     CO                               Out     0.126     8.198       -         
un1_vIndex_2_cry_1       Net          -                                -       0.014     -           2         
un1_vIndex_2_cry_2_c     SB_CARRY     CI                               In      -         8.212       -         
un1_vIndex_2_cry_2_c     SB_CARRY     CO                               Out     0.126     8.338       -         
un1_vIndex_2_cry_2       Net          -                                -       0.386     -           1         
vIndex_RNO_0[3]          SB_LUT4      I3                               In      -         8.725       -         
vIndex_RNO_0[3]          SB_LUT4      O                                Out     0.316     9.040       -         
vIndex_RNO_0[3]          Net          -                                -       1.371     -           1         
vIndex_RNO[3]            SB_LUT4      I0                               In      -         10.411      -         
vIndex_RNO[3]            SB_LUT4      O                                Out     0.449     10.860      -         
vIndex_4[3]              Net          -                                -       1.507     -           1         
vIndex[3]                SB_DFF       D                                In      -         12.367      -         
===============================================================================================================
Total path delay (propagation time + setup) of 12.472 is 3.934(31.5%) logic and 8.538(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        21 uses
SB_DFF          23 uses
SB_DFFE         29 uses
SB_GB           1 use
SB_LUT4         88 uses

I/O ports: 28
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   52 (4%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 88 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 88 = 88 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 20:23:58 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	88
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	89
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	32
        LUT, DFF and CARRY	:	20
    Combinational LogicCells
        Only LUT         	:	36
        CARRY Only       	:	0
        LUT with CARRY   	:	1
    LogicCells                  :	89/1280
    PLBs                        :	13/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.5 (sec)

Final Design Statistics
    Number of LUTs      	:	89
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	89/1280
    PLBs                        :	28/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 118.48 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 168
used logic cells: 89
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 168
used logic cells: 89
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 115 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 20:28:07 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":18:1:18:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[9] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[8] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[7] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[6] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[5] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[4] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[3] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[2] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[1] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[0] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[14] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[13] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[12] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[11] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[10] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[9] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[8] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[7] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[6] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED_cl[0] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[5] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[4] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[3] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[2] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[1] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[0] is always 0.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:28:07 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:28:07 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:28:07 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:28:09 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 20:28:09 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_hLED_1[6] (in view: work.top(verilog)) on net p_hLED[6] (in view: work.top(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     51   
======================================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_hLED_1[6] (in view: work.top(verilog)) on net p_hLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 20:28:09 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 20:28:09 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_hLED_1[6] (in view: work.top(verilog)) on net p_hLED[6] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance vIndex[3:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance ctr[18:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance hIndex[3:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Found counter in view:work.top(verilog) instance ctr[18:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    74.86ns		  61 /        51
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.
@N: FX1017 :|SB_GB inserted on the net hIndex16.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 51 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance 
-------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               51         p_hLED_cl_3_i[0]
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 20:28:10 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 70.861

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      80.2 MHz      83.333        12.472        70.861     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      70.861  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                     Arrival           
Instance     Reference     Type       Pin     Net         Time        Slack 
             Clock                                                          
----------------------------------------------------------------------------
ctr[0]       clk12         SB_DFF     Q       ctr[0]      0.540       70.861
ctr[1]       clk12         SB_DFF     Q       ctr[1]      0.540       70.910
ctr[2]       clk12         SB_DFF     Q       ctr[2]      0.540       70.931
ctr[17]      clk12         SB_DFF     Q       ctr[17]     0.540       70.994
ctr[3]       clk12         SB_DFF     Q       ctr[3]      0.540       72.414
ctr[4]       clk12         SB_DFF     Q       ctr[4]      0.540       72.463
ctr[7]       clk12         SB_DFF     Q       ctr[7]      0.540       72.463
ctr[5]       clk12         SB_DFF     Q       ctr[5]      0.540       72.484
ctr[11]      clk12         SB_DFF     Q       ctr[11]     0.540       72.484
ctr[8]       clk12         SB_DFF     Q       ctr[8]      0.540       72.513
============================================================================


Ending Points with Worst Slack
******************************

                     Starting                                            Required           
Instance             Reference     Type        Pin     Net               Time         Slack 
                     Clock                                                                  
--------------------------------------------------------------------------------------------
vIndex[3]            clk12         SB_DFF      D       vIndex_4[3]       83.228       70.861
vIndex[0]            clk12         SB_DFF      D       vIndex_4[0]       83.228       71.188
vIndex[2]            clk12         SB_DFF      D       vIndex_RNO[2]     83.228       72.821
vIndex[1]            clk12         SB_DFF      D       vIndex_RNO[1]     83.228       72.961
hIndex[0]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.755
hIndex[1]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.755
hIndex[2]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.755
hIndex[3]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.755
p_hLED_cl_1_i[0]     clk12         SB_DFFE     E       hIndex16_g        83.333       76.755
p_hLED_cl_2_i[0]     clk12         SB_DFFE     E       hIndex16_g        83.333       76.755
============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      12.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     70.861

    Number of logic level(s):                10
    Starting point:                          ctr[0] / Q
    Ending point:                            vIndex[3] / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                        Pin                              Pin               Arrival     No. of    
Name                     Type         Name                             Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
ctr[0]                   SB_DFF       Q                                Out     0.540     0.540       -         
ctr[0]                   Net          -                                -       1.599     -           3         
ctr_RNIV3AM[0]           SB_LUT4      I0                               In      -         2.139       -         
ctr_RNIV3AM[0]           SB_LUT4      O                                Out     0.449     2.588       -         
hIndex16_10              Net          -                                -       1.371     -           1         
ctr_RNIOJLN1[18]         SB_LUT4      I3                               In      -         3.959       -         
ctr_RNIOJLN1[18]         SB_LUT4      O                                Out     0.316     4.274       -         
hIndex16_14              Net          -                                -       1.371     -           1         
ctr_RNID5D94[3]          SB_LUT4      I3                               In      -         5.645       -         
ctr_RNID5D94[3]          SB_LUT4      O                                Out     0.316     5.961       -         
hIndex16                 Net          -                                -       0.000     -           1         
ctr_RNID5D94_0[3]        SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         5.961       -         
ctr_RNID5D94_0[3]        SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.617     6.578       -         
hIndex16_g               Net          -                                -       0.000     -           31        
vIndex_RNIHDC46[3]       SB_LUT4      I0                               In      -         6.578       -         
vIndex_RNIHDC46[3]       SB_LUT4      O                                Out     0.449     7.027       -         
vIndex_1_sqmuxa          Net          -                                -       0.905     -           2         
un1_vIndex_2_cry_0_c     SB_CARRY     CI                               In      -         7.932       -         
un1_vIndex_2_cry_0_c     SB_CARRY     CO                               Out     0.126     8.058       -         
un1_vIndex_2_cry_0       Net          -                                -       0.014     -           2         
un1_vIndex_2_cry_1_c     SB_CARRY     CI                               In      -         8.072       -         
un1_vIndex_2_cry_1_c     SB_CARRY     CO                               Out     0.126     8.198       -         
un1_vIndex_2_cry_1       Net          -                                -       0.014     -           2         
un1_vIndex_2_cry_2_c     SB_CARRY     CI                               In      -         8.212       -         
un1_vIndex_2_cry_2_c     SB_CARRY     CO                               Out     0.126     8.338       -         
un1_vIndex_2_cry_2       Net          -                                -       0.386     -           1         
vIndex_RNO_0[3]          SB_LUT4      I3                               In      -         8.725       -         
vIndex_RNO_0[3]          SB_LUT4      O                                Out     0.316     9.040       -         
vIndex_RNO_0[3]          Net          -                                -       1.371     -           1         
vIndex_RNO[3]            SB_LUT4      I0                               In      -         10.411      -         
vIndex_RNO[3]            SB_LUT4      O                                Out     0.449     10.860      -         
vIndex_4[3]              Net          -                                -       1.507     -           1         
vIndex[3]                SB_DFF       D                                In      -         12.367      -         
===============================================================================================================
Total path delay (propagation time + setup) of 12.472 is 3.934(31.5%) logic and 8.538(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        21 uses
SB_DFF          23 uses
SB_DFFE         28 uses
SB_GB           1 use
SB_LUT4         86 uses

I/O ports: 28
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   51 (3%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 86 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 86 = 86 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 20:28:10 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal p_hLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	86
    Number of DFFs      	:	51
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	87
    Number of DFFs      	:	51
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	31
        LUT, DFF and CARRY	:	20
    Combinational LogicCells
        Only LUT         	:	35
        CARRY Only       	:	0
        LUT with CARRY   	:	1
    LogicCells                  :	87/1280
    PLBs                        :	13/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.9 (sec)

Final Design Statistics
    Number of LUTs      	:	87
    Number of DFFs      	:	51
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	21
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	87/1280
    PLBs                        :	27/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 118.48 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 158
used logic cells: 87
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 158
used logic cells: 87
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 111 
I1212: Iteration  1 :    13 unrouted : 1 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 20:30:58 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":18:1:18:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[9] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[8] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[7] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[6] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[5] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[4] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[3] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[2] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[1] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[0] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[14] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[13] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[12] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[11] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[10] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[9] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[8] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[7] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[6] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[5] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[4] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[3] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[2] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[1] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[0] is always 0.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:30:58 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:30:58 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:30:58 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:30:59 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 20:30:59 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     53   
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 20:31:00 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 20:31:00 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance vIndex[3:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance ctr[19:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance hIndex[3:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Found counter in view:work.top(verilog) instance ctr[19:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    74.86ns		  64 /        53
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.
@N: FX1017 :|SB_GB inserted on the net hIndex16.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 53 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance 
-------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               53         p_hLED_cl_3_i[0]
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 20:31:01 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 70.798

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      79.8 MHz      83.333        12.535        70.798     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      70.798  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                     Arrival           
Instance     Reference     Type       Pin     Net         Time        Slack 
             Clock                                                          
----------------------------------------------------------------------------
ctr[6]       clk12         SB_DFF     Q       ctr[6]      0.540       70.798
ctr[7]       clk12         SB_DFF     Q       ctr[7]      0.540       70.847
ctr[8]       clk12         SB_DFF     Q       ctr[8]      0.540       70.861
ctr[9]       clk12         SB_DFF     Q       ctr[9]      0.540       70.910
ctr[10]      clk12         SB_DFF     Q       ctr[10]     0.540       70.931
ctr[11]      clk12         SB_DFF     Q       ctr[11]     0.540       70.994
ctr[16]      clk12         SB_DFF     Q       ctr[16]     0.540       72.414
ctr[0]       clk12         SB_DFF     Q       ctr[0]      0.540       72.463
ctr[17]      clk12         SB_DFF     Q       ctr[17]     0.540       72.463
ctr[12]      clk12         SB_DFF     Q       ctr[12]     0.540       72.484
============================================================================


Ending Points with Worst Slack
******************************

                     Starting                                            Required           
Instance             Reference     Type        Pin     Net               Time         Slack 
                     Clock                                                                  
--------------------------------------------------------------------------------------------
vIndex[3]            clk12         SB_DFF      D       vIndex_4[3]       83.228       70.798
vIndex[0]            clk12         SB_DFF      D       vIndex_4[0]       83.228       71.124
vIndex[2]            clk12         SB_DFF      D       vIndex_RNO[2]     83.228       72.758
vIndex[1]            clk12         SB_DFF      D       vIndex_RNO[1]     83.228       72.898
hIndex[0]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.692
hIndex[1]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.692
hIndex[2]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.692
hIndex[3]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.692
p_hLED_cl_1_i[0]     clk12         SB_DFFE     E       hIndex16_g        83.333       76.692
p_hLED_cl_2_i[0]     clk12         SB_DFFE     E       hIndex16_g        83.333       76.692
============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      12.430
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     70.798

    Number of logic level(s):                10
    Starting point:                          ctr[6] / Q
    Ending point:                            vIndex[3] / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                        Pin                              Pin               Arrival     No. of    
Name                     Type         Name                             Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
ctr[6]                   SB_DFF       Q                                Out     0.540     0.540       -         
ctr[6]                   Net          -                                -       1.599     -           3         
ctr_RNIF6F7[6]           SB_LUT4      I0                               In      -         2.139       -         
ctr_RNIF6F7[6]           SB_LUT4      O                                Out     0.449     2.588       -         
hIndex16_5               Net          -                                -       1.371     -           1         
ctr_RNIISKC1[4]          SB_LUT4      I2                               In      -         3.959       -         
ctr_RNIISKC1[4]          SB_LUT4      O                                Out     0.379     4.338       -         
hIndex16_16              Net          -                                -       1.371     -           1         
ctr_RNIO2HK4[0]          SB_LUT4      I3                               In      -         5.708       -         
ctr_RNIO2HK4[0]          SB_LUT4      O                                Out     0.316     6.024       -         
hIndex16                 Net          -                                -       0.000     -           1         
ctr_RNIO2HK4_0[0]        SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         6.024       -         
ctr_RNIO2HK4_0[0]        SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.617     6.641       -         
hIndex16_g               Net          -                                -       0.000     -           32        
vIndex_RNISAGF6[3]       SB_LUT4      I0                               In      -         6.641       -         
vIndex_RNISAGF6[3]       SB_LUT4      O                                Out     0.449     7.090       -         
vIndex_1_sqmuxa          Net          -                                -       0.905     -           2         
un1_vIndex_2_cry_0_c     SB_CARRY     CI                               In      -         7.995       -         
un1_vIndex_2_cry_0_c     SB_CARRY     CO                               Out     0.126     8.121       -         
un1_vIndex_2_cry_0       Net          -                                -       0.014     -           2         
un1_vIndex_2_cry_1_c     SB_CARRY     CI                               In      -         8.135       -         
un1_vIndex_2_cry_1_c     SB_CARRY     CO                               Out     0.126     8.261       -         
un1_vIndex_2_cry_1       Net          -                                -       0.014     -           2         
un1_vIndex_2_cry_2_c     SB_CARRY     CI                               In      -         8.275       -         
un1_vIndex_2_cry_2_c     SB_CARRY     CO                               Out     0.126     8.402       -         
un1_vIndex_2_cry_2       Net          -                                -       0.386     -           1         
vIndex_RNO_0[3]          SB_LUT4      I3                               In      -         8.788       -         
vIndex_RNO_0[3]          SB_LUT4      O                                Out     0.316     9.103       -         
vIndex_RNO_0[3]          Net          -                                -       1.371     -           1         
vIndex_RNO[3]            SB_LUT4      I0                               In      -         10.474      -         
vIndex_RNO[3]            SB_LUT4      O                                Out     0.449     10.923      -         
vIndex_4[3]              Net          -                                -       1.507     -           1         
vIndex[3]                SB_DFF       D                                In      -         12.430      -         
===============================================================================================================
Total path delay (propagation time + setup) of 12.535 is 3.997(31.9%) logic and 8.538(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        22 uses
SB_DFF          24 uses
SB_DFFE         29 uses
SB_GB           1 use
SB_LUT4         90 uses

I/O ports: 28
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   53 (4%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 90 (7%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 90 = 90 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 20:31:01 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	90
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	91
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	32
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	37
        CARRY Only       	:	0
        LUT with CARRY   	:	1
    LogicCells                  :	91/1280
    PLBs                        :	13/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.4 (sec)

Final Design Statistics
    Number of LUTs      	:	91
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	91/1280
    PLBs                        :	31/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 109.83 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 163
used logic cells: 91
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 163
used logic cells: 91
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 117 
I1212: Iteration  1 :    11 unrouted : 0 seconds
I1212: Iteration  2 :     3 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 20:33:00 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":18:1:18:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[9] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[8] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[7] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[6] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[5] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[4] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[3] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[2] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[1] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[0] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[14] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[13] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[12] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[11] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[10] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[9] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[8] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[7] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[6] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED_cl[0] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[5] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[4] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[3] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[2] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[1] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[0] is always 0.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:33:01 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:33:01 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:33:01 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:33:02 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 20:33:02 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_hLED_1[6] (in view: work.top(verilog)) on net p_hLED[6] (in view: work.top(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     52   
======================================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_hLED_1[6] (in view: work.top(verilog)) on net p_hLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 20:33:02 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 20:33:03 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_hLED_1[6] (in view: work.top(verilog)) on net p_hLED[6] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance vIndex[3:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance ctr[19:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance hIndex[3:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Found counter in view:work.top(verilog) instance ctr[19:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    74.86ns		  63 /        52
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.
@N: FX1017 :|SB_GB inserted on the net hIndex16.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 52 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance 
-------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               52         p_hLED_cl_3_i[0]
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 20:33:03 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 70.798

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      79.8 MHz      83.333        12.535        70.798     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      70.798  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                     Arrival           
Instance     Reference     Type       Pin     Net         Time        Slack 
             Clock                                                          
----------------------------------------------------------------------------
ctr[6]       clk12         SB_DFF     Q       ctr[6]      0.540       70.798
ctr[7]       clk12         SB_DFF     Q       ctr[7]      0.540       70.847
ctr[8]       clk12         SB_DFF     Q       ctr[8]      0.540       70.861
ctr[9]       clk12         SB_DFF     Q       ctr[9]      0.540       70.910
ctr[10]      clk12         SB_DFF     Q       ctr[10]     0.540       70.931
ctr[11]      clk12         SB_DFF     Q       ctr[11]     0.540       70.994
ctr[16]      clk12         SB_DFF     Q       ctr[16]     0.540       72.414
ctr[0]       clk12         SB_DFF     Q       ctr[0]      0.540       72.463
ctr[17]      clk12         SB_DFF     Q       ctr[17]     0.540       72.463
ctr[12]      clk12         SB_DFF     Q       ctr[12]     0.540       72.484
============================================================================


Ending Points with Worst Slack
******************************

                     Starting                                            Required           
Instance             Reference     Type        Pin     Net               Time         Slack 
                     Clock                                                                  
--------------------------------------------------------------------------------------------
vIndex[3]            clk12         SB_DFF      D       vIndex_4[3]       83.228       70.798
vIndex[0]            clk12         SB_DFF      D       vIndex_4[0]       83.228       71.124
vIndex[2]            clk12         SB_DFF      D       vIndex_RNO[2]     83.228       72.758
vIndex[1]            clk12         SB_DFF      D       vIndex_RNO[1]     83.228       72.898
hIndex[0]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.692
hIndex[1]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.692
hIndex[2]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.692
hIndex[3]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.692
p_hLED_cl_1_i[0]     clk12         SB_DFFE     E       hIndex16_g        83.333       76.692
p_hLED_cl_2_i[0]     clk12         SB_DFFE     E       hIndex16_g        83.333       76.692
============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      12.430
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     70.798

    Number of logic level(s):                10
    Starting point:                          ctr[6] / Q
    Ending point:                            vIndex[3] / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                        Pin                              Pin               Arrival     No. of    
Name                     Type         Name                             Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
ctr[6]                   SB_DFF       Q                                Out     0.540     0.540       -         
ctr[6]                   Net          -                                -       1.599     -           3         
ctr_RNIF6F7[6]           SB_LUT4      I0                               In      -         2.139       -         
ctr_RNIF6F7[6]           SB_LUT4      O                                Out     0.449     2.588       -         
hIndex16_5               Net          -                                -       1.371     -           1         
ctr_RNIISKC1[4]          SB_LUT4      I2                               In      -         3.959       -         
ctr_RNIISKC1[4]          SB_LUT4      O                                Out     0.379     4.338       -         
hIndex16_16              Net          -                                -       1.371     -           1         
ctr_RNIO2HK4[0]          SB_LUT4      I3                               In      -         5.708       -         
ctr_RNIO2HK4[0]          SB_LUT4      O                                Out     0.316     6.024       -         
hIndex16                 Net          -                                -       0.000     -           1         
ctr_RNIO2HK4_0[0]        SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         6.024       -         
ctr_RNIO2HK4_0[0]        SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.617     6.641       -         
hIndex16_g               Net          -                                -       0.000     -           31        
vIndex_RNISAGF6[3]       SB_LUT4      I0                               In      -         6.641       -         
vIndex_RNISAGF6[3]       SB_LUT4      O                                Out     0.449     7.090       -         
vIndex_1_sqmuxa          Net          -                                -       0.905     -           2         
un1_vIndex_2_cry_0_c     SB_CARRY     CI                               In      -         7.995       -         
un1_vIndex_2_cry_0_c     SB_CARRY     CO                               Out     0.126     8.121       -         
un1_vIndex_2_cry_0       Net          -                                -       0.014     -           2         
un1_vIndex_2_cry_1_c     SB_CARRY     CI                               In      -         8.135       -         
un1_vIndex_2_cry_1_c     SB_CARRY     CO                               Out     0.126     8.261       -         
un1_vIndex_2_cry_1       Net          -                                -       0.014     -           2         
un1_vIndex_2_cry_2_c     SB_CARRY     CI                               In      -         8.275       -         
un1_vIndex_2_cry_2_c     SB_CARRY     CO                               Out     0.126     8.402       -         
un1_vIndex_2_cry_2       Net          -                                -       0.386     -           1         
vIndex_RNO_0[3]          SB_LUT4      I3                               In      -         8.788       -         
vIndex_RNO_0[3]          SB_LUT4      O                                Out     0.316     9.103       -         
vIndex_RNO_0[3]          Net          -                                -       1.371     -           1         
vIndex_RNO[3]            SB_LUT4      I0                               In      -         10.474      -         
vIndex_RNO[3]            SB_LUT4      O                                Out     0.449     10.923      -         
vIndex_4[3]              Net          -                                -       1.507     -           1         
vIndex[3]                SB_DFF       D                                In      -         12.430      -         
===============================================================================================================
Total path delay (propagation time + setup) of 12.535 is 3.997(31.9%) logic and 8.538(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        22 uses
SB_DFF          24 uses
SB_DFFE         28 uses
SB_GB           1 use
SB_LUT4         88 uses

I/O ports: 28
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   52 (4%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 88 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 88 = 88 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 20:33:03 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal p_hLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	88
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	89
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	31
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	36
        CARRY Only       	:	0
        LUT with CARRY   	:	1
    LogicCells                  :	89/1280
    PLBs                        :	13/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.1 (sec)

Final Design Statistics
    Number of LUTs      	:	89
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	89/1280
    PLBs                        :	26/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 115.55 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 176
used logic cells: 89
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 176
used logic cells: 89
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 115 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 20:37:10 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":18:1:18:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[9] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[8] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[7] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[6] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[5] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[4] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[3] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[2] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[1] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[0] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[14] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[13] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[12] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[11] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[10] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[9] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[8] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[7] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED_cl[0] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[6] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[5] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[4] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[3] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[2] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[1] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[0] is always 0.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:37:10 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:37:10 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:37:10 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:37:11 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 20:37:12 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_hLED_1[7] (in view: work.top(verilog)) on net p_hLED[7] (in view: work.top(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     52   
======================================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_hLED_1[7] (in view: work.top(verilog)) on net p_hLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 20:37:12 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 20:37:12 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Tristate driver p_hLED_1[7] (in view: work.top(verilog)) on net p_hLED[7] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance vIndex[3:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance ctr[19:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance hIndex[3:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Found counter in view:work.top(verilog) instance ctr[19:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    74.86ns		  63 /        52
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.
@N: FX1017 :|SB_GB inserted on the net hIndex16.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 52 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance 
-------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               52         p_hLED_cl_3_i[0]
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 20:37:13 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 70.798

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      79.8 MHz      83.333        12.535        70.798     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      70.798  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                     Arrival           
Instance     Reference     Type       Pin     Net         Time        Slack 
             Clock                                                          
----------------------------------------------------------------------------
ctr[6]       clk12         SB_DFF     Q       ctr[6]      0.540       70.798
ctr[7]       clk12         SB_DFF     Q       ctr[7]      0.540       70.847
ctr[8]       clk12         SB_DFF     Q       ctr[8]      0.540       70.861
ctr[9]       clk12         SB_DFF     Q       ctr[9]      0.540       70.910
ctr[10]      clk12         SB_DFF     Q       ctr[10]     0.540       70.931
ctr[11]      clk12         SB_DFF     Q       ctr[11]     0.540       70.994
ctr[16]      clk12         SB_DFF     Q       ctr[16]     0.540       72.414
ctr[0]       clk12         SB_DFF     Q       ctr[0]      0.540       72.463
ctr[17]      clk12         SB_DFF     Q       ctr[17]     0.540       72.463
ctr[12]      clk12         SB_DFF     Q       ctr[12]     0.540       72.484
============================================================================


Ending Points with Worst Slack
******************************

                     Starting                                            Required           
Instance             Reference     Type        Pin     Net               Time         Slack 
                     Clock                                                                  
--------------------------------------------------------------------------------------------
vIndex[3]            clk12         SB_DFF      D       vIndex_4[3]       83.228       70.798
vIndex[0]            clk12         SB_DFF      D       vIndex_4[0]       83.228       71.124
vIndex[2]            clk12         SB_DFF      D       vIndex_RNO[2]     83.228       72.758
vIndex[1]            clk12         SB_DFF      D       vIndex_RNO[1]     83.228       72.898
hIndex[0]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.692
hIndex[1]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.692
hIndex[2]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.692
hIndex[3]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.692
p_hLED_cl_1_i[0]     clk12         SB_DFFE     E       hIndex16_g        83.333       76.692
p_hLED_cl_2_i[0]     clk12         SB_DFFE     E       hIndex16_g        83.333       76.692
============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      12.430
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     70.798

    Number of logic level(s):                10
    Starting point:                          ctr[6] / Q
    Ending point:                            vIndex[3] / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                        Pin                              Pin               Arrival     No. of    
Name                     Type         Name                             Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
ctr[6]                   SB_DFF       Q                                Out     0.540     0.540       -         
ctr[6]                   Net          -                                -       1.599     -           3         
ctr_RNIF6F7[6]           SB_LUT4      I0                               In      -         2.139       -         
ctr_RNIF6F7[6]           SB_LUT4      O                                Out     0.449     2.588       -         
hIndex16_5               Net          -                                -       1.371     -           1         
ctr_RNIISKC1[4]          SB_LUT4      I2                               In      -         3.959       -         
ctr_RNIISKC1[4]          SB_LUT4      O                                Out     0.379     4.338       -         
hIndex16_16              Net          -                                -       1.371     -           1         
ctr_RNIO2HK4[0]          SB_LUT4      I3                               In      -         5.708       -         
ctr_RNIO2HK4[0]          SB_LUT4      O                                Out     0.316     6.024       -         
hIndex16                 Net          -                                -       0.000     -           1         
ctr_RNIO2HK4_0[0]        SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         6.024       -         
ctr_RNIO2HK4_0[0]        SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.617     6.641       -         
hIndex16_g               Net          -                                -       0.000     -           31        
vIndex_RNISAGF6[3]       SB_LUT4      I0                               In      -         6.641       -         
vIndex_RNISAGF6[3]       SB_LUT4      O                                Out     0.449     7.090       -         
vIndex_1_sqmuxa          Net          -                                -       0.905     -           2         
un1_vIndex_2_cry_0_c     SB_CARRY     CI                               In      -         7.995       -         
un1_vIndex_2_cry_0_c     SB_CARRY     CO                               Out     0.126     8.121       -         
un1_vIndex_2_cry_0       Net          -                                -       0.014     -           2         
un1_vIndex_2_cry_1_c     SB_CARRY     CI                               In      -         8.135       -         
un1_vIndex_2_cry_1_c     SB_CARRY     CO                               Out     0.126     8.261       -         
un1_vIndex_2_cry_1       Net          -                                -       0.014     -           2         
un1_vIndex_2_cry_2_c     SB_CARRY     CI                               In      -         8.275       -         
un1_vIndex_2_cry_2_c     SB_CARRY     CO                               Out     0.126     8.402       -         
un1_vIndex_2_cry_2       Net          -                                -       0.386     -           1         
vIndex_RNO_0[3]          SB_LUT4      I3                               In      -         8.788       -         
vIndex_RNO_0[3]          SB_LUT4      O                                Out     0.316     9.103       -         
vIndex_RNO_0[3]          Net          -                                -       1.371     -           1         
vIndex_RNO[3]            SB_LUT4      I0                               In      -         10.474      -         
vIndex_RNO[3]            SB_LUT4      O                                Out     0.449     10.923      -         
vIndex_4[3]              Net          -                                -       1.507     -           1         
vIndex[3]                SB_DFF       D                                In      -         12.430      -         
===============================================================================================================
Total path delay (propagation time + setup) of 12.535 is 3.997(31.9%) logic and 8.538(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        22 uses
SB_DFF          24 uses
SB_DFFE         28 uses
SB_GB           1 use
SB_LUT4         88 uses

I/O ports: 28
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   52 (4%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 88 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 88 = 88 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 20:37:13 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal p_hLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	88
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	89
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	31
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	36
        CARRY Only       	:	0
        LUT with CARRY   	:	1
    LogicCells                  :	89/1280
    PLBs                        :	13/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.7 (sec)

Final Design Statistics
    Number of LUTs      	:	89
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	89/1280
    PLBs                        :	23/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 115.55 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 149
used logic cells: 89
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 149
used logic cells: 89
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 115 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 20:45:26 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":18:1:18:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[9] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[8] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[7] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[6] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[5] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[4] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[3] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[2] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[1] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[0] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[14] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[13] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[12] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[11] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[10] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[9] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[8] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[7] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[6] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[5] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[4] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[3] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[2] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[1] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[0] is always 0.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:45:26 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:45:26 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:45:26 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:45:28 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 20:45:28 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     53   
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 20:45:28 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 20:45:28 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance vIndex[3:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance ctr[19:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance hIndex[3:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Found counter in view:work.top(verilog) instance ctr[19:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    74.86ns		  64 /        53
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.
@N: FX1017 :|SB_GB inserted on the net hIndex16.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 53 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance 
-------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               53         p_hLED_cl_3_i[0]
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 20:45:29 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 70.798

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      79.8 MHz      83.333        12.535        70.798     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      70.798  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                     Arrival           
Instance     Reference     Type       Pin     Net         Time        Slack 
             Clock                                                          
----------------------------------------------------------------------------
ctr[6]       clk12         SB_DFF     Q       ctr[6]      0.540       70.798
ctr[7]       clk12         SB_DFF     Q       ctr[7]      0.540       70.847
ctr[8]       clk12         SB_DFF     Q       ctr[8]      0.540       70.861
ctr[9]       clk12         SB_DFF     Q       ctr[9]      0.540       70.910
ctr[10]      clk12         SB_DFF     Q       ctr[10]     0.540       70.931
ctr[11]      clk12         SB_DFF     Q       ctr[11]     0.540       70.994
ctr[16]      clk12         SB_DFF     Q       ctr[16]     0.540       72.414
ctr[0]       clk12         SB_DFF     Q       ctr[0]      0.540       72.463
ctr[17]      clk12         SB_DFF     Q       ctr[17]     0.540       72.463
ctr[12]      clk12         SB_DFF     Q       ctr[12]     0.540       72.484
============================================================================


Ending Points with Worst Slack
******************************

                     Starting                                            Required           
Instance             Reference     Type        Pin     Net               Time         Slack 
                     Clock                                                                  
--------------------------------------------------------------------------------------------
vIndex[3]            clk12         SB_DFF      D       vIndex_4[3]       83.228       70.798
vIndex[0]            clk12         SB_DFF      D       vIndex_4[0]       83.228       71.124
vIndex[2]            clk12         SB_DFF      D       vIndex_RNO[2]     83.228       72.758
vIndex[1]            clk12         SB_DFF      D       vIndex_RNO[1]     83.228       72.898
hIndex[0]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.692
hIndex[1]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.692
hIndex[2]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.692
hIndex[3]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.692
p_hLED_cl_1_i[0]     clk12         SB_DFFE     E       hIndex16_g        83.333       76.692
p_hLED_cl_2_i[0]     clk12         SB_DFFE     E       hIndex16_g        83.333       76.692
============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      12.430
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     70.798

    Number of logic level(s):                10
    Starting point:                          ctr[6] / Q
    Ending point:                            vIndex[3] / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                        Pin                              Pin               Arrival     No. of    
Name                     Type         Name                             Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
ctr[6]                   SB_DFF       Q                                Out     0.540     0.540       -         
ctr[6]                   Net          -                                -       1.599     -           3         
ctr_RNIF6F7[6]           SB_LUT4      I0                               In      -         2.139       -         
ctr_RNIF6F7[6]           SB_LUT4      O                                Out     0.449     2.588       -         
hIndex16_5               Net          -                                -       1.371     -           1         
ctr_RNIISKC1[4]          SB_LUT4      I2                               In      -         3.959       -         
ctr_RNIISKC1[4]          SB_LUT4      O                                Out     0.379     4.338       -         
hIndex16_16              Net          -                                -       1.371     -           1         
ctr_RNIO2HK4[0]          SB_LUT4      I3                               In      -         5.708       -         
ctr_RNIO2HK4[0]          SB_LUT4      O                                Out     0.316     6.024       -         
hIndex16                 Net          -                                -       0.000     -           1         
ctr_RNIO2HK4_0[0]        SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         6.024       -         
ctr_RNIO2HK4_0[0]        SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.617     6.641       -         
hIndex16_g               Net          -                                -       0.000     -           32        
vIndex_RNISAGF6[3]       SB_LUT4      I0                               In      -         6.641       -         
vIndex_RNISAGF6[3]       SB_LUT4      O                                Out     0.449     7.090       -         
vIndex_1_sqmuxa          Net          -                                -       0.905     -           2         
un1_vIndex_2_cry_0_c     SB_CARRY     CI                               In      -         7.995       -         
un1_vIndex_2_cry_0_c     SB_CARRY     CO                               Out     0.126     8.121       -         
un1_vIndex_2_cry_0       Net          -                                -       0.014     -           2         
un1_vIndex_2_cry_1_c     SB_CARRY     CI                               In      -         8.135       -         
un1_vIndex_2_cry_1_c     SB_CARRY     CO                               Out     0.126     8.261       -         
un1_vIndex_2_cry_1       Net          -                                -       0.014     -           2         
un1_vIndex_2_cry_2_c     SB_CARRY     CI                               In      -         8.275       -         
un1_vIndex_2_cry_2_c     SB_CARRY     CO                               Out     0.126     8.402       -         
un1_vIndex_2_cry_2       Net          -                                -       0.386     -           1         
vIndex_RNO_0[3]          SB_LUT4      I3                               In      -         8.788       -         
vIndex_RNO_0[3]          SB_LUT4      O                                Out     0.316     9.103       -         
vIndex_RNO_0[3]          Net          -                                -       1.371     -           1         
vIndex_RNO[3]            SB_LUT4      I0                               In      -         10.474      -         
vIndex_RNO[3]            SB_LUT4      O                                Out     0.449     10.923      -         
vIndex_4[3]              Net          -                                -       1.507     -           1         
vIndex[3]                SB_DFF       D                                In      -         12.430      -         
===============================================================================================================
Total path delay (propagation time + setup) of 12.535 is 3.997(31.9%) logic and 8.538(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        22 uses
SB_DFF          24 uses
SB_DFFE         29 uses
SB_GB           1 use
SB_LUT4         90 uses

I/O ports: 28
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   53 (4%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 90 (7%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 90 = 90 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 20:45:29 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	90
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	91
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	32
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	37
        CARRY Only       	:	0
        LUT with CARRY   	:	1
    LogicCells                  :	91/1280
    PLBs                        :	13/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.7 (sec)

Final Design Statistics
    Number of LUTs      	:	91
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	91/1280
    PLBs                        :	34/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 115.55 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 193
used logic cells: 91
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 193
used logic cells: 91
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 117 
I1212: Iteration  1 :    15 unrouted : 1 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	90
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	91
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	32
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	37
        CARRY Only       	:	0
        LUT with CARRY   	:	1
    LogicCells                  :	91/1280
    PLBs                        :	13/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.8 (sec)

Final Design Statistics
    Number of LUTs      	:	91
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	91/1280
    PLBs                        :	30/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 107.05 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 185
used logic cells: 91
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 185
used logic cells: 91
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 117 
I1212: Iteration  1 :    13 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 20:49:11 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":18:1:18:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[9] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[8] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[7] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[6] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[5] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[4] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[3] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[2] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[1] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[0] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[14] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[13] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[12] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[11] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[10] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[9] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[8] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[7] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[6] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[5] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[4] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[3] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[2] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[1] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[0] is always 0.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:49:11 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:49:12 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:49:12 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:49:13 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 20:49:13 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     44   
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 20:49:13 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 20:49:13 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance vIndex[3:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance hIndex[3:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance ctr[10:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|Found counter in view:work.top(verilog) instance ctr[10:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    74.86ns		  52 /        44
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.
@N: FX1017 :|SB_GB inserted on the net hIndex16.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 44 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance 
-------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               44         p_hLED_cl_3_i[0]
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 20:49:14 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 70.861

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      80.2 MHz      83.333        12.472        70.861     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      70.861  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

              Starting                                        Arrival           
Instance      Reference     Type        Pin     Net           Time        Slack 
              Clock                                                             
--------------------------------------------------------------------------------
ctr[2]        clk12         SB_DFF      Q       ctr[2]        0.540       70.861
ctr[3]        clk12         SB_DFF      Q       ctr[3]        0.540       70.910
ctr[4]        clk12         SB_DFF      Q       ctr[4]        0.540       70.931
ctr[5]        clk12         SB_DFF      Q       ctr[5]        0.540       70.994
ctr[9]        clk12         SB_DFF      Q       ctr[9]        0.540       72.484
ctr[10]       clk12         SB_DFF      Q       ctr[10]       0.540       72.534
ctr[6]        clk12         SB_DFF      Q       ctr[6]        0.540       72.547
ctr[7]        clk12         SB_DFF      Q       ctr[7]        0.540       72.597
ctr[8]        clk12         SB_DFF      Q       ctr[8]        0.540       72.618
hIndex[0]     clk12         SB_DFFE     Q       hIndex[0]     0.540       73.529
================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                            Required           
Instance             Reference     Type        Pin     Net               Time         Slack 
                     Clock                                                                  
--------------------------------------------------------------------------------------------
vIndex[3]            clk12         SB_DFF      D       vIndex_4[3]       83.228       70.861
vIndex[0]            clk12         SB_DFF      D       vIndex_4[0]       83.228       71.188
vIndex[2]            clk12         SB_DFF      D       vIndex_RNO[2]     83.228       72.821
vIndex[1]            clk12         SB_DFF      D       vIndex_RNO[1]     83.228       72.961
hIndex[0]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.755
hIndex[1]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.755
hIndex[2]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.755
hIndex[3]            clk12         SB_DFFE     E       hIndex16_g        83.333       76.755
p_hLED_cl_1_i[0]     clk12         SB_DFFE     E       hIndex16_g        83.333       76.755
p_hLED_cl_2_i[0]     clk12         SB_DFFE     E       hIndex16_g        83.333       76.755
============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      12.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     70.861

    Number of logic level(s):                10
    Starting point:                          ctr[2] / Q
    Ending point:                            vIndex[3] / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                        Pin                              Pin               Arrival     No. of    
Name                     Type         Name                             Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
ctr[2]                   SB_DFF       Q                                Out     0.540     0.540       -         
ctr[2]                   Net          -                                -       1.599     -           3         
ctr_RNII0UE[2]           SB_LUT4      I0                               In      -         2.139       -         
ctr_RNII0UE[2]           SB_LUT4      O                                Out     0.449     2.588       -         
hIndex16_6               Net          -                                -       1.371     -           1         
ctr_RNIQR4Q[6]           SB_LUT4      I3                               In      -         3.959       -         
ctr_RNIQR4Q[6]           SB_LUT4      O                                Out     0.316     4.274       -         
hIndex16_8               Net          -                                -       1.371     -           1         
ctr_RNIPVEG1[0]          SB_LUT4      I3                               In      -         5.645       -         
ctr_RNIPVEG1[0]          SB_LUT4      O                                Out     0.316     5.961       -         
hIndex16                 Net          -                                -       0.000     -           1         
ctr_RNIPVEG1_0[0]        SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         5.961       -         
ctr_RNIPVEG1_0[0]        SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.617     6.578       -         
hIndex16_g               Net          -                                -       0.000     -           32        
vIndex_RNIT7EB3[3]       SB_LUT4      I0                               In      -         6.578       -         
vIndex_RNIT7EB3[3]       SB_LUT4      O                                Out     0.449     7.027       -         
vIndex_1_sqmuxa          Net          -                                -       0.905     -           2         
un1_vIndex_2_cry_0_c     SB_CARRY     CI                               In      -         7.932       -         
un1_vIndex_2_cry_0_c     SB_CARRY     CO                               Out     0.126     8.058       -         
un1_vIndex_2_cry_0       Net          -                                -       0.014     -           2         
un1_vIndex_2_cry_1_c     SB_CARRY     CI                               In      -         8.072       -         
un1_vIndex_2_cry_1_c     SB_CARRY     CO                               Out     0.126     8.198       -         
un1_vIndex_2_cry_1       Net          -                                -       0.014     -           2         
un1_vIndex_2_cry_2_c     SB_CARRY     CI                               In      -         8.212       -         
un1_vIndex_2_cry_2_c     SB_CARRY     CO                               Out     0.126     8.338       -         
un1_vIndex_2_cry_2       Net          -                                -       0.386     -           1         
vIndex_RNO_0[3]          SB_LUT4      I3                               In      -         8.725       -         
vIndex_RNO_0[3]          SB_LUT4      O                                Out     0.316     9.040       -         
vIndex_RNO_0[3]          Net          -                                -       1.371     -           1         
vIndex_RNO[3]            SB_LUT4      I0                               In      -         10.411      -         
vIndex_RNO[3]            SB_LUT4      O                                Out     0.449     10.860      -         
vIndex_4[3]              Net          -                                -       1.507     -           1         
vIndex[3]                SB_DFF       D                                In      -         12.367      -         
===============================================================================================================
Total path delay (propagation time + setup) of 12.472 is 3.934(31.5%) logic and 8.538(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        13 uses
SB_DFF          15 uses
SB_DFFE         29 uses
SB_GB           1 use
SB_LUT4         78 uses

I/O ports: 28
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   44 (3%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 78 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 78 = 78 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 20:49:14 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	78
    Number of DFFs      	:	44
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	13
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	79
    Number of DFFs      	:	44
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	13

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	32
        LUT, DFF and CARRY	:	12
    Combinational LogicCells
        Only LUT         	:	34
        CARRY Only       	:	0
        LUT with CARRY   	:	1
    LogicCells                  :	79/1280
    PLBs                        :	11/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.8 (sec)

Final Design Statistics
    Number of LUTs      	:	79
    Number of DFFs      	:	44
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	13
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	79/1280
    PLBs                        :	33/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 120.38 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 183
used logic cells: 79
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 183
used logic cells: 79
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 96 
I1212: Iteration  1 :    10 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 20:51:50 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":18:1:18:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[9] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[8] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[7] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[6] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[5] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[4] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[3] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[2] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[1] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_vLED[0] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[14] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[13] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[12] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[11] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[10] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[9] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[8] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[7] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[6] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[5] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[4] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[3] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[2] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[1] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":30:1:30:6|Register bit p_hLED[0] is always 0.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:51:51 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:51:51 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:51:51 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:51:52 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 20:51:52 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     37   
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 20:51:52 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 20:51:53 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance vIndex[3:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance hIndex[3:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":30:1:30:6|User-specified initial value defined for instance ctr[3:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    77.66ns		  43 /        37
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.
@N: FX1017 :|SB_GB inserted on the net hIndex16.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 37 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance 
-------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               37         p_hLED_cl_3_i[0]
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 20:51:53 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 73.529

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      102.0 MHz     83.333        9.804         73.529     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      73.529  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

              Starting                                        Arrival           
Instance      Reference     Type        Pin     Net           Time        Slack 
              Clock                                                             
--------------------------------------------------------------------------------
hIndex[0]     clk12         SB_DFFE     Q       hIndex[0]     0.540       73.529
hIndex[1]     clk12         SB_DFFE     Q       hIndex[1]     0.540       73.578
vIndex[0]     clk12         SB_DFF      Q       vIndex[0]     0.540       73.578
hIndex[2]     clk12         SB_DFFE     Q       hIndex[2]     0.540       73.599
vIndex[1]     clk12         SB_DFF      Q       vIndex[1]     0.540       73.620
vIndex[2]     clk12         SB_DFF      Q       vIndex[2]     0.540       73.648
hIndex[3]     clk12         SB_DFFE     Q       hIndex[3]     0.540       73.662
vIndex[3]     clk12         SB_DFF      Q       vIndex[3]     0.540       73.712
ctr[0]        clk12         SB_DFF      Q       ctr[0]        0.540       74.234
ctr[1]        clk12         SB_DFF      Q       ctr[1]        0.540       74.283
================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                            Required           
Instance             Reference     Type        Pin     Net               Time         Slack 
                     Clock                                                                  
--------------------------------------------------------------------------------------------
vIndex[3]            clk12         SB_DFF      D       vIndex_4[3]       83.228       73.529
vIndex[0]            clk12         SB_DFF      D       vIndex_4[0]       83.228       73.856
vIndex[2]            clk12         SB_DFF      D       vIndex_RNO[2]     83.228       75.489
vIndex[1]            clk12         SB_DFF      D       vIndex_RNO[1]     83.228       75.629
p_hLED_cl_9_i[0]     clk12         SB_DFFE     D       p_hLED48_i        83.228       77.376
p_vLED_cl_1_i[0]     clk12         SB_DFFE     D       p_vLED33_i        83.228       77.376
hIndex[0]            clk12         SB_DFFE     D       hIndex_3[0]       83.228       77.383
hIndex[1]            clk12         SB_DFFE     D       hIndex_3[1]       83.228       77.411
hIndex[2]            clk12         SB_DFFE     D       hIndex_3[2]       83.228       77.475
ctr[0]               clk12         SB_DFF      D       ctr_i[0]          83.228       79.133
============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      9.698
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     73.529

    Number of logic level(s):                7
    Starting point:                          hIndex[0] / Q
    Ending point:                            vIndex[3] / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
hIndex[0]                SB_DFFE      Q        Out     0.540     0.540       -         
hIndex[0]                Net          -        -       1.599     -           19        
hIndex_RNI6JO41[3]       SB_LUT4      I0       In      -         2.139       -         
hIndex_RNI6JO41[3]       SB_LUT4      O        Out     0.449     2.588       -         
p_hLED48                 Net          -        -       1.371     -           7         
vIndex_RNIE0T92[3]       SB_LUT4      I1       In      -         3.959       -         
vIndex_RNIE0T92[3]       SB_LUT4      O        Out     0.400     4.359       -         
vIndex_1_sqmuxa          Net          -        -       0.905     -           2         
un1_vIndex_2_cry_0_c     SB_CARRY     CI       In      -         5.263       -         
un1_vIndex_2_cry_0_c     SB_CARRY     CO       Out     0.126     5.390       -         
un1_vIndex_2_cry_0       Net          -        -       0.014     -           2         
un1_vIndex_2_cry_1_c     SB_CARRY     CI       In      -         5.404       -         
un1_vIndex_2_cry_1_c     SB_CARRY     CO       Out     0.126     5.530       -         
un1_vIndex_2_cry_1       Net          -        -       0.014     -           2         
un1_vIndex_2_cry_2_c     SB_CARRY     CI       In      -         5.544       -         
un1_vIndex_2_cry_2_c     SB_CARRY     CO       Out     0.126     5.670       -         
un1_vIndex_2_cry_2       Net          -        -       0.386     -           1         
vIndex_RNO_0[3]          SB_LUT4      I3       In      -         6.056       -         
vIndex_RNO_0[3]          SB_LUT4      O        Out     0.316     6.372       -         
vIndex_RNO_0[3]          Net          -        -       1.371     -           1         
vIndex_RNO[3]            SB_LUT4      I0       In      -         7.743       -         
vIndex_RNO[3]            SB_LUT4      O        Out     0.449     8.191       -         
vIndex_4[3]              Net          -        -       1.507     -           1         
vIndex[3]                SB_DFF       D        In      -         9.698       -         
=======================================================================================
Total path delay (propagation time + setup) of 9.804 is 2.637(26.9%) logic and 7.167(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        3 uses
SB_DFF          8 uses
SB_DFFE         29 uses
SB_GB           1 use
SB_LUT4         68 uses

I/O ports: 28
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   37 (2%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 68 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 68 = 68 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 20:51:54 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	68
    Number of DFFs      	:	37
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	3
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	69
    Number of DFFs      	:	37
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	3

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	35
        LUT, DFF and CARRY	:	2
    Combinational LogicCells
        Only LUT         	:	31
        CARRY Only       	:	0
        LUT with CARRY   	:	1
    LogicCells                  :	69/1280
    PLBs                        :	10/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.7 (sec)

Final Design Statistics
    Number of LUTs      	:	69
    Number of DFFs      	:	37
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	3
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	69/1280
    PLBs                        :	20/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 161.91 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 143
used logic cells: 69
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 143
used logic cells: 69
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 75 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 20:59:35 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":22:1:22:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":35:1:35:6|Register bit p_vLED[9] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":35:1:35:6|Register bit p_vLED_cl[0] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":35:1:35:6|Register bit p_vLED[8] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":35:1:35:6|Register bit p_vLED[7] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":35:1:35:6|Register bit p_vLED[6] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":35:1:35:6|Register bit p_vLED[5] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":35:1:35:6|Register bit p_vLED[4] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":35:1:35:6|Register bit p_vLED[3] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":35:1:35:6|Register bit p_vLED[2] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":35:1:35:6|Register bit p_vLED[1] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":35:1:35:6|Register bit p_vLED[0] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":35:1:35:6|Register bit p_vLED_cl[0] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":35:1:35:6|Register bit p_hLED[14] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":35:1:35:6|Register bit p_hLED_cl[0] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":35:1:35:6|Register bit p_hLED[13] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":35:1:35:6|Register bit p_hLED[12] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":35:1:35:6|Register bit p_hLED[11] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":35:1:35:6|Register bit p_hLED[10] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":35:1:35:6|Register bit p_hLED[9] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":35:1:35:6|Register bit p_hLED[8] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":35:1:35:6|Register bit p_hLED[7] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":35:1:35:6|Register bit p_hLED[6] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":35:1:35:6|Register bit p_hLED[5] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":35:1:35:6|Register bit p_hLED[4] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":35:1:35:6|Register bit p_hLED[3] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":35:1:35:6|Register bit p_hLED[2] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":35:1:35:6|Register bit p_hLED[1] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":35:1:35:6|Register bit p_hLED[0] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":35:1:35:6|Register bit p_hLED_cl[0] is always 1.
@W: CL169 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":35:1:35:6|Pruning unused register vIndex[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":35:1:35:6|Pruning unused register hIndex[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":35:1:35:6|Pruning unused register ctr[3:0]. Make sure that there are no unused intermediate registers.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":4:11:4:17|Input p_clk12 is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:59:35 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:59:35 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:59:35 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 20:59:36 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 20:59:36 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":35:1:35:6|Tristate driver p_vLED_1[1] (in view: work.top(verilog)) on net p_vLED[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":35:1:35:6|Tristate driver p_vLED_1[2] (in view: work.top(verilog)) on net p_vLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":35:1:35:6|Tristate driver p_vLED_1[3] (in view: work.top(verilog)) on net p_vLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":35:1:35:6|Tristate driver p_vLED_1[4] (in view: work.top(verilog)) on net p_vLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":35:1:35:6|Tristate driver p_vLED_1[5] (in view: work.top(verilog)) on net p_vLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":35:1:35:6|Tristate driver p_vLED_1[6] (in view: work.top(verilog)) on net p_vLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":35:1:35:6|Tristate driver p_vLED_1[7] (in view: work.top(verilog)) on net p_vLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":35:1:35:6|Tristate driver p_vLED_1[8] (in view: work.top(verilog)) on net p_vLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":35:1:35:6|Tristate driver p_vLED_1[9] (in view: work.top(verilog)) on net p_vLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":35:1:35:6|Tristate driver p_hLED_1[1] (in view: work.top(verilog)) on net p_hLED[1] (in view: work.top(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     0    
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 20:59:37 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 20:59:37 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":35:1:35:6|Tristate driver p_hLED_1[1] (in view: work.top(verilog)) on net p_hLED[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":35:1:35:6|Tristate driver p_hLED_1[2] (in view: work.top(verilog)) on net p_hLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":35:1:35:6|Tristate driver p_hLED_1[3] (in view: work.top(verilog)) on net p_hLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":35:1:35:6|Tristate driver p_hLED_1[4] (in view: work.top(verilog)) on net p_hLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":35:1:35:6|Tristate driver p_hLED_1[5] (in view: work.top(verilog)) on net p_hLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":35:1:35:6|Tristate driver p_hLED_1[6] (in view: work.top(verilog)) on net p_hLED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":35:1:35:6|Tristate driver p_hLED_1[7] (in view: work.top(verilog)) on net p_hLED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":35:1:35:6|Tristate driver p_hLED_1[8] (in view: work.top(verilog)) on net p_hLED[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":35:1:35:6|Tristate driver p_hLED_1[9] (in view: work.top(verilog)) on net p_hLED[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":35:1:35:6|Tristate driver p_hLED_1[10] (in view: work.top(verilog)) on net p_hLED[10] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 20:59:37 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group    
-----------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      NA            83.333        NA            NA        declared     group_8_3
===========================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_LUT4         0 uses

I/O ports: 28
I/O primitives: 25
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 20:59:38 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal p_vLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[14]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[12]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[13]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[10]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[11]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_vLED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal p_hLED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for p_clk12, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	25/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	25/96
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 21:11:09 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":22:1:22:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_vLED[9] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_vLED[8] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_vLED[7] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_vLED[6] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_vLED[5] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_vLED[4] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_vLED[3] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_vLED[2] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_vLED[1] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_vLED[0] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_hLED[14] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_hLED[13] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_hLED[12] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_hLED[11] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_hLED[10] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_hLED[9] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_hLED[8] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_hLED[7] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_hLED[6] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_hLED[5] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_hLED[4] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_hLED[3] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_hLED[2] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_hLED[1] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_hLED[0] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit ballXVel[1] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit ballYVel[1] is always 0.
@W: CL260 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Pruning register bit 1 of ballXVel[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Pruning register bit 1 of ballYVel[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 21:11:09 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 21:11:09 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 21:11:09 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 21:11:10 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 21:11:11 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     47   
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 21:11:11 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 21:11:11 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":36:1:36:6|User-specified initial value defined for instance vIndex[3:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":36:1:36:6|User-specified initial value defined for instance ballY[3:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":36:1:36:6|User-specified initial value defined for instance ballX[3:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":36:1:36:6|User-specified initial value defined for instance hIndex[3:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":36:1:36:6|User-specified initial value defined for instance ctr[3:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":36:1:36:6|User-specified initial value defined for instance ballYVel[0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":36:1:36:6|User-specified initial value defined for instance ballXVel[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    77.46ns		  67 /        47
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 47 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance 
-------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               47         p_hLED_cl_3_i[0]
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 21:11:12 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 73.480

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      101.5 MHz     83.333        9.853         73.480     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      73.480  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

              Starting                                       Arrival           
Instance      Reference     Type       Pin     Net           Time        Slack 
              Clock                                                            
-------------------------------------------------------------------------------
ctr[0]        clk12         SB_DFF     Q       ctr[0]        0.540       73.480
ctr[1]        clk12         SB_DFF     Q       ctr[1]        0.540       73.529
hIndex[0]     clk12         SB_DFF     Q       hIndex[0]     0.540       73.529
ctr[2]        clk12         SB_DFF     Q       ctr[2]        0.540       73.550
hIndex[1]     clk12         SB_DFF     Q       hIndex[1]     0.540       73.578
vIndex[0]     clk12         SB_DFF     Q       vIndex[0]     0.540       73.578
hIndex[2]     clk12         SB_DFF     Q       hIndex[2]     0.540       73.599
ctr[3]        clk12         SB_DFF     Q       ctr[3]        0.540       73.613
vIndex[1]     clk12         SB_DFF     Q       vIndex[1]     0.540       73.620
vIndex[2]     clk12         SB_DFF     Q       vIndex[2]     0.540       73.648
===============================================================================


Ending Points with Worst Slack
******************************

              Starting                                           Required           
Instance      Reference     Type       Pin     Net               Time         Slack 
              Clock                                                                 
------------------------------------------------------------------------------------
vIndex[3]     clk12         SB_DFF     D       vIndex_4[3]       83.228       73.480
vIndex[0]     clk12         SB_DFF     D       vIndex_4[0]       83.228       73.807
ballX[3]      clk12         SB_DFF     D       ballX_RNO[3]      83.228       75.338
ballY[3]      clk12         SB_DFF     D       ballY_RNO[3]      83.228       75.338
vIndex[2]     clk12         SB_DFF     D       vIndex_RNO[2]     83.228       75.440
ballX[2]      clk12         SB_DFF     D       ballX_RNO[2]      83.228       75.478
ballY[2]      clk12         SB_DFF     D       ballY_RNO[2]      83.228       75.478
hIndex[3]     clk12         SB_DFF     D       hIndex_2          83.228       75.493
ballX[1]      clk12         SB_DFF     D       ballX_RNO[1]      83.228       75.564
ballY[1]      clk12         SB_DFF     D       ballY_RNO[1]      83.228       75.564
====================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      9.748
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     73.480

    Number of logic level(s):                7
    Starting point:                          ctr[0] / Q
    Ending point:                            vIndex[3] / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
ctr[0]                   SB_DFF       Q        Out     0.540     0.540       -         
ctr[0]                   Net          -        -       1.599     -           5         
ctr_RNIAOTE[3]           SB_LUT4      I0       In      -         2.139       -         
ctr_RNIAOTE[3]           SB_LUT4      O        Out     0.449     2.588       -         
hIndex16                 Net          -        -       1.371     -           21        
vIndex_RNIE0T92[3]       SB_LUT4      I0       In      -         3.959       -         
vIndex_RNIE0T92[3]       SB_LUT4      O        Out     0.449     4.408       -         
vIndex_1_sqmuxa          Net          -        -       0.905     -           2         
un1_vIndex_2_cry_0_c     SB_CARRY     CI       In      -         5.313       -         
un1_vIndex_2_cry_0_c     SB_CARRY     CO       Out     0.126     5.439       -         
un1_vIndex_2_cry_0       Net          -        -       0.014     -           2         
un1_vIndex_2_cry_1_c     SB_CARRY     CI       In      -         5.453       -         
un1_vIndex_2_cry_1_c     SB_CARRY     CO       Out     0.126     5.579       -         
un1_vIndex_2_cry_1       Net          -        -       0.014     -           2         
un1_vIndex_2_cry_2_c     SB_CARRY     CI       In      -         5.593       -         
un1_vIndex_2_cry_2_c     SB_CARRY     CO       Out     0.126     5.719       -         
un1_vIndex_2_cry_2       Net          -        -       0.386     -           1         
vIndex_RNO_0[3]          SB_LUT4      I3       In      -         6.105       -         
vIndex_RNO_0[3]          SB_LUT4      O        Out     0.316     6.421       -         
vIndex_RNO_0[3]          Net          -        -       1.371     -           1         
vIndex_RNO[3]            SB_LUT4      I0       In      -         7.792       -         
vIndex_RNO[3]            SB_LUT4      O        Out     0.449     8.241       -         
vIndex_4[3]              Net          -        -       1.507     -           1         
vIndex[3]                SB_DFF       D        In      -         9.748       -         
=======================================================================================
Total path delay (propagation time + setup) of 9.853 is 2.686(27.3%) logic and 7.167(72.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        9 uses
SB_DFF          22 uses
SB_DFFE         25 uses
SB_LUT4         92 uses

I/O ports: 28
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   47 (3%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 92 (7%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 92 = 92 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 21:11:12 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	92
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	9
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	93
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	9

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	39
        LUT, DFF and CARRY	:	8
    Combinational LogicCells
        Only LUT         	:	45
        CARRY Only       	:	0
        LUT with CARRY   	:	1
    LogicCells                  :	93/1280
    PLBs                        :	14/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.4 (sec)

Final Design Statistics
    Number of LUTs      	:	93
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	9
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	93/1280
    PLBs                        :	27/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 160.45 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 205
used logic cells: 93
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 205
used logic cells: 93
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 106 
I1212: Iteration  1 :    22 unrouted : 0 seconds
I1212: Iteration  2 :     6 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 21:13:48 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":22:1:22:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_vLED[0] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_vLED[1] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_vLED[2] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_vLED[3] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_vLED[4] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_vLED[5] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_vLED[6] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_vLED[7] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_vLED[8] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_vLED[9] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit ballXVel[1] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit ballYVel[1] is always 0.
@W: CL260 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Pruning register bit 1 of ballYVel[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Pruning register bit 1 of ballXVel[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 21:13:48 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 21:13:49 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 21:13:49 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 21:13:50 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 21:13:50 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     62   
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 21:13:50 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 21:13:50 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":36:1:36:6|User-specified initial value defined for instance vIndex[3:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":36:1:36:6|User-specified initial value defined for instance ballY[3:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":36:1:36:6|User-specified initial value defined for instance ballX[3:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":36:1:36:6|User-specified initial value defined for instance hIndex[3:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":36:1:36:6|User-specified initial value defined for instance ctr[18:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":36:1:36:6|User-specified initial value defined for instance ballYVel[0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":36:1:36:6|User-specified initial value defined for instance ballXVel[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":36:1:36:6|Found counter in view:work.top(verilog) instance ctr[18:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    74.66ns		  85 /        62
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 62 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance 
-------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               62         p_hLED_cl_3_i[0]
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 21:13:51 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 71.831

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      86.9 MHz      83.333        11.502        71.831     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      71.831  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                     Arrival           
Instance     Reference     Type       Pin     Net         Time        Slack 
             Clock                                                          
----------------------------------------------------------------------------
ctr[0]       clk12         SB_DFF     Q       ctr[0]      0.540       71.831
ctr[1]       clk12         SB_DFF     Q       ctr[1]      0.540       71.880
ctr[2]       clk12         SB_DFF     Q       ctr[2]      0.540       71.901
ctr[18]      clk12         SB_DFF     Q       ctr[18]     0.540       71.964
ctr[3]       clk12         SB_DFF     Q       ctr[3]      0.540       73.518
ctr[4]       clk12         SB_DFF     Q       ctr[4]      0.540       73.567
ctr[7]       clk12         SB_DFF     Q       ctr[7]      0.540       73.567
ctr[5]       clk12         SB_DFF     Q       ctr[5]      0.540       73.588
ctr[11]      clk12         SB_DFF     Q       ctr[11]     0.540       73.588
ctr[8]       clk12         SB_DFF     Q       ctr[8]      0.540       73.616
============================================================================


Ending Points with Worst Slack
******************************

                Starting                                               Required           
Instance        Reference     Type       Pin     Net                   Time         Slack 
                Clock                                                                     
------------------------------------------------------------------------------------------
ballX[3]        clk12         SB_DFF     D       ballX_RNO[3]          83.228       71.831
ballY[3]        clk12         SB_DFF     D       ballY_RNO[3]          83.228       71.831
ballX[2]        clk12         SB_DFF     D       ballX_RNO[2]          83.228       71.971
ballY[2]        clk12         SB_DFF     D       ballY_RNO[2]          83.228       71.971
ballX[1]        clk12         SB_DFF     D       ballX_RNO[1]          83.228       72.057
ballY[1]        clk12         SB_DFF     D       ballY_RNO[1]          83.228       72.057
ballXVel[0]     clk12         SB_DFF     D       ballXVel_0            83.228       73.807
ballYVel[0]     clk12         SB_DFF     D       ballYVel_0            83.228       73.807
ballX[0]        clk12         SB_DFF     D       un1_ballX_5_axb_0     83.228       73.856
ballY[0]        clk12         SB_DFF     D       un1_ballY_4_axb_0     83.228       73.856
==========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      11.397
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     71.831

    Number of logic level(s):                7
    Starting point:                          ctr[0] / Q
    Ending point:                            ballX[3] / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
ctr[0]                    SB_DFF       Q        Out     0.540     0.540       -         
ctr[0]                    Net          -        -       1.599     -           3         
ctr_RNI05AM[18]           SB_LUT4      I0       In      -         2.139       -         
ctr_RNI05AM[18]           SB_LUT4      O        Out     0.449     2.588       -         
ballXVel12_10             Net          -        -       1.371     -           1         
ctr_RNIOJLN1[15]          SB_LUT4      I0       In      -         3.959       -         
ctr_RNIOJLN1[15]          SB_LUT4      O        Out     0.449     4.408       -         
ballXVel12_14             Net          -        -       1.371     -           1         
ctr_RNID5D94[3]           SB_LUT4      I3       In      -         5.779       -         
ctr_RNID5D94[3]           SB_LUT4      O        Out     0.316     6.094       -         
ballXVel12                Net          -        -       1.371     -           12        
ballXVel_RNIFI1J4[0]      SB_LUT4      I0       In      -         7.465       -         
ballXVel_RNIFI1J4[0]      SB_LUT4      O        Out     0.449     7.914       -         
ballXVel_RNIFI1J4[0]      Net          -        -       0.905     -           2         
un1_ballX_5_cry_1_0_c     SB_CARRY     I1       In      -         8.819       -         
un1_ballX_5_cry_1_0_c     SB_CARRY     CO       Out     0.229     9.048       -         
un1_ballX_5_cry_1         Net          -        -       0.014     -           2         
un1_ballX_5_cry_2_0_c     SB_CARRY     CI       In      -         9.062       -         
un1_ballX_5_cry_2_0_c     SB_CARRY     CO       Out     0.126     9.188       -         
un1_ballX_5_cry_2         Net          -        -       0.386     -           1         
ballX_RNO[3]              SB_LUT4      I3       In      -         9.574       -         
ballX_RNO[3]              SB_LUT4      O        Out     0.316     9.890       -         
ballX_RNO[3]              Net          -        -       1.507     -           1         
ballX[3]                  SB_DFF       D        In      -         11.397      -         
========================================================================================
Total path delay (propagation time + setup) of 11.502 is 2.978(25.9%) logic and 8.524(74.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        27 uses
SB_DFF          37 uses
SB_DFFE         25 uses
SB_LUT4         108 uses

I/O ports: 28
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   62 (4%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 108 (8%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 108 = 108 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 21:13:51 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	108
    Number of DFFs      	:	62
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	27
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	110
    Number of DFFs      	:	62
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	27

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	36
        LUT, DFF and CARRY	:	26
    Combinational LogicCells
        Only LUT         	:	47
        CARRY Only       	:	0
        LUT with CARRY   	:	1
    LogicCells                  :	110/1280
    PLBs                        :	16/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.6 (sec)

Final Design Statistics
    Number of LUTs      	:	110
    Number of DFFs      	:	62
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	27
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	110/1280
    PLBs                        :	33/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 164.14 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 251
used logic cells: 110
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 251
used logic cells: 110
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 142 
I1212: Iteration  1 :    19 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"I:\iCE_Cubed\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PongDevBoard_syn.prj" -log "PongDevBoard_Implmnt/PongDevBoard.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PongDevBoard_Implmnt/PongDevBoard.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: I:\iCE_Cubed\synpbase
#OS: Windows 8 6.2
#Hostname: TONY-MALONEY

# Sun Dec 13 21:21:27 2020

#Implementation: PongDevBoard_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"I:\iCE_Cubed\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"I:\iCE_Cubed\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v" (library work)
Verilog syntax check successful!
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":22:1:22:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Removing register 'p_hLED' because it is only assigned 0 or its original value.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_vLED[0] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_vLED[1] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_vLED[2] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_vLED[3] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_vLED[4] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_vLED[5] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_vLED[6] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_vLED[7] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_vLED[8] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit p_vLED[9] is always 1.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit ballXVel[1] is always 0.
@N: CL189 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Register bit ballYVel[1] is always 0.
@W: CL260 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Pruning register bit 1 of ballYVel[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":36:1:36:6|Pruning register bit 1 of ballXVel[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":6:11:6:17|Input p_upBtn is unused.
@N: CL159 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":7:11:7:18|Input p_dwnBtn is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 21:21:27 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 21:21:28 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 21:21:28 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_comp.srs changed - recompiling
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\top.v":3:7:3:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 13 21:21:29 2020

###########################################################]
Pre-mapping Report

# Sun Dec 13 21:21:29 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
@L: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt 
Printing clock  summary report in "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock         Clock
Clock     Frequency     Period        Type         Group         Load 
----------------------------------------------------------------------
clk12     12.0 MHz      83.333        declared     group_8_3     62   
======================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 21:21:29 2020

###########################################################]
Map & Optimize Report

# Sun Dec 13 21:21:29 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk12

@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":36:1:36:6|User-specified initial value defined for instance vIndex[3:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":36:1:36:6|User-specified initial value defined for instance ballY[3:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":36:1:36:6|User-specified initial value defined for instance ballX[3:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":36:1:36:6|User-specified initial value defined for instance hIndex[3:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":36:1:36:6|User-specified initial value defined for instance ctr[18:0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":36:1:36:6|User-specified initial value defined for instance ballYVel[0] is being ignored. 
@W: FX1039 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":36:1:36:6|User-specified initial value defined for instance ballXVel[0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":36:1:36:6|Found counter in view:work.top(verilog) instance ctr[18:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    74.66ns		  85 /        62
@N: FX1016 :"c:\users\ethan\documents\grabcad\altium projs\basic fpga\code\top.v":4:11:4:17|SB_GB_IO inserted on the port p_clk12.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 62 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance 
-------------------------------------------------------------------------------------------
@K:CKID0001       p_clk12_ibuf_gb_io     SB_GB_IO               62         p_hLED_cl_3_i[0]
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\synwork\PongDevBoard_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\PongDevBoard.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT615 |Found clock clk12 with period 83.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 13 21:21:30 2020
#


Top view:               top
Requested Frequency:    12.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\cons.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 71.831

                   Requested     Estimated     Requested     Estimated                Clock        Clock    
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group    
------------------------------------------------------------------------------------------------------------
clk12              12.0 MHz      86.9 MHz      83.333        11.502        71.831     declared     group_8_3
============================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk12     clk12   |  83.333      71.831  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk12
====================================



Starting Points with Worst Slack
********************************

             Starting                                     Arrival           
Instance     Reference     Type       Pin     Net         Time        Slack 
             Clock                                                          
----------------------------------------------------------------------------
ctr[0]       clk12         SB_DFF     Q       ctr[0]      0.540       71.831
ctr[1]       clk12         SB_DFF     Q       ctr[1]      0.540       71.880
ctr[2]       clk12         SB_DFF     Q       ctr[2]      0.540       71.901
ctr[18]      clk12         SB_DFF     Q       ctr[18]     0.540       71.964
ctr[3]       clk12         SB_DFF     Q       ctr[3]      0.540       73.518
ctr[4]       clk12         SB_DFF     Q       ctr[4]      0.540       73.567
ctr[7]       clk12         SB_DFF     Q       ctr[7]      0.540       73.567
ctr[5]       clk12         SB_DFF     Q       ctr[5]      0.540       73.588
ctr[11]      clk12         SB_DFF     Q       ctr[11]     0.540       73.588
ctr[8]       clk12         SB_DFF     Q       ctr[8]      0.540       73.616
============================================================================


Ending Points with Worst Slack
******************************

                Starting                                               Required           
Instance        Reference     Type       Pin     Net                   Time         Slack 
                Clock                                                                     
------------------------------------------------------------------------------------------
ballX[3]        clk12         SB_DFF     D       ballX_RNO[3]          83.228       71.831
ballY[3]        clk12         SB_DFF     D       ballY_RNO[3]          83.228       71.831
ballX[2]        clk12         SB_DFF     D       ballX_RNO[2]          83.228       71.971
ballY[2]        clk12         SB_DFF     D       ballY_RNO[2]          83.228       71.971
ballX[1]        clk12         SB_DFF     D       ballX_RNO[1]          83.228       72.057
ballY[1]        clk12         SB_DFF     D       ballY_RNO[1]          83.228       72.057
ballXVel[0]     clk12         SB_DFF     D       ballXVel_0            83.228       73.807
ballYVel[0]     clk12         SB_DFF     D       ballYVel_0            83.228       73.807
ballX[0]        clk12         SB_DFF     D       un1_ballX_3_axb_0     83.228       73.856
ballY[0]        clk12         SB_DFF     D       un1_ballY_4_axb_0     83.228       73.856
==========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      83.333
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         83.228

    - Propagation time:                      11.397
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     71.831

    Number of logic level(s):                7
    Starting point:                          ctr[0] / Q
    Ending point:                            ballX[3] / D
    The start point is clocked by            clk12 [rising] on pin C
    The end   point is clocked by            clk12 [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
ctr[0]                    SB_DFF       Q        Out     0.540     0.540       -         
ctr[0]                    Net          -        -       1.599     -           3         
ctr_RNI05AM[18]           SB_LUT4      I0       In      -         2.139       -         
ctr_RNI05AM[18]           SB_LUT4      O        Out     0.449     2.588       -         
ballXVel12_10             Net          -        -       1.371     -           1         
ctr_RNIOJLN1[15]          SB_LUT4      I0       In      -         3.959       -         
ctr_RNIOJLN1[15]          SB_LUT4      O        Out     0.449     4.408       -         
ballXVel12_14             Net          -        -       1.371     -           1         
ctr_RNID5D94[3]           SB_LUT4      I3       In      -         5.779       -         
ctr_RNID5D94[3]           SB_LUT4      O        Out     0.316     6.094       -         
ballXVel12                Net          -        -       1.371     -           12        
ballXVel_RNIFI1J4[0]      SB_LUT4      I0       In      -         7.465       -         
ballXVel_RNIFI1J4[0]      SB_LUT4      O        Out     0.449     7.914       -         
ballXVel_RNIFI1J4[0]      Net          -        -       0.905     -           2         
un1_ballX_3_cry_1_0_c     SB_CARRY     I1       In      -         8.819       -         
un1_ballX_3_cry_1_0_c     SB_CARRY     CO       Out     0.229     9.048       -         
un1_ballX_3_cry_1         Net          -        -       0.014     -           2         
un1_ballX_3_cry_2_0_c     SB_CARRY     CI       In      -         9.062       -         
un1_ballX_3_cry_2_0_c     SB_CARRY     CO       Out     0.126     9.188       -         
un1_ballX_3_cry_2         Net          -        -       0.386     -           1         
ballX_RNO[3]              SB_LUT4      I3       In      -         9.574       -         
ballX_RNO[3]              SB_LUT4      O        Out     0.316     9.890       -         
ballX_RNO[3]              Net          -        -       1.507     -           1         
ballX[3]                  SB_DFF       D        In      -         11.397      -         
========================================================================================
Total path delay (propagation time + setup) of 11.502 is 2.978(25.9%) logic and 8.524(74.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1ktq144
Cell usage:
SB_CARRY        27 uses
SB_DFF          37 uses
SB_DFFE         25 uses
SB_LUT4         108 uses

I/O ports: 28
I/O primitives: 26
SB_GB_IO       1 use
SB_IO          25 uses

I/O Register bits:                  0
Register bits not including I/Os:   62 (4%)
Total load per clock:
   clk12: 1

@S |Mapping Summary:
Total  LUTs: 108 (8%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 108 = 108 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 13 21:21:30 2020

###########################################################]


Synthesis exit by 0.
Current Implementation PongDevBoard_Implmnt its sbt path: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\edifparser.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf " "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.edf...
Parsing constraint file: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
sdc_reader OK C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/PongDevBoard.scf
Stored edif netlist at C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer
Timing library       - I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	108
    Number of DFFs      	:	62
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	27
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	110
    Number of DFFs      	:	62
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	27

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	36
        LUT, DFF and CARRY	:	26
    Combinational LogicCells
        Only LUT         	:	47
        CARRY Only       	:	0
        LUT with CARRY   	:	1
    LogicCells                  :	110/1280
    PLBs                        :	16/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.7 (sec)

Final Design Statistics
    Number of LUTs      	:	110
    Number of DFFs      	:	62
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	27
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	110/1280
    PLBs                        :	33/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	26/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: clk12 | Frequency: 164.14 MHz | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --DRC_only  --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 251
used logic cells: 110
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\packer.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer" --translator "I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 251
used logic cells: 110
Translating sdc file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top" "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbrouter.exe I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\netlist\oadb-top I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\router --sdf_file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 142 
I1212: Iteration  1 :    19 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"I:/iCE_Cubed/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --view rt --device "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --lib-file "I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : I:\iCE_Cubed\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top --lib-file I:\iCE_Cubed\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\ethan\Documents\GrabCAD\Altium Projs\Basic FPGA\Code\PongDevBoard\PongDevBoard_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"I:/iCE_Cubed/sbt_backend/bin/win32/opt\bitmap.exe" "I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
10:15:47 PM
