# Generated by Yosys 0.33 (git sha1 2584903a060)
autoidx 5
attribute \top 1
attribute \src "examples/patterns/basic/and/verilog/and_nor.v:2.1-19.10"
module \and_nor
  attribute \src "examples/patterns/basic/and/verilog/and_nor.v:12.16-12.18"
  wire $not$examples/patterns/basic/and/verilog/and_nor.v:12$1_Y
  attribute \src "examples/patterns/basic/and/verilog/and_nor.v:13.16-13.18"
  wire $not$examples/patterns/basic/and/verilog/and_nor.v:13$2_Y
  attribute \src "examples/patterns/basic/and/verilog/and_nor.v:17.12-17.20"
  wire $not$examples/patterns/basic/and/verilog/and_nor.v:17$4_Y
  attribute \src "examples/patterns/basic/and/verilog/and_nor.v:15.18-15.31"
  wire $or$examples/patterns/basic/and/verilog/and_nor.v:15$3_Y
  attribute \src "examples/patterns/basic/and/verilog/and_nor.v:4.12-4.13"
  wire input 1 \a
  attribute \src "examples/patterns/basic/and/verilog/and_nor.v:5.12-5.13"
  wire input 2 \b
  attribute \src "examples/patterns/basic/and/verilog/and_nor.v:9.6-9.13"
  wire \nor_out
  attribute \src "examples/patterns/basic/and/verilog/and_nor.v:10.6-10.11"
  wire \not_a
  attribute \src "examples/patterns/basic/and/verilog/and_nor.v:10.13-10.18"
  wire \not_b
  attribute \src "examples/patterns/basic/and/verilog/and_nor.v:6.12-6.13"
  wire output 3 \y
  attribute \src "examples/patterns/basic/and/verilog/and_nor.v:12.16-12.18"
  cell $not $not$examples/patterns/basic/and/verilog/and_nor.v:12$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a
    connect \Y $not$examples/patterns/basic/and/verilog/and_nor.v:12$1_Y
  end
  attribute \src "examples/patterns/basic/and/verilog/and_nor.v:13.16-13.18"
  cell $not $not$examples/patterns/basic/and/verilog/and_nor.v:13$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \b
    connect \Y $not$examples/patterns/basic/and/verilog/and_nor.v:13$2_Y
  end
  attribute \src "examples/patterns/basic/and/verilog/and_nor.v:17.12-17.20"
  cell $not $not$examples/patterns/basic/and/verilog/and_nor.v:17$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \nor_out
    connect \Y $not$examples/patterns/basic/and/verilog/and_nor.v:17$4_Y
  end
  attribute \src "examples/patterns/basic/and/verilog/and_nor.v:15.18-15.31"
  cell $or $or$examples/patterns/basic/and/verilog/and_nor.v:15$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \not_a
    connect \B \not_b
    connect \Y $or$examples/patterns/basic/and/verilog/and_nor.v:15$3_Y
  end
  connect \not_a $not$examples/patterns/basic/and/verilog/and_nor.v:12$1_Y
  connect \not_b $not$examples/patterns/basic/and/verilog/and_nor.v:13$2_Y
  connect \nor_out $or$examples/patterns/basic/and/verilog/and_nor.v:15$3_Y
  connect \y $not$examples/patterns/basic/and/verilog/and_nor.v:17$4_Y
end
