{COMPONENT Z:\HOME\LELLEBJ\ASMPROJS\512K_Z80\PLD\Z80_MEM_IO_DECODER_V2.SYM

 {ENVIRONMENT
  {PDIFvrev 3.00}
  {Program "CUPL(WM) Version 5.0a"}
  {DBtype "Schematic"}
  {DBvrev 1.01}
  {DBtime "Fri Jan 10 19:32:24 2025 "}
  {DBunit "MIL"}
  {DBgrid 10}
  {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 
          "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 
          "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 
          "CMPNAM" 5 "BORDER" 5}
 }

 {USER
  {VIEW
   {Mode SYMB}
   {Nlst OPEN}
   {Vw 0 0 2}
   {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0}
   {Gs 10 10}
  }
 }

 {DISPLAY
  [Ly "PINNUM"]
  [Ls "SOLID"][Wd 0]
  [Ts 15][Tj "LC"][Tr 0][Tm "N"]
 }

 {SYMBOL
  {PIN_DEF
   [Ly "PINCON"]
   {P BUS_EN {Pt "INPUT"}{Lq 0}{Ploc 100 280}}
   {P Z80_WR {Pt "INPUT"}{Lq 0}{Ploc 100 240}}
   {P Z80_M1 {Pt "INPUT"}{Lq 0}{Ploc 100 220}}
   {P Z80_MREQ {Pt "INPUT"}{Lq 0}{Ploc 100 200}}
   {P Z80_IORE {Pt "INPUT"}{Lq 0}{Ploc 100 180}}
   {P Z80_RESE {Pt "INPUT"}{Lq 0}{Ploc 100 160}}
   {P A4 {Pt "INPUT"}{Lq 0}{Ploc 100 140}}
   {P A5 {Pt "INPUT"}{Lq 0}{Ploc 100 120}}
   {P A6 {Pt "INPUT"}{Lq 0}{Ploc 100 100}}
   {P A7 {Pt "INPUT"}{Lq 0}{Ploc 100 80}}
   {P A14 {Pt "INPUT"}{Lq 0}{Ploc 100 60}}
   {P A15 {Pt "INPUT"}{Lq 0}{Ploc 100 40}}
   {P 64K_SRAM {Pt "INPUT"}{Lq 0}{Ploc 100 20}}
   {P CE_SRAM {Pt "I/O"}{Lq 0}{Ploc 360 20}}
   {P CE_FLASH {Pt "I/O"}{Lq 0}{Ploc 360 40}}
   {P PIO_M1 {Pt "I/O"}{Lq 0}{Ploc 360 60}}
   {P CE_RSTBA {Pt "I/O"}{Lq 0}{Ploc 360 80}}
   {P CE_8BITO {Pt "I/O"}{Lq 0}{Ploc 360 100}}
   {P CE_BANKC {Pt "I/O"}{Lq 0}{Ploc 360 120}}
   {P CE_SIO_0 {Pt "I/O"}{Lq 0}{Ploc 360 140}}
   {P CE_CTC {Pt "I/O"}{Lq 0}{Ploc 360 160}}
   {P CE_PIO {Pt "I/O"}{Lq 0}{Ploc 360 180}}
  }

  {PKG
   [Ly "REFDES"]
   [Ts 25][Tj "CB"][Tr 0][Tm "N"]
   {Rdl 230 310}

   [Ly "PINNUM"]
   [Ts 15][Tj "RC"]
   {Pnl 120 290}
   [Ts 15][Tj "RC"]
   {Pnl 120 250}
   {Pnl 120 230}
   {Pnl 120 210}
   {Pnl 120 190}
   {Pnl 120 170}
   {Pnl 120 150}
   {Pnl 120 130}
   {Pnl 120 110}
   {Pnl 120 90}
   {Pnl 120 70}
   {Pnl 120 50}
   {Pnl 120 30}
   [Ts 15][Tj "LC"]
   {Pnl 340 30}
   {Pnl 340 50}
   {Pnl 340 70}
   {Pnl 340 90}
   {Pnl 340 110}
   {Pnl 340 130}
   {Pnl 340 150}
   {Pnl 340 170}
   {Pnl 340 190}

   {Sd A 1 2 3 4 5 6 7 8 9 10 11 13 14 15 16 17 18 19 20 21 22 23}
  }

  {PIC
   [Ly "GATE"]
   [Ts 15][Tj "LC"][Tr 0][Tm "N"]
   {R 130 300 330 0}
   {L 130 280 100 280}
   {L 130 290 140 280 130 270}
   {L 130 240 100 240}
   {L 130 220 100 220}
   {L 130 200 100 200}
   {L 130 180 100 180}
   {L 130 160 100 160}
   {L 130 140 100 140}
   {L 130 120 100 120}
   {L 130 100 100 100}
   {L 130 80 100 80}
   {L 130 60 100 60}
   {L 130 40 100 40}
   {L 130 20 100 20}
   {L 330 20 360 20}
   {L 330 40 360 40}
   {L 330 60 360 60}
   {L 330 80 360 80}
   {L 330 100 360 100}
   {L 330 120 360 120}
   {L 330 140 360 140}
   {L 330 160 360 160}
   {L 330 180 360 180}
   [Ly "PINNAM"]
   [Tj "LC"]
   {T "BUS_EN" 140 280}
   {T "Z80_WR" 140 240}
   {T "Z80_M1" 140 220}
   {T "Z80_MREQ" 140 200}
   {T "Z80_IORE" 140 180}
   {T "Z80_RESE" 140 160}
   {T "A4" 140 140}
   {T "A5" 140 120}
   {T "A6" 140 100}
   {T "A7" 140 80}
   {T "A14" 140 60}
   {T "A15" 140 40}
   {T "64K_SRAM" 140 20}
   [Tj "RC"]
   {T "CE_SRAM" 320 20}
   {T "CE_FLASH" 320 40}
   {T "PIO_M1" 320 60}
   {T "CE_RSTBA" 320 80}
   {T "CE_8BITO" 320 100}
   {T "CE_BANKC" 320 120}
   {T "CE_SIO_0" 320 140}
   {T "CE_CTC" 320 160}
   {T "CE_PIO" 320 180}
   [Ly "DEVICE"]
   [Tj "CT"]
   {T "G22V10" 230 -10}
  }

  {ATR
   {IN
    {Org 100 20}
    {Ty 255}
   }
   {EX
    [Ly "ATTR2"]
    [Ts 12][Tj "CT"][Tr 0][Tm "N"]
    {At PLD Z:\HOME\LELLEBJ\ASMPROJS\512K_Z80\PLD\Z80_MEM_IO_DECODER_V2 230 300}
   }
  }
 }

 {DETAIL
  {ANNOTATE
  }

  {NET_DEF
   {N BUS_EN
   }
   {N Z80_WR
   }
   {N Z80_M1
   }
   {N Z80_MREQ
   }
   {N Z80_IORE
   }
   {N Z80_RESE
   }
   {N A4
   }
   {N A5
   }
   {N A6
   }
   {N A7
   }
   {N A14
   }
   {N A15
   }
   {N 64K_SRAM
   }
   {N CE_SRAM
   }
   {N CE_FLASH
   }
   {N PIO_M1
   }
   {N CE_RSTBA
   }
   {N CE_8BITO
   }
   {N CE_BANKC
   }
   {N CE_SIO_0
   }
   {N CE_CTC
   }
   {N CE_PIO
   }
  }

  {SUBCOMP
  }
 }
}
