// Generated by CIRCT firtool-1.61.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module TageTable_3(	// src/main/scala/xiangshan/frontend/Tage.scala:240:7
  input         clock,
  input         reset,
  output        io_req_ready,	// src/main/scala/xiangshan/frontend/Tage.scala:245:14
  input         io_req_valid,	// src/main/scala/xiangshan/frontend/Tage.scala:245:14
  input  [38:0] io_req_bits_pc,	// src/main/scala/xiangshan/frontend/Tage.scala:245:14
  input  [10:0] io_req_bits_folded_hist_hist_16_folded_hist,	// src/main/scala/xiangshan/frontend/Tage.scala:245:14
  input  [7:0]  io_req_bits_folded_hist_hist_8_folded_hist,	// src/main/scala/xiangshan/frontend/Tage.scala:245:14
  input  [6:0]  io_req_bits_folded_hist_hist_5_folded_hist,	// src/main/scala/xiangshan/frontend/Tage.scala:245:14
  output        io_resps_0_valid,	// src/main/scala/xiangshan/frontend/Tage.scala:245:14
  output [2:0]  io_resps_0_bits_ctr,	// src/main/scala/xiangshan/frontend/Tage.scala:245:14
  output        io_resps_0_bits_u,	// src/main/scala/xiangshan/frontend/Tage.scala:245:14
  output        io_resps_0_bits_unconf,	// src/main/scala/xiangshan/frontend/Tage.scala:245:14
  output        io_resps_1_valid,	// src/main/scala/xiangshan/frontend/Tage.scala:245:14
  output [2:0]  io_resps_1_bits_ctr,	// src/main/scala/xiangshan/frontend/Tage.scala:245:14
  output        io_resps_1_bits_u,	// src/main/scala/xiangshan/frontend/Tage.scala:245:14
  output        io_resps_1_bits_unconf,	// src/main/scala/xiangshan/frontend/Tage.scala:245:14
  input  [38:0] io_update_pc,	// src/main/scala/xiangshan/frontend/Tage.scala:245:14
  input  [10:0] io_update_folded_hist_hist_16_folded_hist,	// src/main/scala/xiangshan/frontend/Tage.scala:245:14
  input  [7:0]  io_update_folded_hist_hist_8_folded_hist,	// src/main/scala/xiangshan/frontend/Tage.scala:245:14
  input  [6:0]  io_update_folded_hist_hist_5_folded_hist,	// src/main/scala/xiangshan/frontend/Tage.scala:245:14
  input         io_update_mask_0,	// src/main/scala/xiangshan/frontend/Tage.scala:245:14
  input         io_update_mask_1,	// src/main/scala/xiangshan/frontend/Tage.scala:245:14
  input         io_update_takens_0,	// src/main/scala/xiangshan/frontend/Tage.scala:245:14
  input         io_update_takens_1,	// src/main/scala/xiangshan/frontend/Tage.scala:245:14
  input         io_update_alloc_0,	// src/main/scala/xiangshan/frontend/Tage.scala:245:14
  input         io_update_alloc_1,	// src/main/scala/xiangshan/frontend/Tage.scala:245:14
  input  [2:0]  io_update_oldCtrs_0,	// src/main/scala/xiangshan/frontend/Tage.scala:245:14
  input  [2:0]  io_update_oldCtrs_1,	// src/main/scala/xiangshan/frontend/Tage.scala:245:14
  input         io_update_uMask_0,	// src/main/scala/xiangshan/frontend/Tage.scala:245:14
  input         io_update_uMask_1,	// src/main/scala/xiangshan/frontend/Tage.scala:245:14
  input         io_update_us_0,	// src/main/scala/xiangshan/frontend/Tage.scala:245:14
  input         io_update_us_1,	// src/main/scala/xiangshan/frontend/Tage.scala:245:14
  input         io_update_reset_u_0,	// src/main/scala/xiangshan/frontend/Tage.scala:245:14
  input         io_update_reset_u_1	// src/main/scala/xiangshan/frontend/Tage.scala:245:14
);

  wire        per_bank_not_silent_update_3_1;	// src/main/scala/xiangshan/frontend/Tage.scala:458:81
  wire        per_bank_not_silent_update_3_0;	// src/main/scala/xiangshan/frontend/Tage.scala:458:81
  wire        per_bank_not_silent_update_2_1;	// src/main/scala/xiangshan/frontend/Tage.scala:458:81
  wire        per_bank_not_silent_update_2_0;	// src/main/scala/xiangshan/frontend/Tage.scala:458:81
  wire        per_bank_not_silent_update_1_1;	// src/main/scala/xiangshan/frontend/Tage.scala:458:81
  wire        per_bank_not_silent_update_1_0;	// src/main/scala/xiangshan/frontend/Tage.scala:458:81
  wire        per_bank_not_silent_update_0_1;	// src/main/scala/xiangshan/frontend/Tage.scala:458:81
  wire        per_bank_not_silent_update_0_0;	// src/main/scala/xiangshan/frontend/Tage.scala:458:81
  reg         powerOnResetState;	// src/main/scala/xiangshan/frontend/Tage.scala:399:34
  wire        _resp_invalid_by_write_WIRE;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire        _bank_wrbypasses_3_1_io_hit;	// src/main/scala/xiangshan/frontend/Tage.scala:434:11
  wire        _bank_wrbypasses_3_1_io_hit_data_0_valid;	// src/main/scala/xiangshan/frontend/Tage.scala:434:11
  wire [2:0]  _bank_wrbypasses_3_1_io_hit_data_0_bits;	// src/main/scala/xiangshan/frontend/Tage.scala:434:11
  wire        _bank_wrbypasses_3_0_io_hit;	// src/main/scala/xiangshan/frontend/Tage.scala:434:11
  wire        _bank_wrbypasses_3_0_io_hit_data_0_valid;	// src/main/scala/xiangshan/frontend/Tage.scala:434:11
  wire [2:0]  _bank_wrbypasses_3_0_io_hit_data_0_bits;	// src/main/scala/xiangshan/frontend/Tage.scala:434:11
  wire        _bank_wrbypasses_2_1_io_hit;	// src/main/scala/xiangshan/frontend/Tage.scala:434:11
  wire        _bank_wrbypasses_2_1_io_hit_data_0_valid;	// src/main/scala/xiangshan/frontend/Tage.scala:434:11
  wire [2:0]  _bank_wrbypasses_2_1_io_hit_data_0_bits;	// src/main/scala/xiangshan/frontend/Tage.scala:434:11
  wire        _bank_wrbypasses_2_0_io_hit;	// src/main/scala/xiangshan/frontend/Tage.scala:434:11
  wire        _bank_wrbypasses_2_0_io_hit_data_0_valid;	// src/main/scala/xiangshan/frontend/Tage.scala:434:11
  wire [2:0]  _bank_wrbypasses_2_0_io_hit_data_0_bits;	// src/main/scala/xiangshan/frontend/Tage.scala:434:11
  wire        _bank_wrbypasses_1_1_io_hit;	// src/main/scala/xiangshan/frontend/Tage.scala:434:11
  wire        _bank_wrbypasses_1_1_io_hit_data_0_valid;	// src/main/scala/xiangshan/frontend/Tage.scala:434:11
  wire [2:0]  _bank_wrbypasses_1_1_io_hit_data_0_bits;	// src/main/scala/xiangshan/frontend/Tage.scala:434:11
  wire        _bank_wrbypasses_1_0_io_hit;	// src/main/scala/xiangshan/frontend/Tage.scala:434:11
  wire        _bank_wrbypasses_1_0_io_hit_data_0_valid;	// src/main/scala/xiangshan/frontend/Tage.scala:434:11
  wire [2:0]  _bank_wrbypasses_1_0_io_hit_data_0_bits;	// src/main/scala/xiangshan/frontend/Tage.scala:434:11
  wire        _bank_wrbypasses_0_1_io_hit;	// src/main/scala/xiangshan/frontend/Tage.scala:434:11
  wire        _bank_wrbypasses_0_1_io_hit_data_0_valid;	// src/main/scala/xiangshan/frontend/Tage.scala:434:11
  wire [2:0]  _bank_wrbypasses_0_1_io_hit_data_0_bits;	// src/main/scala/xiangshan/frontend/Tage.scala:434:11
  wire        _bank_wrbypasses_0_0_io_hit;	// src/main/scala/xiangshan/frontend/Tage.scala:434:11
  wire        _bank_wrbypasses_0_0_io_hit_data_0_valid;	// src/main/scala/xiangshan/frontend/Tage.scala:434:11
  wire [2:0]  _bank_wrbypasses_0_0_io_hit_data_0_bits;	// src/main/scala/xiangshan/frontend/Tage.scala:434:11
  wire        _table_banks_3_io_r_req_ready;	// src/main/scala/xiangshan/frontend/Tage.scala:315:11
  wire        _table_banks_3_io_r_resp_data_0_valid;	// src/main/scala/xiangshan/frontend/Tage.scala:315:11
  wire [7:0]  _table_banks_3_io_r_resp_data_0_tag;	// src/main/scala/xiangshan/frontend/Tage.scala:315:11
  wire [2:0]  _table_banks_3_io_r_resp_data_0_ctr;	// src/main/scala/xiangshan/frontend/Tage.scala:315:11
  wire        _table_banks_3_io_r_resp_data_1_valid;	// src/main/scala/xiangshan/frontend/Tage.scala:315:11
  wire [7:0]  _table_banks_3_io_r_resp_data_1_tag;	// src/main/scala/xiangshan/frontend/Tage.scala:315:11
  wire [2:0]  _table_banks_3_io_r_resp_data_1_ctr;	// src/main/scala/xiangshan/frontend/Tage.scala:315:11
  wire        _table_banks_2_io_r_req_ready;	// src/main/scala/xiangshan/frontend/Tage.scala:315:11
  wire        _table_banks_2_io_r_resp_data_0_valid;	// src/main/scala/xiangshan/frontend/Tage.scala:315:11
  wire [7:0]  _table_banks_2_io_r_resp_data_0_tag;	// src/main/scala/xiangshan/frontend/Tage.scala:315:11
  wire [2:0]  _table_banks_2_io_r_resp_data_0_ctr;	// src/main/scala/xiangshan/frontend/Tage.scala:315:11
  wire        _table_banks_2_io_r_resp_data_1_valid;	// src/main/scala/xiangshan/frontend/Tage.scala:315:11
  wire [7:0]  _table_banks_2_io_r_resp_data_1_tag;	// src/main/scala/xiangshan/frontend/Tage.scala:315:11
  wire [2:0]  _table_banks_2_io_r_resp_data_1_ctr;	// src/main/scala/xiangshan/frontend/Tage.scala:315:11
  wire        _table_banks_1_io_r_req_ready;	// src/main/scala/xiangshan/frontend/Tage.scala:315:11
  wire        _table_banks_1_io_r_resp_data_0_valid;	// src/main/scala/xiangshan/frontend/Tage.scala:315:11
  wire [7:0]  _table_banks_1_io_r_resp_data_0_tag;	// src/main/scala/xiangshan/frontend/Tage.scala:315:11
  wire [2:0]  _table_banks_1_io_r_resp_data_0_ctr;	// src/main/scala/xiangshan/frontend/Tage.scala:315:11
  wire        _table_banks_1_io_r_resp_data_1_valid;	// src/main/scala/xiangshan/frontend/Tage.scala:315:11
  wire [7:0]  _table_banks_1_io_r_resp_data_1_tag;	// src/main/scala/xiangshan/frontend/Tage.scala:315:11
  wire [2:0]  _table_banks_1_io_r_resp_data_1_ctr;	// src/main/scala/xiangshan/frontend/Tage.scala:315:11
  wire        _table_banks_0_io_r_req_ready;	// src/main/scala/xiangshan/frontend/Tage.scala:315:11
  wire        _table_banks_0_io_r_resp_data_0_valid;	// src/main/scala/xiangshan/frontend/Tage.scala:315:11
  wire [7:0]  _table_banks_0_io_r_resp_data_0_tag;	// src/main/scala/xiangshan/frontend/Tage.scala:315:11
  wire [2:0]  _table_banks_0_io_r_resp_data_0_ctr;	// src/main/scala/xiangshan/frontend/Tage.scala:315:11
  wire        _table_banks_0_io_r_resp_data_1_valid;	// src/main/scala/xiangshan/frontend/Tage.scala:315:11
  wire [7:0]  _table_banks_0_io_r_resp_data_1_tag;	// src/main/scala/xiangshan/frontend/Tage.scala:315:11
  wire [2:0]  _table_banks_0_io_r_resp_data_1_ctr;	// src/main/scala/xiangshan/frontend/Tage.scala:315:11
  wire        _us_io_r_req_ready;	// src/main/scala/xiangshan/frontend/Tage.scala:310:18
  wire        _us_io_r_resp_data_0;	// src/main/scala/xiangshan/frontend/Tage.scala:310:18
  wire        _us_io_r_resp_data_1;	// src/main/scala/xiangshan/frontend/Tage.scala:310:18
  wire [10:0] s0_idx = io_req_bits_pc[11:1] ^ io_req_bits_folded_hist_hist_16_folded_hist;	// src/main/scala/xiangshan/frontend/Tage.scala:290:29, :305:43
  wire        s0_bank_req_1h_0 = s0_idx[1:0] == 2'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:240:7, :272:{66,86}, :290:{29,38}
  wire        s0_bank_req_1h_1 = s0_idx[1:0] == 2'h1;	// src/main/scala/xiangshan/frontend/Tage.scala:240:7, :272:{66,86}, :290:{29,38}
  wire        s0_bank_req_1h_2 = s0_idx[1:0] == 2'h2;	// src/main/scala/xiangshan/frontend/Tage.scala:240:7, :272:{66,86}, :290:{29,38}
  wire        _s1_bank_req_1h_T = ~powerOnResetState & io_req_valid;	// src/main/scala/chisel3/util/Decoupled.scala:53:35, src/main/scala/xiangshan/frontend/Tage.scala:399:34, :407:19
  reg  [37:0] s1_unhashed_idx;	// src/main/scala/xiangshan/frontend/Tage.scala:330:34
  reg  [7:0]  s1_tag;	// src/main/scala/xiangshan/frontend/Tage.scala:332:25
  reg         s1_bank_req_1h_0;	// src/main/scala/xiangshan/frontend/Tage.scala:334:33
  reg         s1_bank_req_1h_1;	// src/main/scala/xiangshan/frontend/Tage.scala:334:33
  reg         s1_bank_req_1h_2;	// src/main/scala/xiangshan/frontend/Tage.scala:334:33
  reg         s1_bank_req_1h_3;	// src/main/scala/xiangshan/frontend/Tage.scala:334:33
  reg         s1_bank_has_write_on_this_req_0;	// src/main/scala/xiangshan/frontend/Tage.scala:335:48
  reg         s1_bank_has_write_on_this_req_1;	// src/main/scala/xiangshan/frontend/Tage.scala:335:48
  reg         s1_bank_has_write_on_this_req_2;	// src/main/scala/xiangshan/frontend/Tage.scala:335:48
  reg         s1_bank_has_write_on_this_req_3;	// src/main/scala/xiangshan/frontend/Tage.scala:335:48
  wire [2:0]  _resp_selected_WIRE_1 =
    (s1_bank_req_1h_0 ? _table_banks_0_io_r_resp_data_0_ctr : 3'h0)
    | (s1_bank_req_1h_1 ? _table_banks_1_io_r_resp_data_0_ctr : 3'h0)
    | (s1_bank_req_1h_2 ? _table_banks_2_io_r_resp_data_0_ctr : 3'h0)
    | (s1_bank_req_1h_3 ? _table_banks_3_io_r_resp_data_0_ctr : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/Tage.scala:240:7, :315:11, :334:33
  wire [2:0]  _resp_selected_WIRE_5 =
    (s1_bank_req_1h_0 ? _table_banks_0_io_r_resp_data_1_ctr : 3'h0)
    | (s1_bank_req_1h_1 ? _table_banks_1_io_r_resp_data_1_ctr : 3'h0)
    | (s1_bank_req_1h_2 ? _table_banks_2_io_r_resp_data_1_ctr : 3'h0)
    | (s1_bank_req_1h_3 ? _table_banks_3_io_r_resp_data_1_ctr : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/Tage.scala:240:7, :315:11, :334:33
  wire        _unconf_selected_WIRE =
    s1_bank_req_1h_0
    & (_table_banks_0_io_r_resp_data_0_ctr == 3'h4
       | _table_banks_0_io_r_resp_data_0_ctr == 3'h3) | s1_bank_req_1h_1
    & (_table_banks_1_io_r_resp_data_0_ctr == 3'h4
       | _table_banks_1_io_r_resp_data_0_ctr == 3'h3) | s1_bank_req_1h_2
    & (_table_banks_2_io_r_resp_data_0_ctr == 3'h4
       | _table_banks_2_io_r_resp_data_0_ctr == 3'h3) | s1_bank_req_1h_3
    & (_table_banks_3_io_r_resp_data_0_ctr == 3'h4
       | _table_banks_3_io_r_resp_data_0_ctr == 3'h3);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/Tage.scala:47:34, :48:34, :50:42, :240:7, :315:11, :334:33, :449:14
  wire        _unconf_selected_WIRE_1 =
    s1_bank_req_1h_0
    & (_table_banks_0_io_r_resp_data_1_ctr == 3'h4
       | _table_banks_0_io_r_resp_data_1_ctr == 3'h3) | s1_bank_req_1h_1
    & (_table_banks_1_io_r_resp_data_1_ctr == 3'h4
       | _table_banks_1_io_r_resp_data_1_ctr == 3'h3) | s1_bank_req_1h_2
    & (_table_banks_2_io_r_resp_data_1_ctr == 3'h4
       | _table_banks_2_io_r_resp_data_1_ctr == 3'h3) | s1_bank_req_1h_3
    & (_table_banks_3_io_r_resp_data_1_ctr == 3'h4
       | _table_banks_3_io_r_resp_data_1_ctr == 3'h3);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/Tage.scala:47:34, :48:34, :50:42, :240:7, :315:11, :334:33, :449:14
  wire        _hit_selected_WIRE =
    s1_bank_req_1h_0 & _table_banks_0_io_r_resp_data_0_tag == s1_tag
    & _table_banks_0_io_r_resp_data_0_valid & ~_resp_invalid_by_write_WIRE
    | s1_bank_req_1h_1 & _table_banks_1_io_r_resp_data_0_tag == s1_tag
    & _table_banks_1_io_r_resp_data_0_valid & ~_resp_invalid_by_write_WIRE
    | s1_bank_req_1h_2 & _table_banks_2_io_r_resp_data_0_tag == s1_tag
    & _table_banks_2_io_r_resp_data_0_valid & ~_resp_invalid_by_write_WIRE
    | s1_bank_req_1h_3 & _table_banks_3_io_r_resp_data_0_tag == s1_tag
    & _table_banks_3_io_r_resp_data_0_valid & ~_resp_invalid_by_write_WIRE;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/Tage.scala:315:11, :332:25, :334:33, :341:{57,82}
  wire        _hit_selected_WIRE_1 =
    s1_bank_req_1h_0 & _table_banks_0_io_r_resp_data_1_tag == s1_tag
    & _table_banks_0_io_r_resp_data_1_valid & ~_resp_invalid_by_write_WIRE
    | s1_bank_req_1h_1 & _table_banks_1_io_r_resp_data_1_tag == s1_tag
    & _table_banks_1_io_r_resp_data_1_valid & ~_resp_invalid_by_write_WIRE
    | s1_bank_req_1h_2 & _table_banks_2_io_r_resp_data_1_tag == s1_tag
    & _table_banks_2_io_r_resp_data_1_valid & ~_resp_invalid_by_write_WIRE
    | s1_bank_req_1h_3 & _table_banks_3_io_r_resp_data_1_tag == s1_tag
    & _table_banks_3_io_r_resp_data_1_valid & ~_resp_invalid_by_write_WIRE;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/Tage.scala:315:11, :332:25, :334:33, :341:{57,82}
  assign _resp_invalid_by_write_WIRE =
    s1_bank_req_1h_0 & s1_bank_has_write_on_this_req_0 | s1_bank_req_1h_1
    & s1_bank_has_write_on_this_req_1 | s1_bank_req_1h_2 & s1_bank_has_write_on_this_req_2
    | s1_bank_req_1h_3 & s1_bank_has_write_on_this_req_3;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/Tage.scala:334:33, :335:48
  wire [10:0] update_idx = io_update_pc[11:1] ^ io_update_folded_hist_hist_16_folded_hist;	// src/main/scala/xiangshan/frontend/Tage.scala:290:29, :305:43
  wire [7:0]  per_bank_update_wdata_3_1_tag =
    io_update_pc[8:1] ^ io_update_folded_hist_hist_8_folded_hist
    ^ {io_update_folded_hist_hist_5_folded_hist, 1'h0};	// src/main/scala/xiangshan/frontend/Tage.scala:272:86, :291:{29,38,52}, :305:43
  wire        update_req_bank_1h_0 = update_idx[1:0] == 2'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:240:7, :272:{66,86}, :290:{29,38}
  wire        update_req_bank_1h_1 = update_idx[1:0] == 2'h1;	// src/main/scala/xiangshan/frontend/Tage.scala:240:7, :272:{66,86}, :290:{29,38}
  wire        update_req_bank_1h_2 = update_idx[1:0] == 2'h2;	// src/main/scala/xiangshan/frontend/Tage.scala:240:7, :272:{66,86}, :290:{29,38}
  wire [1:0]  per_bank_update_way_mask_0 =
    {(io_update_pc[1] & io_update_mask_0 | ~(io_update_pc[1]) & io_update_mask_1)
       & per_bank_not_silent_update_0_1,
     (~(io_update_pc[1]) & io_update_mask_0 | io_update_pc[1] & io_update_mask_1)
       & per_bank_not_silent_update_0_0};	// src/main/scala/xiangshan/frontend/Tage.scala:53:42, :55:92, :305:43, :382:{51,60}, :383:{39,44}, :384:11, :458:81
  wire [1:0]  per_bank_update_way_mask_1 =
    {(io_update_pc[1] & io_update_mask_0 | ~(io_update_pc[1]) & io_update_mask_1)
       & per_bank_not_silent_update_1_1,
     (~(io_update_pc[1]) & io_update_mask_0 | io_update_pc[1] & io_update_mask_1)
       & per_bank_not_silent_update_1_0};	// src/main/scala/xiangshan/frontend/Tage.scala:53:42, :55:92, :305:43, :382:{51,60}, :383:{39,44}, :384:11, :458:81
  wire [1:0]  per_bank_update_way_mask_2 =
    {(io_update_pc[1] & io_update_mask_0 | ~(io_update_pc[1]) & io_update_mask_1)
       & per_bank_not_silent_update_2_1,
     (~(io_update_pc[1]) & io_update_mask_0 | io_update_pc[1] & io_update_mask_1)
       & per_bank_not_silent_update_2_0};	// src/main/scala/xiangshan/frontend/Tage.scala:53:42, :55:92, :305:43, :382:{51,60}, :383:{39,44}, :384:11, :458:81
  wire [1:0]  per_bank_update_way_mask_3 =
    {(io_update_pc[1] & io_update_mask_0 | ~(io_update_pc[1]) & io_update_mask_1)
       & per_bank_not_silent_update_3_1,
     (~(io_update_pc[1]) & io_update_mask_0 | io_update_pc[1] & io_update_mask_1)
       & per_bank_not_silent_update_3_0};	// src/main/scala/xiangshan/frontend/Tage.scala:53:42, :55:92, :305:43, :382:{51,60}, :383:{39,44}, :384:11, :458:81
  wire        _s1_bank_has_write_on_this_req_WIRE_0 =
    (|per_bank_update_way_mask_0) & update_req_bank_1h_0;	// src/main/scala/xiangshan/frontend/Tage.scala:272:86, :384:11, :391:{45,49}
  wire        _s1_bank_has_write_on_this_req_WIRE_1 =
    (|per_bank_update_way_mask_1) & update_req_bank_1h_1;	// src/main/scala/xiangshan/frontend/Tage.scala:272:86, :384:11, :391:{45,49}
  wire        _s1_bank_has_write_on_this_req_WIRE_2 =
    (|per_bank_update_way_mask_2) & update_req_bank_1h_2;	// src/main/scala/xiangshan/frontend/Tage.scala:272:86, :384:11, :391:{45,49}
  wire        _s1_bank_has_write_on_this_req_WIRE_3 =
    (|per_bank_update_way_mask_3) & (&(update_idx[1:0]));	// src/main/scala/xiangshan/frontend/Tage.scala:272:{66,86}, :290:{29,38}, :384:11, :391:{45,49}
  wire [2:0]  _wrbypass_io_WIRE_2 =
    (io_update_pc[1] ? 3'h0 : _bank_wrbypasses_0_0_io_hit_data_0_bits)
    | (io_update_pc[1] ? _bank_wrbypasses_0_1_io_hit_data_0_bits : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/Tage.scala:53:42, :240:7, :305:43, :434:11
  wire        wrbypass_data_valid =
    (~(io_update_pc[1]) & _bank_wrbypasses_0_0_io_hit | io_update_pc[1]
     & _bank_wrbypasses_0_1_io_hit)
    & (~(io_update_pc[1]) & _bank_wrbypasses_0_0_io_hit_data_0_valid | io_update_pc[1]
       & _bank_wrbypasses_0_1_io_hit_data_0_valid);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/xiangshan/frontend/Tage.scala:53:42, :305:43, :434:11, :446:46
  wire        _GEN = io_update_pc[1] ? io_update_takens_1 : io_update_takens_0;	// src/main/scala/xiangshan/frontend/Tage.scala:53:42, :305:43, :449:14
  wire [2:0]  _GEN_0 = io_update_pc[1] ? io_update_oldCtrs_1 : io_update_oldCtrs_0;	// src/main/scala/xiangshan/frontend/BPU.scala:94:27, src/main/scala/xiangshan/frontend/Tage.scala:53:42, :305:43
  wire        _GEN_1 = (|_GEN_0) | _GEN;	// src/main/scala/xiangshan/frontend/BPU.scala:94:27, :95:30, :97:10, src/main/scala/xiangshan/frontend/Tage.scala:449:14
  wire        _GEN_2 = io_update_pc[1] ? io_update_alloc_1 : io_update_alloc_0;	// src/main/scala/xiangshan/frontend/Tage.scala:53:42, :305:43, :448:12
  wire [2:0]  per_bank_update_wdata_0_0_ctr =
    _GEN_2
      ? (_GEN ? 3'h4 : 3'h3)
      : wrbypass_data_valid
          ? ((&_wrbypass_io_WIRE_2) & _GEN
               ? 3'h7
               : _wrbypass_io_WIRE_2 == 3'h0 & ~_GEN
                   ? 3'h0
                   : _GEN
                       ? 3'(_wrbypass_io_WIRE_2 + 3'h1)
                       : 3'(_wrbypass_io_WIRE_2 - 3'h1))
          : (&_GEN_0) & _GEN
              ? 3'h7
              : _GEN_1 ? (_GEN ? 3'(_GEN_0 + 3'h1) : 3'(_GEN_0 - 3'h1)) : 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/BPU.scala:94:27, :95:30, :96:{8,21}, :97:{10,26,29}, :98:{12,24,35}, src/main/scala/xiangshan/frontend/Tage.scala:240:7, :446:46, :448:12, :449:14, :450:14
  assign per_bank_not_silent_update_0_0 =
    (wrbypass_data_valid
       ? ~((&_wrbypass_io_WIRE_2) & _GEN | _wrbypass_io_WIRE_2 == 3'h0 & ~_GEN)
       : ~((&_GEN_0) & _GEN | _GEN_0 == 3'h0 & ~_GEN)) | _GEN_2;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/BPU.scala:94:27, :97:29, src/main/scala/xiangshan/frontend/Tage.scala:240:7, :430:{9,14,23,31,35}, :446:46, :448:12, :449:14, :456:12, :457:11, :458:{11,81}
  wire [2:0]  _wrbypass_io_WIRE_11 =
    (io_update_pc[1] ? _bank_wrbypasses_0_0_io_hit_data_0_bits : 3'h0)
    | (io_update_pc[1] ? 3'h0 : _bank_wrbypasses_0_1_io_hit_data_0_bits);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/Tage.scala:53:42, :240:7, :305:43, :434:11
  wire        wrbypass_data_valid_1 =
    (io_update_pc[1] & _bank_wrbypasses_0_0_io_hit | ~(io_update_pc[1])
     & _bank_wrbypasses_0_1_io_hit)
    & (io_update_pc[1] & _bank_wrbypasses_0_0_io_hit_data_0_valid | ~(io_update_pc[1])
       & _bank_wrbypasses_0_1_io_hit_data_0_valid);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/Tage.scala:53:42, :56:92, :305:43, :434:11, :446:46
  wire        _GEN_3 = io_update_pc[1] ? io_update_takens_0 : io_update_takens_1;	// src/main/scala/xiangshan/frontend/Tage.scala:53:42, :305:43, :449:14
  wire [2:0]  _GEN_4 = io_update_pc[1] ? io_update_oldCtrs_0 : io_update_oldCtrs_1;	// src/main/scala/xiangshan/frontend/BPU.scala:94:27, src/main/scala/xiangshan/frontend/Tage.scala:53:42, :305:43
  wire        _GEN_5 = io_update_pc[1] ? io_update_alloc_0 : io_update_alloc_1;	// src/main/scala/xiangshan/frontend/Tage.scala:53:42, :305:43, :448:12
  wire [2:0]  per_bank_update_wdata_0_1_ctr =
    _GEN_5
      ? (_GEN_3 ? 3'h4 : 3'h3)
      : wrbypass_data_valid_1
          ? ((&_wrbypass_io_WIRE_11) & _GEN_3
               ? 3'h7
               : _wrbypass_io_WIRE_11 == 3'h0 & ~_GEN_3
                   ? 3'h0
                   : _GEN_3
                       ? 3'(_wrbypass_io_WIRE_11 + 3'h1)
                       : 3'(_wrbypass_io_WIRE_11 - 3'h1))
          : (&_GEN_4) & _GEN_3
              ? 3'h7
              : _GEN_4 == 3'h0 & ~_GEN_3
                  ? 3'h0
                  : _GEN_3 ? 3'(_GEN_4 + 3'h1) : 3'(_GEN_4 - 3'h1);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/BPU.scala:94:27, :95:30, :96:{8,21}, :97:{10,26,29}, :98:{12,24,35}, src/main/scala/xiangshan/frontend/Tage.scala:240:7, :446:46, :448:12, :449:14, :450:14
  assign per_bank_not_silent_update_0_1 =
    (wrbypass_data_valid_1
       ? ~((&_wrbypass_io_WIRE_11) & _GEN_3 | _wrbypass_io_WIRE_11 == 3'h0 & ~_GEN_3)
       : ~((&_GEN_4) & _GEN_3 | _GEN_4 == 3'h0 & ~_GEN_3)) | _GEN_5;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/BPU.scala:94:27, :97:29, src/main/scala/xiangshan/frontend/Tage.scala:240:7, :430:{9,14,23,31,35}, :446:46, :448:12, :449:14, :456:12, :457:11, :458:{11,81}
  wire [2:0]  _wrbypass_io_WIRE_20 =
    (io_update_pc[1] ? 3'h0 : _bank_wrbypasses_1_0_io_hit_data_0_bits)
    | (io_update_pc[1] ? _bank_wrbypasses_1_1_io_hit_data_0_bits : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/Tage.scala:53:42, :240:7, :305:43, :434:11
  wire        wrbypass_data_valid_2 =
    (~(io_update_pc[1]) & _bank_wrbypasses_1_0_io_hit | io_update_pc[1]
     & _bank_wrbypasses_1_1_io_hit)
    & (~(io_update_pc[1]) & _bank_wrbypasses_1_0_io_hit_data_0_valid | io_update_pc[1]
       & _bank_wrbypasses_1_1_io_hit_data_0_valid);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/xiangshan/frontend/Tage.scala:53:42, :305:43, :434:11, :446:46
  wire [2:0]  per_bank_update_wdata_1_0_ctr =
    _GEN_2
      ? (_GEN ? 3'h4 : 3'h3)
      : wrbypass_data_valid_2
          ? ((&_wrbypass_io_WIRE_20) & _GEN
               ? 3'h7
               : _wrbypass_io_WIRE_20 == 3'h0 & ~_GEN
                   ? 3'h0
                   : _GEN
                       ? 3'(_wrbypass_io_WIRE_20 + 3'h1)
                       : 3'(_wrbypass_io_WIRE_20 - 3'h1))
          : (&_GEN_0) & _GEN
              ? 3'h7
              : _GEN_1 ? (_GEN ? 3'(_GEN_0 + 3'h1) : 3'(_GEN_0 - 3'h1)) : 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/BPU.scala:94:27, :95:30, :96:{8,21}, :97:{10,26,29}, :98:{12,24,35}, src/main/scala/xiangshan/frontend/Tage.scala:240:7, :446:46, :448:12, :449:14, :450:14
  assign per_bank_not_silent_update_1_0 =
    (wrbypass_data_valid_2
       ? ~((&_wrbypass_io_WIRE_20) & _GEN | _wrbypass_io_WIRE_20 == 3'h0 & ~_GEN)
       : ~((&_GEN_0) & _GEN | _GEN_0 == 3'h0 & ~_GEN)) | _GEN_2;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/BPU.scala:94:27, :97:29, src/main/scala/xiangshan/frontend/Tage.scala:240:7, :430:{9,14,23,31,35}, :446:46, :448:12, :449:14, :456:12, :457:11, :458:{11,81}
  wire [2:0]  _wrbypass_io_WIRE_29 =
    (io_update_pc[1] ? _bank_wrbypasses_1_0_io_hit_data_0_bits : 3'h0)
    | (io_update_pc[1] ? 3'h0 : _bank_wrbypasses_1_1_io_hit_data_0_bits);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/Tage.scala:53:42, :240:7, :305:43, :434:11
  wire        wrbypass_data_valid_3 =
    (io_update_pc[1] & _bank_wrbypasses_1_0_io_hit | ~(io_update_pc[1])
     & _bank_wrbypasses_1_1_io_hit)
    & (io_update_pc[1] & _bank_wrbypasses_1_0_io_hit_data_0_valid | ~(io_update_pc[1])
       & _bank_wrbypasses_1_1_io_hit_data_0_valid);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/Tage.scala:53:42, :56:92, :305:43, :434:11, :446:46
  wire [2:0]  per_bank_update_wdata_1_1_ctr =
    _GEN_5
      ? (_GEN_3 ? 3'h4 : 3'h3)
      : wrbypass_data_valid_3
          ? ((&_wrbypass_io_WIRE_29) & _GEN_3
               ? 3'h7
               : _wrbypass_io_WIRE_29 == 3'h0 & ~_GEN_3
                   ? 3'h0
                   : _GEN_3
                       ? 3'(_wrbypass_io_WIRE_29 + 3'h1)
                       : 3'(_wrbypass_io_WIRE_29 - 3'h1))
          : (&_GEN_4) & _GEN_3
              ? 3'h7
              : _GEN_4 == 3'h0 & ~_GEN_3
                  ? 3'h0
                  : _GEN_3 ? 3'(_GEN_4 + 3'h1) : 3'(_GEN_4 - 3'h1);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/BPU.scala:94:27, :95:30, :96:{8,21}, :97:{10,26,29}, :98:{12,24,35}, src/main/scala/xiangshan/frontend/Tage.scala:240:7, :446:46, :448:12, :449:14, :450:14
  assign per_bank_not_silent_update_1_1 =
    (wrbypass_data_valid_3
       ? ~((&_wrbypass_io_WIRE_29) & _GEN_3 | _wrbypass_io_WIRE_29 == 3'h0 & ~_GEN_3)
       : ~((&_GEN_4) & _GEN_3 | _GEN_4 == 3'h0 & ~_GEN_3)) | _GEN_5;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/BPU.scala:94:27, :97:29, src/main/scala/xiangshan/frontend/Tage.scala:240:7, :430:{9,14,23,31,35}, :446:46, :448:12, :449:14, :456:12, :457:11, :458:{11,81}
  wire [2:0]  _wrbypass_io_WIRE_38 =
    (io_update_pc[1] ? 3'h0 : _bank_wrbypasses_2_0_io_hit_data_0_bits)
    | (io_update_pc[1] ? _bank_wrbypasses_2_1_io_hit_data_0_bits : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/Tage.scala:53:42, :240:7, :305:43, :434:11
  wire        wrbypass_data_valid_4 =
    (~(io_update_pc[1]) & _bank_wrbypasses_2_0_io_hit | io_update_pc[1]
     & _bank_wrbypasses_2_1_io_hit)
    & (~(io_update_pc[1]) & _bank_wrbypasses_2_0_io_hit_data_0_valid | io_update_pc[1]
       & _bank_wrbypasses_2_1_io_hit_data_0_valid);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/xiangshan/frontend/Tage.scala:53:42, :305:43, :434:11, :446:46
  wire [2:0]  per_bank_update_wdata_2_0_ctr =
    _GEN_2
      ? (_GEN ? 3'h4 : 3'h3)
      : wrbypass_data_valid_4
          ? ((&_wrbypass_io_WIRE_38) & _GEN
               ? 3'h7
               : _wrbypass_io_WIRE_38 == 3'h0 & ~_GEN
                   ? 3'h0
                   : _GEN
                       ? 3'(_wrbypass_io_WIRE_38 + 3'h1)
                       : 3'(_wrbypass_io_WIRE_38 - 3'h1))
          : (&_GEN_0) & _GEN
              ? 3'h7
              : _GEN_1 ? (_GEN ? 3'(_GEN_0 + 3'h1) : 3'(_GEN_0 - 3'h1)) : 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/BPU.scala:94:27, :95:30, :96:{8,21}, :97:{10,26,29}, :98:{12,24,35}, src/main/scala/xiangshan/frontend/Tage.scala:240:7, :446:46, :448:12, :449:14, :450:14
  assign per_bank_not_silent_update_2_0 =
    (wrbypass_data_valid_4
       ? ~((&_wrbypass_io_WIRE_38) & _GEN | _wrbypass_io_WIRE_38 == 3'h0 & ~_GEN)
       : ~((&_GEN_0) & _GEN | _GEN_0 == 3'h0 & ~_GEN)) | _GEN_2;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/BPU.scala:94:27, :97:29, src/main/scala/xiangshan/frontend/Tage.scala:240:7, :430:{9,14,23,31,35}, :446:46, :448:12, :449:14, :456:12, :457:11, :458:{11,81}
  wire [2:0]  _wrbypass_io_WIRE_47 =
    (io_update_pc[1] ? _bank_wrbypasses_2_0_io_hit_data_0_bits : 3'h0)
    | (io_update_pc[1] ? 3'h0 : _bank_wrbypasses_2_1_io_hit_data_0_bits);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/Tage.scala:53:42, :240:7, :305:43, :434:11
  wire        wrbypass_data_valid_5 =
    (io_update_pc[1] & _bank_wrbypasses_2_0_io_hit | ~(io_update_pc[1])
     & _bank_wrbypasses_2_1_io_hit)
    & (io_update_pc[1] & _bank_wrbypasses_2_0_io_hit_data_0_valid | ~(io_update_pc[1])
       & _bank_wrbypasses_2_1_io_hit_data_0_valid);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/Tage.scala:53:42, :56:92, :305:43, :434:11, :446:46
  wire [2:0]  per_bank_update_wdata_2_1_ctr =
    _GEN_5
      ? (_GEN_3 ? 3'h4 : 3'h3)
      : wrbypass_data_valid_5
          ? ((&_wrbypass_io_WIRE_47) & _GEN_3
               ? 3'h7
               : _wrbypass_io_WIRE_47 == 3'h0 & ~_GEN_3
                   ? 3'h0
                   : _GEN_3
                       ? 3'(_wrbypass_io_WIRE_47 + 3'h1)
                       : 3'(_wrbypass_io_WIRE_47 - 3'h1))
          : (&_GEN_4) & _GEN_3
              ? 3'h7
              : _GEN_4 == 3'h0 & ~_GEN_3
                  ? 3'h0
                  : _GEN_3 ? 3'(_GEN_4 + 3'h1) : 3'(_GEN_4 - 3'h1);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/BPU.scala:94:27, :95:30, :96:{8,21}, :97:{10,26,29}, :98:{12,24,35}, src/main/scala/xiangshan/frontend/Tage.scala:240:7, :446:46, :448:12, :449:14, :450:14
  assign per_bank_not_silent_update_2_1 =
    (wrbypass_data_valid_5
       ? ~((&_wrbypass_io_WIRE_47) & _GEN_3 | _wrbypass_io_WIRE_47 == 3'h0 & ~_GEN_3)
       : ~((&_GEN_4) & _GEN_3 | _GEN_4 == 3'h0 & ~_GEN_3)) | _GEN_5;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/BPU.scala:94:27, :97:29, src/main/scala/xiangshan/frontend/Tage.scala:240:7, :430:{9,14,23,31,35}, :446:46, :448:12, :449:14, :456:12, :457:11, :458:{11,81}
  wire [2:0]  _wrbypass_io_WIRE_56 =
    (io_update_pc[1] ? 3'h0 : _bank_wrbypasses_3_0_io_hit_data_0_bits)
    | (io_update_pc[1] ? _bank_wrbypasses_3_1_io_hit_data_0_bits : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/Tage.scala:53:42, :240:7, :305:43, :434:11
  wire        wrbypass_data_valid_6 =
    (~(io_update_pc[1]) & _bank_wrbypasses_3_0_io_hit | io_update_pc[1]
     & _bank_wrbypasses_3_1_io_hit)
    & (~(io_update_pc[1]) & _bank_wrbypasses_3_0_io_hit_data_0_valid | io_update_pc[1]
       & _bank_wrbypasses_3_1_io_hit_data_0_valid);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/xiangshan/frontend/Tage.scala:53:42, :305:43, :434:11, :446:46
  wire [2:0]  per_bank_update_wdata_3_0_ctr =
    _GEN_2
      ? (_GEN ? 3'h4 : 3'h3)
      : wrbypass_data_valid_6
          ? ((&_wrbypass_io_WIRE_56) & _GEN
               ? 3'h7
               : _wrbypass_io_WIRE_56 == 3'h0 & ~_GEN
                   ? 3'h0
                   : _GEN
                       ? 3'(_wrbypass_io_WIRE_56 + 3'h1)
                       : 3'(_wrbypass_io_WIRE_56 - 3'h1))
          : (&_GEN_0) & _GEN
              ? 3'h7
              : _GEN_1 ? (_GEN ? 3'(_GEN_0 + 3'h1) : 3'(_GEN_0 - 3'h1)) : 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/BPU.scala:94:27, :95:30, :96:{8,21}, :97:{10,26,29}, :98:{12,24,35}, src/main/scala/xiangshan/frontend/Tage.scala:240:7, :446:46, :448:12, :449:14, :450:14
  assign per_bank_not_silent_update_3_0 =
    (wrbypass_data_valid_6
       ? ~((&_wrbypass_io_WIRE_56) & _GEN | _wrbypass_io_WIRE_56 == 3'h0 & ~_GEN)
       : ~((&_GEN_0) & _GEN | _GEN_0 == 3'h0 & ~_GEN)) | _GEN_2;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/BPU.scala:94:27, :97:29, src/main/scala/xiangshan/frontend/Tage.scala:240:7, :430:{9,14,23,31,35}, :446:46, :448:12, :449:14, :456:12, :457:11, :458:{11,81}
  wire [2:0]  _wrbypass_io_WIRE_65 =
    (io_update_pc[1] ? _bank_wrbypasses_3_0_io_hit_data_0_bits : 3'h0)
    | (io_update_pc[1] ? 3'h0 : _bank_wrbypasses_3_1_io_hit_data_0_bits);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/Tage.scala:53:42, :240:7, :305:43, :434:11
  wire        wrbypass_data_valid_7 =
    (io_update_pc[1] & _bank_wrbypasses_3_0_io_hit | ~(io_update_pc[1])
     & _bank_wrbypasses_3_1_io_hit)
    & (io_update_pc[1] & _bank_wrbypasses_3_0_io_hit_data_0_valid | ~(io_update_pc[1])
       & _bank_wrbypasses_3_1_io_hit_data_0_valid);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/Tage.scala:53:42, :56:92, :305:43, :434:11, :446:46
  wire [2:0]  per_bank_update_wdata_3_1_ctr =
    _GEN_5
      ? (_GEN_3 ? 3'h4 : 3'h3)
      : wrbypass_data_valid_7
          ? ((&_wrbypass_io_WIRE_65) & _GEN_3
               ? 3'h7
               : _wrbypass_io_WIRE_65 == 3'h0 & ~_GEN_3
                   ? 3'h0
                   : _GEN_3
                       ? 3'(_wrbypass_io_WIRE_65 + 3'h1)
                       : 3'(_wrbypass_io_WIRE_65 - 3'h1))
          : (&_GEN_4) & _GEN_3
              ? 3'h7
              : _GEN_4 == 3'h0 & ~_GEN_3
                  ? 3'h0
                  : _GEN_3 ? 3'(_GEN_4 + 3'h1) : 3'(_GEN_4 - 3'h1);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/BPU.scala:94:27, :95:30, :96:{8,21}, :97:{10,26,29}, :98:{12,24,35}, src/main/scala/xiangshan/frontend/Tage.scala:240:7, :446:46, :448:12, :449:14, :450:14
  assign per_bank_not_silent_update_3_1 =
    (wrbypass_data_valid_7
       ? ~((&_wrbypass_io_WIRE_65) & _GEN_3 | _wrbypass_io_WIRE_65 == 3'h0 & ~_GEN_3)
       : ~((&_GEN_4) & _GEN_3 | _GEN_4 == 3'h0 & ~_GEN_3)) | _GEN_5;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/BPU.scala:94:27, :97:29, src/main/scala/xiangshan/frontend/Tage.scala:240:7, :430:{9,14,23,31,35}, :446:46, :448:12, :449:14, :456:12, :457:11, :458:{11,81}
  always @(posedge clock) begin
    if (_s1_bank_req_1h_T) begin	// src/main/scala/chisel3/util/Decoupled.scala:53:35
      s1_unhashed_idx <= io_req_bits_pc[38:1];	// src/main/scala/xiangshan/frontend/Tage.scala:305:43, :330:34
      s1_tag <=
        io_req_bits_pc[8:1] ^ io_req_bits_folded_hist_hist_8_folded_hist
        ^ {io_req_bits_folded_hist_hist_5_folded_hist, 1'h0};	// src/main/scala/xiangshan/frontend/Tage.scala:272:86, :291:{29,38,52}, :305:43, :332:25
      s1_bank_req_1h_0 <= s0_bank_req_1h_0;	// src/main/scala/xiangshan/frontend/Tage.scala:272:86, :334:33
      s1_bank_req_1h_1 <= s0_bank_req_1h_1;	// src/main/scala/xiangshan/frontend/Tage.scala:272:86, :334:33
      s1_bank_req_1h_2 <= s0_bank_req_1h_2;	// src/main/scala/xiangshan/frontend/Tage.scala:272:86, :334:33
      s1_bank_req_1h_3 <= &(s0_idx[1:0]);	// src/main/scala/xiangshan/frontend/Tage.scala:272:{66,86}, :290:{29,38}, :334:33
    end
    if (io_req_valid) begin	// src/main/scala/xiangshan/frontend/Tage.scala:245:14
      s1_bank_has_write_on_this_req_0 <= _s1_bank_has_write_on_this_req_WIRE_0;	// src/main/scala/xiangshan/frontend/Tage.scala:335:48, :391:49
      s1_bank_has_write_on_this_req_1 <= _s1_bank_has_write_on_this_req_WIRE_1;	// src/main/scala/xiangshan/frontend/Tage.scala:335:48, :391:49
      s1_bank_has_write_on_this_req_2 <= _s1_bank_has_write_on_this_req_WIRE_2;	// src/main/scala/xiangshan/frontend/Tage.scala:335:48, :391:49
      s1_bank_has_write_on_this_req_3 <= _s1_bank_has_write_on_this_req_WIRE_3;	// src/main/scala/xiangshan/frontend/Tage.scala:335:48, :391:49
    end
  end // always @(posedge)
  always @(posedge clock or posedge reset) begin
    if (reset)
      powerOnResetState <= 1'h1;	// src/main/scala/xiangshan/frontend/Tage.scala:272:86, :399:34
    else
      powerOnResetState <=
        ~(_us_io_r_req_ready & _table_banks_0_io_r_req_ready
          & _table_banks_1_io_r_req_ready & _table_banks_2_io_r_req_ready
          & _table_banks_3_io_r_req_ready) & powerOnResetState;	// src/main/scala/xiangshan/frontend/Tage.scala:310:18, :315:11, :399:34, :400:{26,79}, :402:23
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/xiangshan/frontend/Tage.scala:240:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/xiangshan/frontend/Tage.scala:240:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/xiangshan/frontend/Tage.scala:240:7
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:3];	// src/main/scala/xiangshan/frontend/Tage.scala:240:7
    initial begin	// src/main/scala/xiangshan/frontend/Tage.scala:240:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/xiangshan/frontend/Tage.scala:240:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/xiangshan/frontend/Tage.scala:240:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/xiangshan/frontend/Tage.scala:240:7
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// src/main/scala/xiangshan/frontend/Tage.scala:240:7
        end	// src/main/scala/xiangshan/frontend/Tage.scala:240:7
        s1_unhashed_idx = {_RANDOM[2'h0], _RANDOM[2'h1][5:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:240:7, :330:34
        s1_tag = _RANDOM[2'h1][24:17];	// src/main/scala/xiangshan/frontend/Tage.scala:240:7, :330:34, :332:25
        s1_bank_req_1h_0 = _RANDOM[2'h3][0];	// src/main/scala/xiangshan/frontend/Tage.scala:240:7, :334:33
        s1_bank_req_1h_1 = _RANDOM[2'h3][1];	// src/main/scala/xiangshan/frontend/Tage.scala:240:7, :334:33
        s1_bank_req_1h_2 = _RANDOM[2'h3][2];	// src/main/scala/xiangshan/frontend/Tage.scala:240:7, :334:33
        s1_bank_req_1h_3 = _RANDOM[2'h3][3];	// src/main/scala/xiangshan/frontend/Tage.scala:240:7, :334:33
        s1_bank_has_write_on_this_req_0 = _RANDOM[2'h3][4];	// src/main/scala/xiangshan/frontend/Tage.scala:240:7, :334:33, :335:48
        s1_bank_has_write_on_this_req_1 = _RANDOM[2'h3][5];	// src/main/scala/xiangshan/frontend/Tage.scala:240:7, :334:33, :335:48
        s1_bank_has_write_on_this_req_2 = _RANDOM[2'h3][6];	// src/main/scala/xiangshan/frontend/Tage.scala:240:7, :334:33, :335:48
        s1_bank_has_write_on_this_req_3 = _RANDOM[2'h3][7];	// src/main/scala/xiangshan/frontend/Tage.scala:240:7, :334:33, :335:48
        powerOnResetState = _RANDOM[2'h3][8];	// src/main/scala/xiangshan/frontend/Tage.scala:240:7, :334:33, :399:34
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/xiangshan/frontend/Tage.scala:240:7
        powerOnResetState = 1'h1;	// src/main/scala/xiangshan/frontend/Tage.scala:272:86, :399:34
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/xiangshan/frontend/Tage.scala:240:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/xiangshan/frontend/Tage.scala:240:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  FoldedSRAMTemplate us (	// src/main/scala/xiangshan/frontend/Tage.scala:310:18
    .clock                 (clock),
    .reset                 (reset),
    .io_r_req_ready        (_us_io_r_req_ready),
    .io_r_req_valid        (_s1_bank_req_1h_T),	// src/main/scala/chisel3/util/Decoupled.scala:53:35
    .io_r_req_bits_setIdx  (s0_idx),	// src/main/scala/xiangshan/frontend/Tage.scala:290:29
    .io_r_resp_data_0      (_us_io_r_resp_data_0),
    .io_r_resp_data_1      (_us_io_r_resp_data_1),
    .io_w_req_valid        (io_update_uMask_0 | io_update_uMask_1),	// src/main/scala/xiangshan/frontend/Tage.scala:426:41
    .io_w_req_bits_setIdx  (update_idx),	// src/main/scala/xiangshan/frontend/Tage.scala:290:29
    .io_w_req_bits_data_0
      (~(io_update_pc[1]) & io_update_us_0 | io_update_pc[1] & io_update_us_1),	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/Tage.scala:53:42, :305:43, :422:48
    .io_w_req_bits_data_1
      (io_update_pc[1] & io_update_us_0 | ~(io_update_pc[1]) & io_update_us_1),	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/Tage.scala:53:42, :55:92, :305:43
    .io_w_req_bits_waymask
      ({io_update_pc[1] & io_update_uMask_0 | ~(io_update_pc[1]) & io_update_uMask_1,
        ~(io_update_pc[1]) & io_update_uMask_0 | io_update_pc[1] & io_update_uMask_1}),	// src/main/scala/xiangshan/frontend/Tage.scala:53:42, :55:92, :305:43, :415:{47,56}, :417:15, :418:7
    .extra_reset           (io_update_reset_u_0 | io_update_reset_u_1)	// src/main/scala/xiangshan/frontend/Tage.scala:311:51
  );
  FoldedSRAMTemplate_1 table_banks_0 (	// src/main/scala/xiangshan/frontend/Tage.scala:315:11
    .clock                    (clock),
    .reset                    (reset),
    .io_r_req_ready           (_table_banks_0_io_r_req_ready),
    .io_r_req_valid           (_s1_bank_req_1h_T & s0_bank_req_1h_0),	// src/main/scala/chisel3/util/Decoupled.scala:53:35, src/main/scala/xiangshan/frontend/Tage.scala:272:86, :322:52
    .io_r_req_bits_setIdx     (s0_idx[10:2]),	// src/main/scala/xiangshan/frontend/Tage.scala:273:37, :290:{29,38}
    .io_r_resp_data_0_valid   (_table_banks_0_io_r_resp_data_0_valid),
    .io_r_resp_data_0_tag     (_table_banks_0_io_r_resp_data_0_tag),
    .io_r_resp_data_0_ctr     (_table_banks_0_io_r_resp_data_0_ctr),
    .io_r_resp_data_1_valid   (_table_banks_0_io_r_resp_data_1_valid),
    .io_r_resp_data_1_tag     (_table_banks_0_io_r_resp_data_1_tag),
    .io_r_resp_data_1_ctr     (_table_banks_0_io_r_resp_data_1_ctr),
    .io_w_req_valid           (_s1_bank_has_write_on_this_req_WIRE_0),	// src/main/scala/xiangshan/frontend/Tage.scala:391:49
    .io_w_req_bits_setIdx     (update_idx[10:2]),	// src/main/scala/xiangshan/frontend/Tage.scala:273:37, :290:{29,38}
    .io_w_req_bits_data_0_tag (per_bank_update_wdata_3_1_tag),	// src/main/scala/xiangshan/frontend/Tage.scala:291:38
    .io_w_req_bits_data_0_ctr (per_bank_update_wdata_0_0_ctr),	// src/main/scala/xiangshan/frontend/Tage.scala:448:12
    .io_w_req_bits_data_1_tag (per_bank_update_wdata_3_1_tag),	// src/main/scala/xiangshan/frontend/Tage.scala:291:38
    .io_w_req_bits_data_1_ctr (per_bank_update_wdata_0_1_ctr),	// src/main/scala/xiangshan/frontend/Tage.scala:448:12
    .io_w_req_bits_waymask    (per_bank_update_way_mask_0)	// src/main/scala/xiangshan/frontend/Tage.scala:384:11
  );
  FoldedSRAMTemplate_1 table_banks_1 (	// src/main/scala/xiangshan/frontend/Tage.scala:315:11
    .clock                    (clock),
    .reset                    (reset),
    .io_r_req_ready           (_table_banks_1_io_r_req_ready),
    .io_r_req_valid           (_s1_bank_req_1h_T & s0_bank_req_1h_1),	// src/main/scala/chisel3/util/Decoupled.scala:53:35, src/main/scala/xiangshan/frontend/Tage.scala:272:86, :322:52
    .io_r_req_bits_setIdx     (s0_idx[10:2]),	// src/main/scala/xiangshan/frontend/Tage.scala:273:37, :290:{29,38}
    .io_r_resp_data_0_valid   (_table_banks_1_io_r_resp_data_0_valid),
    .io_r_resp_data_0_tag     (_table_banks_1_io_r_resp_data_0_tag),
    .io_r_resp_data_0_ctr     (_table_banks_1_io_r_resp_data_0_ctr),
    .io_r_resp_data_1_valid   (_table_banks_1_io_r_resp_data_1_valid),
    .io_r_resp_data_1_tag     (_table_banks_1_io_r_resp_data_1_tag),
    .io_r_resp_data_1_ctr     (_table_banks_1_io_r_resp_data_1_ctr),
    .io_w_req_valid           (_s1_bank_has_write_on_this_req_WIRE_1),	// src/main/scala/xiangshan/frontend/Tage.scala:391:49
    .io_w_req_bits_setIdx     (update_idx[10:2]),	// src/main/scala/xiangshan/frontend/Tage.scala:273:37, :290:{29,38}
    .io_w_req_bits_data_0_tag (per_bank_update_wdata_3_1_tag),	// src/main/scala/xiangshan/frontend/Tage.scala:291:38
    .io_w_req_bits_data_0_ctr (per_bank_update_wdata_1_0_ctr),	// src/main/scala/xiangshan/frontend/Tage.scala:448:12
    .io_w_req_bits_data_1_tag (per_bank_update_wdata_3_1_tag),	// src/main/scala/xiangshan/frontend/Tage.scala:291:38
    .io_w_req_bits_data_1_ctr (per_bank_update_wdata_1_1_ctr),	// src/main/scala/xiangshan/frontend/Tage.scala:448:12
    .io_w_req_bits_waymask    (per_bank_update_way_mask_1)	// src/main/scala/xiangshan/frontend/Tage.scala:384:11
  );
  FoldedSRAMTemplate_1 table_banks_2 (	// src/main/scala/xiangshan/frontend/Tage.scala:315:11
    .clock                    (clock),
    .reset                    (reset),
    .io_r_req_ready           (_table_banks_2_io_r_req_ready),
    .io_r_req_valid           (_s1_bank_req_1h_T & s0_bank_req_1h_2),	// src/main/scala/chisel3/util/Decoupled.scala:53:35, src/main/scala/xiangshan/frontend/Tage.scala:272:86, :322:52
    .io_r_req_bits_setIdx     (s0_idx[10:2]),	// src/main/scala/xiangshan/frontend/Tage.scala:273:37, :290:{29,38}
    .io_r_resp_data_0_valid   (_table_banks_2_io_r_resp_data_0_valid),
    .io_r_resp_data_0_tag     (_table_banks_2_io_r_resp_data_0_tag),
    .io_r_resp_data_0_ctr     (_table_banks_2_io_r_resp_data_0_ctr),
    .io_r_resp_data_1_valid   (_table_banks_2_io_r_resp_data_1_valid),
    .io_r_resp_data_1_tag     (_table_banks_2_io_r_resp_data_1_tag),
    .io_r_resp_data_1_ctr     (_table_banks_2_io_r_resp_data_1_ctr),
    .io_w_req_valid           (_s1_bank_has_write_on_this_req_WIRE_2),	// src/main/scala/xiangshan/frontend/Tage.scala:391:49
    .io_w_req_bits_setIdx     (update_idx[10:2]),	// src/main/scala/xiangshan/frontend/Tage.scala:273:37, :290:{29,38}
    .io_w_req_bits_data_0_tag (per_bank_update_wdata_3_1_tag),	// src/main/scala/xiangshan/frontend/Tage.scala:291:38
    .io_w_req_bits_data_0_ctr (per_bank_update_wdata_2_0_ctr),	// src/main/scala/xiangshan/frontend/Tage.scala:448:12
    .io_w_req_bits_data_1_tag (per_bank_update_wdata_3_1_tag),	// src/main/scala/xiangshan/frontend/Tage.scala:291:38
    .io_w_req_bits_data_1_ctr (per_bank_update_wdata_2_1_ctr),	// src/main/scala/xiangshan/frontend/Tage.scala:448:12
    .io_w_req_bits_waymask    (per_bank_update_way_mask_2)	// src/main/scala/xiangshan/frontend/Tage.scala:384:11
  );
  FoldedSRAMTemplate_1 table_banks_3 (	// src/main/scala/xiangshan/frontend/Tage.scala:315:11
    .clock                    (clock),
    .reset                    (reset),
    .io_r_req_ready           (_table_banks_3_io_r_req_ready),
    .io_r_req_valid           (_s1_bank_req_1h_T & (&(s0_idx[1:0]))),	// src/main/scala/chisel3/util/Decoupled.scala:53:35, src/main/scala/xiangshan/frontend/Tage.scala:272:{66,86}, :290:{29,38}, :322:52
    .io_r_req_bits_setIdx     (s0_idx[10:2]),	// src/main/scala/xiangshan/frontend/Tage.scala:273:37, :290:{29,38}
    .io_r_resp_data_0_valid   (_table_banks_3_io_r_resp_data_0_valid),
    .io_r_resp_data_0_tag     (_table_banks_3_io_r_resp_data_0_tag),
    .io_r_resp_data_0_ctr     (_table_banks_3_io_r_resp_data_0_ctr),
    .io_r_resp_data_1_valid   (_table_banks_3_io_r_resp_data_1_valid),
    .io_r_resp_data_1_tag     (_table_banks_3_io_r_resp_data_1_tag),
    .io_r_resp_data_1_ctr     (_table_banks_3_io_r_resp_data_1_ctr),
    .io_w_req_valid           (_s1_bank_has_write_on_this_req_WIRE_3),	// src/main/scala/xiangshan/frontend/Tage.scala:391:49
    .io_w_req_bits_setIdx     (update_idx[10:2]),	// src/main/scala/xiangshan/frontend/Tage.scala:273:37, :290:{29,38}
    .io_w_req_bits_data_0_tag (per_bank_update_wdata_3_1_tag),	// src/main/scala/xiangshan/frontend/Tage.scala:291:38
    .io_w_req_bits_data_0_ctr (per_bank_update_wdata_3_0_ctr),	// src/main/scala/xiangshan/frontend/Tage.scala:448:12
    .io_w_req_bits_data_1_tag (per_bank_update_wdata_3_1_tag),	// src/main/scala/xiangshan/frontend/Tage.scala:291:38
    .io_w_req_bits_data_1_ctr (per_bank_update_wdata_3_1_ctr),	// src/main/scala/xiangshan/frontend/Tage.scala:448:12
    .io_w_req_bits_waymask    (per_bank_update_way_mask_3)	// src/main/scala/xiangshan/frontend/Tage.scala:384:11
  );
  WrBypass bank_wrbypasses_0_0 (	// src/main/scala/xiangshan/frontend/Tage.scala:434:11
    .clock               (clock),
    .reset               (reset),
    .io_wen              (io_update_mask_0 & update_req_bank_1h_0),	// src/main/scala/xiangshan/frontend/Tage.scala:272:86, :468:45
    .io_write_idx        (update_idx[10:2]),	// src/main/scala/xiangshan/frontend/Tage.scala:273:37, :290:{29,38}
    .io_write_data_0
      ((io_update_pc[1] ? 3'h0 : per_bank_update_wdata_0_0_ctr)
       | (io_update_pc[1] ? per_bank_update_wdata_0_1_ctr : 3'h0)),	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/Tage.scala:53:42, :240:7, :305:43, :448:12
    .io_hit              (_bank_wrbypasses_0_0_io_hit),
    .io_hit_data_0_valid (_bank_wrbypasses_0_0_io_hit_data_0_valid),
    .io_hit_data_0_bits  (_bank_wrbypasses_0_0_io_hit_data_0_bits)
  );
  WrBypass bank_wrbypasses_0_1 (	// src/main/scala/xiangshan/frontend/Tage.scala:434:11
    .clock               (clock),
    .reset               (reset),
    .io_wen              (io_update_mask_1 & update_req_bank_1h_0),	// src/main/scala/xiangshan/frontend/Tage.scala:272:86, :468:45
    .io_write_idx        (update_idx[10:2]),	// src/main/scala/xiangshan/frontend/Tage.scala:273:37, :290:{29,38}
    .io_write_data_0
      ((io_update_pc[1] ? per_bank_update_wdata_0_0_ctr : 3'h0)
       | (io_update_pc[1] ? 3'h0 : per_bank_update_wdata_0_1_ctr)),	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/Tage.scala:53:42, :240:7, :305:43, :448:12
    .io_hit              (_bank_wrbypasses_0_1_io_hit),
    .io_hit_data_0_valid (_bank_wrbypasses_0_1_io_hit_data_0_valid),
    .io_hit_data_0_bits  (_bank_wrbypasses_0_1_io_hit_data_0_bits)
  );
  WrBypass bank_wrbypasses_1_0 (	// src/main/scala/xiangshan/frontend/Tage.scala:434:11
    .clock               (clock),
    .reset               (reset),
    .io_wen              (io_update_mask_0 & update_req_bank_1h_1),	// src/main/scala/xiangshan/frontend/Tage.scala:272:86, :468:45
    .io_write_idx        (update_idx[10:2]),	// src/main/scala/xiangshan/frontend/Tage.scala:273:37, :290:{29,38}
    .io_write_data_0
      ((io_update_pc[1] ? 3'h0 : per_bank_update_wdata_1_0_ctr)
       | (io_update_pc[1] ? per_bank_update_wdata_1_1_ctr : 3'h0)),	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/Tage.scala:53:42, :240:7, :305:43, :448:12
    .io_hit              (_bank_wrbypasses_1_0_io_hit),
    .io_hit_data_0_valid (_bank_wrbypasses_1_0_io_hit_data_0_valid),
    .io_hit_data_0_bits  (_bank_wrbypasses_1_0_io_hit_data_0_bits)
  );
  WrBypass bank_wrbypasses_1_1 (	// src/main/scala/xiangshan/frontend/Tage.scala:434:11
    .clock               (clock),
    .reset               (reset),
    .io_wen              (io_update_mask_1 & update_req_bank_1h_1),	// src/main/scala/xiangshan/frontend/Tage.scala:272:86, :468:45
    .io_write_idx        (update_idx[10:2]),	// src/main/scala/xiangshan/frontend/Tage.scala:273:37, :290:{29,38}
    .io_write_data_0
      ((io_update_pc[1] ? per_bank_update_wdata_1_0_ctr : 3'h0)
       | (io_update_pc[1] ? 3'h0 : per_bank_update_wdata_1_1_ctr)),	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/Tage.scala:53:42, :240:7, :305:43, :448:12
    .io_hit              (_bank_wrbypasses_1_1_io_hit),
    .io_hit_data_0_valid (_bank_wrbypasses_1_1_io_hit_data_0_valid),
    .io_hit_data_0_bits  (_bank_wrbypasses_1_1_io_hit_data_0_bits)
  );
  WrBypass bank_wrbypasses_2_0 (	// src/main/scala/xiangshan/frontend/Tage.scala:434:11
    .clock               (clock),
    .reset               (reset),
    .io_wen              (io_update_mask_0 & update_req_bank_1h_2),	// src/main/scala/xiangshan/frontend/Tage.scala:272:86, :468:45
    .io_write_idx        (update_idx[10:2]),	// src/main/scala/xiangshan/frontend/Tage.scala:273:37, :290:{29,38}
    .io_write_data_0
      ((io_update_pc[1] ? 3'h0 : per_bank_update_wdata_2_0_ctr)
       | (io_update_pc[1] ? per_bank_update_wdata_2_1_ctr : 3'h0)),	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/Tage.scala:53:42, :240:7, :305:43, :448:12
    .io_hit              (_bank_wrbypasses_2_0_io_hit),
    .io_hit_data_0_valid (_bank_wrbypasses_2_0_io_hit_data_0_valid),
    .io_hit_data_0_bits  (_bank_wrbypasses_2_0_io_hit_data_0_bits)
  );
  WrBypass bank_wrbypasses_2_1 (	// src/main/scala/xiangshan/frontend/Tage.scala:434:11
    .clock               (clock),
    .reset               (reset),
    .io_wen              (io_update_mask_1 & update_req_bank_1h_2),	// src/main/scala/xiangshan/frontend/Tage.scala:272:86, :468:45
    .io_write_idx        (update_idx[10:2]),	// src/main/scala/xiangshan/frontend/Tage.scala:273:37, :290:{29,38}
    .io_write_data_0
      ((io_update_pc[1] ? per_bank_update_wdata_2_0_ctr : 3'h0)
       | (io_update_pc[1] ? 3'h0 : per_bank_update_wdata_2_1_ctr)),	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/Tage.scala:53:42, :240:7, :305:43, :448:12
    .io_hit              (_bank_wrbypasses_2_1_io_hit),
    .io_hit_data_0_valid (_bank_wrbypasses_2_1_io_hit_data_0_valid),
    .io_hit_data_0_bits  (_bank_wrbypasses_2_1_io_hit_data_0_bits)
  );
  WrBypass bank_wrbypasses_3_0 (	// src/main/scala/xiangshan/frontend/Tage.scala:434:11
    .clock               (clock),
    .reset               (reset),
    .io_wen              (io_update_mask_0 & (&(update_idx[1:0]))),	// src/main/scala/xiangshan/frontend/Tage.scala:272:{66,86}, :290:{29,38}, :468:45
    .io_write_idx        (update_idx[10:2]),	// src/main/scala/xiangshan/frontend/Tage.scala:273:37, :290:{29,38}
    .io_write_data_0
      ((io_update_pc[1] ? 3'h0 : per_bank_update_wdata_3_0_ctr)
       | (io_update_pc[1] ? per_bank_update_wdata_3_1_ctr : 3'h0)),	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/Tage.scala:53:42, :240:7, :305:43, :448:12
    .io_hit              (_bank_wrbypasses_3_0_io_hit),
    .io_hit_data_0_valid (_bank_wrbypasses_3_0_io_hit_data_0_valid),
    .io_hit_data_0_bits  (_bank_wrbypasses_3_0_io_hit_data_0_bits)
  );
  WrBypass bank_wrbypasses_3_1 (	// src/main/scala/xiangshan/frontend/Tage.scala:434:11
    .clock               (clock),
    .reset               (reset),
    .io_wen              (io_update_mask_1 & (&(update_idx[1:0]))),	// src/main/scala/xiangshan/frontend/Tage.scala:272:{66,86}, :290:{29,38}, :468:45
    .io_write_idx        (update_idx[10:2]),	// src/main/scala/xiangshan/frontend/Tage.scala:273:37, :290:{29,38}
    .io_write_data_0
      ((io_update_pc[1] ? per_bank_update_wdata_3_0_ctr : 3'h0)
       | (io_update_pc[1] ? 3'h0 : per_bank_update_wdata_3_1_ctr)),	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/Tage.scala:53:42, :240:7, :305:43, :448:12
    .io_hit              (_bank_wrbypasses_3_1_io_hit),
    .io_hit_data_0_valid (_bank_wrbypasses_3_1_io_hit_data_0_valid),
    .io_hit_data_0_bits  (_bank_wrbypasses_3_1_io_hit_data_0_bits)
  );
  assign io_req_ready = ~powerOnResetState;	// src/main/scala/xiangshan/frontend/Tage.scala:240:7, :399:34, :407:19
  assign io_resps_0_valid =
    ~(s1_unhashed_idx[0]) & _hit_selected_WIRE | s1_unhashed_idx[0]
    & _hit_selected_WIRE_1;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/xiangshan/frontend/Tage.scala:53:42, :240:7, :330:34
  assign io_resps_0_bits_ctr =
    (s1_unhashed_idx[0] ? 3'h0 : _resp_selected_WIRE_1)
    | (s1_unhashed_idx[0] ? _resp_selected_WIRE_5 : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/Tage.scala:53:42, :240:7, :330:34
  assign io_resps_0_bits_u =
    ~(s1_unhashed_idx[0]) & _us_io_r_resp_data_0 | s1_unhashed_idx[0]
    & _us_io_r_resp_data_1;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/xiangshan/frontend/Tage.scala:53:42, :240:7, :310:18, :330:34
  assign io_resps_0_bits_unconf =
    ~(s1_unhashed_idx[0]) & _unconf_selected_WIRE | s1_unhashed_idx[0]
    & _unconf_selected_WIRE_1;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/xiangshan/frontend/Tage.scala:53:42, :240:7, :330:34
  assign io_resps_1_valid =
    s1_unhashed_idx[0] & _hit_selected_WIRE | ~(s1_unhashed_idx[0])
    & _hit_selected_WIRE_1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/Tage.scala:53:42, :55:92, :240:7, :330:34
  assign io_resps_1_bits_ctr =
    (s1_unhashed_idx[0] ? _resp_selected_WIRE_1 : 3'h0)
    | (s1_unhashed_idx[0] ? 3'h0 : _resp_selected_WIRE_5);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/Tage.scala:53:42, :240:7, :330:34
  assign io_resps_1_bits_u =
    s1_unhashed_idx[0] & _us_io_r_resp_data_0 | ~(s1_unhashed_idx[0])
    & _us_io_r_resp_data_1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/Tage.scala:53:42, :55:92, :240:7, :310:18, :330:34
  assign io_resps_1_bits_unconf =
    s1_unhashed_idx[0] & _unconf_selected_WIRE | ~(s1_unhashed_idx[0])
    & _unconf_selected_WIRE_1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/Tage.scala:53:42, :55:92, :240:7, :330:34
endmodule

