{:input (genetic.mutation/change-latch-initial 2110826716 (genetic.mutation/change-names-remove-clause 399681169 (genetic.mutation/change-names-remove-clause 764683192 (genetic.mutation/change-constant-value 216730945 (genetic.mutation/change-constant-value 1223309112 (genetic.mutation/change-constant-value 925328001 (genetic.mutation/change-latch-initial 1301673972 (genetic.mutation/change-names-remove-clause 2105029507 (genetic.mutation/change-constant-value 2133520631 (genetic.mutation/change-latch-initial 1927192310 (genetic.mutation/change-constant-value 1511992118 (genetic.mutation/change-latch-initial 1875410958 (genetic.mutation/change-constant-value 989226005 (genetic.mutation/change-latch-initial 345943893 (genetic.mutation/change-names-remove-clause 1259561600 (genetic.mutation/change-latch-initial 1162251361 (genetic.mutation/change-constant-value 51131815 (genetic.mutation/change-names-remove-clause 1669170782 (genetic.mutation/change-constant-value 941204095 (genetic.mutation/change-names-remove-clause 1506687294 (genetic.mutation/change-latch-initial 946806791 (genetic.mutation/change-names-remove-clause 1609494443 (genetic.mutation/change-constant-value 886275990 (genetic.mutation/change-latch-initial 677324885 (genetic.mutation/change-constant-value 329494773 (genetic.mutation/change-names-remove-clause 1863258147 (genetic.crossover/dumb-crossover 1890325954 (genetic.representation/genetic-representation "examples/50384.35B0904.blif") (genetic.representation/genetic-representation "examples/58018.25F9EDF0.blif")))))))))))))))))))))))))))), :error {:type :synth-fail, :result {:exit 1, :out "\n /----------------------------------------------------------------------------\\\n |                                                                            |\n |  yosys -- Yosys Open SYnthesis Suite                                       |\n |                                                                            |\n |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |\n |                                                                            |\n |  Permission to use, copy, modify, and/or distribute this software for any  |\n |  purpose with or without fee is hereby granted, provided that the above    |\n |  copyright notice and this permission notice appear in all copies.         |\n |                                                                            |\n |  THE SOFTWARE IS PROVIDED \"AS IS\" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |\n |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |\n |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |\n |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |\n |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |\n |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |\n |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |\n |                                                                            |\n \\----------------------------------------------------------------------------/\n\n Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC)\n\n\n-- Running command `read_verilog /tmp/fuzzmount745B5940/DE303DA4.v; synth; opt; opt_clean; opt_demorgan; opt_expr; opt_lut; opt_merge; opt_muxtree; opt_reduce; fsm_opt; onehot; write_verilog /tmp/fuzzmount745B5940/DE303DA4.post.v' --\n\n1. Executing Verilog-2005 frontend: /tmp/fuzzmount745B5940/DE303DA4.v\nParsing Verilog input from `/tmp/fuzzmount745B5940/DE303DA4.v' to AST representation.\nGenerating RTLIL representation for module `\\TEST'.\nWarning: reg '\\_23_' is assigned in a continuous assignment at /tmp/fuzzmount745B5940/DE303DA4.v:73.10-73.29.\nWarning: reg '\\_23_' is assigned in a continuous assignment at /tmp/fuzzmount745B5940/DE303DA4.v:74.10-74.29.\nWarning: reg '\\_23_' is assigned in a continuous assignment at /tmp/fuzzmount745B5940/DE303DA4.v:76.10-76.29.\nWarning: reg '\\_23_' is assigned in a continuous assignment at /tmp/fuzzmount745B5940/DE303DA4.v:81.10-81.21.\nWarning: reg '\\_23_' is assigned in a continuous assignment at /tmp/fuzzmount745B5940/DE303DA4.v:82.10-82.21.\nWarning: reg '\\_23_' is assigned in a continuous assignment at /tmp/fuzzmount745B5940/DE303DA4.v:85.10-85.21.\nWarning: reg '\\_23_' is assigned in a continuous assignment at /tmp/fuzzmount745B5940/DE303DA4.v:87.10-87.21.\nWarning: reg '\\_23_' is assigned in a continuous assignment at /tmp/fuzzmount745B5940/DE303DA4.v:89.10-89.21.\nWarning: reg '\\_23_' is assigned in a continuous assignment at /tmp/fuzzmount745B5940/DE303DA4.v:90.10-90.21.\nWarning: reg '\\_23_' is assigned in a continuous assignment at /tmp/fuzzmount745B5940/DE303DA4.v:92.10-92.21.\nWarning: reg '\\_23_' is assigned in a continuous assignment at /tmp/fuzzmount745B5940/DE303DA4.v:93.10-93.21.\nWarning: reg '\\_23_' is assigned in a continuous assignment at /tmp/fuzzmount745B5940/DE303DA4.v:95.10-95.21.\nSuccessfully finished Verilog frontend.\n\n2. Executing SYNTH pass.\n\n2.1. Executing HIERARCHY pass (managing design hierarchy).\n\n2.2. Executing PROC pass (convert processes to netlists).\n\n2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\nCleaned up 0 empty switches.\n\n2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\nRemoved a total of 0 dead cases.\n\n2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\nRemoved 0 redundant assignments.\nPromoted 21 assignments to connections.\n\n2.2.4. Executing PROC_INIT pass (extract init attributes).\nFound init rule in `\\TEST.$proc$/tmp/fuzzmount745B5940/DE303DA4.v:27$29'.\n  Set init value: \\_23_ = 1'1\nFound init rule in `\\TEST.$proc$/tmp/fuzzmount745B5940/DE303DA4.v:25$28'.\n  Set init value: \\_21_ = 1'0\n\n2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n\n2.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).\nCreating decoders for process `\\TEST.$proc$/tmp/fuzzmount745B5940/DE303DA4.v:27$29'.\nCreating decoders for process `\\TEST.$proc$/tmp/fuzzmount745B5940/DE303DA4.v:25$28'.\nCreating decoders for process `\\TEST.$proc$/tmp/fuzzmount745B5940/DE303DA4.v:71$19'.\nCreating decoders for process `\\TEST.$proc$/tmp/fuzzmount745B5940/DE303DA4.v:69$18'.\nCreating decoders for process `\\TEST.$proc$/tmp/fuzzmount745B5940/DE303DA4.v:67$17'.\nCreating decoders for process `\\TEST.$proc$/tmp/fuzzmount745B5940/DE303DA4.v:65$16'.\nCreating decoders for process `\\TEST.$proc$/tmp/fuzzmount745B5940/DE303DA4.v:63$15'.\nCreating decoders for process `\\TEST.$proc$/tmp/fuzzmount745B5940/DE303DA4.v:61$14'.\nCreating decoders for process `\\TEST.$proc$/tmp/fuzzmount745B5940/DE303DA4.v:59$13'.\nCreating decoders for process `\\TEST.$proc$/tmp/fuzzmount745B5940/DE303DA4.v:57$12'.\nCreating decoders for process `\\TEST.$proc$/tmp/fuzzmount745B5940/DE303DA4.v:55$11'.\nCreating decoders for process `\\TEST.$proc$/tmp/fuzzmount745B5940/DE303DA4.v:53$10'.\nCreating decoders for process `\\TEST.$proc$/tmp/fuzzmount745B5940/DE303DA4.v:51$9'.\nCreating decoders for process `\\TEST.$proc$/tmp/fuzzmount745B5940/DE303DA4.v:49$8'.\nCreating decoders for process `\\TEST.$proc$/tmp/fuzzmount745B5940/DE303DA4.v:47$7'.\nCreating decoders for process `\\TEST.$proc$/tmp/fuzzmount745B5940/DE303DA4.v:45$6'.\nCreating decoders for process `\\TEST.$proc$/tmp/fuzzmount745B5940/DE303DA4.v:43$5'.\nCreating decoders for process `\\TEST.$proc$/tmp/fuzzmount745B5940/DE303DA4.v:41$4'.\nCreating decoders for process `\\TEST.$proc$/tmp/fuzzmount745B5940/DE303DA4.v:39$3'.\nCreating decoders for process `\\TEST.$proc$/tmp/fuzzmount745B5940/DE303DA4.v:37$2'.\nCreating decoders for process `\\TEST.$proc$/tmp/fuzzmount745B5940/DE303DA4.v:35$1'.\n\n2.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).\n", :err "ERROR: Conflicting init values for signal 1'0 (\\_21_ = 1'0 != 1'1).\n"}}}