
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Dec 15 03:09:31 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [Common 17-1460] Use of init.tcl in C:/Users/Aditya Sharma/AppData/Roaming/Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script 'C:/Users/Aditya Sharma/AppData/Roaming/Xilinx/Vivado/init.tcl'
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 518.395 ; gain = 206.188
Command: read_checkpoint -auto_incremental -incremental {C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/utils_1/imports/synth_1/top.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15492
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1435.145 ; gain = 448.133
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v:46]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v:72]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.runs/synth_1/.Xil/Vivado-21184-LAPTOP-LC5QQ2EJ/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (0#1) [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.runs/synth_1/.Xil/Vivado-21184-LAPTOP-LC5QQ2EJ/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.runs/synth_1/.Xil/Vivado-21184-LAPTOP-LC5QQ2EJ/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (0#1) [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.runs/synth_1/.Xil/Vivado-21184-LAPTOP-LC5QQ2EJ/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.runs/synth_1/.Xil/Vivado-21184-LAPTOP-LC5QQ2EJ/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.runs/synth_1/.Xil/Vivado-21184-LAPTOP-LC5QQ2EJ/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v:133]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v:46]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_top'. This will prevent further optimization [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v:82]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'your_instance_name'. This will prevent further optimization [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v:72]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1603.969 ; gain = 616.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1603.969 ; gain = 616.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1603.969 ; gain = 616.957
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1603.969 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.gen/sources_1/ip/vio_0_1/vio_0/vio_0_in_context.xdc] for cell 'vio_top'
Finished Parsing XDC File [c:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.gen/sources_1/ip/vio_0_1/vio_0/vio_0_in_context.xdc] for cell 'vio_top'
Parsing XDC File [c:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.gen/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'inst_mem'
Finished Parsing XDC File [c:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.gen/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'inst_mem'
Parsing XDC File [c:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'your_instance_name'
Finished Parsing XDC File [c:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'your_instance_name'
Parsing XDC File [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/constrs_1/new/constraint_file.xdc]
WARNING: [Vivado 12-584] No ports matched 'din[8]'. [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/constrs_1/new/constraint_file.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'din[9]'. [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/constrs_1/new/constraint_file.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'din[10]'. [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/constrs_1/new/constraint_file.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'din[11]'. [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/constrs_1/new/constraint_file.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'din[12]'. [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/constrs_1/new/constraint_file.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'din[13]'. [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/constrs_1/new/constraint_file.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'din[14]'. [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/constrs_1/new/constraint_file.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'din[15]'. [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/constrs_1/new/constraint_file.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'dout[8]'. [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/constrs_1/new/constraint_file.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'dout[9]'. [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/constrs_1/new/constraint_file.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'dout[10]'. [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/constrs_1/new/constraint_file.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'dout[11]'. [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/constrs_1/new/constraint_file.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'dout[12]'. [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/constrs_1/new/constraint_file.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'dout[13]'. [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/constrs_1/new/constraint_file.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'dout[14]'. [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/constrs_1/new/constraint_file.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'dout[15]'. [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/constrs_1/new/constraint_file.xdc:44]
Finished Parsing XDC File [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/constrs_1/new/constraint_file.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/constrs_1/new/constraint_file.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/constrs_1/new/constraint_file.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1617.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1617.289 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inst_mem' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio_top' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'your_instance_name' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1623.500 ; gain = 636.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1623.500 ; gain = 636.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for vio_top. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_mem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for your_instance_name. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1623.500 ; gain = 636.488
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[7]' [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v:245]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[6]' [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v:245]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[5]' [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v:245]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[4]' [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v:245]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[3]' [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v:245]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[2]' [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v:245]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[1]' [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v:245]
WARNING: [Synth 8-327] inferring latch for variable 'data_mem_reg[0]' [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v:245]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[7]' [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v:137]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[6]' [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v:137]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[5]' [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v:137]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[4]' [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v:137]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[3]' [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v:137]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[2]' [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v:137]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[1]' [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v:137]
WARNING: [Synth 8-327] inferring latch for variable 'GPR_reg[0]' [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v:137]
WARNING: [Synth 8-327] inferring latch for variable 'stop_reg' [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v:131]
WARNING: [Synth 8-327] inferring latch for variable 'PC_reg' [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v:91]
WARNING: [Synth 8-327] inferring latch for variable 'SGPR_reg' [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v:137]
WARNING: [Synth 8-327] inferring latch for variable 'jmp_flag_reg' [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v:130]
WARNING: [Synth 8-327] inferring latch for variable 'carry_reg' [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v:274]
WARNING: [Synth 8-327] inferring latch for variable 'sign_reg' [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v:281]
WARNING: [Synth 8-327] inferring latch for variable 'zero_reg' [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v:288]
WARNING: [Synth 8-327] inferring latch for variable 'overflow_reg' [C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v:296]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1623.500 ; gain = 636.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 3     
	   3 Input    8 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 4     
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 283   
	   7 Input    8 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 15    
	   7 Input    1 Bit        Muxes := 19    
	  26 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1690.031 ; gain = 703.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1690.031 ; gain = 703.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1957.570 ; gain = 970.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1963.656 ; gain = 976.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 1963.656 ; gain = 976.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 1963.656 ; gain = 976.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 1963.656 ; gain = 976.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 1963.656 ; gain = 976.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 1963.656 ; gain = 976.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 1963.656 ; gain = 976.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         1|
|2     |vio_0         |         1|
|3     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |ila         |     1|
|3     |vio         |     1|
|4     |BUFG        |     1|
|5     |CARRY4      |    22|
|6     |LUT2        |    73|
|7     |LUT3        |   127|
|8     |LUT4        |    97|
|9     |LUT5        |   179|
|10    |LUT6        |   452|
|11    |FDCE        |    28|
|12    |FDRE        |     6|
|13    |LD          |   150|
|14    |IBUF        |    10|
|15    |OBUF        |     8|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 1963.656 ; gain = 976.645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 1963.656 ; gain = 957.113
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1963.656 ; gain = 976.645
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1963.656 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 172 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1963.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 150 instances were transformed.
  LD => LDCE: 150 instances

Synth Design complete | Checksum: 9a4bcc68
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1963.656 ; gain = 1407.234
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1963.656 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 15 03:10:42 2024...
