Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /mnt/data40tb/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot loudness_top_wrapper_behav xil_defaultlib.loudness_top_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <jtag_axi> not found while processing module instance <jtag_axi_i> [/home/fpga14/Downloads/loudness_top.sv:316]
ERROR: [VRFC 10-2063] Module <stream_prop> not found while processing module instance <prop_in> [/home/fpga14/Downloads/loudness_top.sv:284]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
