INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ADMIN/Thesis/Thesis.srcs/sources_1/new/5bit_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module five_bit_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ADMIN/Thesis/Thesis.srcs/sources_1/new/convFXtoCSD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convFXtoCSD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ADMIN/projectASD/projectASD.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ADMIN/Thesis/Thesis.srcs/sim_1/new/convFXtoCSD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convFXtoCSD_tb
