INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Pure_VHDL/Pure_VHDL.sim/sim_1/synth/timing/xsim/matrix_mult_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mult
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-311] analyzing module multiplier_0
INFO: [VRFC 10-311] analyzing module multiplier_1
INFO: [VRFC 10-311] analyzing module multiplier_10
INFO: [VRFC 10-311] analyzing module multiplier_11
INFO: [VRFC 10-311] analyzing module multiplier_12
INFO: [VRFC 10-311] analyzing module multiplier_13
INFO: [VRFC 10-311] analyzing module multiplier_14
INFO: [VRFC 10-311] analyzing module multiplier_15
INFO: [VRFC 10-311] analyzing module multiplier_16
INFO: [VRFC 10-311] analyzing module multiplier_17
INFO: [VRFC 10-311] analyzing module multiplier_18
INFO: [VRFC 10-311] analyzing module multiplier_19
INFO: [VRFC 10-311] analyzing module multiplier_2
INFO: [VRFC 10-311] analyzing module multiplier_20
INFO: [VRFC 10-311] analyzing module multiplier_21
INFO: [VRFC 10-311] analyzing module multiplier_22
INFO: [VRFC 10-311] analyzing module multiplier_23
INFO: [VRFC 10-311] analyzing module multiplier_24
INFO: [VRFC 10-311] analyzing module multiplier_25
INFO: [VRFC 10-311] analyzing module multiplier_3
INFO: [VRFC 10-311] analyzing module multiplier_4
INFO: [VRFC 10-311] analyzing module multiplier_5
INFO: [VRFC 10-311] analyzing module multiplier_6
INFO: [VRFC 10-311] analyzing module multiplier_7
INFO: [VRFC 10-311] analyzing module multiplier_8
INFO: [VRFC 10-311] analyzing module multiplier_9
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Pure_VHDL/Pure_VHDL.srcs/sources_1/new/matrix_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Pure_VHDL/Pure_VHDL.srcs/sim_1/new/matrix_mult_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'matrix_mult_tb'
ERROR: [VRFC 10-719] formal port/generic <input_width> is not declared in <matrix_mult> [C:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Pure_VHDL/Pure_VHDL.srcs/sim_1/new/matrix_mult_tb.vhd:100]
ERROR: [VRFC 10-719] formal port/generic <a_r1> is not declared in <matrix_mult> [C:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Pure_VHDL/Pure_VHDL.srcs/sim_1/new/matrix_mult_tb.vhd:102]
ERROR: [VRFC 10-3353] formal port '\\\A_r1[0] \' has no actual or default value [C:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Pure_VHDL/Pure_VHDL.srcs/sim_1/new/matrix_mult_tb.vhd:99]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [C:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Pure_VHDL/Pure_VHDL.srcs/sim_1/new/matrix_mult_tb.vhd:37]
INFO: [VRFC 10-8704] VHDL file 'C:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Pure_VHDL/Pure_VHDL.srcs/sim_1/new/matrix_mult_tb.vhd' is ignored due to errors
