INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'UART_clk'...
WARNING:sim - A core named 'UART_clk' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'UART_clk'...
Delivering associated files for 'UART_clk'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for VHDL
   synthesis
Delivering EJava files for 'UART_clk'...
Delivered 3 files into directory
G:/Rohit/Rohit/Projects/TI_ADC_2014/GSoC/HDL/HDMI_Test_patternvga_v02/ipcore_dir
/tmp/_cg/UART_clk
Delivered 1 file into directory
G:/Rohit/Rohit/Projects/TI_ADC_2014/GSoC/HDL/HDMI_Test_patternvga_v02/ipcore_dir
/tmp/_cg/UART_clk
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6slx45.nph' in environment
G:\Xilinx\14.2\ISE_DS\ISE\.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'UART_clk'...
Generating ISE project...
XCO file found: UART_clk.xco
XMDF file found: UART_clk_xmdf.tcl
Adding
G:/Rohit/Rohit/Projects/TI_ADC_2014/GSoC/HDL/HDMI_Test_patternvga_v02/ipcore_dir
/tmp/_cg/UART_clk/example_design/UART_clk_exdes.ucf -view all -origin_type
created
Adding
G:/Rohit/Rohit/Projects/TI_ADC_2014/GSoC/HDL/HDMI_Test_patternvga_v02/ipcore_dir
/tmp/_cg/UART_clk/example_design/UART_clk_exdes.vhd -view all -origin_type
created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "G:/Rohit/Rohit/Projects/TI_ADC_2014/GSoC/HDL/HDMI_Test_patternvga_v02/ipcore
   _dir/tmp/_cg/UART_clk/example_design/UART_clk_exdes.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
G:/Rohit/Rohit/Projects/TI_ADC_2014/GSoC/HDL/HDMI_Test_patternvga_v02/ipcore_dir
/tmp/_cg/UART_clk.asy -view all -origin_type imported
Adding
G:/Rohit/Rohit/Projects/TI_ADC_2014/GSoC/HDL/HDMI_Test_patternvga_v02/ipcore_dir
/tmp/_cg/UART_clk.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "G:/Rohit/Rohit/Projects/TI_ADC_2014/GSoC/HDL/HDMI_Test_patternvga_v02/ipcore
   _dir/tmp/_cg/UART_clk.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
G:/Rohit/Rohit/Projects/TI_ADC_2014/GSoC/HDL/HDMI_Test_patternvga_v02/ipcore_dir
/tmp/_cg/UART_clk.vho -view all -origin_type imported
WARNING:coreutil - WARNING: This core does not have a top level called
   "/UART_clk"
   WARNING: Top level has been set to "/UART_clk_exdes"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'UART_clk'.
