\hypertarget{group___s_t_m32_f4xx___h_a_l}{}\doxysection{STM32\+F4xx\+\_\+\+HAL}
\label{group___s_t_m32_f4xx___h_a_l}\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___t_i_m}{TIM}}
\item 
\mbox{\hyperlink{group___t_i_m_ex}{TIMEx}}
\item 
\mbox{\hyperlink{group___u_s_b___core}{USB\+\_\+\+Core}}
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga1b288eb68eb52c97b8d187cdd6e9088f}{HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Init}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gaaf97adbc39e48456a1c83c54895de83b}{HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+De\+Init}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga818f4d5d1e2f417438d281b4ac9efb9c}{HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Msp\+Init}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga13352a6c9cb3225511e5f29dbb894e84}{HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Msp\+De\+Init}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gaf7e5ee80207a338050413e14f7bd24f9}{HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Start}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga78697261126cd2facc463b81e8c4b238}{HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Stop}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gae517d80e2ac713069767df8e8915971e}{HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Start\+\_\+\+IT}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga19443605c97f15b5ede7d8337534ece4}{HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Stop\+\_\+\+IT}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga8246aece4afe559642a6da298f7b157a}{HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Start\+\_\+\+DMA}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t $\ast$p\+Data, uint16\+\_\+t Length)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga7673776de6e35f5cbe887e62e13e87b5}{HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Stop\+\_\+\+DMA}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga7541c3db71ec7c0b4b54afa473bdb19a}{HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Init}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga79f0c3e3015a81c535a578edc2fee8ca}{HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+De\+Init}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gab7ea7555b79c4544ad90dc6d063d2f13}{HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Msp\+Init}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga2f01705566708fcaceb32bcad01f7498}{HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Msp\+De\+Init}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga5dbbafc75b341b79d29bc41f8ec15492}{HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Start}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga9cb1f62afb99aea0db8cc28b378b68ad}{HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Stop}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gad3116f3b344392f7b947ff1218ba9ed8}{HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Start\+\_\+\+IT}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gacc324ef35c0b207a8331c657d86fc1bd}{HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Stop\+\_\+\+IT}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga6f961349029a84317b7734abbfb9a02c}{HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Start\+\_\+\+DMA}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel, uint32\+\_\+t $\ast$p\+Data, uint16\+\_\+t Length)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga27f1f66d2d38ec428580a5feb3628c48}{HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Stop\+\_\+\+DMA}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga25824b2eed564cc37a8983b99a83bdc7}{HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Init}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga5bb7b197ace5bab9ef120163ff1520bd}{HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+De\+Init}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gaf94d3d2003a4eebed73744ccd5c85974}{HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Msp\+Init}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga3abff1ab9a918c30db77c7890e6e2b07}{HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Msp\+De\+Init}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga11da9bda53a5d21c293bb01da91e592d}{HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Start}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gae087011858379feeb770ecb4568829d3}{HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Stop}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gaca1f5fbc35101d0fc7e8af31c9a0c26c}{HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Start\+\_\+\+IT}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga0559af125dc5fb2bb183a6a4b86808b5}{HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Stop\+\_\+\+IT}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gaa4b542b3c0ae347ea580c9e7c8e88b17}{HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Start\+\_\+\+DMA}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel, uint32\+\_\+t $\ast$p\+Data, uint16\+\_\+t Length)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gad77367f9b8d8d17842a913f7d6ce274b}{HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Stop\+\_\+\+DMA}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga342aa1098891f55f59c7867afff589c1}{HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Init}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga2fc9af96c4ec45ba9057e182012f3586}{HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+De\+Init}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga202723f23bc46b29b16145f9cceabbbb}{HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Msp\+Init}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gad1aa484ec0f0559908d9d8128614e7ad}{HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Msp\+De\+Init}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gaab393018ca6f8fad04a815feb1796ce7}{HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Start}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga1b5edb103cb27dbd5380e9b24d12658f}{HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Stop}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gac0e3515f374ec6b9d30609cd683649d6}{HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Start\+\_\+\+IT}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gaf5664e207667c99ef50378813056e5f6}{HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Stop\+\_\+\+IT}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gac3b7deffff43a8bdc3e2eea42115efff}{HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Start\+\_\+\+DMA}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel, uint32\+\_\+t $\ast$p\+Data, uint16\+\_\+t Length)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga8e7dc17f058ef9c826774436d68f80b5}{HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Stop\+\_\+\+DMA}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga476d67a220c23ebdc69fac7b09dbaa72}{HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Init}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t One\+Pulse\+Mode)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gae60b468b11199522c6c83a943439c7b7}{HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+De\+Init}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga6579726753cb2b769a21d10bec75219f}{HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Msp\+Init}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga9b73c7135e8348613f30f3a4d84478e7}{HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Msp\+De\+Init}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga40e43e4f2484df59079e0316d6a6fd23}{HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Start}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Output\+Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gac7744a2a063e8bf2909319d70fc764fd}{HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Stop}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Output\+Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gafcde302725d20c6f992f26660d491bb9}{HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Start\+\_\+\+IT}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Output\+Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga6bbce5414404228fde71dadd8d1cddc7}{HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Stop\+\_\+\+IT}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Output\+Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga16beb79937c32f993bbc4fdc1e492c52}{HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Init}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def}{TIM\+\_\+\+Encoder\+\_\+\+Init\+Type\+Def}} $\ast$s\+Config)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gaaf99281fd7635e20c08e48bfc9ea11e3}{HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+De\+Init}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga1a8e1103bfcc56c2626ed5cf546391d1}{HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Msp\+Init}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga77c8216735a5b1374ea948737eed8a18}{HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Msp\+De\+Init}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga6450b21fa2bf6bf71a0f85c0a1519e21}{HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Start}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga2d603e9167803b080be1f2915e972bbf}{HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Stop}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga9a573a3203752709841acab8412f541e}{HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Start\+\_\+\+IT}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gac07923b4764255a1e0b82c975689542d}{HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Stop\+\_\+\+IT}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga8b9798534ad0917d31d581afe720d8cf}{HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Start\+\_\+\+DMA}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel, uint32\+\_\+t $\ast$p\+Data1, uint32\+\_\+t $\ast$p\+Data2, uint16\+\_\+t Length)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga12ea48505e269532feff5b64f605b56f}{HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Stop\+\_\+\+DMA}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
void \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga2dc3ef34340412aa8a01d734d2ff8f88}{HAL\+\_\+\+TIM\+\_\+\+IRQHandler}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga6e22dfc93b7569da087a115348c3182f}{HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Config\+Channel}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def}} $\ast$s\+Config, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gac14a4959f65f51a54e8ff511242e2131}{HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Config\+Channel}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def}} $\ast$s\+Config, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga34805dabaf748c6eb823275dad2f19f5}{HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Config\+Channel}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def}{TIM\+\_\+\+IC\+\_\+\+Init\+Type\+Def}} $\ast$s\+Config, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gaefb1913440053c45a4f9a50a8c05c6be}{HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Config\+Channel}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def}{TIM\+\_\+\+One\+Pulse\+\_\+\+Init\+Type\+Def}} $\ast$s\+Config, uint32\+\_\+t Output\+Channel, uint32\+\_\+t Input\+Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga0b960485369b4ebb1e5d41e5e9e49770}{HAL\+\_\+\+TIM\+\_\+\+Config\+OCref\+Clear}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def}{TIM\+\_\+\+Clear\+Input\+Config\+Type\+Def}} $\ast$s\+Clear\+Input\+Config, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga43403d13849f71285ea1da3f3cb1381f}{HAL\+\_\+\+TIM\+\_\+\+Config\+Clock\+Source}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___clock_config_type_def}{TIM\+\_\+\+Clock\+Config\+Type\+Def}} $\ast$s\+Clock\+Source\+Config)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga7dfab2adafd2f2e315a9531f1150c201}{HAL\+\_\+\+TIM\+\_\+\+Config\+TI1\+Input}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t TI1\+\_\+\+Selection)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga07f536c10b542bc9695f23b1e84b5fce}{HAL\+\_\+\+TIM\+\_\+\+Slave\+Config\+Synchronization}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{TIM\+\_\+\+Slave\+Config\+Type\+Def}} $\ast$s\+Slave\+Config)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga8d1a48bb07dcf9030de10b9c6918087c}{HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Write\+Start}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Burst\+Base\+Address, uint32\+\_\+t Burst\+Request\+Src, uint32\+\_\+t $\ast$Burst\+Buffer, uint32\+\_\+t Burst\+Length)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga8f5649baaf219f2559bbe9e8e2c3658e}{HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Write\+Stop}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Burst\+Request\+Src)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga39c612c473747448615e2e3cb2668224}{HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Read\+Start}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Burst\+Base\+Address, uint32\+\_\+t Burst\+Request\+Src, uint32\+\_\+t $\ast$Burst\+Buffer, uint32\+\_\+t Burst\+Length)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga41cfa290ee87229cba1962e78e2a9d01}{HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Read\+Stop}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Burst\+Request\+Src)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gab4a60fe7cbb64a321bdce2ee1b9c8730}{HAL\+\_\+\+TIM\+\_\+\+Generate\+Event}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Event\+Source)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga6528480e73e4e51d5ce8aaca00d64d13}{HAL\+\_\+\+TIM\+\_\+\+Read\+Captured\+Value}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
void \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga8a3b0ad512a6e6c6157440b68d395eac}{HAL\+\_\+\+TIM\+\_\+\+Period\+Elapsed\+Callback}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga1fc39499fe9db8b7fb88005e9f107a36}{HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Delay\+Elapsed\+Callback}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga77a2401a35ddd9bd0b8fc28331b81381}{HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Capture\+Callback}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga07e5fc4d223b16bec2fd6bed547cf91d}{HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Pulse\+Finished\+Callback}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga189577c72b1963671b26820d8161d678}{HAL\+\_\+\+TIM\+\_\+\+Trigger\+Callback}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga6f0868af383d592940700dbb52fac016}{HAL\+\_\+\+TIM\+\_\+\+Error\+Callback}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gabf71ed10e30d23139f7b327878901c89}{HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Get\+State}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga9dbca6a4ca949a13fda097d9cc7959a0}{HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Get\+State}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga207c64afb37d15e35b5380d4805e6eaf}{HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Get\+State}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga8f6d20b8e4f3255f1f0f3ced8ea684e8}{HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Get\+State}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gab66fcfc1ee00512f50ef56f4397a0e9f}{HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Get\+State}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga1925971e419b85db7fed57919ba765ef}{HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Get\+State}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga057e4b4da135186e8fb88327c5fd0684}{TIM\+\_\+\+Base\+\_\+\+Set\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$TIMx, \mbox{\hyperlink{struct_t_i_m___base___init_type_def}{TIM\+\_\+\+Base\+\_\+\+Init\+Type\+Def}} $\ast$Structure)
\item 
void \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga83c847710a92f0558c862dd0dc889ff3}{TIM\+\_\+\+TI1\+\_\+\+Set\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$TIMx, uint32\+\_\+t TIM\+\_\+\+ICPolarity, uint32\+\_\+t TIM\+\_\+\+ICSelection, uint32\+\_\+t TIM\+\_\+\+ICFilter)
\item 
void \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga20370137a5c000fa4739d30669e67b8c}{TIM\+\_\+\+OC2\+\_\+\+Set\+Config}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$TIMx, \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def}} $\ast$OC\+\_\+\+Config)
\item 
void \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga211c36f76c4dabfadb62b416060b11be}{HAL\+\_\+\+TIM\+\_\+\+DMADelay\+Pulse\+Cplt}} (\mbox{\hyperlink{group___d_m_a_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)
\item 
void \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gadf70f17bbf6cdfc07be28900ebc1b373}{HAL\+\_\+\+TIM\+\_\+\+DMAError}} (\mbox{\hyperlink{group___d_m_a_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)
\item 
void \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga8af2d1160ec4a4ca408acf172e80a0a4}{HAL\+\_\+\+TIM\+\_\+\+DMACapture\+Cplt}} (\mbox{\hyperlink{group___d_m_a_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)
\item 
void \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\+\_\+\+CCx\+Channel\+Cmd}} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$TIMx, uint32\+\_\+t Channel, uint32\+\_\+t Channel\+State)
\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga3e066526cc6acb4c3eb9ecd1ee7e881c}{dev\+\_\+endpoints}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga1893da3bf227c69993aa67797e3825dd}{Host\+\_\+channels}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga220859a8b5da0232739a11cbe7f79fc5}{speed}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga3f852155ae5abdfbdbe9865383780eb1}{dma\+\_\+enable}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga99c6050b5a0c8e920d675437f1077526}{ep0\+\_\+mps}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gac74d5572af6a1a9564cab48a9bdd7e4d}{phy\+\_\+itface}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gaec30c1f869d10e0b14b26f1e5e2024c8}{Sof\+\_\+enable}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gab0b1e1f806ac5f343c9f468c08958fcc}{low\+\_\+power\+\_\+enable}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga15a4db2874f8f0655d5b0858ca2f3346}{vbus\+\_\+sensing\+\_\+enable}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gad3da23816bc3727e3bb800bb9fe6dc75}{use\+\_\+dedicated\+\_\+ep1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga241efb6152a059bb5d821b08fb68cf1a}{use\+\_\+external\+\_\+vbus}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gabea371f9030e15a5d2a4c181576833d8}{num}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga1b6103f5908a43d31b25bc3ca21f60ae}{is\+\_\+in}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga5d7f3c5ec11e8d2c50d03e64182f037c}{is\+\_\+stall}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga1d127017fb298b889f4ba24752d08b8e}{type}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga6ba2ee43a539a0b62e610ded1ba2dd1b}{data\+\_\+pid\+\_\+start}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga72cbbcd19b06fa662d57aea1e9480808}{even\+\_\+odd\+\_\+frame}}
\item 
uint16\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gaae1aeb1d778729ff805bba5b0aee9742}{tx\+\_\+fifo\+\_\+num}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga876f0bbf157a6bceb63630c99da8b077}{maxpacket}}
\item 
uint8\+\_\+t $\ast$ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga81d9dc7c57d086dd4e35361f4b782ebd}{xfer\+\_\+buff}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gaa4264b8ef473c4df74ee6a5160717451}{dma\+\_\+addr}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga4a9555456ad0e64b61e2609b9bfed9f7}{xfer\+\_\+len}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gac67d8b3019f1fe22eb6fa889594c4adc}{xfer\+\_\+count}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga1997a5306d6d04a9ce867303d1a6d9e1}{dev\+\_\+addr}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga7db02d10872cda42716be0141e63fe12}{ch\+\_\+num}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga0eb60627df64d4e20dc3a36f3c1af073}{ep\+\_\+num}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gac55364ab232bbd4bd61cb440a372d3f4}{ep\+\_\+is\+\_\+in}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gaae32029df16a54aa86c0aec2df9f7bb7}{speed}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gac246b3387fee295f1f5927592bed589f}{do\+\_\+ping}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga7983b3f5be33e9e129c5a58f1f1df29f}{process\+\_\+ping}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga791714ade336270a9c8fafef311b28f0}{ep\+\_\+type}}
\item 
uint16\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga290246297f8942d21b7519b1ef52844f}{max\+\_\+packet}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gac63588c3fc1becf689a6675898c2e480}{data\+\_\+pid}}
\item 
uint8\+\_\+t $\ast$ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga81d9dc7c57d086dd4e35361f4b782ebd}{xfer\+\_\+buff}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga4a9555456ad0e64b61e2609b9bfed9f7}{xfer\+\_\+len}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gac67d8b3019f1fe22eb6fa889594c4adc}{xfer\+\_\+count}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gae12568439d6262c2fe3392f91b615b3e}{toggle\+\_\+in}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga44f913b85fb1e953cb4fe02015940d11}{toggle\+\_\+out}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gaa4264b8ef473c4df74ee6a5160717451}{dma\+\_\+addr}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga3f7db8cf999eddc44dd0f9c5cadedabf}{Err\+Cnt}}
\item 
\mbox{\hyperlink{group___u_s_b___core_ga04b2bca306495588fec3a5245daa5221}{USB\+\_\+\+OTG\+\_\+\+URBState\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gacc68206db8cee08ae00631698c62350c}{urb\+\_\+state}}
\item 
\mbox{\hyperlink{group___u_s_b___core_ga8fa88c2e8e5fe41147028ba11af65294}{USB\+\_\+\+OTG\+\_\+\+HCState\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga2b8ce5ad330b7da2b268463d4151d060}{state}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Function Documentation}
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gaaf97adbc39e48456a1c83c54895de83b}\label{group___s_t_m32_f4xx___h_a_l_gaaf97adbc39e48456a1c83c54895de83b}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_Base\_DeInit@{HAL\_TIM\_Base\_DeInit}}
\index{HAL\_TIM\_Base\_DeInit@{HAL\_TIM\_Base\_DeInit}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_Base\_DeInit()}{HAL\_TIM\_Base\_DeInit()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+De\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gabf71ed10e30d23139f7b327878901c89}\label{group___s_t_m32_f4xx___h_a_l_gabf71ed10e30d23139f7b327878901c89}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_Base\_GetState@{HAL\_TIM\_Base\_GetState}}
\index{HAL\_TIM\_Base\_GetState@{HAL\_TIM\_Base\_GetState}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_Base\_GetState()}{HAL\_TIM\_Base\_GetState()}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Get\+State (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga1b288eb68eb52c97b8d187cdd6e9088f}\label{group___s_t_m32_f4xx___h_a_l_ga1b288eb68eb52c97b8d187cdd6e9088f}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_Base\_Init@{HAL\_TIM\_Base\_Init}}
\index{HAL\_TIM\_Base\_Init@{HAL\_TIM\_Base\_Init}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_Base\_Init()}{HAL\_TIM\_Base\_Init()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga13352a6c9cb3225511e5f29dbb894e84}\label{group___s_t_m32_f4xx___h_a_l_ga13352a6c9cb3225511e5f29dbb894e84}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_Base\_MspDeInit@{HAL\_TIM\_Base\_MspDeInit}}
\index{HAL\_TIM\_Base\_MspDeInit@{HAL\_TIM\_Base\_MspDeInit}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_Base\_MspDeInit()}{HAL\_TIM\_Base\_MspDeInit()}}
{\footnotesize\ttfamily void HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Msp\+De\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga818f4d5d1e2f417438d281b4ac9efb9c}\label{group___s_t_m32_f4xx___h_a_l_ga818f4d5d1e2f417438d281b4ac9efb9c}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_Base\_MspInit@{HAL\_TIM\_Base\_MspInit}}
\index{HAL\_TIM\_Base\_MspInit@{HAL\_TIM\_Base\_MspInit}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_Base\_MspInit()}{HAL\_TIM\_Base\_MspInit()}}
{\footnotesize\ttfamily void HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Msp\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gaf7e5ee80207a338050413e14f7bd24f9}\label{group___s_t_m32_f4xx___h_a_l_gaf7e5ee80207a338050413e14f7bd24f9}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_Base\_Start@{HAL\_TIM\_Base\_Start}}
\index{HAL\_TIM\_Base\_Start@{HAL\_TIM\_Base\_Start}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_Base\_Start()}{HAL\_TIM\_Base\_Start()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Start (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga8246aece4afe559642a6da298f7b157a}\label{group___s_t_m32_f4xx___h_a_l_ga8246aece4afe559642a6da298f7b157a}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_Base\_Start\_DMA@{HAL\_TIM\_Base\_Start\_DMA}}
\index{HAL\_TIM\_Base\_Start\_DMA@{HAL\_TIM\_Base\_Start\_DMA}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_Base\_Start\_DMA()}{HAL\_TIM\_Base\_Start\_DMA()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Start\+\_\+\+DMA (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t $\ast$}]{p\+Data,  }\item[{uint16\+\_\+t}]{Length }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gae517d80e2ac713069767df8e8915971e}\label{group___s_t_m32_f4xx___h_a_l_gae517d80e2ac713069767df8e8915971e}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_Base\_Start\_IT@{HAL\_TIM\_Base\_Start\_IT}}
\index{HAL\_TIM\_Base\_Start\_IT@{HAL\_TIM\_Base\_Start\_IT}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_Base\_Start\_IT()}{HAL\_TIM\_Base\_Start\_IT()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Start\+\_\+\+IT (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga78697261126cd2facc463b81e8c4b238}\label{group___s_t_m32_f4xx___h_a_l_ga78697261126cd2facc463b81e8c4b238}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_Base\_Stop@{HAL\_TIM\_Base\_Stop}}
\index{HAL\_TIM\_Base\_Stop@{HAL\_TIM\_Base\_Stop}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_Base\_Stop()}{HAL\_TIM\_Base\_Stop()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Stop (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga7673776de6e35f5cbe887e62e13e87b5}\label{group___s_t_m32_f4xx___h_a_l_ga7673776de6e35f5cbe887e62e13e87b5}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_Base\_Stop\_DMA@{HAL\_TIM\_Base\_Stop\_DMA}}
\index{HAL\_TIM\_Base\_Stop\_DMA@{HAL\_TIM\_Base\_Stop\_DMA}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_Base\_Stop\_DMA()}{HAL\_TIM\_Base\_Stop\_DMA()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Stop\+\_\+\+DMA (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga19443605c97f15b5ede7d8337534ece4}\label{group___s_t_m32_f4xx___h_a_l_ga19443605c97f15b5ede7d8337534ece4}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_Base\_Stop\_IT@{HAL\_TIM\_Base\_Stop\_IT}}
\index{HAL\_TIM\_Base\_Stop\_IT@{HAL\_TIM\_Base\_Stop\_IT}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_Base\_Stop\_IT()}{HAL\_TIM\_Base\_Stop\_IT()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Stop\+\_\+\+IT (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga43403d13849f71285ea1da3f3cb1381f}\label{group___s_t_m32_f4xx___h_a_l_ga43403d13849f71285ea1da3f3cb1381f}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_ConfigClockSource@{HAL\_TIM\_ConfigClockSource}}
\index{HAL\_TIM\_ConfigClockSource@{HAL\_TIM\_ConfigClockSource}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_ConfigClockSource()}{HAL\_TIM\_ConfigClockSource()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+Config\+Clock\+Source (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{\mbox{\hyperlink{struct_t_i_m___clock_config_type_def}{TIM\+\_\+\+Clock\+Config\+Type\+Def}} $\ast$}]{s\+Clock\+Source\+Config }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga0b960485369b4ebb1e5d41e5e9e49770}\label{group___s_t_m32_f4xx___h_a_l_ga0b960485369b4ebb1e5d41e5e9e49770}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_ConfigOCrefClear@{HAL\_TIM\_ConfigOCrefClear}}
\index{HAL\_TIM\_ConfigOCrefClear@{HAL\_TIM\_ConfigOCrefClear}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_ConfigOCrefClear()}{HAL\_TIM\_ConfigOCrefClear()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+Config\+OCref\+Clear (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{\mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def}{TIM\+\_\+\+Clear\+Input\+Config\+Type\+Def}} $\ast$}]{s\+Clear\+Input\+Config,  }\item[{uint32\+\_\+t}]{Channel }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga7dfab2adafd2f2e315a9531f1150c201}\label{group___s_t_m32_f4xx___h_a_l_ga7dfab2adafd2f2e315a9531f1150c201}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_ConfigTI1Input@{HAL\_TIM\_ConfigTI1Input}}
\index{HAL\_TIM\_ConfigTI1Input@{HAL\_TIM\_ConfigTI1Input}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_ConfigTI1Input()}{HAL\_TIM\_ConfigTI1Input()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+Config\+TI1\+Input (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{TI1\+\_\+\+Selection }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga39c612c473747448615e2e3cb2668224}\label{group___s_t_m32_f4xx___h_a_l_ga39c612c473747448615e2e3cb2668224}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_DMABurst\_ReadStart@{HAL\_TIM\_DMABurst\_ReadStart}}
\index{HAL\_TIM\_DMABurst\_ReadStart@{HAL\_TIM\_DMABurst\_ReadStart}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_DMABurst\_ReadStart()}{HAL\_TIM\_DMABurst\_ReadStart()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Read\+Start (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Burst\+Base\+Address,  }\item[{uint32\+\_\+t}]{Burst\+Request\+Src,  }\item[{uint32\+\_\+t $\ast$}]{Burst\+Buffer,  }\item[{uint32\+\_\+t}]{Burst\+Length }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga41cfa290ee87229cba1962e78e2a9d01}\label{group___s_t_m32_f4xx___h_a_l_ga41cfa290ee87229cba1962e78e2a9d01}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_DMABurst\_ReadStop@{HAL\_TIM\_DMABurst\_ReadStop}}
\index{HAL\_TIM\_DMABurst\_ReadStop@{HAL\_TIM\_DMABurst\_ReadStop}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_DMABurst\_ReadStop()}{HAL\_TIM\_DMABurst\_ReadStop()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Read\+Stop (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Burst\+Request\+Src }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga8d1a48bb07dcf9030de10b9c6918087c}\label{group___s_t_m32_f4xx___h_a_l_ga8d1a48bb07dcf9030de10b9c6918087c}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_DMABurst\_WriteStart@{HAL\_TIM\_DMABurst\_WriteStart}}
\index{HAL\_TIM\_DMABurst\_WriteStart@{HAL\_TIM\_DMABurst\_WriteStart}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_DMABurst\_WriteStart()}{HAL\_TIM\_DMABurst\_WriteStart()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Write\+Start (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Burst\+Base\+Address,  }\item[{uint32\+\_\+t}]{Burst\+Request\+Src,  }\item[{uint32\+\_\+t $\ast$}]{Burst\+Buffer,  }\item[{uint32\+\_\+t}]{Burst\+Length }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga8f5649baaf219f2559bbe9e8e2c3658e}\label{group___s_t_m32_f4xx___h_a_l_ga8f5649baaf219f2559bbe9e8e2c3658e}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_DMABurst\_WriteStop@{HAL\_TIM\_DMABurst\_WriteStop}}
\index{HAL\_TIM\_DMABurst\_WriteStop@{HAL\_TIM\_DMABurst\_WriteStop}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_DMABurst\_WriteStop()}{HAL\_TIM\_DMABurst\_WriteStop()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Write\+Stop (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Burst\+Request\+Src }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga8af2d1160ec4a4ca408acf172e80a0a4}\label{group___s_t_m32_f4xx___h_a_l_ga8af2d1160ec4a4ca408acf172e80a0a4}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_DMACaptureCplt@{HAL\_TIM\_DMACaptureCplt}}
\index{HAL\_TIM\_DMACaptureCplt@{HAL\_TIM\_DMACaptureCplt}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_DMACaptureCplt()}{HAL\_TIM\_DMACaptureCplt()}}
{\footnotesize\ttfamily void HAL\+\_\+\+TIM\+\_\+\+DMACapture\+Cplt (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___d_m_a_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} $\ast$}]{hdma }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga211c36f76c4dabfadb62b416060b11be}\label{group___s_t_m32_f4xx___h_a_l_ga211c36f76c4dabfadb62b416060b11be}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_DMADelayPulseCplt@{HAL\_TIM\_DMADelayPulseCplt}}
\index{HAL\_TIM\_DMADelayPulseCplt@{HAL\_TIM\_DMADelayPulseCplt}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_DMADelayPulseCplt()}{HAL\_TIM\_DMADelayPulseCplt()}}
{\footnotesize\ttfamily void HAL\+\_\+\+TIM\+\_\+\+DMADelay\+Pulse\+Cplt (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___d_m_a_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} $\ast$}]{hdma }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gadf70f17bbf6cdfc07be28900ebc1b373}\label{group___s_t_m32_f4xx___h_a_l_gadf70f17bbf6cdfc07be28900ebc1b373}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_DMAError@{HAL\_TIM\_DMAError}}
\index{HAL\_TIM\_DMAError@{HAL\_TIM\_DMAError}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_DMAError()}{HAL\_TIM\_DMAError()}}
{\footnotesize\ttfamily void HAL\+\_\+\+TIM\+\_\+\+DMAError (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___d_m_a_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} $\ast$}]{hdma }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gaaf99281fd7635e20c08e48bfc9ea11e3}\label{group___s_t_m32_f4xx___h_a_l_gaaf99281fd7635e20c08e48bfc9ea11e3}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_Encoder\_DeInit@{HAL\_TIM\_Encoder\_DeInit}}
\index{HAL\_TIM\_Encoder\_DeInit@{HAL\_TIM\_Encoder\_DeInit}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_Encoder\_DeInit()}{HAL\_TIM\_Encoder\_DeInit()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+De\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga1925971e419b85db7fed57919ba765ef}\label{group___s_t_m32_f4xx___h_a_l_ga1925971e419b85db7fed57919ba765ef}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_Encoder\_GetState@{HAL\_TIM\_Encoder\_GetState}}
\index{HAL\_TIM\_Encoder\_GetState@{HAL\_TIM\_Encoder\_GetState}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_Encoder\_GetState()}{HAL\_TIM\_Encoder\_GetState()}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Get\+State (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga16beb79937c32f993bbc4fdc1e492c52}\label{group___s_t_m32_f4xx___h_a_l_ga16beb79937c32f993bbc4fdc1e492c52}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_Encoder\_Init@{HAL\_TIM\_Encoder\_Init}}
\index{HAL\_TIM\_Encoder\_Init@{HAL\_TIM\_Encoder\_Init}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_Encoder\_Init()}{HAL\_TIM\_Encoder\_Init()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{\mbox{\hyperlink{struct_t_i_m___encoder___init_type_def}{TIM\+\_\+\+Encoder\+\_\+\+Init\+Type\+Def}} $\ast$}]{s\+Config }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga77c8216735a5b1374ea948737eed8a18}\label{group___s_t_m32_f4xx___h_a_l_ga77c8216735a5b1374ea948737eed8a18}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_Encoder\_MspDeInit@{HAL\_TIM\_Encoder\_MspDeInit}}
\index{HAL\_TIM\_Encoder\_MspDeInit@{HAL\_TIM\_Encoder\_MspDeInit}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_Encoder\_MspDeInit()}{HAL\_TIM\_Encoder\_MspDeInit()}}
{\footnotesize\ttfamily void HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Msp\+De\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga1a8e1103bfcc56c2626ed5cf546391d1}\label{group___s_t_m32_f4xx___h_a_l_ga1a8e1103bfcc56c2626ed5cf546391d1}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_Encoder\_MspInit@{HAL\_TIM\_Encoder\_MspInit}}
\index{HAL\_TIM\_Encoder\_MspInit@{HAL\_TIM\_Encoder\_MspInit}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_Encoder\_MspInit()}{HAL\_TIM\_Encoder\_MspInit()}}
{\footnotesize\ttfamily void HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Msp\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga6450b21fa2bf6bf71a0f85c0a1519e21}\label{group___s_t_m32_f4xx___h_a_l_ga6450b21fa2bf6bf71a0f85c0a1519e21}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_Encoder\_Start@{HAL\_TIM\_Encoder\_Start}}
\index{HAL\_TIM\_Encoder\_Start@{HAL\_TIM\_Encoder\_Start}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_Encoder\_Start()}{HAL\_TIM\_Encoder\_Start()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Start (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Channel }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga8b9798534ad0917d31d581afe720d8cf}\label{group___s_t_m32_f4xx___h_a_l_ga8b9798534ad0917d31d581afe720d8cf}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_Encoder\_Start\_DMA@{HAL\_TIM\_Encoder\_Start\_DMA}}
\index{HAL\_TIM\_Encoder\_Start\_DMA@{HAL\_TIM\_Encoder\_Start\_DMA}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_Encoder\_Start\_DMA()}{HAL\_TIM\_Encoder\_Start\_DMA()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Start\+\_\+\+DMA (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Channel,  }\item[{uint32\+\_\+t $\ast$}]{p\+Data1,  }\item[{uint32\+\_\+t $\ast$}]{p\+Data2,  }\item[{uint16\+\_\+t}]{Length }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga9a573a3203752709841acab8412f541e}\label{group___s_t_m32_f4xx___h_a_l_ga9a573a3203752709841acab8412f541e}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_Encoder\_Start\_IT@{HAL\_TIM\_Encoder\_Start\_IT}}
\index{HAL\_TIM\_Encoder\_Start\_IT@{HAL\_TIM\_Encoder\_Start\_IT}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_Encoder\_Start\_IT()}{HAL\_TIM\_Encoder\_Start\_IT()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Start\+\_\+\+IT (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Channel }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga2d603e9167803b080be1f2915e972bbf}\label{group___s_t_m32_f4xx___h_a_l_ga2d603e9167803b080be1f2915e972bbf}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_Encoder\_Stop@{HAL\_TIM\_Encoder\_Stop}}
\index{HAL\_TIM\_Encoder\_Stop@{HAL\_TIM\_Encoder\_Stop}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_Encoder\_Stop()}{HAL\_TIM\_Encoder\_Stop()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Stop (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Channel }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga12ea48505e269532feff5b64f605b56f}\label{group___s_t_m32_f4xx___h_a_l_ga12ea48505e269532feff5b64f605b56f}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_Encoder\_Stop\_DMA@{HAL\_TIM\_Encoder\_Stop\_DMA}}
\index{HAL\_TIM\_Encoder\_Stop\_DMA@{HAL\_TIM\_Encoder\_Stop\_DMA}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_Encoder\_Stop\_DMA()}{HAL\_TIM\_Encoder\_Stop\_DMA()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Stop\+\_\+\+DMA (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Channel }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gac07923b4764255a1e0b82c975689542d}\label{group___s_t_m32_f4xx___h_a_l_gac07923b4764255a1e0b82c975689542d}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_Encoder\_Stop\_IT@{HAL\_TIM\_Encoder\_Stop\_IT}}
\index{HAL\_TIM\_Encoder\_Stop\_IT@{HAL\_TIM\_Encoder\_Stop\_IT}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_Encoder\_Stop\_IT()}{HAL\_TIM\_Encoder\_Stop\_IT()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Stop\+\_\+\+IT (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Channel }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga6f0868af383d592940700dbb52fac016}\label{group___s_t_m32_f4xx___h_a_l_ga6f0868af383d592940700dbb52fac016}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_ErrorCallback@{HAL\_TIM\_ErrorCallback}}
\index{HAL\_TIM\_ErrorCallback@{HAL\_TIM\_ErrorCallback}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_ErrorCallback()}{HAL\_TIM\_ErrorCallback()}}
{\footnotesize\ttfamily void HAL\+\_\+\+TIM\+\_\+\+Error\+Callback (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gab4a60fe7cbb64a321bdce2ee1b9c8730}\label{group___s_t_m32_f4xx___h_a_l_gab4a60fe7cbb64a321bdce2ee1b9c8730}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_GenerateEvent@{HAL\_TIM\_GenerateEvent}}
\index{HAL\_TIM\_GenerateEvent@{HAL\_TIM\_GenerateEvent}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_GenerateEvent()}{HAL\_TIM\_GenerateEvent()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+Generate\+Event (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Event\+Source }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga77a2401a35ddd9bd0b8fc28331b81381}\label{group___s_t_m32_f4xx___h_a_l_ga77a2401a35ddd9bd0b8fc28331b81381}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_IC\_CaptureCallback@{HAL\_TIM\_IC\_CaptureCallback}}
\index{HAL\_TIM\_IC\_CaptureCallback@{HAL\_TIM\_IC\_CaptureCallback}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_IC\_CaptureCallback()}{HAL\_TIM\_IC\_CaptureCallback()}}
{\footnotesize\ttfamily void HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Capture\+Callback (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga34805dabaf748c6eb823275dad2f19f5}\label{group___s_t_m32_f4xx___h_a_l_ga34805dabaf748c6eb823275dad2f19f5}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_IC\_ConfigChannel@{HAL\_TIM\_IC\_ConfigChannel}}
\index{HAL\_TIM\_IC\_ConfigChannel@{HAL\_TIM\_IC\_ConfigChannel}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_IC\_ConfigChannel()}{HAL\_TIM\_IC\_ConfigChannel()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Config\+Channel (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{\mbox{\hyperlink{struct_t_i_m___i_c___init_type_def}{TIM\+\_\+\+IC\+\_\+\+Init\+Type\+Def}} $\ast$}]{s\+Config,  }\item[{uint32\+\_\+t}]{Channel }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga2fc9af96c4ec45ba9057e182012f3586}\label{group___s_t_m32_f4xx___h_a_l_ga2fc9af96c4ec45ba9057e182012f3586}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_IC\_DeInit@{HAL\_TIM\_IC\_DeInit}}
\index{HAL\_TIM\_IC\_DeInit@{HAL\_TIM\_IC\_DeInit}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_IC\_DeInit()}{HAL\_TIM\_IC\_DeInit()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+De\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga8f6d20b8e4f3255f1f0f3ced8ea684e8}\label{group___s_t_m32_f4xx___h_a_l_ga8f6d20b8e4f3255f1f0f3ced8ea684e8}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_IC\_GetState@{HAL\_TIM\_IC\_GetState}}
\index{HAL\_TIM\_IC\_GetState@{HAL\_TIM\_IC\_GetState}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_IC\_GetState()}{HAL\_TIM\_IC\_GetState()}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Get\+State (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga342aa1098891f55f59c7867afff589c1}\label{group___s_t_m32_f4xx___h_a_l_ga342aa1098891f55f59c7867afff589c1}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_IC\_Init@{HAL\_TIM\_IC\_Init}}
\index{HAL\_TIM\_IC\_Init@{HAL\_TIM\_IC\_Init}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_IC\_Init()}{HAL\_TIM\_IC\_Init()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gad1aa484ec0f0559908d9d8128614e7ad}\label{group___s_t_m32_f4xx___h_a_l_gad1aa484ec0f0559908d9d8128614e7ad}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_IC\_MspDeInit@{HAL\_TIM\_IC\_MspDeInit}}
\index{HAL\_TIM\_IC\_MspDeInit@{HAL\_TIM\_IC\_MspDeInit}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_IC\_MspDeInit()}{HAL\_TIM\_IC\_MspDeInit()}}
{\footnotesize\ttfamily void HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Msp\+De\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga202723f23bc46b29b16145f9cceabbbb}\label{group___s_t_m32_f4xx___h_a_l_ga202723f23bc46b29b16145f9cceabbbb}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_IC\_MspInit@{HAL\_TIM\_IC\_MspInit}}
\index{HAL\_TIM\_IC\_MspInit@{HAL\_TIM\_IC\_MspInit}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_IC\_MspInit()}{HAL\_TIM\_IC\_MspInit()}}
{\footnotesize\ttfamily void HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Msp\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gaab393018ca6f8fad04a815feb1796ce7}\label{group___s_t_m32_f4xx___h_a_l_gaab393018ca6f8fad04a815feb1796ce7}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_IC\_Start@{HAL\_TIM\_IC\_Start}}
\index{HAL\_TIM\_IC\_Start@{HAL\_TIM\_IC\_Start}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_IC\_Start()}{HAL\_TIM\_IC\_Start()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Start (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Channel }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gac3b7deffff43a8bdc3e2eea42115efff}\label{group___s_t_m32_f4xx___h_a_l_gac3b7deffff43a8bdc3e2eea42115efff}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_IC\_Start\_DMA@{HAL\_TIM\_IC\_Start\_DMA}}
\index{HAL\_TIM\_IC\_Start\_DMA@{HAL\_TIM\_IC\_Start\_DMA}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_IC\_Start\_DMA()}{HAL\_TIM\_IC\_Start\_DMA()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Start\+\_\+\+DMA (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Channel,  }\item[{uint32\+\_\+t $\ast$}]{p\+Data,  }\item[{uint16\+\_\+t}]{Length }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gac0e3515f374ec6b9d30609cd683649d6}\label{group___s_t_m32_f4xx___h_a_l_gac0e3515f374ec6b9d30609cd683649d6}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_IC\_Start\_IT@{HAL\_TIM\_IC\_Start\_IT}}
\index{HAL\_TIM\_IC\_Start\_IT@{HAL\_TIM\_IC\_Start\_IT}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_IC\_Start\_IT()}{HAL\_TIM\_IC\_Start\_IT()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Start\+\_\+\+IT (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Channel }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga1b5edb103cb27dbd5380e9b24d12658f}\label{group___s_t_m32_f4xx___h_a_l_ga1b5edb103cb27dbd5380e9b24d12658f}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_IC\_Stop@{HAL\_TIM\_IC\_Stop}}
\index{HAL\_TIM\_IC\_Stop@{HAL\_TIM\_IC\_Stop}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_IC\_Stop()}{HAL\_TIM\_IC\_Stop()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Stop (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Channel }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga8e7dc17f058ef9c826774436d68f80b5}\label{group___s_t_m32_f4xx___h_a_l_ga8e7dc17f058ef9c826774436d68f80b5}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_IC\_Stop\_DMA@{HAL\_TIM\_IC\_Stop\_DMA}}
\index{HAL\_TIM\_IC\_Stop\_DMA@{HAL\_TIM\_IC\_Stop\_DMA}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_IC\_Stop\_DMA()}{HAL\_TIM\_IC\_Stop\_DMA()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Stop\+\_\+\+DMA (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Channel }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gaf5664e207667c99ef50378813056e5f6}\label{group___s_t_m32_f4xx___h_a_l_gaf5664e207667c99ef50378813056e5f6}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_IC\_Stop\_IT@{HAL\_TIM\_IC\_Stop\_IT}}
\index{HAL\_TIM\_IC\_Stop\_IT@{HAL\_TIM\_IC\_Stop\_IT}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_IC\_Stop\_IT()}{HAL\_TIM\_IC\_Stop\_IT()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Stop\+\_\+\+IT (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Channel }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga2dc3ef34340412aa8a01d734d2ff8f88}\label{group___s_t_m32_f4xx___h_a_l_ga2dc3ef34340412aa8a01d734d2ff8f88}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_IRQHandler@{HAL\_TIM\_IRQHandler}}
\index{HAL\_TIM\_IRQHandler@{HAL\_TIM\_IRQHandler}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_IRQHandler()}{HAL\_TIM\_IRQHandler()}}
{\footnotesize\ttfamily void HAL\+\_\+\+TIM\+\_\+\+IRQHandler (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga6e22dfc93b7569da087a115348c3182f}\label{group___s_t_m32_f4xx___h_a_l_ga6e22dfc93b7569da087a115348c3182f}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_OC\_ConfigChannel@{HAL\_TIM\_OC\_ConfigChannel}}
\index{HAL\_TIM\_OC\_ConfigChannel@{HAL\_TIM\_OC\_ConfigChannel}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_OC\_ConfigChannel()}{HAL\_TIM\_OC\_ConfigChannel()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Config\+Channel (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def}} $\ast$}]{s\+Config,  }\item[{uint32\+\_\+t}]{Channel }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga79f0c3e3015a81c535a578edc2fee8ca}\label{group___s_t_m32_f4xx___h_a_l_ga79f0c3e3015a81c535a578edc2fee8ca}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_OC\_DeInit@{HAL\_TIM\_OC\_DeInit}}
\index{HAL\_TIM\_OC\_DeInit@{HAL\_TIM\_OC\_DeInit}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_OC\_DeInit()}{HAL\_TIM\_OC\_DeInit()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+De\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga1fc39499fe9db8b7fb88005e9f107a36}\label{group___s_t_m32_f4xx___h_a_l_ga1fc39499fe9db8b7fb88005e9f107a36}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_OC\_DelayElapsedCallback@{HAL\_TIM\_OC\_DelayElapsedCallback}}
\index{HAL\_TIM\_OC\_DelayElapsedCallback@{HAL\_TIM\_OC\_DelayElapsedCallback}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_OC\_DelayElapsedCallback()}{HAL\_TIM\_OC\_DelayElapsedCallback()}}
{\footnotesize\ttfamily void HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Delay\+Elapsed\+Callback (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga9dbca6a4ca949a13fda097d9cc7959a0}\label{group___s_t_m32_f4xx___h_a_l_ga9dbca6a4ca949a13fda097d9cc7959a0}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_OC\_GetState@{HAL\_TIM\_OC\_GetState}}
\index{HAL\_TIM\_OC\_GetState@{HAL\_TIM\_OC\_GetState}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_OC\_GetState()}{HAL\_TIM\_OC\_GetState()}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Get\+State (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga7541c3db71ec7c0b4b54afa473bdb19a}\label{group___s_t_m32_f4xx___h_a_l_ga7541c3db71ec7c0b4b54afa473bdb19a}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_OC\_Init@{HAL\_TIM\_OC\_Init}}
\index{HAL\_TIM\_OC\_Init@{HAL\_TIM\_OC\_Init}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_OC\_Init()}{HAL\_TIM\_OC\_Init()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga2f01705566708fcaceb32bcad01f7498}\label{group___s_t_m32_f4xx___h_a_l_ga2f01705566708fcaceb32bcad01f7498}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_OC\_MspDeInit@{HAL\_TIM\_OC\_MspDeInit}}
\index{HAL\_TIM\_OC\_MspDeInit@{HAL\_TIM\_OC\_MspDeInit}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_OC\_MspDeInit()}{HAL\_TIM\_OC\_MspDeInit()}}
{\footnotesize\ttfamily void HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Msp\+De\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gab7ea7555b79c4544ad90dc6d063d2f13}\label{group___s_t_m32_f4xx___h_a_l_gab7ea7555b79c4544ad90dc6d063d2f13}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_OC\_MspInit@{HAL\_TIM\_OC\_MspInit}}
\index{HAL\_TIM\_OC\_MspInit@{HAL\_TIM\_OC\_MspInit}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_OC\_MspInit()}{HAL\_TIM\_OC\_MspInit()}}
{\footnotesize\ttfamily void HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Msp\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga5dbbafc75b341b79d29bc41f8ec15492}\label{group___s_t_m32_f4xx___h_a_l_ga5dbbafc75b341b79d29bc41f8ec15492}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_OC\_Start@{HAL\_TIM\_OC\_Start}}
\index{HAL\_TIM\_OC\_Start@{HAL\_TIM\_OC\_Start}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_OC\_Start()}{HAL\_TIM\_OC\_Start()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Start (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Channel }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga6f961349029a84317b7734abbfb9a02c}\label{group___s_t_m32_f4xx___h_a_l_ga6f961349029a84317b7734abbfb9a02c}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_OC\_Start\_DMA@{HAL\_TIM\_OC\_Start\_DMA}}
\index{HAL\_TIM\_OC\_Start\_DMA@{HAL\_TIM\_OC\_Start\_DMA}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_OC\_Start\_DMA()}{HAL\_TIM\_OC\_Start\_DMA()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Start\+\_\+\+DMA (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Channel,  }\item[{uint32\+\_\+t $\ast$}]{p\+Data,  }\item[{uint16\+\_\+t}]{Length }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gad3116f3b344392f7b947ff1218ba9ed8}\label{group___s_t_m32_f4xx___h_a_l_gad3116f3b344392f7b947ff1218ba9ed8}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_OC\_Start\_IT@{HAL\_TIM\_OC\_Start\_IT}}
\index{HAL\_TIM\_OC\_Start\_IT@{HAL\_TIM\_OC\_Start\_IT}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_OC\_Start\_IT()}{HAL\_TIM\_OC\_Start\_IT()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Start\+\_\+\+IT (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Channel }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga9cb1f62afb99aea0db8cc28b378b68ad}\label{group___s_t_m32_f4xx___h_a_l_ga9cb1f62afb99aea0db8cc28b378b68ad}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_OC\_Stop@{HAL\_TIM\_OC\_Stop}}
\index{HAL\_TIM\_OC\_Stop@{HAL\_TIM\_OC\_Stop}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_OC\_Stop()}{HAL\_TIM\_OC\_Stop()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Stop (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Channel }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga27f1f66d2d38ec428580a5feb3628c48}\label{group___s_t_m32_f4xx___h_a_l_ga27f1f66d2d38ec428580a5feb3628c48}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_OC\_Stop\_DMA@{HAL\_TIM\_OC\_Stop\_DMA}}
\index{HAL\_TIM\_OC\_Stop\_DMA@{HAL\_TIM\_OC\_Stop\_DMA}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_OC\_Stop\_DMA()}{HAL\_TIM\_OC\_Stop\_DMA()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Stop\+\_\+\+DMA (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Channel }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gacc324ef35c0b207a8331c657d86fc1bd}\label{group___s_t_m32_f4xx___h_a_l_gacc324ef35c0b207a8331c657d86fc1bd}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_OC\_Stop\_IT@{HAL\_TIM\_OC\_Stop\_IT}}
\index{HAL\_TIM\_OC\_Stop\_IT@{HAL\_TIM\_OC\_Stop\_IT}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_OC\_Stop\_IT()}{HAL\_TIM\_OC\_Stop\_IT()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Stop\+\_\+\+IT (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Channel }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gaefb1913440053c45a4f9a50a8c05c6be}\label{group___s_t_m32_f4xx___h_a_l_gaefb1913440053c45a4f9a50a8c05c6be}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_OnePulse\_ConfigChannel@{HAL\_TIM\_OnePulse\_ConfigChannel}}
\index{HAL\_TIM\_OnePulse\_ConfigChannel@{HAL\_TIM\_OnePulse\_ConfigChannel}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_OnePulse\_ConfigChannel()}{HAL\_TIM\_OnePulse\_ConfigChannel()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Config\+Channel (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{\mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def}{TIM\+\_\+\+One\+Pulse\+\_\+\+Init\+Type\+Def}} $\ast$}]{s\+Config,  }\item[{uint32\+\_\+t}]{Output\+Channel,  }\item[{uint32\+\_\+t}]{Input\+Channel }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gae60b468b11199522c6c83a943439c7b7}\label{group___s_t_m32_f4xx___h_a_l_gae60b468b11199522c6c83a943439c7b7}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_OnePulse\_DeInit@{HAL\_TIM\_OnePulse\_DeInit}}
\index{HAL\_TIM\_OnePulse\_DeInit@{HAL\_TIM\_OnePulse\_DeInit}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_OnePulse\_DeInit()}{HAL\_TIM\_OnePulse\_DeInit()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+De\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gab66fcfc1ee00512f50ef56f4397a0e9f}\label{group___s_t_m32_f4xx___h_a_l_gab66fcfc1ee00512f50ef56f4397a0e9f}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_OnePulse\_GetState@{HAL\_TIM\_OnePulse\_GetState}}
\index{HAL\_TIM\_OnePulse\_GetState@{HAL\_TIM\_OnePulse\_GetState}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_OnePulse\_GetState()}{HAL\_TIM\_OnePulse\_GetState()}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Get\+State (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga476d67a220c23ebdc69fac7b09dbaa72}\label{group___s_t_m32_f4xx___h_a_l_ga476d67a220c23ebdc69fac7b09dbaa72}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_OnePulse\_Init@{HAL\_TIM\_OnePulse\_Init}}
\index{HAL\_TIM\_OnePulse\_Init@{HAL\_TIM\_OnePulse\_Init}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_OnePulse\_Init()}{HAL\_TIM\_OnePulse\_Init()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{One\+Pulse\+Mode }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga9b73c7135e8348613f30f3a4d84478e7}\label{group___s_t_m32_f4xx___h_a_l_ga9b73c7135e8348613f30f3a4d84478e7}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_OnePulse\_MspDeInit@{HAL\_TIM\_OnePulse\_MspDeInit}}
\index{HAL\_TIM\_OnePulse\_MspDeInit@{HAL\_TIM\_OnePulse\_MspDeInit}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_OnePulse\_MspDeInit()}{HAL\_TIM\_OnePulse\_MspDeInit()}}
{\footnotesize\ttfamily void HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Msp\+De\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga6579726753cb2b769a21d10bec75219f}\label{group___s_t_m32_f4xx___h_a_l_ga6579726753cb2b769a21d10bec75219f}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_OnePulse\_MspInit@{HAL\_TIM\_OnePulse\_MspInit}}
\index{HAL\_TIM\_OnePulse\_MspInit@{HAL\_TIM\_OnePulse\_MspInit}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_OnePulse\_MspInit()}{HAL\_TIM\_OnePulse\_MspInit()}}
{\footnotesize\ttfamily void HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Msp\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga40e43e4f2484df59079e0316d6a6fd23}\label{group___s_t_m32_f4xx___h_a_l_ga40e43e4f2484df59079e0316d6a6fd23}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_OnePulse\_Start@{HAL\_TIM\_OnePulse\_Start}}
\index{HAL\_TIM\_OnePulse\_Start@{HAL\_TIM\_OnePulse\_Start}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_OnePulse\_Start()}{HAL\_TIM\_OnePulse\_Start()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Start (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Output\+Channel }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gafcde302725d20c6f992f26660d491bb9}\label{group___s_t_m32_f4xx___h_a_l_gafcde302725d20c6f992f26660d491bb9}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_OnePulse\_Start\_IT@{HAL\_TIM\_OnePulse\_Start\_IT}}
\index{HAL\_TIM\_OnePulse\_Start\_IT@{HAL\_TIM\_OnePulse\_Start\_IT}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_OnePulse\_Start\_IT()}{HAL\_TIM\_OnePulse\_Start\_IT()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Start\+\_\+\+IT (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Output\+Channel }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gac7744a2a063e8bf2909319d70fc764fd}\label{group___s_t_m32_f4xx___h_a_l_gac7744a2a063e8bf2909319d70fc764fd}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_OnePulse\_Stop@{HAL\_TIM\_OnePulse\_Stop}}
\index{HAL\_TIM\_OnePulse\_Stop@{HAL\_TIM\_OnePulse\_Stop}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_OnePulse\_Stop()}{HAL\_TIM\_OnePulse\_Stop()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Stop (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Output\+Channel }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga6bbce5414404228fde71dadd8d1cddc7}\label{group___s_t_m32_f4xx___h_a_l_ga6bbce5414404228fde71dadd8d1cddc7}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_OnePulse\_Stop\_IT@{HAL\_TIM\_OnePulse\_Stop\_IT}}
\index{HAL\_TIM\_OnePulse\_Stop\_IT@{HAL\_TIM\_OnePulse\_Stop\_IT}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_OnePulse\_Stop\_IT()}{HAL\_TIM\_OnePulse\_Stop\_IT()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Stop\+\_\+\+IT (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Output\+Channel }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga8a3b0ad512a6e6c6157440b68d395eac}\label{group___s_t_m32_f4xx___h_a_l_ga8a3b0ad512a6e6c6157440b68d395eac}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_PeriodElapsedCallback@{HAL\_TIM\_PeriodElapsedCallback}}
\index{HAL\_TIM\_PeriodElapsedCallback@{HAL\_TIM\_PeriodElapsedCallback}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_PeriodElapsedCallback()}{HAL\_TIM\_PeriodElapsedCallback()}}
{\footnotesize\ttfamily void HAL\+\_\+\+TIM\+\_\+\+Period\+Elapsed\+Callback (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gac14a4959f65f51a54e8ff511242e2131}\label{group___s_t_m32_f4xx___h_a_l_gac14a4959f65f51a54e8ff511242e2131}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_PWM\_ConfigChannel@{HAL\_TIM\_PWM\_ConfigChannel}}
\index{HAL\_TIM\_PWM\_ConfigChannel@{HAL\_TIM\_PWM\_ConfigChannel}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_PWM\_ConfigChannel()}{HAL\_TIM\_PWM\_ConfigChannel()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Config\+Channel (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def}} $\ast$}]{s\+Config,  }\item[{uint32\+\_\+t}]{Channel }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga5bb7b197ace5bab9ef120163ff1520bd}\label{group___s_t_m32_f4xx___h_a_l_ga5bb7b197ace5bab9ef120163ff1520bd}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_PWM\_DeInit@{HAL\_TIM\_PWM\_DeInit}}
\index{HAL\_TIM\_PWM\_DeInit@{HAL\_TIM\_PWM\_DeInit}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_PWM\_DeInit()}{HAL\_TIM\_PWM\_DeInit()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+De\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga207c64afb37d15e35b5380d4805e6eaf}\label{group___s_t_m32_f4xx___h_a_l_ga207c64afb37d15e35b5380d4805e6eaf}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_PWM\_GetState@{HAL\_TIM\_PWM\_GetState}}
\index{HAL\_TIM\_PWM\_GetState@{HAL\_TIM\_PWM\_GetState}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_PWM\_GetState()}{HAL\_TIM\_PWM\_GetState()}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Get\+State (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga25824b2eed564cc37a8983b99a83bdc7}\label{group___s_t_m32_f4xx___h_a_l_ga25824b2eed564cc37a8983b99a83bdc7}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_PWM\_Init@{HAL\_TIM\_PWM\_Init}}
\index{HAL\_TIM\_PWM\_Init@{HAL\_TIM\_PWM\_Init}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_PWM\_Init()}{HAL\_TIM\_PWM\_Init()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga3abff1ab9a918c30db77c7890e6e2b07}\label{group___s_t_m32_f4xx___h_a_l_ga3abff1ab9a918c30db77c7890e6e2b07}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_PWM\_MspDeInit@{HAL\_TIM\_PWM\_MspDeInit}}
\index{HAL\_TIM\_PWM\_MspDeInit@{HAL\_TIM\_PWM\_MspDeInit}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_PWM\_MspDeInit()}{HAL\_TIM\_PWM\_MspDeInit()}}
{\footnotesize\ttfamily void HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Msp\+De\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gaf94d3d2003a4eebed73744ccd5c85974}\label{group___s_t_m32_f4xx___h_a_l_gaf94d3d2003a4eebed73744ccd5c85974}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_PWM\_MspInit@{HAL\_TIM\_PWM\_MspInit}}
\index{HAL\_TIM\_PWM\_MspInit@{HAL\_TIM\_PWM\_MspInit}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_PWM\_MspInit()}{HAL\_TIM\_PWM\_MspInit()}}
{\footnotesize\ttfamily void HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Msp\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga07e5fc4d223b16bec2fd6bed547cf91d}\label{group___s_t_m32_f4xx___h_a_l_ga07e5fc4d223b16bec2fd6bed547cf91d}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_PWM\_PulseFinishedCallback@{HAL\_TIM\_PWM\_PulseFinishedCallback}}
\index{HAL\_TIM\_PWM\_PulseFinishedCallback@{HAL\_TIM\_PWM\_PulseFinishedCallback}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_PWM\_PulseFinishedCallback()}{HAL\_TIM\_PWM\_PulseFinishedCallback()}}
{\footnotesize\ttfamily void HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Pulse\+Finished\+Callback (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga11da9bda53a5d21c293bb01da91e592d}\label{group___s_t_m32_f4xx___h_a_l_ga11da9bda53a5d21c293bb01da91e592d}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_PWM\_Start@{HAL\_TIM\_PWM\_Start}}
\index{HAL\_TIM\_PWM\_Start@{HAL\_TIM\_PWM\_Start}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_PWM\_Start()}{HAL\_TIM\_PWM\_Start()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Start (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Channel }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gaa4b542b3c0ae347ea580c9e7c8e88b17}\label{group___s_t_m32_f4xx___h_a_l_gaa4b542b3c0ae347ea580c9e7c8e88b17}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_PWM\_Start\_DMA@{HAL\_TIM\_PWM\_Start\_DMA}}
\index{HAL\_TIM\_PWM\_Start\_DMA@{HAL\_TIM\_PWM\_Start\_DMA}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_PWM\_Start\_DMA()}{HAL\_TIM\_PWM\_Start\_DMA()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Start\+\_\+\+DMA (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Channel,  }\item[{uint32\+\_\+t $\ast$}]{p\+Data,  }\item[{uint16\+\_\+t}]{Length }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gaca1f5fbc35101d0fc7e8af31c9a0c26c}\label{group___s_t_m32_f4xx___h_a_l_gaca1f5fbc35101d0fc7e8af31c9a0c26c}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_PWM\_Start\_IT@{HAL\_TIM\_PWM\_Start\_IT}}
\index{HAL\_TIM\_PWM\_Start\_IT@{HAL\_TIM\_PWM\_Start\_IT}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_PWM\_Start\_IT()}{HAL\_TIM\_PWM\_Start\_IT()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Start\+\_\+\+IT (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Channel }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gae087011858379feeb770ecb4568829d3}\label{group___s_t_m32_f4xx___h_a_l_gae087011858379feeb770ecb4568829d3}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_PWM\_Stop@{HAL\_TIM\_PWM\_Stop}}
\index{HAL\_TIM\_PWM\_Stop@{HAL\_TIM\_PWM\_Stop}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_PWM\_Stop()}{HAL\_TIM\_PWM\_Stop()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Stop (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Channel }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gad77367f9b8d8d17842a913f7d6ce274b}\label{group___s_t_m32_f4xx___h_a_l_gad77367f9b8d8d17842a913f7d6ce274b}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_PWM\_Stop\_DMA@{HAL\_TIM\_PWM\_Stop\_DMA}}
\index{HAL\_TIM\_PWM\_Stop\_DMA@{HAL\_TIM\_PWM\_Stop\_DMA}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_PWM\_Stop\_DMA()}{HAL\_TIM\_PWM\_Stop\_DMA()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Stop\+\_\+\+DMA (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Channel }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga0559af125dc5fb2bb183a6a4b86808b5}\label{group___s_t_m32_f4xx___h_a_l_ga0559af125dc5fb2bb183a6a4b86808b5}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_PWM\_Stop\_IT@{HAL\_TIM\_PWM\_Stop\_IT}}
\index{HAL\_TIM\_PWM\_Stop\_IT@{HAL\_TIM\_PWM\_Stop\_IT}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_PWM\_Stop\_IT()}{HAL\_TIM\_PWM\_Stop\_IT()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Stop\+\_\+\+IT (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Channel }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga6528480e73e4e51d5ce8aaca00d64d13}\label{group___s_t_m32_f4xx___h_a_l_ga6528480e73e4e51d5ce8aaca00d64d13}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_ReadCapturedValue@{HAL\_TIM\_ReadCapturedValue}}
\index{HAL\_TIM\_ReadCapturedValue@{HAL\_TIM\_ReadCapturedValue}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_ReadCapturedValue()}{HAL\_TIM\_ReadCapturedValue()}}
{\footnotesize\ttfamily uint32\+\_\+t HAL\+\_\+\+TIM\+\_\+\+Read\+Captured\+Value (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{uint32\+\_\+t}]{Channel }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga07f536c10b542bc9695f23b1e84b5fce}\label{group___s_t_m32_f4xx___h_a_l_ga07f536c10b542bc9695f23b1e84b5fce}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_SlaveConfigSynchronization@{HAL\_TIM\_SlaveConfigSynchronization}}
\index{HAL\_TIM\_SlaveConfigSynchronization@{HAL\_TIM\_SlaveConfigSynchronization}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_SlaveConfigSynchronization()}{HAL\_TIM\_SlaveConfigSynchronization()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} HAL\+\_\+\+TIM\+\_\+\+Slave\+Config\+Synchronization (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim,  }\item[{\mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{TIM\+\_\+\+Slave\+Config\+Type\+Def}} $\ast$}]{s\+Slave\+Config }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga189577c72b1963671b26820d8161d678}\label{group___s_t_m32_f4xx___h_a_l_ga189577c72b1963671b26820d8161d678}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!HAL\_TIM\_TriggerCallback@{HAL\_TIM\_TriggerCallback}}
\index{HAL\_TIM\_TriggerCallback@{HAL\_TIM\_TriggerCallback}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_TriggerCallback()}{HAL\_TIM\_TriggerCallback()}}
{\footnotesize\ttfamily void HAL\+\_\+\+TIM\+\_\+\+Trigger\+Callback (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$}]{htim }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga057e4b4da135186e8fb88327c5fd0684}\label{group___s_t_m32_f4xx___h_a_l_ga057e4b4da135186e8fb88327c5fd0684}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!TIM\_Base\_SetConfig@{TIM\_Base\_SetConfig}}
\index{TIM\_Base\_SetConfig@{TIM\_Base\_SetConfig}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{TIM\_Base\_SetConfig()}{TIM\_Base\_SetConfig()}}
{\footnotesize\ttfamily void TIM\+\_\+\+Base\+\_\+\+Set\+Config (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$}]{TIMx,  }\item[{\mbox{\hyperlink{struct_t_i_m___base___init_type_def}{TIM\+\_\+\+Base\+\_\+\+Init\+Type\+Def}} $\ast$}]{Structure }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga7fcc6d5ca311c37f5d0250687c899924}\label{group___s_t_m32_f4xx___h_a_l_ga7fcc6d5ca311c37f5d0250687c899924}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!TIM\_CCxChannelCmd@{TIM\_CCxChannelCmd}}
\index{TIM\_CCxChannelCmd@{TIM\_CCxChannelCmd}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{TIM\_CCxChannelCmd()}{TIM\_CCxChannelCmd()}}
{\footnotesize\ttfamily void TIM\+\_\+\+CCx\+Channel\+Cmd (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$}]{TIMx,  }\item[{uint32\+\_\+t}]{Channel,  }\item[{uint32\+\_\+t}]{Channel\+State }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga20370137a5c000fa4739d30669e67b8c}\label{group___s_t_m32_f4xx___h_a_l_ga20370137a5c000fa4739d30669e67b8c}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!TIM\_OC2\_SetConfig@{TIM\_OC2\_SetConfig}}
\index{TIM\_OC2\_SetConfig@{TIM\_OC2\_SetConfig}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{TIM\_OC2\_SetConfig()}{TIM\_OC2\_SetConfig()}}
{\footnotesize\ttfamily void TIM\+\_\+\+OC2\+\_\+\+Set\+Config (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$}]{TIMx,  }\item[{\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def}} $\ast$}]{OC\+\_\+\+Config }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga83c847710a92f0558c862dd0dc889ff3}\label{group___s_t_m32_f4xx___h_a_l_ga83c847710a92f0558c862dd0dc889ff3}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!TIM\_TI1\_SetConfig@{TIM\_TI1\_SetConfig}}
\index{TIM\_TI1\_SetConfig@{TIM\_TI1\_SetConfig}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{TIM\_TI1\_SetConfig()}{TIM\_TI1\_SetConfig()}}
{\footnotesize\ttfamily void TIM\+\_\+\+TI1\+\_\+\+Set\+Config (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$}]{TIMx,  }\item[{uint32\+\_\+t}]{TIM\+\_\+\+ICPolarity,  }\item[{uint32\+\_\+t}]{TIM\+\_\+\+ICSelection,  }\item[{uint32\+\_\+t}]{TIM\+\_\+\+ICFilter }\end{DoxyParamCaption})}



\doxysubsection{Variable Documentation}
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga7db02d10872cda42716be0141e63fe12}\label{group___s_t_m32_f4xx___h_a_l_ga7db02d10872cda42716be0141e63fe12}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!ch\_num@{ch\_num}}
\index{ch\_num@{ch\_num}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{ch\_num}{ch\_num}}
{\footnotesize\ttfamily uint8\+\_\+t ch\+\_\+num}

Host channel number. This parameter must be a number between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 15 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00176}{176}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gac63588c3fc1becf689a6675898c2e480}\label{group___s_t_m32_f4xx___h_a_l_gac63588c3fc1becf689a6675898c2e480}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!data\_pid@{data\_pid}}
\index{data\_pid@{data\_pid}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{data\_pid}{data\_pid}}
{\footnotesize\ttfamily uint8\+\_\+t data\+\_\+pid}

Initial data PID. This parameter must be a number between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 1 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00198}{198}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga6ba2ee43a539a0b62e610ded1ba2dd1b}\label{group___s_t_m32_f4xx___h_a_l_ga6ba2ee43a539a0b62e610ded1ba2dd1b}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!data\_pid\_start@{data\_pid\_start}}
\index{data\_pid\_start@{data\_pid\_start}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{data\_pid\_start}{data\_pid\_start}}
{\footnotesize\ttfamily uint8\+\_\+t data\+\_\+pid\+\_\+start}

Initial data PID This parameter must be a number between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 1 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00149}{149}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga1997a5306d6d04a9ce867303d1a6d9e1}\label{group___s_t_m32_f4xx___h_a_l_ga1997a5306d6d04a9ce867303d1a6d9e1}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!dev\_addr@{dev\_addr}}
\index{dev\_addr@{dev\_addr}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{dev\_addr}{dev\_addr}}
{\footnotesize\ttfamily uint8\+\_\+t dev\+\_\+addr}

USB device address. This parameter must be a number between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 255 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00173}{173}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga3e066526cc6acb4c3eb9ecd1ee7e881c}\label{group___s_t_m32_f4xx___h_a_l_ga3e066526cc6acb4c3eb9ecd1ee7e881c}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!dev\_endpoints@{dev\_endpoints}}
\index{dev\_endpoints@{dev\_endpoints}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{dev\_endpoints}{dev\_endpoints}}
{\footnotesize\ttfamily uint32\+\_\+t dev\+\_\+endpoints}

Device Endpoints number. This parameter depends on the used USB core. ~\newline
 This parameter must be a number between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 15 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00104}{104}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gaa4264b8ef473c4df74ee6a5160717451}\label{group___s_t_m32_f4xx___h_a_l_gaa4264b8ef473c4df74ee6a5160717451}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!dma\_addr@{dma\_addr}}
\index{dma\_addr@{dma\_addr}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{dma\_addr}{dma\_addr}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint32\+\_\+t dma\+\_\+addr}

32 bits aligned transfer buffer address ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00163}{163}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gaa4264b8ef473c4df74ee6a5160717451}\label{group___s_t_m32_f4xx___h_a_l_gaa4264b8ef473c4df74ee6a5160717451}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!dma\_addr@{dma\_addr}}
\index{dma\_addr@{dma\_addr}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{dma\_addr}{dma\_addr}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint32\+\_\+t dma\+\_\+addr}

32 bits aligned transfer buffer address. ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00213}{213}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga3f852155ae5abdfbdbe9865383780eb1}\label{group___s_t_m32_f4xx___h_a_l_ga3f852155ae5abdfbdbe9865383780eb1}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!dma\_enable@{dma\_enable}}
\index{dma\_enable@{dma\_enable}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{dma\_enable}{dma\_enable}}
{\footnotesize\ttfamily uint32\+\_\+t dma\+\_\+enable}

Enable or disable of the USB embedded DMA. ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00115}{115}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gac246b3387fee295f1f5927592bed589f}\label{group___s_t_m32_f4xx___h_a_l_gac246b3387fee295f1f5927592bed589f}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!do\_ping@{do\_ping}}
\index{do\_ping@{do\_ping}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{do\_ping}{do\_ping}}
{\footnotesize\ttfamily uint8\+\_\+t do\+\_\+ping}

Enable or disable the use of the PING protocol for HS mode. ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00188}{188}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga99c6050b5a0c8e920d675437f1077526}\label{group___s_t_m32_f4xx___h_a_l_ga99c6050b5a0c8e920d675437f1077526}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!ep0\_mps@{ep0\_mps}}
\index{ep0\_mps@{ep0\_mps}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{ep0\_mps}{ep0\_mps}}
{\footnotesize\ttfamily uint32\+\_\+t ep0\+\_\+mps}

Set the Endpoint 0 Max Packet size. This parameter can be any value of \mbox{\hyperlink{group___u_s_b___e_p0___m_p_s__}{USB\+\_\+\+EP0\+\_\+\+MPS\+\_\+}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00117}{117}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gac55364ab232bbd4bd61cb440a372d3f4}\label{group___s_t_m32_f4xx___h_a_l_gac55364ab232bbd4bd61cb440a372d3f4}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!ep\_is\_in@{ep\_is\_in}}
\index{ep\_is\_in@{ep\_is\_in}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{ep\_is\_in}{ep\_is\_in}}
{\footnotesize\ttfamily uint8\+\_\+t ep\+\_\+is\+\_\+in}

Endpoint direction This parameter must be a number between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 1 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00182}{182}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga0eb60627df64d4e20dc3a36f3c1af073}\label{group___s_t_m32_f4xx___h_a_l_ga0eb60627df64d4e20dc3a36f3c1af073}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!ep\_num@{ep\_num}}
\index{ep\_num@{ep\_num}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{ep\_num}{ep\_num}}
{\footnotesize\ttfamily uint8\+\_\+t ep\+\_\+num}

Endpoint number. This parameter must be a number between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 15 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00179}{179}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga791714ade336270a9c8fafef311b28f0}\label{group___s_t_m32_f4xx___h_a_l_ga791714ade336270a9c8fafef311b28f0}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!ep\_type@{ep\_type}}
\index{ep\_type@{ep\_type}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{ep\_type}{ep\_type}}
{\footnotesize\ttfamily uint8\+\_\+t ep\+\_\+type}

Endpoint Type. This parameter can be any value of \mbox{\hyperlink{group___u_s_b___e_p___type__}{USB\+\_\+\+EP\+\_\+\+Type\+\_\+}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00192}{192}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga3f7db8cf999eddc44dd0f9c5cadedabf}\label{group___s_t_m32_f4xx___h_a_l_ga3f7db8cf999eddc44dd0f9c5cadedabf}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!ErrCnt@{ErrCnt}}
\index{ErrCnt@{ErrCnt}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{ErrCnt}{ErrCnt}}
{\footnotesize\ttfamily uint32\+\_\+t Err\+Cnt}

Host channel error count. 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00215}{215}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga72cbbcd19b06fa662d57aea1e9480808}\label{group___s_t_m32_f4xx___h_a_l_ga72cbbcd19b06fa662d57aea1e9480808}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!even\_odd\_frame@{even\_odd\_frame}}
\index{even\_odd\_frame@{even\_odd\_frame}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{even\_odd\_frame}{even\_odd\_frame}}
{\footnotesize\ttfamily uint8\+\_\+t even\+\_\+odd\+\_\+frame}

IFrame parity This parameter must be a number between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 1 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00152}{152}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga1893da3bf227c69993aa67797e3825dd}\label{group___s_t_m32_f4xx___h_a_l_ga1893da3bf227c69993aa67797e3825dd}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!Host\_channels@{Host\_channels}}
\index{Host\_channels@{Host\_channels}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{Host\_channels}{Host\_channels}}
{\footnotesize\ttfamily uint32\+\_\+t Host\+\_\+channels}

Host Channels number. This parameter Depends on the used USB core. ~\newline
 This parameter must be a number between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 15 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00108}{108}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga1b6103f5908a43d31b25bc3ca21f60ae}\label{group___s_t_m32_f4xx___h_a_l_ga1b6103f5908a43d31b25bc3ca21f60ae}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!is\_in@{is\_in}}
\index{is\_in@{is\_in}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{is\_in}{is\_in}}
{\footnotesize\ttfamily uint8\+\_\+t is\+\_\+in}

Endpoint direction This parameter must be a number between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 1 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00140}{140}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga5d7f3c5ec11e8d2c50d03e64182f037c}\label{group___s_t_m32_f4xx___h_a_l_ga5d7f3c5ec11e8d2c50d03e64182f037c}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!is\_stall@{is\_stall}}
\index{is\_stall@{is\_stall}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{is\_stall}{is\_stall}}
{\footnotesize\ttfamily uint8\+\_\+t is\+\_\+stall}

Endpoint stall condition This parameter must be a number between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 1 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00143}{143}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gab0b1e1f806ac5f343c9f468c08958fcc}\label{group___s_t_m32_f4xx___h_a_l_gab0b1e1f806ac5f343c9f468c08958fcc}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!low\_power\_enable@{low\_power\_enable}}
\index{low\_power\_enable@{low\_power\_enable}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{low\_power\_enable}{low\_power\_enable}}
{\footnotesize\ttfamily uint32\+\_\+t low\+\_\+power\+\_\+enable}

Enable or disable the low power mode. ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00125}{125}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga290246297f8942d21b7519b1ef52844f}\label{group___s_t_m32_f4xx___h_a_l_ga290246297f8942d21b7519b1ef52844f}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!max\_packet@{max\_packet}}
\index{max\_packet@{max\_packet}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{max\_packet}{max\_packet}}
{\footnotesize\ttfamily uint16\+\_\+t max\+\_\+packet}

Endpoint Max packet size. This parameter must be a number between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 64KB ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00195}{195}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga876f0bbf157a6bceb63630c99da8b077}\label{group___s_t_m32_f4xx___h_a_l_ga876f0bbf157a6bceb63630c99da8b077}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!maxpacket@{maxpacket}}
\index{maxpacket@{maxpacket}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{maxpacket}{maxpacket}}
{\footnotesize\ttfamily uint32\+\_\+t maxpacket}

Endpoint Max packet size This parameter must be a number between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 64KB 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00158}{158}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gabea371f9030e15a5d2a4c181576833d8}\label{group___s_t_m32_f4xx___h_a_l_gabea371f9030e15a5d2a4c181576833d8}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!num@{num}}
\index{num@{num}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{num}{num}}
{\footnotesize\ttfamily uint8\+\_\+t num}

Endpoint number This parameter must be a number between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 15 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00137}{137}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gac74d5572af6a1a9564cab48a9bdd7e4d}\label{group___s_t_m32_f4xx___h_a_l_gac74d5572af6a1a9564cab48a9bdd7e4d}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!phy\_itface@{phy\_itface}}
\index{phy\_itface@{phy\_itface}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{phy\_itface}{phy\_itface}}
{\footnotesize\ttfamily uint32\+\_\+t phy\+\_\+itface}

Select the used PHY interface. This parameter can be any value of \mbox{\hyperlink{group___u_s_b___core___p_h_y__}{USB\+\_\+\+Core\+\_\+\+PHY\+\_\+}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00120}{120}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga7983b3f5be33e9e129c5a58f1f1df29f}\label{group___s_t_m32_f4xx___h_a_l_ga7983b3f5be33e9e129c5a58f1f1df29f}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!process\_ping@{process\_ping}}
\index{process\_ping@{process\_ping}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{process\_ping}{process\_ping}}
{\footnotesize\ttfamily uint8\+\_\+t process\+\_\+ping}

Execute the PING protocol for HS mode. ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00190}{190}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gaec30c1f869d10e0b14b26f1e5e2024c8}\label{group___s_t_m32_f4xx___h_a_l_gaec30c1f869d10e0b14b26f1e5e2024c8}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!Sof\_enable@{Sof\_enable}}
\index{Sof\_enable@{Sof\_enable}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{Sof\_enable}{Sof\_enable}}
{\footnotesize\ttfamily uint32\+\_\+t Sof\+\_\+enable}

Enable or disable the output of the SOF signal. ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00123}{123}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga220859a8b5da0232739a11cbe7f79fc5}\label{group___s_t_m32_f4xx___h_a_l_ga220859a8b5da0232739a11cbe7f79fc5}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!speed@{speed}}
\index{speed@{speed}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{speed}{speed}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint32\+\_\+t speed}

USB Core speed. This parameter can be any value of \mbox{\hyperlink{group___u_s_b___core___speed__}{USB\+\_\+\+Core\+\_\+\+Speed\+\_\+}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00112}{112}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gaae32029df16a54aa86c0aec2df9f7bb7}\label{group___s_t_m32_f4xx___h_a_l_gaae32029df16a54aa86c0aec2df9f7bb7}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!speed@{speed}}
\index{speed@{speed}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{speed}{speed}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint8\+\_\+t speed}

USB Host speed. This parameter can be any value of \mbox{\hyperlink{group___u_s_b___core___speed__}{USB\+\_\+\+Core\+\_\+\+Speed\+\_\+}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00185}{185}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga2b8ce5ad330b7da2b268463d4151d060}\label{group___s_t_m32_f4xx___h_a_l_ga2b8ce5ad330b7da2b268463d4151d060}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!state@{state}}
\index{state@{state}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{state}{state}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___u_s_b___core_ga8fa88c2e8e5fe41147028ba11af65294}{USB\+\_\+\+OTG\+\_\+\+HCState\+Type\+Def}} state}

Host Channel state. This parameter can be any value of \mbox{\hyperlink{group___u_s_b___core_ga8fa88c2e8e5fe41147028ba11af65294}{USB\+\_\+\+OTG\+\_\+\+HCState\+Type\+Def}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00220}{220}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gae12568439d6262c2fe3392f91b615b3e}\label{group___s_t_m32_f4xx___h_a_l_gae12568439d6262c2fe3392f91b615b3e}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!toggle\_in@{toggle\_in}}
\index{toggle\_in@{toggle\_in}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{toggle\_in}{toggle\_in}}
{\footnotesize\ttfamily uint8\+\_\+t toggle\+\_\+in}

IN transfer current toggle flag. This parameter must be a number between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 1 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00207}{207}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga44f913b85fb1e953cb4fe02015940d11}\label{group___s_t_m32_f4xx___h_a_l_ga44f913b85fb1e953cb4fe02015940d11}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!toggle\_out@{toggle\_out}}
\index{toggle\_out@{toggle\_out}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{toggle\_out}{toggle\_out}}
{\footnotesize\ttfamily uint8\+\_\+t toggle\+\_\+out}

OUT transfer current toggle flag This parameter must be a number between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 1 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00210}{210}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gaae1aeb1d778729ff805bba5b0aee9742}\label{group___s_t_m32_f4xx___h_a_l_gaae1aeb1d778729ff805bba5b0aee9742}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!tx\_fifo\_num@{tx\_fifo\_num}}
\index{tx\_fifo\_num@{tx\_fifo\_num}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{tx\_fifo\_num}{tx\_fifo\_num}}
{\footnotesize\ttfamily uint16\+\_\+t tx\+\_\+fifo\+\_\+num}

Transmission FIFO number This parameter must be a number between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 15 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00155}{155}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga1d127017fb298b889f4ba24752d08b8e}\label{group___s_t_m32_f4xx___h_a_l_ga1d127017fb298b889f4ba24752d08b8e}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!type@{type}}
\index{type@{type}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{type}{type}}
{\footnotesize\ttfamily uint8\+\_\+t type}

Endpoint type This parameter can be any value of \mbox{\hyperlink{group___u_s_b___e_p___type__}{USB\+\_\+\+EP\+\_\+\+Type\+\_\+}} ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00146}{146}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gacc68206db8cee08ae00631698c62350c}\label{group___s_t_m32_f4xx___h_a_l_gacc68206db8cee08ae00631698c62350c}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!urb\_state@{urb\_state}}
\index{urb\_state@{urb\_state}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{urb\_state}{urb\_state}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___u_s_b___core_ga04b2bca306495588fec3a5245daa5221}{USB\+\_\+\+OTG\+\_\+\+URBState\+Type\+Def}} urb\+\_\+state}

URB state. This parameter can be any value of \mbox{\hyperlink{group___u_s_b___core_ga04b2bca306495588fec3a5245daa5221}{USB\+\_\+\+OTG\+\_\+\+URBState\+Type\+Def}} 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00217}{217}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gad3da23816bc3727e3bb800bb9fe6dc75}\label{group___s_t_m32_f4xx___h_a_l_gad3da23816bc3727e3bb800bb9fe6dc75}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!use\_dedicated\_ep1@{use\_dedicated\_ep1}}
\index{use\_dedicated\_ep1@{use\_dedicated\_ep1}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{use\_dedicated\_ep1}{use\_dedicated\_ep1}}
{\footnotesize\ttfamily uint32\+\_\+t use\+\_\+dedicated\+\_\+ep1}

Enable or disable the use of the dedicated EP1 interrupt. ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00129}{129}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga241efb6152a059bb5d821b08fb68cf1a}\label{group___s_t_m32_f4xx___h_a_l_ga241efb6152a059bb5d821b08fb68cf1a}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!use\_external\_vbus@{use\_external\_vbus}}
\index{use\_external\_vbus@{use\_external\_vbus}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{use\_external\_vbus}{use\_external\_vbus}}
{\footnotesize\ttfamily uint32\+\_\+t use\+\_\+external\+\_\+vbus}

Enable or disable the use of the external VBUS. ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00131}{131}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga15a4db2874f8f0655d5b0858ca2f3346}\label{group___s_t_m32_f4xx___h_a_l_ga15a4db2874f8f0655d5b0858ca2f3346}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!vbus\_sensing\_enable@{vbus\_sensing\_enable}}
\index{vbus\_sensing\_enable@{vbus\_sensing\_enable}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{vbus\_sensing\_enable}{vbus\_sensing\_enable}}
{\footnotesize\ttfamily uint32\+\_\+t vbus\+\_\+sensing\+\_\+enable}

Enable or disable the VBUS Sensing feature. ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00127}{127}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga81d9dc7c57d086dd4e35361f4b782ebd}\label{group___s_t_m32_f4xx___h_a_l_ga81d9dc7c57d086dd4e35361f4b782ebd}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!xfer\_buff@{xfer\_buff}}
\index{xfer\_buff@{xfer\_buff}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{xfer\_buff}{xfer\_buff}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint8\+\_\+t$\ast$ xfer\+\_\+buff}

Pointer to transfer buffer ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00161}{161}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga81d9dc7c57d086dd4e35361f4b782ebd}\label{group___s_t_m32_f4xx___h_a_l_ga81d9dc7c57d086dd4e35361f4b782ebd}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!xfer\_buff@{xfer\_buff}}
\index{xfer\_buff@{xfer\_buff}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{xfer\_buff}{xfer\_buff}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint8\+\_\+t$\ast$ xfer\+\_\+buff}

Pointer to transfer buffer. ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00201}{201}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gac67d8b3019f1fe22eb6fa889594c4adc}\label{group___s_t_m32_f4xx___h_a_l_gac67d8b3019f1fe22eb6fa889594c4adc}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!xfer\_count@{xfer\_count}}
\index{xfer\_count@{xfer\_count}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{xfer\_count}{xfer\_count}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint32\+\_\+t xfer\+\_\+count}

Partial transfer length in case of multi packet transfer ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00167}{167}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gac67d8b3019f1fe22eb6fa889594c4adc}\label{group___s_t_m32_f4xx___h_a_l_gac67d8b3019f1fe22eb6fa889594c4adc}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!xfer\_count@{xfer\_count}}
\index{xfer\_count@{xfer\_count}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{xfer\_count}{xfer\_count}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint32\+\_\+t xfer\+\_\+count}

Partial transfer length in case of multi packet transfer. ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00205}{205}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga4a9555456ad0e64b61e2609b9bfed9f7}\label{group___s_t_m32_f4xx___h_a_l_ga4a9555456ad0e64b61e2609b9bfed9f7}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!xfer\_len@{xfer\_len}}
\index{xfer\_len@{xfer\_len}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{xfer\_len}{xfer\_len}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint32\+\_\+t xfer\+\_\+len}

Current transfer length ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00165}{165}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga4a9555456ad0e64b61e2609b9bfed9f7}\label{group___s_t_m32_f4xx___h_a_l_ga4a9555456ad0e64b61e2609b9bfed9f7}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!xfer\_len@{xfer\_len}}
\index{xfer\_len@{xfer\_len}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{xfer\_len}{xfer\_len}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint32\+\_\+t xfer\+\_\+len}

Current transfer length. ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source_l00203}{203}} of file \mbox{\hyperlink{stm32f4xx__ll__usb_8h_source}{stm32f4xx\+\_\+ll\+\_\+usb.\+h}}.

