{
  "module_name": "rx_desc.h",
  "hash_id": "3ef3c02ba6715f9077d669463d4fe929c8fff3fe479bd801e442563e9cebbe16",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ath/ath10k/rx_desc.h",
  "human_readable_source": " \n \n\n#ifndef _RX_DESC_H_\n#define _RX_DESC_H_\n\n#include <linux/bitops.h>\n\nenum rx_attention_flags {\n\tRX_ATTENTION_FLAGS_FIRST_MPDU          = BIT(0),\n\tRX_ATTENTION_FLAGS_LAST_MPDU           = BIT(1),\n\tRX_ATTENTION_FLAGS_MCAST_BCAST         = BIT(2),\n\tRX_ATTENTION_FLAGS_PEER_IDX_INVALID    = BIT(3),\n\tRX_ATTENTION_FLAGS_PEER_IDX_TIMEOUT    = BIT(4),\n\tRX_ATTENTION_FLAGS_POWER_MGMT          = BIT(5),\n\tRX_ATTENTION_FLAGS_NON_QOS             = BIT(6),\n\tRX_ATTENTION_FLAGS_NULL_DATA           = BIT(7),\n\tRX_ATTENTION_FLAGS_MGMT_TYPE           = BIT(8),\n\tRX_ATTENTION_FLAGS_CTRL_TYPE           = BIT(9),\n\tRX_ATTENTION_FLAGS_MORE_DATA           = BIT(10),\n\tRX_ATTENTION_FLAGS_EOSP                = BIT(11),\n\tRX_ATTENTION_FLAGS_U_APSD_TRIGGER      = BIT(12),\n\tRX_ATTENTION_FLAGS_FRAGMENT            = BIT(13),\n\tRX_ATTENTION_FLAGS_ORDER               = BIT(14),\n\tRX_ATTENTION_FLAGS_CLASSIFICATION      = BIT(15),\n\tRX_ATTENTION_FLAGS_OVERFLOW_ERR        = BIT(16),\n\tRX_ATTENTION_FLAGS_MSDU_LENGTH_ERR     = BIT(17),\n\tRX_ATTENTION_FLAGS_TCP_UDP_CHKSUM_FAIL = BIT(18),\n\tRX_ATTENTION_FLAGS_IP_CHKSUM_FAIL      = BIT(19),\n\tRX_ATTENTION_FLAGS_SA_IDX_INVALID      = BIT(20),\n\tRX_ATTENTION_FLAGS_DA_IDX_INVALID      = BIT(21),\n\tRX_ATTENTION_FLAGS_SA_IDX_TIMEOUT      = BIT(22),\n\tRX_ATTENTION_FLAGS_DA_IDX_TIMEOUT      = BIT(23),\n\tRX_ATTENTION_FLAGS_ENCRYPT_REQUIRED    = BIT(24),\n\tRX_ATTENTION_FLAGS_DIRECTED            = BIT(25),\n\tRX_ATTENTION_FLAGS_BUFFER_FRAGMENT     = BIT(26),\n\tRX_ATTENTION_FLAGS_MPDU_LENGTH_ERR     = BIT(27),\n\tRX_ATTENTION_FLAGS_TKIP_MIC_ERR        = BIT(28),\n\tRX_ATTENTION_FLAGS_DECRYPT_ERR         = BIT(29),\n\tRX_ATTENTION_FLAGS_FCS_ERR             = BIT(30),\n\tRX_ATTENTION_FLAGS_MSDU_DONE           = BIT(31),\n};\n\nstruct rx_attention {\n\t__le32 flags;  \n} __packed;\n\n \n\nstruct rx_frag_info_common {\n\tu8 ring0_more_count;\n\tu8 ring1_more_count;\n\tu8 ring2_more_count;\n\tu8 ring3_more_count;\n} __packed;\n\nstruct rx_frag_info_wcn3990 {\n\tu8 ring4_more_count;\n\tu8 ring5_more_count;\n\tu8 ring6_more_count;\n\tu8 ring7_more_count;\n} __packed;\n\nstruct rx_frag_info {\n\tstruct rx_frag_info_common common;\n\tunion {\n\t\tstruct rx_frag_info_wcn3990 wcn3990;\n\t} __packed;\n} __packed;\n\nstruct rx_frag_info_v1 {\n\tstruct rx_frag_info_common common;\n} __packed;\n\n \n\nenum htt_rx_mpdu_encrypt_type {\n\tHTT_RX_MPDU_ENCRYPT_WEP40            = 0,\n\tHTT_RX_MPDU_ENCRYPT_WEP104           = 1,\n\tHTT_RX_MPDU_ENCRYPT_TKIP_WITHOUT_MIC = 2,\n\tHTT_RX_MPDU_ENCRYPT_WEP128           = 3,\n\tHTT_RX_MPDU_ENCRYPT_TKIP_WPA         = 4,\n\tHTT_RX_MPDU_ENCRYPT_WAPI             = 5,\n\tHTT_RX_MPDU_ENCRYPT_AES_CCM_WPA2     = 6,\n\tHTT_RX_MPDU_ENCRYPT_NONE             = 7,\n\tHTT_RX_MPDU_ENCRYPT_AES_CCM256_WPA2  = 8,\n\tHTT_RX_MPDU_ENCRYPT_AES_GCMP_WPA2    = 9,\n\tHTT_RX_MPDU_ENCRYPT_AES_GCMP256_WPA2 = 10,\n};\n\n#define RX_MPDU_START_INFO0_PEER_IDX_MASK     0x000007ff\n#define RX_MPDU_START_INFO0_PEER_IDX_LSB      0\n#define RX_MPDU_START_INFO0_SEQ_NUM_MASK      0x0fff0000\n#define RX_MPDU_START_INFO0_SEQ_NUM_LSB       16\n#define RX_MPDU_START_INFO0_ENCRYPT_TYPE_MASK 0xf0000000\n#define RX_MPDU_START_INFO0_ENCRYPT_TYPE_LSB  28\n#define RX_MPDU_START_INFO0_FROM_DS           BIT(11)\n#define RX_MPDU_START_INFO0_TO_DS             BIT(12)\n#define RX_MPDU_START_INFO0_ENCRYPTED         BIT(13)\n#define RX_MPDU_START_INFO0_RETRY             BIT(14)\n#define RX_MPDU_START_INFO0_TXBF_H_INFO       BIT(15)\n\n#define RX_MPDU_START_INFO1_TID_MASK 0xf0000000\n#define RX_MPDU_START_INFO1_TID_LSB  28\n#define RX_MPDU_START_INFO1_DIRECTED BIT(16)\n\nstruct rx_mpdu_start {\n\t__le32 info0;\n\tunion {\n\t\tstruct {\n\t\t\t__le32 pn31_0;\n\t\t\t__le32 info1;  \n\t\t} __packed;\n\t\tstruct {\n\t\t\tu8 pn[6];\n\t\t} __packed;\n\t} __packed;\n} __packed;\n\n \n\n#define RX_MPDU_END_INFO0_RESERVED_0_MASK     0x00001fff\n#define RX_MPDU_END_INFO0_RESERVED_0_LSB      0\n#define RX_MPDU_END_INFO0_POST_DELIM_CNT_MASK 0x0fff0000\n#define RX_MPDU_END_INFO0_POST_DELIM_CNT_LSB  16\n#define RX_MPDU_END_INFO0_OVERFLOW_ERR        BIT(13)\n#define RX_MPDU_END_INFO0_LAST_MPDU           BIT(14)\n#define RX_MPDU_END_INFO0_POST_DELIM_ERR      BIT(15)\n#define RX_MPDU_END_INFO0_MPDU_LENGTH_ERR     BIT(28)\n#define RX_MPDU_END_INFO0_TKIP_MIC_ERR        BIT(29)\n#define RX_MPDU_END_INFO0_DECRYPT_ERR         BIT(30)\n#define RX_MPDU_END_INFO0_FCS_ERR             BIT(31)\n\nstruct rx_mpdu_end {\n\t__le32 info0;\n} __packed;\n\n \n\n#define RX_MSDU_START_INFO0_MSDU_LENGTH_MASK    0x00003fff\n#define RX_MSDU_START_INFO0_MSDU_LENGTH_LSB     0\n#define RX_MSDU_START_INFO0_IP_OFFSET_MASK      0x000fc000\n#define RX_MSDU_START_INFO0_IP_OFFSET_LSB       14\n#define RX_MSDU_START_INFO0_RING_MASK_MASK      0x00f00000\n#define RX_MSDU_START_INFO0_RING_MASK_LSB       20\n#define RX_MSDU_START_INFO0_TCP_UDP_OFFSET_MASK 0x7f000000\n#define RX_MSDU_START_INFO0_TCP_UDP_OFFSET_LSB  24\n\n#define RX_MSDU_START_INFO1_MSDU_NUMBER_MASK    0x000000ff\n#define RX_MSDU_START_INFO1_MSDU_NUMBER_LSB     0\n#define RX_MSDU_START_INFO1_DECAP_FORMAT_MASK   0x00000300\n#define RX_MSDU_START_INFO1_DECAP_FORMAT_LSB    8\n#define RX_MSDU_START_INFO1_SA_IDX_MASK         0x07ff0000\n#define RX_MSDU_START_INFO1_SA_IDX_LSB          16\n#define RX_MSDU_START_INFO1_IPV4_PROTO          BIT(10)\n#define RX_MSDU_START_INFO1_IPV6_PROTO          BIT(11)\n#define RX_MSDU_START_INFO1_TCP_PROTO           BIT(12)\n#define RX_MSDU_START_INFO1_UDP_PROTO           BIT(13)\n#define RX_MSDU_START_INFO1_IP_FRAG             BIT(14)\n#define RX_MSDU_START_INFO1_TCP_ONLY_ACK        BIT(15)\n\n#define RX_MSDU_START_INFO2_DA_IDX_MASK         0x000007ff\n#define RX_MSDU_START_INFO2_DA_IDX_LSB          0\n#define RX_MSDU_START_INFO2_IP_PROTO_FIELD_MASK 0x00ff0000\n#define RX_MSDU_START_INFO2_IP_PROTO_FIELD_LSB  16\n#define RX_MSDU_START_INFO2_DA_BCAST_MCAST      BIT(11)\n\n \nenum rx_msdu_decap_format {\n\tRX_MSDU_DECAP_RAW = 0,\n\n\t \n\tRX_MSDU_DECAP_NATIVE_WIFI = 1,\n\n\t \n\tRX_MSDU_DECAP_ETHERNET2_DIX = 2,\n\n\t \n\tRX_MSDU_DECAP_8023_SNAP_LLC = 3\n};\n\nstruct rx_msdu_start_common {\n\t__le32 info0;  \n\t__le32 flow_id_crc;\n\t__le32 info1;  \n} __packed;\n\nstruct rx_msdu_start_qca99x0 {\n\t__le32 info2;  \n} __packed;\n\nstruct rx_msdu_start_wcn3990 {\n\t__le32 info2;  \n\t__le32 info3;  \n} __packed;\n\nstruct rx_msdu_start {\n\tstruct rx_msdu_start_common common;\n\tunion {\n\t\tstruct rx_msdu_start_wcn3990 wcn3990;\n\t} __packed;\n} __packed;\n\nstruct rx_msdu_start_v1 {\n\tstruct rx_msdu_start_common common;\n\tunion {\n\t\tstruct rx_msdu_start_qca99x0 qca99x0;\n\t} __packed;\n} __packed;\n\n \n\n#define RX_MSDU_END_INFO0_REPORTED_MPDU_LENGTH_MASK 0x00003fff\n#define RX_MSDU_END_INFO0_REPORTED_MPDU_LENGTH_LSB  0\n#define RX_MSDU_END_INFO0_FIRST_MSDU                BIT(14)\n#define RX_MSDU_END_INFO0_LAST_MSDU                 BIT(15)\n#define RX_MSDU_END_INFO0_MSDU_LIMIT_ERR            BIT(18)\n#define RX_MSDU_END_INFO0_PRE_DELIM_ERR             BIT(30)\n#define RX_MSDU_END_INFO0_RESERVED_3B               BIT(31)\n\nstruct rx_msdu_end_common {\n\t__le16 ip_hdr_cksum;\n\t__le16 tcp_hdr_cksum;\n\tu8 key_id_octet;\n\tu8 classification_filter;\n\tu8 wapi_pn[10];\n\t__le32 info0;\n} __packed;\n\n#define RX_MSDU_END_INFO1_TCP_FLAG_MASK     0x000001ff\n#define RX_MSDU_END_INFO1_TCP_FLAG_LSB      0\n#define RX_MSDU_END_INFO1_L3_HDR_PAD_MASK   0x00001c00\n#define RX_MSDU_END_INFO1_L3_HDR_PAD_LSB    10\n#define RX_MSDU_END_INFO1_WINDOW_SIZE_MASK  0xffff0000\n#define RX_MSDU_END_INFO1_WINDOW_SIZE_LSB   16\n#define RX_MSDU_END_INFO1_IRO_ELIGIBLE      BIT(9)\n\n#define RX_MSDU_END_INFO2_DA_OFFSET_MASK    0x0000003f\n#define RX_MSDU_END_INFO2_DA_OFFSET_LSB     0\n#define RX_MSDU_END_INFO2_SA_OFFSET_MASK    0x00000fc0\n#define RX_MSDU_END_INFO2_SA_OFFSET_LSB     6\n#define RX_MSDU_END_INFO2_TYPE_OFFSET_MASK  0x0003f000\n#define RX_MSDU_END_INFO2_TYPE_OFFSET_LSB   12\n\nstruct rx_msdu_end_qca99x0 {\n\t__le32 ipv6_crc;\n\t__le32 tcp_seq_no;\n\t__le32 tcp_ack_no;\n\t__le32 info1;\n\t__le32 info2;\n} __packed;\n\nstruct rx_msdu_end_wcn3990 {\n\t__le32 ipv6_crc;\n\t__le32 tcp_seq_no;\n\t__le32 tcp_ack_no;\n\t__le32 info1;\n\t__le32 info2;\n\t__le32 rule_indication_0;\n\t__le32 rule_indication_1;\n\t__le32 rule_indication_2;\n\t__le32 rule_indication_3;\n} __packed;\n\nstruct rx_msdu_end {\n\tstruct rx_msdu_end_common common;\n\tunion {\n\t\tstruct rx_msdu_end_wcn3990 wcn3990;\n\t} __packed;\n} __packed;\n\nstruct rx_msdu_end_v1 {\n\tstruct rx_msdu_end_common common;\n\tunion {\n\t\tstruct rx_msdu_end_qca99x0 qca99x0;\n\t} __packed;\n} __packed;\n\n \n\n#define HTT_RX_PPDU_START_PREAMBLE_LEGACY        0x04\n#define HTT_RX_PPDU_START_PREAMBLE_HT            0x08\n#define HTT_RX_PPDU_START_PREAMBLE_HT_WITH_TXBF  0x09\n#define HTT_RX_PPDU_START_PREAMBLE_VHT           0x0C\n#define HTT_RX_PPDU_START_PREAMBLE_VHT_WITH_TXBF 0x0D\n\n#define RX_PPDU_START_INFO0_IS_GREENFIELD BIT(0)\n\n#define RX_PPDU_START_INFO1_L_SIG_RATE_MASK    0x0000000f\n#define RX_PPDU_START_INFO1_L_SIG_RATE_LSB     0\n#define RX_PPDU_START_INFO1_L_SIG_LENGTH_MASK  0x0001ffe0\n#define RX_PPDU_START_INFO1_L_SIG_LENGTH_LSB   5\n#define RX_PPDU_START_INFO1_L_SIG_TAIL_MASK    0x00fc0000\n#define RX_PPDU_START_INFO1_L_SIG_TAIL_LSB     18\n#define RX_PPDU_START_INFO1_PREAMBLE_TYPE_MASK 0xff000000\n#define RX_PPDU_START_INFO1_PREAMBLE_TYPE_LSB  24\n#define RX_PPDU_START_INFO1_L_SIG_RATE_SELECT  BIT(4)\n#define RX_PPDU_START_INFO1_L_SIG_PARITY       BIT(17)\n\n#define RX_PPDU_START_INFO2_HT_SIG_VHT_SIG_A_1_MASK 0x00ffffff\n#define RX_PPDU_START_INFO2_HT_SIG_VHT_SIG_A_1_LSB  0\n\n#define RX_PPDU_START_INFO3_HT_SIG_VHT_SIG_A_2_MASK 0x00ffffff\n#define RX_PPDU_START_INFO3_HT_SIG_VHT_SIG_A_2_LSB  0\n#define RX_PPDU_START_INFO3_TXBF_H_INFO             BIT(24)\n\n#define RX_PPDU_START_INFO4_VHT_SIG_B_MASK 0x1fffffff\n#define RX_PPDU_START_INFO4_VHT_SIG_B_LSB  0\n\n#define RX_PPDU_START_INFO5_SERVICE_MASK 0x0000ffff\n#define RX_PPDU_START_INFO5_SERVICE_LSB  0\n\n \n#define RX_PPDU_START_RATE_FLAG BIT(3)\n\nstruct rx_ppdu_start {\n\tstruct {\n\t\tu8 pri20_mhz;\n\t\tu8 ext20_mhz;\n\t\tu8 ext40_mhz;\n\t\tu8 ext80_mhz;\n\t} rssi_chains[4];\n\tu8 rssi_comb;\n\t__le16 rsvd0;\n\tu8 info0;  \n\t__le32 info1;  \n\t__le32 info2;  \n\t__le32 info3;  \n\t__le32 info4;  \n\t__le32 info5;  \n} __packed;\n\n \n\n#define RX_PPDU_END_FLAGS_PHY_ERR             BIT(0)\n#define RX_PPDU_END_FLAGS_RX_LOCATION         BIT(1)\n#define RX_PPDU_END_FLAGS_TXBF_H_INFO         BIT(2)\n\n#define RX_PPDU_END_INFO0_RX_ANTENNA_MASK     0x00ffffff\n#define RX_PPDU_END_INFO0_RX_ANTENNA_LSB      0\n#define RX_PPDU_END_INFO0_FLAGS_TX_HT_VHT_ACK BIT(24)\n#define RX_PPDU_END_INFO0_BB_CAPTURED_CHANNEL BIT(25)\n\n#define RX_PPDU_END_INFO1_PEER_IDX_MASK       0x1ffc\n#define RX_PPDU_END_INFO1_PEER_IDX_LSB        2\n#define RX_PPDU_END_INFO1_BB_DATA             BIT(0)\n#define RX_PPDU_END_INFO1_PEER_IDX_VALID      BIT(1)\n#define RX_PPDU_END_INFO1_PPDU_DONE           BIT(15)\n\nstruct rx_ppdu_end_common {\n\t__le32 evm_p0;\n\t__le32 evm_p1;\n\t__le32 evm_p2;\n\t__le32 evm_p3;\n\t__le32 evm_p4;\n\t__le32 evm_p5;\n\t__le32 evm_p6;\n\t__le32 evm_p7;\n\t__le32 evm_p8;\n\t__le32 evm_p9;\n\t__le32 evm_p10;\n\t__le32 evm_p11;\n\t__le32 evm_p12;\n\t__le32 evm_p13;\n\t__le32 evm_p14;\n\t__le32 evm_p15;\n\t__le32 tsf_timestamp;\n\t__le32 wb_timestamp;\n} __packed;\n\nstruct rx_ppdu_end_qca988x {\n\tu8 locationing_timestamp;\n\tu8 phy_err_code;\n\t__le16 flags;  \n\t__le32 info0;  \n\t__le16 bb_length;\n\t__le16 info1;  \n} __packed;\n\n#define RX_PPDU_END_RTT_CORRELATION_VALUE_MASK 0x00ffffff\n#define RX_PPDU_END_RTT_CORRELATION_VALUE_LSB  0\n#define RX_PPDU_END_RTT_UNUSED_MASK            0x7f000000\n#define RX_PPDU_END_RTT_UNUSED_LSB             24\n#define RX_PPDU_END_RTT_NORMAL_MODE            BIT(31)\n\nstruct rx_ppdu_end_qca6174 {\n\tu8 locationing_timestamp;\n\tu8 phy_err_code;\n\t__le16 flags;  \n\t__le32 info0;  \n\t__le32 rtt;  \n\t__le16 bb_length;\n\t__le16 info1;  \n} __packed;\n\n#define RX_PKT_END_INFO0_RX_SUCCESS              BIT(0)\n#define RX_PKT_END_INFO0_ERR_TX_INTERRUPT_RX     BIT(3)\n#define RX_PKT_END_INFO0_ERR_OFDM_POWER_DROP     BIT(4)\n#define RX_PKT_END_INFO0_ERR_OFDM_RESTART        BIT(5)\n#define RX_PKT_END_INFO0_ERR_CCK_POWER_DROP      BIT(6)\n#define RX_PKT_END_INFO0_ERR_CCK_RESTART         BIT(7)\n\n#define RX_LOCATION_INFO_RTT_CORR_VAL_MASK       0x0001ffff\n#define RX_LOCATION_INFO_RTT_CORR_VAL_LSB        0\n#define RX_LOCATION_INFO_FAC_STATUS_MASK         0x000c0000\n#define RX_LOCATION_INFO_FAC_STATUS_LSB          18\n#define RX_LOCATION_INFO_PKT_BW_MASK             0x00700000\n#define RX_LOCATION_INFO_PKT_BW_LSB              20\n#define RX_LOCATION_INFO_RTT_TX_FRAME_PHASE_MASK 0x01800000\n#define RX_LOCATION_INFO_RTT_TX_FRAME_PHASE_LSB  23\n#define RX_LOCATION_INFO_CIR_STATUS              BIT(17)\n#define RX_LOCATION_INFO_RTT_MAC_PHY_PHASE       BIT(25)\n#define RX_LOCATION_INFO_RTT_TX_DATA_START_X     BIT(26)\n#define RX_LOCATION_INFO_HW_IFFT_MODE            BIT(30)\n#define RX_LOCATION_INFO_RX_LOCATION_VALID       BIT(31)\n\nstruct rx_pkt_end {\n\t__le32 info0;  \n\t__le32 phy_timestamp_1;\n\t__le32 phy_timestamp_2;\n} __packed;\n\nstruct rx_pkt_end_wcn3990 {\n\t__le32 info0;  \n\t__le64 phy_timestamp_1;\n\t__le64 phy_timestamp_2;\n} __packed;\n\n#define RX_LOCATION_INFO0_RTT_FAC_LEGACY_MASK\t\t0x00003fff\n#define RX_LOCATION_INFO0_RTT_FAC_LEGACY_LSB\t\t0\n#define RX_LOCATION_INFO0_RTT_FAC_VHT_MASK\t\t0x1fff8000\n#define RX_LOCATION_INFO0_RTT_FAC_VHT_LSB\t\t15\n#define RX_LOCATION_INFO0_RTT_STRONGEST_CHAIN_MASK\t0xc0000000\n#define RX_LOCATION_INFO0_RTT_STRONGEST_CHAIN_LSB\t30\n#define RX_LOCATION_INFO0_RTT_FAC_LEGACY_STATUS\t\tBIT(14)\n#define RX_LOCATION_INFO0_RTT_FAC_VHT_STATUS\t\tBIT(29)\n\n#define RX_LOCATION_INFO1_RTT_PREAMBLE_TYPE_MASK\t0x0000000c\n#define RX_LOCATION_INFO1_RTT_PREAMBLE_TYPE_LSB\t\t2\n#define RX_LOCATION_INFO1_PKT_BW_MASK\t\t\t0x00000030\n#define RX_LOCATION_INFO1_PKT_BW_LSB\t\t\t4\n#define RX_LOCATION_INFO1_SKIP_P_SKIP_BTCF_MASK\t\t0x0000ff00\n#define RX_LOCATION_INFO1_SKIP_P_SKIP_BTCF_LSB\t\t8\n#define RX_LOCATION_INFO1_RTT_MSC_RATE_MASK\t\t0x000f0000\n#define RX_LOCATION_INFO1_RTT_MSC_RATE_LSB\t\t16\n#define RX_LOCATION_INFO1_RTT_PBD_LEG_BW_MASK\t\t0x00300000\n#define RX_LOCATION_INFO1_RTT_PBD_LEG_BW_LSB\t\t20\n#define RX_LOCATION_INFO1_TIMING_BACKOFF_MASK\t\t0x07c00000\n#define RX_LOCATION_INFO1_TIMING_BACKOFF_LSB\t\t22\n#define RX_LOCATION_INFO1_RTT_TX_FRAME_PHASE_MASK\t0x18000000\n#define RX_LOCATION_INFO1_RTT_TX_FRAME_PHASE_LSB\t27\n#define RX_LOCATION_INFO1_RTT_CFR_STATUS\t\tBIT(0)\n#define RX_LOCATION_INFO1_RTT_CIR_STATUS\t\tBIT(1)\n#define RX_LOCATION_INFO1_RTT_GI_TYPE\t\t\tBIT(7)\n#define RX_LOCATION_INFO1_RTT_MAC_PHY_PHASE\t\tBIT(29)\n#define RX_LOCATION_INFO1_RTT_TX_DATA_START_X_PHASE\tBIT(30)\n#define RX_LOCATION_INFO1_RX_LOCATION_VALID\t\tBIT(31)\n\nstruct rx_location_info {\n\t__le32 rx_location_info0;  \n\t__le32 rx_location_info1;  \n} __packed;\n\nstruct rx_location_info_wcn3990 {\n\t__le32 rx_location_info0;  \n\t__le32 rx_location_info1;  \n\t__le32 rx_location_info2;  \n} __packed;\n\nenum rx_phy_ppdu_end_info0 {\n\tRX_PHY_PPDU_END_INFO0_ERR_RADAR           = BIT(2),\n\tRX_PHY_PPDU_END_INFO0_ERR_RX_ABORT        = BIT(3),\n\tRX_PHY_PPDU_END_INFO0_ERR_RX_NAP          = BIT(4),\n\tRX_PHY_PPDU_END_INFO0_ERR_OFDM_TIMING     = BIT(5),\n\tRX_PHY_PPDU_END_INFO0_ERR_OFDM_PARITY     = BIT(6),\n\tRX_PHY_PPDU_END_INFO0_ERR_OFDM_RATE       = BIT(7),\n\tRX_PHY_PPDU_END_INFO0_ERR_OFDM_LENGTH     = BIT(8),\n\tRX_PHY_PPDU_END_INFO0_ERR_OFDM_RESTART    = BIT(9),\n\tRX_PHY_PPDU_END_INFO0_ERR_OFDM_SERVICE    = BIT(10),\n\tRX_PHY_PPDU_END_INFO0_ERR_OFDM_POWER_DROP = BIT(11),\n\tRX_PHY_PPDU_END_INFO0_ERR_CCK_BLOCKER     = BIT(12),\n\tRX_PHY_PPDU_END_INFO0_ERR_CCK_TIMING      = BIT(13),\n\tRX_PHY_PPDU_END_INFO0_ERR_CCK_HEADER_CRC  = BIT(14),\n\tRX_PHY_PPDU_END_INFO0_ERR_CCK_RATE        = BIT(15),\n\tRX_PHY_PPDU_END_INFO0_ERR_CCK_LENGTH      = BIT(16),\n\tRX_PHY_PPDU_END_INFO0_ERR_CCK_RESTART     = BIT(17),\n\tRX_PHY_PPDU_END_INFO0_ERR_CCK_SERVICE     = BIT(18),\n\tRX_PHY_PPDU_END_INFO0_ERR_CCK_POWER_DROP  = BIT(19),\n\tRX_PHY_PPDU_END_INFO0_ERR_HT_CRC          = BIT(20),\n\tRX_PHY_PPDU_END_INFO0_ERR_HT_LENGTH       = BIT(21),\n\tRX_PHY_PPDU_END_INFO0_ERR_HT_RATE         = BIT(22),\n\tRX_PHY_PPDU_END_INFO0_ERR_HT_ZLF          = BIT(23),\n\tRX_PHY_PPDU_END_INFO0_ERR_FALSE_RADAR_EXT = BIT(24),\n\tRX_PHY_PPDU_END_INFO0_ERR_GREEN_FIELD     = BIT(25),\n\tRX_PHY_PPDU_END_INFO0_ERR_SPECTRAL_SCAN   = BIT(26),\n\tRX_PHY_PPDU_END_INFO0_ERR_RX_DYN_BW       = BIT(27),\n\tRX_PHY_PPDU_END_INFO0_ERR_LEG_HT_MISMATCH = BIT(28),\n\tRX_PHY_PPDU_END_INFO0_ERR_VHT_CRC         = BIT(29),\n\tRX_PHY_PPDU_END_INFO0_ERR_VHT_SIGA        = BIT(30),\n\tRX_PHY_PPDU_END_INFO0_ERR_VHT_LSIG        = BIT(31),\n};\n\nenum rx_phy_ppdu_end_info1 {\n\tRX_PHY_PPDU_END_INFO1_ERR_VHT_NDP            = BIT(0),\n\tRX_PHY_PPDU_END_INFO1_ERR_VHT_NSYM           = BIT(1),\n\tRX_PHY_PPDU_END_INFO1_ERR_VHT_RX_EXT_SYM     = BIT(2),\n\tRX_PHY_PPDU_END_INFO1_ERR_VHT_RX_SKIP_ID0    = BIT(3),\n\tRX_PHY_PPDU_END_INFO1_ERR_VHT_RX_SKIP_ID1_62 = BIT(4),\n\tRX_PHY_PPDU_END_INFO1_ERR_VHT_RX_SKIP_ID63   = BIT(5),\n\tRX_PHY_PPDU_END_INFO1_ERR_OFDM_LDPC_DECODER  = BIT(6),\n\tRX_PHY_PPDU_END_INFO1_ERR_DEFER_NAP          = BIT(7),\n\tRX_PHY_PPDU_END_INFO1_ERR_FDOMAIN_TIMEOUT    = BIT(8),\n\tRX_PHY_PPDU_END_INFO1_ERR_LSIG_REL_CHECK     = BIT(9),\n\tRX_PHY_PPDU_END_INFO1_ERR_BT_COLLISION       = BIT(10),\n\tRX_PHY_PPDU_END_INFO1_ERR_MU_FEEDBACK        = BIT(11),\n\tRX_PHY_PPDU_END_INFO1_ERR_TX_INTERRUPT_RX    = BIT(12),\n\tRX_PHY_PPDU_END_INFO1_ERR_RX_CBF             = BIT(13),\n};\n\nstruct rx_phy_ppdu_end {\n\t__le32 info0;  \n\t__le32 info1;  \n} __packed;\n\n#define RX_PPDU_END_RX_TIMING_OFFSET_MASK          0x00000fff\n#define RX_PPDU_END_RX_TIMING_OFFSET_LSB           0\n\n#define RX_PPDU_END_RX_INFO_RX_ANTENNA_MASK        0x00ffffff\n#define RX_PPDU_END_RX_INFO_RX_ANTENNA_LSB         0\n#define RX_PPDU_END_RX_INFO_TX_HT_VHT_ACK          BIT(24)\n#define RX_PPDU_END_RX_INFO_RX_PKT_END_VALID       BIT(25)\n#define RX_PPDU_END_RX_INFO_RX_PHY_PPDU_END_VALID  BIT(26)\n#define RX_PPDU_END_RX_INFO_RX_TIMING_OFFSET_VALID BIT(27)\n#define RX_PPDU_END_RX_INFO_BB_CAPTURED_CHANNEL    BIT(28)\n#define RX_PPDU_END_RX_INFO_UNSUPPORTED_MU_NC      BIT(29)\n#define RX_PPDU_END_RX_INFO_OTP_TXBF_DISABLE       BIT(30)\n\nstruct rx_ppdu_end_qca99x0 {\n\tstruct rx_pkt_end rx_pkt_end;\n\t__le32 rx_location_info;  \n\tstruct rx_phy_ppdu_end rx_phy_ppdu_end;\n\t__le32 rx_timing_offset;  \n\t__le32 rx_info;  \n\t__le16 bb_length;\n\t__le16 info1;  \n} __packed;\n\nstruct rx_ppdu_end_qca9984 {\n\tstruct rx_pkt_end rx_pkt_end;\n\tstruct rx_location_info rx_location_info;\n\tstruct rx_phy_ppdu_end rx_phy_ppdu_end;\n\t__le32 rx_timing_offset;  \n\t__le32 rx_info;  \n\t__le16 bb_length;\n\t__le16 info1;  \n} __packed;\n\nstruct rx_ppdu_end_wcn3990 {\n\tstruct rx_pkt_end_wcn3990 rx_pkt_end;\n\tstruct rx_location_info_wcn3990 rx_location_info;\n\tstruct rx_phy_ppdu_end rx_phy_ppdu_end;\n\t__le32 rx_timing_offset;\n\t__le32 reserved_info_0;\n\t__le32 reserved_info_1;\n\t__le32 rx_antenna_info;\n\t__le32 rx_coex_info;\n\t__le32 rx_mpdu_cnt_info;\n\t__le64 phy_timestamp_tx;\n\t__le32 rx_bb_length;\n} __packed;\n\nstruct rx_ppdu_end {\n\tstruct rx_ppdu_end_common common;\n\tunion {\n\t\tstruct rx_ppdu_end_wcn3990 wcn3990;\n\t} __packed;\n} __packed;\n\nstruct rx_ppdu_end_v1 {\n\tstruct rx_ppdu_end_common common;\n\tunion {\n\t\tstruct rx_ppdu_end_qca988x qca988x;\n\t\tstruct rx_ppdu_end_qca6174 qca6174;\n\t\tstruct rx_ppdu_end_qca99x0 qca99x0;\n\t\tstruct rx_ppdu_end_qca9984 qca9984;\n\t} __packed;\n} __packed;\n\n \n\n#define FW_RX_DESC_INFO0_DISCARD  BIT(0)\n#define FW_RX_DESC_INFO0_FORWARD  BIT(1)\n#define FW_RX_DESC_INFO0_INSPECT  BIT(5)\n#define FW_RX_DESC_INFO0_EXT_MASK 0xC0\n#define FW_RX_DESC_INFO0_EXT_LSB  6\n\nstruct fw_rx_desc_base {\n\tu8 info0;\n} __packed;\n\n#define FW_RX_DESC_FLAGS_FIRST_MSDU (1 << 0)\n#define FW_RX_DESC_FLAGS_LAST_MSDU  (1 << 1)\n#define FW_RX_DESC_C3_FAILED        (1 << 2)\n#define FW_RX_DESC_C4_FAILED        (1 << 3)\n#define FW_RX_DESC_IPV6             (1 << 4)\n#define FW_RX_DESC_TCP              (1 << 5)\n#define FW_RX_DESC_UDP              (1 << 6)\n\nstruct fw_rx_desc_hl {\n\tunion {\n\t\tstruct {\n\t\tu8 discard:1,\n\t\t   forward:1,\n\t\t   any_err:1,\n\t\t   dup_err:1,\n\t\t   reserved:1,\n\t\t   inspect:1,\n\t\t   extension:2;\n\t\t} bits;\n\t\tu8 info0;\n\t} u;\n\n\tu8 version;\n\tu8 len;\n\tu8 flags;\n} __packed;\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}