Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Jun 21 17:08:46 2025
| Host         : CHINAMI-A709ULQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/paillier_fl_kernel_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (183)
6. checking no_output_delay (169)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (183)
--------------------------------
 There are 183 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (169)
---------------------------------
 There are 169 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.480        0.000                      0                 1415        0.252        0.000                      0                 1415        4.500        0.000                       0                   841  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.480        0.000                      0                 1415        0.252        0.000                      0                 1415        4.500        0.000                       0                   841  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.480ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 1.932ns (32.679%)  route 3.980ns (67.321%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=840, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg_reg/Q
                         net (fo=76, unplaced)        1.058     2.549    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_start_reg
                         LUT6 (Prop_lut6_I0_O)        0.295     2.844 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/icmp_ln178_fu_88_p2_carry_i_3/O
                         net (fo=1, unplaced)         0.639     3.483    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U_n_55
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.003 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.012    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.129 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.129    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.246 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.246    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.363 f  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/icmp_ln178_fu_88_p2_carry__2/CO[3]
                         net (fo=13, unplaced)        0.968     5.331    bd_0_i/hls_inst/inst/regslice_both_data_in_U/CO[0]
                         LUT6 (Prop_lut6_I5_O)        0.124     5.455 r  bd_0_i/hls_inst/inst/regslice_both_data_in_U/i_fu_44[30]_i_4/O
                         net (fo=2, unplaced)         0.460     5.915    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52_ap_ready
                         LUT2 (Prop_lut2_I1_O)        0.124     6.039 r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U/i_fu_44[30]_i_1/O
                         net (fo=31, unplaced)        0.846     6.885    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/flow_control_loop_pipe_sequential_init_U_n_33
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=840, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/i_fu_44_reg[0]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.885    
  -------------------------------------------------------------------
                         slack                                  3.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_data_in_U/B_V_data_1_payload_A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/data_in_read_reg_124_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.262ns (66.651%)  route 0.131ns (33.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=840, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_data_in_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_data_in_U/B_V_data_1_payload_A_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/regslice_both_data_in_U/B_V_data_1_payload_A_reg[0]/Q
                         net (fo=1, unplaced)         0.131     0.705    bd_0_i/hls_inst/inst/regslice_both_data_in_U/B_V_data_1_payload_A[0]
                         LUT3 (Prop_lut3_I2_O)        0.098     0.803 r  bd_0_i/hls_inst/inst/regslice_both_data_in_U/data_in_read_reg_124[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.803    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/data_in_read_reg_124_reg[127]_0[0]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/data_in_read_reg_124_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=840, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/data_in_read_reg_124_reg[0]/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/grp_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1_fu_52/data_in_read_reg_124_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C



