

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================================================================== Non-Gated/Non-Generated Clocks ===============================================================================
Clock Tree ID     Driving Element                                                                              Drive Element Type     Fanout     Sample Instance                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       int_pll_inst.PLLInst_0.CLKOS2                                                                EHXPLLM                2          mipi2parallel_inst.b2p_reset_pixel_n_meta_r 
@KP:ckid0_1       mipi2parallel_inst.rx_dphy_inst.dphy_rx_inst.u_dphy_wrapper.MIXEL\.mixel_dphy.HSBYTECLKD     MIPIDPHYA              2          mipi2parallel_inst.rx_reset_byte_n_meta_r   
@KP:ckid0_2       mipi2parallel_inst.rx_dphy_inst.dphy_rx_inst.u_dphy_wrapper.MIXEL\.mixel_dphy.CLKHSBYTE      MIPIDPHYA              2          mipi2parallel_inst.rx_reset_byte_fr_n_meta_r
=============================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######


Summary of user generated gated clocks:
0 user generated gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)

