
fuse_model:º
ê
LabelSelect_Batch_0_out0
global_out$StreamingDataflowPartition_2_IODMA_0"IODMA*
NumChannels *
backend"fpgadataflow *
dataType"UINT8 *
	direction"out *
	intfWidth *
numInputVectors@@ *
streamWidth *
slrÿÿÿÿÿÿÿÿÿ *
partition_id *…
code_gen_dir_ipgen"l/scratch/users/mirzam/forks/build_cnv_w1a1_pynq/code_gen_ipgen_StreamingDataflowPartition_2_IODMA_0_l6x52uny *«

ipgen_path"™/scratch/users/mirzam/forks/build_cnv_w1a1_pynq/code_gen_ipgen_StreamingDataflowPartition_2_IODMA_0_l6x52uny/project_StreamingDataflowPartition_2_IODMA_0 *µ
ip_path"¦/scratch/users/mirzam/forks/build_cnv_w1a1_pynq/code_gen_ipgen_StreamingDataflowPartition_2_IODMA_0_l6x52uny/project_StreamingDataflowPartition_2_IODMA_0/sol1/impl/ip *E
ip_vlnv"7xilinx.com:hls:StreamingDataflowPartition_2_IODMA_0:1.0 :finn.custom_op.fpgadataflow
fuse-graphZ*
LabelSelect_Batch_0_out0


b

global_out


rA

global_out
finn_datatypeUINT8
tensor_layout
['N', 'C']r2
LabelSelect_Batch_0_out0
finn_datatypeUINT8Bra
vivado_stitch_projK/scratch/users/mirzam/forks/build_cnv_w1a1_pynq/vivado_stitch_proj_u4jh9rh2r
clk_ns10.0rÒ
wrapper_filename½/scratch/users/mirzam/forks/build_cnv_w1a1_pynq/vivado_stitch_proj_u4jh9rh2/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/hdl/StreamingDataflowPartition_2_wrapper.vrG
vivado_stitch_vlnv1xilinx_finn:finn:StreamingDataflowPartition_2:1.0r¬
vivado_stitch_ifnames’{"clk": ["ap_clk"], "rst": ["ap_rst_n"], "s_axis": [["s_axis_0", 8]], "m_axis": [], "aximm": [["m_axi_gmem0", 8]], "axilite": ["s_axi_control_0"]}r
	exec_modertlsimri
floorplan_jsonW/scratch/users/mirzam/forks/build_cnv_w1a1_pynq/vitis_floorplan_zc8cvewv/floorplan.jsonr
platform
zynq-iodma