
AvioNEXT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001fa20  080002d0  080002d0  000102d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bbc  0801fcf0  0801fcf0  0002fcf0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080208ac  080208ac  000308ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080208b4  080208b4  000308b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080208b8  080208b8  000308b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000002c8  24000000  080208bc  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00003368  240002c8  08020b84  000402c8  2**2
                  ALLOC
  8 ._user_heap_stack 00000c00  24003630  08020b84  00043630  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000402c8  2**0
                  CONTENTS, READONLY
 10 .comment      00000043  00000000  00000000  000402f6  2**0
                  CONTENTS, READONLY
 11 .debug_info   00037d0c  00000000  00000000  00040339  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 000065b8  00000000  00000000  00078045  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002db0  00000000  00000000  0007e600  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 0000237c  00000000  00000000  000813b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0000b5c0  00000000  00000000  0008372c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0003f2f0  00000000  00000000  0008ecec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0017fe64  00000000  00000000  000cdfdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  0000dc98  00000000  00000000  0024de40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000064  00000000  00000000  0025bad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	; (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	; (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	; (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240002c8 	.word	0x240002c8
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0801fcd8 	.word	0x0801fcd8

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	; (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	; (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	; (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240002cc 	.word	0x240002cc
 800030c:	0801fcd8 	.word	0x0801fcd8

08000310 <strcmp>:
 8000310:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000314:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000318:	2a01      	cmp	r2, #1
 800031a:	bf28      	it	cs
 800031c:	429a      	cmpcs	r2, r3
 800031e:	d0f7      	beq.n	8000310 <strcmp>
 8000320:	1ad0      	subs	r0, r2, r3
 8000322:	4770      	bx	lr
	...

08000330 <memchr>:
 8000330:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000334:	2a10      	cmp	r2, #16
 8000336:	db2b      	blt.n	8000390 <memchr+0x60>
 8000338:	f010 0f07 	tst.w	r0, #7
 800033c:	d008      	beq.n	8000350 <memchr+0x20>
 800033e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000342:	3a01      	subs	r2, #1
 8000344:	428b      	cmp	r3, r1
 8000346:	d02d      	beq.n	80003a4 <memchr+0x74>
 8000348:	f010 0f07 	tst.w	r0, #7
 800034c:	b342      	cbz	r2, 80003a0 <memchr+0x70>
 800034e:	d1f6      	bne.n	800033e <memchr+0xe>
 8000350:	b4f0      	push	{r4, r5, r6, r7}
 8000352:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000356:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800035a:	f022 0407 	bic.w	r4, r2, #7
 800035e:	f07f 0700 	mvns.w	r7, #0
 8000362:	2300      	movs	r3, #0
 8000364:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000368:	3c08      	subs	r4, #8
 800036a:	ea85 0501 	eor.w	r5, r5, r1
 800036e:	ea86 0601 	eor.w	r6, r6, r1
 8000372:	fa85 f547 	uadd8	r5, r5, r7
 8000376:	faa3 f587 	sel	r5, r3, r7
 800037a:	fa86 f647 	uadd8	r6, r6, r7
 800037e:	faa5 f687 	sel	r6, r5, r7
 8000382:	b98e      	cbnz	r6, 80003a8 <memchr+0x78>
 8000384:	d1ee      	bne.n	8000364 <memchr+0x34>
 8000386:	bcf0      	pop	{r4, r5, r6, r7}
 8000388:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800038c:	f002 0207 	and.w	r2, r2, #7
 8000390:	b132      	cbz	r2, 80003a0 <memchr+0x70>
 8000392:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000396:	3a01      	subs	r2, #1
 8000398:	ea83 0301 	eor.w	r3, r3, r1
 800039c:	b113      	cbz	r3, 80003a4 <memchr+0x74>
 800039e:	d1f8      	bne.n	8000392 <memchr+0x62>
 80003a0:	2000      	movs	r0, #0
 80003a2:	4770      	bx	lr
 80003a4:	3801      	subs	r0, #1
 80003a6:	4770      	bx	lr
 80003a8:	2d00      	cmp	r5, #0
 80003aa:	bf06      	itte	eq
 80003ac:	4635      	moveq	r5, r6
 80003ae:	3803      	subeq	r0, #3
 80003b0:	3807      	subne	r0, #7
 80003b2:	f015 0f01 	tst.w	r5, #1
 80003b6:	d107      	bne.n	80003c8 <memchr+0x98>
 80003b8:	3001      	adds	r0, #1
 80003ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80003be:	bf02      	ittt	eq
 80003c0:	3001      	addeq	r0, #1
 80003c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80003c6:	3001      	addeq	r0, #1
 80003c8:	bcf0      	pop	{r4, r5, r6, r7}
 80003ca:	3801      	subs	r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	bf00      	nop

080003d0 <strlen>:
 80003d0:	4603      	mov	r3, r0
 80003d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003d6:	2a00      	cmp	r2, #0
 80003d8:	d1fb      	bne.n	80003d2 <strlen+0x2>
 80003da:	1a18      	subs	r0, r3, r0
 80003dc:	3801      	subs	r0, #1
 80003de:	4770      	bx	lr

080003e0 <__aeabi_drsub>:
 80003e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80003e4:	e002      	b.n	80003ec <__adddf3>
 80003e6:	bf00      	nop

080003e8 <__aeabi_dsub>:
 80003e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080003ec <__adddf3>:
 80003ec:	b530      	push	{r4, r5, lr}
 80003ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	bf1f      	itttt	ne
 8000402:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000406:	ea55 0c02 	orrsne.w	ip, r5, r2
 800040a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800040e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000412:	f000 80e2 	beq.w	80005da <__adddf3+0x1ee>
 8000416:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800041a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800041e:	bfb8      	it	lt
 8000420:	426d      	neglt	r5, r5
 8000422:	dd0c      	ble.n	800043e <__adddf3+0x52>
 8000424:	442c      	add	r4, r5
 8000426:	ea80 0202 	eor.w	r2, r0, r2
 800042a:	ea81 0303 	eor.w	r3, r1, r3
 800042e:	ea82 0000 	eor.w	r0, r2, r0
 8000432:	ea83 0101 	eor.w	r1, r3, r1
 8000436:	ea80 0202 	eor.w	r2, r0, r2
 800043a:	ea81 0303 	eor.w	r3, r1, r3
 800043e:	2d36      	cmp	r5, #54	; 0x36
 8000440:	bf88      	it	hi
 8000442:	bd30      	pophi	{r4, r5, pc}
 8000444:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000448:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800044c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000450:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000454:	d002      	beq.n	800045c <__adddf3+0x70>
 8000456:	4240      	negs	r0, r0
 8000458:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800045c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000460:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000464:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000468:	d002      	beq.n	8000470 <__adddf3+0x84>
 800046a:	4252      	negs	r2, r2
 800046c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000470:	ea94 0f05 	teq	r4, r5
 8000474:	f000 80a7 	beq.w	80005c6 <__adddf3+0x1da>
 8000478:	f1a4 0401 	sub.w	r4, r4, #1
 800047c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000480:	db0d      	blt.n	800049e <__adddf3+0xb2>
 8000482:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000486:	fa22 f205 	lsr.w	r2, r2, r5
 800048a:	1880      	adds	r0, r0, r2
 800048c:	f141 0100 	adc.w	r1, r1, #0
 8000490:	fa03 f20e 	lsl.w	r2, r3, lr
 8000494:	1880      	adds	r0, r0, r2
 8000496:	fa43 f305 	asr.w	r3, r3, r5
 800049a:	4159      	adcs	r1, r3
 800049c:	e00e      	b.n	80004bc <__adddf3+0xd0>
 800049e:	f1a5 0520 	sub.w	r5, r5, #32
 80004a2:	f10e 0e20 	add.w	lr, lr, #32
 80004a6:	2a01      	cmp	r2, #1
 80004a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004ac:	bf28      	it	cs
 80004ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004b2:	fa43 f305 	asr.w	r3, r3, r5
 80004b6:	18c0      	adds	r0, r0, r3
 80004b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c0:	d507      	bpl.n	80004d2 <__adddf3+0xe6>
 80004c2:	f04f 0e00 	mov.w	lr, #0
 80004c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80004ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80004d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80004d6:	d31b      	bcc.n	8000510 <__adddf3+0x124>
 80004d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80004dc:	d30c      	bcc.n	80004f8 <__adddf3+0x10c>
 80004de:	0849      	lsrs	r1, r1, #1
 80004e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004e8:	f104 0401 	add.w	r4, r4, #1
 80004ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004f4:	f080 809a 	bcs.w	800062c <__adddf3+0x240>
 80004f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004fc:	bf08      	it	eq
 80004fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000502:	f150 0000 	adcs.w	r0, r0, #0
 8000506:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800050a:	ea41 0105 	orr.w	r1, r1, r5
 800050e:	bd30      	pop	{r4, r5, pc}
 8000510:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000514:	4140      	adcs	r0, r0
 8000516:	eb41 0101 	adc.w	r1, r1, r1
 800051a:	3c01      	subs	r4, #1
 800051c:	bf28      	it	cs
 800051e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000522:	d2e9      	bcs.n	80004f8 <__adddf3+0x10c>
 8000524:	f091 0f00 	teq	r1, #0
 8000528:	bf04      	itt	eq
 800052a:	4601      	moveq	r1, r0
 800052c:	2000      	moveq	r0, #0
 800052e:	fab1 f381 	clz	r3, r1
 8000532:	bf08      	it	eq
 8000534:	3320      	addeq	r3, #32
 8000536:	f1a3 030b 	sub.w	r3, r3, #11
 800053a:	f1b3 0220 	subs.w	r2, r3, #32
 800053e:	da0c      	bge.n	800055a <__adddf3+0x16e>
 8000540:	320c      	adds	r2, #12
 8000542:	dd08      	ble.n	8000556 <__adddf3+0x16a>
 8000544:	f102 0c14 	add.w	ip, r2, #20
 8000548:	f1c2 020c 	rsb	r2, r2, #12
 800054c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000550:	fa21 f102 	lsr.w	r1, r1, r2
 8000554:	e00c      	b.n	8000570 <__adddf3+0x184>
 8000556:	f102 0214 	add.w	r2, r2, #20
 800055a:	bfd8      	it	le
 800055c:	f1c2 0c20 	rsble	ip, r2, #32
 8000560:	fa01 f102 	lsl.w	r1, r1, r2
 8000564:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000568:	bfdc      	itt	le
 800056a:	ea41 010c 	orrle.w	r1, r1, ip
 800056e:	4090      	lslle	r0, r2
 8000570:	1ae4      	subs	r4, r4, r3
 8000572:	bfa2      	ittt	ge
 8000574:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000578:	4329      	orrge	r1, r5
 800057a:	bd30      	popge	{r4, r5, pc}
 800057c:	ea6f 0404 	mvn.w	r4, r4
 8000580:	3c1f      	subs	r4, #31
 8000582:	da1c      	bge.n	80005be <__adddf3+0x1d2>
 8000584:	340c      	adds	r4, #12
 8000586:	dc0e      	bgt.n	80005a6 <__adddf3+0x1ba>
 8000588:	f104 0414 	add.w	r4, r4, #20
 800058c:	f1c4 0220 	rsb	r2, r4, #32
 8000590:	fa20 f004 	lsr.w	r0, r0, r4
 8000594:	fa01 f302 	lsl.w	r3, r1, r2
 8000598:	ea40 0003 	orr.w	r0, r0, r3
 800059c:	fa21 f304 	lsr.w	r3, r1, r4
 80005a0:	ea45 0103 	orr.w	r1, r5, r3
 80005a4:	bd30      	pop	{r4, r5, pc}
 80005a6:	f1c4 040c 	rsb	r4, r4, #12
 80005aa:	f1c4 0220 	rsb	r2, r4, #32
 80005ae:	fa20 f002 	lsr.w	r0, r0, r2
 80005b2:	fa01 f304 	lsl.w	r3, r1, r4
 80005b6:	ea40 0003 	orr.w	r0, r0, r3
 80005ba:	4629      	mov	r1, r5
 80005bc:	bd30      	pop	{r4, r5, pc}
 80005be:	fa21 f004 	lsr.w	r0, r1, r4
 80005c2:	4629      	mov	r1, r5
 80005c4:	bd30      	pop	{r4, r5, pc}
 80005c6:	f094 0f00 	teq	r4, #0
 80005ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80005ce:	bf06      	itte	eq
 80005d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80005d4:	3401      	addeq	r4, #1
 80005d6:	3d01      	subne	r5, #1
 80005d8:	e74e      	b.n	8000478 <__adddf3+0x8c>
 80005da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005de:	bf18      	it	ne
 80005e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005e4:	d029      	beq.n	800063a <__adddf3+0x24e>
 80005e6:	ea94 0f05 	teq	r4, r5
 80005ea:	bf08      	it	eq
 80005ec:	ea90 0f02 	teqeq	r0, r2
 80005f0:	d005      	beq.n	80005fe <__adddf3+0x212>
 80005f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005f6:	bf04      	itt	eq
 80005f8:	4619      	moveq	r1, r3
 80005fa:	4610      	moveq	r0, r2
 80005fc:	bd30      	pop	{r4, r5, pc}
 80005fe:	ea91 0f03 	teq	r1, r3
 8000602:	bf1e      	ittt	ne
 8000604:	2100      	movne	r1, #0
 8000606:	2000      	movne	r0, #0
 8000608:	bd30      	popne	{r4, r5, pc}
 800060a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800060e:	d105      	bne.n	800061c <__adddf3+0x230>
 8000610:	0040      	lsls	r0, r0, #1
 8000612:	4149      	adcs	r1, r1
 8000614:	bf28      	it	cs
 8000616:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800061a:	bd30      	pop	{r4, r5, pc}
 800061c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000620:	bf3c      	itt	cc
 8000622:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000626:	bd30      	popcc	{r4, r5, pc}
 8000628:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800062c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000630:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000634:	f04f 0000 	mov.w	r0, #0
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800063e:	bf1a      	itte	ne
 8000640:	4619      	movne	r1, r3
 8000642:	4610      	movne	r0, r2
 8000644:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000648:	bf1c      	itt	ne
 800064a:	460b      	movne	r3, r1
 800064c:	4602      	movne	r2, r0
 800064e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000652:	bf06      	itte	eq
 8000654:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000658:	ea91 0f03 	teqeq	r1, r3
 800065c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000660:	bd30      	pop	{r4, r5, pc}
 8000662:	bf00      	nop

08000664 <__aeabi_ui2d>:
 8000664:	f090 0f00 	teq	r0, #0
 8000668:	bf04      	itt	eq
 800066a:	2100      	moveq	r1, #0
 800066c:	4770      	bxeq	lr
 800066e:	b530      	push	{r4, r5, lr}
 8000670:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000674:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000678:	f04f 0500 	mov.w	r5, #0
 800067c:	f04f 0100 	mov.w	r1, #0
 8000680:	e750      	b.n	8000524 <__adddf3+0x138>
 8000682:	bf00      	nop

08000684 <__aeabi_i2d>:
 8000684:	f090 0f00 	teq	r0, #0
 8000688:	bf04      	itt	eq
 800068a:	2100      	moveq	r1, #0
 800068c:	4770      	bxeq	lr
 800068e:	b530      	push	{r4, r5, lr}
 8000690:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000694:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000698:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800069c:	bf48      	it	mi
 800069e:	4240      	negmi	r0, r0
 80006a0:	f04f 0100 	mov.w	r1, #0
 80006a4:	e73e      	b.n	8000524 <__adddf3+0x138>
 80006a6:	bf00      	nop

080006a8 <__aeabi_f2d>:
 80006a8:	0042      	lsls	r2, r0, #1
 80006aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80006b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006b6:	bf1f      	itttt	ne
 80006b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80006bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80006c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80006c4:	4770      	bxne	lr
 80006c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80006ca:	bf08      	it	eq
 80006cc:	4770      	bxeq	lr
 80006ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80006d2:	bf04      	itt	eq
 80006d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80006d8:	4770      	bxeq	lr
 80006da:	b530      	push	{r4, r5, lr}
 80006dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80006e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006e8:	e71c      	b.n	8000524 <__adddf3+0x138>
 80006ea:	bf00      	nop

080006ec <__aeabi_ul2d>:
 80006ec:	ea50 0201 	orrs.w	r2, r0, r1
 80006f0:	bf08      	it	eq
 80006f2:	4770      	bxeq	lr
 80006f4:	b530      	push	{r4, r5, lr}
 80006f6:	f04f 0500 	mov.w	r5, #0
 80006fa:	e00a      	b.n	8000712 <__aeabi_l2d+0x16>

080006fc <__aeabi_l2d>:
 80006fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000700:	bf08      	it	eq
 8000702:	4770      	bxeq	lr
 8000704:	b530      	push	{r4, r5, lr}
 8000706:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800070a:	d502      	bpl.n	8000712 <__aeabi_l2d+0x16>
 800070c:	4240      	negs	r0, r0
 800070e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000712:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000716:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800071a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800071e:	f43f aed8 	beq.w	80004d2 <__adddf3+0xe6>
 8000722:	f04f 0203 	mov.w	r2, #3
 8000726:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800072a:	bf18      	it	ne
 800072c:	3203      	addne	r2, #3
 800072e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000732:	bf18      	it	ne
 8000734:	3203      	addne	r2, #3
 8000736:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800073a:	f1c2 0320 	rsb	r3, r2, #32
 800073e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000742:	fa20 f002 	lsr.w	r0, r0, r2
 8000746:	fa01 fe03 	lsl.w	lr, r1, r3
 800074a:	ea40 000e 	orr.w	r0, r0, lr
 800074e:	fa21 f102 	lsr.w	r1, r1, r2
 8000752:	4414      	add	r4, r2
 8000754:	e6bd      	b.n	80004d2 <__adddf3+0xe6>
 8000756:	bf00      	nop

08000758 <__aeabi_uldivmod>:
 8000758:	b953      	cbnz	r3, 8000770 <__aeabi_uldivmod+0x18>
 800075a:	b94a      	cbnz	r2, 8000770 <__aeabi_uldivmod+0x18>
 800075c:	2900      	cmp	r1, #0
 800075e:	bf08      	it	eq
 8000760:	2800      	cmpeq	r0, #0
 8000762:	bf1c      	itt	ne
 8000764:	f04f 31ff 	movne.w	r1, #4294967295
 8000768:	f04f 30ff 	movne.w	r0, #4294967295
 800076c:	f000 b9a8 	b.w	8000ac0 <__aeabi_idiv0>
 8000770:	f1ad 0c08 	sub.w	ip, sp, #8
 8000774:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000778:	f000 f83e 	bl	80007f8 <__udivmoddi4>
 800077c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000780:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000784:	b004      	add	sp, #16
 8000786:	4770      	bx	lr

08000788 <__aeabi_d2lz>:
 8000788:	b508      	push	{r3, lr}
 800078a:	4602      	mov	r2, r0
 800078c:	460b      	mov	r3, r1
 800078e:	ec43 2b17 	vmov	d7, r2, r3
 8000792:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800079a:	d403      	bmi.n	80007a4 <__aeabi_d2lz+0x1c>
 800079c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80007a0:	f000 b80a 	b.w	80007b8 <__aeabi_d2ulz>
 80007a4:	eeb1 7b47 	vneg.f64	d7, d7
 80007a8:	ec51 0b17 	vmov	r0, r1, d7
 80007ac:	f000 f804 	bl	80007b8 <__aeabi_d2ulz>
 80007b0:	4240      	negs	r0, r0
 80007b2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007b6:	bd08      	pop	{r3, pc}

080007b8 <__aeabi_d2ulz>:
 80007b8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80007e8 <__aeabi_d2ulz+0x30>
 80007bc:	ec41 0b17 	vmov	d7, r0, r1
 80007c0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 80007f0 <__aeabi_d2ulz+0x38>
 80007c4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80007c8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80007cc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007d0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007d4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007d8:	ee16 1a10 	vmov	r1, s12
 80007dc:	ee17 0a90 	vmov	r0, s15
 80007e0:	4770      	bx	lr
 80007e2:	bf00      	nop
 80007e4:	f3af 8000 	nop.w
 80007e8:	00000000 	.word	0x00000000
 80007ec:	3df00000 	.word	0x3df00000
 80007f0:	00000000 	.word	0x00000000
 80007f4:	41f00000 	.word	0x41f00000

080007f8 <__udivmoddi4>:
 80007f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007fc:	9e08      	ldr	r6, [sp, #32]
 80007fe:	460d      	mov	r5, r1
 8000800:	4604      	mov	r4, r0
 8000802:	460f      	mov	r7, r1
 8000804:	2b00      	cmp	r3, #0
 8000806:	d14a      	bne.n	800089e <__udivmoddi4+0xa6>
 8000808:	428a      	cmp	r2, r1
 800080a:	4694      	mov	ip, r2
 800080c:	d965      	bls.n	80008da <__udivmoddi4+0xe2>
 800080e:	fab2 f382 	clz	r3, r2
 8000812:	b143      	cbz	r3, 8000826 <__udivmoddi4+0x2e>
 8000814:	fa02 fc03 	lsl.w	ip, r2, r3
 8000818:	f1c3 0220 	rsb	r2, r3, #32
 800081c:	409f      	lsls	r7, r3
 800081e:	fa20 f202 	lsr.w	r2, r0, r2
 8000822:	4317      	orrs	r7, r2
 8000824:	409c      	lsls	r4, r3
 8000826:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800082a:	fa1f f58c 	uxth.w	r5, ip
 800082e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000832:	0c22      	lsrs	r2, r4, #16
 8000834:	fb0e 7711 	mls	r7, lr, r1, r7
 8000838:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800083c:	fb01 f005 	mul.w	r0, r1, r5
 8000840:	4290      	cmp	r0, r2
 8000842:	d90a      	bls.n	800085a <__udivmoddi4+0x62>
 8000844:	eb1c 0202 	adds.w	r2, ip, r2
 8000848:	f101 37ff 	add.w	r7, r1, #4294967295
 800084c:	f080 811c 	bcs.w	8000a88 <__udivmoddi4+0x290>
 8000850:	4290      	cmp	r0, r2
 8000852:	f240 8119 	bls.w	8000a88 <__udivmoddi4+0x290>
 8000856:	3902      	subs	r1, #2
 8000858:	4462      	add	r2, ip
 800085a:	1a12      	subs	r2, r2, r0
 800085c:	b2a4      	uxth	r4, r4
 800085e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000862:	fb0e 2210 	mls	r2, lr, r0, r2
 8000866:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800086a:	fb00 f505 	mul.w	r5, r0, r5
 800086e:	42a5      	cmp	r5, r4
 8000870:	d90a      	bls.n	8000888 <__udivmoddi4+0x90>
 8000872:	eb1c 0404 	adds.w	r4, ip, r4
 8000876:	f100 32ff 	add.w	r2, r0, #4294967295
 800087a:	f080 8107 	bcs.w	8000a8c <__udivmoddi4+0x294>
 800087e:	42a5      	cmp	r5, r4
 8000880:	f240 8104 	bls.w	8000a8c <__udivmoddi4+0x294>
 8000884:	4464      	add	r4, ip
 8000886:	3802      	subs	r0, #2
 8000888:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800088c:	1b64      	subs	r4, r4, r5
 800088e:	2100      	movs	r1, #0
 8000890:	b11e      	cbz	r6, 800089a <__udivmoddi4+0xa2>
 8000892:	40dc      	lsrs	r4, r3
 8000894:	2300      	movs	r3, #0
 8000896:	e9c6 4300 	strd	r4, r3, [r6]
 800089a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800089e:	428b      	cmp	r3, r1
 80008a0:	d908      	bls.n	80008b4 <__udivmoddi4+0xbc>
 80008a2:	2e00      	cmp	r6, #0
 80008a4:	f000 80ed 	beq.w	8000a82 <__udivmoddi4+0x28a>
 80008a8:	2100      	movs	r1, #0
 80008aa:	e9c6 0500 	strd	r0, r5, [r6]
 80008ae:	4608      	mov	r0, r1
 80008b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008b4:	fab3 f183 	clz	r1, r3
 80008b8:	2900      	cmp	r1, #0
 80008ba:	d149      	bne.n	8000950 <__udivmoddi4+0x158>
 80008bc:	42ab      	cmp	r3, r5
 80008be:	d302      	bcc.n	80008c6 <__udivmoddi4+0xce>
 80008c0:	4282      	cmp	r2, r0
 80008c2:	f200 80f8 	bhi.w	8000ab6 <__udivmoddi4+0x2be>
 80008c6:	1a84      	subs	r4, r0, r2
 80008c8:	eb65 0203 	sbc.w	r2, r5, r3
 80008cc:	2001      	movs	r0, #1
 80008ce:	4617      	mov	r7, r2
 80008d0:	2e00      	cmp	r6, #0
 80008d2:	d0e2      	beq.n	800089a <__udivmoddi4+0xa2>
 80008d4:	e9c6 4700 	strd	r4, r7, [r6]
 80008d8:	e7df      	b.n	800089a <__udivmoddi4+0xa2>
 80008da:	b902      	cbnz	r2, 80008de <__udivmoddi4+0xe6>
 80008dc:	deff      	udf	#255	; 0xff
 80008de:	fab2 f382 	clz	r3, r2
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	f040 8090 	bne.w	8000a08 <__udivmoddi4+0x210>
 80008e8:	1a8a      	subs	r2, r1, r2
 80008ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80008ee:	fa1f fe8c 	uxth.w	lr, ip
 80008f2:	2101      	movs	r1, #1
 80008f4:	fbb2 f5f7 	udiv	r5, r2, r7
 80008f8:	fb07 2015 	mls	r0, r7, r5, r2
 80008fc:	0c22      	lsrs	r2, r4, #16
 80008fe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000902:	fb0e f005 	mul.w	r0, lr, r5
 8000906:	4290      	cmp	r0, r2
 8000908:	d908      	bls.n	800091c <__udivmoddi4+0x124>
 800090a:	eb1c 0202 	adds.w	r2, ip, r2
 800090e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000912:	d202      	bcs.n	800091a <__udivmoddi4+0x122>
 8000914:	4290      	cmp	r0, r2
 8000916:	f200 80cb 	bhi.w	8000ab0 <__udivmoddi4+0x2b8>
 800091a:	4645      	mov	r5, r8
 800091c:	1a12      	subs	r2, r2, r0
 800091e:	b2a4      	uxth	r4, r4
 8000920:	fbb2 f0f7 	udiv	r0, r2, r7
 8000924:	fb07 2210 	mls	r2, r7, r0, r2
 8000928:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800092c:	fb0e fe00 	mul.w	lr, lr, r0
 8000930:	45a6      	cmp	lr, r4
 8000932:	d908      	bls.n	8000946 <__udivmoddi4+0x14e>
 8000934:	eb1c 0404 	adds.w	r4, ip, r4
 8000938:	f100 32ff 	add.w	r2, r0, #4294967295
 800093c:	d202      	bcs.n	8000944 <__udivmoddi4+0x14c>
 800093e:	45a6      	cmp	lr, r4
 8000940:	f200 80bb 	bhi.w	8000aba <__udivmoddi4+0x2c2>
 8000944:	4610      	mov	r0, r2
 8000946:	eba4 040e 	sub.w	r4, r4, lr
 800094a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800094e:	e79f      	b.n	8000890 <__udivmoddi4+0x98>
 8000950:	f1c1 0720 	rsb	r7, r1, #32
 8000954:	408b      	lsls	r3, r1
 8000956:	fa22 fc07 	lsr.w	ip, r2, r7
 800095a:	ea4c 0c03 	orr.w	ip, ip, r3
 800095e:	fa05 f401 	lsl.w	r4, r5, r1
 8000962:	fa20 f307 	lsr.w	r3, r0, r7
 8000966:	40fd      	lsrs	r5, r7
 8000968:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800096c:	4323      	orrs	r3, r4
 800096e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000972:	fa1f fe8c 	uxth.w	lr, ip
 8000976:	fb09 5518 	mls	r5, r9, r8, r5
 800097a:	0c1c      	lsrs	r4, r3, #16
 800097c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000980:	fb08 f50e 	mul.w	r5, r8, lr
 8000984:	42a5      	cmp	r5, r4
 8000986:	fa02 f201 	lsl.w	r2, r2, r1
 800098a:	fa00 f001 	lsl.w	r0, r0, r1
 800098e:	d90b      	bls.n	80009a8 <__udivmoddi4+0x1b0>
 8000990:	eb1c 0404 	adds.w	r4, ip, r4
 8000994:	f108 3aff 	add.w	sl, r8, #4294967295
 8000998:	f080 8088 	bcs.w	8000aac <__udivmoddi4+0x2b4>
 800099c:	42a5      	cmp	r5, r4
 800099e:	f240 8085 	bls.w	8000aac <__udivmoddi4+0x2b4>
 80009a2:	f1a8 0802 	sub.w	r8, r8, #2
 80009a6:	4464      	add	r4, ip
 80009a8:	1b64      	subs	r4, r4, r5
 80009aa:	b29d      	uxth	r5, r3
 80009ac:	fbb4 f3f9 	udiv	r3, r4, r9
 80009b0:	fb09 4413 	mls	r4, r9, r3, r4
 80009b4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80009b8:	fb03 fe0e 	mul.w	lr, r3, lr
 80009bc:	45a6      	cmp	lr, r4
 80009be:	d908      	bls.n	80009d2 <__udivmoddi4+0x1da>
 80009c0:	eb1c 0404 	adds.w	r4, ip, r4
 80009c4:	f103 35ff 	add.w	r5, r3, #4294967295
 80009c8:	d26c      	bcs.n	8000aa4 <__udivmoddi4+0x2ac>
 80009ca:	45a6      	cmp	lr, r4
 80009cc:	d96a      	bls.n	8000aa4 <__udivmoddi4+0x2ac>
 80009ce:	3b02      	subs	r3, #2
 80009d0:	4464      	add	r4, ip
 80009d2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80009d6:	fba3 9502 	umull	r9, r5, r3, r2
 80009da:	eba4 040e 	sub.w	r4, r4, lr
 80009de:	42ac      	cmp	r4, r5
 80009e0:	46c8      	mov	r8, r9
 80009e2:	46ae      	mov	lr, r5
 80009e4:	d356      	bcc.n	8000a94 <__udivmoddi4+0x29c>
 80009e6:	d053      	beq.n	8000a90 <__udivmoddi4+0x298>
 80009e8:	b156      	cbz	r6, 8000a00 <__udivmoddi4+0x208>
 80009ea:	ebb0 0208 	subs.w	r2, r0, r8
 80009ee:	eb64 040e 	sbc.w	r4, r4, lr
 80009f2:	fa04 f707 	lsl.w	r7, r4, r7
 80009f6:	40ca      	lsrs	r2, r1
 80009f8:	40cc      	lsrs	r4, r1
 80009fa:	4317      	orrs	r7, r2
 80009fc:	e9c6 7400 	strd	r7, r4, [r6]
 8000a00:	4618      	mov	r0, r3
 8000a02:	2100      	movs	r1, #0
 8000a04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a08:	f1c3 0120 	rsb	r1, r3, #32
 8000a0c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000a10:	fa20 f201 	lsr.w	r2, r0, r1
 8000a14:	fa25 f101 	lsr.w	r1, r5, r1
 8000a18:	409d      	lsls	r5, r3
 8000a1a:	432a      	orrs	r2, r5
 8000a1c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a20:	fa1f fe8c 	uxth.w	lr, ip
 8000a24:	fbb1 f0f7 	udiv	r0, r1, r7
 8000a28:	fb07 1510 	mls	r5, r7, r0, r1
 8000a2c:	0c11      	lsrs	r1, r2, #16
 8000a2e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000a32:	fb00 f50e 	mul.w	r5, r0, lr
 8000a36:	428d      	cmp	r5, r1
 8000a38:	fa04 f403 	lsl.w	r4, r4, r3
 8000a3c:	d908      	bls.n	8000a50 <__udivmoddi4+0x258>
 8000a3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000a42:	f100 38ff 	add.w	r8, r0, #4294967295
 8000a46:	d22f      	bcs.n	8000aa8 <__udivmoddi4+0x2b0>
 8000a48:	428d      	cmp	r5, r1
 8000a4a:	d92d      	bls.n	8000aa8 <__udivmoddi4+0x2b0>
 8000a4c:	3802      	subs	r0, #2
 8000a4e:	4461      	add	r1, ip
 8000a50:	1b49      	subs	r1, r1, r5
 8000a52:	b292      	uxth	r2, r2
 8000a54:	fbb1 f5f7 	udiv	r5, r1, r7
 8000a58:	fb07 1115 	mls	r1, r7, r5, r1
 8000a5c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a60:	fb05 f10e 	mul.w	r1, r5, lr
 8000a64:	4291      	cmp	r1, r2
 8000a66:	d908      	bls.n	8000a7a <__udivmoddi4+0x282>
 8000a68:	eb1c 0202 	adds.w	r2, ip, r2
 8000a6c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000a70:	d216      	bcs.n	8000aa0 <__udivmoddi4+0x2a8>
 8000a72:	4291      	cmp	r1, r2
 8000a74:	d914      	bls.n	8000aa0 <__udivmoddi4+0x2a8>
 8000a76:	3d02      	subs	r5, #2
 8000a78:	4462      	add	r2, ip
 8000a7a:	1a52      	subs	r2, r2, r1
 8000a7c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000a80:	e738      	b.n	80008f4 <__udivmoddi4+0xfc>
 8000a82:	4631      	mov	r1, r6
 8000a84:	4630      	mov	r0, r6
 8000a86:	e708      	b.n	800089a <__udivmoddi4+0xa2>
 8000a88:	4639      	mov	r1, r7
 8000a8a:	e6e6      	b.n	800085a <__udivmoddi4+0x62>
 8000a8c:	4610      	mov	r0, r2
 8000a8e:	e6fb      	b.n	8000888 <__udivmoddi4+0x90>
 8000a90:	4548      	cmp	r0, r9
 8000a92:	d2a9      	bcs.n	80009e8 <__udivmoddi4+0x1f0>
 8000a94:	ebb9 0802 	subs.w	r8, r9, r2
 8000a98:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000a9c:	3b01      	subs	r3, #1
 8000a9e:	e7a3      	b.n	80009e8 <__udivmoddi4+0x1f0>
 8000aa0:	4645      	mov	r5, r8
 8000aa2:	e7ea      	b.n	8000a7a <__udivmoddi4+0x282>
 8000aa4:	462b      	mov	r3, r5
 8000aa6:	e794      	b.n	80009d2 <__udivmoddi4+0x1da>
 8000aa8:	4640      	mov	r0, r8
 8000aaa:	e7d1      	b.n	8000a50 <__udivmoddi4+0x258>
 8000aac:	46d0      	mov	r8, sl
 8000aae:	e77b      	b.n	80009a8 <__udivmoddi4+0x1b0>
 8000ab0:	3d02      	subs	r5, #2
 8000ab2:	4462      	add	r2, ip
 8000ab4:	e732      	b.n	800091c <__udivmoddi4+0x124>
 8000ab6:	4608      	mov	r0, r1
 8000ab8:	e70a      	b.n	80008d0 <__udivmoddi4+0xd8>
 8000aba:	4464      	add	r4, ip
 8000abc:	3802      	subs	r0, #2
 8000abe:	e742      	b.n	8000946 <__udivmoddi4+0x14e>

08000ac0 <__aeabi_idiv0>:
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <setServo>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

volatile int datasentflag = 0;

void setServo(int servoNum, float angle) {
 8000ac4:	b480      	push	{r7}
 8000ac6:	b085      	sub	sp, #20
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
 8000acc:	ed87 0a00 	vstr	s0, [r7]

	uint16_t timerVal = (int) (3000 + (4000 * (angle / 100)));
 8000ad0:	ed97 7a00 	vldr	s14, [r7]
 8000ad4:	eddf 6a1b 	vldr	s13, [pc, #108]	; 8000b44 <setServo+0x80>
 8000ad8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000adc:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8000b48 <setServo+0x84>
 8000ae0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ae4:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8000b4c <setServo+0x88>
 8000ae8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000aec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000af0:	ee17 3a90 	vmov	r3, s15
 8000af4:	81fb      	strh	r3, [r7, #14]
	switch (servoNum) {
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	3b01      	subs	r3, #1
 8000afa:	2b03      	cmp	r3, #3
 8000afc:	d81a      	bhi.n	8000b34 <setServo+0x70>
 8000afe:	a201      	add	r2, pc, #4	; (adr r2, 8000b04 <setServo+0x40>)
 8000b00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b04:	08000b15 	.word	0x08000b15
 8000b08:	08000b1d 	.word	0x08000b1d
 8000b0c:	08000b25 	.word	0x08000b25
 8000b10:	08000b2d 	.word	0x08000b2d
	case 1:
		TIM4->CCR4 = timerVal;
 8000b14:	4a0e      	ldr	r2, [pc, #56]	; (8000b50 <setServo+0x8c>)
 8000b16:	89fb      	ldrh	r3, [r7, #14]
 8000b18:	6413      	str	r3, [r2, #64]	; 0x40
		break;
 8000b1a:	e00c      	b.n	8000b36 <setServo+0x72>
	case 2:
		TIM4->CCR3 = timerVal;
 8000b1c:	4a0c      	ldr	r2, [pc, #48]	; (8000b50 <setServo+0x8c>)
 8000b1e:	89fb      	ldrh	r3, [r7, #14]
 8000b20:	63d3      	str	r3, [r2, #60]	; 0x3c
		break;
 8000b22:	e008      	b.n	8000b36 <setServo+0x72>
	case 3:
		TIM4->CCR2 = timerVal;
 8000b24:	4a0a      	ldr	r2, [pc, #40]	; (8000b50 <setServo+0x8c>)
 8000b26:	89fb      	ldrh	r3, [r7, #14]
 8000b28:	6393      	str	r3, [r2, #56]	; 0x38
		break;
 8000b2a:	e004      	b.n	8000b36 <setServo+0x72>
	case 4:
		TIM4->CCR1 = timerVal;
 8000b2c:	4a08      	ldr	r2, [pc, #32]	; (8000b50 <setServo+0x8c>)
 8000b2e:	89fb      	ldrh	r3, [r7, #14]
 8000b30:	6353      	str	r3, [r2, #52]	; 0x34
		break;
 8000b32:	e000      	b.n	8000b36 <setServo+0x72>

	default:
		break;
 8000b34:	bf00      	nop
	}
}
 8000b36:	bf00      	nop
 8000b38:	3714      	adds	r7, #20
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b40:	4770      	bx	lr
 8000b42:	bf00      	nop
 8000b44:	42c80000 	.word	0x42c80000
 8000b48:	457a0000 	.word	0x457a0000
 8000b4c:	453b8000 	.word	0x453b8000
 8000b50:	40000800 	.word	0x40000800

08000b54 <setLEDs>:

void setLEDs(void) {
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b08e      	sub	sp, #56	; 0x38
 8000b58:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_LEDS_0 + NUM_LEDS_1 + NUM_LEDS_2 + NUM_LEDS_3;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	637b      	str	r3, [r7, #52]	; 0x34
 8000b5e:	e181      	b.n	8000e64 <setLEDs+0x310>
			i++) {
		switch (LEDS_lookup[i][0]) { //checks in which string the LED is
 8000b60:	4aa1      	ldr	r2, [pc, #644]	; (8000de8 <setLEDs+0x294>)
 8000b62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b64:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000b68:	2b03      	cmp	r3, #3
 8000b6a:	f200 8177 	bhi.w	8000e5c <setLEDs+0x308>
 8000b6e:	a201      	add	r2, pc, #4	; (adr r2, 8000b74 <setLEDs+0x20>)
 8000b70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b74:	08000b85 	.word	0x08000b85
 8000b78:	08000c35 	.word	0x08000c35
 8000b7c:	08000ce5 	.word	0x08000ce5
 8000b80:	08000d95 	.word	0x08000d95
		case 0:
			for (int j = 0; j < 3; j++) {
 8000b84:	2300      	movs	r3, #0
 8000b86:	633b      	str	r3, [r7, #48]	; 0x30
 8000b88:	e042      	b.n	8000c10 <setLEDs+0xbc>
				for (int n = 0; n < 8; n++) {
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000b8e:	e039      	b.n	8000c04 <setLEDs+0xb0>
					if (LED_Color_Data[i][j] & (128 >> n)) {
 8000b90:	4996      	ldr	r1, [pc, #600]	; (8000dec <setLEDs+0x298>)
 8000b92:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000b94:	4613      	mov	r3, r2
 8000b96:	005b      	lsls	r3, r3, #1
 8000b98:	4413      	add	r3, r2
 8000b9a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000b9c:	4413      	add	r3, r2
 8000b9e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000ba2:	2180      	movs	r1, #128	; 0x80
 8000ba4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000ba6:	fa41 f202 	asr.w	r2, r1, r2
 8000baa:	4013      	ands	r3, r2
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d013      	beq.n	8000bd8 <setLEDs+0x84>
						LED_PWM_Data_0[n + (8 * j) + (24 * LEDS_lookup[i][1])
 8000bb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000bb2:	00da      	lsls	r2, r3, #3
 8000bb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000bb6:	18d1      	adds	r1, r2, r3
 8000bb8:	4a8b      	ldr	r2, [pc, #556]	; (8000de8 <setLEDs+0x294>)
 8000bba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000bbc:	00db      	lsls	r3, r3, #3
 8000bbe:	4413      	add	r3, r2
 8000bc0:	685a      	ldr	r2, [r3, #4]
 8000bc2:	4613      	mov	r3, r2
 8000bc4:	005b      	lsls	r3, r3, #1
 8000bc6:	4413      	add	r3, r2
 8000bc8:	00db      	lsls	r3, r3, #3
 8000bca:	440b      	add	r3, r1
								+ 8] = 60;
 8000bcc:	3308      	adds	r3, #8
 8000bce:	4a88      	ldr	r2, [pc, #544]	; (8000df0 <setLEDs+0x29c>)
 8000bd0:	213c      	movs	r1, #60	; 0x3c
 8000bd2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000bd6:	e012      	b.n	8000bfe <setLEDs+0xaa>
					} else {
						LED_PWM_Data_0[n + (8 * j) + (24 * LEDS_lookup[i][1])
 8000bd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000bda:	00da      	lsls	r2, r3, #3
 8000bdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000bde:	18d1      	adds	r1, r2, r3
 8000be0:	4a81      	ldr	r2, [pc, #516]	; (8000de8 <setLEDs+0x294>)
 8000be2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000be4:	00db      	lsls	r3, r3, #3
 8000be6:	4413      	add	r3, r2
 8000be8:	685a      	ldr	r2, [r3, #4]
 8000bea:	4613      	mov	r3, r2
 8000bec:	005b      	lsls	r3, r3, #1
 8000bee:	4413      	add	r3, r2
 8000bf0:	00db      	lsls	r3, r3, #3
 8000bf2:	440b      	add	r3, r1
								+ 8] = 30;
 8000bf4:	3308      	adds	r3, #8
 8000bf6:	4a7e      	ldr	r2, [pc, #504]	; (8000df0 <setLEDs+0x29c>)
 8000bf8:	211e      	movs	r1, #30
 8000bfa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for (int n = 0; n < 8; n++) {
 8000bfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c00:	3301      	adds	r3, #1
 8000c02:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000c04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c06:	2b07      	cmp	r3, #7
 8000c08:	ddc2      	ble.n	8000b90 <setLEDs+0x3c>
			for (int j = 0; j < 3; j++) {
 8000c0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c0c:	3301      	adds	r3, #1
 8000c0e:	633b      	str	r3, [r7, #48]	; 0x30
 8000c10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c12:	2b02      	cmp	r3, #2
 8000c14:	ddb9      	ble.n	8000b8a <setLEDs+0x36>
					}
				}
			}
			for (int i = (NUM_LEDS_0 * 24) + 8; i < (NUM_LEDS_0 * 24) + 58;
 8000c16:	2380      	movs	r3, #128	; 0x80
 8000c18:	62bb      	str	r3, [r7, #40]	; 0x28
 8000c1a:	e007      	b.n	8000c2c <setLEDs+0xd8>
					i++) {
				LED_PWM_Data_0[i] = 0;
 8000c1c:	4a74      	ldr	r2, [pc, #464]	; (8000df0 <setLEDs+0x29c>)
 8000c1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c20:	2100      	movs	r1, #0
 8000c22:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					i++) {
 8000c26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c28:	3301      	adds	r3, #1
 8000c2a:	62bb      	str	r3, [r7, #40]	; 0x28
			for (int i = (NUM_LEDS_0 * 24) + 8; i < (NUM_LEDS_0 * 24) + 58;
 8000c2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c2e:	2bb1      	cmp	r3, #177	; 0xb1
 8000c30:	ddf4      	ble.n	8000c1c <setLEDs+0xc8>
			}
			break;
 8000c32:	e114      	b.n	8000e5e <setLEDs+0x30a>
		case 1:
			for (int j = 0; j < 3; j++) {
 8000c34:	2300      	movs	r3, #0
 8000c36:	627b      	str	r3, [r7, #36]	; 0x24
 8000c38:	e042      	b.n	8000cc0 <setLEDs+0x16c>
				for (int n = 0; n < 8; n++) {
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	623b      	str	r3, [r7, #32]
 8000c3e:	e039      	b.n	8000cb4 <setLEDs+0x160>
					if (LED_Color_Data[i][j] & (128 >> n)) {
 8000c40:	496a      	ldr	r1, [pc, #424]	; (8000dec <setLEDs+0x298>)
 8000c42:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000c44:	4613      	mov	r3, r2
 8000c46:	005b      	lsls	r3, r3, #1
 8000c48:	4413      	add	r3, r2
 8000c4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c4c:	4413      	add	r3, r2
 8000c4e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000c52:	2180      	movs	r1, #128	; 0x80
 8000c54:	6a3a      	ldr	r2, [r7, #32]
 8000c56:	fa41 f202 	asr.w	r2, r1, r2
 8000c5a:	4013      	ands	r3, r2
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d013      	beq.n	8000c88 <setLEDs+0x134>
						LED_PWM_Data_1[n + (8 * j) + (24 * LEDS_lookup[i][1])
 8000c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c62:	00da      	lsls	r2, r3, #3
 8000c64:	6a3b      	ldr	r3, [r7, #32]
 8000c66:	18d1      	adds	r1, r2, r3
 8000c68:	4a5f      	ldr	r2, [pc, #380]	; (8000de8 <setLEDs+0x294>)
 8000c6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c6c:	00db      	lsls	r3, r3, #3
 8000c6e:	4413      	add	r3, r2
 8000c70:	685a      	ldr	r2, [r3, #4]
 8000c72:	4613      	mov	r3, r2
 8000c74:	005b      	lsls	r3, r3, #1
 8000c76:	4413      	add	r3, r2
 8000c78:	00db      	lsls	r3, r3, #3
 8000c7a:	440b      	add	r3, r1
								+ 8] = 60;
 8000c7c:	3308      	adds	r3, #8
 8000c7e:	4a5d      	ldr	r2, [pc, #372]	; (8000df4 <setLEDs+0x2a0>)
 8000c80:	213c      	movs	r1, #60	; 0x3c
 8000c82:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000c86:	e012      	b.n	8000cae <setLEDs+0x15a>
					} else {
						LED_PWM_Data_1[n + (8 * j) + (24 * LEDS_lookup[i][1])
 8000c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c8a:	00da      	lsls	r2, r3, #3
 8000c8c:	6a3b      	ldr	r3, [r7, #32]
 8000c8e:	18d1      	adds	r1, r2, r3
 8000c90:	4a55      	ldr	r2, [pc, #340]	; (8000de8 <setLEDs+0x294>)
 8000c92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c94:	00db      	lsls	r3, r3, #3
 8000c96:	4413      	add	r3, r2
 8000c98:	685a      	ldr	r2, [r3, #4]
 8000c9a:	4613      	mov	r3, r2
 8000c9c:	005b      	lsls	r3, r3, #1
 8000c9e:	4413      	add	r3, r2
 8000ca0:	00db      	lsls	r3, r3, #3
 8000ca2:	440b      	add	r3, r1
								+ 8] = 30;
 8000ca4:	3308      	adds	r3, #8
 8000ca6:	4a53      	ldr	r2, [pc, #332]	; (8000df4 <setLEDs+0x2a0>)
 8000ca8:	211e      	movs	r1, #30
 8000caa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for (int n = 0; n < 8; n++) {
 8000cae:	6a3b      	ldr	r3, [r7, #32]
 8000cb0:	3301      	adds	r3, #1
 8000cb2:	623b      	str	r3, [r7, #32]
 8000cb4:	6a3b      	ldr	r3, [r7, #32]
 8000cb6:	2b07      	cmp	r3, #7
 8000cb8:	ddc2      	ble.n	8000c40 <setLEDs+0xec>
			for (int j = 0; j < 3; j++) {
 8000cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cbc:	3301      	adds	r3, #1
 8000cbe:	627b      	str	r3, [r7, #36]	; 0x24
 8000cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cc2:	2b02      	cmp	r3, #2
 8000cc4:	ddb9      	ble.n	8000c3a <setLEDs+0xe6>
					}
				}
			}
			for (int i = (NUM_LEDS_1 * 24) + 8; i < (NUM_LEDS_1 * 24) + 58;
 8000cc6:	2380      	movs	r3, #128	; 0x80
 8000cc8:	61fb      	str	r3, [r7, #28]
 8000cca:	e007      	b.n	8000cdc <setLEDs+0x188>
					i++) {
				LED_PWM_Data_1[i] = 0;
 8000ccc:	4a49      	ldr	r2, [pc, #292]	; (8000df4 <setLEDs+0x2a0>)
 8000cce:	69fb      	ldr	r3, [r7, #28]
 8000cd0:	2100      	movs	r1, #0
 8000cd2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					i++) {
 8000cd6:	69fb      	ldr	r3, [r7, #28]
 8000cd8:	3301      	adds	r3, #1
 8000cda:	61fb      	str	r3, [r7, #28]
			for (int i = (NUM_LEDS_1 * 24) + 8; i < (NUM_LEDS_1 * 24) + 58;
 8000cdc:	69fb      	ldr	r3, [r7, #28]
 8000cde:	2bb1      	cmp	r3, #177	; 0xb1
 8000ce0:	ddf4      	ble.n	8000ccc <setLEDs+0x178>
			}
			break;
 8000ce2:	e0bc      	b.n	8000e5e <setLEDs+0x30a>
		case 2:
			for (int j = 0; j < 3; j++) {
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	61bb      	str	r3, [r7, #24]
 8000ce8:	e042      	b.n	8000d70 <setLEDs+0x21c>
				for (int n = 0; n < 8; n++) {
 8000cea:	2300      	movs	r3, #0
 8000cec:	617b      	str	r3, [r7, #20]
 8000cee:	e039      	b.n	8000d64 <setLEDs+0x210>
					if (LED_Color_Data[i][j] & (128 >> n)) {
 8000cf0:	493e      	ldr	r1, [pc, #248]	; (8000dec <setLEDs+0x298>)
 8000cf2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000cf4:	4613      	mov	r3, r2
 8000cf6:	005b      	lsls	r3, r3, #1
 8000cf8:	4413      	add	r3, r2
 8000cfa:	69ba      	ldr	r2, [r7, #24]
 8000cfc:	4413      	add	r3, r2
 8000cfe:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000d02:	2180      	movs	r1, #128	; 0x80
 8000d04:	697a      	ldr	r2, [r7, #20]
 8000d06:	fa41 f202 	asr.w	r2, r1, r2
 8000d0a:	4013      	ands	r3, r2
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d013      	beq.n	8000d38 <setLEDs+0x1e4>
						LED_PWM_Data_2[n + (8 * j) + (24 * LEDS_lookup[i][1])
 8000d10:	69bb      	ldr	r3, [r7, #24]
 8000d12:	00da      	lsls	r2, r3, #3
 8000d14:	697b      	ldr	r3, [r7, #20]
 8000d16:	18d1      	adds	r1, r2, r3
 8000d18:	4a33      	ldr	r2, [pc, #204]	; (8000de8 <setLEDs+0x294>)
 8000d1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000d1c:	00db      	lsls	r3, r3, #3
 8000d1e:	4413      	add	r3, r2
 8000d20:	685a      	ldr	r2, [r3, #4]
 8000d22:	4613      	mov	r3, r2
 8000d24:	005b      	lsls	r3, r3, #1
 8000d26:	4413      	add	r3, r2
 8000d28:	00db      	lsls	r3, r3, #3
 8000d2a:	440b      	add	r3, r1
								+ 8] = 60;
 8000d2c:	3308      	adds	r3, #8
 8000d2e:	4a32      	ldr	r2, [pc, #200]	; (8000df8 <setLEDs+0x2a4>)
 8000d30:	213c      	movs	r1, #60	; 0x3c
 8000d32:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000d36:	e012      	b.n	8000d5e <setLEDs+0x20a>
					} else {
						LED_PWM_Data_2[n + (8 * j) + (24 * LEDS_lookup[i][1])
 8000d38:	69bb      	ldr	r3, [r7, #24]
 8000d3a:	00da      	lsls	r2, r3, #3
 8000d3c:	697b      	ldr	r3, [r7, #20]
 8000d3e:	18d1      	adds	r1, r2, r3
 8000d40:	4a29      	ldr	r2, [pc, #164]	; (8000de8 <setLEDs+0x294>)
 8000d42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000d44:	00db      	lsls	r3, r3, #3
 8000d46:	4413      	add	r3, r2
 8000d48:	685a      	ldr	r2, [r3, #4]
 8000d4a:	4613      	mov	r3, r2
 8000d4c:	005b      	lsls	r3, r3, #1
 8000d4e:	4413      	add	r3, r2
 8000d50:	00db      	lsls	r3, r3, #3
 8000d52:	440b      	add	r3, r1
								+ 8] = 30;
 8000d54:	3308      	adds	r3, #8
 8000d56:	4a28      	ldr	r2, [pc, #160]	; (8000df8 <setLEDs+0x2a4>)
 8000d58:	211e      	movs	r1, #30
 8000d5a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for (int n = 0; n < 8; n++) {
 8000d5e:	697b      	ldr	r3, [r7, #20]
 8000d60:	3301      	adds	r3, #1
 8000d62:	617b      	str	r3, [r7, #20]
 8000d64:	697b      	ldr	r3, [r7, #20]
 8000d66:	2b07      	cmp	r3, #7
 8000d68:	ddc2      	ble.n	8000cf0 <setLEDs+0x19c>
			for (int j = 0; j < 3; j++) {
 8000d6a:	69bb      	ldr	r3, [r7, #24]
 8000d6c:	3301      	adds	r3, #1
 8000d6e:	61bb      	str	r3, [r7, #24]
 8000d70:	69bb      	ldr	r3, [r7, #24]
 8000d72:	2b02      	cmp	r3, #2
 8000d74:	ddb9      	ble.n	8000cea <setLEDs+0x196>
					}
				}
			}
			for (int i = (NUM_LEDS_2 * 24) + 8; i < (NUM_LEDS_2 * 24) + 58;
 8000d76:	2338      	movs	r3, #56	; 0x38
 8000d78:	613b      	str	r3, [r7, #16]
 8000d7a:	e007      	b.n	8000d8c <setLEDs+0x238>
					i++) {
				LED_PWM_Data_2[i] = 0;
 8000d7c:	4a1e      	ldr	r2, [pc, #120]	; (8000df8 <setLEDs+0x2a4>)
 8000d7e:	693b      	ldr	r3, [r7, #16]
 8000d80:	2100      	movs	r1, #0
 8000d82:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					i++) {
 8000d86:	693b      	ldr	r3, [r7, #16]
 8000d88:	3301      	adds	r3, #1
 8000d8a:	613b      	str	r3, [r7, #16]
			for (int i = (NUM_LEDS_2 * 24) + 8; i < (NUM_LEDS_2 * 24) + 58;
 8000d8c:	693b      	ldr	r3, [r7, #16]
 8000d8e:	2b69      	cmp	r3, #105	; 0x69
 8000d90:	ddf4      	ble.n	8000d7c <setLEDs+0x228>
			}
			break;
 8000d92:	e064      	b.n	8000e5e <setLEDs+0x30a>
		case 3:
			for (int j = 0; j < 3; j++) {
 8000d94:	2300      	movs	r3, #0
 8000d96:	60fb      	str	r3, [r7, #12]
 8000d98:	e04e      	b.n	8000e38 <setLEDs+0x2e4>
				for (int n = 0; n < 8; n++) {
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	60bb      	str	r3, [r7, #8]
 8000d9e:	e045      	b.n	8000e2c <setLEDs+0x2d8>
					if (LED_Color_Data[i][j] & (128 >> n)) {
 8000da0:	4912      	ldr	r1, [pc, #72]	; (8000dec <setLEDs+0x298>)
 8000da2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000da4:	4613      	mov	r3, r2
 8000da6:	005b      	lsls	r3, r3, #1
 8000da8:	4413      	add	r3, r2
 8000daa:	68fa      	ldr	r2, [r7, #12]
 8000dac:	4413      	add	r3, r2
 8000dae:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000db2:	2180      	movs	r1, #128	; 0x80
 8000db4:	68ba      	ldr	r2, [r7, #8]
 8000db6:	fa41 f202 	asr.w	r2, r1, r2
 8000dba:	4013      	ands	r3, r2
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d01f      	beq.n	8000e00 <setLEDs+0x2ac>
						LED_PWM_Data_3[n + (8 * j) + (24 * LEDS_lookup[i][1])
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	00da      	lsls	r2, r3, #3
 8000dc4:	68bb      	ldr	r3, [r7, #8]
 8000dc6:	18d1      	adds	r1, r2, r3
 8000dc8:	4a07      	ldr	r2, [pc, #28]	; (8000de8 <setLEDs+0x294>)
 8000dca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000dcc:	00db      	lsls	r3, r3, #3
 8000dce:	4413      	add	r3, r2
 8000dd0:	685a      	ldr	r2, [r3, #4]
 8000dd2:	4613      	mov	r3, r2
 8000dd4:	005b      	lsls	r3, r3, #1
 8000dd6:	4413      	add	r3, r2
 8000dd8:	00db      	lsls	r3, r3, #3
 8000dda:	440b      	add	r3, r1
								+ 8] = 60;
 8000ddc:	3308      	adds	r3, #8
 8000dde:	4a07      	ldr	r2, [pc, #28]	; (8000dfc <setLEDs+0x2a8>)
 8000de0:	213c      	movs	r1, #60	; 0x3c
 8000de2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000de6:	e01e      	b.n	8000e26 <setLEDs+0x2d2>
 8000de8:	0801ff60 	.word	0x0801ff60
 8000dec:	24000bc4 	.word	0x24000bc4
 8000df0:	240002e4 	.word	0x240002e4
 8000df4:	240005ac 	.word	0x240005ac
 8000df8:	24000874 	.word	0x24000874
 8000dfc:	24000a1c 	.word	0x24000a1c
					} else {
						LED_PWM_Data_3[n + (8 * j) + (24 * LEDS_lookup[i][1])
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	00da      	lsls	r2, r3, #3
 8000e04:	68bb      	ldr	r3, [r7, #8]
 8000e06:	18d1      	adds	r1, r2, r3
 8000e08:	4a26      	ldr	r2, [pc, #152]	; (8000ea4 <setLEDs+0x350>)
 8000e0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e0c:	00db      	lsls	r3, r3, #3
 8000e0e:	4413      	add	r3, r2
 8000e10:	685a      	ldr	r2, [r3, #4]
 8000e12:	4613      	mov	r3, r2
 8000e14:	005b      	lsls	r3, r3, #1
 8000e16:	4413      	add	r3, r2
 8000e18:	00db      	lsls	r3, r3, #3
 8000e1a:	440b      	add	r3, r1
								+ 8] = 30;
 8000e1c:	3308      	adds	r3, #8
 8000e1e:	4a22      	ldr	r2, [pc, #136]	; (8000ea8 <setLEDs+0x354>)
 8000e20:	211e      	movs	r1, #30
 8000e22:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for (int n = 0; n < 8; n++) {
 8000e26:	68bb      	ldr	r3, [r7, #8]
 8000e28:	3301      	adds	r3, #1
 8000e2a:	60bb      	str	r3, [r7, #8]
 8000e2c:	68bb      	ldr	r3, [r7, #8]
 8000e2e:	2b07      	cmp	r3, #7
 8000e30:	ddb6      	ble.n	8000da0 <setLEDs+0x24c>
			for (int j = 0; j < 3; j++) {
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	3301      	adds	r3, #1
 8000e36:	60fb      	str	r3, [r7, #12]
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	2b02      	cmp	r3, #2
 8000e3c:	ddad      	ble.n	8000d9a <setLEDs+0x246>
					}
				}
			}
			for (int i = (NUM_LEDS_3 * 24) + 8; i < (NUM_LEDS_3 * 24) + 58;
 8000e3e:	2338      	movs	r3, #56	; 0x38
 8000e40:	607b      	str	r3, [r7, #4]
 8000e42:	e007      	b.n	8000e54 <setLEDs+0x300>
					i++) {
				LED_PWM_Data_3[i] = 0;
 8000e44:	4a18      	ldr	r2, [pc, #96]	; (8000ea8 <setLEDs+0x354>)
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	2100      	movs	r1, #0
 8000e4a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					i++) {
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	3301      	adds	r3, #1
 8000e52:	607b      	str	r3, [r7, #4]
			for (int i = (NUM_LEDS_3 * 24) + 8; i < (NUM_LEDS_3 * 24) + 58;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	2b69      	cmp	r3, #105	; 0x69
 8000e58:	ddf4      	ble.n	8000e44 <setLEDs+0x2f0>
			}
			break;
 8000e5a:	e000      	b.n	8000e5e <setLEDs+0x30a>
		default:
			break;
 8000e5c:	bf00      	nop
			i++) {
 8000e5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e60:	3301      	adds	r3, #1
 8000e62:	637b      	str	r3, [r7, #52]	; 0x34
	for (int i = 0; i < NUM_LEDS_0 + NUM_LEDS_1 + NUM_LEDS_2 + NUM_LEDS_3;
 8000e64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e66:	2b0d      	cmp	r3, #13
 8000e68:	f77f ae7a 	ble.w	8000b60 <setLEDs+0xc>
		}
	}

	HAL_TIM_PWM_Start_DMA(&htim5, TIM_CHANNEL_4, LED_PWM_Data_0,
 8000e6c:	23b2      	movs	r3, #178	; 0xb2
 8000e6e:	4a0f      	ldr	r2, [pc, #60]	; (8000eac <setLEDs+0x358>)
 8000e70:	210c      	movs	r1, #12
 8000e72:	480f      	ldr	r0, [pc, #60]	; (8000eb0 <setLEDs+0x35c>)
 8000e74:	f00f fc50 	bl	8010718 <HAL_TIM_PWM_Start_DMA>
			(NUM_LEDS_0 * 24) + 58); //DMA for LEDS 0
	HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_3, LED_PWM_Data_1,
 8000e78:	23b2      	movs	r3, #178	; 0xb2
 8000e7a:	4a0e      	ldr	r2, [pc, #56]	; (8000eb4 <setLEDs+0x360>)
 8000e7c:	2108      	movs	r1, #8
 8000e7e:	480e      	ldr	r0, [pc, #56]	; (8000eb8 <setLEDs+0x364>)
 8000e80:	f00f fc4a 	bl	8010718 <HAL_TIM_PWM_Start_DMA>
			(NUM_LEDS_1 * 24) + 58); //DMA for LEDS 1
	HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_2, LED_PWM_Data_2,
 8000e84:	236a      	movs	r3, #106	; 0x6a
 8000e86:	4a0d      	ldr	r2, [pc, #52]	; (8000ebc <setLEDs+0x368>)
 8000e88:	2104      	movs	r1, #4
 8000e8a:	480d      	ldr	r0, [pc, #52]	; (8000ec0 <setLEDs+0x36c>)
 8000e8c:	f00f fc44 	bl	8010718 <HAL_TIM_PWM_Start_DMA>
			(NUM_LEDS_2 * 24) + 58); //DMA for LEDS 2
	HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_1, LED_PWM_Data_3,
 8000e90:	236a      	movs	r3, #106	; 0x6a
 8000e92:	4a05      	ldr	r2, [pc, #20]	; (8000ea8 <setLEDs+0x354>)
 8000e94:	2100      	movs	r1, #0
 8000e96:	480a      	ldr	r0, [pc, #40]	; (8000ec0 <setLEDs+0x36c>)
 8000e98:	f00f fc3e 	bl	8010718 <HAL_TIM_PWM_Start_DMA>
			(NUM_LEDS_3 * 24) + 58); //DMA for LEDS 3

}
 8000e9c:	bf00      	nop
 8000e9e:	3738      	adds	r7, #56	; 0x38
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	0801ff60 	.word	0x0801ff60
 8000ea8:	24000a1c 	.word	0x24000a1c
 8000eac:	240002e4 	.word	0x240002e4
 8000eb0:	24001228 	.word	0x24001228
 8000eb4:	240005ac 	.word	0x240005ac
 8000eb8:	24001144 	.word	0x24001144
 8000ebc:	24000874 	.word	0x24000874
 8000ec0:	24001190 	.word	0x24001190

08000ec4 <LoRA_Read_Register>:
	} else {
		return normalized - LENGTH * 2 / 3;
	}
}

uint8_t LoRA_Read_Register(uint8_t addr) {
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b084      	sub	sp, #16
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	4603      	mov	r3, r0
 8000ecc:	71fb      	strb	r3, [r7, #7]
	uint8_t reg_value;
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 0);
 8000ece:	2200      	movs	r2, #0
 8000ed0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ed4:	480d      	ldr	r0, [pc, #52]	; (8000f0c <LoRA_Read_Register+0x48>)
 8000ed6:	f008 f843 	bl	8008f60 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi3, &addr, 1, 100);
 8000eda:	1df9      	adds	r1, r7, #7
 8000edc:	2364      	movs	r3, #100	; 0x64
 8000ede:	2201      	movs	r2, #1
 8000ee0:	480b      	ldr	r0, [pc, #44]	; (8000f10 <LoRA_Read_Register+0x4c>)
 8000ee2:	f00e fdd9 	bl	800fa98 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3, &reg_value, 1, 100);
 8000ee6:	f107 010f 	add.w	r1, r7, #15
 8000eea:	2364      	movs	r3, #100	; 0x64
 8000eec:	2201      	movs	r2, #1
 8000eee:	4808      	ldr	r0, [pc, #32]	; (8000f10 <LoRA_Read_Register+0x4c>)
 8000ef0:	f00e ffce 	bl	800fe90 <HAL_SPI_Receive>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 1);
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000efa:	4804      	ldr	r0, [pc, #16]	; (8000f0c <LoRA_Read_Register+0x48>)
 8000efc:	f008 f830 	bl	8008f60 <HAL_GPIO_WritePin>

	return reg_value;
 8000f00:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f02:	4618      	mov	r0, r3
 8000f04:	3710      	adds	r7, #16
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	58020000 	.word	0x58020000
 8000f10:	240010bc 	.word	0x240010bc

08000f14 <LoRA_Write_Register>:

void LoRA_Write_Register(uint8_t addr, uint8_t data) {
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	460a      	mov	r2, r1
 8000f1e:	71fb      	strb	r3, [r7, #7]
 8000f20:	4613      	mov	r3, r2
 8000f22:	71bb      	strb	r3, [r7, #6]
	addr |= (1 << 7);
 8000f24:	79fb      	ldrb	r3, [r7, #7]
 8000f26:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000f2a:	b2db      	uxtb	r3, r3
 8000f2c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 0);
 8000f2e:	2200      	movs	r2, #0
 8000f30:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f34:	480c      	ldr	r0, [pc, #48]	; (8000f68 <LoRA_Write_Register+0x54>)
 8000f36:	f008 f813 	bl	8008f60 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &addr, 1, 100);
 8000f3a:	1df9      	adds	r1, r7, #7
 8000f3c:	2364      	movs	r3, #100	; 0x64
 8000f3e:	2201      	movs	r2, #1
 8000f40:	480a      	ldr	r0, [pc, #40]	; (8000f6c <LoRA_Write_Register+0x58>)
 8000f42:	f00e fda9 	bl	800fa98 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &data, 1, 100);
 8000f46:	1db9      	adds	r1, r7, #6
 8000f48:	2364      	movs	r3, #100	; 0x64
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	4807      	ldr	r0, [pc, #28]	; (8000f6c <LoRA_Write_Register+0x58>)
 8000f4e:	f00e fda3 	bl	800fa98 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 1);
 8000f52:	2201      	movs	r2, #1
 8000f54:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f58:	4803      	ldr	r0, [pc, #12]	; (8000f68 <LoRA_Write_Register+0x54>)
 8000f5a:	f008 f801 	bl	8008f60 <HAL_GPIO_WritePin>

}
 8000f5e:	bf00      	nop
 8000f60:	3708      	adds	r7, #8
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	58020000 	.word	0x58020000
 8000f6c:	240010bc 	.word	0x240010bc

08000f70 <LoRA_sleep>:

void LoRA_sleep(void) {
 8000f70:	b580      	push	{r7, lr}
 8000f72:	af00      	add	r7, sp, #0
	LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_SLEEP);
 8000f74:	2180      	movs	r1, #128	; 0x80
 8000f76:	2001      	movs	r0, #1
 8000f78:	f7ff ffcc 	bl	8000f14 <LoRA_Write_Register>
}
 8000f7c:	bf00      	nop
 8000f7e:	bd80      	pop	{r7, pc}

08000f80 <LoRA_set_frequency>:

void LoRA_set_frequency(long frequency) {
 8000f80:	b5b0      	push	{r4, r5, r7, lr}
 8000f82:	b084      	sub	sp, #16
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
	uint64_t frf = ((uint64_t) frequency << 19) / 32000000;
 8000f88:	6879      	ldr	r1, [r7, #4]
 8000f8a:	17c8      	asrs	r0, r1, #31
 8000f8c:	460a      	mov	r2, r1
 8000f8e:	4603      	mov	r3, r0
 8000f90:	1355      	asrs	r5, r2, #13
 8000f92:	04d4      	lsls	r4, r2, #19
 8000f94:	4a18      	ldr	r2, [pc, #96]	; (8000ff8 <LoRA_set_frequency+0x78>)
 8000f96:	f04f 0300 	mov.w	r3, #0
 8000f9a:	4620      	mov	r0, r4
 8000f9c:	4629      	mov	r1, r5
 8000f9e:	f7ff fbdb 	bl	8000758 <__aeabi_uldivmod>
 8000fa2:	4602      	mov	r2, r0
 8000fa4:	460b      	mov	r3, r1
 8000fa6:	e9c7 2302 	strd	r2, r3, [r7, #8]

	LoRA_Write_Register(REG_FRF_MSB, (uint8_t) (frf >> 16));
 8000faa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000fae:	f04f 0200 	mov.w	r2, #0
 8000fb2:	f04f 0300 	mov.w	r3, #0
 8000fb6:	0c02      	lsrs	r2, r0, #16
 8000fb8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fbc:	0c0b      	lsrs	r3, r1, #16
 8000fbe:	b2d3      	uxtb	r3, r2
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	2006      	movs	r0, #6
 8000fc4:	f7ff ffa6 	bl	8000f14 <LoRA_Write_Register>
	LoRA_Write_Register(REG_FRF_MID, (uint8_t) (frf >> 8));
 8000fc8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000fcc:	f04f 0200 	mov.w	r2, #0
 8000fd0:	f04f 0300 	mov.w	r3, #0
 8000fd4:	0a02      	lsrs	r2, r0, #8
 8000fd6:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8000fda:	0a0b      	lsrs	r3, r1, #8
 8000fdc:	b2d3      	uxtb	r3, r2
 8000fde:	4619      	mov	r1, r3
 8000fe0:	2007      	movs	r0, #7
 8000fe2:	f7ff ff97 	bl	8000f14 <LoRA_Write_Register>
	LoRA_Write_Register(REG_FRF_LSB, (uint8_t) (frf >> 0));
 8000fe6:	7a3b      	ldrb	r3, [r7, #8]
 8000fe8:	4619      	mov	r1, r3
 8000fea:	2008      	movs	r0, #8
 8000fec:	f7ff ff92 	bl	8000f14 <LoRA_Write_Register>
}
 8000ff0:	bf00      	nop
 8000ff2:	3710      	adds	r7, #16
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bdb0      	pop	{r4, r5, r7, pc}
 8000ff8:	01e84800 	.word	0x01e84800

08000ffc <LoRA_idle>:

void LoRA_idle() {
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
	LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_STDBY);
 8001000:	2181      	movs	r1, #129	; 0x81
 8001002:	2001      	movs	r0, #1
 8001004:	f7ff ff86 	bl	8000f14 <LoRA_Write_Register>
}
 8001008:	bf00      	nop
 800100a:	bd80      	pop	{r7, pc}

0800100c <LoRA_setOCP>:

void LoRA_setOCP(uint8_t mA) {
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	4603      	mov	r3, r0
 8001014:	71fb      	strb	r3, [r7, #7]
	uint8_t ocpTrim = 27;
 8001016:	231b      	movs	r3, #27
 8001018:	73fb      	strb	r3, [r7, #15]

	if (mA <= 120) {
 800101a:	79fb      	ldrb	r3, [r7, #7]
 800101c:	2b78      	cmp	r3, #120	; 0x78
 800101e:	d809      	bhi.n	8001034 <LoRA_setOCP+0x28>
		ocpTrim = (mA - 45) / 5;
 8001020:	79fb      	ldrb	r3, [r7, #7]
 8001022:	3b2d      	subs	r3, #45	; 0x2d
 8001024:	4a11      	ldr	r2, [pc, #68]	; (800106c <LoRA_setOCP+0x60>)
 8001026:	fb82 1203 	smull	r1, r2, r2, r3
 800102a:	1052      	asrs	r2, r2, #1
 800102c:	17db      	asrs	r3, r3, #31
 800102e:	1ad3      	subs	r3, r2, r3
 8001030:	73fb      	strb	r3, [r7, #15]
 8001032:	e00b      	b.n	800104c <LoRA_setOCP+0x40>
	} else if (mA <= 240) {
 8001034:	79fb      	ldrb	r3, [r7, #7]
 8001036:	2bf0      	cmp	r3, #240	; 0xf0
 8001038:	d808      	bhi.n	800104c <LoRA_setOCP+0x40>
		ocpTrim = (mA + 30) / 10;
 800103a:	79fb      	ldrb	r3, [r7, #7]
 800103c:	331e      	adds	r3, #30
 800103e:	4a0b      	ldr	r2, [pc, #44]	; (800106c <LoRA_setOCP+0x60>)
 8001040:	fb82 1203 	smull	r1, r2, r2, r3
 8001044:	1092      	asrs	r2, r2, #2
 8001046:	17db      	asrs	r3, r3, #31
 8001048:	1ad3      	subs	r3, r2, r3
 800104a:	73fb      	strb	r3, [r7, #15]
	}

	LoRA_Write_Register(REG_OCP, 0x20 | (0x1F & ocpTrim));
 800104c:	7bfb      	ldrb	r3, [r7, #15]
 800104e:	f003 031f 	and.w	r3, r3, #31
 8001052:	b2db      	uxtb	r3, r3
 8001054:	f043 0320 	orr.w	r3, r3, #32
 8001058:	b2db      	uxtb	r3, r3
 800105a:	4619      	mov	r1, r3
 800105c:	200b      	movs	r0, #11
 800105e:	f7ff ff59 	bl	8000f14 <LoRA_Write_Register>
}
 8001062:	bf00      	nop
 8001064:	3710      	adds	r7, #16
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	66666667 	.word	0x66666667

08001070 <LoRA_setTxPower>:

void LoRA_setTxPower(int level) {
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
	// PA BOOST
	if (level > 17) {
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	2b11      	cmp	r3, #17
 800107c:	dd0f      	ble.n	800109e <LoRA_setTxPower+0x2e>
		if (level > 20) {
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	2b14      	cmp	r3, #20
 8001082:	dd01      	ble.n	8001088 <LoRA_setTxPower+0x18>
			level = 20;
 8001084:	2314      	movs	r3, #20
 8001086:	607b      	str	r3, [r7, #4]
		}

		// subtract 3 from level, so 18 - 20 maps to 15 - 17
		level -= 3;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	3b03      	subs	r3, #3
 800108c:	607b      	str	r3, [r7, #4]

		// High Power +20 dBm Operation (Semtech SX1276/77/78/79 5.4.3.)
		LoRA_Write_Register(REG_PA_DAC, 0x87);
 800108e:	2187      	movs	r1, #135	; 0x87
 8001090:	204d      	movs	r0, #77	; 0x4d
 8001092:	f7ff ff3f 	bl	8000f14 <LoRA_Write_Register>
		LoRA_setOCP(140);
 8001096:	208c      	movs	r0, #140	; 0x8c
 8001098:	f7ff ffb8 	bl	800100c <LoRA_setOCP>
 800109c:	e00b      	b.n	80010b6 <LoRA_setTxPower+0x46>
	} else {
		if (level < 2) {
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	2b01      	cmp	r3, #1
 80010a2:	dc01      	bgt.n	80010a8 <LoRA_setTxPower+0x38>
			level = 2;
 80010a4:	2302      	movs	r3, #2
 80010a6:	607b      	str	r3, [r7, #4]
		}
		//Default value PA_HF/LF or +17dBm
		LoRA_Write_Register(REG_PA_DAC, 0x84);
 80010a8:	2184      	movs	r1, #132	; 0x84
 80010aa:	204d      	movs	r0, #77	; 0x4d
 80010ac:	f7ff ff32 	bl	8000f14 <LoRA_Write_Register>
		LoRA_setOCP(100);
 80010b0:	2064      	movs	r0, #100	; 0x64
 80010b2:	f7ff ffab 	bl	800100c <LoRA_setOCP>
	}

	LoRA_Write_Register(REG_PA_CONFIG, PA_BOOST | (level - 2));
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	b2db      	uxtb	r3, r3
 80010ba:	3b02      	subs	r3, #2
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	b25b      	sxtb	r3, r3
 80010c0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80010c4:	b25b      	sxtb	r3, r3
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	4619      	mov	r1, r3
 80010ca:	2009      	movs	r0, #9
 80010cc:	f7ff ff22 	bl	8000f14 <LoRA_Write_Register>
}
 80010d0:	bf00      	nop
 80010d2:	3708      	adds	r7, #8
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}

080010d8 <LoRA_explicit_header_mode>:

void LoRA_explicit_header_mode() {
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
	LoRA_Write_Register(REG_MODEM_CONFIG_1,
			LoRA_Read_Register(REG_MODEM_CONFIG_1) & 0xFE);
 80010dc:	201d      	movs	r0, #29
 80010de:	f7ff fef1 	bl	8000ec4 <LoRA_Read_Register>
 80010e2:	4603      	mov	r3, r0
	LoRA_Write_Register(REG_MODEM_CONFIG_1,
 80010e4:	f023 0301 	bic.w	r3, r3, #1
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	4619      	mov	r1, r3
 80010ec:	201d      	movs	r0, #29
 80010ee:	f7ff ff11 	bl	8000f14 <LoRA_Write_Register>
}
 80010f2:	bf00      	nop
 80010f4:	bd80      	pop	{r7, pc}
	...

080010f8 <LoRA_begin>:

void LoRA_begin(long frequency) {
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b084      	sub	sp, #16
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, 1);
 8001100:	2201      	movs	r2, #1
 8001102:	2101      	movs	r1, #1
 8001104:	4818      	ldr	r0, [pc, #96]	; (8001168 <LoRA_begin+0x70>)
 8001106:	f007 ff2b 	bl	8008f60 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 1);
 800110a:	2201      	movs	r2, #1
 800110c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001110:	4816      	ldr	r0, [pc, #88]	; (800116c <LoRA_begin+0x74>)
 8001112:	f007 ff25 	bl	8008f60 <HAL_GPIO_WritePin>

	uint8_t version = LoRA_Read_Register(REG_VERSION);
 8001116:	2042      	movs	r0, #66	; 0x42
 8001118:	f7ff fed4 	bl	8000ec4 <LoRA_Read_Register>
 800111c:	4603      	mov	r3, r0
 800111e:	73fb      	strb	r3, [r7, #15]

	LoRA_sleep();
 8001120:	f7ff ff26 	bl	8000f70 <LoRA_sleep>
	LoRA_set_frequency(868000000);
 8001124:	4812      	ldr	r0, [pc, #72]	; (8001170 <LoRA_begin+0x78>)
 8001126:	f7ff ff2b 	bl	8000f80 <LoRA_set_frequency>

	LoRA_Write_Register(REG_FIFO_RX_BASE_ADDR, 0);
 800112a:	2100      	movs	r1, #0
 800112c:	200f      	movs	r0, #15
 800112e:	f7ff fef1 	bl	8000f14 <LoRA_Write_Register>
	LoRA_Write_Register(REG_FIFO_TX_BASE_ADDR, 0);
 8001132:	2100      	movs	r1, #0
 8001134:	200e      	movs	r0, #14
 8001136:	f7ff feed 	bl	8000f14 <LoRA_Write_Register>

	LoRA_Write_Register(REG_LNA, LoRA_Read_Register(REG_LNA) | 0x03); //LNA settings
 800113a:	200c      	movs	r0, #12
 800113c:	f7ff fec2 	bl	8000ec4 <LoRA_Read_Register>
 8001140:	4603      	mov	r3, r0
 8001142:	f043 0303 	orr.w	r3, r3, #3
 8001146:	b2db      	uxtb	r3, r3
 8001148:	4619      	mov	r1, r3
 800114a:	200c      	movs	r0, #12
 800114c:	f7ff fee2 	bl	8000f14 <LoRA_Write_Register>

	LoRA_Write_Register(REG_MODEM_CONFIG_3, 0x04);
 8001150:	2104      	movs	r1, #4
 8001152:	2026      	movs	r0, #38	; 0x26
 8001154:	f7ff fede 	bl	8000f14 <LoRA_Write_Register>

	LoRA_setTxPower(17);
 8001158:	2011      	movs	r0, #17
 800115a:	f7ff ff89 	bl	8001070 <LoRA_setTxPower>

}
 800115e:	bf00      	nop
 8001160:	3710      	adds	r7, #16
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	58020c00 	.word	0x58020c00
 800116c:	58020000 	.word	0x58020000
 8001170:	33bca100 	.word	0x33bca100

08001174 <LoRA_beginPacket>:

void LoRA_beginPacket() {
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0
	LoRA_explicit_header_mode();
 8001178:	f7ff ffae 	bl	80010d8 <LoRA_explicit_header_mode>

	LoRA_Write_Register(REG_FIFO_ADDR_PTR, 0);
 800117c:	2100      	movs	r1, #0
 800117e:	200d      	movs	r0, #13
 8001180:	f7ff fec8 	bl	8000f14 <LoRA_Write_Register>
	LoRA_Write_Register(REG_PAYLOAD_LENGTH, 0);
 8001184:	2100      	movs	r1, #0
 8001186:	2022      	movs	r0, #34	; 0x22
 8001188:	f7ff fec4 	bl	8000f14 <LoRA_Write_Register>
}
 800118c:	bf00      	nop
 800118e:	bd80      	pop	{r7, pc}

08001190 <LoRA_endPacket>:

void LoRA_endPacket() {
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
	LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_TX);
 8001196:	2183      	movs	r1, #131	; 0x83
 8001198:	2001      	movs	r0, #1
 800119a:	f7ff febb 	bl	8000f14 <LoRA_Write_Register>

	while ((LoRA_Read_Register(REG_IRQ_FLAGS) & IRQ_TX_DONE_MASK) == 0) {
 800119e:	bf00      	nop
 80011a0:	2012      	movs	r0, #18
 80011a2:	f7ff fe8f 	bl	8000ec4 <LoRA_Read_Register>
 80011a6:	4603      	mov	r3, r0
 80011a8:	f003 0308 	and.w	r3, r3, #8
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d0f7      	beq.n	80011a0 <LoRA_endPacket+0x10>

	}

	LoRA_Write_Register(REG_IRQ_FLAGS, IRQ_TX_DONE_MASK);
 80011b0:	2108      	movs	r1, #8
 80011b2:	2012      	movs	r0, #18
 80011b4:	f7ff feae 	bl	8000f14 <LoRA_Write_Register>

	int irqFlags = LoRA_Read_Register(REG_IRQ_FLAGS);
 80011b8:	2012      	movs	r0, #18
 80011ba:	f7ff fe83 	bl	8000ec4 <LoRA_Read_Register>
 80011be:	4603      	mov	r3, r0
 80011c0:	607b      	str	r3, [r7, #4]

	LoRA_explicit_header_mode();
 80011c2:	f7ff ff89 	bl	80010d8 <LoRA_explicit_header_mode>

	LoRA_Write_Register(REG_IRQ_FLAGS, irqFlags);
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	4619      	mov	r1, r3
 80011cc:	2012      	movs	r0, #18
 80011ce:	f7ff fea1 	bl	8000f14 <LoRA_Write_Register>

	if ((irqFlags & IRQ_RX_DONE_MASK)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d00f      	beq.n	80011fc <LoRA_endPacket+0x6c>
			&& (irqFlags & IRQ_PAYLOAD_CRC_ERROR_MASK) == 0) {
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	f003 0320 	and.w	r3, r3, #32
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d10a      	bne.n	80011fc <LoRA_endPacket+0x6c>
		LoRA_Write_Register(REG_FIFO_ADDR_PTR,
 80011e6:	2010      	movs	r0, #16
 80011e8:	f7ff fe6c 	bl	8000ec4 <LoRA_Read_Register>
 80011ec:	4603      	mov	r3, r0
 80011ee:	4619      	mov	r1, r3
 80011f0:	200d      	movs	r0, #13
 80011f2:	f7ff fe8f 	bl	8000f14 <LoRA_Write_Register>
				LoRA_Read_Register(REG_FIFO_RX_CURRENT_ADDR));
		LoRA_idle();
 80011f6:	f7ff ff01 	bl	8000ffc <LoRA_idle>
			!= (MODE_LONG_RANGE_MODE | MODE_RX_SINGLE)) {
		LoRA_Write_Register(REG_FIFO_ADDR_PTR, 0);

		LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_RX_SINGLE);
	}
}
 80011fa:	e00d      	b.n	8001218 <LoRA_endPacket+0x88>
	} else if (LoRA_Read_Register(REG_OP_MODE)
 80011fc:	2001      	movs	r0, #1
 80011fe:	f7ff fe61 	bl	8000ec4 <LoRA_Read_Register>
 8001202:	4603      	mov	r3, r0
 8001204:	2b86      	cmp	r3, #134	; 0x86
 8001206:	d007      	beq.n	8001218 <LoRA_endPacket+0x88>
		LoRA_Write_Register(REG_FIFO_ADDR_PTR, 0);
 8001208:	2100      	movs	r1, #0
 800120a:	200d      	movs	r0, #13
 800120c:	f7ff fe82 	bl	8000f14 <LoRA_Write_Register>
		LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_RX_SINGLE);
 8001210:	2186      	movs	r1, #134	; 0x86
 8001212:	2001      	movs	r0, #1
 8001214:	f7ff fe7e 	bl	8000f14 <LoRA_Write_Register>
}
 8001218:	bf00      	nop
 800121a:	3708      	adds	r7, #8
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}

08001220 <LoRA_parsePacket>:

int LoRA_parsePacket() {
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
	int packetLenght = 0;
 8001226:	2300      	movs	r3, #0
 8001228:	607b      	str	r3, [r7, #4]
	int irqFlags = LoRA_Read_Register(REG_IRQ_FLAGS);
 800122a:	2012      	movs	r0, #18
 800122c:	f7ff fe4a 	bl	8000ec4 <LoRA_Read_Register>
 8001230:	4603      	mov	r3, r0
 8001232:	603b      	str	r3, [r7, #0]

	LoRA_explicit_header_mode();
 8001234:	f7ff ff50 	bl	80010d8 <LoRA_explicit_header_mode>

	LoRA_Write_Register(REG_IRQ_FLAGS, irqFlags);
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	b2db      	uxtb	r3, r3
 800123c:	4619      	mov	r1, r3
 800123e:	2012      	movs	r0, #18
 8001240:	f7ff fe68 	bl	8000f14 <LoRA_Write_Register>

	if ((irqFlags & IRQ_RX_DONE_MASK)
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800124a:	2b00      	cmp	r3, #0
 800124c:	d014      	beq.n	8001278 <LoRA_parsePacket+0x58>
			&& (irqFlags & IRQ_PAYLOAD_CRC_ERROR_MASK) == 0) {
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	f003 0320 	and.w	r3, r3, #32
 8001254:	2b00      	cmp	r3, #0
 8001256:	d10f      	bne.n	8001278 <LoRA_parsePacket+0x58>
		packetLenght = LoRA_Read_Register(REG_RX_NB_BYTES);
 8001258:	2013      	movs	r0, #19
 800125a:	f7ff fe33 	bl	8000ec4 <LoRA_Read_Register>
 800125e:	4603      	mov	r3, r0
 8001260:	607b      	str	r3, [r7, #4]
		LoRA_Write_Register(REG_FIFO_ADDR_PTR,
 8001262:	2010      	movs	r0, #16
 8001264:	f7ff fe2e 	bl	8000ec4 <LoRA_Read_Register>
 8001268:	4603      	mov	r3, r0
 800126a:	4619      	mov	r1, r3
 800126c:	200d      	movs	r0, #13
 800126e:	f7ff fe51 	bl	8000f14 <LoRA_Write_Register>
				LoRA_Read_Register(REG_FIFO_RX_CURRENT_ADDR));
		LoRA_idle();
 8001272:	f7ff fec3 	bl	8000ffc <LoRA_idle>
 8001276:	e00d      	b.n	8001294 <LoRA_parsePacket+0x74>
	} else if (LoRA_Read_Register(REG_OP_MODE)
 8001278:	2001      	movs	r0, #1
 800127a:	f7ff fe23 	bl	8000ec4 <LoRA_Read_Register>
 800127e:	4603      	mov	r3, r0
 8001280:	2b86      	cmp	r3, #134	; 0x86
 8001282:	d007      	beq.n	8001294 <LoRA_parsePacket+0x74>
			!= (MODE_LONG_RANGE_MODE | MODE_RX_SINGLE)) {
		LoRA_Write_Register(REG_FIFO_ADDR_PTR, 0);
 8001284:	2100      	movs	r1, #0
 8001286:	200d      	movs	r0, #13
 8001288:	f7ff fe44 	bl	8000f14 <LoRA_Write_Register>

		LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_RX_SINGLE);
 800128c:	2186      	movs	r1, #134	; 0x86
 800128e:	2001      	movs	r0, #1
 8001290:	f7ff fe40 	bl	8000f14 <LoRA_Write_Register>
	}
	return packetLenght;
 8001294:	687b      	ldr	r3, [r7, #4]

}
 8001296:	4618      	mov	r0, r3
 8001298:	3708      	adds	r7, #8
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}

0800129e <LoRA_sendPacket>:

void LoRA_sendPacket(char *data) {
 800129e:	b580      	push	{r7, lr}
 80012a0:	b084      	sub	sp, #16
 80012a2:	af00      	add	r7, sp, #0
 80012a4:	6078      	str	r0, [r7, #4]
	LoRA_beginPacket();
 80012a6:	f7ff ff65 	bl	8001174 <LoRA_beginPacket>
	for (int i = 0; i < strlen(data); i++) {
 80012aa:	2300      	movs	r3, #0
 80012ac:	60fb      	str	r3, [r7, #12]
 80012ae:	e00a      	b.n	80012c6 <LoRA_sendPacket+0x28>
		LoRA_Write_Register(REG_FIFO, data[i]);
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	687a      	ldr	r2, [r7, #4]
 80012b4:	4413      	add	r3, r2
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	4619      	mov	r1, r3
 80012ba:	2000      	movs	r0, #0
 80012bc:	f7ff fe2a 	bl	8000f14 <LoRA_Write_Register>
	for (int i = 0; i < strlen(data); i++) {
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	3301      	adds	r3, #1
 80012c4:	60fb      	str	r3, [r7, #12]
 80012c6:	6878      	ldr	r0, [r7, #4]
 80012c8:	f7ff f882 	bl	80003d0 <strlen>
 80012cc:	4602      	mov	r2, r0
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	429a      	cmp	r2, r3
 80012d2:	d8ed      	bhi.n	80012b0 <LoRA_sendPacket+0x12>
	}
	LoRA_Write_Register(REG_PAYLOAD_LENGTH, strlen(data));
 80012d4:	6878      	ldr	r0, [r7, #4]
 80012d6:	f7ff f87b 	bl	80003d0 <strlen>
 80012da:	4603      	mov	r3, r0
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	4619      	mov	r1, r3
 80012e0:	2022      	movs	r0, #34	; 0x22
 80012e2:	f7ff fe17 	bl	8000f14 <LoRA_Write_Register>
	LoRA_endPacket();
 80012e6:	f7ff ff53 	bl	8001190 <LoRA_endPacket>
}
 80012ea:	bf00      	nop
 80012ec:	3710      	adds	r7, #16
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
	...

080012f4 <disarm>:
int mount_SD() {
	int status = f_mount(&SDFatFS, (TCHAR const*) SDPath, 0);
	return status;
}

int disarm(char *state) {
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ARM1_GPIO_Port, ARM1_Pin, 0);
 80012fc:	2200      	movs	r2, #0
 80012fe:	2102      	movs	r1, #2
 8001300:	482d      	ldr	r0, [pc, #180]	; (80013b8 <disarm+0xc4>)
 8001302:	f007 fe2d 	bl	8008f60 <HAL_GPIO_WritePin>
	//HAL_GPIO_WritePin(ARM2_GPIO_Port, ARM2_Pin, 0);

	HAL_GPIO_WritePin(PYRO1_GPIO_Port, PYRO1_Pin, 0);
 8001306:	2200      	movs	r2, #0
 8001308:	2102      	movs	r1, #2
 800130a:	482c      	ldr	r0, [pc, #176]	; (80013bc <disarm+0xc8>)
 800130c:	f007 fe28 	bl	8008f60 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PYRO2_GPIO_Port, PYRO2_Pin, 0);
 8001310:	2200      	movs	r2, #0
 8001312:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001316:	482a      	ldr	r0, [pc, #168]	; (80013c0 <disarm+0xcc>)
 8001318:	f007 fe22 	bl	8008f60 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PYRO3_GPIO_Port, PYRO3_Pin, 0);
 800131c:	2200      	movs	r2, #0
 800131e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001322:	4827      	ldr	r0, [pc, #156]	; (80013c0 <disarm+0xcc>)
 8001324:	f007 fe1c 	bl	8008f60 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PYRO4_GPIO_Port, PYRO4_Pin, 0);
 8001328:	2200      	movs	r2, #0
 800132a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800132e:	4824      	ldr	r0, [pc, #144]	; (80013c0 <disarm+0xcc>)
 8001330:	f007 fe16 	bl	8008f60 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(PYRO5_GPIO_Port, PYRO5_Pin, 0);
 8001334:	2200      	movs	r2, #0
 8001336:	2102      	movs	r1, #2
 8001338:	4822      	ldr	r0, [pc, #136]	; (80013c4 <disarm+0xd0>)
 800133a:	f007 fe11 	bl	8008f60 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PYRO6_GPIO_Port, PYRO6_Pin, 0);
 800133e:	2200      	movs	r2, #0
 8001340:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001344:	4820      	ldr	r0, [pc, #128]	; (80013c8 <disarm+0xd4>)
 8001346:	f007 fe0b 	bl	8008f60 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PYRO7_GPIO_Port, PYRO7_Pin, 0);
 800134a:	2200      	movs	r2, #0
 800134c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001350:	481d      	ldr	r0, [pc, #116]	; (80013c8 <disarm+0xd4>)
 8001352:	f007 fe05 	bl	8008f60 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PYRO8_GPIO_Port, PYRO8_Pin, 0);
 8001356:	2200      	movs	r2, #0
 8001358:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800135c:	481a      	ldr	r0, [pc, #104]	; (80013c8 <disarm+0xd4>)
 800135e:	f007 fdff 	bl	8008f60 <HAL_GPIO_WritePin>

	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8001362:	210c      	movs	r1, #12
 8001364:	4819      	ldr	r0, [pc, #100]	; (80013cc <disarm+0xd8>)
 8001366:	f00f f8bb 	bl	80104e0 <HAL_TIM_PWM_Start>
	setServo(1, 0);
 800136a:	ed9f 0a19 	vldr	s0, [pc, #100]	; 80013d0 <disarm+0xdc>
 800136e:	2001      	movs	r0, #1
 8001370:	f7ff fba8 	bl	8000ac4 <setServo>

	LED_Color_Data[7][0] = 255;
 8001374:	4b17      	ldr	r3, [pc, #92]	; (80013d4 <disarm+0xe0>)
 8001376:	22ff      	movs	r2, #255	; 0xff
 8001378:	655a      	str	r2, [r3, #84]	; 0x54
	LED_Color_Data[7][1] = 0;
 800137a:	4b16      	ldr	r3, [pc, #88]	; (80013d4 <disarm+0xe0>)
 800137c:	2200      	movs	r2, #0
 800137e:	659a      	str	r2, [r3, #88]	; 0x58
	LED_Color_Data[7][2] = 0;
 8001380:	4b14      	ldr	r3, [pc, #80]	; (80013d4 <disarm+0xe0>)
 8001382:	2200      	movs	r2, #0
 8001384:	65da      	str	r2, [r3, #92]	; 0x5c

	LED_Color_Data[2][0] = 255;
 8001386:	4b13      	ldr	r3, [pc, #76]	; (80013d4 <disarm+0xe0>)
 8001388:	22ff      	movs	r2, #255	; 0xff
 800138a:	619a      	str	r2, [r3, #24]
	LED_Color_Data[2][1] = 0;
 800138c:	4b11      	ldr	r3, [pc, #68]	; (80013d4 <disarm+0xe0>)
 800138e:	2200      	movs	r2, #0
 8001390:	61da      	str	r2, [r3, #28]
	LED_Color_Data[2][2] = 0;
 8001392:	4b10      	ldr	r3, [pc, #64]	; (80013d4 <disarm+0xe0>)
 8001394:	2200      	movs	r2, #0
 8001396:	621a      	str	r2, [r3, #32]
	setLEDs();
 8001398:	f7ff fbdc 	bl	8000b54 <setLEDs>

	strcpy(state, "DISARMED");
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	490e      	ldr	r1, [pc, #56]	; (80013d8 <disarm+0xe4>)
 80013a0:	461a      	mov	r2, r3
 80013a2:	460b      	mov	r3, r1
 80013a4:	cb03      	ldmia	r3!, {r0, r1}
 80013a6:	6010      	str	r0, [r2, #0]
 80013a8:	6051      	str	r1, [r2, #4]
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	7213      	strb	r3, [r2, #8]
	return 0;
 80013ae:	2300      	movs	r3, #0
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	3708      	adds	r7, #8
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	58020000 	.word	0x58020000
 80013bc:	58020400 	.word	0x58020400
 80013c0:	58021400 	.word	0x58021400
 80013c4:	58021800 	.word	0x58021800
 80013c8:	58021000 	.word	0x58021000
 80013cc:	240011dc 	.word	0x240011dc
 80013d0:	00000000 	.word	0x00000000
 80013d4:	24000bc4 	.word	0x24000bc4
 80013d8:	0801fcf0 	.word	0x0801fcf0

080013dc <arm>:

int arm(char *state) {
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ARM1_GPIO_Port, ARM1_Pin, 1);
 80013e4:	2201      	movs	r2, #1
 80013e6:	2102      	movs	r1, #2
 80013e8:	4810      	ldr	r0, [pc, #64]	; (800142c <arm+0x50>)
 80013ea:	f007 fdb9 	bl	8008f60 <HAL_GPIO_WritePin>
//HAL_GPIO_WritePin(ARM2_GPIO_Port, ARM2_Pin, 1);

	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 80013ee:	210c      	movs	r1, #12
 80013f0:	480f      	ldr	r0, [pc, #60]	; (8001430 <arm+0x54>)
 80013f2:	f00f f875 	bl	80104e0 <HAL_TIM_PWM_Start>
	setServo(1, 100);
 80013f6:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 8001434 <arm+0x58>
 80013fa:	2001      	movs	r0, #1
 80013fc:	f7ff fb62 	bl	8000ac4 <setServo>

	strcpy(state, "ARMED");
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	4a0d      	ldr	r2, [pc, #52]	; (8001438 <arm+0x5c>)
 8001404:	6810      	ldr	r0, [r2, #0]
 8001406:	6018      	str	r0, [r3, #0]
 8001408:	8892      	ldrh	r2, [r2, #4]
 800140a:	809a      	strh	r2, [r3, #4]
	LED_Color_Data[7][0] = 0;
 800140c:	4b0b      	ldr	r3, [pc, #44]	; (800143c <arm+0x60>)
 800140e:	2200      	movs	r2, #0
 8001410:	655a      	str	r2, [r3, #84]	; 0x54
	LED_Color_Data[7][1] = 255;
 8001412:	4b0a      	ldr	r3, [pc, #40]	; (800143c <arm+0x60>)
 8001414:	22ff      	movs	r2, #255	; 0xff
 8001416:	659a      	str	r2, [r3, #88]	; 0x58
	LED_Color_Data[7][2] = 0;
 8001418:	4b08      	ldr	r3, [pc, #32]	; (800143c <arm+0x60>)
 800141a:	2200      	movs	r2, #0
 800141c:	65da      	str	r2, [r3, #92]	; 0x5c
	setLEDs();
 800141e:	f7ff fb99 	bl	8000b54 <setLEDs>
	return 0;
 8001422:	2300      	movs	r3, #0
}
 8001424:	4618      	mov	r0, r3
 8001426:	3708      	adds	r7, #8
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	58020000 	.word	0x58020000
 8001430:	240011dc 	.word	0x240011dc
 8001434:	42c80000 	.word	0x42c80000
 8001438:	0801fcfc 	.word	0x0801fcfc
 800143c:	24000bc4 	.word	0x24000bc4

08001440 <recv_packet>:

int recv_packet(char *LoRA_data, int max_length) {
 8001440:	b590      	push	{r4, r7, lr}
 8001442:	b085      	sub	sp, #20
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
 8001448:	6039      	str	r1, [r7, #0]
	int packet_length = LoRA_parsePacket();
 800144a:	f7ff fee9 	bl	8001220 <LoRA_parsePacket>
 800144e:	60b8      	str	r0, [r7, #8]
	if (max_length - 1 < packet_length) //-1 for the null terminator
 8001450:	683a      	ldr	r2, [r7, #0]
 8001452:	68bb      	ldr	r3, [r7, #8]
 8001454:	429a      	cmp	r2, r3
 8001456:	dc01      	bgt.n	800145c <recv_packet+0x1c>
			{
		return 0;
 8001458:	2300      	movs	r3, #0
 800145a:	e01c      	b.n	8001496 <recv_packet+0x56>
	}
	if (packet_length) {
 800145c:	68bb      	ldr	r3, [r7, #8]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d018      	beq.n	8001494 <recv_packet+0x54>
		for (int i = 0; i < packet_length; i++) {
 8001462:	2300      	movs	r3, #0
 8001464:	60fb      	str	r3, [r7, #12]
 8001466:	e00a      	b.n	800147e <recv_packet+0x3e>
			LoRA_data[i] = LoRA_Read_Register(0x00);
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	687a      	ldr	r2, [r7, #4]
 800146c:	18d4      	adds	r4, r2, r3
 800146e:	2000      	movs	r0, #0
 8001470:	f7ff fd28 	bl	8000ec4 <LoRA_Read_Register>
 8001474:	4603      	mov	r3, r0
 8001476:	7023      	strb	r3, [r4, #0]
		for (int i = 0; i < packet_length; i++) {
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	3301      	adds	r3, #1
 800147c:	60fb      	str	r3, [r7, #12]
 800147e:	68fa      	ldr	r2, [r7, #12]
 8001480:	68bb      	ldr	r3, [r7, #8]
 8001482:	429a      	cmp	r2, r3
 8001484:	dbf0      	blt.n	8001468 <recv_packet+0x28>
		}
		LoRA_data[packet_length] = '\0';
 8001486:	68bb      	ldr	r3, [r7, #8]
 8001488:	687a      	ldr	r2, [r7, #4]
 800148a:	4413      	add	r3, r2
 800148c:	2200      	movs	r2, #0
 800148e:	701a      	strb	r2, [r3, #0]
		return packet_length;
 8001490:	68bb      	ldr	r3, [r7, #8]
 8001492:	e000      	b.n	8001496 <recv_packet+0x56>
	} else {
		return 0;
 8001494:	2300      	movs	r3, #0
	}
}
 8001496:	4618      	mov	r0, r3
 8001498:	3714      	adds	r7, #20
 800149a:	46bd      	mov	sp, r7
 800149c:	bd90      	pop	{r4, r7, pc}

0800149e <reliable_send_packet>:

void reliable_send_packet(char *LoRA_data) {
 800149e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80014a2:	b087      	sub	sp, #28
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
 80014a8:	466b      	mov	r3, sp
 80014aa:	461e      	mov	r6, r3
	uint16_t length = strlen(LoRA_data) + 1; //+1 for the \0
 80014ac:	6878      	ldr	r0, [r7, #4]
 80014ae:	f7fe ff8f 	bl	80003d0 <strlen>
 80014b2:	4603      	mov	r3, r0
 80014b4:	b29b      	uxth	r3, r3
 80014b6:	3301      	adds	r3, #1
 80014b8:	827b      	strh	r3, [r7, #18]
	char acknowledge[length];
 80014ba:	8a79      	ldrh	r1, [r7, #18]
 80014bc:	460b      	mov	r3, r1
 80014be:	3b01      	subs	r3, #1
 80014c0:	60fb      	str	r3, [r7, #12]
 80014c2:	b28b      	uxth	r3, r1
 80014c4:	2200      	movs	r2, #0
 80014c6:	4698      	mov	r8, r3
 80014c8:	4691      	mov	r9, r2
 80014ca:	f04f 0200 	mov.w	r2, #0
 80014ce:	f04f 0300 	mov.w	r3, #0
 80014d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80014d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80014da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80014de:	b28b      	uxth	r3, r1
 80014e0:	2200      	movs	r2, #0
 80014e2:	461c      	mov	r4, r3
 80014e4:	4615      	mov	r5, r2
 80014e6:	f04f 0200 	mov.w	r2, #0
 80014ea:	f04f 0300 	mov.w	r3, #0
 80014ee:	00eb      	lsls	r3, r5, #3
 80014f0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80014f4:	00e2      	lsls	r2, r4, #3
 80014f6:	460b      	mov	r3, r1
 80014f8:	3307      	adds	r3, #7
 80014fa:	08db      	lsrs	r3, r3, #3
 80014fc:	00db      	lsls	r3, r3, #3
 80014fe:	ebad 0d03 	sub.w	sp, sp, r3
 8001502:	466b      	mov	r3, sp
 8001504:	3300      	adds	r3, #0
 8001506:	60bb      	str	r3, [r7, #8]
	uint32_t lastTime = HAL_GetTick();
 8001508:	f002 fe20 	bl	800414c <HAL_GetTick>
 800150c:	6178      	str	r0, [r7, #20]
	LoRA_sendPacket(LoRA_data);
 800150e:	6878      	ldr	r0, [r7, #4]
 8001510:	f7ff fec5 	bl	800129e <LoRA_sendPacket>
	while (1) {

		if (recv_packet(acknowledge, length)) {
 8001514:	8a7b      	ldrh	r3, [r7, #18]
 8001516:	4619      	mov	r1, r3
 8001518:	68b8      	ldr	r0, [r7, #8]
 800151a:	f7ff ff91 	bl	8001440 <recv_packet>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d009      	beq.n	8001538 <reliable_send_packet+0x9a>
			//cehck crc
			if (strcmp(acknowledge, LoRA_data) != 0) {
 8001524:	6879      	ldr	r1, [r7, #4]
 8001526:	68b8      	ldr	r0, [r7, #8]
 8001528:	f7fe fef2 	bl	8000310 <strcmp>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d011      	beq.n	8001556 <reliable_send_packet+0xb8>
				LoRA_sendPacket(LoRA_data);
 8001532:	6878      	ldr	r0, [r7, #4]
 8001534:	f7ff feb3 	bl	800129e <LoRA_sendPacket>
			} else {
				break;
			}
		}

		if (HAL_GetTick() - lastTime > 1000) {
 8001538:	f002 fe08 	bl	800414c <HAL_GetTick>
 800153c:	4602      	mov	r2, r0
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	1ad3      	subs	r3, r2, r3
 8001542:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001546:	d9e5      	bls.n	8001514 <reliable_send_packet+0x76>
			LoRA_sendPacket(LoRA_data);
 8001548:	6878      	ldr	r0, [r7, #4]
 800154a:	f7ff fea8 	bl	800129e <LoRA_sendPacket>
			lastTime = HAL_GetTick();
 800154e:	f002 fdfd 	bl	800414c <HAL_GetTick>
 8001552:	6178      	str	r0, [r7, #20]
		if (recv_packet(acknowledge, length)) {
 8001554:	e7de      	b.n	8001514 <reliable_send_packet+0x76>
				break;
 8001556:	bf00      	nop
 8001558:	46b5      	mov	sp, r6
		}
	}
}
 800155a:	bf00      	nop
 800155c:	371c      	adds	r7, #28
 800155e:	46bd      	mov	sp, r7
 8001560:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08001564 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001564:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001566:	f5ad 5d20 	sub.w	sp, sp, #10240	; 0x2800
 800156a:	b085      	sub	sp, #20
 800156c:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800156e:	f002 fd67 	bl	8004040 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001572:	f000 fd27 	bl	8001fc4 <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 8001576:	f000 fd9d 	bl	80020b4 <PeriphCommonClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800157a:	f001 fb49 	bl	8002c10 <MX_GPIO_Init>
	MX_DMA_Init();
 800157e:	f001 fae7 	bl	8002b50 <MX_DMA_Init>
	MX_SPI3_Init();
 8001582:	f001 f81d 	bl	80025c0 <MX_SPI3_Init>
	MX_FDCAN3_Init();
 8001586:	f000 fead 	bl	80022e4 <MX_FDCAN3_Init>
	MX_USART6_UART_Init();
 800158a:	f001 fa95 	bl	8002ab8 <MX_USART6_UART_Init>
	MX_ADC1_Init();
 800158e:	f000 fdc3 	bl	8002118 <MX_ADC1_Init>
	MX_TIM4_Init();
 8001592:	f001 f927 	bl	80027e4 <MX_TIM4_Init>
	MX_ADC3_Init();
 8001596:	f000 fe37 	bl	8002208 <MX_ADC3_Init>
	MX_SPI2_Init();
 800159a:	f000 ffbb 	bl	8002514 <MX_SPI2_Init>
	MX_I2C2_Init();
 800159e:	f000 ff05 	bl	80023ac <MX_I2C2_Init>
	MX_TIM2_Init();
 80015a2:	f001 f863 	bl	800266c <MX_TIM2_Init>
	MX_TIM5_Init();
 80015a6:	f001 f999 	bl	80028dc <MX_TIM5_Init>
	MX_TIM3_Init();
 80015aa:	f001 f8b7 	bl	800271c <MX_TIM3_Init>
	MX_USB_DEVICE_Init();
 80015ae:	f018 ff69 	bl	801a484 <MX_USB_DEVICE_Init>
	MX_SPI1_Init();
 80015b2:	f000 ff59 	bl	8002468 <MX_SPI1_Init>
	MX_UART4_Init();
 80015b6:	f001 fa33 	bl	8002a20 <MX_UART4_Init>
	MX_FATFS_Init();
 80015ba:	f013 fd83 	bl	80150c4 <MX_FATFS_Init>
	MX_SDMMC2_SD_Init();
 80015be:	f000 ff35 	bl	800242c <MX_SDMMC2_SD_Init>
	MX_TIM13_Init();
 80015c2:	f001 f9e5 	bl	8002990 <MX_TIM13_Init>
	MX_TIM14_Init();
 80015c6:	f001 fa07 	bl	80029d8 <MX_TIM14_Init>
	/* USER CODE BEGIN 2 */
	char dummy[50];
	disarm(dummy);
 80015ca:	f507 531f 	add.w	r3, r7, #10176	; 0x27c0
 80015ce:	4618      	mov	r0, r3
 80015d0:	f7ff fe90 	bl	80012f4 <disarm>

	FATFS FatFs;
	FIL Fil;
	FRESULT FR_Status;
	FR_Status = f_mount(&FatFs, SDPath, 1);
 80015d4:	4bc9      	ldr	r3, [pc, #804]	; (80018fc <main+0x398>)
 80015d6:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 80015da:	f103 0310 	add.w	r3, r3, #16
 80015de:	443b      	add	r3, r7
 80015e0:	2201      	movs	r2, #1
 80015e2:	49c7      	ldr	r1, [pc, #796]	; (8001900 <main+0x39c>)
 80015e4:	4618      	mov	r0, r3
 80015e6:	f018 f941 	bl	801986c <f_mount>
 80015ea:	4603      	mov	r3, r0
 80015ec:	f642 0203 	movw	r2, #10243	; 0x2803
 80015f0:	443a      	add	r2, r7
 80015f2:	7013      	strb	r3, [r2, #0]

	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 80015f4:	210c      	movs	r1, #12
 80015f6:	48c3      	ldr	r0, [pc, #780]	; (8001904 <main+0x3a0>)
 80015f8:	f00e ff72 	bl	80104e0 <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, 1);
 80015fc:	2201      	movs	r2, #1
 80015fe:	2104      	movs	r1, #4
 8001600:	48c1      	ldr	r0, [pc, #772]	; (8001908 <main+0x3a4>)
 8001602:	f007 fcad 	bl	8008f60 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_3, 1);
 8001606:	2201      	movs	r2, #1
 8001608:	2108      	movs	r1, #8
 800160a:	48bf      	ldr	r0, [pc, #764]	; (8001908 <main+0x3a4>)
 800160c:	f007 fca8 	bl	8008f60 <HAL_GPIO_WritePin>

	FR_Status = f_open(&Fil, "MyTextFile.txt", FA_CREATE_NEW);
 8001610:	4bbe      	ldr	r3, [pc, #760]	; (800190c <main+0x3a8>)
 8001612:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001616:	f103 0310 	add.w	r3, r3, #16
 800161a:	443b      	add	r3, r7
 800161c:	2204      	movs	r2, #4
 800161e:	49bc      	ldr	r1, [pc, #752]	; (8001910 <main+0x3ac>)
 8001620:	4618      	mov	r0, r3
 8001622:	f018 f969 	bl	80198f8 <f_open>
 8001626:	4603      	mov	r3, r0
 8001628:	f642 0203 	movw	r2, #10243	; 0x2803
 800162c:	443a      	add	r2, r7
 800162e:	7013      	strb	r3, [r2, #0]
	f_close(&Fil);
 8001630:	4bb6      	ldr	r3, [pc, #728]	; (800190c <main+0x3a8>)
 8001632:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001636:	f103 0310 	add.w	r3, r3, #16
 800163a:	443b      	add	r3, r7
 800163c:	4618      	mov	r0, r3
 800163e:	f018 fd39 	bl	801a0b4 <f_close>

	LoRA_begin(868000000);
 8001642:	48b4      	ldr	r0, [pc, #720]	; (8001914 <main+0x3b0>)
 8001644:	f7ff fd58 	bl	80010f8 <LoRA_begin>
		}
		HAL_Delay(1000);
		LoRA_sendPacket("SENDIT");
	}*/

	int connected = 0;
 8001648:	2300      	movs	r3, #0
 800164a:	f242 72fc 	movw	r2, #10236	; 0x27fc
 800164e:	443a      	add	r2, r7
 8001650:	6013      	str	r3, [r2, #0]
	long last_packet = 0;
 8001652:	2300      	movs	r3, #0
 8001654:	f242 72f8 	movw	r2, #10232	; 0x27f8
 8001658:	443a      	add	r2, r7
 800165a:	6013      	str	r3, [r2, #0]
	int ARMED = 0;
 800165c:	2300      	movs	r3, #0
 800165e:	f242 72f4 	movw	r2, #10228	; 0x27f4
 8001662:	443a      	add	r2, r7
 8001664:	6013      	str	r3, [r2, #0]

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	//HAL_ADC_Start_DMA(&hadc3, &read_Data, 1);
	//char buffered_debug_data[MAX_PACKET_LENGTH];
	char state[MAX_PACKET_LENGTH] = "DISARMED";
 8001666:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 800166a:	f5a3 74da 	sub.w	r4, r3, #436	; 0x1b4
 800166e:	4aaa      	ldr	r2, [pc, #680]	; (8001918 <main+0x3b4>)
 8001670:	4623      	mov	r3, r4
 8001672:	6810      	ldr	r0, [r2, #0]
 8001674:	6851      	ldr	r1, [r2, #4]
 8001676:	c303      	stmia	r3!, {r0, r1}
 8001678:	7a12      	ldrb	r2, [r2, #8]
 800167a:	701a      	strb	r2, [r3, #0]
 800167c:	f104 0309 	add.w	r3, r4, #9
 8001680:	22f1      	movs	r2, #241	; 0xf1
 8001682:	2100      	movs	r1, #0
 8001684:	4618      	mov	r0, r3
 8001686:	f01a fba4 	bl	801bdd2 <memset>
	char command[MAX_PACKET_LENGTH];
	char recieved_packet[MAX_PACKET_LENGTH];
	char previous_packet[MAX_PACKET_LENGTH];
	char response_packet[MAX_PACKET_LENGTH];
	char packets_streamed[MAX_PACKET_LENGTH];
	int max_packet_count = 0;
 800168a:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 800168e:	f2a3 63a4 	subw	r3, r3, #1700	; 0x6a4
 8001692:	2200      	movs	r2, #0
 8001694:	601a      	str	r2, [r3, #0]
	int have_recieved_anything = 0;
 8001696:	2300      	movs	r3, #0
 8001698:	f642 020c 	movw	r2, #10252	; 0x280c
 800169c:	443a      	add	r2, r7
 800169e:	6013      	str	r3, [r2, #0]
	int packetId;
	char communication_state[MAX_PACKET_LENGTH] = "RECEIVING RELIABLE";
 80016a0:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80016a4:	f5a3 66f4 	sub.w	r6, r3, #1952	; 0x7a0
 80016a8:	4b9c      	ldr	r3, [pc, #624]	; (800191c <main+0x3b8>)
 80016aa:	4634      	mov	r4, r6
 80016ac:	461d      	mov	r5, r3
 80016ae:	6828      	ldr	r0, [r5, #0]
 80016b0:	6869      	ldr	r1, [r5, #4]
 80016b2:	68aa      	ldr	r2, [r5, #8]
 80016b4:	68eb      	ldr	r3, [r5, #12]
 80016b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016b8:	8a2b      	ldrh	r3, [r5, #16]
 80016ba:	7caa      	ldrb	r2, [r5, #18]
 80016bc:	8023      	strh	r3, [r4, #0]
 80016be:	4613      	mov	r3, r2
 80016c0:	70a3      	strb	r3, [r4, #2]
 80016c2:	f106 0313 	add.w	r3, r6, #19
 80016c6:	22e7      	movs	r2, #231	; 0xe7
 80016c8:	2100      	movs	r1, #0
 80016ca:	4618      	mov	r0, r3
 80016cc:	f01a fb81 	bl	801bdd2 <memset>

	uint32_t previousTime = HAL_GetTick();
 80016d0:	f002 fd3c 	bl	800414c <HAL_GetTick>
 80016d4:	f642 0308 	movw	r3, #10248	; 0x2808
 80016d8:	443b      	add	r3, r7
 80016da:	6018      	str	r0, [r3, #0]

	while (1) {


		if (strcmp(communication_state, "RECEIVING RELIABLE") == 0) {
 80016dc:	4b90      	ldr	r3, [pc, #576]	; (8001920 <main+0x3bc>)
 80016de:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 80016e2:	f103 0310 	add.w	r3, r3, #16
 80016e6:	443b      	add	r3, r7
 80016e8:	498c      	ldr	r1, [pc, #560]	; (800191c <main+0x3b8>)
 80016ea:	4618      	mov	r0, r3
 80016ec:	f7fe fe10 	bl	8000310 <strcmp>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	f040 812e 	bne.w	8001954 <main+0x3f0>

			sprintf(response_packet, "prev: %d, current: %d\n", previousTime, HAL_GetTick());
 80016f8:	f002 fd28 	bl	800414c <HAL_GetTick>
 80016fc:	4603      	mov	r3, r0
 80016fe:	4889      	ldr	r0, [pc, #548]	; (8001924 <main+0x3c0>)
 8001700:	f642 0210 	movw	r2, #10256	; 0x2810
 8001704:	4402      	add	r2, r0
 8001706:	19d0      	adds	r0, r2, r7
 8001708:	f642 0208 	movw	r2, #10248	; 0x2808
 800170c:	443a      	add	r2, r7
 800170e:	6812      	ldr	r2, [r2, #0]
 8001710:	4985      	ldr	r1, [pc, #532]	; (8001928 <main+0x3c4>)
 8001712:	f01a facd 	bl	801bcb0 <siprintf>
			CDC_Transmit_HS(response_packet, strlen(response_packet));
 8001716:	4b83      	ldr	r3, [pc, #524]	; (8001924 <main+0x3c0>)
 8001718:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 800171c:	f103 0310 	add.w	r3, r3, #16
 8001720:	443b      	add	r3, r7
 8001722:	4618      	mov	r0, r3
 8001724:	f7fe fe54 	bl	80003d0 <strlen>
 8001728:	4602      	mov	r2, r0
 800172a:	4b7e      	ldr	r3, [pc, #504]	; (8001924 <main+0x3c0>)
 800172c:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001730:	f103 0310 	add.w	r3, r3, #16
 8001734:	443b      	add	r3, r7
 8001736:	4611      	mov	r1, r2
 8001738:	4618      	mov	r0, r3
 800173a:	f018 ff63 	bl	801a604 <CDC_Transmit_HS>
			//CDC_Transmit_HS("hi4\n", strlen("hi4\n"));
			if (recv_packet(recieved_packet, MAX_PACKET_LENGTH)) {
 800173e:	4b7b      	ldr	r3, [pc, #492]	; (800192c <main+0x3c8>)
 8001740:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001744:	f103 0310 	add.w	r3, r3, #16
 8001748:	443b      	add	r3, r7
 800174a:	21fa      	movs	r1, #250	; 0xfa
 800174c:	4618      	mov	r0, r3
 800174e:	f7ff fe77 	bl	8001440 <recv_packet>
 8001752:	4603      	mov	r3, r0
 8001754:	2b00      	cmp	r3, #0
 8001756:	f000 808c 	beq.w	8001872 <main+0x30e>
				have_recieved_anything = 1;
 800175a:	2301      	movs	r3, #1
 800175c:	f642 020c 	movw	r2, #10252	; 0x280c
 8001760:	443a      	add	r2, r7
 8001762:	6013      	str	r3, [r2, #0]
				//CDC_Transmit_HS("hi3", strlen("hi3"));
				previousTime = HAL_GetTick();
 8001764:	f002 fcf2 	bl	800414c <HAL_GetTick>
 8001768:	f642 0308 	movw	r3, #10248	; 0x2808
 800176c:	443b      	add	r3, r7
 800176e:	6018      	str	r0, [r3, #0]
				if (strcmp(recieved_packet, "$") == 0) {
 8001770:	4b6e      	ldr	r3, [pc, #440]	; (800192c <main+0x3c8>)
 8001772:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001776:	f103 0310 	add.w	r3, r3, #16
 800177a:	443b      	add	r3, r7
 800177c:	496c      	ldr	r1, [pc, #432]	; (8001930 <main+0x3cc>)
 800177e:	4618      	mov	r0, r3
 8001780:	f7fe fdc6 	bl	8000310 <strcmp>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d10d      	bne.n	80017a6 <main+0x242>
					//CDC_Transmit_HS("hi2", strlen("hi2"));
					strcpy(communication_state, "SENDING RELIABLE");
 800178a:	4b65      	ldr	r3, [pc, #404]	; (8001920 <main+0x3bc>)
 800178c:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001790:	f103 0310 	add.w	r3, r3, #16
 8001794:	443b      	add	r3, r7
 8001796:	4a67      	ldr	r2, [pc, #412]	; (8001934 <main+0x3d0>)
 8001798:	461c      	mov	r4, r3
 800179a:	4615      	mov	r5, r2
 800179c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800179e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017a0:	682b      	ldr	r3, [r5, #0]
 80017a2:	7023      	strb	r3, [r4, #0]
 80017a4:	e79a      	b.n	80016dc <main+0x178>
				} else if(sscanf(recieved_packet, "! %d", &max_packet_count) == 1) {
 80017a6:	4a64      	ldr	r2, [pc, #400]	; (8001938 <main+0x3d4>)
 80017a8:	f642 0310 	movw	r3, #10256	; 0x2810
 80017ac:	4413      	add	r3, r2
 80017ae:	19da      	adds	r2, r3, r7
 80017b0:	4b5e      	ldr	r3, [pc, #376]	; (800192c <main+0x3c8>)
 80017b2:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 80017b6:	f103 0310 	add.w	r3, r3, #16
 80017ba:	443b      	add	r3, r7
 80017bc:	495f      	ldr	r1, [pc, #380]	; (800193c <main+0x3d8>)
 80017be:	4618      	mov	r0, r3
 80017c0:	f01a fa96 	bl	801bcf0 <siscanf>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b01      	cmp	r3, #1
 80017c8:	d10f      	bne.n	80017ea <main+0x286>
					strcpy(communication_state,"SENDING STREAM");
 80017ca:	4b55      	ldr	r3, [pc, #340]	; (8001920 <main+0x3bc>)
 80017cc:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 80017d0:	f103 0310 	add.w	r3, r3, #16
 80017d4:	443b      	add	r3, r7
 80017d6:	4a5a      	ldr	r2, [pc, #360]	; (8001940 <main+0x3dc>)
 80017d8:	461c      	mov	r4, r3
 80017da:	4613      	mov	r3, r2
 80017dc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80017de:	c407      	stmia	r4!, {r0, r1, r2}
 80017e0:	8023      	strh	r3, [r4, #0]
 80017e2:	3402      	adds	r4, #2
 80017e4:	0c1b      	lsrs	r3, r3, #16
 80017e6:	7023      	strb	r3, [r4, #0]
 80017e8:	e778      	b.n	80016dc <main+0x178>
				} else if (strcmp(recieved_packet, previous_packet) == 0) {
 80017ea:	4a56      	ldr	r2, [pc, #344]	; (8001944 <main+0x3e0>)
 80017ec:	f642 0310 	movw	r3, #10256	; 0x2810
 80017f0:	4413      	add	r3, r2
 80017f2:	19da      	adds	r2, r3, r7
 80017f4:	4b4d      	ldr	r3, [pc, #308]	; (800192c <main+0x3c8>)
 80017f6:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 80017fa:	f103 0310 	add.w	r3, r3, #16
 80017fe:	443b      	add	r3, r7
 8001800:	4611      	mov	r1, r2
 8001802:	4618      	mov	r0, r3
 8001804:	f7fe fd84 	bl	8000310 <strcmp>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d109      	bne.n	8001822 <main+0x2be>
					//send acknowledge again
					LoRA_sendPacket(recieved_packet);
 800180e:	4b47      	ldr	r3, [pc, #284]	; (800192c <main+0x3c8>)
 8001810:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001814:	f103 0310 	add.w	r3, r3, #16
 8001818:	443b      	add	r3, r7
 800181a:	4618      	mov	r0, r3
 800181c:	f7ff fd3f 	bl	800129e <LoRA_sendPacket>
 8001820:	e75c      	b.n	80016dc <main+0x178>
				} else {
					//CDC_Transmit_HS("hi1", strlen("hi1"));
					strcpy(previous_packet, recieved_packet);
 8001822:	4a42      	ldr	r2, [pc, #264]	; (800192c <main+0x3c8>)
 8001824:	f642 0310 	movw	r3, #10256	; 0x2810
 8001828:	4413      	add	r3, r2
 800182a:	19da      	adds	r2, r3, r7
 800182c:	4b45      	ldr	r3, [pc, #276]	; (8001944 <main+0x3e0>)
 800182e:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001832:	f103 0310 	add.w	r3, r3, #16
 8001836:	443b      	add	r3, r7
 8001838:	4611      	mov	r1, r2
 800183a:	4618      	mov	r0, r3
 800183c:	f01a fb49 	bl	801bed2 <strcpy>
					LoRA_sendPacket(recieved_packet);
 8001840:	4b3a      	ldr	r3, [pc, #232]	; (800192c <main+0x3c8>)
 8001842:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001846:	f103 0310 	add.w	r3, r3, #16
 800184a:	443b      	add	r3, r7
 800184c:	4618      	mov	r0, r3
 800184e:	f7ff fd26 	bl	800129e <LoRA_sendPacket>
					strcpy(command, recieved_packet);
 8001852:	4a36      	ldr	r2, [pc, #216]	; (800192c <main+0x3c8>)
 8001854:	f642 0310 	movw	r3, #10256	; 0x2810
 8001858:	4413      	add	r3, r2
 800185a:	19da      	adds	r2, r3, r7
 800185c:	4b3a      	ldr	r3, [pc, #232]	; (8001948 <main+0x3e4>)
 800185e:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001862:	f103 0310 	add.w	r3, r3, #16
 8001866:	443b      	add	r3, r7
 8001868:	4611      	mov	r1, r2
 800186a:	4618      	mov	r0, r3
 800186c:	f01a fb31 	bl	801bed2 <strcpy>
 8001870:	e734      	b.n	80016dc <main+0x178>
					//CDC_Transmit_HS(command, strlen(command));
				}
			} else if ((!have_recieved_anything && HAL_GetTick() - previousTime > 1000) ||
 8001872:	f642 030c 	movw	r3, #10252	; 0x280c
 8001876:	443b      	add	r3, r7
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d10a      	bne.n	8001894 <main+0x330>
 800187e:	f002 fc65 	bl	800414c <HAL_GetTick>
 8001882:	4602      	mov	r2, r0
 8001884:	f642 0308 	movw	r3, #10248	; 0x2808
 8001888:	443b      	add	r3, r7
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	1ad3      	subs	r3, r2, r3
 800188e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001892:	d813      	bhi.n	80018bc <main+0x358>
 8001894:	f642 030c 	movw	r3, #10252	; 0x280c
 8001898:	443b      	add	r3, r7
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	2b00      	cmp	r3, #0
 800189e:	f43f af1d 	beq.w	80016dc <main+0x178>
					(have_recieved_anything && HAL_GetTick() - previousTime > 5000)) {
 80018a2:	f002 fc53 	bl	800414c <HAL_GetTick>
 80018a6:	4602      	mov	r2, r0
 80018a8:	f642 0308 	movw	r3, #10248	; 0x2808
 80018ac:	443b      	add	r3, r7
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	1ad3      	subs	r3, r2, r3
 80018b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80018b6:	4293      	cmp	r3, r2
 80018b8:	f67f af10 	bls.w	80016dc <main+0x178>
				//CDC_Transmit_HS("hi5", strlen("hi5"));
				previousTime = HAL_GetTick();
 80018bc:	f002 fc46 	bl	800414c <HAL_GetTick>
 80018c0:	f642 0308 	movw	r3, #10248	; 0x2808
 80018c4:	443b      	add	r3, r7
 80018c6:	6018      	str	r0, [r3, #0]
				//give up MASTER
				sprintf(response_packet, "$ %s", state);
 80018c8:	4a20      	ldr	r2, [pc, #128]	; (800194c <main+0x3e8>)
 80018ca:	f642 0310 	movw	r3, #10256	; 0x2810
 80018ce:	4413      	add	r3, r2
 80018d0:	19da      	adds	r2, r3, r7
 80018d2:	4b14      	ldr	r3, [pc, #80]	; (8001924 <main+0x3c0>)
 80018d4:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 80018d8:	f103 0310 	add.w	r3, r3, #16
 80018dc:	443b      	add	r3, r7
 80018de:	491c      	ldr	r1, [pc, #112]	; (8001950 <main+0x3ec>)
 80018e0:	4618      	mov	r0, r3
 80018e2:	f01a f9e5 	bl	801bcb0 <siprintf>
				LoRA_sendPacket(response_packet);
 80018e6:	4b0f      	ldr	r3, [pc, #60]	; (8001924 <main+0x3c0>)
 80018e8:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 80018ec:	f103 0310 	add.w	r3, r3, #16
 80018f0:	443b      	add	r3, r7
 80018f2:	4618      	mov	r0, r3
 80018f4:	f7ff fcd3 	bl	800129e <LoRA_sendPacket>
 80018f8:	e6f0      	b.n	80016dc <main+0x178>
 80018fa:	bf00      	nop
 80018fc:	ffffef78 	.word	0xffffef78
 8001900:	24001698 	.word	0x24001698
 8001904:	240011dc 	.word	0x240011dc
 8001908:	58021800 	.word	0x58021800
 800190c:	ffffdf48 	.word	0xffffdf48
 8001910:	0801fd04 	.word	0x0801fd04
 8001914:	33bca100 	.word	0x33bca100
 8001918:	0801fcf0 	.word	0x0801fcf0
 800191c:	0801fd14 	.word	0x0801fd14
 8001920:	ffffd860 	.word	0xffffd860
 8001924:	ffffda5c 	.word	0xffffda5c
 8001928:	0801fd28 	.word	0x0801fd28
 800192c:	ffffdc54 	.word	0xffffdc54
 8001930:	0801fd40 	.word	0x0801fd40
 8001934:	0801fd44 	.word	0x0801fd44
 8001938:	ffffd95c 	.word	0xffffd95c
 800193c:	0801fd58 	.word	0x0801fd58
 8001940:	0801fd60 	.word	0x0801fd60
 8001944:	ffffdb58 	.word	0xffffdb58
 8001948:	ffffdd50 	.word	0xffffdd50
 800194c:	ffffde4c 	.word	0xffffde4c
 8001950:	0801fd70 	.word	0x0801fd70
			}
		} else if (strcmp(communication_state, "RECEIVING STREAM") == 0){
 8001954:	4bc6      	ldr	r3, [pc, #792]	; (8001c70 <main+0x70c>)
 8001956:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 800195a:	f103 0310 	add.w	r3, r3, #16
 800195e:	443b      	add	r3, r7
 8001960:	49c4      	ldr	r1, [pc, #784]	; (8001c74 <main+0x710>)
 8001962:	4618      	mov	r0, r3
 8001964:	f7fe fcd4 	bl	8000310 <strcmp>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d172      	bne.n	8001a54 <main+0x4f0>
			if(recv_packet(recieved_packet, MAX_PACKET_LENGTH))
 800196e:	4bc2      	ldr	r3, [pc, #776]	; (8001c78 <main+0x714>)
 8001970:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001974:	f103 0310 	add.w	r3, r3, #16
 8001978:	443b      	add	r3, r7
 800197a:	21fa      	movs	r1, #250	; 0xfa
 800197c:	4618      	mov	r0, r3
 800197e:	f7ff fd5f 	bl	8001440 <recv_packet>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d03a      	beq.n	80019fe <main+0x49a>
			{
				previousTime = HAL_GetTick();
 8001988:	f002 fbe0 	bl	800414c <HAL_GetTick>
 800198c:	f642 0308 	movw	r3, #10248	; 0x2808
 8001990:	443b      	add	r3, r7
 8001992:	6018      	str	r0, [r3, #0]
				if(sscanf(recieved_packet, "$ %s", state) == 1)
 8001994:	4ab9      	ldr	r2, [pc, #740]	; (8001c7c <main+0x718>)
 8001996:	f642 0310 	movw	r3, #10256	; 0x2810
 800199a:	4413      	add	r3, r2
 800199c:	19da      	adds	r2, r3, r7
 800199e:	4bb6      	ldr	r3, [pc, #728]	; (8001c78 <main+0x714>)
 80019a0:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 80019a4:	f103 0310 	add.w	r3, r3, #16
 80019a8:	443b      	add	r3, r7
 80019aa:	49b5      	ldr	r1, [pc, #724]	; (8001c80 <main+0x71c>)
 80019ac:	4618      	mov	r0, r3
 80019ae:	f01a f99f 	bl	801bcf0 <siscanf>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b01      	cmp	r3, #1
 80019b6:	d10d      	bne.n	80019d4 <main+0x470>
				{
					strcpy(communication_state,"SENDING RELIABLE");
 80019b8:	4bad      	ldr	r3, [pc, #692]	; (8001c70 <main+0x70c>)
 80019ba:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 80019be:	f103 0310 	add.w	r3, r3, #16
 80019c2:	443b      	add	r3, r7
 80019c4:	4aaf      	ldr	r2, [pc, #700]	; (8001c84 <main+0x720>)
 80019c6:	461c      	mov	r4, r3
 80019c8:	4615      	mov	r5, r2
 80019ca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019ce:	682b      	ldr	r3, [r5, #0]
 80019d0:	7023      	strb	r3, [r4, #0]
 80019d2:	e683      	b.n	80016dc <main+0x178>
				}
				else
				{
					CDC_Transmit_HS(recieved_packet, strlen(recieved_packet));
 80019d4:	4ba8      	ldr	r3, [pc, #672]	; (8001c78 <main+0x714>)
 80019d6:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 80019da:	f103 0310 	add.w	r3, r3, #16
 80019de:	443b      	add	r3, r7
 80019e0:	4618      	mov	r0, r3
 80019e2:	f7fe fcf5 	bl	80003d0 <strlen>
 80019e6:	4602      	mov	r2, r0
 80019e8:	4ba3      	ldr	r3, [pc, #652]	; (8001c78 <main+0x714>)
 80019ea:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 80019ee:	f103 0310 	add.w	r3, r3, #16
 80019f2:	443b      	add	r3, r7
 80019f4:	4611      	mov	r1, r2
 80019f6:	4618      	mov	r0, r3
 80019f8:	f018 fe04 	bl	801a604 <CDC_Transmit_HS>
 80019fc:	e66e      	b.n	80016dc <main+0x178>
				}
			}
			else if(HAL_GetTick()-previousTime > 1000)
 80019fe:	f002 fba5 	bl	800414c <HAL_GetTick>
 8001a02:	4602      	mov	r2, r0
 8001a04:	f642 0308 	movw	r3, #10248	; 0x2808
 8001a08:	443b      	add	r3, r7
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	1ad3      	subs	r3, r2, r3
 8001a0e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001a12:	f67f ae63 	bls.w	80016dc <main+0x178>
			{
			  previousTime = HAL_GetTick();
 8001a16:	f002 fb99 	bl	800414c <HAL_GetTick>
 8001a1a:	f642 0308 	movw	r3, #10248	; 0x2808
 8001a1e:	443b      	add	r3, r7
 8001a20:	6018      	str	r0, [r3, #0]
			  //give up SENDING
			  sprintf(response_packet, "! %d", packets_streamed);
 8001a22:	4a99      	ldr	r2, [pc, #612]	; (8001c88 <main+0x724>)
 8001a24:	f642 0310 	movw	r3, #10256	; 0x2810
 8001a28:	4413      	add	r3, r2
 8001a2a:	19da      	adds	r2, r3, r7
 8001a2c:	4b97      	ldr	r3, [pc, #604]	; (8001c8c <main+0x728>)
 8001a2e:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001a32:	f103 0310 	add.w	r3, r3, #16
 8001a36:	443b      	add	r3, r7
 8001a38:	4995      	ldr	r1, [pc, #596]	; (8001c90 <main+0x72c>)
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f01a f938 	bl	801bcb0 <siprintf>
			  LoRA_sendPacket(response_packet);
 8001a40:	4b92      	ldr	r3, [pc, #584]	; (8001c8c <main+0x728>)
 8001a42:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001a46:	f103 0310 	add.w	r3, r3, #16
 8001a4a:	443b      	add	r3, r7
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f7ff fc26 	bl	800129e <LoRA_sendPacket>
 8001a52:	e643      	b.n	80016dc <main+0x178>
			}
		} else if(strcmp(communication_state,"SENDING STREAM") == 0) {
 8001a54:	4b86      	ldr	r3, [pc, #536]	; (8001c70 <main+0x70c>)
 8001a56:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001a5a:	f103 0310 	add.w	r3, r3, #16
 8001a5e:	443b      	add	r3, r7
 8001a60:	498c      	ldr	r1, [pc, #560]	; (8001c94 <main+0x730>)
 8001a62:	4618      	mov	r0, r3
 8001a64:	f7fe fc54 	bl	8000310 <strcmp>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	f040 80ae 	bne.w	8001bcc <main+0x668>
			if(max_packet_count == 0)
 8001a70:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8001a74:	f2a3 63a4 	subw	r3, r3, #1700	; 0x6a4
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d12e      	bne.n	8001adc <main+0x578>
			{
				strcpy(communication_state,"RECEIVING RELIABLE");
 8001a7e:	4b7c      	ldr	r3, [pc, #496]	; (8001c70 <main+0x70c>)
 8001a80:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001a84:	f103 0310 	add.w	r3, r3, #16
 8001a88:	443b      	add	r3, r7
 8001a8a:	4a83      	ldr	r2, [pc, #524]	; (8001c98 <main+0x734>)
 8001a8c:	461c      	mov	r4, r3
 8001a8e:	4615      	mov	r5, r2
 8001a90:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a92:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a94:	682b      	ldr	r3, [r5, #0]
 8001a96:	461a      	mov	r2, r3
 8001a98:	8022      	strh	r2, [r4, #0]
 8001a9a:	3402      	adds	r4, #2
 8001a9c:	0c1b      	lsrs	r3, r3, #16
 8001a9e:	7023      	strb	r3, [r4, #0]
				have_recieved_anything = 0;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	f642 020c 	movw	r2, #10252	; 0x280c
 8001aa6:	443a      	add	r2, r7
 8001aa8:	6013      	str	r3, [r2, #0]
				sprintf(response_packet, "$ %s", state);
 8001aaa:	4a74      	ldr	r2, [pc, #464]	; (8001c7c <main+0x718>)
 8001aac:	f642 0310 	movw	r3, #10256	; 0x2810
 8001ab0:	4413      	add	r3, r2
 8001ab2:	19da      	adds	r2, r3, r7
 8001ab4:	4b75      	ldr	r3, [pc, #468]	; (8001c8c <main+0x728>)
 8001ab6:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001aba:	f103 0310 	add.w	r3, r3, #16
 8001abe:	443b      	add	r3, r7
 8001ac0:	496f      	ldr	r1, [pc, #444]	; (8001c80 <main+0x71c>)
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f01a f8f4 	bl	801bcb0 <siprintf>
				LoRA_sendPacket(response_packet);
 8001ac8:	4b70      	ldr	r3, [pc, #448]	; (8001c8c <main+0x728>)
 8001aca:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001ace:	f103 0310 	add.w	r3, r3, #16
 8001ad2:	443b      	add	r3, r7
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f7ff fbe2 	bl	800129e <LoRA_sendPacket>
 8001ada:	e5ff      	b.n	80016dc <main+0x178>
			}
			else
			{
				//send whatever
				if (strcmp(state, "ARMED") == 0) {
 8001adc:	4b67      	ldr	r3, [pc, #412]	; (8001c7c <main+0x718>)
 8001ade:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001ae2:	f103 0310 	add.w	r3, r3, #16
 8001ae6:	443b      	add	r3, r7
 8001ae8:	496c      	ldr	r1, [pc, #432]	; (8001c9c <main+0x738>)
 8001aea:	4618      	mov	r0, r3
 8001aec:	f7fe fc10 	bl	8000310 <strcmp>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d15e      	bne.n	8001bb4 <main+0x650>
					if (strcmp(command, "FIRE") == 0) {
 8001af6:	4b6a      	ldr	r3, [pc, #424]	; (8001ca0 <main+0x73c>)
 8001af8:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001afc:	f103 0310 	add.w	r3, r3, #16
 8001b00:	443b      	add	r3, r7
 8001b02:	4968      	ldr	r1, [pc, #416]	; (8001ca4 <main+0x740>)
 8001b04:	4618      	mov	r0, r3
 8001b06:	f7fe fc03 	bl	8000310 <strcmp>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d151      	bne.n	8001bb4 <main+0x650>
						HAL_ADC_Start(&hadc1); // start the adc
 8001b10:	4865      	ldr	r0, [pc, #404]	; (8001ca8 <main+0x744>)
 8001b12:	f003 f855 	bl	8004bc0 <HAL_ADC_Start>
						HAL_ADC_PollForConversion(&hadc1, 100); // poll for conversion
 8001b16:	2164      	movs	r1, #100	; 0x64
 8001b18:	4863      	ldr	r0, [pc, #396]	; (8001ca8 <main+0x744>)
 8001b1a:	f003 f94f 	bl	8004dbc <HAL_ADC_PollForConversion>
						char debug_data[100];
						uint16_t adc_val = HAL_ADC_GetValue(&hadc1); // get the adc value
 8001b1e:	4862      	ldr	r0, [pc, #392]	; (8001ca8 <main+0x744>)
 8001b20:	f003 fa40 	bl	8004fa4 <HAL_ADC_GetValue>
 8001b24:	4603      	mov	r3, r0
 8001b26:	f242 72f2 	movw	r2, #10226	; 0x27f2
 8001b2a:	443a      	add	r2, r7
 8001b2c:	8013      	strh	r3, [r2, #0]
						sprintf(debug_data, "%d, %d\n", HAL_GetTick(), adc_val);
 8001b2e:	f002 fb0d 	bl	800414c <HAL_GetTick>
 8001b32:	4602      	mov	r2, r0
 8001b34:	f242 73f2 	movw	r3, #10226	; 0x27f2
 8001b38:	443b      	add	r3, r7
 8001b3a:	881b      	ldrh	r3, [r3, #0]
 8001b3c:	485b      	ldr	r0, [pc, #364]	; (8001cac <main+0x748>)
 8001b3e:	f642 0110 	movw	r1, #10256	; 0x2810
 8001b42:	4401      	add	r1, r0
 8001b44:	19c8      	adds	r0, r1, r7
 8001b46:	495a      	ldr	r1, [pc, #360]	; (8001cb0 <main+0x74c>)
 8001b48:	f01a f8b2 	bl	801bcb0 <siprintf>
						FR_Status = f_open(&Fil, "MyTextFile.txt",
 8001b4c:	4b59      	ldr	r3, [pc, #356]	; (8001cb4 <main+0x750>)
 8001b4e:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001b52:	f103 0310 	add.w	r3, r3, #16
 8001b56:	443b      	add	r3, r7
 8001b58:	2232      	movs	r2, #50	; 0x32
 8001b5a:	4957      	ldr	r1, [pc, #348]	; (8001cb8 <main+0x754>)
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f017 fecb 	bl	80198f8 <f_open>
 8001b62:	4603      	mov	r3, r0
 8001b64:	f642 0203 	movw	r2, #10243	; 0x2803
 8001b68:	443a      	add	r2, r7
 8001b6a:	7013      	strb	r3, [r2, #0]
								FA_OPEN_APPEND | FA_WRITE);
						f_puts(debug_data, &Fil);
 8001b6c:	4a51      	ldr	r2, [pc, #324]	; (8001cb4 <main+0x750>)
 8001b6e:	f642 0310 	movw	r3, #10256	; 0x2810
 8001b72:	4413      	add	r3, r2
 8001b74:	19da      	adds	r2, r3, r7
 8001b76:	4b4d      	ldr	r3, [pc, #308]	; (8001cac <main+0x748>)
 8001b78:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001b7c:	f103 0310 	add.w	r3, r3, #16
 8001b80:	443b      	add	r3, r7
 8001b82:	4611      	mov	r1, r2
 8001b84:	4618      	mov	r0, r3
 8001b86:	f018 fb36 	bl	801a1f6 <f_puts>
						f_close(&Fil);
 8001b8a:	4b4a      	ldr	r3, [pc, #296]	; (8001cb4 <main+0x750>)
 8001b8c:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001b90:	f103 0310 	add.w	r3, r3, #16
 8001b94:	443b      	add	r3, r7
 8001b96:	4618      	mov	r0, r3
 8001b98:	f018 fa8c 	bl	801a0b4 <f_close>
						HAL_ADC_Stop(&hadc1); // stop adc
 8001b9c:	4842      	ldr	r0, [pc, #264]	; (8001ca8 <main+0x744>)
 8001b9e:	f003 f8d9 	bl	8004d54 <HAL_ADC_Stop>
						LoRA_sendPacket(debug_data);
 8001ba2:	4b42      	ldr	r3, [pc, #264]	; (8001cac <main+0x748>)
 8001ba4:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001ba8:	f103 0310 	add.w	r3, r3, #16
 8001bac:	443b      	add	r3, r7
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f7ff fb75 	bl	800129e <LoRA_sendPacket>
					}
				}
				max_packet_count--;
 8001bb4:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8001bb8:	f2a3 63a4 	subw	r3, r3, #1700	; 0x6a4
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	1e5a      	subs	r2, r3, #1
 8001bc0:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8001bc4:	f2a3 63a4 	subw	r3, r3, #1700	; 0x6a4
 8001bc8:	601a      	str	r2, [r3, #0]
 8001bca:	e587      	b.n	80016dc <main+0x178>
			}
			
		}
		else if (strcmp(communication_state, "SENDING RELIABLE") == 0) {
 8001bcc:	4b28      	ldr	r3, [pc, #160]	; (8001c70 <main+0x70c>)
 8001bce:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001bd2:	f103 0310 	add.w	r3, r3, #16
 8001bd6:	443b      	add	r3, r7
 8001bd8:	492a      	ldr	r1, [pc, #168]	; (8001c84 <main+0x720>)
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f7fe fb98 	bl	8000310 <strcmp>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	f47f ad7a 	bne.w	80016dc <main+0x178>
			if (strcmp(state, "DISARMED") == 0) {
 8001be8:	4b24      	ldr	r3, [pc, #144]	; (8001c7c <main+0x718>)
 8001bea:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001bee:	f103 0310 	add.w	r3, r3, #16
 8001bf2:	443b      	add	r3, r7
 8001bf4:	4931      	ldr	r1, [pc, #196]	; (8001cbc <main+0x758>)
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f7fe fb8a 	bl	8000310 <strcmp>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	f040 811f 	bne.w	8001e42 <main+0x8de>
				if (strcmp(command, "ARM") == 0) {
 8001c04:	4b26      	ldr	r3, [pc, #152]	; (8001ca0 <main+0x73c>)
 8001c06:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001c0a:	f103 0310 	add.w	r3, r3, #16
 8001c0e:	443b      	add	r3, r7
 8001c10:	492b      	ldr	r1, [pc, #172]	; (8001cc0 <main+0x75c>)
 8001c12:	4618      	mov	r0, r3
 8001c14:	f7fe fb7c 	bl	8000310 <strcmp>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d117      	bne.n	8001c4e <main+0x6ea>
					CDC_Transmit_HS("HELLO 2", strlen("HELLO 2"));
 8001c1e:	2107      	movs	r1, #7
 8001c20:	4828      	ldr	r0, [pc, #160]	; (8001cc4 <main+0x760>)
 8001c22:	f018 fcef 	bl	801a604 <CDC_Transmit_HS>
					if (!arm(state)) {
 8001c26:	4b15      	ldr	r3, [pc, #84]	; (8001c7c <main+0x718>)
 8001c28:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001c2c:	f103 0310 	add.w	r3, r3, #16
 8001c30:	443b      	add	r3, r7
 8001c32:	4618      	mov	r0, r3
 8001c34:	f7ff fbd2 	bl	80013dc <arm>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d103      	bne.n	8001c46 <main+0x6e2>
						reliable_send_packet("ARM SUCCESS");
 8001c3e:	4822      	ldr	r0, [pc, #136]	; (8001cc8 <main+0x764>)
 8001c40:	f7ff fc2d 	bl	800149e <reliable_send_packet>
 8001c44:	e15a      	b.n	8001efc <main+0x998>
					} else {
						reliable_send_packet("ARM UNSUCCESSFUL");
 8001c46:	4821      	ldr	r0, [pc, #132]	; (8001ccc <main+0x768>)
 8001c48:	f7ff fc29 	bl	800149e <reliable_send_packet>
 8001c4c:	e156      	b.n	8001efc <main+0x998>
					}
				} else if (strcmp(command, "DISARM") == 0) {
 8001c4e:	4b14      	ldr	r3, [pc, #80]	; (8001ca0 <main+0x73c>)
 8001c50:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001c54:	f103 0310 	add.w	r3, r3, #16
 8001c58:	443b      	add	r3, r7
 8001c5a:	491d      	ldr	r1, [pc, #116]	; (8001cd0 <main+0x76c>)
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f7fe fb57 	bl	8000310 <strcmp>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d137      	bne.n	8001cd8 <main+0x774>
					reliable_send_packet("ALREADY DISARMED");
 8001c68:	481a      	ldr	r0, [pc, #104]	; (8001cd4 <main+0x770>)
 8001c6a:	f7ff fc18 	bl	800149e <reliable_send_packet>
 8001c6e:	e145      	b.n	8001efc <main+0x998>
 8001c70:	ffffd860 	.word	0xffffd860
 8001c74:	0801fd78 	.word	0x0801fd78
 8001c78:	ffffdc54 	.word	0xffffdc54
 8001c7c:	ffffde4c 	.word	0xffffde4c
 8001c80:	0801fd70 	.word	0x0801fd70
 8001c84:	0801fd44 	.word	0x0801fd44
 8001c88:	ffffd960 	.word	0xffffd960
 8001c8c:	ffffda5c 	.word	0xffffda5c
 8001c90:	0801fd58 	.word	0x0801fd58
 8001c94:	0801fd60 	.word	0x0801fd60
 8001c98:	0801fd14 	.word	0x0801fd14
 8001c9c:	0801fcfc 	.word	0x0801fcfc
 8001ca0:	ffffdd50 	.word	0xffffdd50
 8001ca4:	0801fd8c 	.word	0x0801fd8c
 8001ca8:	24000c6c 	.word	0x24000c6c
 8001cac:	ffffd7f4 	.word	0xffffd7f4
 8001cb0:	0801fd94 	.word	0x0801fd94
 8001cb4:	ffffdf48 	.word	0xffffdf48
 8001cb8:	0801fd04 	.word	0x0801fd04
 8001cbc:	0801fcf0 	.word	0x0801fcf0
 8001cc0:	0801fd9c 	.word	0x0801fd9c
 8001cc4:	0801fda0 	.word	0x0801fda0
 8001cc8:	0801fda8 	.word	0x0801fda8
 8001ccc:	0801fdb4 	.word	0x0801fdb4
 8001cd0:	0801fdc8 	.word	0x0801fdc8
 8001cd4:	0801fdd0 	.word	0x0801fdd0
				} else if (strcmp(command, "CONT") == 0) {
 8001cd8:	4ba2      	ldr	r3, [pc, #648]	; (8001f64 <main+0xa00>)
 8001cda:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001cde:	f103 0310 	add.w	r3, r3, #16
 8001ce2:	443b      	add	r3, r7
 8001ce4:	49a0      	ldr	r1, [pc, #640]	; (8001f68 <main+0xa04>)
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f7fe fb12 	bl	8000310 <strcmp>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	f040 8104 	bne.w	8001efc <main+0x998>
					uint8_t CONTS[8];
					CONTS[0] = HAL_GPIO_ReadPin(CONT1_GPIO_Port, CONT1_Pin);
 8001cf4:	2104      	movs	r1, #4
 8001cf6:	489d      	ldr	r0, [pc, #628]	; (8001f6c <main+0xa08>)
 8001cf8:	f007 f91a 	bl	8008f30 <HAL_GPIO_ReadPin>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	461a      	mov	r2, r3
 8001d00:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8001d04:	f5a3 63f5 	sub.w	r3, r3, #1960	; 0x7a8
 8001d08:	701a      	strb	r2, [r3, #0]
					CONTS[1] = HAL_GPIO_ReadPin(CONT2_GPIO_Port, CONT2_Pin);
 8001d0a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d0e:	4898      	ldr	r0, [pc, #608]	; (8001f70 <main+0xa0c>)
 8001d10:	f007 f90e 	bl	8008f30 <HAL_GPIO_ReadPin>
 8001d14:	4603      	mov	r3, r0
 8001d16:	461a      	mov	r2, r3
 8001d18:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8001d1c:	f5a3 63f5 	sub.w	r3, r3, #1960	; 0x7a8
 8001d20:	705a      	strb	r2, [r3, #1]
					CONTS[2] = HAL_GPIO_ReadPin(CONT3_GPIO_Port, CONT3_Pin);
 8001d22:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d26:	4892      	ldr	r0, [pc, #584]	; (8001f70 <main+0xa0c>)
 8001d28:	f007 f902 	bl	8008f30 <HAL_GPIO_ReadPin>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	461a      	mov	r2, r3
 8001d30:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8001d34:	f5a3 63f5 	sub.w	r3, r3, #1960	; 0x7a8
 8001d38:	709a      	strb	r2, [r3, #2]
					CONTS[3] = HAL_GPIO_ReadPin(CONT4_GPIO_Port, CONT4_Pin);
 8001d3a:	2101      	movs	r1, #1
 8001d3c:	488d      	ldr	r0, [pc, #564]	; (8001f74 <main+0xa10>)
 8001d3e:	f007 f8f7 	bl	8008f30 <HAL_GPIO_ReadPin>
 8001d42:	4603      	mov	r3, r0
 8001d44:	461a      	mov	r2, r3
 8001d46:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8001d4a:	f5a3 63f5 	sub.w	r3, r3, #1960	; 0x7a8
 8001d4e:	70da      	strb	r2, [r3, #3]
					CONTS[4] = HAL_GPIO_ReadPin(CONT5_GPIO_Port, CONT5_Pin);
 8001d50:	2180      	movs	r1, #128	; 0x80
 8001d52:	4889      	ldr	r0, [pc, #548]	; (8001f78 <main+0xa14>)
 8001d54:	f007 f8ec 	bl	8008f30 <HAL_GPIO_ReadPin>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	461a      	mov	r2, r3
 8001d5c:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8001d60:	f5a3 63f5 	sub.w	r3, r3, #1960	; 0x7a8
 8001d64:	711a      	strb	r2, [r3, #4]
					CONTS[5] = HAL_GPIO_ReadPin(CONT6_GPIO_Port, CONT6_Pin);
 8001d66:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001d6a:	4883      	ldr	r0, [pc, #524]	; (8001f78 <main+0xa14>)
 8001d6c:	f007 f8e0 	bl	8008f30 <HAL_GPIO_ReadPin>
 8001d70:	4603      	mov	r3, r0
 8001d72:	461a      	mov	r2, r3
 8001d74:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8001d78:	f5a3 63f5 	sub.w	r3, r3, #1960	; 0x7a8
 8001d7c:	715a      	strb	r2, [r3, #5]
					CONTS[6] = HAL_GPIO_ReadPin(CONT7_GPIO_Port, CONT7_Pin);
 8001d7e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d82:	487d      	ldr	r0, [pc, #500]	; (8001f78 <main+0xa14>)
 8001d84:	f007 f8d4 	bl	8008f30 <HAL_GPIO_ReadPin>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	461a      	mov	r2, r3
 8001d8c:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8001d90:	f5a3 63f5 	sub.w	r3, r3, #1960	; 0x7a8
 8001d94:	719a      	strb	r2, [r3, #6]
					CONTS[7] = HAL_GPIO_ReadPin(CONT8_GPIO_Port, CONT8_Pin);
 8001d96:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d9a:	4877      	ldr	r0, [pc, #476]	; (8001f78 <main+0xa14>)
 8001d9c:	f007 f8c8 	bl	8008f30 <HAL_GPIO_ReadPin>
 8001da0:	4603      	mov	r3, r0
 8001da2:	461a      	mov	r2, r3
 8001da4:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8001da8:	f5a3 63f5 	sub.w	r3, r3, #1960	; 0x7a8
 8001dac:	71da      	strb	r2, [r3, #7]

					char message[100];
					for (int i = 0; i < 8; i++) {
 8001dae:	2300      	movs	r3, #0
 8001db0:	f642 0204 	movw	r2, #10244	; 0x2804
 8001db4:	443a      	add	r2, r7
 8001db6:	6013      	str	r3, [r2, #0]
 8001db8:	e03c      	b.n	8001e34 <main+0x8d0>
						if (CONTS[i]) {
 8001dba:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8001dbe:	f5a3 62f5 	sub.w	r2, r3, #1960	; 0x7a8
 8001dc2:	f642 0304 	movw	r3, #10244	; 0x2804
 8001dc6:	443b      	add	r3, r7
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4413      	add	r3, r2
 8001dcc:	781b      	ldrb	r3, [r3, #0]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d00f      	beq.n	8001df2 <main+0x88e>
							sprintf(message, "PYRO %d DOESN'T HAVE CONTINUITY",
 8001dd2:	f642 0304 	movw	r3, #10244	; 0x2804
 8001dd6:	443b      	add	r3, r7
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	1c5a      	adds	r2, r3, #1
 8001ddc:	4b67      	ldr	r3, [pc, #412]	; (8001f7c <main+0xa18>)
 8001dde:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001de2:	f103 0310 	add.w	r3, r3, #16
 8001de6:	443b      	add	r3, r7
 8001de8:	4965      	ldr	r1, [pc, #404]	; (8001f80 <main+0xa1c>)
 8001dea:	4618      	mov	r0, r3
 8001dec:	f019 ff60 	bl	801bcb0 <siprintf>
 8001df0:	e00e      	b.n	8001e10 <main+0x8ac>
									i + 1);
						} else {
							sprintf(message, "PYRO %d HAS CONTINUITY", i + 1);
 8001df2:	f642 0304 	movw	r3, #10244	; 0x2804
 8001df6:	443b      	add	r3, r7
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	1c5a      	adds	r2, r3, #1
 8001dfc:	4b5f      	ldr	r3, [pc, #380]	; (8001f7c <main+0xa18>)
 8001dfe:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001e02:	f103 0310 	add.w	r3, r3, #16
 8001e06:	443b      	add	r3, r7
 8001e08:	495e      	ldr	r1, [pc, #376]	; (8001f84 <main+0xa20>)
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f019 ff50 	bl	801bcb0 <siprintf>
						}

						reliable_send_packet(message);
 8001e10:	4b5a      	ldr	r3, [pc, #360]	; (8001f7c <main+0xa18>)
 8001e12:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001e16:	f103 0310 	add.w	r3, r3, #16
 8001e1a:	443b      	add	r3, r7
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7ff fb3e 	bl	800149e <reliable_send_packet>
					for (int i = 0; i < 8; i++) {
 8001e22:	f642 0304 	movw	r3, #10244	; 0x2804
 8001e26:	443b      	add	r3, r7
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	3301      	adds	r3, #1
 8001e2c:	f642 0204 	movw	r2, #10244	; 0x2804
 8001e30:	443a      	add	r2, r7
 8001e32:	6013      	str	r3, [r2, #0]
 8001e34:	f642 0304 	movw	r3, #10244	; 0x2804
 8001e38:	443b      	add	r3, r7
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	2b07      	cmp	r3, #7
 8001e3e:	ddbc      	ble.n	8001dba <main+0x856>
 8001e40:	e05c      	b.n	8001efc <main+0x998>
					}
				}
			} else if (strcmp(state, "ARMED") == 0) {
 8001e42:	4b51      	ldr	r3, [pc, #324]	; (8001f88 <main+0xa24>)
 8001e44:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001e48:	f103 0310 	add.w	r3, r3, #16
 8001e4c:	443b      	add	r3, r7
 8001e4e:	494f      	ldr	r1, [pc, #316]	; (8001f8c <main+0xa28>)
 8001e50:	4618      	mov	r0, r3
 8001e52:	f7fe fa5d 	bl	8000310 <strcmp>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d140      	bne.n	8001ede <main+0x97a>
				if (strcmp(command, "DISARM") == 0) {
 8001e5c:	4b41      	ldr	r3, [pc, #260]	; (8001f64 <main+0xa00>)
 8001e5e:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001e62:	f103 0310 	add.w	r3, r3, #16
 8001e66:	443b      	add	r3, r7
 8001e68:	4949      	ldr	r1, [pc, #292]	; (8001f90 <main+0xa2c>)
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f7fe fa50 	bl	8000310 <strcmp>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d113      	bne.n	8001e9e <main+0x93a>
					if (!disarm(state)) {
 8001e76:	4b44      	ldr	r3, [pc, #272]	; (8001f88 <main+0xa24>)
 8001e78:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001e7c:	f103 0310 	add.w	r3, r3, #16
 8001e80:	443b      	add	r3, r7
 8001e82:	4618      	mov	r0, r3
 8001e84:	f7ff fa36 	bl	80012f4 <disarm>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d103      	bne.n	8001e96 <main+0x932>
						reliable_send_packet("DISARM SUCCESS");
 8001e8e:	4841      	ldr	r0, [pc, #260]	; (8001f94 <main+0xa30>)
 8001e90:	f7ff fb05 	bl	800149e <reliable_send_packet>
 8001e94:	e01e      	b.n	8001ed4 <main+0x970>
					} else {
						reliable_send_packet("DISARM UNSUCCESS");
 8001e96:	4840      	ldr	r0, [pc, #256]	; (8001f98 <main+0xa34>)
 8001e98:	f7ff fb01 	bl	800149e <reliable_send_packet>
 8001e9c:	e01a      	b.n	8001ed4 <main+0x970>
					}
				} else if (strcmp(command, "ARM") == 0) {
 8001e9e:	4b31      	ldr	r3, [pc, #196]	; (8001f64 <main+0xa00>)
 8001ea0:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001ea4:	f103 0310 	add.w	r3, r3, #16
 8001ea8:	443b      	add	r3, r7
 8001eaa:	493c      	ldr	r1, [pc, #240]	; (8001f9c <main+0xa38>)
 8001eac:	4618      	mov	r0, r3
 8001eae:	f7fe fa2f 	bl	8000310 <strcmp>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d103      	bne.n	8001ec0 <main+0x95c>
					reliable_send_packet("ALREADY ARMED");
 8001eb8:	4839      	ldr	r0, [pc, #228]	; (8001fa0 <main+0xa3c>)
 8001eba:	f7ff faf0 	bl	800149e <reliable_send_packet>
 8001ebe:	e009      	b.n	8001ed4 <main+0x970>
				} else if (strcmp(command, "FIRE") == 0) {
 8001ec0:	4b28      	ldr	r3, [pc, #160]	; (8001f64 <main+0xa00>)
 8001ec2:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001ec6:	f103 0310 	add.w	r3, r3, #16
 8001eca:	443b      	add	r3, r7
 8001ecc:	4935      	ldr	r1, [pc, #212]	; (8001fa4 <main+0xa40>)
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f7fe fa1e 	bl	8000310 <strcmp>
					//strcpy(state, "STATIC_FIRE_LOGGING");
				}
				CDC_Transmit_HS("\nIamhere\n", strlen("\nIamhere\n"));
 8001ed4:	2109      	movs	r1, #9
 8001ed6:	4834      	ldr	r0, [pc, #208]	; (8001fa8 <main+0xa44>)
 8001ed8:	f018 fb94 	bl	801a604 <CDC_Transmit_HS>
 8001edc:	e00e      	b.n	8001efc <main+0x998>
			} else {
				LoRA_sendPacket("state wrong!");
 8001ede:	4833      	ldr	r0, [pc, #204]	; (8001fac <main+0xa48>)
 8001ee0:	f7ff f9dd 	bl	800129e <LoRA_sendPacket>
				HAL_Delay(100);
 8001ee4:	2064      	movs	r0, #100	; 0x64
 8001ee6:	f002 f93d 	bl	8004164 <HAL_Delay>
				LoRA_sendPacket(state);
 8001eea:	4b27      	ldr	r3, [pc, #156]	; (8001f88 <main+0xa24>)
 8001eec:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001ef0:	f103 0310 	add.w	r3, r3, #16
 8001ef4:	443b      	add	r3, r7
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f7ff f9d1 	bl	800129e <LoRA_sendPacket>
			}
			//HAL_Delay(100);
			sprintf(response_packet, "$ %s", state);
 8001efc:	4a22      	ldr	r2, [pc, #136]	; (8001f88 <main+0xa24>)
 8001efe:	f642 0310 	movw	r3, #10256	; 0x2810
 8001f02:	4413      	add	r3, r2
 8001f04:	19da      	adds	r2, r3, r7
 8001f06:	4b2a      	ldr	r3, [pc, #168]	; (8001fb0 <main+0xa4c>)
 8001f08:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001f0c:	f103 0310 	add.w	r3, r3, #16
 8001f10:	443b      	add	r3, r7
 8001f12:	4928      	ldr	r1, [pc, #160]	; (8001fb4 <main+0xa50>)
 8001f14:	4618      	mov	r0, r3
 8001f16:	f019 fecb 	bl	801bcb0 <siprintf>
			LoRA_sendPacket(response_packet);
 8001f1a:	4b25      	ldr	r3, [pc, #148]	; (8001fb0 <main+0xa4c>)
 8001f1c:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001f20:	f103 0310 	add.w	r3, r3, #16
 8001f24:	443b      	add	r3, r7
 8001f26:	4618      	mov	r0, r3
 8001f28:	f7ff f9b9 	bl	800129e <LoRA_sendPacket>
			CDC_Transmit_HS("\nIamhere2\n", strlen("\nIamhere2\n"));
 8001f2c:	210a      	movs	r1, #10
 8001f2e:	4822      	ldr	r0, [pc, #136]	; (8001fb8 <main+0xa54>)
 8001f30:	f018 fb68 	bl	801a604 <CDC_Transmit_HS>
			strcpy(communication_state, "RECEIVING RELIABLE");
 8001f34:	4b21      	ldr	r3, [pc, #132]	; (8001fbc <main+0xa58>)
 8001f36:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001f3a:	f103 0310 	add.w	r3, r3, #16
 8001f3e:	443b      	add	r3, r7
 8001f40:	4a1f      	ldr	r2, [pc, #124]	; (8001fc0 <main+0xa5c>)
 8001f42:	461c      	mov	r4, r3
 8001f44:	4615      	mov	r5, r2
 8001f46:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f48:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f4a:	682b      	ldr	r3, [r5, #0]
 8001f4c:	461a      	mov	r2, r3
 8001f4e:	8022      	strh	r2, [r4, #0]
 8001f50:	3402      	adds	r4, #2
 8001f52:	0c1b      	lsrs	r3, r3, #16
 8001f54:	7023      	strb	r3, [r4, #0]
			have_recieved_anything = 0;
 8001f56:	2300      	movs	r3, #0
 8001f58:	f642 020c 	movw	r2, #10252	; 0x280c
 8001f5c:	443a      	add	r2, r7
 8001f5e:	6013      	str	r3, [r2, #0]
		if (strcmp(communication_state, "RECEIVING RELIABLE") == 0) {
 8001f60:	f7ff bbbc 	b.w	80016dc <main+0x178>
 8001f64:	ffffdd50 	.word	0xffffdd50
 8001f68:	0801fde4 	.word	0x0801fde4
 8001f6c:	58020400 	.word	0x58020400
 8001f70:	58021400 	.word	0x58021400
 8001f74:	58021800 	.word	0x58021800
 8001f78:	58021000 	.word	0x58021000
 8001f7c:	ffffd7f4 	.word	0xffffd7f4
 8001f80:	0801fdec 	.word	0x0801fdec
 8001f84:	0801fe0c 	.word	0x0801fe0c
 8001f88:	ffffde4c 	.word	0xffffde4c
 8001f8c:	0801fcfc 	.word	0x0801fcfc
 8001f90:	0801fdc8 	.word	0x0801fdc8
 8001f94:	0801fe24 	.word	0x0801fe24
 8001f98:	0801fe34 	.word	0x0801fe34
 8001f9c:	0801fd9c 	.word	0x0801fd9c
 8001fa0:	0801fe48 	.word	0x0801fe48
 8001fa4:	0801fd8c 	.word	0x0801fd8c
 8001fa8:	0801fe58 	.word	0x0801fe58
 8001fac:	0801fe64 	.word	0x0801fe64
 8001fb0:	ffffda5c 	.word	0xffffda5c
 8001fb4:	0801fd70 	.word	0x0801fd70
 8001fb8:	0801fe74 	.word	0x0801fe74
 8001fbc:	ffffd860 	.word	0xffffd860
 8001fc0:	0801fd14 	.word	0x0801fd14

08001fc4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b09c      	sub	sp, #112	; 0x70
 8001fc8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001fca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fce:	224c      	movs	r2, #76	; 0x4c
 8001fd0:	2100      	movs	r1, #0
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f019 fefd 	bl	801bdd2 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001fd8:	1d3b      	adds	r3, r7, #4
 8001fda:	2220      	movs	r2, #32
 8001fdc:	2100      	movs	r1, #0
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f019 fef7 	bl	801bdd2 <memset>

	/** Supply configuration update enable
	 */
	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001fe4:	2002      	movs	r0, #2
 8001fe6:	f008 fbcf 	bl	800a788 <HAL_PWREx_ConfigSupply>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001fea:	2300      	movs	r3, #0
 8001fec:	603b      	str	r3, [r7, #0]
 8001fee:	4b30      	ldr	r3, [pc, #192]	; (80020b0 <SystemClock_Config+0xec>)
 8001ff0:	699b      	ldr	r3, [r3, #24]
 8001ff2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001ff6:	4a2e      	ldr	r2, [pc, #184]	; (80020b0 <SystemClock_Config+0xec>)
 8001ff8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ffc:	6193      	str	r3, [r2, #24]
 8001ffe:	4b2c      	ldr	r3, [pc, #176]	; (80020b0 <SystemClock_Config+0xec>)
 8002000:	699b      	ldr	r3, [r3, #24]
 8002002:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002006:	603b      	str	r3, [r7, #0]
 8002008:	683b      	ldr	r3, [r7, #0]

	while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {
 800200a:	bf00      	nop
 800200c:	4b28      	ldr	r3, [pc, #160]	; (80020b0 <SystemClock_Config+0xec>)
 800200e:	699b      	ldr	r3, [r3, #24]
 8002010:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002014:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002018:	d1f8      	bne.n	800200c <SystemClock_Config+0x48>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48
 800201a:	2322      	movs	r3, #34	; 0x22
 800201c:	627b      	str	r3, [r7, #36]	; 0x24
			| RCC_OSCILLATORTYPE_HSI;
	RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800201e:	2301      	movs	r3, #1
 8002020:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.HSICalibrationValue = 64;
 8002022:	2340      	movs	r3, #64	; 0x40
 8002024:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8002026:	2301      	movs	r3, #1
 8002028:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800202a:	2302      	movs	r3, #2
 800202c:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800202e:	2300      	movs	r3, #0
 8002030:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLM = 4;
 8002032:	2304      	movs	r3, #4
 8002034:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLN = 12;
 8002036:	230c      	movs	r3, #12
 8002038:	657b      	str	r3, [r7, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLP = 1;
 800203a:	2301      	movs	r3, #1
 800203c:	65bb      	str	r3, [r7, #88]	; 0x58
	RCC_OscInitStruct.PLL.PLLQ = 3;
 800203e:	2303      	movs	r3, #3
 8002040:	65fb      	str	r3, [r7, #92]	; 0x5c
	RCC_OscInitStruct.PLL.PLLR = 2;
 8002042:	2302      	movs	r3, #2
 8002044:	663b      	str	r3, [r7, #96]	; 0x60
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8002046:	230c      	movs	r3, #12
 8002048:	667b      	str	r3, [r7, #100]	; 0x64
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800204a:	2300      	movs	r3, #0
 800204c:	66bb      	str	r3, [r7, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800204e:	2300      	movs	r3, #0
 8002050:	66fb      	str	r3, [r7, #108]	; 0x6c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002052:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002056:	4618      	mov	r0, r3
 8002058:	f008 fbe0 	bl	800a81c <HAL_RCC_OscConfig>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d001      	beq.n	8002066 <SystemClock_Config+0xa2>
		Error_Handler();
 8002062:	f000 ff39 	bl	8002ed8 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002066:	233f      	movs	r3, #63	; 0x3f
 8002068:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_D3PCLK1
			| RCC_CLOCKTYPE_D1PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800206a:	2303      	movs	r3, #3
 800206c:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800206e:	2300      	movs	r3, #0
 8002070:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8002072:	2308      	movs	r3, #8
 8002074:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8002076:	2340      	movs	r3, #64	; 0x40
 8002078:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800207a:	2340      	movs	r3, #64	; 0x40
 800207c:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800207e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002082:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8002084:	2340      	movs	r3, #64	; 0x40
 8002086:	623b      	str	r3, [r7, #32]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8002088:	1d3b      	adds	r3, r7, #4
 800208a:	2101      	movs	r1, #1
 800208c:	4618      	mov	r0, r3
 800208e:	f008 ff9f 	bl	800afd0 <HAL_RCC_ClockConfig>
 8002092:	4603      	mov	r3, r0
 8002094:	2b00      	cmp	r3, #0
 8002096:	d001      	beq.n	800209c <SystemClock_Config+0xd8>
		Error_Handler();
 8002098:	f000 ff1e 	bl	8002ed8 <Error_Handler>
	}
	HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 800209c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80020a0:	2100      	movs	r1, #0
 80020a2:	2000      	movs	r0, #0
 80020a4:	f009 f94a 	bl	800b33c <HAL_RCC_MCOConfig>
}
 80020a8:	bf00      	nop
 80020aa:	3770      	adds	r7, #112	; 0x70
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}
 80020b0:	58024800 	.word	0x58024800

080020b4 <PeriphCommonClock_Config>:

/**
 * @brief Peripherals Common Clock Configuration
 * @retval None
 */
void PeriphCommonClock_Config(void) {
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b0ae      	sub	sp, #184	; 0xb8
 80020b8:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 80020ba:	463b      	mov	r3, r7
 80020bc:	22b8      	movs	r2, #184	; 0xb8
 80020be:	2100      	movs	r1, #0
 80020c0:	4618      	mov	r0, r3
 80020c2:	f019 fe86 	bl	801bdd2 <memset>

	/** Initializes the peripherals clock
	 */
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC
 80020c6:	f44f 2201 	mov.w	r2, #528384	; 0x81000
 80020ca:	f04f 0300 	mov.w	r3, #0
 80020ce:	e9c7 2300 	strd	r2, r3, [r7]
			| RCC_PERIPHCLK_SPI3 | RCC_PERIPHCLK_SPI2 | RCC_PERIPHCLK_SPI1;
	PeriphClkInitStruct.PLL2.PLL2M = 4;
 80020d2:	2304      	movs	r3, #4
 80020d4:	60bb      	str	r3, [r7, #8]
	PeriphClkInitStruct.PLL2.PLL2N = 12;
 80020d6:	230c      	movs	r3, #12
 80020d8:	60fb      	str	r3, [r7, #12]
	PeriphClkInitStruct.PLL2.PLL2P = 4;
 80020da:	2304      	movs	r3, #4
 80020dc:	613b      	str	r3, [r7, #16]
	PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80020de:	2302      	movs	r3, #2
 80020e0:	617b      	str	r3, [r7, #20]
	PeriphClkInitStruct.PLL2.PLL2R = 2;
 80020e2:	2302      	movs	r3, #2
 80020e4:	61bb      	str	r3, [r7, #24]
	PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 80020e6:	23c0      	movs	r3, #192	; 0xc0
 80020e8:	61fb      	str	r3, [r7, #28]
	PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 80020ea:	2300      	movs	r3, #0
 80020ec:	623b      	str	r3, [r7, #32]
	PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80020ee:	2300      	movs	r3, #0
 80020f0:	627b      	str	r3, [r7, #36]	; 0x24
	PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 80020f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020f6:	65fb      	str	r3, [r7, #92]	; 0x5c
	PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 80020f8:	2300      	movs	r3, #0
 80020fa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 80020fe:	463b      	mov	r3, r7
 8002100:	4618      	mov	r0, r3
 8002102:	f009 fb5b 	bl	800b7bc <HAL_RCCEx_PeriphCLKConfig>
 8002106:	4603      	mov	r3, r0
 8002108:	2b00      	cmp	r3, #0
 800210a:	d001      	beq.n	8002110 <PeriphCommonClock_Config+0x5c>
		Error_Handler();
 800210c:	f000 fee4 	bl	8002ed8 <Error_Handler>
	}
}
 8002110:	bf00      	nop
 8002112:	37b8      	adds	r7, #184	; 0xb8
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}

08002118 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8002118:	b580      	push	{r7, lr}
 800211a:	b08c      	sub	sp, #48	; 0x30
 800211c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_MultiModeTypeDef multimode = { 0 };
 800211e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002122:	2200      	movs	r2, #0
 8002124:	601a      	str	r2, [r3, #0]
 8002126:	605a      	str	r2, [r3, #4]
 8002128:	609a      	str	r2, [r3, #8]
	ADC_ChannelConfTypeDef sConfig = { 0 };
 800212a:	463b      	mov	r3, r7
 800212c:	2224      	movs	r2, #36	; 0x24
 800212e:	2100      	movs	r1, #0
 8002130:	4618      	mov	r0, r3
 8002132:	f019 fe4e 	bl	801bdd2 <memset>

	/* USER CODE END ADC1_Init 1 */

	/** Common config
	 */
	hadc1.Instance = ADC1;
 8002136:	4b31      	ldr	r3, [pc, #196]	; (80021fc <MX_ADC1_Init+0xe4>)
 8002138:	4a31      	ldr	r2, [pc, #196]	; (8002200 <MX_ADC1_Init+0xe8>)
 800213a:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV256;
 800213c:	4b2f      	ldr	r3, [pc, #188]	; (80021fc <MX_ADC1_Init+0xe4>)
 800213e:	f44f 1230 	mov.w	r2, #2883584	; 0x2c0000
 8002142:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8002144:	4b2d      	ldr	r3, [pc, #180]	; (80021fc <MX_ADC1_Init+0xe4>)
 8002146:	2200      	movs	r2, #0
 8002148:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800214a:	4b2c      	ldr	r3, [pc, #176]	; (80021fc <MX_ADC1_Init+0xe4>)
 800214c:	2200      	movs	r2, #0
 800214e:	611a      	str	r2, [r3, #16]
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002150:	4b2a      	ldr	r3, [pc, #168]	; (80021fc <MX_ADC1_Init+0xe4>)
 8002152:	2204      	movs	r2, #4
 8002154:	615a      	str	r2, [r3, #20]
	hadc1.Init.LowPowerAutoWait = DISABLE;
 8002156:	4b29      	ldr	r3, [pc, #164]	; (80021fc <MX_ADC1_Init+0xe4>)
 8002158:	2200      	movs	r2, #0
 800215a:	761a      	strb	r2, [r3, #24]
	hadc1.Init.ContinuousConvMode = DISABLE;
 800215c:	4b27      	ldr	r3, [pc, #156]	; (80021fc <MX_ADC1_Init+0xe4>)
 800215e:	2200      	movs	r2, #0
 8002160:	765a      	strb	r2, [r3, #25]
	hadc1.Init.NbrOfConversion = 1;
 8002162:	4b26      	ldr	r3, [pc, #152]	; (80021fc <MX_ADC1_Init+0xe4>)
 8002164:	2201      	movs	r2, #1
 8002166:	61da      	str	r2, [r3, #28]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002168:	4b24      	ldr	r3, [pc, #144]	; (80021fc <MX_ADC1_Init+0xe4>)
 800216a:	2200      	movs	r2, #0
 800216c:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002170:	4b22      	ldr	r3, [pc, #136]	; (80021fc <MX_ADC1_Init+0xe4>)
 8002172:	2200      	movs	r2, #0
 8002174:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002176:	4b21      	ldr	r3, [pc, #132]	; (80021fc <MX_ADC1_Init+0xe4>)
 8002178:	2200      	movs	r2, #0
 800217a:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800217c:	4b1f      	ldr	r3, [pc, #124]	; (80021fc <MX_ADC1_Init+0xe4>)
 800217e:	2200      	movs	r2, #0
 8002180:	631a      	str	r2, [r3, #48]	; 0x30
	hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002182:	4b1e      	ldr	r3, [pc, #120]	; (80021fc <MX_ADC1_Init+0xe4>)
 8002184:	2200      	movs	r2, #0
 8002186:	63da      	str	r2, [r3, #60]	; 0x3c
	hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8002188:	4b1c      	ldr	r3, [pc, #112]	; (80021fc <MX_ADC1_Init+0xe4>)
 800218a:	2200      	movs	r2, #0
 800218c:	641a      	str	r2, [r3, #64]	; 0x40
	hadc1.Init.OversamplingMode = DISABLE;
 800218e:	4b1b      	ldr	r3, [pc, #108]	; (80021fc <MX_ADC1_Init+0xe4>)
 8002190:	2200      	movs	r2, #0
 8002192:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8002196:	4819      	ldr	r0, [pc, #100]	; (80021fc <MX_ADC1_Init+0xe4>)
 8002198:	f002 fb0a 	bl	80047b0 <HAL_ADC_Init>
 800219c:	4603      	mov	r3, r0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d001      	beq.n	80021a6 <MX_ADC1_Init+0x8e>
		Error_Handler();
 80021a2:	f000 fe99 	bl	8002ed8 <Error_Handler>
	}

	/** Configure the ADC multi-mode
	 */
	multimode.Mode = ADC_MODE_INDEPENDENT;
 80021a6:	2300      	movs	r3, #0
 80021a8:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK) {
 80021aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021ae:	4619      	mov	r1, r3
 80021b0:	4812      	ldr	r0, [pc, #72]	; (80021fc <MX_ADC1_Init+0xe4>)
 80021b2:	f003 feeb 	bl	8005f8c <HAL_ADCEx_MultiModeConfigChannel>
 80021b6:	4603      	mov	r3, r0
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d001      	beq.n	80021c0 <MX_ADC1_Init+0xa8>
		Error_Handler();
 80021bc:	f000 fe8c 	bl	8002ed8 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_14;
 80021c0:	4b10      	ldr	r3, [pc, #64]	; (8002204 <MX_ADC1_Init+0xec>)
 80021c2:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 80021c4:	2306      	movs	r3, #6
 80021c6:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_16CYCLES_5;
 80021c8:	2303      	movs	r3, #3
 80021ca:	60bb      	str	r3, [r7, #8]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80021cc:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80021d0:	60fb      	str	r3, [r7, #12]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80021d2:	2304      	movs	r3, #4
 80021d4:	613b      	str	r3, [r7, #16]
	sConfig.Offset = 0;
 80021d6:	2300      	movs	r3, #0
 80021d8:	617b      	str	r3, [r7, #20]
	sConfig.OffsetSignedSaturation = DISABLE;
 80021da:	2300      	movs	r3, #0
 80021dc:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80021e0:	463b      	mov	r3, r7
 80021e2:	4619      	mov	r1, r3
 80021e4:	4805      	ldr	r0, [pc, #20]	; (80021fc <MX_ADC1_Init+0xe4>)
 80021e6:	f002 feeb 	bl	8004fc0 <HAL_ADC_ConfigChannel>
 80021ea:	4603      	mov	r3, r0
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d001      	beq.n	80021f4 <MX_ADC1_Init+0xdc>
		Error_Handler();
 80021f0:	f000 fe72 	bl	8002ed8 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 80021f4:	bf00      	nop
 80021f6:	3730      	adds	r7, #48	; 0x30
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}
 80021fc:	24000c6c 	.word	0x24000c6c
 8002200:	40022000 	.word	0x40022000
 8002204:	3ac04000 	.word	0x3ac04000

08002208 <MX_ADC3_Init>:
/**
 * @brief ADC3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC3_Init(void) {
 8002208:	b580      	push	{r7, lr}
 800220a:	b08a      	sub	sp, #40	; 0x28
 800220c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC3_Init 0 */

	/* USER CODE END ADC3_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 800220e:	1d3b      	adds	r3, r7, #4
 8002210:	2224      	movs	r2, #36	; 0x24
 8002212:	2100      	movs	r1, #0
 8002214:	4618      	mov	r0, r3
 8002216:	f019 fddc 	bl	801bdd2 <memset>

	/* USER CODE END ADC3_Init 1 */

	/** Common config
	 */
	hadc3.Instance = ADC3;
 800221a:	4b2f      	ldr	r3, [pc, #188]	; (80022d8 <MX_ADC3_Init+0xd0>)
 800221c:	4a2f      	ldr	r2, [pc, #188]	; (80022dc <MX_ADC3_Init+0xd4>)
 800221e:	601a      	str	r2, [r3, #0]
	hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV256;
 8002220:	4b2d      	ldr	r3, [pc, #180]	; (80022d8 <MX_ADC3_Init+0xd0>)
 8002222:	f44f 1230 	mov.w	r2, #2883584	; 0x2c0000
 8002226:	605a      	str	r2, [r3, #4]
	hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8002228:	4b2b      	ldr	r3, [pc, #172]	; (80022d8 <MX_ADC3_Init+0xd0>)
 800222a:	2208      	movs	r2, #8
 800222c:	609a      	str	r2, [r3, #8]
	hadc3.Init.DataAlign = ADC3_DATAALIGN_RIGHT;
 800222e:	4b2a      	ldr	r3, [pc, #168]	; (80022d8 <MX_ADC3_Init+0xd0>)
 8002230:	2200      	movs	r2, #0
 8002232:	60da      	str	r2, [r3, #12]
	hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002234:	4b28      	ldr	r3, [pc, #160]	; (80022d8 <MX_ADC3_Init+0xd0>)
 8002236:	2200      	movs	r2, #0
 8002238:	611a      	str	r2, [r3, #16]
	hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800223a:	4b27      	ldr	r3, [pc, #156]	; (80022d8 <MX_ADC3_Init+0xd0>)
 800223c:	2204      	movs	r2, #4
 800223e:	615a      	str	r2, [r3, #20]
	hadc3.Init.LowPowerAutoWait = DISABLE;
 8002240:	4b25      	ldr	r3, [pc, #148]	; (80022d8 <MX_ADC3_Init+0xd0>)
 8002242:	2200      	movs	r2, #0
 8002244:	761a      	strb	r2, [r3, #24]
	hadc3.Init.ContinuousConvMode = DISABLE;
 8002246:	4b24      	ldr	r3, [pc, #144]	; (80022d8 <MX_ADC3_Init+0xd0>)
 8002248:	2200      	movs	r2, #0
 800224a:	765a      	strb	r2, [r3, #25]
	hadc3.Init.NbrOfConversion = 1;
 800224c:	4b22      	ldr	r3, [pc, #136]	; (80022d8 <MX_ADC3_Init+0xd0>)
 800224e:	2201      	movs	r2, #1
 8002250:	61da      	str	r2, [r3, #28]
	hadc3.Init.DiscontinuousConvMode = DISABLE;
 8002252:	4b21      	ldr	r3, [pc, #132]	; (80022d8 <MX_ADC3_Init+0xd0>)
 8002254:	2200      	movs	r2, #0
 8002256:	f883 2020 	strb.w	r2, [r3, #32]
	hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800225a:	4b1f      	ldr	r3, [pc, #124]	; (80022d8 <MX_ADC3_Init+0xd0>)
 800225c:	2200      	movs	r2, #0
 800225e:	629a      	str	r2, [r3, #40]	; 0x28
	hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002260:	4b1d      	ldr	r3, [pc, #116]	; (80022d8 <MX_ADC3_Init+0xd0>)
 8002262:	2200      	movs	r2, #0
 8002264:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc3.Init.DMAContinuousRequests = ENABLE;
 8002266:	4b1c      	ldr	r3, [pc, #112]	; (80022d8 <MX_ADC3_Init+0xd0>)
 8002268:	2201      	movs	r2, #1
 800226a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	hadc3.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 800226e:	4b1a      	ldr	r3, [pc, #104]	; (80022d8 <MX_ADC3_Init+0xd0>)
 8002270:	2200      	movs	r2, #0
 8002272:	635a      	str	r2, [r3, #52]	; 0x34
	hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8002274:	4b18      	ldr	r3, [pc, #96]	; (80022d8 <MX_ADC3_Init+0xd0>)
 8002276:	2200      	movs	r2, #0
 8002278:	631a      	str	r2, [r3, #48]	; 0x30
	hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800227a:	4b17      	ldr	r3, [pc, #92]	; (80022d8 <MX_ADC3_Init+0xd0>)
 800227c:	2200      	movs	r2, #0
 800227e:	63da      	str	r2, [r3, #60]	; 0x3c
	hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8002280:	4b15      	ldr	r3, [pc, #84]	; (80022d8 <MX_ADC3_Init+0xd0>)
 8002282:	2200      	movs	r2, #0
 8002284:	641a      	str	r2, [r3, #64]	; 0x40
	hadc3.Init.OversamplingMode = DISABLE;
 8002286:	4b14      	ldr	r3, [pc, #80]	; (80022d8 <MX_ADC3_Init+0xd0>)
 8002288:	2200      	movs	r2, #0
 800228a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	if (HAL_ADC_Init(&hadc3) != HAL_OK) {
 800228e:	4812      	ldr	r0, [pc, #72]	; (80022d8 <MX_ADC3_Init+0xd0>)
 8002290:	f002 fa8e 	bl	80047b0 <HAL_ADC_Init>
 8002294:	4603      	mov	r3, r0
 8002296:	2b00      	cmp	r3, #0
 8002298:	d001      	beq.n	800229e <MX_ADC3_Init+0x96>
		Error_Handler();
 800229a:	f000 fe1d 	bl	8002ed8 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_1;
 800229e:	4b10      	ldr	r3, [pc, #64]	; (80022e0 <MX_ADC3_Init+0xd8>)
 80022a0:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 80022a2:	2306      	movs	r3, #6
 80022a4:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC3_SAMPLETIME_2CYCLES_5;
 80022a6:	2300      	movs	r3, #0
 80022a8:	60fb      	str	r3, [r7, #12]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80022aa:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80022ae:	613b      	str	r3, [r7, #16]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80022b0:	2304      	movs	r3, #4
 80022b2:	617b      	str	r3, [r7, #20]
	sConfig.Offset = 0;
 80022b4:	2300      	movs	r3, #0
 80022b6:	61bb      	str	r3, [r7, #24]
	sConfig.OffsetSign = ADC3_OFFSET_SIGN_NEGATIVE;
 80022b8:	2300      	movs	r3, #0
 80022ba:	623b      	str	r3, [r7, #32]
	if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK) {
 80022bc:	1d3b      	adds	r3, r7, #4
 80022be:	4619      	mov	r1, r3
 80022c0:	4805      	ldr	r0, [pc, #20]	; (80022d8 <MX_ADC3_Init+0xd0>)
 80022c2:	f002 fe7d 	bl	8004fc0 <HAL_ADC_ConfigChannel>
 80022c6:	4603      	mov	r3, r0
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d001      	beq.n	80022d0 <MX_ADC3_Init+0xc8>
		Error_Handler();
 80022cc:	f000 fe04 	bl	8002ed8 <Error_Handler>
	}
	/* USER CODE BEGIN ADC3_Init 2 */

	/* USER CODE END ADC3_Init 2 */

}
 80022d0:	bf00      	nop
 80022d2:	3728      	adds	r7, #40	; 0x28
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	24000cdc 	.word	0x24000cdc
 80022dc:	58026000 	.word	0x58026000
 80022e0:	04300002 	.word	0x04300002

080022e4 <MX_FDCAN3_Init>:
/**
 * @brief FDCAN3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_FDCAN3_Init(void) {
 80022e4:	b580      	push	{r7, lr}
 80022e6:	af00      	add	r7, sp, #0
	/* USER CODE END FDCAN3_Init 0 */

	/* USER CODE BEGIN FDCAN3_Init 1 */

	/* USER CODE END FDCAN3_Init 1 */
	hfdcan3.Instance = FDCAN3;
 80022e8:	4b2e      	ldr	r3, [pc, #184]	; (80023a4 <MX_FDCAN3_Init+0xc0>)
 80022ea:	4a2f      	ldr	r2, [pc, #188]	; (80023a8 <MX_FDCAN3_Init+0xc4>)
 80022ec:	601a      	str	r2, [r3, #0]
	hfdcan3.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80022ee:	4b2d      	ldr	r3, [pc, #180]	; (80023a4 <MX_FDCAN3_Init+0xc0>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	609a      	str	r2, [r3, #8]
	hfdcan3.Init.Mode = FDCAN_MODE_NORMAL;
 80022f4:	4b2b      	ldr	r3, [pc, #172]	; (80023a4 <MX_FDCAN3_Init+0xc0>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	60da      	str	r2, [r3, #12]
	hfdcan3.Init.AutoRetransmission = DISABLE;
 80022fa:	4b2a      	ldr	r3, [pc, #168]	; (80023a4 <MX_FDCAN3_Init+0xc0>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	741a      	strb	r2, [r3, #16]
	hfdcan3.Init.TransmitPause = DISABLE;
 8002300:	4b28      	ldr	r3, [pc, #160]	; (80023a4 <MX_FDCAN3_Init+0xc0>)
 8002302:	2200      	movs	r2, #0
 8002304:	745a      	strb	r2, [r3, #17]
	hfdcan3.Init.ProtocolException = DISABLE;
 8002306:	4b27      	ldr	r3, [pc, #156]	; (80023a4 <MX_FDCAN3_Init+0xc0>)
 8002308:	2200      	movs	r2, #0
 800230a:	749a      	strb	r2, [r3, #18]
	hfdcan3.Init.NominalPrescaler = 16;
 800230c:	4b25      	ldr	r3, [pc, #148]	; (80023a4 <MX_FDCAN3_Init+0xc0>)
 800230e:	2210      	movs	r2, #16
 8002310:	615a      	str	r2, [r3, #20]
	hfdcan3.Init.NominalSyncJumpWidth = 1;
 8002312:	4b24      	ldr	r3, [pc, #144]	; (80023a4 <MX_FDCAN3_Init+0xc0>)
 8002314:	2201      	movs	r2, #1
 8002316:	619a      	str	r2, [r3, #24]
	hfdcan3.Init.NominalTimeSeg1 = 2;
 8002318:	4b22      	ldr	r3, [pc, #136]	; (80023a4 <MX_FDCAN3_Init+0xc0>)
 800231a:	2202      	movs	r2, #2
 800231c:	61da      	str	r2, [r3, #28]
	hfdcan3.Init.NominalTimeSeg2 = 2;
 800231e:	4b21      	ldr	r3, [pc, #132]	; (80023a4 <MX_FDCAN3_Init+0xc0>)
 8002320:	2202      	movs	r2, #2
 8002322:	621a      	str	r2, [r3, #32]
	hfdcan3.Init.DataPrescaler = 1;
 8002324:	4b1f      	ldr	r3, [pc, #124]	; (80023a4 <MX_FDCAN3_Init+0xc0>)
 8002326:	2201      	movs	r2, #1
 8002328:	625a      	str	r2, [r3, #36]	; 0x24
	hfdcan3.Init.DataSyncJumpWidth = 1;
 800232a:	4b1e      	ldr	r3, [pc, #120]	; (80023a4 <MX_FDCAN3_Init+0xc0>)
 800232c:	2201      	movs	r2, #1
 800232e:	629a      	str	r2, [r3, #40]	; 0x28
	hfdcan3.Init.DataTimeSeg1 = 1;
 8002330:	4b1c      	ldr	r3, [pc, #112]	; (80023a4 <MX_FDCAN3_Init+0xc0>)
 8002332:	2201      	movs	r2, #1
 8002334:	62da      	str	r2, [r3, #44]	; 0x2c
	hfdcan3.Init.DataTimeSeg2 = 1;
 8002336:	4b1b      	ldr	r3, [pc, #108]	; (80023a4 <MX_FDCAN3_Init+0xc0>)
 8002338:	2201      	movs	r2, #1
 800233a:	631a      	str	r2, [r3, #48]	; 0x30
	hfdcan3.Init.MessageRAMOffset = 0;
 800233c:	4b19      	ldr	r3, [pc, #100]	; (80023a4 <MX_FDCAN3_Init+0xc0>)
 800233e:	2200      	movs	r2, #0
 8002340:	635a      	str	r2, [r3, #52]	; 0x34
	hfdcan3.Init.StdFiltersNbr = 0;
 8002342:	4b18      	ldr	r3, [pc, #96]	; (80023a4 <MX_FDCAN3_Init+0xc0>)
 8002344:	2200      	movs	r2, #0
 8002346:	639a      	str	r2, [r3, #56]	; 0x38
	hfdcan3.Init.ExtFiltersNbr = 0;
 8002348:	4b16      	ldr	r3, [pc, #88]	; (80023a4 <MX_FDCAN3_Init+0xc0>)
 800234a:	2200      	movs	r2, #0
 800234c:	63da      	str	r2, [r3, #60]	; 0x3c
	hfdcan3.Init.RxFifo0ElmtsNbr = 0;
 800234e:	4b15      	ldr	r3, [pc, #84]	; (80023a4 <MX_FDCAN3_Init+0xc0>)
 8002350:	2200      	movs	r2, #0
 8002352:	641a      	str	r2, [r3, #64]	; 0x40
	hfdcan3.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8002354:	4b13      	ldr	r3, [pc, #76]	; (80023a4 <MX_FDCAN3_Init+0xc0>)
 8002356:	2204      	movs	r2, #4
 8002358:	645a      	str	r2, [r3, #68]	; 0x44
	hfdcan3.Init.RxFifo1ElmtsNbr = 0;
 800235a:	4b12      	ldr	r3, [pc, #72]	; (80023a4 <MX_FDCAN3_Init+0xc0>)
 800235c:	2200      	movs	r2, #0
 800235e:	649a      	str	r2, [r3, #72]	; 0x48
	hfdcan3.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8002360:	4b10      	ldr	r3, [pc, #64]	; (80023a4 <MX_FDCAN3_Init+0xc0>)
 8002362:	2204      	movs	r2, #4
 8002364:	64da      	str	r2, [r3, #76]	; 0x4c
	hfdcan3.Init.RxBuffersNbr = 0;
 8002366:	4b0f      	ldr	r3, [pc, #60]	; (80023a4 <MX_FDCAN3_Init+0xc0>)
 8002368:	2200      	movs	r2, #0
 800236a:	651a      	str	r2, [r3, #80]	; 0x50
	hfdcan3.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 800236c:	4b0d      	ldr	r3, [pc, #52]	; (80023a4 <MX_FDCAN3_Init+0xc0>)
 800236e:	2204      	movs	r2, #4
 8002370:	655a      	str	r2, [r3, #84]	; 0x54
	hfdcan3.Init.TxEventsNbr = 0;
 8002372:	4b0c      	ldr	r3, [pc, #48]	; (80023a4 <MX_FDCAN3_Init+0xc0>)
 8002374:	2200      	movs	r2, #0
 8002376:	659a      	str	r2, [r3, #88]	; 0x58
	hfdcan3.Init.TxBuffersNbr = 0;
 8002378:	4b0a      	ldr	r3, [pc, #40]	; (80023a4 <MX_FDCAN3_Init+0xc0>)
 800237a:	2200      	movs	r2, #0
 800237c:	65da      	str	r2, [r3, #92]	; 0x5c
	hfdcan3.Init.TxFifoQueueElmtsNbr = 0;
 800237e:	4b09      	ldr	r3, [pc, #36]	; (80023a4 <MX_FDCAN3_Init+0xc0>)
 8002380:	2200      	movs	r2, #0
 8002382:	661a      	str	r2, [r3, #96]	; 0x60
	hfdcan3.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8002384:	4b07      	ldr	r3, [pc, #28]	; (80023a4 <MX_FDCAN3_Init+0xc0>)
 8002386:	2200      	movs	r2, #0
 8002388:	665a      	str	r2, [r3, #100]	; 0x64
	hfdcan3.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800238a:	4b06      	ldr	r3, [pc, #24]	; (80023a4 <MX_FDCAN3_Init+0xc0>)
 800238c:	2204      	movs	r2, #4
 800238e:	669a      	str	r2, [r3, #104]	; 0x68
	if (HAL_FDCAN_Init(&hfdcan3) != HAL_OK) {
 8002390:	4804      	ldr	r0, [pc, #16]	; (80023a4 <MX_FDCAN3_Init+0xc0>)
 8002392:	f006 f8c1 	bl	8008518 <HAL_FDCAN_Init>
 8002396:	4603      	mov	r3, r0
 8002398:	2b00      	cmp	r3, #0
 800239a:	d001      	beq.n	80023a0 <MX_FDCAN3_Init+0xbc>
		Error_Handler();
 800239c:	f000 fd9c 	bl	8002ed8 <Error_Handler>
	}
	/* USER CODE BEGIN FDCAN3_Init 2 */

	/* USER CODE END FDCAN3_Init 2 */

}
 80023a0:	bf00      	nop
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	24000e3c 	.word	0x24000e3c
 80023a8:	4000d400 	.word	0x4000d400

080023ac <MX_I2C2_Init>:
/**
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void) {
 80023ac:	b580      	push	{r7, lr}
 80023ae:	af00      	add	r7, sp, #0
	/* USER CODE END I2C2_Init 0 */

	/* USER CODE BEGIN I2C2_Init 1 */

	/* USER CODE END I2C2_Init 1 */
	hi2c2.Instance = I2C2;
 80023b0:	4b1b      	ldr	r3, [pc, #108]	; (8002420 <MX_I2C2_Init+0x74>)
 80023b2:	4a1c      	ldr	r2, [pc, #112]	; (8002424 <MX_I2C2_Init+0x78>)
 80023b4:	601a      	str	r2, [r3, #0]
	hi2c2.Init.Timing = 0x20303E5D;
 80023b6:	4b1a      	ldr	r3, [pc, #104]	; (8002420 <MX_I2C2_Init+0x74>)
 80023b8:	4a1b      	ldr	r2, [pc, #108]	; (8002428 <MX_I2C2_Init+0x7c>)
 80023ba:	605a      	str	r2, [r3, #4]
	hi2c2.Init.OwnAddress1 = 0;
 80023bc:	4b18      	ldr	r3, [pc, #96]	; (8002420 <MX_I2C2_Init+0x74>)
 80023be:	2200      	movs	r2, #0
 80023c0:	609a      	str	r2, [r3, #8]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80023c2:	4b17      	ldr	r3, [pc, #92]	; (8002420 <MX_I2C2_Init+0x74>)
 80023c4:	2201      	movs	r2, #1
 80023c6:	60da      	str	r2, [r3, #12]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80023c8:	4b15      	ldr	r3, [pc, #84]	; (8002420 <MX_I2C2_Init+0x74>)
 80023ca:	2200      	movs	r2, #0
 80023cc:	611a      	str	r2, [r3, #16]
	hi2c2.Init.OwnAddress2 = 0;
 80023ce:	4b14      	ldr	r3, [pc, #80]	; (8002420 <MX_I2C2_Init+0x74>)
 80023d0:	2200      	movs	r2, #0
 80023d2:	615a      	str	r2, [r3, #20]
	hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80023d4:	4b12      	ldr	r3, [pc, #72]	; (8002420 <MX_I2C2_Init+0x74>)
 80023d6:	2200      	movs	r2, #0
 80023d8:	619a      	str	r2, [r3, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80023da:	4b11      	ldr	r3, [pc, #68]	; (8002420 <MX_I2C2_Init+0x74>)
 80023dc:	2200      	movs	r2, #0
 80023de:	61da      	str	r2, [r3, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80023e0:	4b0f      	ldr	r3, [pc, #60]	; (8002420 <MX_I2C2_Init+0x74>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK) {
 80023e6:	480e      	ldr	r0, [pc, #56]	; (8002420 <MX_I2C2_Init+0x74>)
 80023e8:	f006 fdd4 	bl	8008f94 <HAL_I2C_Init>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d001      	beq.n	80023f6 <MX_I2C2_Init+0x4a>
		Error_Handler();
 80023f2:	f000 fd71 	bl	8002ed8 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE)
 80023f6:	2100      	movs	r1, #0
 80023f8:	4809      	ldr	r0, [pc, #36]	; (8002420 <MX_I2C2_Init+0x74>)
 80023fa:	f006 fe75 	bl	80090e8 <HAL_I2CEx_ConfigAnalogFilter>
 80023fe:	4603      	mov	r3, r0
 8002400:	2b00      	cmp	r3, #0
 8002402:	d001      	beq.n	8002408 <MX_I2C2_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 8002404:	f000 fd68 	bl	8002ed8 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK) {
 8002408:	2100      	movs	r1, #0
 800240a:	4805      	ldr	r0, [pc, #20]	; (8002420 <MX_I2C2_Init+0x74>)
 800240c:	f006 feb7 	bl	800917e <HAL_I2CEx_ConfigDigitalFilter>
 8002410:	4603      	mov	r3, r0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d001      	beq.n	800241a <MX_I2C2_Init+0x6e>
		Error_Handler();
 8002416:	f000 fd5f 	bl	8002ed8 <Error_Handler>
	}
	/* USER CODE BEGIN I2C2_Init 2 */

	/* USER CODE END I2C2_Init 2 */

}
 800241a:	bf00      	nop
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	24000edc 	.word	0x24000edc
 8002424:	40005800 	.word	0x40005800
 8002428:	20303e5d 	.word	0x20303e5d

0800242c <MX_SDMMC2_SD_Init>:
/**
 * @brief SDMMC2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SDMMC2_SD_Init(void) {
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0
	/* USER CODE END SDMMC2_Init 0 */

	/* USER CODE BEGIN SDMMC2_Init 1 */

	/* USER CODE END SDMMC2_Init 1 */
	hsd2.Instance = SDMMC2;
 8002430:	4b0b      	ldr	r3, [pc, #44]	; (8002460 <MX_SDMMC2_SD_Init+0x34>)
 8002432:	4a0c      	ldr	r2, [pc, #48]	; (8002464 <MX_SDMMC2_SD_Init+0x38>)
 8002434:	601a      	str	r2, [r3, #0]
	hsd2.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8002436:	4b0a      	ldr	r3, [pc, #40]	; (8002460 <MX_SDMMC2_SD_Init+0x34>)
 8002438:	2200      	movs	r2, #0
 800243a:	605a      	str	r2, [r3, #4]
	hsd2.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800243c:	4b08      	ldr	r3, [pc, #32]	; (8002460 <MX_SDMMC2_SD_Init+0x34>)
 800243e:	2200      	movs	r2, #0
 8002440:	609a      	str	r2, [r3, #8]
	hsd2.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8002442:	4b07      	ldr	r3, [pc, #28]	; (8002460 <MX_SDMMC2_SD_Init+0x34>)
 8002444:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002448:	60da      	str	r2, [r3, #12]
	hsd2.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800244a:	4b05      	ldr	r3, [pc, #20]	; (8002460 <MX_SDMMC2_SD_Init+0x34>)
 800244c:	2200      	movs	r2, #0
 800244e:	611a      	str	r2, [r3, #16]
	hsd2.Init.ClockDiv = 8;
 8002450:	4b03      	ldr	r3, [pc, #12]	; (8002460 <MX_SDMMC2_SD_Init+0x34>)
 8002452:	2208      	movs	r2, #8
 8002454:	615a      	str	r2, [r3, #20]
	/* USER CODE BEGIN SDMMC2_Init 2 */

	/* USER CODE END SDMMC2_Init 2 */

}
 8002456:	bf00      	nop
 8002458:	46bd      	mov	sp, r7
 800245a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245e:	4770      	bx	lr
 8002460:	24000f30 	.word	0x24000f30
 8002464:	48022400 	.word	0x48022400

08002468 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 800246c:	4b27      	ldr	r3, [pc, #156]	; (800250c <MX_SPI1_Init+0xa4>)
 800246e:	4a28      	ldr	r2, [pc, #160]	; (8002510 <MX_SPI1_Init+0xa8>)
 8002470:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8002472:	4b26      	ldr	r3, [pc, #152]	; (800250c <MX_SPI1_Init+0xa4>)
 8002474:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8002478:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800247a:	4b24      	ldr	r3, [pc, #144]	; (800250c <MX_SPI1_Init+0xa4>)
 800247c:	2200      	movs	r2, #0
 800247e:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002480:	4b22      	ldr	r3, [pc, #136]	; (800250c <MX_SPI1_Init+0xa4>)
 8002482:	2207      	movs	r2, #7
 8002484:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002486:	4b21      	ldr	r3, [pc, #132]	; (800250c <MX_SPI1_Init+0xa4>)
 8002488:	2200      	movs	r2, #0
 800248a:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800248c:	4b1f      	ldr	r3, [pc, #124]	; (800250c <MX_SPI1_Init+0xa4>)
 800248e:	2200      	movs	r2, #0
 8002490:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8002492:	4b1e      	ldr	r3, [pc, #120]	; (800250c <MX_SPI1_Init+0xa4>)
 8002494:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002498:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800249a:	4b1c      	ldr	r3, [pc, #112]	; (800250c <MX_SPI1_Init+0xa4>)
 800249c:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80024a0:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80024a2:	4b1a      	ldr	r3, [pc, #104]	; (800250c <MX_SPI1_Init+0xa4>)
 80024a4:	2200      	movs	r2, #0
 80024a6:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80024a8:	4b18      	ldr	r3, [pc, #96]	; (800250c <MX_SPI1_Init+0xa4>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80024ae:	4b17      	ldr	r3, [pc, #92]	; (800250c <MX_SPI1_Init+0xa4>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 0x0;
 80024b4:	4b15      	ldr	r3, [pc, #84]	; (800250c <MX_SPI1_Init+0xa4>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	62da      	str	r2, [r3, #44]	; 0x2c
	hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80024ba:	4b14      	ldr	r3, [pc, #80]	; (800250c <MX_SPI1_Init+0xa4>)
 80024bc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80024c0:	635a      	str	r2, [r3, #52]	; 0x34
	hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80024c2:	4b12      	ldr	r3, [pc, #72]	; (800250c <MX_SPI1_Init+0xa4>)
 80024c4:	2200      	movs	r2, #0
 80024c6:	639a      	str	r2, [r3, #56]	; 0x38
	hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80024c8:	4b10      	ldr	r3, [pc, #64]	; (800250c <MX_SPI1_Init+0xa4>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	63da      	str	r2, [r3, #60]	; 0x3c
	hspi1.Init.TxCRCInitializationPattern =
 80024ce:	4b0f      	ldr	r3, [pc, #60]	; (800250c <MX_SPI1_Init+0xa4>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	641a      	str	r2, [r3, #64]	; 0x40
	SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
	hspi1.Init.RxCRCInitializationPattern =
 80024d4:	4b0d      	ldr	r3, [pc, #52]	; (800250c <MX_SPI1_Init+0xa4>)
 80024d6:	2200      	movs	r2, #0
 80024d8:	645a      	str	r2, [r3, #68]	; 0x44
	SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
	hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80024da:	4b0c      	ldr	r3, [pc, #48]	; (800250c <MX_SPI1_Init+0xa4>)
 80024dc:	2200      	movs	r2, #0
 80024de:	649a      	str	r2, [r3, #72]	; 0x48
	hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80024e0:	4b0a      	ldr	r3, [pc, #40]	; (800250c <MX_SPI1_Init+0xa4>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	64da      	str	r2, [r3, #76]	; 0x4c
	hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80024e6:	4b09      	ldr	r3, [pc, #36]	; (800250c <MX_SPI1_Init+0xa4>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	651a      	str	r2, [r3, #80]	; 0x50
	hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80024ec:	4b07      	ldr	r3, [pc, #28]	; (800250c <MX_SPI1_Init+0xa4>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	655a      	str	r2, [r3, #84]	; 0x54
	hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80024f2:	4b06      	ldr	r3, [pc, #24]	; (800250c <MX_SPI1_Init+0xa4>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	659a      	str	r2, [r3, #88]	; 0x58
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 80024f8:	4804      	ldr	r0, [pc, #16]	; (800250c <MX_SPI1_Init+0xa4>)
 80024fa:	f00d f9a9 	bl	800f850 <HAL_SPI_Init>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	d001      	beq.n	8002508 <MX_SPI1_Init+0xa0>
		Error_Handler();
 8002504:	f000 fce8 	bl	8002ed8 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8002508:	bf00      	nop
 800250a:	bd80      	pop	{r7, pc}
 800250c:	24000fac 	.word	0x24000fac
 8002510:	40013000 	.word	0x40013000

08002514 <MX_SPI2_Init>:
/**
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void) {
 8002514:	b580      	push	{r7, lr}
 8002516:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8002518:	4b27      	ldr	r3, [pc, #156]	; (80025b8 <MX_SPI2_Init+0xa4>)
 800251a:	4a28      	ldr	r2, [pc, #160]	; (80025bc <MX_SPI2_Init+0xa8>)
 800251c:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 800251e:	4b26      	ldr	r3, [pc, #152]	; (80025b8 <MX_SPI2_Init+0xa4>)
 8002520:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8002524:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002526:	4b24      	ldr	r3, [pc, #144]	; (80025b8 <MX_SPI2_Init+0xa4>)
 8002528:	2200      	movs	r2, #0
 800252a:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800252c:	4b22      	ldr	r3, [pc, #136]	; (80025b8 <MX_SPI2_Init+0xa4>)
 800252e:	2207      	movs	r2, #7
 8002530:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002532:	4b21      	ldr	r3, [pc, #132]	; (80025b8 <MX_SPI2_Init+0xa4>)
 8002534:	2200      	movs	r2, #0
 8002536:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002538:	4b1f      	ldr	r3, [pc, #124]	; (80025b8 <MX_SPI2_Init+0xa4>)
 800253a:	2200      	movs	r2, #0
 800253c:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 800253e:	4b1e      	ldr	r3, [pc, #120]	; (80025b8 <MX_SPI2_Init+0xa4>)
 8002540:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002544:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002546:	4b1c      	ldr	r3, [pc, #112]	; (80025b8 <MX_SPI2_Init+0xa4>)
 8002548:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800254c:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800254e:	4b1a      	ldr	r3, [pc, #104]	; (80025b8 <MX_SPI2_Init+0xa4>)
 8002550:	2200      	movs	r2, #0
 8002552:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002554:	4b18      	ldr	r3, [pc, #96]	; (80025b8 <MX_SPI2_Init+0xa4>)
 8002556:	2200      	movs	r2, #0
 8002558:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800255a:	4b17      	ldr	r3, [pc, #92]	; (80025b8 <MX_SPI2_Init+0xa4>)
 800255c:	2200      	movs	r2, #0
 800255e:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 0x0;
 8002560:	4b15      	ldr	r3, [pc, #84]	; (80025b8 <MX_SPI2_Init+0xa4>)
 8002562:	2200      	movs	r2, #0
 8002564:	62da      	str	r2, [r3, #44]	; 0x2c
	hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002566:	4b14      	ldr	r3, [pc, #80]	; (80025b8 <MX_SPI2_Init+0xa4>)
 8002568:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800256c:	635a      	str	r2, [r3, #52]	; 0x34
	hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800256e:	4b12      	ldr	r3, [pc, #72]	; (80025b8 <MX_SPI2_Init+0xa4>)
 8002570:	2200      	movs	r2, #0
 8002572:	639a      	str	r2, [r3, #56]	; 0x38
	hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8002574:	4b10      	ldr	r3, [pc, #64]	; (80025b8 <MX_SPI2_Init+0xa4>)
 8002576:	2200      	movs	r2, #0
 8002578:	63da      	str	r2, [r3, #60]	; 0x3c
	hspi2.Init.TxCRCInitializationPattern =
 800257a:	4b0f      	ldr	r3, [pc, #60]	; (80025b8 <MX_SPI2_Init+0xa4>)
 800257c:	2200      	movs	r2, #0
 800257e:	641a      	str	r2, [r3, #64]	; 0x40
	SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
	hspi2.Init.RxCRCInitializationPattern =
 8002580:	4b0d      	ldr	r3, [pc, #52]	; (80025b8 <MX_SPI2_Init+0xa4>)
 8002582:	2200      	movs	r2, #0
 8002584:	645a      	str	r2, [r3, #68]	; 0x44
	SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
	hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8002586:	4b0c      	ldr	r3, [pc, #48]	; (80025b8 <MX_SPI2_Init+0xa4>)
 8002588:	2200      	movs	r2, #0
 800258a:	649a      	str	r2, [r3, #72]	; 0x48
	hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800258c:	4b0a      	ldr	r3, [pc, #40]	; (80025b8 <MX_SPI2_Init+0xa4>)
 800258e:	2200      	movs	r2, #0
 8002590:	64da      	str	r2, [r3, #76]	; 0x4c
	hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8002592:	4b09      	ldr	r3, [pc, #36]	; (80025b8 <MX_SPI2_Init+0xa4>)
 8002594:	2200      	movs	r2, #0
 8002596:	651a      	str	r2, [r3, #80]	; 0x50
	hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8002598:	4b07      	ldr	r3, [pc, #28]	; (80025b8 <MX_SPI2_Init+0xa4>)
 800259a:	2200      	movs	r2, #0
 800259c:	655a      	str	r2, [r3, #84]	; 0x54
	hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800259e:	4b06      	ldr	r3, [pc, #24]	; (80025b8 <MX_SPI2_Init+0xa4>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	659a      	str	r2, [r3, #88]	; 0x58
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 80025a4:	4804      	ldr	r0, [pc, #16]	; (80025b8 <MX_SPI2_Init+0xa4>)
 80025a6:	f00d f953 	bl	800f850 <HAL_SPI_Init>
 80025aa:	4603      	mov	r3, r0
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d001      	beq.n	80025b4 <MX_SPI2_Init+0xa0>
		Error_Handler();
 80025b0:	f000 fc92 	bl	8002ed8 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 80025b4:	bf00      	nop
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	24001034 	.word	0x24001034
 80025bc:	40003800 	.word	0x40003800

080025c0 <MX_SPI3_Init>:
/**
 * @brief SPI3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI3_Init(void) {
 80025c0:	b580      	push	{r7, lr}
 80025c2:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI3_Init 1 */

	/* USER CODE END SPI3_Init 1 */
	/* SPI3 parameter configuration*/
	hspi3.Instance = SPI3;
 80025c4:	4b27      	ldr	r3, [pc, #156]	; (8002664 <MX_SPI3_Init+0xa4>)
 80025c6:	4a28      	ldr	r2, [pc, #160]	; (8002668 <MX_SPI3_Init+0xa8>)
 80025c8:	601a      	str	r2, [r3, #0]
	hspi3.Init.Mode = SPI_MODE_MASTER;
 80025ca:	4b26      	ldr	r3, [pc, #152]	; (8002664 <MX_SPI3_Init+0xa4>)
 80025cc:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80025d0:	605a      	str	r2, [r3, #4]
	hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80025d2:	4b24      	ldr	r3, [pc, #144]	; (8002664 <MX_SPI3_Init+0xa4>)
 80025d4:	2200      	movs	r2, #0
 80025d6:	609a      	str	r2, [r3, #8]
	hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80025d8:	4b22      	ldr	r3, [pc, #136]	; (8002664 <MX_SPI3_Init+0xa4>)
 80025da:	2207      	movs	r2, #7
 80025dc:	60da      	str	r2, [r3, #12]
	hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80025de:	4b21      	ldr	r3, [pc, #132]	; (8002664 <MX_SPI3_Init+0xa4>)
 80025e0:	2200      	movs	r2, #0
 80025e2:	611a      	str	r2, [r3, #16]
	hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80025e4:	4b1f      	ldr	r3, [pc, #124]	; (8002664 <MX_SPI3_Init+0xa4>)
 80025e6:	2200      	movs	r2, #0
 80025e8:	615a      	str	r2, [r3, #20]
	hspi3.Init.NSS = SPI_NSS_SOFT;
 80025ea:	4b1e      	ldr	r3, [pc, #120]	; (8002664 <MX_SPI3_Init+0xa4>)
 80025ec:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80025f0:	619a      	str	r2, [r3, #24]
	hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80025f2:	4b1c      	ldr	r3, [pc, #112]	; (8002664 <MX_SPI3_Init+0xa4>)
 80025f4:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80025f8:	61da      	str	r2, [r3, #28]
	hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80025fa:	4b1a      	ldr	r3, [pc, #104]	; (8002664 <MX_SPI3_Init+0xa4>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	621a      	str	r2, [r3, #32]
	hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002600:	4b18      	ldr	r3, [pc, #96]	; (8002664 <MX_SPI3_Init+0xa4>)
 8002602:	2200      	movs	r2, #0
 8002604:	625a      	str	r2, [r3, #36]	; 0x24
	hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002606:	4b17      	ldr	r3, [pc, #92]	; (8002664 <MX_SPI3_Init+0xa4>)
 8002608:	2200      	movs	r2, #0
 800260a:	629a      	str	r2, [r3, #40]	; 0x28
	hspi3.Init.CRCPolynomial = 0x0;
 800260c:	4b15      	ldr	r3, [pc, #84]	; (8002664 <MX_SPI3_Init+0xa4>)
 800260e:	2200      	movs	r2, #0
 8002610:	62da      	str	r2, [r3, #44]	; 0x2c
	hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002612:	4b14      	ldr	r3, [pc, #80]	; (8002664 <MX_SPI3_Init+0xa4>)
 8002614:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002618:	635a      	str	r2, [r3, #52]	; 0x34
	hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800261a:	4b12      	ldr	r3, [pc, #72]	; (8002664 <MX_SPI3_Init+0xa4>)
 800261c:	2200      	movs	r2, #0
 800261e:	639a      	str	r2, [r3, #56]	; 0x38
	hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8002620:	4b10      	ldr	r3, [pc, #64]	; (8002664 <MX_SPI3_Init+0xa4>)
 8002622:	2200      	movs	r2, #0
 8002624:	63da      	str	r2, [r3, #60]	; 0x3c
	hspi3.Init.TxCRCInitializationPattern =
 8002626:	4b0f      	ldr	r3, [pc, #60]	; (8002664 <MX_SPI3_Init+0xa4>)
 8002628:	2200      	movs	r2, #0
 800262a:	641a      	str	r2, [r3, #64]	; 0x40
	SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
	hspi3.Init.RxCRCInitializationPattern =
 800262c:	4b0d      	ldr	r3, [pc, #52]	; (8002664 <MX_SPI3_Init+0xa4>)
 800262e:	2200      	movs	r2, #0
 8002630:	645a      	str	r2, [r3, #68]	; 0x44
	SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
	hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8002632:	4b0c      	ldr	r3, [pc, #48]	; (8002664 <MX_SPI3_Init+0xa4>)
 8002634:	2200      	movs	r2, #0
 8002636:	649a      	str	r2, [r3, #72]	; 0x48
	hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8002638:	4b0a      	ldr	r3, [pc, #40]	; (8002664 <MX_SPI3_Init+0xa4>)
 800263a:	2200      	movs	r2, #0
 800263c:	64da      	str	r2, [r3, #76]	; 0x4c
	hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800263e:	4b09      	ldr	r3, [pc, #36]	; (8002664 <MX_SPI3_Init+0xa4>)
 8002640:	2200      	movs	r2, #0
 8002642:	651a      	str	r2, [r3, #80]	; 0x50
	hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8002644:	4b07      	ldr	r3, [pc, #28]	; (8002664 <MX_SPI3_Init+0xa4>)
 8002646:	2200      	movs	r2, #0
 8002648:	655a      	str	r2, [r3, #84]	; 0x54
	hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800264a:	4b06      	ldr	r3, [pc, #24]	; (8002664 <MX_SPI3_Init+0xa4>)
 800264c:	2200      	movs	r2, #0
 800264e:	659a      	str	r2, [r3, #88]	; 0x58
	if (HAL_SPI_Init(&hspi3) != HAL_OK) {
 8002650:	4804      	ldr	r0, [pc, #16]	; (8002664 <MX_SPI3_Init+0xa4>)
 8002652:	f00d f8fd 	bl	800f850 <HAL_SPI_Init>
 8002656:	4603      	mov	r3, r0
 8002658:	2b00      	cmp	r3, #0
 800265a:	d001      	beq.n	8002660 <MX_SPI3_Init+0xa0>
		Error_Handler();
 800265c:	f000 fc3c 	bl	8002ed8 <Error_Handler>
	}
	/* USER CODE BEGIN SPI3_Init 2 */

	/* USER CODE END SPI3_Init 2 */

}
 8002660:	bf00      	nop
 8002662:	bd80      	pop	{r7, pc}
 8002664:	240010bc 	.word	0x240010bc
 8002668:	40003c00 	.word	0x40003c00

0800266c <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 800266c:	b580      	push	{r7, lr}
 800266e:	b08a      	sub	sp, #40	; 0x28
 8002670:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002672:	f107 031c 	add.w	r3, r7, #28
 8002676:	2200      	movs	r2, #0
 8002678:	601a      	str	r2, [r3, #0]
 800267a:	605a      	str	r2, [r3, #4]
 800267c:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 800267e:	463b      	mov	r3, r7
 8002680:	2200      	movs	r2, #0
 8002682:	601a      	str	r2, [r3, #0]
 8002684:	605a      	str	r2, [r3, #4]
 8002686:	609a      	str	r2, [r3, #8]
 8002688:	60da      	str	r2, [r3, #12]
 800268a:	611a      	str	r2, [r3, #16]
 800268c:	615a      	str	r2, [r3, #20]
 800268e:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8002690:	4b21      	ldr	r3, [pc, #132]	; (8002718 <MX_TIM2_Init+0xac>)
 8002692:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002696:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 8002698:	4b1f      	ldr	r3, [pc, #124]	; (8002718 <MX_TIM2_Init+0xac>)
 800269a:	2200      	movs	r2, #0
 800269c:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800269e:	4b1e      	ldr	r3, [pc, #120]	; (8002718 <MX_TIM2_Init+0xac>)
 80026a0:	2200      	movs	r2, #0
 80026a2:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 90;
 80026a4:	4b1c      	ldr	r3, [pc, #112]	; (8002718 <MX_TIM2_Init+0xac>)
 80026a6:	225a      	movs	r2, #90	; 0x5a
 80026a8:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026aa:	4b1b      	ldr	r3, [pc, #108]	; (8002718 <MX_TIM2_Init+0xac>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026b0:	4b19      	ldr	r3, [pc, #100]	; (8002718 <MX_TIM2_Init+0xac>)
 80026b2:	2200      	movs	r2, #0
 80026b4:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 80026b6:	4818      	ldr	r0, [pc, #96]	; (8002718 <MX_TIM2_Init+0xac>)
 80026b8:	f00d feba 	bl	8010430 <HAL_TIM_PWM_Init>
 80026bc:	4603      	mov	r3, r0
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d001      	beq.n	80026c6 <MX_TIM2_Init+0x5a>
		Error_Handler();
 80026c2:	f000 fc09 	bl	8002ed8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026c6:	2300      	movs	r3, #0
 80026c8:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026ca:	2300      	movs	r3, #0
 80026cc:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 80026ce:	f107 031c 	add.w	r3, r7, #28
 80026d2:	4619      	mov	r1, r3
 80026d4:	4810      	ldr	r0, [pc, #64]	; (8002718 <MX_TIM2_Init+0xac>)
 80026d6:	f00f f941 	bl	801195c <HAL_TIMEx_MasterConfigSynchronization>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d001      	beq.n	80026e4 <MX_TIM2_Init+0x78>
			!= HAL_OK) {
		Error_Handler();
 80026e0:	f000 fbfa 	bl	8002ed8 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80026e4:	2360      	movs	r3, #96	; 0x60
 80026e6:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 80026e8:	2300      	movs	r3, #0
 80026ea:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80026ec:	2300      	movs	r3, #0
 80026ee:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80026f0:	2300      	movs	r3, #0
 80026f2:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3)
 80026f4:	463b      	mov	r3, r7
 80026f6:	2208      	movs	r2, #8
 80026f8:	4619      	mov	r1, r3
 80026fa:	4807      	ldr	r0, [pc, #28]	; (8002718 <MX_TIM2_Init+0xac>)
 80026fc:	f00e fb60 	bl	8010dc0 <HAL_TIM_PWM_ConfigChannel>
 8002700:	4603      	mov	r3, r0
 8002702:	2b00      	cmp	r3, #0
 8002704:	d001      	beq.n	800270a <MX_TIM2_Init+0x9e>
			!= HAL_OK) {
		Error_Handler();
 8002706:	f000 fbe7 	bl	8002ed8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 800270a:	4803      	ldr	r0, [pc, #12]	; (8002718 <MX_TIM2_Init+0xac>)
 800270c:	f001 f91a 	bl	8003944 <HAL_TIM_MspPostInit>

}
 8002710:	bf00      	nop
 8002712:	3728      	adds	r7, #40	; 0x28
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}
 8002718:	24001144 	.word	0x24001144

0800271c <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 800271c:	b580      	push	{r7, lr}
 800271e:	b08a      	sub	sp, #40	; 0x28
 8002720:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002722:	f107 031c 	add.w	r3, r7, #28
 8002726:	2200      	movs	r2, #0
 8002728:	601a      	str	r2, [r3, #0]
 800272a:	605a      	str	r2, [r3, #4]
 800272c:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 800272e:	463b      	mov	r3, r7
 8002730:	2200      	movs	r2, #0
 8002732:	601a      	str	r2, [r3, #0]
 8002734:	605a      	str	r2, [r3, #4]
 8002736:	609a      	str	r2, [r3, #8]
 8002738:	60da      	str	r2, [r3, #12]
 800273a:	611a      	str	r2, [r3, #16]
 800273c:	615a      	str	r2, [r3, #20]
 800273e:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8002740:	4b26      	ldr	r3, [pc, #152]	; (80027dc <MX_TIM3_Init+0xc0>)
 8002742:	4a27      	ldr	r2, [pc, #156]	; (80027e0 <MX_TIM3_Init+0xc4>)
 8002744:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 8002746:	4b25      	ldr	r3, [pc, #148]	; (80027dc <MX_TIM3_Init+0xc0>)
 8002748:	2200      	movs	r2, #0
 800274a:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800274c:	4b23      	ldr	r3, [pc, #140]	; (80027dc <MX_TIM3_Init+0xc0>)
 800274e:	2200      	movs	r2, #0
 8002750:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 90;
 8002752:	4b22      	ldr	r3, [pc, #136]	; (80027dc <MX_TIM3_Init+0xc0>)
 8002754:	225a      	movs	r2, #90	; 0x5a
 8002756:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002758:	4b20      	ldr	r3, [pc, #128]	; (80027dc <MX_TIM3_Init+0xc0>)
 800275a:	2200      	movs	r2, #0
 800275c:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800275e:	4b1f      	ldr	r3, [pc, #124]	; (80027dc <MX_TIM3_Init+0xc0>)
 8002760:	2200      	movs	r2, #0
 8002762:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 8002764:	481d      	ldr	r0, [pc, #116]	; (80027dc <MX_TIM3_Init+0xc0>)
 8002766:	f00d fe63 	bl	8010430 <HAL_TIM_PWM_Init>
 800276a:	4603      	mov	r3, r0
 800276c:	2b00      	cmp	r3, #0
 800276e:	d001      	beq.n	8002774 <MX_TIM3_Init+0x58>
		Error_Handler();
 8002770:	f000 fbb2 	bl	8002ed8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002774:	2300      	movs	r3, #0
 8002776:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002778:	2300      	movs	r3, #0
 800277a:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 800277c:	f107 031c 	add.w	r3, r7, #28
 8002780:	4619      	mov	r1, r3
 8002782:	4816      	ldr	r0, [pc, #88]	; (80027dc <MX_TIM3_Init+0xc0>)
 8002784:	f00f f8ea 	bl	801195c <HAL_TIMEx_MasterConfigSynchronization>
 8002788:	4603      	mov	r3, r0
 800278a:	2b00      	cmp	r3, #0
 800278c:	d001      	beq.n	8002792 <MX_TIM3_Init+0x76>
			!= HAL_OK) {
		Error_Handler();
 800278e:	f000 fba3 	bl	8002ed8 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002792:	2360      	movs	r3, #96	; 0x60
 8002794:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 8002796:	2300      	movs	r3, #0
 8002798:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800279a:	2300      	movs	r3, #0
 800279c:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800279e:	2300      	movs	r3, #0
 80027a0:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1)
 80027a2:	463b      	mov	r3, r7
 80027a4:	2200      	movs	r2, #0
 80027a6:	4619      	mov	r1, r3
 80027a8:	480c      	ldr	r0, [pc, #48]	; (80027dc <MX_TIM3_Init+0xc0>)
 80027aa:	f00e fb09 	bl	8010dc0 <HAL_TIM_PWM_ConfigChannel>
 80027ae:	4603      	mov	r3, r0
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d001      	beq.n	80027b8 <MX_TIM3_Init+0x9c>
			!= HAL_OK) {
		Error_Handler();
 80027b4:	f000 fb90 	bl	8002ed8 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2)
 80027b8:	463b      	mov	r3, r7
 80027ba:	2204      	movs	r2, #4
 80027bc:	4619      	mov	r1, r3
 80027be:	4807      	ldr	r0, [pc, #28]	; (80027dc <MX_TIM3_Init+0xc0>)
 80027c0:	f00e fafe 	bl	8010dc0 <HAL_TIM_PWM_ConfigChannel>
 80027c4:	4603      	mov	r3, r0
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d001      	beq.n	80027ce <MX_TIM3_Init+0xb2>
			!= HAL_OK) {
		Error_Handler();
 80027ca:	f000 fb85 	bl	8002ed8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 80027ce:	4803      	ldr	r0, [pc, #12]	; (80027dc <MX_TIM3_Init+0xc0>)
 80027d0:	f001 f8b8 	bl	8003944 <HAL_TIM_MspPostInit>

}
 80027d4:	bf00      	nop
 80027d6:	3728      	adds	r7, #40	; 0x28
 80027d8:	46bd      	mov	sp, r7
 80027da:	bd80      	pop	{r7, pc}
 80027dc:	24001190 	.word	0x24001190
 80027e0:	40000400 	.word	0x40000400

080027e4 <MX_TIM4_Init>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b08a      	sub	sp, #40	; 0x28
 80027e8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80027ea:	f107 031c 	add.w	r3, r7, #28
 80027ee:	2200      	movs	r2, #0
 80027f0:	601a      	str	r2, [r3, #0]
 80027f2:	605a      	str	r2, [r3, #4]
 80027f4:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 80027f6:	463b      	mov	r3, r7
 80027f8:	2200      	movs	r2, #0
 80027fa:	601a      	str	r2, [r3, #0]
 80027fc:	605a      	str	r2, [r3, #4]
 80027fe:	609a      	str	r2, [r3, #8]
 8002800:	60da      	str	r2, [r3, #12]
 8002802:	611a      	str	r2, [r3, #16]
 8002804:	615a      	str	r2, [r3, #20]
 8002806:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 8002808:	4b32      	ldr	r3, [pc, #200]	; (80028d4 <MX_TIM4_Init+0xf0>)
 800280a:	4a33      	ldr	r2, [pc, #204]	; (80028d8 <MX_TIM4_Init+0xf4>)
 800280c:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 29;
 800280e:	4b31      	ldr	r3, [pc, #196]	; (80028d4 <MX_TIM4_Init+0xf0>)
 8002810:	221d      	movs	r2, #29
 8002812:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002814:	4b2f      	ldr	r3, [pc, #188]	; (80028d4 <MX_TIM4_Init+0xf0>)
 8002816:	2200      	movs	r2, #0
 8002818:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 9999;
 800281a:	4b2e      	ldr	r3, [pc, #184]	; (80028d4 <MX_TIM4_Init+0xf0>)
 800281c:	f242 720f 	movw	r2, #9999	; 0x270f
 8002820:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002822:	4b2c      	ldr	r3, [pc, #176]	; (80028d4 <MX_TIM4_Init+0xf0>)
 8002824:	2200      	movs	r2, #0
 8002826:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002828:	4b2a      	ldr	r3, [pc, #168]	; (80028d4 <MX_TIM4_Init+0xf0>)
 800282a:	2200      	movs	r2, #0
 800282c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim4) != HAL_OK) {
 800282e:	4829      	ldr	r0, [pc, #164]	; (80028d4 <MX_TIM4_Init+0xf0>)
 8002830:	f00d fdfe 	bl	8010430 <HAL_TIM_PWM_Init>
 8002834:	4603      	mov	r3, r0
 8002836:	2b00      	cmp	r3, #0
 8002838:	d001      	beq.n	800283e <MX_TIM4_Init+0x5a>
		Error_Handler();
 800283a:	f000 fb4d 	bl	8002ed8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800283e:	2300      	movs	r3, #0
 8002840:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002842:	2300      	movs	r3, #0
 8002844:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 8002846:	f107 031c 	add.w	r3, r7, #28
 800284a:	4619      	mov	r1, r3
 800284c:	4821      	ldr	r0, [pc, #132]	; (80028d4 <MX_TIM4_Init+0xf0>)
 800284e:	f00f f885 	bl	801195c <HAL_TIMEx_MasterConfigSynchronization>
 8002852:	4603      	mov	r3, r0
 8002854:	2b00      	cmp	r3, #0
 8002856:	d001      	beq.n	800285c <MX_TIM4_Init+0x78>
			!= HAL_OK) {
		Error_Handler();
 8002858:	f000 fb3e 	bl	8002ed8 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800285c:	2360      	movs	r3, #96	; 0x60
 800285e:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 8002860:	2300      	movs	r3, #0
 8002862:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002864:	2300      	movs	r3, #0
 8002866:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002868:	2300      	movs	r3, #0
 800286a:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1)
 800286c:	463b      	mov	r3, r7
 800286e:	2200      	movs	r2, #0
 8002870:	4619      	mov	r1, r3
 8002872:	4818      	ldr	r0, [pc, #96]	; (80028d4 <MX_TIM4_Init+0xf0>)
 8002874:	f00e faa4 	bl	8010dc0 <HAL_TIM_PWM_ConfigChannel>
 8002878:	4603      	mov	r3, r0
 800287a:	2b00      	cmp	r3, #0
 800287c:	d001      	beq.n	8002882 <MX_TIM4_Init+0x9e>
			!= HAL_OK) {
		Error_Handler();
 800287e:	f000 fb2b 	bl	8002ed8 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2)
 8002882:	463b      	mov	r3, r7
 8002884:	2204      	movs	r2, #4
 8002886:	4619      	mov	r1, r3
 8002888:	4812      	ldr	r0, [pc, #72]	; (80028d4 <MX_TIM4_Init+0xf0>)
 800288a:	f00e fa99 	bl	8010dc0 <HAL_TIM_PWM_ConfigChannel>
 800288e:	4603      	mov	r3, r0
 8002890:	2b00      	cmp	r3, #0
 8002892:	d001      	beq.n	8002898 <MX_TIM4_Init+0xb4>
			!= HAL_OK) {
		Error_Handler();
 8002894:	f000 fb20 	bl	8002ed8 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3)
 8002898:	463b      	mov	r3, r7
 800289a:	2208      	movs	r2, #8
 800289c:	4619      	mov	r1, r3
 800289e:	480d      	ldr	r0, [pc, #52]	; (80028d4 <MX_TIM4_Init+0xf0>)
 80028a0:	f00e fa8e 	bl	8010dc0 <HAL_TIM_PWM_ConfigChannel>
 80028a4:	4603      	mov	r3, r0
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d001      	beq.n	80028ae <MX_TIM4_Init+0xca>
			!= HAL_OK) {
		Error_Handler();
 80028aa:	f000 fb15 	bl	8002ed8 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4)
 80028ae:	463b      	mov	r3, r7
 80028b0:	220c      	movs	r2, #12
 80028b2:	4619      	mov	r1, r3
 80028b4:	4807      	ldr	r0, [pc, #28]	; (80028d4 <MX_TIM4_Init+0xf0>)
 80028b6:	f00e fa83 	bl	8010dc0 <HAL_TIM_PWM_ConfigChannel>
 80028ba:	4603      	mov	r3, r0
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d001      	beq.n	80028c4 <MX_TIM4_Init+0xe0>
			!= HAL_OK) {
		Error_Handler();
 80028c0:	f000 fb0a 	bl	8002ed8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */
	HAL_TIM_MspPostInit(&htim4);
 80028c4:	4803      	ldr	r0, [pc, #12]	; (80028d4 <MX_TIM4_Init+0xf0>)
 80028c6:	f001 f83d 	bl	8003944 <HAL_TIM_MspPostInit>

}
 80028ca:	bf00      	nop
 80028cc:	3728      	adds	r7, #40	; 0x28
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	240011dc 	.word	0x240011dc
 80028d8:	40000800 	.word	0x40000800

080028dc <MX_TIM5_Init>:
/**
 * @brief TIM5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM5_Init(void) {
 80028dc:	b580      	push	{r7, lr}
 80028de:	b08a      	sub	sp, #40	; 0x28
 80028e0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM5_Init 0 */

	/* USER CODE END TIM5_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80028e2:	f107 031c 	add.w	r3, r7, #28
 80028e6:	2200      	movs	r2, #0
 80028e8:	601a      	str	r2, [r3, #0]
 80028ea:	605a      	str	r2, [r3, #4]
 80028ec:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 80028ee:	463b      	mov	r3, r7
 80028f0:	2200      	movs	r2, #0
 80028f2:	601a      	str	r2, [r3, #0]
 80028f4:	605a      	str	r2, [r3, #4]
 80028f6:	609a      	str	r2, [r3, #8]
 80028f8:	60da      	str	r2, [r3, #12]
 80028fa:	611a      	str	r2, [r3, #16]
 80028fc:	615a      	str	r2, [r3, #20]
 80028fe:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM5_Init 1 */

	/* USER CODE END TIM5_Init 1 */
	htim5.Instance = TIM5;
 8002900:	4b21      	ldr	r3, [pc, #132]	; (8002988 <MX_TIM5_Init+0xac>)
 8002902:	4a22      	ldr	r2, [pc, #136]	; (800298c <MX_TIM5_Init+0xb0>)
 8002904:	601a      	str	r2, [r3, #0]
	htim5.Init.Prescaler = 0;
 8002906:	4b20      	ldr	r3, [pc, #128]	; (8002988 <MX_TIM5_Init+0xac>)
 8002908:	2200      	movs	r2, #0
 800290a:	605a      	str	r2, [r3, #4]
	htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800290c:	4b1e      	ldr	r3, [pc, #120]	; (8002988 <MX_TIM5_Init+0xac>)
 800290e:	2200      	movs	r2, #0
 8002910:	609a      	str	r2, [r3, #8]
	htim5.Init.Period = 90;
 8002912:	4b1d      	ldr	r3, [pc, #116]	; (8002988 <MX_TIM5_Init+0xac>)
 8002914:	225a      	movs	r2, #90	; 0x5a
 8002916:	60da      	str	r2, [r3, #12]
	htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002918:	4b1b      	ldr	r3, [pc, #108]	; (8002988 <MX_TIM5_Init+0xac>)
 800291a:	2200      	movs	r2, #0
 800291c:	611a      	str	r2, [r3, #16]
	htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800291e:	4b1a      	ldr	r3, [pc, #104]	; (8002988 <MX_TIM5_Init+0xac>)
 8002920:	2200      	movs	r2, #0
 8002922:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim5) != HAL_OK) {
 8002924:	4818      	ldr	r0, [pc, #96]	; (8002988 <MX_TIM5_Init+0xac>)
 8002926:	f00d fd83 	bl	8010430 <HAL_TIM_PWM_Init>
 800292a:	4603      	mov	r3, r0
 800292c:	2b00      	cmp	r3, #0
 800292e:	d001      	beq.n	8002934 <MX_TIM5_Init+0x58>
		Error_Handler();
 8002930:	f000 fad2 	bl	8002ed8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002934:	2300      	movs	r3, #0
 8002936:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002938:	2300      	movs	r3, #0
 800293a:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig)
 800293c:	f107 031c 	add.w	r3, r7, #28
 8002940:	4619      	mov	r1, r3
 8002942:	4811      	ldr	r0, [pc, #68]	; (8002988 <MX_TIM5_Init+0xac>)
 8002944:	f00f f80a 	bl	801195c <HAL_TIMEx_MasterConfigSynchronization>
 8002948:	4603      	mov	r3, r0
 800294a:	2b00      	cmp	r3, #0
 800294c:	d001      	beq.n	8002952 <MX_TIM5_Init+0x76>
			!= HAL_OK) {
		Error_Handler();
 800294e:	f000 fac3 	bl	8002ed8 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002952:	2360      	movs	r3, #96	; 0x60
 8002954:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 8002956:	2300      	movs	r3, #0
 8002958:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800295a:	2300      	movs	r3, #0
 800295c:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800295e:	2300      	movs	r3, #0
 8002960:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4)
 8002962:	463b      	mov	r3, r7
 8002964:	220c      	movs	r2, #12
 8002966:	4619      	mov	r1, r3
 8002968:	4807      	ldr	r0, [pc, #28]	; (8002988 <MX_TIM5_Init+0xac>)
 800296a:	f00e fa29 	bl	8010dc0 <HAL_TIM_PWM_ConfigChannel>
 800296e:	4603      	mov	r3, r0
 8002970:	2b00      	cmp	r3, #0
 8002972:	d001      	beq.n	8002978 <MX_TIM5_Init+0x9c>
			!= HAL_OK) {
		Error_Handler();
 8002974:	f000 fab0 	bl	8002ed8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM5_Init 2 */

	/* USER CODE END TIM5_Init 2 */
	HAL_TIM_MspPostInit(&htim5);
 8002978:	4803      	ldr	r0, [pc, #12]	; (8002988 <MX_TIM5_Init+0xac>)
 800297a:	f000 ffe3 	bl	8003944 <HAL_TIM_MspPostInit>

}
 800297e:	bf00      	nop
 8002980:	3728      	adds	r7, #40	; 0x28
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	24001228 	.word	0x24001228
 800298c:	40000c00 	.word	0x40000c00

08002990 <MX_TIM13_Init>:
/**
 * @brief TIM13 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM13_Init(void) {
 8002990:	b580      	push	{r7, lr}
 8002992:	af00      	add	r7, sp, #0
	/* USER CODE END TIM13_Init 0 */

	/* USER CODE BEGIN TIM13_Init 1 */

	/* USER CODE END TIM13_Init 1 */
	htim13.Instance = TIM13;
 8002994:	4b0e      	ldr	r3, [pc, #56]	; (80029d0 <MX_TIM13_Init+0x40>)
 8002996:	4a0f      	ldr	r2, [pc, #60]	; (80029d4 <MX_TIM13_Init+0x44>)
 8002998:	601a      	str	r2, [r3, #0]
	htim13.Init.Prescaler = 99;
 800299a:	4b0d      	ldr	r3, [pc, #52]	; (80029d0 <MX_TIM13_Init+0x40>)
 800299c:	2263      	movs	r2, #99	; 0x63
 800299e:	605a      	str	r2, [r3, #4]
	htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029a0:	4b0b      	ldr	r3, [pc, #44]	; (80029d0 <MX_TIM13_Init+0x40>)
 80029a2:	2200      	movs	r2, #0
 80029a4:	609a      	str	r2, [r3, #8]
	htim13.Init.Period = 65535;
 80029a6:	4b0a      	ldr	r3, [pc, #40]	; (80029d0 <MX_TIM13_Init+0x40>)
 80029a8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80029ac:	60da      	str	r2, [r3, #12]
	htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029ae:	4b08      	ldr	r3, [pc, #32]	; (80029d0 <MX_TIM13_Init+0x40>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	611a      	str	r2, [r3, #16]
	htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029b4:	4b06      	ldr	r3, [pc, #24]	; (80029d0 <MX_TIM13_Init+0x40>)
 80029b6:	2200      	movs	r2, #0
 80029b8:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim13) != HAL_OK) {
 80029ba:	4805      	ldr	r0, [pc, #20]	; (80029d0 <MX_TIM13_Init+0x40>)
 80029bc:	f00d fce1 	bl	8010382 <HAL_TIM_Base_Init>
 80029c0:	4603      	mov	r3, r0
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d001      	beq.n	80029ca <MX_TIM13_Init+0x3a>
		Error_Handler();
 80029c6:	f000 fa87 	bl	8002ed8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM13_Init 2 */

	/* USER CODE END TIM13_Init 2 */

}
 80029ca:	bf00      	nop
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	bf00      	nop
 80029d0:	24001274 	.word	0x24001274
 80029d4:	40001c00 	.word	0x40001c00

080029d8 <MX_TIM14_Init>:
/**
 * @brief TIM14 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM14_Init(void) {
 80029d8:	b580      	push	{r7, lr}
 80029da:	af00      	add	r7, sp, #0
	/* USER CODE END TIM14_Init 0 */

	/* USER CODE BEGIN TIM14_Init 1 */

	/* USER CODE END TIM14_Init 1 */
	htim14.Instance = TIM14;
 80029dc:	4b0e      	ldr	r3, [pc, #56]	; (8002a18 <MX_TIM14_Init+0x40>)
 80029de:	4a0f      	ldr	r2, [pc, #60]	; (8002a1c <MX_TIM14_Init+0x44>)
 80029e0:	601a      	str	r2, [r3, #0]
	htim14.Init.Prescaler = 99;
 80029e2:	4b0d      	ldr	r3, [pc, #52]	; (8002a18 <MX_TIM14_Init+0x40>)
 80029e4:	2263      	movs	r2, #99	; 0x63
 80029e6:	605a      	str	r2, [r3, #4]
	htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029e8:	4b0b      	ldr	r3, [pc, #44]	; (8002a18 <MX_TIM14_Init+0x40>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	609a      	str	r2, [r3, #8]
	htim14.Init.Period = 65535;
 80029ee:	4b0a      	ldr	r3, [pc, #40]	; (8002a18 <MX_TIM14_Init+0x40>)
 80029f0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80029f4:	60da      	str	r2, [r3, #12]
	htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029f6:	4b08      	ldr	r3, [pc, #32]	; (8002a18 <MX_TIM14_Init+0x40>)
 80029f8:	2200      	movs	r2, #0
 80029fa:	611a      	str	r2, [r3, #16]
	htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029fc:	4b06      	ldr	r3, [pc, #24]	; (8002a18 <MX_TIM14_Init+0x40>)
 80029fe:	2200      	movs	r2, #0
 8002a00:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim14) != HAL_OK) {
 8002a02:	4805      	ldr	r0, [pc, #20]	; (8002a18 <MX_TIM14_Init+0x40>)
 8002a04:	f00d fcbd 	bl	8010382 <HAL_TIM_Base_Init>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d001      	beq.n	8002a12 <MX_TIM14_Init+0x3a>
		Error_Handler();
 8002a0e:	f000 fa63 	bl	8002ed8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM14_Init 2 */

	/* USER CODE END TIM14_Init 2 */

}
 8002a12:	bf00      	nop
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	bf00      	nop
 8002a18:	240012c0 	.word	0x240012c0
 8002a1c:	40002000 	.word	0x40002000

08002a20 <MX_UART4_Init>:
/**
 * @brief UART4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UART4_Init(void) {
 8002a20:	b580      	push	{r7, lr}
 8002a22:	af00      	add	r7, sp, #0
	/* USER CODE END UART4_Init 0 */

	/* USER CODE BEGIN UART4_Init 1 */

	/* USER CODE END UART4_Init 1 */
	huart4.Instance = UART4;
 8002a24:	4b22      	ldr	r3, [pc, #136]	; (8002ab0 <MX_UART4_Init+0x90>)
 8002a26:	4a23      	ldr	r2, [pc, #140]	; (8002ab4 <MX_UART4_Init+0x94>)
 8002a28:	601a      	str	r2, [r3, #0]
	huart4.Init.BaudRate = 115200;
 8002a2a:	4b21      	ldr	r3, [pc, #132]	; (8002ab0 <MX_UART4_Init+0x90>)
 8002a2c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002a30:	605a      	str	r2, [r3, #4]
	huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002a32:	4b1f      	ldr	r3, [pc, #124]	; (8002ab0 <MX_UART4_Init+0x90>)
 8002a34:	2200      	movs	r2, #0
 8002a36:	609a      	str	r2, [r3, #8]
	huart4.Init.StopBits = UART_STOPBITS_1;
 8002a38:	4b1d      	ldr	r3, [pc, #116]	; (8002ab0 <MX_UART4_Init+0x90>)
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	60da      	str	r2, [r3, #12]
	huart4.Init.Parity = UART_PARITY_NONE;
 8002a3e:	4b1c      	ldr	r3, [pc, #112]	; (8002ab0 <MX_UART4_Init+0x90>)
 8002a40:	2200      	movs	r2, #0
 8002a42:	611a      	str	r2, [r3, #16]
	huart4.Init.Mode = UART_MODE_TX_RX;
 8002a44:	4b1a      	ldr	r3, [pc, #104]	; (8002ab0 <MX_UART4_Init+0x90>)
 8002a46:	220c      	movs	r2, #12
 8002a48:	615a      	str	r2, [r3, #20]
	huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a4a:	4b19      	ldr	r3, [pc, #100]	; (8002ab0 <MX_UART4_Init+0x90>)
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	619a      	str	r2, [r3, #24]
	huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a50:	4b17      	ldr	r3, [pc, #92]	; (8002ab0 <MX_UART4_Init+0x90>)
 8002a52:	2200      	movs	r2, #0
 8002a54:	61da      	str	r2, [r3, #28]
	huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a56:	4b16      	ldr	r3, [pc, #88]	; (8002ab0 <MX_UART4_Init+0x90>)
 8002a58:	2200      	movs	r2, #0
 8002a5a:	621a      	str	r2, [r3, #32]
	huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002a5c:	4b14      	ldr	r3, [pc, #80]	; (8002ab0 <MX_UART4_Init+0x90>)
 8002a5e:	2200      	movs	r2, #0
 8002a60:	625a      	str	r2, [r3, #36]	; 0x24
	huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002a62:	4b13      	ldr	r3, [pc, #76]	; (8002ab0 <MX_UART4_Init+0x90>)
 8002a64:	2200      	movs	r2, #0
 8002a66:	629a      	str	r2, [r3, #40]	; 0x28
	if (HAL_UART_Init(&huart4) != HAL_OK) {
 8002a68:	4811      	ldr	r0, [pc, #68]	; (8002ab0 <MX_UART4_Init+0x90>)
 8002a6a:	f00f f831 	bl	8011ad0 <HAL_UART_Init>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d001      	beq.n	8002a78 <MX_UART4_Init+0x58>
		Error_Handler();
 8002a74:	f000 fa30 	bl	8002ed8 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8)
 8002a78:	2100      	movs	r1, #0
 8002a7a:	480d      	ldr	r0, [pc, #52]	; (8002ab0 <MX_UART4_Init+0x90>)
 8002a7c:	f010 f937 	bl	8012cee <HAL_UARTEx_SetTxFifoThreshold>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d001      	beq.n	8002a8a <MX_UART4_Init+0x6a>
			!= HAL_OK) {
		Error_Handler();
 8002a86:	f000 fa27 	bl	8002ed8 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8)
 8002a8a:	2100      	movs	r1, #0
 8002a8c:	4808      	ldr	r0, [pc, #32]	; (8002ab0 <MX_UART4_Init+0x90>)
 8002a8e:	f010 f96c 	bl	8012d6a <HAL_UARTEx_SetRxFifoThreshold>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d001      	beq.n	8002a9c <MX_UART4_Init+0x7c>
			!= HAL_OK) {
		Error_Handler();
 8002a98:	f000 fa1e 	bl	8002ed8 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK) {
 8002a9c:	4804      	ldr	r0, [pc, #16]	; (8002ab0 <MX_UART4_Init+0x90>)
 8002a9e:	f010 f8ed 	bl	8012c7c <HAL_UARTEx_DisableFifoMode>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d001      	beq.n	8002aac <MX_UART4_Init+0x8c>
		Error_Handler();
 8002aa8:	f000 fa16 	bl	8002ed8 <Error_Handler>
	}
	/* USER CODE BEGIN UART4_Init 2 */

	/* USER CODE END UART4_Init 2 */

}
 8002aac:	bf00      	nop
 8002aae:	bd80      	pop	{r7, pc}
 8002ab0:	24001564 	.word	0x24001564
 8002ab4:	40004c00 	.word	0x40004c00

08002ab8 <MX_USART6_UART_Init>:
/**
 * @brief USART6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART6_UART_Init(void) {
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	af00      	add	r7, sp, #0
	/* USER CODE END USART6_Init 0 */

	/* USER CODE BEGIN USART6_Init 1 */

	/* USER CODE END USART6_Init 1 */
	huart6.Instance = USART6;
 8002abc:	4b22      	ldr	r3, [pc, #136]	; (8002b48 <MX_USART6_UART_Init+0x90>)
 8002abe:	4a23      	ldr	r2, [pc, #140]	; (8002b4c <MX_USART6_UART_Init+0x94>)
 8002ac0:	601a      	str	r2, [r3, #0]
	huart6.Init.BaudRate = 115200;
 8002ac2:	4b21      	ldr	r3, [pc, #132]	; (8002b48 <MX_USART6_UART_Init+0x90>)
 8002ac4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002ac8:	605a      	str	r2, [r3, #4]
	huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002aca:	4b1f      	ldr	r3, [pc, #124]	; (8002b48 <MX_USART6_UART_Init+0x90>)
 8002acc:	2200      	movs	r2, #0
 8002ace:	609a      	str	r2, [r3, #8]
	huart6.Init.StopBits = UART_STOPBITS_1;
 8002ad0:	4b1d      	ldr	r3, [pc, #116]	; (8002b48 <MX_USART6_UART_Init+0x90>)
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	60da      	str	r2, [r3, #12]
	huart6.Init.Parity = UART_PARITY_NONE;
 8002ad6:	4b1c      	ldr	r3, [pc, #112]	; (8002b48 <MX_USART6_UART_Init+0x90>)
 8002ad8:	2200      	movs	r2, #0
 8002ada:	611a      	str	r2, [r3, #16]
	huart6.Init.Mode = UART_MODE_TX_RX;
 8002adc:	4b1a      	ldr	r3, [pc, #104]	; (8002b48 <MX_USART6_UART_Init+0x90>)
 8002ade:	220c      	movs	r2, #12
 8002ae0:	615a      	str	r2, [r3, #20]
	huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ae2:	4b19      	ldr	r3, [pc, #100]	; (8002b48 <MX_USART6_UART_Init+0x90>)
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	619a      	str	r2, [r3, #24]
	huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ae8:	4b17      	ldr	r3, [pc, #92]	; (8002b48 <MX_USART6_UART_Init+0x90>)
 8002aea:	2200      	movs	r2, #0
 8002aec:	61da      	str	r2, [r3, #28]
	huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002aee:	4b16      	ldr	r3, [pc, #88]	; (8002b48 <MX_USART6_UART_Init+0x90>)
 8002af0:	2200      	movs	r2, #0
 8002af2:	621a      	str	r2, [r3, #32]
	huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002af4:	4b14      	ldr	r3, [pc, #80]	; (8002b48 <MX_USART6_UART_Init+0x90>)
 8002af6:	2200      	movs	r2, #0
 8002af8:	625a      	str	r2, [r3, #36]	; 0x24
	huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002afa:	4b13      	ldr	r3, [pc, #76]	; (8002b48 <MX_USART6_UART_Init+0x90>)
 8002afc:	2200      	movs	r2, #0
 8002afe:	629a      	str	r2, [r3, #40]	; 0x28
	if (HAL_UART_Init(&huart6) != HAL_OK) {
 8002b00:	4811      	ldr	r0, [pc, #68]	; (8002b48 <MX_USART6_UART_Init+0x90>)
 8002b02:	f00e ffe5 	bl	8011ad0 <HAL_UART_Init>
 8002b06:	4603      	mov	r3, r0
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d001      	beq.n	8002b10 <MX_USART6_UART_Init+0x58>
		Error_Handler();
 8002b0c:	f000 f9e4 	bl	8002ed8 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8)
 8002b10:	2100      	movs	r1, #0
 8002b12:	480d      	ldr	r0, [pc, #52]	; (8002b48 <MX_USART6_UART_Init+0x90>)
 8002b14:	f010 f8eb 	bl	8012cee <HAL_UARTEx_SetTxFifoThreshold>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d001      	beq.n	8002b22 <MX_USART6_UART_Init+0x6a>
			!= HAL_OK) {
		Error_Handler();
 8002b1e:	f000 f9db 	bl	8002ed8 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8)
 8002b22:	2100      	movs	r1, #0
 8002b24:	4808      	ldr	r0, [pc, #32]	; (8002b48 <MX_USART6_UART_Init+0x90>)
 8002b26:	f010 f920 	bl	8012d6a <HAL_UARTEx_SetRxFifoThreshold>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d001      	beq.n	8002b34 <MX_USART6_UART_Init+0x7c>
			!= HAL_OK) {
		Error_Handler();
 8002b30:	f000 f9d2 	bl	8002ed8 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK) {
 8002b34:	4804      	ldr	r0, [pc, #16]	; (8002b48 <MX_USART6_UART_Init+0x90>)
 8002b36:	f010 f8a1 	bl	8012c7c <HAL_UARTEx_DisableFifoMode>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d001      	beq.n	8002b44 <MX_USART6_UART_Init+0x8c>
		Error_Handler();
 8002b40:	f000 f9ca 	bl	8002ed8 <Error_Handler>
	}
	/* USER CODE BEGIN USART6_Init 2 */

	/* USER CODE END USART6_Init 2 */

}
 8002b44:	bf00      	nop
 8002b46:	bd80      	pop	{r7, pc}
 8002b48:	240015f8 	.word	0x240015f8
 8002b4c:	40011400 	.word	0x40011400

08002b50 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b082      	sub	sp, #8
 8002b54:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8002b56:	4b2d      	ldr	r3, [pc, #180]	; (8002c0c <MX_DMA_Init+0xbc>)
 8002b58:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002b5c:	4a2b      	ldr	r2, [pc, #172]	; (8002c0c <MX_DMA_Init+0xbc>)
 8002b5e:	f043 0301 	orr.w	r3, r3, #1
 8002b62:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002b66:	4b29      	ldr	r3, [pc, #164]	; (8002c0c <MX_DMA_Init+0xbc>)
 8002b68:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002b6c:	f003 0301 	and.w	r3, r3, #1
 8002b70:	607b      	str	r3, [r7, #4]
 8002b72:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA2_CLK_ENABLE();
 8002b74:	4b25      	ldr	r3, [pc, #148]	; (8002c0c <MX_DMA_Init+0xbc>)
 8002b76:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002b7a:	4a24      	ldr	r2, [pc, #144]	; (8002c0c <MX_DMA_Init+0xbc>)
 8002b7c:	f043 0302 	orr.w	r3, r3, #2
 8002b80:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002b84:	4b21      	ldr	r3, [pc, #132]	; (8002c0c <MX_DMA_Init+0xbc>)
 8002b86:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002b8a:	f003 0302 	and.w	r3, r3, #2
 8002b8e:	603b      	str	r3, [r7, #0]
 8002b90:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8002b92:	2200      	movs	r2, #0
 8002b94:	2100      	movs	r1, #0
 8002b96:	200b      	movs	r0, #11
 8002b98:	f003 fbb5 	bl	8006306 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8002b9c:	200b      	movs	r0, #11
 8002b9e:	f003 fbcc 	bl	800633a <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	2100      	movs	r1, #0
 8002ba6:	200c      	movs	r0, #12
 8002ba8:	f003 fbad 	bl	8006306 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002bac:	200c      	movs	r0, #12
 8002bae:	f003 fbc4 	bl	800633a <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	2100      	movs	r1, #0
 8002bb6:	200d      	movs	r0, #13
 8002bb8:	f003 fba5 	bl	8006306 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8002bbc:	200d      	movs	r0, #13
 8002bbe:	f003 fbbc 	bl	800633a <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	2100      	movs	r1, #0
 8002bc6:	200e      	movs	r0, #14
 8002bc8:	f003 fb9d 	bl	8006306 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8002bcc:	200e      	movs	r0, #14
 8002bce:	f003 fbb4 	bl	800633a <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	2100      	movs	r1, #0
 8002bd6:	200f      	movs	r0, #15
 8002bd8:	f003 fb95 	bl	8006306 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8002bdc:	200f      	movs	r0, #15
 8002bde:	f003 fbac 	bl	800633a <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8002be2:	2200      	movs	r2, #0
 8002be4:	2100      	movs	r1, #0
 8002be6:	2010      	movs	r0, #16
 8002be8:	f003 fb8d 	bl	8006306 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002bec:	2010      	movs	r0, #16
 8002bee:	f003 fba4 	bl	800633a <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream7_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	2100      	movs	r1, #0
 8002bf6:	2046      	movs	r0, #70	; 0x46
 8002bf8:	f003 fb85 	bl	8006306 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8002bfc:	2046      	movs	r0, #70	; 0x46
 8002bfe:	f003 fb9c 	bl	800633a <HAL_NVIC_EnableIRQ>

}
 8002c02:	bf00      	nop
 8002c04:	3708      	adds	r7, #8
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}
 8002c0a:	bf00      	nop
 8002c0c:	58024400 	.word	0x58024400

08002c10 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b08c      	sub	sp, #48	; 0x30
 8002c14:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8002c16:	f107 031c 	add.w	r3, r7, #28
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	601a      	str	r2, [r3, #0]
 8002c1e:	605a      	str	r2, [r3, #4]
 8002c20:	609a      	str	r2, [r3, #8]
 8002c22:	60da      	str	r2, [r3, #12]
 8002c24:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8002c26:	4ba4      	ldr	r3, [pc, #656]	; (8002eb8 <MX_GPIO_Init+0x2a8>)
 8002c28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002c2c:	4aa2      	ldr	r2, [pc, #648]	; (8002eb8 <MX_GPIO_Init+0x2a8>)
 8002c2e:	f043 0310 	orr.w	r3, r3, #16
 8002c32:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002c36:	4ba0      	ldr	r3, [pc, #640]	; (8002eb8 <MX_GPIO_Init+0x2a8>)
 8002c38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002c3c:	f003 0310 	and.w	r3, r3, #16
 8002c40:	61bb      	str	r3, [r7, #24]
 8002c42:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8002c44:	4b9c      	ldr	r3, [pc, #624]	; (8002eb8 <MX_GPIO_Init+0x2a8>)
 8002c46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002c4a:	4a9b      	ldr	r2, [pc, #620]	; (8002eb8 <MX_GPIO_Init+0x2a8>)
 8002c4c:	f043 0320 	orr.w	r3, r3, #32
 8002c50:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002c54:	4b98      	ldr	r3, [pc, #608]	; (8002eb8 <MX_GPIO_Init+0x2a8>)
 8002c56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002c5a:	f003 0320 	and.w	r3, r3, #32
 8002c5e:	617b      	str	r3, [r7, #20]
 8002c60:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002c62:	4b95      	ldr	r3, [pc, #596]	; (8002eb8 <MX_GPIO_Init+0x2a8>)
 8002c64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002c68:	4a93      	ldr	r2, [pc, #588]	; (8002eb8 <MX_GPIO_Init+0x2a8>)
 8002c6a:	f043 0304 	orr.w	r3, r3, #4
 8002c6e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002c72:	4b91      	ldr	r3, [pc, #580]	; (8002eb8 <MX_GPIO_Init+0x2a8>)
 8002c74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002c78:	f003 0304 	and.w	r3, r3, #4
 8002c7c:	613b      	str	r3, [r7, #16]
 8002c7e:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002c80:	4b8d      	ldr	r3, [pc, #564]	; (8002eb8 <MX_GPIO_Init+0x2a8>)
 8002c82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002c86:	4a8c      	ldr	r2, [pc, #560]	; (8002eb8 <MX_GPIO_Init+0x2a8>)
 8002c88:	f043 0301 	orr.w	r3, r3, #1
 8002c8c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002c90:	4b89      	ldr	r3, [pc, #548]	; (8002eb8 <MX_GPIO_Init+0x2a8>)
 8002c92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002c96:	f003 0301 	and.w	r3, r3, #1
 8002c9a:	60fb      	str	r3, [r7, #12]
 8002c9c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002c9e:	4b86      	ldr	r3, [pc, #536]	; (8002eb8 <MX_GPIO_Init+0x2a8>)
 8002ca0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ca4:	4a84      	ldr	r2, [pc, #528]	; (8002eb8 <MX_GPIO_Init+0x2a8>)
 8002ca6:	f043 0302 	orr.w	r3, r3, #2
 8002caa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002cae:	4b82      	ldr	r3, [pc, #520]	; (8002eb8 <MX_GPIO_Init+0x2a8>)
 8002cb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002cb4:	f003 0302 	and.w	r3, r3, #2
 8002cb8:	60bb      	str	r3, [r7, #8]
 8002cba:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8002cbc:	4b7e      	ldr	r3, [pc, #504]	; (8002eb8 <MX_GPIO_Init+0x2a8>)
 8002cbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002cc2:	4a7d      	ldr	r2, [pc, #500]	; (8002eb8 <MX_GPIO_Init+0x2a8>)
 8002cc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002cc8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002ccc:	4b7a      	ldr	r3, [pc, #488]	; (8002eb8 <MX_GPIO_Init+0x2a8>)
 8002cce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002cd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cd6:	607b      	str	r3, [r7, #4]
 8002cd8:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8002cda:	4b77      	ldr	r3, [pc, #476]	; (8002eb8 <MX_GPIO_Init+0x2a8>)
 8002cdc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ce0:	4a75      	ldr	r2, [pc, #468]	; (8002eb8 <MX_GPIO_Init+0x2a8>)
 8002ce2:	f043 0308 	orr.w	r3, r3, #8
 8002ce6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002cea:	4b73      	ldr	r3, [pc, #460]	; (8002eb8 <MX_GPIO_Init+0x2a8>)
 8002cec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002cf0:	f003 0308 	and.w	r3, r3, #8
 8002cf4:	603b      	str	r3, [r7, #0]
 8002cf6:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2 | PYRO6_Pin | PYRO7_Pin | PYRO8_Pin,
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	f241 5104 	movw	r1, #5380	; 0x1504
 8002cfe:	486f      	ldr	r0, [pc, #444]	; (8002ebc <MX_GPIO_Init+0x2ac>)
 8002d00:	f006 f92e 	bl	8008f60 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, ARM1_Pin | GPIO_PIN_15, GPIO_PIN_RESET);
 8002d04:	2200      	movs	r2, #0
 8002d06:	f248 0102 	movw	r1, #32770	; 0x8002
 8002d0a:	486d      	ldr	r0, [pc, #436]	; (8002ec0 <MX_GPIO_Init+0x2b0>)
 8002d0c:	f006 f928 	bl	8008f60 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4 | GPIO_PIN_5, GPIO_PIN_RESET);
 8002d10:	2200      	movs	r2, #0
 8002d12:	2130      	movs	r1, #48	; 0x30
 8002d14:	486b      	ldr	r0, [pc, #428]	; (8002ec4 <MX_GPIO_Init+0x2b4>)
 8002d16:	f006 f923 	bl	8008f60 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(PYRO1_GPIO_Port, PYRO1_Pin, GPIO_PIN_RESET);
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	2102      	movs	r1, #2
 8002d1e:	486a      	ldr	r0, [pc, #424]	; (8002ec8 <MX_GPIO_Init+0x2b8>)
 8002d20:	f006 f91e 	bl	8008f60 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOF, PYRO2_Pin | PYRO3_Pin | PYRO4_Pin, GPIO_PIN_RESET);
 8002d24:	2200      	movs	r2, #0
 8002d26:	f44f 4128 	mov.w	r1, #43008	; 0xa800
 8002d2a:	4868      	ldr	r0, [pc, #416]	; (8002ecc <MX_GPIO_Init+0x2bc>)
 8002d2c:	f006 f918 	bl	8008f60 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOG, PYRO5_Pin | GPIO_PIN_2 | GPIO_PIN_3,
 8002d30:	2200      	movs	r2, #0
 8002d32:	210e      	movs	r1, #14
 8002d34:	4866      	ldr	r0, [pc, #408]	; (8002ed0 <MX_GPIO_Init+0x2c0>)
 8002d36:	f006 f913 	bl	8008f60 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_0,
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	f240 3101 	movw	r1, #769	; 0x301
 8002d40:	4864      	ldr	r0, [pc, #400]	; (8002ed4 <MX_GPIO_Init+0x2c4>)
 8002d42:	f006 f90d 	bl	8008f60 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pins : PE2 PYRO6_Pin PYRO7_Pin PYRO8_Pin */
	GPIO_InitStruct.Pin = GPIO_PIN_2 | PYRO6_Pin | PYRO7_Pin | PYRO8_Pin;
 8002d46:	f241 5304 	movw	r3, #5380	; 0x1504
 8002d4a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d50:	2300      	movs	r3, #0
 8002d52:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d54:	2300      	movs	r3, #0
 8002d56:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002d58:	f107 031c 	add.w	r3, r7, #28
 8002d5c:	4619      	mov	r1, r3
 8002d5e:	4857      	ldr	r0, [pc, #348]	; (8002ebc <MX_GPIO_Init+0x2ac>)
 8002d60:	f005 ff3e 	bl	8008be0 <HAL_GPIO_Init>

	/*Configure GPIO pins : ARM1_Pin PA15 */
	GPIO_InitStruct.Pin = ARM1_Pin | GPIO_PIN_15;
 8002d64:	f248 0302 	movw	r3, #32770	; 0x8002
 8002d68:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d72:	2300      	movs	r3, #0
 8002d74:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d76:	f107 031c 	add.w	r3, r7, #28
 8002d7a:	4619      	mov	r1, r3
 8002d7c:	4850      	ldr	r0, [pc, #320]	; (8002ec0 <MX_GPIO_Init+0x2b0>)
 8002d7e:	f005 ff2f 	bl	8008be0 <HAL_GPIO_Init>

	/*Configure GPIO pins : PC4 PC5 */
	GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_5;
 8002d82:	2330      	movs	r3, #48	; 0x30
 8002d84:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d86:	2301      	movs	r3, #1
 8002d88:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d92:	f107 031c 	add.w	r3, r7, #28
 8002d96:	4619      	mov	r1, r3
 8002d98:	484a      	ldr	r0, [pc, #296]	; (8002ec4 <MX_GPIO_Init+0x2b4>)
 8002d9a:	f005 ff21 	bl	8008be0 <HAL_GPIO_Init>

	/*Configure GPIO pin : PYRO1_Pin */
	GPIO_InitStruct.Pin = PYRO1_Pin;
 8002d9e:	2302      	movs	r3, #2
 8002da0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002da2:	2301      	movs	r3, #1
 8002da4:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002da6:	2300      	movs	r3, #0
 8002da8:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002daa:	2300      	movs	r3, #0
 8002dac:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(PYRO1_GPIO_Port, &GPIO_InitStruct);
 8002dae:	f107 031c 	add.w	r3, r7, #28
 8002db2:	4619      	mov	r1, r3
 8002db4:	4844      	ldr	r0, [pc, #272]	; (8002ec8 <MX_GPIO_Init+0x2b8>)
 8002db6:	f005 ff13 	bl	8008be0 <HAL_GPIO_Init>

	/*Configure GPIO pin : CONT1_Pin */
	GPIO_InitStruct.Pin = CONT1_Pin;
 8002dba:	2304      	movs	r3, #4
 8002dbc:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(CONT1_GPIO_Port, &GPIO_InitStruct);
 8002dc6:	f107 031c 	add.w	r3, r7, #28
 8002dca:	4619      	mov	r1, r3
 8002dcc:	483e      	ldr	r0, [pc, #248]	; (8002ec8 <MX_GPIO_Init+0x2b8>)
 8002dce:	f005 ff07 	bl	8008be0 <HAL_GPIO_Init>

	/*Configure GPIO pins : PYRO2_Pin PYRO3_Pin PYRO4_Pin */
	GPIO_InitStruct.Pin = PYRO2_Pin | PYRO3_Pin | PYRO4_Pin;
 8002dd2:	f44f 4328 	mov.w	r3, #43008	; 0xa800
 8002dd6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002de0:	2300      	movs	r3, #0
 8002de2:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002de4:	f107 031c 	add.w	r3, r7, #28
 8002de8:	4619      	mov	r1, r3
 8002dea:	4838      	ldr	r0, [pc, #224]	; (8002ecc <MX_GPIO_Init+0x2bc>)
 8002dec:	f005 fef8 	bl	8008be0 <HAL_GPIO_Init>

	/*Configure GPIO pins : CONT2_Pin CONT3_Pin */
	GPIO_InitStruct.Pin = CONT2_Pin | CONT3_Pin;
 8002df0:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8002df4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002df6:	2300      	movs	r3, #0
 8002df8:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002dfe:	f107 031c 	add.w	r3, r7, #28
 8002e02:	4619      	mov	r1, r3
 8002e04:	4831      	ldr	r0, [pc, #196]	; (8002ecc <MX_GPIO_Init+0x2bc>)
 8002e06:	f005 feeb 	bl	8008be0 <HAL_GPIO_Init>

	/*Configure GPIO pin : CONT4_Pin */
	GPIO_InitStruct.Pin = CONT4_Pin;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e12:	2301      	movs	r3, #1
 8002e14:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(CONT4_GPIO_Port, &GPIO_InitStruct);
 8002e16:	f107 031c 	add.w	r3, r7, #28
 8002e1a:	4619      	mov	r1, r3
 8002e1c:	482c      	ldr	r0, [pc, #176]	; (8002ed0 <MX_GPIO_Init+0x2c0>)
 8002e1e:	f005 fedf 	bl	8008be0 <HAL_GPIO_Init>

	/*Configure GPIO pins : PYRO5_Pin PG2 PG3 */
	GPIO_InitStruct.Pin = PYRO5_Pin | GPIO_PIN_2 | GPIO_PIN_3;
 8002e22:	230e      	movs	r3, #14
 8002e24:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e26:	2301      	movs	r3, #1
 8002e28:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002e32:	f107 031c 	add.w	r3, r7, #28
 8002e36:	4619      	mov	r1, r3
 8002e38:	4825      	ldr	r0, [pc, #148]	; (8002ed0 <MX_GPIO_Init+0x2c0>)
 8002e3a:	f005 fed1 	bl	8008be0 <HAL_GPIO_Init>

	/*Configure GPIO pins : CONT5_Pin CONT6_Pin CONT7_Pin CONT8_Pin */
	GPIO_InitStruct.Pin = CONT5_Pin | CONT6_Pin | CONT7_Pin | CONT8_Pin;
 8002e3e:	f44f 532a 	mov.w	r3, #10880	; 0x2a80
 8002e42:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e44:	2300      	movs	r3, #0
 8002e46:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002e4c:	f107 031c 	add.w	r3, r7, #28
 8002e50:	4619      	mov	r1, r3
 8002e52:	481a      	ldr	r0, [pc, #104]	; (8002ebc <MX_GPIO_Init+0x2ac>)
 8002e54:	f005 fec4 	bl	8008be0 <HAL_GPIO_Init>

	/*Configure GPIO pins : PD8 PD9 PD0 */
	GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_0;
 8002e58:	f240 3301 	movw	r3, #769	; 0x301
 8002e5c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e5e:	2301      	movs	r3, #1
 8002e60:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e62:	2300      	movs	r3, #0
 8002e64:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e66:	2300      	movs	r3, #0
 8002e68:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002e6a:	f107 031c 	add.w	r3, r7, #28
 8002e6e:	4619      	mov	r1, r3
 8002e70:	4818      	ldr	r0, [pc, #96]	; (8002ed4 <MX_GPIO_Init+0x2c4>)
 8002e72:	f005 feb5 	bl	8008be0 <HAL_GPIO_Init>

	/*Configure GPIO pin : Servo_ARM_CHECK_Pin */
	GPIO_InitStruct.Pin = Servo_ARM_CHECK_Pin;
 8002e76:	2310      	movs	r3, #16
 8002e78:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(Servo_ARM_CHECK_GPIO_Port, &GPIO_InitStruct);
 8002e82:	f107 031c 	add.w	r3, r7, #28
 8002e86:	4619      	mov	r1, r3
 8002e88:	4811      	ldr	r0, [pc, #68]	; (8002ed0 <MX_GPIO_Init+0x2c0>)
 8002e8a:	f005 fea9 	bl	8008be0 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA8 */
	GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002e8e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002e92:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e94:	2302      	movs	r3, #2
 8002e96:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ea4:	f107 031c 	add.w	r3, r7, #28
 8002ea8:	4619      	mov	r1, r3
 8002eaa:	4805      	ldr	r0, [pc, #20]	; (8002ec0 <MX_GPIO_Init+0x2b0>)
 8002eac:	f005 fe98 	bl	8008be0 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8002eb0:	bf00      	nop
 8002eb2:	3730      	adds	r7, #48	; 0x30
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bd80      	pop	{r7, pc}
 8002eb8:	58024400 	.word	0x58024400
 8002ebc:	58021000 	.word	0x58021000
 8002ec0:	58020000 	.word	0x58020000
 8002ec4:	58020800 	.word	0x58020800
 8002ec8:	58020400 	.word	0x58020400
 8002ecc:	58021400 	.word	0x58021400
 8002ed0:	58021800 	.word	0x58021800
 8002ed4:	58020c00 	.word	0x58020c00

08002ed8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002ed8:	b480      	push	{r7}
 8002eda:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002edc:	b672      	cpsid	i
}
 8002ede:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002ee0:	e7fe      	b.n	8002ee0 <Error_Handler+0x8>
	...

08002ee4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b083      	sub	sp, #12
 8002ee8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002eea:	4b0a      	ldr	r3, [pc, #40]	; (8002f14 <HAL_MspInit+0x30>)
 8002eec:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002ef0:	4a08      	ldr	r2, [pc, #32]	; (8002f14 <HAL_MspInit+0x30>)
 8002ef2:	f043 0302 	orr.w	r3, r3, #2
 8002ef6:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002efa:	4b06      	ldr	r3, [pc, #24]	; (8002f14 <HAL_MspInit+0x30>)
 8002efc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002f00:	f003 0302 	and.w	r3, r3, #2
 8002f04:	607b      	str	r3, [r7, #4]
 8002f06:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f08:	bf00      	nop
 8002f0a:	370c      	adds	r7, #12
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f12:	4770      	bx	lr
 8002f14:	58024400 	.word	0x58024400

08002f18 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b08c      	sub	sp, #48	; 0x30
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f20:	f107 031c 	add.w	r3, r7, #28
 8002f24:	2200      	movs	r2, #0
 8002f26:	601a      	str	r2, [r3, #0]
 8002f28:	605a      	str	r2, [r3, #4]
 8002f2a:	609a      	str	r2, [r3, #8]
 8002f2c:	60da      	str	r2, [r3, #12]
 8002f2e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a5d      	ldr	r2, [pc, #372]	; (80030ac <HAL_ADC_MspInit+0x194>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d159      	bne.n	8002fee <HAL_ADC_MspInit+0xd6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002f3a:	4b5d      	ldr	r3, [pc, #372]	; (80030b0 <HAL_ADC_MspInit+0x198>)
 8002f3c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002f40:	4a5b      	ldr	r2, [pc, #364]	; (80030b0 <HAL_ADC_MspInit+0x198>)
 8002f42:	f043 0320 	orr.w	r3, r3, #32
 8002f46:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002f4a:	4b59      	ldr	r3, [pc, #356]	; (80030b0 <HAL_ADC_MspInit+0x198>)
 8002f4c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002f50:	f003 0320 	and.w	r3, r3, #32
 8002f54:	61bb      	str	r3, [r7, #24]
 8002f56:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f58:	4b55      	ldr	r3, [pc, #340]	; (80030b0 <HAL_ADC_MspInit+0x198>)
 8002f5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f5e:	4a54      	ldr	r2, [pc, #336]	; (80030b0 <HAL_ADC_MspInit+0x198>)
 8002f60:	f043 0301 	orr.w	r3, r3, #1
 8002f64:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002f68:	4b51      	ldr	r3, [pc, #324]	; (80030b0 <HAL_ADC_MspInit+0x198>)
 8002f6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f6e:	f003 0301 	and.w	r3, r3, #1
 8002f72:	617b      	str	r3, [r7, #20]
 8002f74:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_INP14
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002f76:	2304      	movs	r3, #4
 8002f78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002f7a:	2303      	movs	r3, #3
 8002f7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f82:	f107 031c 	add.w	r3, r7, #28
 8002f86:	4619      	mov	r1, r3
 8002f88:	484a      	ldr	r0, [pc, #296]	; (80030b4 <HAL_ADC_MspInit+0x19c>)
 8002f8a:	f005 fe29 	bl	8008be0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream5;
 8002f8e:	4b4a      	ldr	r3, [pc, #296]	; (80030b8 <HAL_ADC_MspInit+0x1a0>)
 8002f90:	4a4a      	ldr	r2, [pc, #296]	; (80030bc <HAL_ADC_MspInit+0x1a4>)
 8002f92:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002f94:	4b48      	ldr	r3, [pc, #288]	; (80030b8 <HAL_ADC_MspInit+0x1a0>)
 8002f96:	2209      	movs	r2, #9
 8002f98:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002f9a:	4b47      	ldr	r3, [pc, #284]	; (80030b8 <HAL_ADC_MspInit+0x1a0>)
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002fa0:	4b45      	ldr	r3, [pc, #276]	; (80030b8 <HAL_ADC_MspInit+0x1a0>)
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002fa6:	4b44      	ldr	r3, [pc, #272]	; (80030b8 <HAL_ADC_MspInit+0x1a0>)
 8002fa8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002fac:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002fae:	4b42      	ldr	r3, [pc, #264]	; (80030b8 <HAL_ADC_MspInit+0x1a0>)
 8002fb0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002fb4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002fb6:	4b40      	ldr	r3, [pc, #256]	; (80030b8 <HAL_ADC_MspInit+0x1a0>)
 8002fb8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002fbc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8002fbe:	4b3e      	ldr	r3, [pc, #248]	; (80030b8 <HAL_ADC_MspInit+0x1a0>)
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002fc4:	4b3c      	ldr	r3, [pc, #240]	; (80030b8 <HAL_ADC_MspInit+0x1a0>)
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002fca:	4b3b      	ldr	r3, [pc, #236]	; (80030b8 <HAL_ADC_MspInit+0x1a0>)
 8002fcc:	2200      	movs	r2, #0
 8002fce:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002fd0:	4839      	ldr	r0, [pc, #228]	; (80030b8 <HAL_ADC_MspInit+0x1a0>)
 8002fd2:	f003 f9cd 	bl	8006370 <HAL_DMA_Init>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d001      	beq.n	8002fe0 <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 8002fdc:	f7ff ff7c 	bl	8002ed8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	4a35      	ldr	r2, [pc, #212]	; (80030b8 <HAL_ADC_MspInit+0x1a0>)
 8002fe4:	659a      	str	r2, [r3, #88]	; 0x58
 8002fe6:	4a34      	ldr	r2, [pc, #208]	; (80030b8 <HAL_ADC_MspInit+0x1a0>)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8002fec:	e059      	b.n	80030a2 <HAL_ADC_MspInit+0x18a>
  else if(hadc->Instance==ADC3)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a33      	ldr	r2, [pc, #204]	; (80030c0 <HAL_ADC_MspInit+0x1a8>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d154      	bne.n	80030a2 <HAL_ADC_MspInit+0x18a>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8002ff8:	4b2d      	ldr	r3, [pc, #180]	; (80030b0 <HAL_ADC_MspInit+0x198>)
 8002ffa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ffe:	4a2c      	ldr	r2, [pc, #176]	; (80030b0 <HAL_ADC_MspInit+0x198>)
 8003000:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003004:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003008:	4b29      	ldr	r3, [pc, #164]	; (80030b0 <HAL_ADC_MspInit+0x198>)
 800300a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800300e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003012:	613b      	str	r3, [r7, #16]
 8003014:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003016:	4b26      	ldr	r3, [pc, #152]	; (80030b0 <HAL_ADC_MspInit+0x198>)
 8003018:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800301c:	4a24      	ldr	r2, [pc, #144]	; (80030b0 <HAL_ADC_MspInit+0x198>)
 800301e:	f043 0304 	orr.w	r3, r3, #4
 8003022:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003026:	4b22      	ldr	r3, [pc, #136]	; (80030b0 <HAL_ADC_MspInit+0x198>)
 8003028:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800302c:	f003 0304 	and.w	r3, r3, #4
 8003030:	60fb      	str	r3, [r7, #12]
 8003032:	68fb      	ldr	r3, [r7, #12]
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 8003034:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8003038:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 800303c:	f001 f8b6 	bl	80041ac <HAL_SYSCFG_AnalogSwitchConfig>
    hdma_adc3.Instance = DMA2_Stream7;
 8003040:	4b20      	ldr	r3, [pc, #128]	; (80030c4 <HAL_ADC_MspInit+0x1ac>)
 8003042:	4a21      	ldr	r2, [pc, #132]	; (80030c8 <HAL_ADC_MspInit+0x1b0>)
 8003044:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8003046:	4b1f      	ldr	r3, [pc, #124]	; (80030c4 <HAL_ADC_MspInit+0x1ac>)
 8003048:	2273      	movs	r2, #115	; 0x73
 800304a:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800304c:	4b1d      	ldr	r3, [pc, #116]	; (80030c4 <HAL_ADC_MspInit+0x1ac>)
 800304e:	2200      	movs	r2, #0
 8003050:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8003052:	4b1c      	ldr	r3, [pc, #112]	; (80030c4 <HAL_ADC_MspInit+0x1ac>)
 8003054:	2200      	movs	r2, #0
 8003056:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8003058:	4b1a      	ldr	r3, [pc, #104]	; (80030c4 <HAL_ADC_MspInit+0x1ac>)
 800305a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800305e:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003060:	4b18      	ldr	r3, [pc, #96]	; (80030c4 <HAL_ADC_MspInit+0x1ac>)
 8003062:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003066:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003068:	4b16      	ldr	r3, [pc, #88]	; (80030c4 <HAL_ADC_MspInit+0x1ac>)
 800306a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800306e:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8003070:	4b14      	ldr	r3, [pc, #80]	; (80030c4 <HAL_ADC_MspInit+0x1ac>)
 8003072:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003076:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_MEDIUM;
 8003078:	4b12      	ldr	r3, [pc, #72]	; (80030c4 <HAL_ADC_MspInit+0x1ac>)
 800307a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800307e:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003080:	4b10      	ldr	r3, [pc, #64]	; (80030c4 <HAL_ADC_MspInit+0x1ac>)
 8003082:	2200      	movs	r2, #0
 8003084:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8003086:	480f      	ldr	r0, [pc, #60]	; (80030c4 <HAL_ADC_MspInit+0x1ac>)
 8003088:	f003 f972 	bl	8006370 <HAL_DMA_Init>
 800308c:	4603      	mov	r3, r0
 800308e:	2b00      	cmp	r3, #0
 8003090:	d001      	beq.n	8003096 <HAL_ADC_MspInit+0x17e>
      Error_Handler();
 8003092:	f7ff ff21 	bl	8002ed8 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	4a0a      	ldr	r2, [pc, #40]	; (80030c4 <HAL_ADC_MspInit+0x1ac>)
 800309a:	659a      	str	r2, [r3, #88]	; 0x58
 800309c:	4a09      	ldr	r2, [pc, #36]	; (80030c4 <HAL_ADC_MspInit+0x1ac>)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6393      	str	r3, [r2, #56]	; 0x38
}
 80030a2:	bf00      	nop
 80030a4:	3730      	adds	r7, #48	; 0x30
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop
 80030ac:	40022000 	.word	0x40022000
 80030b0:	58024400 	.word	0x58024400
 80030b4:	58020000 	.word	0x58020000
 80030b8:	24000d4c 	.word	0x24000d4c
 80030bc:	40020088 	.word	0x40020088
 80030c0:	58026000 	.word	0x58026000
 80030c4:	24000dc4 	.word	0x24000dc4
 80030c8:	400204b8 	.word	0x400204b8

080030cc <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b0b8      	sub	sp, #224	; 0xe0
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030d4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80030d8:	2200      	movs	r2, #0
 80030da:	601a      	str	r2, [r3, #0]
 80030dc:	605a      	str	r2, [r3, #4]
 80030de:	609a      	str	r2, [r3, #8]
 80030e0:	60da      	str	r2, [r3, #12]
 80030e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80030e4:	f107 0310 	add.w	r3, r7, #16
 80030e8:	22b8      	movs	r2, #184	; 0xb8
 80030ea:	2100      	movs	r1, #0
 80030ec:	4618      	mov	r0, r3
 80030ee:	f018 fe70 	bl	801bdd2 <memset>
  if(hfdcan->Instance==FDCAN3)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a26      	ldr	r2, [pc, #152]	; (8003190 <HAL_FDCAN_MspInit+0xc4>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d145      	bne.n	8003188 <HAL_FDCAN_MspInit+0xbc>

  /* USER CODE END FDCAN3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80030fc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003100:	f04f 0300 	mov.w	r3, #0
 8003104:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8003108:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800310c:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800310e:	f107 0310 	add.w	r3, r7, #16
 8003112:	4618      	mov	r0, r3
 8003114:	f008 fb52 	bl	800b7bc <HAL_RCCEx_PeriphCLKConfig>
 8003118:	4603      	mov	r3, r0
 800311a:	2b00      	cmp	r3, #0
 800311c:	d001      	beq.n	8003122 <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 800311e:	f7ff fedb 	bl	8002ed8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8003122:	4b1c      	ldr	r3, [pc, #112]	; (8003194 <HAL_FDCAN_MspInit+0xc8>)
 8003124:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8003128:	4a1a      	ldr	r2, [pc, #104]	; (8003194 <HAL_FDCAN_MspInit+0xc8>)
 800312a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800312e:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8003132:	4b18      	ldr	r3, [pc, #96]	; (8003194 <HAL_FDCAN_MspInit+0xc8>)
 8003134:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8003138:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800313c:	60fb      	str	r3, [r7, #12]
 800313e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003140:	4b14      	ldr	r3, [pc, #80]	; (8003194 <HAL_FDCAN_MspInit+0xc8>)
 8003142:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003146:	4a13      	ldr	r2, [pc, #76]	; (8003194 <HAL_FDCAN_MspInit+0xc8>)
 8003148:	f043 0320 	orr.w	r3, r3, #32
 800314c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003150:	4b10      	ldr	r3, [pc, #64]	; (8003194 <HAL_FDCAN_MspInit+0xc8>)
 8003152:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003156:	f003 0320 	and.w	r3, r3, #32
 800315a:	60bb      	str	r3, [r7, #8]
 800315c:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN3 GPIO Configuration
    PF6     ------> FDCAN3_RX
    PF7     ------> FDCAN3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800315e:	23c0      	movs	r3, #192	; 0xc0
 8003160:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003164:	2302      	movs	r3, #2
 8003166:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800316a:	2300      	movs	r3, #0
 800316c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003170:	2300      	movs	r3, #0
 8003172:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF2_FDCAN3;
 8003176:	2302      	movs	r3, #2
 8003178:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800317c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8003180:	4619      	mov	r1, r3
 8003182:	4805      	ldr	r0, [pc, #20]	; (8003198 <HAL_FDCAN_MspInit+0xcc>)
 8003184:	f005 fd2c 	bl	8008be0 <HAL_GPIO_Init>
  /* USER CODE BEGIN FDCAN3_MspInit 1 */

  /* USER CODE END FDCAN3_MspInit 1 */
  }

}
 8003188:	bf00      	nop
 800318a:	37e0      	adds	r7, #224	; 0xe0
 800318c:	46bd      	mov	sp, r7
 800318e:	bd80      	pop	{r7, pc}
 8003190:	4000d400 	.word	0x4000d400
 8003194:	58024400 	.word	0x58024400
 8003198:	58021400 	.word	0x58021400

0800319c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b0b8      	sub	sp, #224	; 0xe0
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031a4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80031a8:	2200      	movs	r2, #0
 80031aa:	601a      	str	r2, [r3, #0]
 80031ac:	605a      	str	r2, [r3, #4]
 80031ae:	609a      	str	r2, [r3, #8]
 80031b0:	60da      	str	r2, [r3, #12]
 80031b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80031b4:	f107 0310 	add.w	r3, r7, #16
 80031b8:	22b8      	movs	r2, #184	; 0xb8
 80031ba:	2100      	movs	r1, #0
 80031bc:	4618      	mov	r0, r3
 80031be:	f018 fe08 	bl	801bdd2 <memset>
  if(hi2c->Instance==I2C2)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a2a      	ldr	r2, [pc, #168]	; (8003270 <HAL_I2C_MspInit+0xd4>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d14d      	bne.n	8003268 <HAL_I2C_MspInit+0xcc>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80031cc:	f04f 0208 	mov.w	r2, #8
 80031d0:	f04f 0300 	mov.w	r3, #0
 80031d4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
 80031d8:	2300      	movs	r3, #0
 80031da:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80031de:	f107 0310 	add.w	r3, r7, #16
 80031e2:	4618      	mov	r0, r3
 80031e4:	f008 faea 	bl	800b7bc <HAL_RCCEx_PeriphCLKConfig>
 80031e8:	4603      	mov	r3, r0
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d001      	beq.n	80031f2 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 80031ee:	f7ff fe73 	bl	8002ed8 <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80031f2:	4b20      	ldr	r3, [pc, #128]	; (8003274 <HAL_I2C_MspInit+0xd8>)
 80031f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80031f8:	4a1e      	ldr	r2, [pc, #120]	; (8003274 <HAL_I2C_MspInit+0xd8>)
 80031fa:	f043 0320 	orr.w	r3, r3, #32
 80031fe:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003202:	4b1c      	ldr	r3, [pc, #112]	; (8003274 <HAL_I2C_MspInit+0xd8>)
 8003204:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003208:	f003 0320 	and.w	r3, r3, #32
 800320c:	60fb      	str	r3, [r7, #12]
 800320e:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003210:	2303      	movs	r3, #3
 8003212:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003216:	2312      	movs	r3, #18
 8003218:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800321c:	2300      	movs	r3, #0
 800321e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003222:	2300      	movs	r3, #0
 8003224:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003228:	2304      	movs	r3, #4
 800322a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800322e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8003232:	4619      	mov	r1, r3
 8003234:	4810      	ldr	r0, [pc, #64]	; (8003278 <HAL_I2C_MspInit+0xdc>)
 8003236:	f005 fcd3 	bl	8008be0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800323a:	4b0e      	ldr	r3, [pc, #56]	; (8003274 <HAL_I2C_MspInit+0xd8>)
 800323c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003240:	4a0c      	ldr	r2, [pc, #48]	; (8003274 <HAL_I2C_MspInit+0xd8>)
 8003242:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003246:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800324a:	4b0a      	ldr	r3, [pc, #40]	; (8003274 <HAL_I2C_MspInit+0xd8>)
 800324c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003250:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003254:	60bb      	str	r3, [r7, #8]
 8003256:	68bb      	ldr	r3, [r7, #8]
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 1, 0);
 8003258:	2200      	movs	r2, #0
 800325a:	2101      	movs	r1, #1
 800325c:	2021      	movs	r0, #33	; 0x21
 800325e:	f003 f852 	bl	8006306 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8003262:	2021      	movs	r0, #33	; 0x21
 8003264:	f003 f869 	bl	800633a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8003268:	bf00      	nop
 800326a:	37e0      	adds	r7, #224	; 0xe0
 800326c:	46bd      	mov	sp, r7
 800326e:	bd80      	pop	{r7, pc}
 8003270:	40005800 	.word	0x40005800
 8003274:	58024400 	.word	0x58024400
 8003278:	58021400 	.word	0x58021400

0800327c <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b0ba      	sub	sp, #232	; 0xe8
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003284:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003288:	2200      	movs	r2, #0
 800328a:	601a      	str	r2, [r3, #0]
 800328c:	605a      	str	r2, [r3, #4]
 800328e:	609a      	str	r2, [r3, #8]
 8003290:	60da      	str	r2, [r3, #12]
 8003292:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003294:	f107 0318 	add.w	r3, r7, #24
 8003298:	22b8      	movs	r2, #184	; 0xb8
 800329a:	2100      	movs	r1, #0
 800329c:	4618      	mov	r0, r3
 800329e:	f018 fd98 	bl	801bdd2 <memset>
  if(hsd->Instance==SDMMC2)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a5d      	ldr	r2, [pc, #372]	; (800341c <HAL_SD_MspInit+0x1a0>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	f040 80b3 	bne.w	8003414 <HAL_SD_MspInit+0x198>

  /* USER CODE END SDMMC2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 80032ae:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80032b2:	f04f 0300 	mov.w	r3, #0
 80032b6:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 80032ba:	2300      	movs	r3, #0
 80032bc:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80032be:	f107 0318 	add.w	r3, r7, #24
 80032c2:	4618      	mov	r0, r3
 80032c4:	f008 fa7a 	bl	800b7bc <HAL_RCCEx_PeriphCLKConfig>
 80032c8:	4603      	mov	r3, r0
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d001      	beq.n	80032d2 <HAL_SD_MspInit+0x56>
    {
      Error_Handler();
 80032ce:	f7ff fe03 	bl	8002ed8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC2_CLK_ENABLE();
 80032d2:	4b53      	ldr	r3, [pc, #332]	; (8003420 <HAL_SD_MspInit+0x1a4>)
 80032d4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80032d8:	4a51      	ldr	r2, [pc, #324]	; (8003420 <HAL_SD_MspInit+0x1a4>)
 80032da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80032de:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
 80032e2:	4b4f      	ldr	r3, [pc, #316]	; (8003420 <HAL_SD_MspInit+0x1a4>)
 80032e4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80032e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80032ec:	617b      	str	r3, [r7, #20]
 80032ee:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80032f0:	4b4b      	ldr	r3, [pc, #300]	; (8003420 <HAL_SD_MspInit+0x1a4>)
 80032f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80032f6:	4a4a      	ldr	r2, [pc, #296]	; (8003420 <HAL_SD_MspInit+0x1a4>)
 80032f8:	f043 0308 	orr.w	r3, r3, #8
 80032fc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003300:	4b47      	ldr	r3, [pc, #284]	; (8003420 <HAL_SD_MspInit+0x1a4>)
 8003302:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003306:	f003 0308 	and.w	r3, r3, #8
 800330a:	613b      	str	r3, [r7, #16]
 800330c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800330e:	4b44      	ldr	r3, [pc, #272]	; (8003420 <HAL_SD_MspInit+0x1a4>)
 8003310:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003314:	4a42      	ldr	r2, [pc, #264]	; (8003420 <HAL_SD_MspInit+0x1a4>)
 8003316:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800331a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800331e:	4b40      	ldr	r3, [pc, #256]	; (8003420 <HAL_SD_MspInit+0x1a4>)
 8003320:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003324:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003328:	60fb      	str	r3, [r7, #12]
 800332a:	68fb      	ldr	r3, [r7, #12]
    PG9     ------> SDMMC2_D0
    PG10     ------> SDMMC2_D1
    PG11     ------> SDMMC2_D2
    PG12     ------> SDMMC2_D3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800332c:	2340      	movs	r3, #64	; 0x40
 800332e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003332:	2302      	movs	r3, #2
 8003334:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003338:	2300      	movs	r3, #0
 800333a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800333e:	2303      	movs	r3, #3
 8003340:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 8003344:	230b      	movs	r3, #11
 8003346:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800334a:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800334e:	4619      	mov	r1, r3
 8003350:	4834      	ldr	r0, [pc, #208]	; (8003424 <HAL_SD_MspInit+0x1a8>)
 8003352:	f005 fc45 	bl	8008be0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003356:	2380      	movs	r3, #128	; 0x80
 8003358:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800335c:	2302      	movs	r3, #2
 800335e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003362:	2301      	movs	r3, #1
 8003364:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003368:	2303      	movs	r3, #3
 800336a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 800336e:	230b      	movs	r3, #11
 8003370:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003374:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003378:	4619      	mov	r1, r3
 800337a:	482a      	ldr	r0, [pc, #168]	; (8003424 <HAL_SD_MspInit+0x1a8>)
 800337c:	f005 fc30 	bl	8008be0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003380:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003384:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003388:	2302      	movs	r3, #2
 800338a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800338e:	2301      	movs	r3, #1
 8003390:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003394:	2303      	movs	r3, #3
 8003396:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 800339a:	230b      	movs	r3, #11
 800339c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80033a0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80033a4:	4619      	mov	r1, r3
 80033a6:	4820      	ldr	r0, [pc, #128]	; (8003428 <HAL_SD_MspInit+0x1ac>)
 80033a8:	f005 fc1a 	bl	8008be0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80033ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80033b0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033b4:	2302      	movs	r3, #2
 80033b6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033ba:	2300      	movs	r3, #0
 80033bc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033c0:	2303      	movs	r3, #3
 80033c2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 80033c6:	230b      	movs	r3, #11
 80033c8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80033cc:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80033d0:	4619      	mov	r1, r3
 80033d2:	4815      	ldr	r0, [pc, #84]	; (8003428 <HAL_SD_MspInit+0x1ac>)
 80033d4:	f005 fc04 	bl	8008be0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80033d8:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80033dc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033e0:	2302      	movs	r3, #2
 80033e2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033e6:	2300      	movs	r3, #0
 80033e8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033ec:	2303      	movs	r3, #3
 80033ee:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_SDMMC2;
 80033f2:	230a      	movs	r3, #10
 80033f4:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80033f8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80033fc:	4619      	mov	r1, r3
 80033fe:	480a      	ldr	r0, [pc, #40]	; (8003428 <HAL_SD_MspInit+0x1ac>)
 8003400:	f005 fbee 	bl	8008be0 <HAL_GPIO_Init>

    /* SDMMC2 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC2_IRQn, 0, 0);
 8003404:	2200      	movs	r2, #0
 8003406:	2100      	movs	r1, #0
 8003408:	207c      	movs	r0, #124	; 0x7c
 800340a:	f002 ff7c 	bl	8006306 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC2_IRQn);
 800340e:	207c      	movs	r0, #124	; 0x7c
 8003410:	f002 ff93 	bl	800633a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC2_MspInit 1 */

  /* USER CODE END SDMMC2_MspInit 1 */
  }

}
 8003414:	bf00      	nop
 8003416:	37e8      	adds	r7, #232	; 0xe8
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}
 800341c:	48022400 	.word	0x48022400
 8003420:	58024400 	.word	0x58024400
 8003424:	58020c00 	.word	0x58020c00
 8003428:	58021800 	.word	0x58021800

0800342c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b08e      	sub	sp, #56	; 0x38
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003434:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003438:	2200      	movs	r2, #0
 800343a:	601a      	str	r2, [r3, #0]
 800343c:	605a      	str	r2, [r3, #4]
 800343e:	609a      	str	r2, [r3, #8]
 8003440:	60da      	str	r2, [r3, #12]
 8003442:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a4f      	ldr	r2, [pc, #316]	; (8003588 <HAL_SPI_MspInit+0x15c>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d12e      	bne.n	80034ac <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800344e:	4b4f      	ldr	r3, [pc, #316]	; (800358c <HAL_SPI_MspInit+0x160>)
 8003450:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003454:	4a4d      	ldr	r2, [pc, #308]	; (800358c <HAL_SPI_MspInit+0x160>)
 8003456:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800345a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800345e:	4b4b      	ldr	r3, [pc, #300]	; (800358c <HAL_SPI_MspInit+0x160>)
 8003460:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003464:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003468:	623b      	str	r3, [r7, #32]
 800346a:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800346c:	4b47      	ldr	r3, [pc, #284]	; (800358c <HAL_SPI_MspInit+0x160>)
 800346e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003472:	4a46      	ldr	r2, [pc, #280]	; (800358c <HAL_SPI_MspInit+0x160>)
 8003474:	f043 0301 	orr.w	r3, r3, #1
 8003478:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800347c:	4b43      	ldr	r3, [pc, #268]	; (800358c <HAL_SPI_MspInit+0x160>)
 800347e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003482:	f003 0301 	and.w	r3, r3, #1
 8003486:	61fb      	str	r3, [r7, #28]
 8003488:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800348a:	23e0      	movs	r3, #224	; 0xe0
 800348c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800348e:	2302      	movs	r3, #2
 8003490:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003492:	2300      	movs	r3, #0
 8003494:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003496:	2300      	movs	r3, #0
 8003498:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800349a:	2305      	movs	r3, #5
 800349c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800349e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80034a2:	4619      	mov	r1, r3
 80034a4:	483a      	ldr	r0, [pc, #232]	; (8003590 <HAL_SPI_MspInit+0x164>)
 80034a6:	f005 fb9b 	bl	8008be0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80034aa:	e068      	b.n	800357e <HAL_SPI_MspInit+0x152>
  else if(hspi->Instance==SPI2)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a38      	ldr	r2, [pc, #224]	; (8003594 <HAL_SPI_MspInit+0x168>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d12f      	bne.n	8003516 <HAL_SPI_MspInit+0xea>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80034b6:	4b35      	ldr	r3, [pc, #212]	; (800358c <HAL_SPI_MspInit+0x160>)
 80034b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80034bc:	4a33      	ldr	r2, [pc, #204]	; (800358c <HAL_SPI_MspInit+0x160>)
 80034be:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80034c2:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80034c6:	4b31      	ldr	r3, [pc, #196]	; (800358c <HAL_SPI_MspInit+0x160>)
 80034c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80034cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80034d0:	61bb      	str	r3, [r7, #24]
 80034d2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80034d4:	4b2d      	ldr	r3, [pc, #180]	; (800358c <HAL_SPI_MspInit+0x160>)
 80034d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80034da:	4a2c      	ldr	r2, [pc, #176]	; (800358c <HAL_SPI_MspInit+0x160>)
 80034dc:	f043 0302 	orr.w	r3, r3, #2
 80034e0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80034e4:	4b29      	ldr	r3, [pc, #164]	; (800358c <HAL_SPI_MspInit+0x160>)
 80034e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80034ea:	f003 0302 	and.w	r3, r3, #2
 80034ee:	617b      	str	r3, [r7, #20]
 80034f0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80034f2:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80034f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034f8:	2302      	movs	r3, #2
 80034fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034fc:	2300      	movs	r3, #0
 80034fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003500:	2300      	movs	r3, #0
 8003502:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003504:	2305      	movs	r3, #5
 8003506:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003508:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800350c:	4619      	mov	r1, r3
 800350e:	4822      	ldr	r0, [pc, #136]	; (8003598 <HAL_SPI_MspInit+0x16c>)
 8003510:	f005 fb66 	bl	8008be0 <HAL_GPIO_Init>
}
 8003514:	e033      	b.n	800357e <HAL_SPI_MspInit+0x152>
  else if(hspi->Instance==SPI3)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a20      	ldr	r2, [pc, #128]	; (800359c <HAL_SPI_MspInit+0x170>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d12e      	bne.n	800357e <HAL_SPI_MspInit+0x152>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003520:	4b1a      	ldr	r3, [pc, #104]	; (800358c <HAL_SPI_MspInit+0x160>)
 8003522:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003526:	4a19      	ldr	r2, [pc, #100]	; (800358c <HAL_SPI_MspInit+0x160>)
 8003528:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800352c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003530:	4b16      	ldr	r3, [pc, #88]	; (800358c <HAL_SPI_MspInit+0x160>)
 8003532:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003536:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800353a:	613b      	str	r3, [r7, #16]
 800353c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800353e:	4b13      	ldr	r3, [pc, #76]	; (800358c <HAL_SPI_MspInit+0x160>)
 8003540:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003544:	4a11      	ldr	r2, [pc, #68]	; (800358c <HAL_SPI_MspInit+0x160>)
 8003546:	f043 0304 	orr.w	r3, r3, #4
 800354a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800354e:	4b0f      	ldr	r3, [pc, #60]	; (800358c <HAL_SPI_MspInit+0x160>)
 8003550:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003554:	f003 0304 	and.w	r3, r3, #4
 8003558:	60fb      	str	r3, [r7, #12]
 800355a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800355c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8003560:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003562:	2302      	movs	r3, #2
 8003564:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003566:	2300      	movs	r3, #0
 8003568:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800356a:	2300      	movs	r3, #0
 800356c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800356e:	2306      	movs	r3, #6
 8003570:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003572:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003576:	4619      	mov	r1, r3
 8003578:	4809      	ldr	r0, [pc, #36]	; (80035a0 <HAL_SPI_MspInit+0x174>)
 800357a:	f005 fb31 	bl	8008be0 <HAL_GPIO_Init>
}
 800357e:	bf00      	nop
 8003580:	3738      	adds	r7, #56	; 0x38
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}
 8003586:	bf00      	nop
 8003588:	40013000 	.word	0x40013000
 800358c:	58024400 	.word	0x58024400
 8003590:	58020000 	.word	0x58020000
 8003594:	40003800 	.word	0x40003800
 8003598:	58020400 	.word	0x58020400
 800359c:	40003c00 	.word	0x40003c00
 80035a0:	58020800 	.word	0x58020800

080035a4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b08c      	sub	sp, #48	; 0x30
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035ac:	f107 031c 	add.w	r3, r7, #28
 80035b0:	2200      	movs	r2, #0
 80035b2:	601a      	str	r2, [r3, #0]
 80035b4:	605a      	str	r2, [r3, #4]
 80035b6:	609a      	str	r2, [r3, #8]
 80035b8:	60da      	str	r2, [r3, #12]
 80035ba:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM2)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035c4:	d15d      	bne.n	8003682 <HAL_TIM_PWM_MspInit+0xde>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80035c6:	4b8e      	ldr	r3, [pc, #568]	; (8003800 <HAL_TIM_PWM_MspInit+0x25c>)
 80035c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80035cc:	4a8c      	ldr	r2, [pc, #560]	; (8003800 <HAL_TIM_PWM_MspInit+0x25c>)
 80035ce:	f043 0301 	orr.w	r3, r3, #1
 80035d2:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80035d6:	4b8a      	ldr	r3, [pc, #552]	; (8003800 <HAL_TIM_PWM_MspInit+0x25c>)
 80035d8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80035dc:	f003 0301 	and.w	r3, r3, #1
 80035e0:	61bb      	str	r3, [r7, #24]
 80035e2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035e4:	4b86      	ldr	r3, [pc, #536]	; (8003800 <HAL_TIM_PWM_MspInit+0x25c>)
 80035e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80035ea:	4a85      	ldr	r2, [pc, #532]	; (8003800 <HAL_TIM_PWM_MspInit+0x25c>)
 80035ec:	f043 0301 	orr.w	r3, r3, #1
 80035f0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80035f4:	4b82      	ldr	r3, [pc, #520]	; (8003800 <HAL_TIM_PWM_MspInit+0x25c>)
 80035f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80035fa:	f003 0301 	and.w	r3, r3, #1
 80035fe:	617b      	str	r3, [r7, #20]
 8003600:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003602:	2301      	movs	r3, #1
 8003604:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003606:	2302      	movs	r3, #2
 8003608:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800360a:	2300      	movs	r3, #0
 800360c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800360e:	2300      	movs	r3, #0
 8003610:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003612:	2301      	movs	r3, #1
 8003614:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003616:	f107 031c 	add.w	r3, r7, #28
 800361a:	4619      	mov	r1, r3
 800361c:	4879      	ldr	r0, [pc, #484]	; (8003804 <HAL_TIM_PWM_MspInit+0x260>)
 800361e:	f005 fadf 	bl	8008be0 <HAL_GPIO_Init>

    /* TIM2 DMA Init */
    /* TIM2_CH3 Init */
    hdma_tim2_ch3.Instance = DMA1_Stream1;
 8003622:	4b79      	ldr	r3, [pc, #484]	; (8003808 <HAL_TIM_PWM_MspInit+0x264>)
 8003624:	4a79      	ldr	r2, [pc, #484]	; (800380c <HAL_TIM_PWM_MspInit+0x268>)
 8003626:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch3.Init.Request = DMA_REQUEST_TIM2_CH3;
 8003628:	4b77      	ldr	r3, [pc, #476]	; (8003808 <HAL_TIM_PWM_MspInit+0x264>)
 800362a:	2214      	movs	r2, #20
 800362c:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800362e:	4b76      	ldr	r3, [pc, #472]	; (8003808 <HAL_TIM_PWM_MspInit+0x264>)
 8003630:	2240      	movs	r2, #64	; 0x40
 8003632:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8003634:	4b74      	ldr	r3, [pc, #464]	; (8003808 <HAL_TIM_PWM_MspInit+0x264>)
 8003636:	2200      	movs	r2, #0
 8003638:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 800363a:	4b73      	ldr	r3, [pc, #460]	; (8003808 <HAL_TIM_PWM_MspInit+0x264>)
 800363c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003640:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003642:	4b71      	ldr	r3, [pc, #452]	; (8003808 <HAL_TIM_PWM_MspInit+0x264>)
 8003644:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003648:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800364a:	4b6f      	ldr	r3, [pc, #444]	; (8003808 <HAL_TIM_PWM_MspInit+0x264>)
 800364c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003650:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch3.Init.Mode = DMA_NORMAL;
 8003652:	4b6d      	ldr	r3, [pc, #436]	; (8003808 <HAL_TIM_PWM_MspInit+0x264>)
 8003654:	2200      	movs	r2, #0
 8003656:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch3.Init.Priority = DMA_PRIORITY_LOW;
 8003658:	4b6b      	ldr	r3, [pc, #428]	; (8003808 <HAL_TIM_PWM_MspInit+0x264>)
 800365a:	2200      	movs	r2, #0
 800365c:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800365e:	4b6a      	ldr	r3, [pc, #424]	; (8003808 <HAL_TIM_PWM_MspInit+0x264>)
 8003660:	2200      	movs	r2, #0
 8003662:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch3) != HAL_OK)
 8003664:	4868      	ldr	r0, [pc, #416]	; (8003808 <HAL_TIM_PWM_MspInit+0x264>)
 8003666:	f002 fe83 	bl	8006370 <HAL_DMA_Init>
 800366a:	4603      	mov	r3, r0
 800366c:	2b00      	cmp	r3, #0
 800366e:	d001      	beq.n	8003674 <HAL_TIM_PWM_MspInit+0xd0>
    {
      Error_Handler();
 8003670:	f7ff fc32 	bl	8002ed8 <Error_Handler>
    }

    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC3],hdma_tim2_ch3);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	4a64      	ldr	r2, [pc, #400]	; (8003808 <HAL_TIM_PWM_MspInit+0x264>)
 8003678:	62da      	str	r2, [r3, #44]	; 0x2c
 800367a:	4a63      	ldr	r2, [pc, #396]	; (8003808 <HAL_TIM_PWM_MspInit+0x264>)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8003680:	e119      	b.n	80038b6 <HAL_TIM_PWM_MspInit+0x312>
  else if(htim_pwm->Instance==TIM3)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a62      	ldr	r2, [pc, #392]	; (8003810 <HAL_TIM_PWM_MspInit+0x26c>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d16d      	bne.n	8003768 <HAL_TIM_PWM_MspInit+0x1c4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800368c:	4b5c      	ldr	r3, [pc, #368]	; (8003800 <HAL_TIM_PWM_MspInit+0x25c>)
 800368e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003692:	4a5b      	ldr	r2, [pc, #364]	; (8003800 <HAL_TIM_PWM_MspInit+0x25c>)
 8003694:	f043 0302 	orr.w	r3, r3, #2
 8003698:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800369c:	4b58      	ldr	r3, [pc, #352]	; (8003800 <HAL_TIM_PWM_MspInit+0x25c>)
 800369e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80036a2:	f003 0302 	and.w	r3, r3, #2
 80036a6:	613b      	str	r3, [r7, #16]
 80036a8:	693b      	ldr	r3, [r7, #16]
    hdma_tim3_ch2.Instance = DMA1_Stream3;
 80036aa:	4b5a      	ldr	r3, [pc, #360]	; (8003814 <HAL_TIM_PWM_MspInit+0x270>)
 80036ac:	4a5a      	ldr	r2, [pc, #360]	; (8003818 <HAL_TIM_PWM_MspInit+0x274>)
 80036ae:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch2.Init.Request = DMA_REQUEST_TIM3_CH2;
 80036b0:	4b58      	ldr	r3, [pc, #352]	; (8003814 <HAL_TIM_PWM_MspInit+0x270>)
 80036b2:	2218      	movs	r2, #24
 80036b4:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80036b6:	4b57      	ldr	r3, [pc, #348]	; (8003814 <HAL_TIM_PWM_MspInit+0x270>)
 80036b8:	2240      	movs	r2, #64	; 0x40
 80036ba:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 80036bc:	4b55      	ldr	r3, [pc, #340]	; (8003814 <HAL_TIM_PWM_MspInit+0x270>)
 80036be:	2200      	movs	r2, #0
 80036c0:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch2.Init.MemInc = DMA_MINC_ENABLE;
 80036c2:	4b54      	ldr	r3, [pc, #336]	; (8003814 <HAL_TIM_PWM_MspInit+0x270>)
 80036c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80036c8:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80036ca:	4b52      	ldr	r3, [pc, #328]	; (8003814 <HAL_TIM_PWM_MspInit+0x270>)
 80036cc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80036d0:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80036d2:	4b50      	ldr	r3, [pc, #320]	; (8003814 <HAL_TIM_PWM_MspInit+0x270>)
 80036d4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80036d8:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch2.Init.Mode = DMA_NORMAL;
 80036da:	4b4e      	ldr	r3, [pc, #312]	; (8003814 <HAL_TIM_PWM_MspInit+0x270>)
 80036dc:	2200      	movs	r2, #0
 80036de:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch2.Init.Priority = DMA_PRIORITY_LOW;
 80036e0:	4b4c      	ldr	r3, [pc, #304]	; (8003814 <HAL_TIM_PWM_MspInit+0x270>)
 80036e2:	2200      	movs	r2, #0
 80036e4:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80036e6:	4b4b      	ldr	r3, [pc, #300]	; (8003814 <HAL_TIM_PWM_MspInit+0x270>)
 80036e8:	2200      	movs	r2, #0
 80036ea:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch2) != HAL_OK)
 80036ec:	4849      	ldr	r0, [pc, #292]	; (8003814 <HAL_TIM_PWM_MspInit+0x270>)
 80036ee:	f002 fe3f 	bl	8006370 <HAL_DMA_Init>
 80036f2:	4603      	mov	r3, r0
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d001      	beq.n	80036fc <HAL_TIM_PWM_MspInit+0x158>
      Error_Handler();
 80036f8:	f7ff fbee 	bl	8002ed8 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC2],hdma_tim3_ch2);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	4a45      	ldr	r2, [pc, #276]	; (8003814 <HAL_TIM_PWM_MspInit+0x270>)
 8003700:	629a      	str	r2, [r3, #40]	; 0x28
 8003702:	4a44      	ldr	r2, [pc, #272]	; (8003814 <HAL_TIM_PWM_MspInit+0x270>)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_tim3_ch1.Instance = DMA1_Stream4;
 8003708:	4b44      	ldr	r3, [pc, #272]	; (800381c <HAL_TIM_PWM_MspInit+0x278>)
 800370a:	4a45      	ldr	r2, [pc, #276]	; (8003820 <HAL_TIM_PWM_MspInit+0x27c>)
 800370c:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1.Init.Request = DMA_REQUEST_TIM3_CH1;
 800370e:	4b43      	ldr	r3, [pc, #268]	; (800381c <HAL_TIM_PWM_MspInit+0x278>)
 8003710:	2217      	movs	r2, #23
 8003712:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003714:	4b41      	ldr	r3, [pc, #260]	; (800381c <HAL_TIM_PWM_MspInit+0x278>)
 8003716:	2240      	movs	r2, #64	; 0x40
 8003718:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800371a:	4b40      	ldr	r3, [pc, #256]	; (800381c <HAL_TIM_PWM_MspInit+0x278>)
 800371c:	2200      	movs	r2, #0
 800371e:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003720:	4b3e      	ldr	r3, [pc, #248]	; (800381c <HAL_TIM_PWM_MspInit+0x278>)
 8003722:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003726:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003728:	4b3c      	ldr	r3, [pc, #240]	; (800381c <HAL_TIM_PWM_MspInit+0x278>)
 800372a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800372e:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003730:	4b3a      	ldr	r3, [pc, #232]	; (800381c <HAL_TIM_PWM_MspInit+0x278>)
 8003732:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003736:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1.Init.Mode = DMA_NORMAL;
 8003738:	4b38      	ldr	r3, [pc, #224]	; (800381c <HAL_TIM_PWM_MspInit+0x278>)
 800373a:	2200      	movs	r2, #0
 800373c:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800373e:	4b37      	ldr	r3, [pc, #220]	; (800381c <HAL_TIM_PWM_MspInit+0x278>)
 8003740:	2200      	movs	r2, #0
 8003742:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003744:	4b35      	ldr	r3, [pc, #212]	; (800381c <HAL_TIM_PWM_MspInit+0x278>)
 8003746:	2200      	movs	r2, #0
 8003748:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch1) != HAL_OK)
 800374a:	4834      	ldr	r0, [pc, #208]	; (800381c <HAL_TIM_PWM_MspInit+0x278>)
 800374c:	f002 fe10 	bl	8006370 <HAL_DMA_Init>
 8003750:	4603      	mov	r3, r0
 8003752:	2b00      	cmp	r3, #0
 8003754:	d001      	beq.n	800375a <HAL_TIM_PWM_MspInit+0x1b6>
      Error_Handler();
 8003756:	f7ff fbbf 	bl	8002ed8 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	4a2f      	ldr	r2, [pc, #188]	; (800381c <HAL_TIM_PWM_MspInit+0x278>)
 800375e:	625a      	str	r2, [r3, #36]	; 0x24
 8003760:	4a2e      	ldr	r2, [pc, #184]	; (800381c <HAL_TIM_PWM_MspInit+0x278>)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6393      	str	r3, [r2, #56]	; 0x38
}
 8003766:	e0a6      	b.n	80038b6 <HAL_TIM_PWM_MspInit+0x312>
  else if(htim_pwm->Instance==TIM4)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a2d      	ldr	r2, [pc, #180]	; (8003824 <HAL_TIM_PWM_MspInit+0x280>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d15e      	bne.n	8003830 <HAL_TIM_PWM_MspInit+0x28c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003772:	4b23      	ldr	r3, [pc, #140]	; (8003800 <HAL_TIM_PWM_MspInit+0x25c>)
 8003774:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003778:	4a21      	ldr	r2, [pc, #132]	; (8003800 <HAL_TIM_PWM_MspInit+0x25c>)
 800377a:	f043 0304 	orr.w	r3, r3, #4
 800377e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003782:	4b1f      	ldr	r3, [pc, #124]	; (8003800 <HAL_TIM_PWM_MspInit+0x25c>)
 8003784:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003788:	f003 0304 	and.w	r3, r3, #4
 800378c:	60fb      	str	r3, [r7, #12]
 800378e:	68fb      	ldr	r3, [r7, #12]
    hdma_tim4_ch3.Instance = DMA1_Stream0;
 8003790:	4b25      	ldr	r3, [pc, #148]	; (8003828 <HAL_TIM_PWM_MspInit+0x284>)
 8003792:	4a26      	ldr	r2, [pc, #152]	; (800382c <HAL_TIM_PWM_MspInit+0x288>)
 8003794:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch3.Init.Request = DMA_REQUEST_TIM4_CH3;
 8003796:	4b24      	ldr	r3, [pc, #144]	; (8003828 <HAL_TIM_PWM_MspInit+0x284>)
 8003798:	221f      	movs	r2, #31
 800379a:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800379c:	4b22      	ldr	r3, [pc, #136]	; (8003828 <HAL_TIM_PWM_MspInit+0x284>)
 800379e:	2240      	movs	r2, #64	; 0x40
 80037a0:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 80037a2:	4b21      	ldr	r3, [pc, #132]	; (8003828 <HAL_TIM_PWM_MspInit+0x284>)
 80037a4:	2200      	movs	r2, #0
 80037a6:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch3.Init.MemInc = DMA_MINC_ENABLE;
 80037a8:	4b1f      	ldr	r3, [pc, #124]	; (8003828 <HAL_TIM_PWM_MspInit+0x284>)
 80037aa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80037ae:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80037b0:	4b1d      	ldr	r3, [pc, #116]	; (8003828 <HAL_TIM_PWM_MspInit+0x284>)
 80037b2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80037b6:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80037b8:	4b1b      	ldr	r3, [pc, #108]	; (8003828 <HAL_TIM_PWM_MspInit+0x284>)
 80037ba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80037be:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch3.Init.Mode = DMA_NORMAL;
 80037c0:	4b19      	ldr	r3, [pc, #100]	; (8003828 <HAL_TIM_PWM_MspInit+0x284>)
 80037c2:	2200      	movs	r2, #0
 80037c4:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch3.Init.Priority = DMA_PRIORITY_LOW;
 80037c6:	4b18      	ldr	r3, [pc, #96]	; (8003828 <HAL_TIM_PWM_MspInit+0x284>)
 80037c8:	2200      	movs	r2, #0
 80037ca:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80037cc:	4b16      	ldr	r3, [pc, #88]	; (8003828 <HAL_TIM_PWM_MspInit+0x284>)
 80037ce:	2200      	movs	r2, #0
 80037d0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim4_ch3) != HAL_OK)
 80037d2:	4815      	ldr	r0, [pc, #84]	; (8003828 <HAL_TIM_PWM_MspInit+0x284>)
 80037d4:	f002 fdcc 	bl	8006370 <HAL_DMA_Init>
 80037d8:	4603      	mov	r3, r0
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d001      	beq.n	80037e2 <HAL_TIM_PWM_MspInit+0x23e>
      Error_Handler();
 80037de:	f7ff fb7b 	bl	8002ed8 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC3],hdma_tim4_ch3);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	4a10      	ldr	r2, [pc, #64]	; (8003828 <HAL_TIM_PWM_MspInit+0x284>)
 80037e6:	62da      	str	r2, [r3, #44]	; 0x2c
 80037e8:	4a0f      	ldr	r2, [pc, #60]	; (8003828 <HAL_TIM_PWM_MspInit+0x284>)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80037ee:	2200      	movs	r2, #0
 80037f0:	2100      	movs	r1, #0
 80037f2:	201e      	movs	r0, #30
 80037f4:	f002 fd87 	bl	8006306 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80037f8:	201e      	movs	r0, #30
 80037fa:	f002 fd9e 	bl	800633a <HAL_NVIC_EnableIRQ>
}
 80037fe:	e05a      	b.n	80038b6 <HAL_TIM_PWM_MspInit+0x312>
 8003800:	58024400 	.word	0x58024400
 8003804:	58020000 	.word	0x58020000
 8003808:	2400130c 	.word	0x2400130c
 800380c:	40020028 	.word	0x40020028
 8003810:	40000400 	.word	0x40000400
 8003814:	24001384 	.word	0x24001384
 8003818:	40020058 	.word	0x40020058
 800381c:	240013fc 	.word	0x240013fc
 8003820:	40020070 	.word	0x40020070
 8003824:	40000800 	.word	0x40000800
 8003828:	24001474 	.word	0x24001474
 800382c:	40020010 	.word	0x40020010
  else if(htim_pwm->Instance==TIM5)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a22      	ldr	r2, [pc, #136]	; (80038c0 <HAL_TIM_PWM_MspInit+0x31c>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d13d      	bne.n	80038b6 <HAL_TIM_PWM_MspInit+0x312>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800383a:	4b22      	ldr	r3, [pc, #136]	; (80038c4 <HAL_TIM_PWM_MspInit+0x320>)
 800383c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003840:	4a20      	ldr	r2, [pc, #128]	; (80038c4 <HAL_TIM_PWM_MspInit+0x320>)
 8003842:	f043 0308 	orr.w	r3, r3, #8
 8003846:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800384a:	4b1e      	ldr	r3, [pc, #120]	; (80038c4 <HAL_TIM_PWM_MspInit+0x320>)
 800384c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003850:	f003 0308 	and.w	r3, r3, #8
 8003854:	60bb      	str	r3, [r7, #8]
 8003856:	68bb      	ldr	r3, [r7, #8]
    hdma_tim5_ch4.Instance = DMA1_Stream2;
 8003858:	4b1b      	ldr	r3, [pc, #108]	; (80038c8 <HAL_TIM_PWM_MspInit+0x324>)
 800385a:	4a1c      	ldr	r2, [pc, #112]	; (80038cc <HAL_TIM_PWM_MspInit+0x328>)
 800385c:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch4.Init.Request = DMA_REQUEST_TIM5_CH4;
 800385e:	4b1a      	ldr	r3, [pc, #104]	; (80038c8 <HAL_TIM_PWM_MspInit+0x324>)
 8003860:	223a      	movs	r2, #58	; 0x3a
 8003862:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003864:	4b18      	ldr	r3, [pc, #96]	; (80038c8 <HAL_TIM_PWM_MspInit+0x324>)
 8003866:	2240      	movs	r2, #64	; 0x40
 8003868:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 800386a:	4b17      	ldr	r3, [pc, #92]	; (80038c8 <HAL_TIM_PWM_MspInit+0x324>)
 800386c:	2200      	movs	r2, #0
 800386e:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch4.Init.MemInc = DMA_MINC_ENABLE;
 8003870:	4b15      	ldr	r3, [pc, #84]	; (80038c8 <HAL_TIM_PWM_MspInit+0x324>)
 8003872:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003876:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003878:	4b13      	ldr	r3, [pc, #76]	; (80038c8 <HAL_TIM_PWM_MspInit+0x324>)
 800387a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800387e:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003880:	4b11      	ldr	r3, [pc, #68]	; (80038c8 <HAL_TIM_PWM_MspInit+0x324>)
 8003882:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003886:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch4.Init.Mode = DMA_NORMAL;
 8003888:	4b0f      	ldr	r3, [pc, #60]	; (80038c8 <HAL_TIM_PWM_MspInit+0x324>)
 800388a:	2200      	movs	r2, #0
 800388c:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch4.Init.Priority = DMA_PRIORITY_LOW;
 800388e:	4b0e      	ldr	r3, [pc, #56]	; (80038c8 <HAL_TIM_PWM_MspInit+0x324>)
 8003890:	2200      	movs	r2, #0
 8003892:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch4.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003894:	4b0c      	ldr	r3, [pc, #48]	; (80038c8 <HAL_TIM_PWM_MspInit+0x324>)
 8003896:	2200      	movs	r2, #0
 8003898:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim5_ch4) != HAL_OK)
 800389a:	480b      	ldr	r0, [pc, #44]	; (80038c8 <HAL_TIM_PWM_MspInit+0x324>)
 800389c:	f002 fd68 	bl	8006370 <HAL_DMA_Init>
 80038a0:	4603      	mov	r3, r0
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d001      	beq.n	80038aa <HAL_TIM_PWM_MspInit+0x306>
      Error_Handler();
 80038a6:	f7ff fb17 	bl	8002ed8 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC4],hdma_tim5_ch4);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a06      	ldr	r2, [pc, #24]	; (80038c8 <HAL_TIM_PWM_MspInit+0x324>)
 80038ae:	631a      	str	r2, [r3, #48]	; 0x30
 80038b0:	4a05      	ldr	r2, [pc, #20]	; (80038c8 <HAL_TIM_PWM_MspInit+0x324>)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6393      	str	r3, [r2, #56]	; 0x38
}
 80038b6:	bf00      	nop
 80038b8:	3730      	adds	r7, #48	; 0x30
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}
 80038be:	bf00      	nop
 80038c0:	40000c00 	.word	0x40000c00
 80038c4:	58024400 	.word	0x58024400
 80038c8:	240014ec 	.word	0x240014ec
 80038cc:	40020040 	.word	0x40020040

080038d0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80038d0:	b480      	push	{r7}
 80038d2:	b085      	sub	sp, #20
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM13)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a16      	ldr	r2, [pc, #88]	; (8003938 <HAL_TIM_Base_MspInit+0x68>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d10f      	bne.n	8003902 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM13_MspInit 0 */

  /* USER CODE END TIM13_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 80038e2:	4b16      	ldr	r3, [pc, #88]	; (800393c <HAL_TIM_Base_MspInit+0x6c>)
 80038e4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80038e8:	4a14      	ldr	r2, [pc, #80]	; (800393c <HAL_TIM_Base_MspInit+0x6c>)
 80038ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038ee:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80038f2:	4b12      	ldr	r3, [pc, #72]	; (800393c <HAL_TIM_Base_MspInit+0x6c>)
 80038f4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80038f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038fc:	60fb      	str	r3, [r7, #12]
 80038fe:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8003900:	e013      	b.n	800392a <HAL_TIM_Base_MspInit+0x5a>
  else if(htim_base->Instance==TIM14)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a0e      	ldr	r2, [pc, #56]	; (8003940 <HAL_TIM_Base_MspInit+0x70>)
 8003908:	4293      	cmp	r3, r2
 800390a:	d10e      	bne.n	800392a <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM14_CLK_ENABLE();
 800390c:	4b0b      	ldr	r3, [pc, #44]	; (800393c <HAL_TIM_Base_MspInit+0x6c>)
 800390e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003912:	4a0a      	ldr	r2, [pc, #40]	; (800393c <HAL_TIM_Base_MspInit+0x6c>)
 8003914:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003918:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800391c:	4b07      	ldr	r3, [pc, #28]	; (800393c <HAL_TIM_Base_MspInit+0x6c>)
 800391e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003922:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003926:	60bb      	str	r3, [r7, #8]
 8003928:	68bb      	ldr	r3, [r7, #8]
}
 800392a:	bf00      	nop
 800392c:	3714      	adds	r7, #20
 800392e:	46bd      	mov	sp, r7
 8003930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003934:	4770      	bx	lr
 8003936:	bf00      	nop
 8003938:	40001c00 	.word	0x40001c00
 800393c:	58024400 	.word	0x58024400
 8003940:	40002000 	.word	0x40002000

08003944 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b08c      	sub	sp, #48	; 0x30
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800394c:	f107 031c 	add.w	r3, r7, #28
 8003950:	2200      	movs	r2, #0
 8003952:	601a      	str	r2, [r3, #0]
 8003954:	605a      	str	r2, [r3, #4]
 8003956:	609a      	str	r2, [r3, #8]
 8003958:	60da      	str	r2, [r3, #12]
 800395a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003964:	d120      	bne.n	80039a8 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003966:	4b52      	ldr	r3, [pc, #328]	; (8003ab0 <HAL_TIM_MspPostInit+0x16c>)
 8003968:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800396c:	4a50      	ldr	r2, [pc, #320]	; (8003ab0 <HAL_TIM_MspPostInit+0x16c>)
 800396e:	f043 0302 	orr.w	r3, r3, #2
 8003972:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003976:	4b4e      	ldr	r3, [pc, #312]	; (8003ab0 <HAL_TIM_MspPostInit+0x16c>)
 8003978:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800397c:	f003 0302 	and.w	r3, r3, #2
 8003980:	61bb      	str	r3, [r7, #24]
 8003982:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003984:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003988:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800398a:	2302      	movs	r3, #2
 800398c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800398e:	2302      	movs	r3, #2
 8003990:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003992:	2300      	movs	r3, #0
 8003994:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003996:	2301      	movs	r3, #1
 8003998:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800399a:	f107 031c 	add.w	r3, r7, #28
 800399e:	4619      	mov	r1, r3
 80039a0:	4844      	ldr	r0, [pc, #272]	; (8003ab4 <HAL_TIM_MspPostInit+0x170>)
 80039a2:	f005 f91d 	bl	8008be0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 80039a6:	e07f      	b.n	8003aa8 <HAL_TIM_MspPostInit+0x164>
  else if(htim->Instance==TIM3)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a42      	ldr	r2, [pc, #264]	; (8003ab8 <HAL_TIM_MspPostInit+0x174>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d11f      	bne.n	80039f2 <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039b2:	4b3f      	ldr	r3, [pc, #252]	; (8003ab0 <HAL_TIM_MspPostInit+0x16c>)
 80039b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80039b8:	4a3d      	ldr	r2, [pc, #244]	; (8003ab0 <HAL_TIM_MspPostInit+0x16c>)
 80039ba:	f043 0302 	orr.w	r3, r3, #2
 80039be:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80039c2:	4b3b      	ldr	r3, [pc, #236]	; (8003ab0 <HAL_TIM_MspPostInit+0x16c>)
 80039c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80039c8:	f003 0302 	and.w	r3, r3, #2
 80039cc:	617b      	str	r3, [r7, #20]
 80039ce:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80039d0:	2330      	movs	r3, #48	; 0x30
 80039d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039d4:	2302      	movs	r3, #2
 80039d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80039d8:	2302      	movs	r3, #2
 80039da:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039dc:	2300      	movs	r3, #0
 80039de:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80039e0:	2302      	movs	r3, #2
 80039e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039e4:	f107 031c 	add.w	r3, r7, #28
 80039e8:	4619      	mov	r1, r3
 80039ea:	4832      	ldr	r0, [pc, #200]	; (8003ab4 <HAL_TIM_MspPostInit+0x170>)
 80039ec:	f005 f8f8 	bl	8008be0 <HAL_GPIO_Init>
}
 80039f0:	e05a      	b.n	8003aa8 <HAL_TIM_MspPostInit+0x164>
  else if(htim->Instance==TIM4)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a31      	ldr	r2, [pc, #196]	; (8003abc <HAL_TIM_MspPostInit+0x178>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d131      	bne.n	8003a60 <HAL_TIM_MspPostInit+0x11c>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80039fc:	4b2c      	ldr	r3, [pc, #176]	; (8003ab0 <HAL_TIM_MspPostInit+0x16c>)
 80039fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003a02:	4a2b      	ldr	r2, [pc, #172]	; (8003ab0 <HAL_TIM_MspPostInit+0x16c>)
 8003a04:	f043 0308 	orr.w	r3, r3, #8
 8003a08:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003a0c:	4b28      	ldr	r3, [pc, #160]	; (8003ab0 <HAL_TIM_MspPostInit+0x16c>)
 8003a0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003a12:	f003 0308 	and.w	r3, r3, #8
 8003a16:	613b      	str	r3, [r7, #16]
 8003a18:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8003a1a:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 8003a1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a20:	2302      	movs	r3, #2
 8003a22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a24:	2300      	movs	r3, #0
 8003a26:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003a2c:	2302      	movs	r3, #2
 8003a2e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003a30:	f107 031c 	add.w	r3, r7, #28
 8003a34:	4619      	mov	r1, r3
 8003a36:	4822      	ldr	r0, [pc, #136]	; (8003ac0 <HAL_TIM_MspPostInit+0x17c>)
 8003a38:	f005 f8d2 	bl	8008be0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8003a3c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003a40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a42:	2302      	movs	r3, #2
 8003a44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003a46:	2302      	movs	r3, #2
 8003a48:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003a4e:	2302      	movs	r3, #2
 8003a50:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003a52:	f107 031c 	add.w	r3, r7, #28
 8003a56:	4619      	mov	r1, r3
 8003a58:	4819      	ldr	r0, [pc, #100]	; (8003ac0 <HAL_TIM_MspPostInit+0x17c>)
 8003a5a:	f005 f8c1 	bl	8008be0 <HAL_GPIO_Init>
}
 8003a5e:	e023      	b.n	8003aa8 <HAL_TIM_MspPostInit+0x164>
  else if(htim->Instance==TIM5)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a17      	ldr	r2, [pc, #92]	; (8003ac4 <HAL_TIM_MspPostInit+0x180>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d11e      	bne.n	8003aa8 <HAL_TIM_MspPostInit+0x164>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a6a:	4b11      	ldr	r3, [pc, #68]	; (8003ab0 <HAL_TIM_MspPostInit+0x16c>)
 8003a6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003a70:	4a0f      	ldr	r2, [pc, #60]	; (8003ab0 <HAL_TIM_MspPostInit+0x16c>)
 8003a72:	f043 0301 	orr.w	r3, r3, #1
 8003a76:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003a7a:	4b0d      	ldr	r3, [pc, #52]	; (8003ab0 <HAL_TIM_MspPostInit+0x16c>)
 8003a7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003a80:	f003 0301 	and.w	r3, r3, #1
 8003a84:	60fb      	str	r3, [r7, #12]
 8003a86:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003a88:	2308      	movs	r3, #8
 8003a8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a8c:	2302      	movs	r3, #2
 8003a8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003a90:	2302      	movs	r3, #2
 8003a92:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a94:	2300      	movs	r3, #0
 8003a96:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003a98:	2302      	movs	r3, #2
 8003a9a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a9c:	f107 031c 	add.w	r3, r7, #28
 8003aa0:	4619      	mov	r1, r3
 8003aa2:	4809      	ldr	r0, [pc, #36]	; (8003ac8 <HAL_TIM_MspPostInit+0x184>)
 8003aa4:	f005 f89c 	bl	8008be0 <HAL_GPIO_Init>
}
 8003aa8:	bf00      	nop
 8003aaa:	3730      	adds	r7, #48	; 0x30
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bd80      	pop	{r7, pc}
 8003ab0:	58024400 	.word	0x58024400
 8003ab4:	58020400 	.word	0x58020400
 8003ab8:	40000400 	.word	0x40000400
 8003abc:	40000800 	.word	0x40000800
 8003ac0:	58020c00 	.word	0x58020c00
 8003ac4:	40000c00 	.word	0x40000c00
 8003ac8:	58020000 	.word	0x58020000

08003acc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b0ba      	sub	sp, #232	; 0xe8
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ad4:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003ad8:	2200      	movs	r2, #0
 8003ada:	601a      	str	r2, [r3, #0]
 8003adc:	605a      	str	r2, [r3, #4]
 8003ade:	609a      	str	r2, [r3, #8]
 8003ae0:	60da      	str	r2, [r3, #12]
 8003ae2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003ae4:	f107 0318 	add.w	r3, r7, #24
 8003ae8:	22b8      	movs	r2, #184	; 0xb8
 8003aea:	2100      	movs	r1, #0
 8003aec:	4618      	mov	r0, r3
 8003aee:	f018 f970 	bl	801bdd2 <memset>
  if(huart->Instance==UART4)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4a4d      	ldr	r2, [pc, #308]	; (8003c2c <HAL_UART_MspInit+0x160>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d147      	bne.n	8003b8c <HAL_UART_MspInit+0xc0>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8003afc:	f04f 0202 	mov.w	r2, #2
 8003b00:	f04f 0300 	mov.w	r3, #0
 8003b04:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003b0e:	f107 0318 	add.w	r3, r7, #24
 8003b12:	4618      	mov	r0, r3
 8003b14:	f007 fe52 	bl	800b7bc <HAL_RCCEx_PeriphCLKConfig>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d001      	beq.n	8003b22 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8003b1e:	f7ff f9db 	bl	8002ed8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8003b22:	4b43      	ldr	r3, [pc, #268]	; (8003c30 <HAL_UART_MspInit+0x164>)
 8003b24:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003b28:	4a41      	ldr	r2, [pc, #260]	; (8003c30 <HAL_UART_MspInit+0x164>)
 8003b2a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003b2e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003b32:	4b3f      	ldr	r3, [pc, #252]	; (8003c30 <HAL_UART_MspInit+0x164>)
 8003b34:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003b38:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003b3c:	617b      	str	r3, [r7, #20]
 8003b3e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b40:	4b3b      	ldr	r3, [pc, #236]	; (8003c30 <HAL_UART_MspInit+0x164>)
 8003b42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003b46:	4a3a      	ldr	r2, [pc, #232]	; (8003c30 <HAL_UART_MspInit+0x164>)
 8003b48:	f043 0302 	orr.w	r3, r3, #2
 8003b4c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003b50:	4b37      	ldr	r3, [pc, #220]	; (8003c30 <HAL_UART_MspInit+0x164>)
 8003b52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003b56:	f003 0302 	and.w	r3, r3, #2
 8003b5a:	613b      	str	r3, [r7, #16]
 8003b5c:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PB8     ------> UART4_RX
    PB9     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003b5e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003b62:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b66:	2302      	movs	r3, #2
 8003b68:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b72:	2300      	movs	r3, #0
 8003b74:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003b78:	2308      	movs	r3, #8
 8003b7a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b7e:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003b82:	4619      	mov	r1, r3
 8003b84:	482b      	ldr	r0, [pc, #172]	; (8003c34 <HAL_UART_MspInit+0x168>)
 8003b86:	f005 f82b 	bl	8008be0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8003b8a:	e04a      	b.n	8003c22 <HAL_UART_MspInit+0x156>
  else if(huart->Instance==USART6)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a29      	ldr	r2, [pc, #164]	; (8003c38 <HAL_UART_MspInit+0x16c>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d145      	bne.n	8003c22 <HAL_UART_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8003b96:	f04f 0201 	mov.w	r2, #1
 8003b9a:	f04f 0300 	mov.w	r3, #0
 8003b9e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003ba8:	f107 0318 	add.w	r3, r7, #24
 8003bac:	4618      	mov	r0, r3
 8003bae:	f007 fe05 	bl	800b7bc <HAL_RCCEx_PeriphCLKConfig>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d001      	beq.n	8003bbc <HAL_UART_MspInit+0xf0>
      Error_Handler();
 8003bb8:	f7ff f98e 	bl	8002ed8 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8003bbc:	4b1c      	ldr	r3, [pc, #112]	; (8003c30 <HAL_UART_MspInit+0x164>)
 8003bbe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003bc2:	4a1b      	ldr	r2, [pc, #108]	; (8003c30 <HAL_UART_MspInit+0x164>)
 8003bc4:	f043 0320 	orr.w	r3, r3, #32
 8003bc8:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8003bcc:	4b18      	ldr	r3, [pc, #96]	; (8003c30 <HAL_UART_MspInit+0x164>)
 8003bce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003bd2:	f003 0320 	and.w	r3, r3, #32
 8003bd6:	60fb      	str	r3, [r7, #12]
 8003bd8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003bda:	4b15      	ldr	r3, [pc, #84]	; (8003c30 <HAL_UART_MspInit+0x164>)
 8003bdc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003be0:	4a13      	ldr	r2, [pc, #76]	; (8003c30 <HAL_UART_MspInit+0x164>)
 8003be2:	f043 0304 	orr.w	r3, r3, #4
 8003be6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003bea:	4b11      	ldr	r3, [pc, #68]	; (8003c30 <HAL_UART_MspInit+0x164>)
 8003bec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003bf0:	f003 0304 	and.w	r3, r3, #4
 8003bf4:	60bb      	str	r3, [r7, #8]
 8003bf6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003bf8:	23c0      	movs	r3, #192	; 0xc0
 8003bfa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bfe:	2302      	movs	r3, #2
 8003c00:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c04:	2300      	movs	r3, #0
 8003c06:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 8003c10:	2307      	movs	r3, #7
 8003c12:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003c16:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003c1a:	4619      	mov	r1, r3
 8003c1c:	4807      	ldr	r0, [pc, #28]	; (8003c3c <HAL_UART_MspInit+0x170>)
 8003c1e:	f004 ffdf 	bl	8008be0 <HAL_GPIO_Init>
}
 8003c22:	bf00      	nop
 8003c24:	37e8      	adds	r7, #232	; 0xe8
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}
 8003c2a:	bf00      	nop
 8003c2c:	40004c00 	.word	0x40004c00
 8003c30:	58024400 	.word	0x58024400
 8003c34:	58020400 	.word	0x58020400
 8003c38:	40011400 	.word	0x40011400
 8003c3c:	58020800 	.word	0x58020800

08003c40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003c40:	b480      	push	{r7}
 8003c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003c44:	e7fe      	b.n	8003c44 <NMI_Handler+0x4>

08003c46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003c46:	b480      	push	{r7}
 8003c48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003c4a:	e7fe      	b.n	8003c4a <HardFault_Handler+0x4>

08003c4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003c50:	e7fe      	b.n	8003c50 <MemManage_Handler+0x4>

08003c52 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003c52:	b480      	push	{r7}
 8003c54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003c56:	e7fe      	b.n	8003c56 <BusFault_Handler+0x4>

08003c58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003c5c:	e7fe      	b.n	8003c5c <UsageFault_Handler+0x4>

08003c5e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003c5e:	b480      	push	{r7}
 8003c60:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003c62:	bf00      	nop
 8003c64:	46bd      	mov	sp, r7
 8003c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6a:	4770      	bx	lr

08003c6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003c70:	bf00      	nop
 8003c72:	46bd      	mov	sp, r7
 8003c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c78:	4770      	bx	lr

08003c7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003c7a:	b480      	push	{r7}
 8003c7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003c7e:	bf00      	nop
 8003c80:	46bd      	mov	sp, r7
 8003c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c86:	4770      	bx	lr

08003c88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003c8c:	f000 fa4a 	bl	8004124 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003c90:	bf00      	nop
 8003c92:	bd80      	pop	{r7, pc}

08003c94 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch3);
 8003c98:	4802      	ldr	r0, [pc, #8]	; (8003ca4 <DMA1_Stream0_IRQHandler+0x10>)
 8003c9a:	f003 f92b 	bl	8006ef4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8003c9e:	bf00      	nop
 8003ca0:	bd80      	pop	{r7, pc}
 8003ca2:	bf00      	nop
 8003ca4:	24001474 	.word	0x24001474

08003ca8 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch3);
 8003cac:	4802      	ldr	r0, [pc, #8]	; (8003cb8 <DMA1_Stream1_IRQHandler+0x10>)
 8003cae:	f003 f921 	bl	8006ef4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8003cb2:	bf00      	nop
 8003cb4:	bd80      	pop	{r7, pc}
 8003cb6:	bf00      	nop
 8003cb8:	2400130c 	.word	0x2400130c

08003cbc <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch4);
 8003cc0:	4802      	ldr	r0, [pc, #8]	; (8003ccc <DMA1_Stream2_IRQHandler+0x10>)
 8003cc2:	f003 f917 	bl	8006ef4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8003cc6:	bf00      	nop
 8003cc8:	bd80      	pop	{r7, pc}
 8003cca:	bf00      	nop
 8003ccc:	240014ec 	.word	0x240014ec

08003cd0 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch2);
 8003cd4:	4802      	ldr	r0, [pc, #8]	; (8003ce0 <DMA1_Stream3_IRQHandler+0x10>)
 8003cd6:	f003 f90d 	bl	8006ef4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8003cda:	bf00      	nop
 8003cdc:	bd80      	pop	{r7, pc}
 8003cde:	bf00      	nop
 8003ce0:	24001384 	.word	0x24001384

08003ce4 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1);
 8003ce8:	4802      	ldr	r0, [pc, #8]	; (8003cf4 <DMA1_Stream4_IRQHandler+0x10>)
 8003cea:	f003 f903 	bl	8006ef4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8003cee:	bf00      	nop
 8003cf0:	bd80      	pop	{r7, pc}
 8003cf2:	bf00      	nop
 8003cf4:	240013fc 	.word	0x240013fc

08003cf8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003cfc:	4802      	ldr	r0, [pc, #8]	; (8003d08 <DMA1_Stream5_IRQHandler+0x10>)
 8003cfe:	f003 f8f9 	bl	8006ef4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003d02:	bf00      	nop
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	bf00      	nop
 8003d08:	24000d4c 	.word	0x24000d4c

08003d0c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003d10:	4802      	ldr	r0, [pc, #8]	; (8003d1c <TIM4_IRQHandler+0x10>)
 8003d12:	f00c ff35 	bl	8010b80 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003d16:	bf00      	nop
 8003d18:	bd80      	pop	{r7, pc}
 8003d1a:	bf00      	nop
 8003d1c:	240011dc 	.word	0x240011dc

08003d20 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8003d24:	4802      	ldr	r0, [pc, #8]	; (8003d30 <I2C2_EV_IRQHandler+0x10>)
 8003d26:	f005 f9c5 	bl	80090b4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8003d2a:	bf00      	nop
 8003d2c:	bd80      	pop	{r7, pc}
 8003d2e:	bf00      	nop
 8003d30:	24000edc 	.word	0x24000edc

08003d34 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8003d38:	4802      	ldr	r0, [pc, #8]	; (8003d44 <DMA2_Stream7_IRQHandler+0x10>)
 8003d3a:	f003 f8db 	bl	8006ef4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8003d3e:	bf00      	nop
 8003d40:	bd80      	pop	{r7, pc}
 8003d42:	bf00      	nop
 8003d44:	24000dc4 	.word	0x24000dc4

08003d48 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8003d4c:	4802      	ldr	r0, [pc, #8]	; (8003d58 <OTG_HS_IRQHandler+0x10>)
 8003d4e:	f005 fbbb 	bl	80094c8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8003d52:	bf00      	nop
 8003d54:	bd80      	pop	{r7, pc}
 8003d56:	bf00      	nop
 8003d58:	24002db8 	.word	0x24002db8

08003d5c <SDMMC2_IRQHandler>:

/**
  * @brief This function handles SDMMC2 global interrupt.
  */
void SDMMC2_IRQHandler(void)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC2_IRQn 0 */

  /* USER CODE END SDMMC2_IRQn 0 */
  HAL_SD_IRQHandler(&hsd2);
 8003d60:	4802      	ldr	r0, [pc, #8]	; (8003d6c <SDMMC2_IRQHandler+0x10>)
 8003d62:	f00a fb81 	bl	800e468 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC2_IRQn 1 */

  /* USER CODE END SDMMC2_IRQn 1 */
}
 8003d66:	bf00      	nop
 8003d68:	bd80      	pop	{r7, pc}
 8003d6a:	bf00      	nop
 8003d6c:	24000f30 	.word	0x24000f30

08003d70 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003d70:	b480      	push	{r7}
 8003d72:	af00      	add	r7, sp, #0
  return 1;
 8003d74:	2301      	movs	r3, #1
}
 8003d76:	4618      	mov	r0, r3
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7e:	4770      	bx	lr

08003d80 <_kill>:

int _kill(int pid, int sig)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b082      	sub	sp, #8
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
 8003d88:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003d8a:	f018 f875 	bl	801be78 <__errno>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	2216      	movs	r2, #22
 8003d92:	601a      	str	r2, [r3, #0]
  return -1;
 8003d94:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003d98:	4618      	mov	r0, r3
 8003d9a:	3708      	adds	r7, #8
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}

08003da0 <_exit>:

void _exit (int status)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b082      	sub	sp, #8
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003da8:	f04f 31ff 	mov.w	r1, #4294967295
 8003dac:	6878      	ldr	r0, [r7, #4]
 8003dae:	f7ff ffe7 	bl	8003d80 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003db2:	e7fe      	b.n	8003db2 <_exit+0x12>

08003db4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b086      	sub	sp, #24
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	60f8      	str	r0, [r7, #12]
 8003dbc:	60b9      	str	r1, [r7, #8]
 8003dbe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	617b      	str	r3, [r7, #20]
 8003dc4:	e00a      	b.n	8003ddc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003dc6:	f3af 8000 	nop.w
 8003dca:	4601      	mov	r1, r0
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	1c5a      	adds	r2, r3, #1
 8003dd0:	60ba      	str	r2, [r7, #8]
 8003dd2:	b2ca      	uxtb	r2, r1
 8003dd4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	3301      	adds	r3, #1
 8003dda:	617b      	str	r3, [r7, #20]
 8003ddc:	697a      	ldr	r2, [r7, #20]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	429a      	cmp	r2, r3
 8003de2:	dbf0      	blt.n	8003dc6 <_read+0x12>
  }

  return len;
 8003de4:	687b      	ldr	r3, [r7, #4]
}
 8003de6:	4618      	mov	r0, r3
 8003de8:	3718      	adds	r7, #24
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}

08003dee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003dee:	b580      	push	{r7, lr}
 8003df0:	b086      	sub	sp, #24
 8003df2:	af00      	add	r7, sp, #0
 8003df4:	60f8      	str	r0, [r7, #12]
 8003df6:	60b9      	str	r1, [r7, #8]
 8003df8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	617b      	str	r3, [r7, #20]
 8003dfe:	e009      	b.n	8003e14 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003e00:	68bb      	ldr	r3, [r7, #8]
 8003e02:	1c5a      	adds	r2, r3, #1
 8003e04:	60ba      	str	r2, [r7, #8]
 8003e06:	781b      	ldrb	r3, [r3, #0]
 8003e08:	4618      	mov	r0, r3
 8003e0a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e0e:	697b      	ldr	r3, [r7, #20]
 8003e10:	3301      	adds	r3, #1
 8003e12:	617b      	str	r3, [r7, #20]
 8003e14:	697a      	ldr	r2, [r7, #20]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	429a      	cmp	r2, r3
 8003e1a:	dbf1      	blt.n	8003e00 <_write+0x12>
  }
  return len;
 8003e1c:	687b      	ldr	r3, [r7, #4]
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	3718      	adds	r7, #24
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}

08003e26 <_close>:

int _close(int file)
{
 8003e26:	b480      	push	{r7}
 8003e28:	b083      	sub	sp, #12
 8003e2a:	af00      	add	r7, sp, #0
 8003e2c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003e2e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003e32:	4618      	mov	r0, r3
 8003e34:	370c      	adds	r7, #12
 8003e36:	46bd      	mov	sp, r7
 8003e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3c:	4770      	bx	lr

08003e3e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003e3e:	b480      	push	{r7}
 8003e40:	b083      	sub	sp, #12
 8003e42:	af00      	add	r7, sp, #0
 8003e44:	6078      	str	r0, [r7, #4]
 8003e46:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003e4e:	605a      	str	r2, [r3, #4]
  return 0;
 8003e50:	2300      	movs	r3, #0
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	370c      	adds	r7, #12
 8003e56:	46bd      	mov	sp, r7
 8003e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5c:	4770      	bx	lr

08003e5e <_isatty>:

int _isatty(int file)
{
 8003e5e:	b480      	push	{r7}
 8003e60:	b083      	sub	sp, #12
 8003e62:	af00      	add	r7, sp, #0
 8003e64:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003e66:	2301      	movs	r3, #1
}
 8003e68:	4618      	mov	r0, r3
 8003e6a:	370c      	adds	r7, #12
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e72:	4770      	bx	lr

08003e74 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003e74:	b480      	push	{r7}
 8003e76:	b085      	sub	sp, #20
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	60f8      	str	r0, [r7, #12]
 8003e7c:	60b9      	str	r1, [r7, #8]
 8003e7e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003e80:	2300      	movs	r3, #0
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3714      	adds	r7, #20
 8003e86:	46bd      	mov	sp, r7
 8003e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8c:	4770      	bx	lr
	...

08003e90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b086      	sub	sp, #24
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003e98:	4a14      	ldr	r2, [pc, #80]	; (8003eec <_sbrk+0x5c>)
 8003e9a:	4b15      	ldr	r3, [pc, #84]	; (8003ef0 <_sbrk+0x60>)
 8003e9c:	1ad3      	subs	r3, r2, r3
 8003e9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003ea4:	4b13      	ldr	r3, [pc, #76]	; (8003ef4 <_sbrk+0x64>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d102      	bne.n	8003eb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003eac:	4b11      	ldr	r3, [pc, #68]	; (8003ef4 <_sbrk+0x64>)
 8003eae:	4a12      	ldr	r2, [pc, #72]	; (8003ef8 <_sbrk+0x68>)
 8003eb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003eb2:	4b10      	ldr	r3, [pc, #64]	; (8003ef4 <_sbrk+0x64>)
 8003eb4:	681a      	ldr	r2, [r3, #0]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	4413      	add	r3, r2
 8003eba:	693a      	ldr	r2, [r7, #16]
 8003ebc:	429a      	cmp	r2, r3
 8003ebe:	d207      	bcs.n	8003ed0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003ec0:	f017 ffda 	bl	801be78 <__errno>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	220c      	movs	r2, #12
 8003ec8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003eca:	f04f 33ff 	mov.w	r3, #4294967295
 8003ece:	e009      	b.n	8003ee4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003ed0:	4b08      	ldr	r3, [pc, #32]	; (8003ef4 <_sbrk+0x64>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003ed6:	4b07      	ldr	r3, [pc, #28]	; (8003ef4 <_sbrk+0x64>)
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	4413      	add	r3, r2
 8003ede:	4a05      	ldr	r2, [pc, #20]	; (8003ef4 <_sbrk+0x64>)
 8003ee0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	3718      	adds	r7, #24
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	bd80      	pop	{r7, pc}
 8003eec:	24050000 	.word	0x24050000
 8003ef0:	00000800 	.word	0x00000800
 8003ef4:	2400168c 	.word	0x2400168c
 8003ef8:	24003630 	.word	0x24003630

08003efc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003efc:	b480      	push	{r7}
 8003efe:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003f00:	4b32      	ldr	r3, [pc, #200]	; (8003fcc <SystemInit+0xd0>)
 8003f02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f06:	4a31      	ldr	r2, [pc, #196]	; (8003fcc <SystemInit+0xd0>)
 8003f08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003f0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003f10:	4b2f      	ldr	r3, [pc, #188]	; (8003fd0 <SystemInit+0xd4>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f003 030f 	and.w	r3, r3, #15
 8003f18:	2b06      	cmp	r3, #6
 8003f1a:	d807      	bhi.n	8003f2c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003f1c:	4b2c      	ldr	r3, [pc, #176]	; (8003fd0 <SystemInit+0xd4>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f023 030f 	bic.w	r3, r3, #15
 8003f24:	4a2a      	ldr	r2, [pc, #168]	; (8003fd0 <SystemInit+0xd4>)
 8003f26:	f043 0307 	orr.w	r3, r3, #7
 8003f2a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8003f2c:	4b29      	ldr	r3, [pc, #164]	; (8003fd4 <SystemInit+0xd8>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a28      	ldr	r2, [pc, #160]	; (8003fd4 <SystemInit+0xd8>)
 8003f32:	f043 0301 	orr.w	r3, r3, #1
 8003f36:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003f38:	4b26      	ldr	r3, [pc, #152]	; (8003fd4 <SystemInit+0xd8>)
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8003f3e:	4b25      	ldr	r3, [pc, #148]	; (8003fd4 <SystemInit+0xd8>)
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	4924      	ldr	r1, [pc, #144]	; (8003fd4 <SystemInit+0xd8>)
 8003f44:	4b24      	ldr	r3, [pc, #144]	; (8003fd8 <SystemInit+0xdc>)
 8003f46:	4013      	ands	r3, r2
 8003f48:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003f4a:	4b21      	ldr	r3, [pc, #132]	; (8003fd0 <SystemInit+0xd4>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f003 0308 	and.w	r3, r3, #8
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d007      	beq.n	8003f66 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003f56:	4b1e      	ldr	r3, [pc, #120]	; (8003fd0 <SystemInit+0xd4>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f023 030f 	bic.w	r3, r3, #15
 8003f5e:	4a1c      	ldr	r2, [pc, #112]	; (8003fd0 <SystemInit+0xd4>)
 8003f60:	f043 0307 	orr.w	r3, r3, #7
 8003f64:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8003f66:	4b1b      	ldr	r3, [pc, #108]	; (8003fd4 <SystemInit+0xd8>)
 8003f68:	2200      	movs	r2, #0
 8003f6a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8003f6c:	4b19      	ldr	r3, [pc, #100]	; (8003fd4 <SystemInit+0xd8>)
 8003f6e:	2200      	movs	r2, #0
 8003f70:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8003f72:	4b18      	ldr	r3, [pc, #96]	; (8003fd4 <SystemInit+0xd8>)
 8003f74:	2200      	movs	r2, #0
 8003f76:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8003f78:	4b16      	ldr	r3, [pc, #88]	; (8003fd4 <SystemInit+0xd8>)
 8003f7a:	4a18      	ldr	r2, [pc, #96]	; (8003fdc <SystemInit+0xe0>)
 8003f7c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8003f7e:	4b15      	ldr	r3, [pc, #84]	; (8003fd4 <SystemInit+0xd8>)
 8003f80:	4a17      	ldr	r2, [pc, #92]	; (8003fe0 <SystemInit+0xe4>)
 8003f82:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8003f84:	4b13      	ldr	r3, [pc, #76]	; (8003fd4 <SystemInit+0xd8>)
 8003f86:	4a17      	ldr	r2, [pc, #92]	; (8003fe4 <SystemInit+0xe8>)
 8003f88:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8003f8a:	4b12      	ldr	r3, [pc, #72]	; (8003fd4 <SystemInit+0xd8>)
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8003f90:	4b10      	ldr	r3, [pc, #64]	; (8003fd4 <SystemInit+0xd8>)
 8003f92:	4a14      	ldr	r2, [pc, #80]	; (8003fe4 <SystemInit+0xe8>)
 8003f94:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8003f96:	4b0f      	ldr	r3, [pc, #60]	; (8003fd4 <SystemInit+0xd8>)
 8003f98:	2200      	movs	r2, #0
 8003f9a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8003f9c:	4b0d      	ldr	r3, [pc, #52]	; (8003fd4 <SystemInit+0xd8>)
 8003f9e:	4a11      	ldr	r2, [pc, #68]	; (8003fe4 <SystemInit+0xe8>)
 8003fa0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8003fa2:	4b0c      	ldr	r3, [pc, #48]	; (8003fd4 <SystemInit+0xd8>)
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003fa8:	4b0a      	ldr	r3, [pc, #40]	; (8003fd4 <SystemInit+0xd8>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a09      	ldr	r2, [pc, #36]	; (8003fd4 <SystemInit+0xd8>)
 8003fae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003fb2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8003fb4:	4b07      	ldr	r3, [pc, #28]	; (8003fd4 <SystemInit+0xd8>)
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8003fba:	4b0b      	ldr	r3, [pc, #44]	; (8003fe8 <SystemInit+0xec>)
 8003fbc:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8003fc0:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8003fc2:	bf00      	nop
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fca:	4770      	bx	lr
 8003fcc:	e000ed00 	.word	0xe000ed00
 8003fd0:	52002000 	.word	0x52002000
 8003fd4:	58024400 	.word	0x58024400
 8003fd8:	eaf6ed7f 	.word	0xeaf6ed7f
 8003fdc:	02020200 	.word	0x02020200
 8003fe0:	01ff0000 	.word	0x01ff0000
 8003fe4:	01010280 	.word	0x01010280
 8003fe8:	52004000 	.word	0x52004000

08003fec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8003fec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004024 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003ff0:	f7ff ff84 	bl	8003efc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003ff4:	480c      	ldr	r0, [pc, #48]	; (8004028 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003ff6:	490d      	ldr	r1, [pc, #52]	; (800402c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003ff8:	4a0d      	ldr	r2, [pc, #52]	; (8004030 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003ffa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003ffc:	e002      	b.n	8004004 <LoopCopyDataInit>

08003ffe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003ffe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004000:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004002:	3304      	adds	r3, #4

08004004 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004004:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004006:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004008:	d3f9      	bcc.n	8003ffe <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800400a:	4a0a      	ldr	r2, [pc, #40]	; (8004034 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800400c:	4c0a      	ldr	r4, [pc, #40]	; (8004038 <LoopFillZerobss+0x22>)
  movs r3, #0
 800400e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004010:	e001      	b.n	8004016 <LoopFillZerobss>

08004012 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004012:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004014:	3204      	adds	r2, #4

08004016 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004016:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004018:	d3fb      	bcc.n	8004012 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800401a:	f017 ff33 	bl	801be84 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800401e:	f7fd faa1 	bl	8001564 <main>
  bx  lr
 8004022:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004024:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8004028:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800402c:	240002c8 	.word	0x240002c8
  ldr r2, =_sidata
 8004030:	080208bc 	.word	0x080208bc
  ldr r2, =_sbss
 8004034:	240002c8 	.word	0x240002c8
  ldr r4, =_ebss
 8004038:	24003630 	.word	0x24003630

0800403c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800403c:	e7fe      	b.n	800403c <ADC3_IRQHandler>
	...

08004040 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b082      	sub	sp, #8
 8004044:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004046:	2003      	movs	r0, #3
 8004048:	f002 f952 	bl	80062f0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800404c:	f007 f9e0 	bl	800b410 <HAL_RCC_GetSysClockFreq>
 8004050:	4602      	mov	r2, r0
 8004052:	4b15      	ldr	r3, [pc, #84]	; (80040a8 <HAL_Init+0x68>)
 8004054:	699b      	ldr	r3, [r3, #24]
 8004056:	0a1b      	lsrs	r3, r3, #8
 8004058:	f003 030f 	and.w	r3, r3, #15
 800405c:	4913      	ldr	r1, [pc, #76]	; (80040ac <HAL_Init+0x6c>)
 800405e:	5ccb      	ldrb	r3, [r1, r3]
 8004060:	f003 031f 	and.w	r3, r3, #31
 8004064:	fa22 f303 	lsr.w	r3, r2, r3
 8004068:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800406a:	4b0f      	ldr	r3, [pc, #60]	; (80040a8 <HAL_Init+0x68>)
 800406c:	699b      	ldr	r3, [r3, #24]
 800406e:	f003 030f 	and.w	r3, r3, #15
 8004072:	4a0e      	ldr	r2, [pc, #56]	; (80040ac <HAL_Init+0x6c>)
 8004074:	5cd3      	ldrb	r3, [r2, r3]
 8004076:	f003 031f 	and.w	r3, r3, #31
 800407a:	687a      	ldr	r2, [r7, #4]
 800407c:	fa22 f303 	lsr.w	r3, r2, r3
 8004080:	4a0b      	ldr	r2, [pc, #44]	; (80040b0 <HAL_Init+0x70>)
 8004082:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004084:	4a0b      	ldr	r2, [pc, #44]	; (80040b4 <HAL_Init+0x74>)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800408a:	200f      	movs	r0, #15
 800408c:	f000 f814 	bl	80040b8 <HAL_InitTick>
 8004090:	4603      	mov	r3, r0
 8004092:	2b00      	cmp	r3, #0
 8004094:	d001      	beq.n	800409a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	e002      	b.n	80040a0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800409a:	f7fe ff23 	bl	8002ee4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800409e:	2300      	movs	r3, #0
}
 80040a0:	4618      	mov	r0, r3
 80040a2:	3708      	adds	r7, #8
 80040a4:	46bd      	mov	sp, r7
 80040a6:	bd80      	pop	{r7, pc}
 80040a8:	58024400 	.word	0x58024400
 80040ac:	0801ffd0 	.word	0x0801ffd0
 80040b0:	24000004 	.word	0x24000004
 80040b4:	24000000 	.word	0x24000000

080040b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b082      	sub	sp, #8
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80040c0:	4b15      	ldr	r3, [pc, #84]	; (8004118 <HAL_InitTick+0x60>)
 80040c2:	781b      	ldrb	r3, [r3, #0]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d101      	bne.n	80040cc <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80040c8:	2301      	movs	r3, #1
 80040ca:	e021      	b.n	8004110 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80040cc:	4b13      	ldr	r3, [pc, #76]	; (800411c <HAL_InitTick+0x64>)
 80040ce:	681a      	ldr	r2, [r3, #0]
 80040d0:	4b11      	ldr	r3, [pc, #68]	; (8004118 <HAL_InitTick+0x60>)
 80040d2:	781b      	ldrb	r3, [r3, #0]
 80040d4:	4619      	mov	r1, r3
 80040d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80040da:	fbb3 f3f1 	udiv	r3, r3, r1
 80040de:	fbb2 f3f3 	udiv	r3, r2, r3
 80040e2:	4618      	mov	r0, r3
 80040e4:	f002 f937 	bl	8006356 <HAL_SYSTICK_Config>
 80040e8:	4603      	mov	r3, r0
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d001      	beq.n	80040f2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80040ee:	2301      	movs	r3, #1
 80040f0:	e00e      	b.n	8004110 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2b0f      	cmp	r3, #15
 80040f6:	d80a      	bhi.n	800410e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80040f8:	2200      	movs	r2, #0
 80040fa:	6879      	ldr	r1, [r7, #4]
 80040fc:	f04f 30ff 	mov.w	r0, #4294967295
 8004100:	f002 f901 	bl	8006306 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004104:	4a06      	ldr	r2, [pc, #24]	; (8004120 <HAL_InitTick+0x68>)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800410a:	2300      	movs	r3, #0
 800410c:	e000      	b.n	8004110 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800410e:	2301      	movs	r3, #1
}
 8004110:	4618      	mov	r0, r3
 8004112:	3708      	adds	r7, #8
 8004114:	46bd      	mov	sp, r7
 8004116:	bd80      	pop	{r7, pc}
 8004118:	2400000c 	.word	0x2400000c
 800411c:	24000000 	.word	0x24000000
 8004120:	24000008 	.word	0x24000008

08004124 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004124:	b480      	push	{r7}
 8004126:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004128:	4b06      	ldr	r3, [pc, #24]	; (8004144 <HAL_IncTick+0x20>)
 800412a:	781b      	ldrb	r3, [r3, #0]
 800412c:	461a      	mov	r2, r3
 800412e:	4b06      	ldr	r3, [pc, #24]	; (8004148 <HAL_IncTick+0x24>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4413      	add	r3, r2
 8004134:	4a04      	ldr	r2, [pc, #16]	; (8004148 <HAL_IncTick+0x24>)
 8004136:	6013      	str	r3, [r2, #0]
}
 8004138:	bf00      	nop
 800413a:	46bd      	mov	sp, r7
 800413c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004140:	4770      	bx	lr
 8004142:	bf00      	nop
 8004144:	2400000c 	.word	0x2400000c
 8004148:	24001690 	.word	0x24001690

0800414c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800414c:	b480      	push	{r7}
 800414e:	af00      	add	r7, sp, #0
  return uwTick;
 8004150:	4b03      	ldr	r3, [pc, #12]	; (8004160 <HAL_GetTick+0x14>)
 8004152:	681b      	ldr	r3, [r3, #0]
}
 8004154:	4618      	mov	r0, r3
 8004156:	46bd      	mov	sp, r7
 8004158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415c:	4770      	bx	lr
 800415e:	bf00      	nop
 8004160:	24001690 	.word	0x24001690

08004164 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b084      	sub	sp, #16
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800416c:	f7ff ffee 	bl	800414c <HAL_GetTick>
 8004170:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	f1b3 3fff 	cmp.w	r3, #4294967295
 800417c:	d005      	beq.n	800418a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800417e:	4b0a      	ldr	r3, [pc, #40]	; (80041a8 <HAL_Delay+0x44>)
 8004180:	781b      	ldrb	r3, [r3, #0]
 8004182:	461a      	mov	r2, r3
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	4413      	add	r3, r2
 8004188:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800418a:	bf00      	nop
 800418c:	f7ff ffde 	bl	800414c <HAL_GetTick>
 8004190:	4602      	mov	r2, r0
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	1ad3      	subs	r3, r2, r3
 8004196:	68fa      	ldr	r2, [r7, #12]
 8004198:	429a      	cmp	r2, r3
 800419a:	d8f7      	bhi.n	800418c <HAL_Delay+0x28>
  {
  }
}
 800419c:	bf00      	nop
 800419e:	bf00      	nop
 80041a0:	3710      	adds	r7, #16
 80041a2:	46bd      	mov	sp, r7
 80041a4:	bd80      	pop	{r7, pc}
 80041a6:	bf00      	nop
 80041a8:	2400000c 	.word	0x2400000c

080041ac <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 80041ac:	b480      	push	{r7}
 80041ae:	b083      	sub	sp, #12
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
 80041b4:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 80041b6:	4b07      	ldr	r3, [pc, #28]	; (80041d4 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 80041b8:	685a      	ldr	r2, [r3, #4]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	43db      	mvns	r3, r3
 80041be:	401a      	ands	r2, r3
 80041c0:	4904      	ldr	r1, [pc, #16]	; (80041d4 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	4313      	orrs	r3, r2
 80041c6:	604b      	str	r3, [r1, #4]
}
 80041c8:	bf00      	nop
 80041ca:	370c      	adds	r7, #12
 80041cc:	46bd      	mov	sp, r7
 80041ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d2:	4770      	bx	lr
 80041d4:	58000400 	.word	0x58000400

080041d8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80041d8:	b480      	push	{r7}
 80041da:	b083      	sub	sp, #12
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
 80041e0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	689b      	ldr	r3, [r3, #8]
 80041e6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	431a      	orrs	r2, r3
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	609a      	str	r2, [r3, #8]
}
 80041f2:	bf00      	nop
 80041f4:	370c      	adds	r7, #12
 80041f6:	46bd      	mov	sp, r7
 80041f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fc:	4770      	bx	lr

080041fe <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80041fe:	b480      	push	{r7}
 8004200:	b083      	sub	sp, #12
 8004202:	af00      	add	r7, sp, #0
 8004204:	6078      	str	r0, [r7, #4]
 8004206:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	689b      	ldr	r3, [r3, #8]
 800420c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	431a      	orrs	r2, r3
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	609a      	str	r2, [r3, #8]
}
 8004218:	bf00      	nop
 800421a:	370c      	adds	r7, #12
 800421c:	46bd      	mov	sp, r7
 800421e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004222:	4770      	bx	lr

08004224 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004224:	b480      	push	{r7}
 8004226:	b083      	sub	sp, #12
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	689b      	ldr	r3, [r3, #8]
 8004230:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8004234:	4618      	mov	r0, r3
 8004236:	370c      	adds	r7, #12
 8004238:	46bd      	mov	sp, r7
 800423a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423e:	4770      	bx	lr

08004240 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004240:	b480      	push	{r7}
 8004242:	b087      	sub	sp, #28
 8004244:	af00      	add	r7, sp, #0
 8004246:	60f8      	str	r0, [r7, #12]
 8004248:	60b9      	str	r1, [r7, #8]
 800424a:	607a      	str	r2, [r7, #4]
 800424c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	3360      	adds	r3, #96	; 0x60
 8004252:	461a      	mov	r2, r3
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	009b      	lsls	r3, r3, #2
 8004258:	4413      	add	r3, r2
 800425a:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	4a10      	ldr	r2, [pc, #64]	; (80042a0 <LL_ADC_SetOffset+0x60>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d10b      	bne.n	800427c <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8004264:	697b      	ldr	r3, [r7, #20]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	4313      	orrs	r3, r2
 8004272:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 800427a:	e00b      	b.n	8004294 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 800427c:	697b      	ldr	r3, [r7, #20]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	430b      	orrs	r3, r1
 800428e:	431a      	orrs	r2, r3
 8004290:	697b      	ldr	r3, [r7, #20]
 8004292:	601a      	str	r2, [r3, #0]
}
 8004294:	bf00      	nop
 8004296:	371c      	adds	r7, #28
 8004298:	46bd      	mov	sp, r7
 800429a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429e:	4770      	bx	lr
 80042a0:	58026000 	.word	0x58026000

080042a4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b085      	sub	sp, #20
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
 80042ac:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	3360      	adds	r3, #96	; 0x60
 80042b2:	461a      	mov	r2, r3
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	009b      	lsls	r3, r3, #2
 80042b8:	4413      	add	r3, r2
 80042ba:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80042c4:	4618      	mov	r0, r3
 80042c6:	3714      	adds	r7, #20
 80042c8:	46bd      	mov	sp, r7
 80042ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ce:	4770      	bx	lr

080042d0 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b085      	sub	sp, #20
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	60f8      	str	r0, [r7, #12]
 80042d8:	60b9      	str	r1, [r7, #8]
 80042da:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	691b      	ldr	r3, [r3, #16]
 80042e0:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 80042e4:	68bb      	ldr	r3, [r7, #8]
 80042e6:	f003 031f 	and.w	r3, r3, #31
 80042ea:	6879      	ldr	r1, [r7, #4]
 80042ec:	fa01 f303 	lsl.w	r3, r1, r3
 80042f0:	431a      	orrs	r2, r3
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	611a      	str	r2, [r3, #16]
}
 80042f6:	bf00      	nop
 80042f8:	3714      	adds	r7, #20
 80042fa:	46bd      	mov	sp, r7
 80042fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004300:	4770      	bx	lr
	...

08004304 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8004304:	b480      	push	{r7}
 8004306:	b087      	sub	sp, #28
 8004308:	af00      	add	r7, sp, #0
 800430a:	60f8      	str	r0, [r7, #12]
 800430c:	60b9      	str	r1, [r7, #8]
 800430e:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	4a0c      	ldr	r2, [pc, #48]	; (8004344 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d00e      	beq.n	8004336 <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	3360      	adds	r3, #96	; 0x60
 800431c:	461a      	mov	r2, r3
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	009b      	lsls	r3, r3, #2
 8004322:	4413      	add	r3, r2
 8004324:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	431a      	orrs	r2, r3
 8004332:	697b      	ldr	r3, [r7, #20]
 8004334:	601a      	str	r2, [r3, #0]
  }
}
 8004336:	bf00      	nop
 8004338:	371c      	adds	r7, #28
 800433a:	46bd      	mov	sp, r7
 800433c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004340:	4770      	bx	lr
 8004342:	bf00      	nop
 8004344:	58026000 	.word	0x58026000

08004348 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8004348:	b480      	push	{r7}
 800434a:	b087      	sub	sp, #28
 800434c:	af00      	add	r7, sp, #0
 800434e:	60f8      	str	r0, [r7, #12]
 8004350:	60b9      	str	r1, [r7, #8]
 8004352:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	4a0c      	ldr	r2, [pc, #48]	; (8004388 <LL_ADC_SetOffsetSaturation+0x40>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d10e      	bne.n	800437a <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	3360      	adds	r3, #96	; 0x60
 8004360:	461a      	mov	r2, r3
 8004362:	68bb      	ldr	r3, [r7, #8]
 8004364:	009b      	lsls	r3, r3, #2
 8004366:	4413      	add	r3, r2
 8004368:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	431a      	orrs	r2, r3
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 800437a:	bf00      	nop
 800437c:	371c      	adds	r7, #28
 800437e:	46bd      	mov	sp, r7
 8004380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004384:	4770      	bx	lr
 8004386:	bf00      	nop
 8004388:	58026000 	.word	0x58026000

0800438c <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800438c:	b480      	push	{r7}
 800438e:	b087      	sub	sp, #28
 8004390:	af00      	add	r7, sp, #0
 8004392:	60f8      	str	r0, [r7, #12]
 8004394:	60b9      	str	r1, [r7, #8]
 8004396:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	4a0c      	ldr	r2, [pc, #48]	; (80043cc <LL_ADC_SetOffsetSign+0x40>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d10e      	bne.n	80043be <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	3360      	adds	r3, #96	; 0x60
 80043a4:	461a      	mov	r2, r3
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	009b      	lsls	r3, r3, #2
 80043aa:	4413      	add	r3, r2
 80043ac:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 80043ae:	697b      	ldr	r3, [r7, #20]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	431a      	orrs	r2, r3
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 80043be:	bf00      	nop
 80043c0:	371c      	adds	r7, #28
 80043c2:	46bd      	mov	sp, r7
 80043c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c8:	4770      	bx	lr
 80043ca:	bf00      	nop
 80043cc:	58026000 	.word	0x58026000

080043d0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b087      	sub	sp, #28
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	60f8      	str	r0, [r7, #12]
 80043d8:	60b9      	str	r1, [r7, #8]
 80043da:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	3360      	adds	r3, #96	; 0x60
 80043e0:	461a      	mov	r2, r3
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	009b      	lsls	r3, r3, #2
 80043e6:	4413      	add	r3, r2
 80043e8:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	4a0c      	ldr	r2, [pc, #48]	; (8004420 <LL_ADC_SetOffsetState+0x50>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d108      	bne.n	8004404 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 80043f2:	697b      	ldr	r3, [r7, #20]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	431a      	orrs	r2, r3
 80043fe:	697b      	ldr	r3, [r7, #20]
 8004400:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8004402:	e007      	b.n	8004414 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8004404:	697b      	ldr	r3, [r7, #20]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	431a      	orrs	r2, r3
 8004410:	697b      	ldr	r3, [r7, #20]
 8004412:	601a      	str	r2, [r3, #0]
}
 8004414:	bf00      	nop
 8004416:	371c      	adds	r7, #28
 8004418:	46bd      	mov	sp, r7
 800441a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441e:	4770      	bx	lr
 8004420:	58026000 	.word	0x58026000

08004424 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8004424:	b480      	push	{r7}
 8004426:	b083      	sub	sp, #12
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	68db      	ldr	r3, [r3, #12]
 8004430:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004434:	2b00      	cmp	r3, #0
 8004436:	d101      	bne.n	800443c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004438:	2301      	movs	r3, #1
 800443a:	e000      	b.n	800443e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800443c:	2300      	movs	r3, #0
}
 800443e:	4618      	mov	r0, r3
 8004440:	370c      	adds	r7, #12
 8004442:	46bd      	mov	sp, r7
 8004444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004448:	4770      	bx	lr

0800444a <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800444a:	b480      	push	{r7}
 800444c:	b087      	sub	sp, #28
 800444e:	af00      	add	r7, sp, #0
 8004450:	60f8      	str	r0, [r7, #12]
 8004452:	60b9      	str	r1, [r7, #8]
 8004454:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	3330      	adds	r3, #48	; 0x30
 800445a:	461a      	mov	r2, r3
 800445c:	68bb      	ldr	r3, [r7, #8]
 800445e:	0a1b      	lsrs	r3, r3, #8
 8004460:	009b      	lsls	r3, r3, #2
 8004462:	f003 030c 	and.w	r3, r3, #12
 8004466:	4413      	add	r3, r2
 8004468:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	681a      	ldr	r2, [r3, #0]
 800446e:	68bb      	ldr	r3, [r7, #8]
 8004470:	f003 031f 	and.w	r3, r3, #31
 8004474:	211f      	movs	r1, #31
 8004476:	fa01 f303 	lsl.w	r3, r1, r3
 800447a:	43db      	mvns	r3, r3
 800447c:	401a      	ands	r2, r3
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	0e9b      	lsrs	r3, r3, #26
 8004482:	f003 011f 	and.w	r1, r3, #31
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	f003 031f 	and.w	r3, r3, #31
 800448c:	fa01 f303 	lsl.w	r3, r1, r3
 8004490:	431a      	orrs	r2, r3
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004496:	bf00      	nop
 8004498:	371c      	adds	r7, #28
 800449a:	46bd      	mov	sp, r7
 800449c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a0:	4770      	bx	lr

080044a2 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80044a2:	b480      	push	{r7}
 80044a4:	b087      	sub	sp, #28
 80044a6:	af00      	add	r7, sp, #0
 80044a8:	60f8      	str	r0, [r7, #12]
 80044aa:	60b9      	str	r1, [r7, #8]
 80044ac:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	3314      	adds	r3, #20
 80044b2:	461a      	mov	r2, r3
 80044b4:	68bb      	ldr	r3, [r7, #8]
 80044b6:	0e5b      	lsrs	r3, r3, #25
 80044b8:	009b      	lsls	r3, r3, #2
 80044ba:	f003 0304 	and.w	r3, r3, #4
 80044be:	4413      	add	r3, r2
 80044c0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	681a      	ldr	r2, [r3, #0]
 80044c6:	68bb      	ldr	r3, [r7, #8]
 80044c8:	0d1b      	lsrs	r3, r3, #20
 80044ca:	f003 031f 	and.w	r3, r3, #31
 80044ce:	2107      	movs	r1, #7
 80044d0:	fa01 f303 	lsl.w	r3, r1, r3
 80044d4:	43db      	mvns	r3, r3
 80044d6:	401a      	ands	r2, r3
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	0d1b      	lsrs	r3, r3, #20
 80044dc:	f003 031f 	and.w	r3, r3, #31
 80044e0:	6879      	ldr	r1, [r7, #4]
 80044e2:	fa01 f303 	lsl.w	r3, r1, r3
 80044e6:	431a      	orrs	r2, r3
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80044ec:	bf00      	nop
 80044ee:	371c      	adds	r7, #28
 80044f0:	46bd      	mov	sp, r7
 80044f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f6:	4770      	bx	lr

080044f8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80044f8:	b480      	push	{r7}
 80044fa:	b085      	sub	sp, #20
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	60f8      	str	r0, [r7, #12]
 8004500:	60b9      	str	r1, [r7, #8]
 8004502:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	4a1a      	ldr	r2, [pc, #104]	; (8004570 <LL_ADC_SetChannelSingleDiff+0x78>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d115      	bne.n	8004538 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004518:	43db      	mvns	r3, r3
 800451a:	401a      	ands	r2, r3
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	f003 0318 	and.w	r3, r3, #24
 8004522:	4914      	ldr	r1, [pc, #80]	; (8004574 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8004524:	40d9      	lsrs	r1, r3
 8004526:	68bb      	ldr	r3, [r7, #8]
 8004528:	400b      	ands	r3, r1
 800452a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800452e:	431a      	orrs	r2, r3
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8004536:	e014      	b.n	8004562 <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800453e:	68bb      	ldr	r3, [r7, #8]
 8004540:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004544:	43db      	mvns	r3, r3
 8004546:	401a      	ands	r2, r3
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	f003 0318 	and.w	r3, r3, #24
 800454e:	4909      	ldr	r1, [pc, #36]	; (8004574 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8004550:	40d9      	lsrs	r1, r3
 8004552:	68bb      	ldr	r3, [r7, #8]
 8004554:	400b      	ands	r3, r1
 8004556:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800455a:	431a      	orrs	r2, r3
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
}
 8004562:	bf00      	nop
 8004564:	3714      	adds	r7, #20
 8004566:	46bd      	mov	sp, r7
 8004568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456c:	4770      	bx	lr
 800456e:	bf00      	nop
 8004570:	58026000 	.word	0x58026000
 8004574:	000fffff 	.word	0x000fffff

08004578 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004578:	b480      	push	{r7}
 800457a:	b083      	sub	sp, #12
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	689b      	ldr	r3, [r3, #8]
 8004584:	f003 031f 	and.w	r3, r3, #31
}
 8004588:	4618      	mov	r0, r3
 800458a:	370c      	adds	r7, #12
 800458c:	46bd      	mov	sp, r7
 800458e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004592:	4770      	bx	lr

08004594 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004594:	b480      	push	{r7}
 8004596:	b083      	sub	sp, #12
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	689b      	ldr	r3, [r3, #8]
 80045a0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
}
 80045a4:	4618      	mov	r0, r3
 80045a6:	370c      	adds	r7, #12
 80045a8:	46bd      	mov	sp, r7
 80045aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ae:	4770      	bx	lr

080045b0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80045b0:	b480      	push	{r7}
 80045b2:	b083      	sub	sp, #12
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	689a      	ldr	r2, [r3, #8]
 80045bc:	4b04      	ldr	r3, [pc, #16]	; (80045d0 <LL_ADC_DisableDeepPowerDown+0x20>)
 80045be:	4013      	ands	r3, r2
 80045c0:	687a      	ldr	r2, [r7, #4]
 80045c2:	6093      	str	r3, [r2, #8]
}
 80045c4:	bf00      	nop
 80045c6:	370c      	adds	r7, #12
 80045c8:	46bd      	mov	sp, r7
 80045ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ce:	4770      	bx	lr
 80045d0:	5fffffc0 	.word	0x5fffffc0

080045d4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80045d4:	b480      	push	{r7}
 80045d6:	b083      	sub	sp, #12
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	689b      	ldr	r3, [r3, #8]
 80045e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80045e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80045e8:	d101      	bne.n	80045ee <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80045ea:	2301      	movs	r3, #1
 80045ec:	e000      	b.n	80045f0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80045ee:	2300      	movs	r3, #0
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	370c      	adds	r7, #12
 80045f4:	46bd      	mov	sp, r7
 80045f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fa:	4770      	bx	lr

080045fc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b083      	sub	sp, #12
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	689a      	ldr	r2, [r3, #8]
 8004608:	4b05      	ldr	r3, [pc, #20]	; (8004620 <LL_ADC_EnableInternalRegulator+0x24>)
 800460a:	4013      	ands	r3, r2
 800460c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004614:	bf00      	nop
 8004616:	370c      	adds	r7, #12
 8004618:	46bd      	mov	sp, r7
 800461a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461e:	4770      	bx	lr
 8004620:	6fffffc0 	.word	0x6fffffc0

08004624 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8004624:	b480      	push	{r7}
 8004626:	b083      	sub	sp, #12
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	689b      	ldr	r3, [r3, #8]
 8004630:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004634:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004638:	d101      	bne.n	800463e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800463a:	2301      	movs	r3, #1
 800463c:	e000      	b.n	8004640 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800463e:	2300      	movs	r3, #0
}
 8004640:	4618      	mov	r0, r3
 8004642:	370c      	adds	r7, #12
 8004644:	46bd      	mov	sp, r7
 8004646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464a:	4770      	bx	lr

0800464c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800464c:	b480      	push	{r7}
 800464e:	b083      	sub	sp, #12
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	689a      	ldr	r2, [r3, #8]
 8004658:	4b05      	ldr	r3, [pc, #20]	; (8004670 <LL_ADC_Enable+0x24>)
 800465a:	4013      	ands	r3, r2
 800465c:	f043 0201 	orr.w	r2, r3, #1
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004664:	bf00      	nop
 8004666:	370c      	adds	r7, #12
 8004668:	46bd      	mov	sp, r7
 800466a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466e:	4770      	bx	lr
 8004670:	7fffffc0 	.word	0x7fffffc0

08004674 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004674:	b480      	push	{r7}
 8004676:	b083      	sub	sp, #12
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	689a      	ldr	r2, [r3, #8]
 8004680:	4b05      	ldr	r3, [pc, #20]	; (8004698 <LL_ADC_Disable+0x24>)
 8004682:	4013      	ands	r3, r2
 8004684:	f043 0202 	orr.w	r2, r3, #2
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800468c:	bf00      	nop
 800468e:	370c      	adds	r7, #12
 8004690:	46bd      	mov	sp, r7
 8004692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004696:	4770      	bx	lr
 8004698:	7fffffc0 	.word	0x7fffffc0

0800469c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800469c:	b480      	push	{r7}
 800469e:	b083      	sub	sp, #12
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	689b      	ldr	r3, [r3, #8]
 80046a8:	f003 0301 	and.w	r3, r3, #1
 80046ac:	2b01      	cmp	r3, #1
 80046ae:	d101      	bne.n	80046b4 <LL_ADC_IsEnabled+0x18>
 80046b0:	2301      	movs	r3, #1
 80046b2:	e000      	b.n	80046b6 <LL_ADC_IsEnabled+0x1a>
 80046b4:	2300      	movs	r3, #0
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	370c      	adds	r7, #12
 80046ba:	46bd      	mov	sp, r7
 80046bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c0:	4770      	bx	lr

080046c2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80046c2:	b480      	push	{r7}
 80046c4:	b083      	sub	sp, #12
 80046c6:	af00      	add	r7, sp, #0
 80046c8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	689b      	ldr	r3, [r3, #8]
 80046ce:	f003 0302 	and.w	r3, r3, #2
 80046d2:	2b02      	cmp	r3, #2
 80046d4:	d101      	bne.n	80046da <LL_ADC_IsDisableOngoing+0x18>
 80046d6:	2301      	movs	r3, #1
 80046d8:	e000      	b.n	80046dc <LL_ADC_IsDisableOngoing+0x1a>
 80046da:	2300      	movs	r3, #0
}
 80046dc:	4618      	mov	r0, r3
 80046de:	370c      	adds	r7, #12
 80046e0:	46bd      	mov	sp, r7
 80046e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e6:	4770      	bx	lr

080046e8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b083      	sub	sp, #12
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	689a      	ldr	r2, [r3, #8]
 80046f4:	4b05      	ldr	r3, [pc, #20]	; (800470c <LL_ADC_REG_StartConversion+0x24>)
 80046f6:	4013      	ands	r3, r2
 80046f8:	f043 0204 	orr.w	r2, r3, #4
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004700:	bf00      	nop
 8004702:	370c      	adds	r7, #12
 8004704:	46bd      	mov	sp, r7
 8004706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470a:	4770      	bx	lr
 800470c:	7fffffc0 	.word	0x7fffffc0

08004710 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8004710:	b480      	push	{r7}
 8004712:	b083      	sub	sp, #12
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	689a      	ldr	r2, [r3, #8]
 800471c:	4b05      	ldr	r3, [pc, #20]	; (8004734 <LL_ADC_REG_StopConversion+0x24>)
 800471e:	4013      	ands	r3, r2
 8004720:	f043 0210 	orr.w	r2, r3, #16
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8004728:	bf00      	nop
 800472a:	370c      	adds	r7, #12
 800472c:	46bd      	mov	sp, r7
 800472e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004732:	4770      	bx	lr
 8004734:	7fffffc0 	.word	0x7fffffc0

08004738 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004738:	b480      	push	{r7}
 800473a:	b083      	sub	sp, #12
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	689b      	ldr	r3, [r3, #8]
 8004744:	f003 0304 	and.w	r3, r3, #4
 8004748:	2b04      	cmp	r3, #4
 800474a:	d101      	bne.n	8004750 <LL_ADC_REG_IsConversionOngoing+0x18>
 800474c:	2301      	movs	r3, #1
 800474e:	e000      	b.n	8004752 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004750:	2300      	movs	r3, #0
}
 8004752:	4618      	mov	r0, r3
 8004754:	370c      	adds	r7, #12
 8004756:	46bd      	mov	sp, r7
 8004758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475c:	4770      	bx	lr
	...

08004760 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8004760:	b480      	push	{r7}
 8004762:	b083      	sub	sp, #12
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	689a      	ldr	r2, [r3, #8]
 800476c:	4b05      	ldr	r3, [pc, #20]	; (8004784 <LL_ADC_INJ_StopConversion+0x24>)
 800476e:	4013      	ands	r3, r2
 8004770:	f043 0220 	orr.w	r2, r3, #32
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8004778:	bf00      	nop
 800477a:	370c      	adds	r7, #12
 800477c:	46bd      	mov	sp, r7
 800477e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004782:	4770      	bx	lr
 8004784:	7fffffc0 	.word	0x7fffffc0

08004788 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004788:	b480      	push	{r7}
 800478a:	b083      	sub	sp, #12
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	f003 0308 	and.w	r3, r3, #8
 8004798:	2b08      	cmp	r3, #8
 800479a:	d101      	bne.n	80047a0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800479c:	2301      	movs	r3, #1
 800479e:	e000      	b.n	80047a2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80047a0:	2300      	movs	r3, #0
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	370c      	adds	r7, #12
 80047a6:	46bd      	mov	sp, r7
 80047a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ac:	4770      	bx	lr
	...

080047b0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80047b0:	b590      	push	{r4, r7, lr}
 80047b2:	b089      	sub	sp, #36	; 0x24
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80047b8:	2300      	movs	r3, #0
 80047ba:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80047bc:	2300      	movs	r3, #0
 80047be:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d101      	bne.n	80047ca <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80047c6:	2301      	movs	r3, #1
 80047c8:	e1ee      	b.n	8004ba8 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	691b      	ldr	r3, [r3, #16]
 80047ce:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d109      	bne.n	80047ec <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80047d8:	6878      	ldr	r0, [r7, #4]
 80047da:	f7fe fb9d 	bl	8002f18 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2200      	movs	r2, #0
 80047e2:	665a      	str	r2, [r3, #100]	; 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2200      	movs	r2, #0
 80047e8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4618      	mov	r0, r3
 80047f2:	f7ff feef 	bl	80045d4 <LL_ADC_IsDeepPowerDownEnabled>
 80047f6:	4603      	mov	r3, r0
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d004      	beq.n	8004806 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4618      	mov	r0, r3
 8004802:	f7ff fed5 	bl	80045b0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4618      	mov	r0, r3
 800480c:	f7ff ff0a 	bl	8004624 <LL_ADC_IsInternalRegulatorEnabled>
 8004810:	4603      	mov	r3, r0
 8004812:	2b00      	cmp	r3, #0
 8004814:	d114      	bne.n	8004840 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4618      	mov	r0, r3
 800481c:	f7ff feee 	bl	80045fc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004820:	4b8e      	ldr	r3, [pc, #568]	; (8004a5c <HAL_ADC_Init+0x2ac>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	099b      	lsrs	r3, r3, #6
 8004826:	4a8e      	ldr	r2, [pc, #568]	; (8004a60 <HAL_ADC_Init+0x2b0>)
 8004828:	fba2 2303 	umull	r2, r3, r2, r3
 800482c:	099b      	lsrs	r3, r3, #6
 800482e:	3301      	adds	r3, #1
 8004830:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004832:	e002      	b.n	800483a <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8004834:	68bb      	ldr	r3, [r7, #8]
 8004836:	3b01      	subs	r3, #1
 8004838:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800483a:	68bb      	ldr	r3, [r7, #8]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d1f9      	bne.n	8004834 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4618      	mov	r0, r3
 8004846:	f7ff feed 	bl	8004624 <LL_ADC_IsInternalRegulatorEnabled>
 800484a:	4603      	mov	r3, r0
 800484c:	2b00      	cmp	r3, #0
 800484e:	d10d      	bne.n	800486c <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004854:	f043 0210 	orr.w	r2, r3, #16
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004860:	f043 0201 	orr.w	r2, r3, #1
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	665a      	str	r2, [r3, #100]	; 0x64

    tmp_hal_status = HAL_ERROR;
 8004868:	2301      	movs	r3, #1
 800486a:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4618      	mov	r0, r3
 8004872:	f7ff ff61 	bl	8004738 <LL_ADC_REG_IsConversionOngoing>
 8004876:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800487c:	f003 0310 	and.w	r3, r3, #16
 8004880:	2b00      	cmp	r3, #0
 8004882:	f040 8188 	bne.w	8004b96 <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8004886:	697b      	ldr	r3, [r7, #20]
 8004888:	2b00      	cmp	r3, #0
 800488a:	f040 8184 	bne.w	8004b96 <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004892:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8004896:	f043 0202 	orr.w	r2, r3, #2
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	661a      	str	r2, [r3, #96]	; 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	4618      	mov	r0, r3
 80048a4:	f7ff fefa 	bl	800469c <LL_ADC_IsEnabled>
 80048a8:	4603      	mov	r3, r0
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d136      	bne.n	800491c <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4a6c      	ldr	r2, [pc, #432]	; (8004a64 <HAL_ADC_Init+0x2b4>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d004      	beq.n	80048c2 <HAL_ADC_Init+0x112>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a6a      	ldr	r2, [pc, #424]	; (8004a68 <HAL_ADC_Init+0x2b8>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d10e      	bne.n	80048e0 <HAL_ADC_Init+0x130>
 80048c2:	4868      	ldr	r0, [pc, #416]	; (8004a64 <HAL_ADC_Init+0x2b4>)
 80048c4:	f7ff feea 	bl	800469c <LL_ADC_IsEnabled>
 80048c8:	4604      	mov	r4, r0
 80048ca:	4867      	ldr	r0, [pc, #412]	; (8004a68 <HAL_ADC_Init+0x2b8>)
 80048cc:	f7ff fee6 	bl	800469c <LL_ADC_IsEnabled>
 80048d0:	4603      	mov	r3, r0
 80048d2:	4323      	orrs	r3, r4
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	bf0c      	ite	eq
 80048d8:	2301      	moveq	r3, #1
 80048da:	2300      	movne	r3, #0
 80048dc:	b2db      	uxtb	r3, r3
 80048de:	e008      	b.n	80048f2 <HAL_ADC_Init+0x142>
 80048e0:	4862      	ldr	r0, [pc, #392]	; (8004a6c <HAL_ADC_Init+0x2bc>)
 80048e2:	f7ff fedb 	bl	800469c <LL_ADC_IsEnabled>
 80048e6:	4603      	mov	r3, r0
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	bf0c      	ite	eq
 80048ec:	2301      	moveq	r3, #1
 80048ee:	2300      	movne	r3, #0
 80048f0:	b2db      	uxtb	r3, r3
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d012      	beq.n	800491c <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4a5a      	ldr	r2, [pc, #360]	; (8004a64 <HAL_ADC_Init+0x2b4>)
 80048fc:	4293      	cmp	r3, r2
 80048fe:	d004      	beq.n	800490a <HAL_ADC_Init+0x15a>
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4a58      	ldr	r2, [pc, #352]	; (8004a68 <HAL_ADC_Init+0x2b8>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d101      	bne.n	800490e <HAL_ADC_Init+0x15e>
 800490a:	4a59      	ldr	r2, [pc, #356]	; (8004a70 <HAL_ADC_Init+0x2c0>)
 800490c:	e000      	b.n	8004910 <HAL_ADC_Init+0x160>
 800490e:	4a59      	ldr	r2, [pc, #356]	; (8004a74 <HAL_ADC_Init+0x2c4>)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	4619      	mov	r1, r3
 8004916:	4610      	mov	r0, r2
 8004918:	f7ff fc5e 	bl	80041d8 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a52      	ldr	r2, [pc, #328]	; (8004a6c <HAL_ADC_Init+0x2bc>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d129      	bne.n	800497a <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	7e5b      	ldrb	r3, [r3, #25]
 800492a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8004930:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 8004936:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	689b      	ldr	r3, [r3, #8]
 800493c:	2b08      	cmp	r3, #8
 800493e:	d013      	beq.n	8004968 <HAL_ADC_Init+0x1b8>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	689b      	ldr	r3, [r3, #8]
 8004944:	2b0c      	cmp	r3, #12
 8004946:	d00d      	beq.n	8004964 <HAL_ADC_Init+0x1b4>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	689b      	ldr	r3, [r3, #8]
 800494c:	2b1c      	cmp	r3, #28
 800494e:	d007      	beq.n	8004960 <HAL_ADC_Init+0x1b0>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	2b18      	cmp	r3, #24
 8004956:	d101      	bne.n	800495c <HAL_ADC_Init+0x1ac>
 8004958:	2318      	movs	r3, #24
 800495a:	e006      	b.n	800496a <HAL_ADC_Init+0x1ba>
 800495c:	2300      	movs	r3, #0
 800495e:	e004      	b.n	800496a <HAL_ADC_Init+0x1ba>
 8004960:	2310      	movs	r3, #16
 8004962:	e002      	b.n	800496a <HAL_ADC_Init+0x1ba>
 8004964:	2308      	movs	r3, #8
 8004966:	e000      	b.n	800496a <HAL_ADC_Init+0x1ba>
 8004968:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 800496a:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004972:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8004974:	4313      	orrs	r3, r2
 8004976:	61bb      	str	r3, [r7, #24]
 8004978:	e00e      	b.n	8004998 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	7e5b      	ldrb	r3, [r3, #25]
 800497e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004984:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800498a:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004992:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004994:	4313      	orrs	r3, r2
 8004996:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800499e:	2b01      	cmp	r3, #1
 80049a0:	d106      	bne.n	80049b0 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049a6:	3b01      	subs	r3, #1
 80049a8:	045b      	lsls	r3, r3, #17
 80049aa:	69ba      	ldr	r2, [r7, #24]
 80049ac:	4313      	orrs	r3, r2
 80049ae:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d009      	beq.n	80049cc <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049bc:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049c4:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80049c6:	69ba      	ldr	r2, [r7, #24]
 80049c8:	4313      	orrs	r3, r2
 80049ca:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4a26      	ldr	r2, [pc, #152]	; (8004a6c <HAL_ADC_Init+0x2bc>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d115      	bne.n	8004a02 <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	68da      	ldr	r2, [r3, #12]
 80049dc:	4b26      	ldr	r3, [pc, #152]	; (8004a78 <HAL_ADC_Init+0x2c8>)
 80049de:	4013      	ands	r3, r2
 80049e0:	687a      	ldr	r2, [r7, #4]
 80049e2:	6812      	ldr	r2, [r2, #0]
 80049e4:	69b9      	ldr	r1, [r7, #24]
 80049e6:	430b      	orrs	r3, r1
 80049e8:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	691b      	ldr	r3, [r3, #16]
 80049f0:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	430a      	orrs	r2, r1
 80049fe:	611a      	str	r2, [r3, #16]
 8004a00:	e009      	b.n	8004a16 <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	68da      	ldr	r2, [r3, #12]
 8004a08:	4b1c      	ldr	r3, [pc, #112]	; (8004a7c <HAL_ADC_Init+0x2cc>)
 8004a0a:	4013      	ands	r3, r2
 8004a0c:	687a      	ldr	r2, [r7, #4]
 8004a0e:	6812      	ldr	r2, [r2, #0]
 8004a10:	69b9      	ldr	r1, [r7, #24]
 8004a12:	430b      	orrs	r3, r1
 8004a14:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f7ff fe8c 	bl	8004738 <LL_ADC_REG_IsConversionOngoing>
 8004a20:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4618      	mov	r0, r3
 8004a28:	f7ff feae 	bl	8004788 <LL_ADC_INJ_IsConversionOngoing>
 8004a2c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004a2e:	693b      	ldr	r3, [r7, #16]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	f040 808e 	bne.w	8004b52 <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	f040 808a 	bne.w	8004b52 <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4a0a      	ldr	r2, [pc, #40]	; (8004a6c <HAL_ADC_Init+0x2bc>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d11b      	bne.n	8004a80 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	7e1b      	ldrb	r3, [r3, #24]
 8004a4c:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004a54:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8004a56:	4313      	orrs	r3, r2
 8004a58:	61bb      	str	r3, [r7, #24]
 8004a5a:	e018      	b.n	8004a8e <HAL_ADC_Init+0x2de>
 8004a5c:	24000000 	.word	0x24000000
 8004a60:	053e2d63 	.word	0x053e2d63
 8004a64:	40022000 	.word	0x40022000
 8004a68:	40022100 	.word	0x40022100
 8004a6c:	58026000 	.word	0x58026000
 8004a70:	40022300 	.word	0x40022300
 8004a74:	58026300 	.word	0x58026300
 8004a78:	fff04007 	.word	0xfff04007
 8004a7c:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	7e1b      	ldrb	r3, [r3, #24]
 8004a84:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        tmpCFGR = (
 8004a8a:	4313      	orrs	r3, r2
 8004a8c:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	68da      	ldr	r2, [r3, #12]
 8004a94:	4b46      	ldr	r3, [pc, #280]	; (8004bb0 <HAL_ADC_Init+0x400>)
 8004a96:	4013      	ands	r3, r2
 8004a98:	687a      	ldr	r2, [r7, #4]
 8004a9a:	6812      	ldr	r2, [r2, #0]
 8004a9c:	69b9      	ldr	r1, [r7, #24]
 8004a9e:	430b      	orrs	r3, r1
 8004aa0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004aa8:	2b01      	cmp	r3, #1
 8004aaa:	d137      	bne.n	8004b1c <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ab0:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	4a3f      	ldr	r2, [pc, #252]	; (8004bb4 <HAL_ADC_Init+0x404>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d116      	bne.n	8004aea <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	691a      	ldr	r2, [r3, #16]
 8004ac2:	4b3d      	ldr	r3, [pc, #244]	; (8004bb8 <HAL_ADC_Init+0x408>)
 8004ac4:	4013      	ands	r3, r2
 8004ac6:	687a      	ldr	r2, [r7, #4]
 8004ac8:	6c91      	ldr	r1, [r2, #72]	; 0x48
 8004aca:	687a      	ldr	r2, [r7, #4]
 8004acc:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004ace:	4311      	orrs	r1, r2
 8004ad0:	687a      	ldr	r2, [r7, #4]
 8004ad2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004ad4:	4311      	orrs	r1, r2
 8004ad6:	687a      	ldr	r2, [r7, #4]
 8004ad8:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8004ada:	430a      	orrs	r2, r1
 8004adc:	431a      	orrs	r2, r3
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f042 0201 	orr.w	r2, r2, #1
 8004ae6:	611a      	str	r2, [r3, #16]
 8004ae8:	e020      	b.n	8004b2c <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	691a      	ldr	r2, [r3, #16]
 8004af0:	4b32      	ldr	r3, [pc, #200]	; (8004bbc <HAL_ADC_Init+0x40c>)
 8004af2:	4013      	ands	r3, r2
 8004af4:	687a      	ldr	r2, [r7, #4]
 8004af6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004af8:	3a01      	subs	r2, #1
 8004afa:	0411      	lsls	r1, r2, #16
 8004afc:	687a      	ldr	r2, [r7, #4]
 8004afe:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004b00:	4311      	orrs	r1, r2
 8004b02:	687a      	ldr	r2, [r7, #4]
 8004b04:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004b06:	4311      	orrs	r1, r2
 8004b08:	687a      	ldr	r2, [r7, #4]
 8004b0a:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8004b0c:	430a      	orrs	r2, r1
 8004b0e:	431a      	orrs	r2, r3
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f042 0201 	orr.w	r2, r2, #1
 8004b18:	611a      	str	r2, [r3, #16]
 8004b1a:	e007      	b.n	8004b2c <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	691a      	ldr	r2, [r3, #16]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f022 0201 	bic.w	r2, r2, #1
 8004b2a:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	691b      	ldr	r3, [r3, #16]
 8004b32:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	430a      	orrs	r2, r1
 8004b40:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4a1b      	ldr	r2, [pc, #108]	; (8004bb4 <HAL_ADC_Init+0x404>)
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d002      	beq.n	8004b52 <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8004b4c:	6878      	ldr	r0, [r7, #4]
 8004b4e:	f001 f909 	bl	8005d64 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	691b      	ldr	r3, [r3, #16]
 8004b56:	2b01      	cmp	r3, #1
 8004b58:	d10c      	bne.n	8004b74 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b60:	f023 010f 	bic.w	r1, r3, #15
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	69db      	ldr	r3, [r3, #28]
 8004b68:	1e5a      	subs	r2, r3, #1
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	430a      	orrs	r2, r1
 8004b70:	631a      	str	r2, [r3, #48]	; 0x30
 8004b72:	e007      	b.n	8004b84 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f022 020f 	bic.w	r2, r2, #15
 8004b82:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b88:	f023 0303 	bic.w	r3, r3, #3
 8004b8c:	f043 0201 	orr.w	r2, r3, #1
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	661a      	str	r2, [r3, #96]	; 0x60
 8004b94:	e007      	b.n	8004ba6 <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b9a:	f043 0210 	orr.w	r2, r3, #16
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004ba6:	7ffb      	ldrb	r3, [r7, #31]
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	3724      	adds	r7, #36	; 0x24
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bd90      	pop	{r4, r7, pc}
 8004bb0:	ffffbffc 	.word	0xffffbffc
 8004bb4:	58026000 	.word	0x58026000
 8004bb8:	fc00f81f 	.word	0xfc00f81f
 8004bbc:	fc00f81e 	.word	0xfc00f81e

08004bc0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b086      	sub	sp, #24
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a5c      	ldr	r2, [pc, #368]	; (8004d40 <HAL_ADC_Start+0x180>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d004      	beq.n	8004bdc <HAL_ADC_Start+0x1c>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4a5b      	ldr	r2, [pc, #364]	; (8004d44 <HAL_ADC_Start+0x184>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d101      	bne.n	8004be0 <HAL_ADC_Start+0x20>
 8004bdc:	4b5a      	ldr	r3, [pc, #360]	; (8004d48 <HAL_ADC_Start+0x188>)
 8004bde:	e000      	b.n	8004be2 <HAL_ADC_Start+0x22>
 8004be0:	4b5a      	ldr	r3, [pc, #360]	; (8004d4c <HAL_ADC_Start+0x18c>)
 8004be2:	4618      	mov	r0, r3
 8004be4:	f7ff fcc8 	bl	8004578 <LL_ADC_GetMultimode>
 8004be8:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4618      	mov	r0, r3
 8004bf0:	f7ff fda2 	bl	8004738 <LL_ADC_REG_IsConversionOngoing>
 8004bf4:	4603      	mov	r3, r0
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	f040 809a 	bne.w	8004d30 <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004c02:	2b01      	cmp	r3, #1
 8004c04:	d101      	bne.n	8004c0a <HAL_ADC_Start+0x4a>
 8004c06:	2302      	movs	r3, #2
 8004c08:	e095      	b.n	8004d36 <HAL_ADC_Start+0x176>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2201      	movs	r2, #1
 8004c0e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	f000 ffbc 	bl	8005b90 <ADC_Enable>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004c1c:	7dfb      	ldrb	r3, [r7, #23]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	f040 8081 	bne.w	8004d26 <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004c28:	4b49      	ldr	r3, [pc, #292]	; (8004d50 <HAL_ADC_Start+0x190>)
 8004c2a:	4013      	ands	r3, r2
 8004c2c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	661a      	str	r2, [r3, #96]	; 0x60
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	4a42      	ldr	r2, [pc, #264]	; (8004d44 <HAL_ADC_Start+0x184>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d002      	beq.n	8004c44 <HAL_ADC_Start+0x84>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	e000      	b.n	8004c46 <HAL_ADC_Start+0x86>
 8004c44:	4b3e      	ldr	r3, [pc, #248]	; (8004d40 <HAL_ADC_Start+0x180>)
 8004c46:	687a      	ldr	r2, [r7, #4]
 8004c48:	6812      	ldr	r2, [r2, #0]
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d002      	beq.n	8004c54 <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004c4e:	693b      	ldr	r3, [r7, #16]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d105      	bne.n	8004c60 <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c58:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c64:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c6c:	d106      	bne.n	8004c7c <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004c72:	f023 0206 	bic.w	r2, r3, #6
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	665a      	str	r2, [r3, #100]	; 0x64
 8004c7a:	e002      	b.n	8004c82 <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	665a      	str	r2, [r3, #100]	; 0x64
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	221c      	movs	r2, #28
 8004c88:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a2b      	ldr	r2, [pc, #172]	; (8004d44 <HAL_ADC_Start+0x184>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d002      	beq.n	8004ca2 <HAL_ADC_Start+0xe2>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	e000      	b.n	8004ca4 <HAL_ADC_Start+0xe4>
 8004ca2:	4b27      	ldr	r3, [pc, #156]	; (8004d40 <HAL_ADC_Start+0x180>)
 8004ca4:	687a      	ldr	r2, [r7, #4]
 8004ca6:	6812      	ldr	r2, [r2, #0]
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d008      	beq.n	8004cbe <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004cac:	693b      	ldr	r3, [r7, #16]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d005      	beq.n	8004cbe <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004cb2:	693b      	ldr	r3, [r7, #16]
 8004cb4:	2b05      	cmp	r3, #5
 8004cb6:	d002      	beq.n	8004cbe <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004cb8:	693b      	ldr	r3, [r7, #16]
 8004cba:	2b09      	cmp	r3, #9
 8004cbc:	d114      	bne.n	8004ce8 <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	68db      	ldr	r3, [r3, #12]
 8004cc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d007      	beq.n	8004cdc <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cd0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004cd4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	f7ff fd01 	bl	80046e8 <LL_ADC_REG_StartConversion>
 8004ce6:	e025      	b.n	8004d34 <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cec:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	661a      	str	r2, [r3, #96]	; 0x60
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4a12      	ldr	r2, [pc, #72]	; (8004d44 <HAL_ADC_Start+0x184>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d002      	beq.n	8004d04 <HAL_ADC_Start+0x144>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	e000      	b.n	8004d06 <HAL_ADC_Start+0x146>
 8004d04:	4b0e      	ldr	r3, [pc, #56]	; (8004d40 <HAL_ADC_Start+0x180>)
 8004d06:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	68db      	ldr	r3, [r3, #12]
 8004d0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d00f      	beq.n	8004d34 <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d18:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004d1c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	661a      	str	r2, [r3, #96]	; 0x60
 8004d24:	e006      	b.n	8004d34 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 8004d2e:	e001      	b.n	8004d34 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004d30:	2302      	movs	r3, #2
 8004d32:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004d34:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d36:	4618      	mov	r0, r3
 8004d38:	3718      	adds	r7, #24
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bd80      	pop	{r7, pc}
 8004d3e:	bf00      	nop
 8004d40:	40022000 	.word	0x40022000
 8004d44:	40022100 	.word	0x40022100
 8004d48:	40022300 	.word	0x40022300
 8004d4c:	58026300 	.word	0x58026300
 8004d50:	fffff0fe 	.word	0xfffff0fe

08004d54 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b084      	sub	sp, #16
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004d62:	2b01      	cmp	r3, #1
 8004d64:	d101      	bne.n	8004d6a <HAL_ADC_Stop+0x16>
 8004d66:	2302      	movs	r3, #2
 8004d68:	e021      	b.n	8004dae <HAL_ADC_Stop+0x5a>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2201      	movs	r2, #1
 8004d6e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8004d72:	2103      	movs	r1, #3
 8004d74:	6878      	ldr	r0, [r7, #4]
 8004d76:	f000 fe4f 	bl	8005a18 <ADC_ConversionStop>
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8004d7e:	7bfb      	ldrb	r3, [r7, #15]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d10f      	bne.n	8004da4 <HAL_ADC_Stop+0x50>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8004d84:	6878      	ldr	r0, [r7, #4]
 8004d86:	f000 ff8d 	bl	8005ca4 <ADC_Disable>
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8004d8e:	7bfb      	ldrb	r3, [r7, #15]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d107      	bne.n	8004da4 <HAL_ADC_Stop+0x50>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004d98:	4b07      	ldr	r3, [pc, #28]	; (8004db8 <HAL_ADC_Stop+0x64>)
 8004d9a:	4013      	ands	r3, r2
 8004d9c:	f043 0201 	orr.w	r2, r3, #1
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	661a      	str	r2, [r3, #96]	; 0x60
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2200      	movs	r2, #0
 8004da8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return tmp_hal_status;
 8004dac:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dae:	4618      	mov	r0, r3
 8004db0:	3710      	adds	r7, #16
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bd80      	pop	{r7, pc}
 8004db6:	bf00      	nop
 8004db8:	ffffeefe 	.word	0xffffeefe

08004dbc <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b088      	sub	sp, #32
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
 8004dc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a72      	ldr	r2, [pc, #456]	; (8004f94 <HAL_ADC_PollForConversion+0x1d8>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d004      	beq.n	8004dda <HAL_ADC_PollForConversion+0x1e>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4a70      	ldr	r2, [pc, #448]	; (8004f98 <HAL_ADC_PollForConversion+0x1dc>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d101      	bne.n	8004dde <HAL_ADC_PollForConversion+0x22>
 8004dda:	4b70      	ldr	r3, [pc, #448]	; (8004f9c <HAL_ADC_PollForConversion+0x1e0>)
 8004ddc:	e000      	b.n	8004de0 <HAL_ADC_PollForConversion+0x24>
 8004dde:	4b70      	ldr	r3, [pc, #448]	; (8004fa0 <HAL_ADC_PollForConversion+0x1e4>)
 8004de0:	4618      	mov	r0, r3
 8004de2:	f7ff fbc9 	bl	8004578 <LL_ADC_GetMultimode>
 8004de6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	695b      	ldr	r3, [r3, #20]
 8004dec:	2b08      	cmp	r3, #8
 8004dee:	d102      	bne.n	8004df6 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8004df0:	2308      	movs	r3, #8
 8004df2:	61fb      	str	r3, [r7, #28]
 8004df4:	e037      	b.n	8004e66 <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d005      	beq.n	8004e08 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	2b05      	cmp	r3, #5
 8004e00:	d002      	beq.n	8004e08 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004e02:	697b      	ldr	r3, [r7, #20]
 8004e04:	2b09      	cmp	r3, #9
 8004e06:	d111      	bne.n	8004e2c <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	68db      	ldr	r3, [r3, #12]
 8004e0e:	f003 0301 	and.w	r3, r3, #1
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d007      	beq.n	8004e26 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e1a:	f043 0220 	orr.w	r2, r3, #32
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	661a      	str	r2, [r3, #96]	; 0x60
        return HAL_ERROR;
 8004e22:	2301      	movs	r3, #1
 8004e24:	e0b1      	b.n	8004f8a <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8004e26:	2304      	movs	r3, #4
 8004e28:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8004e2a:	e01c      	b.n	8004e66 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4a58      	ldr	r2, [pc, #352]	; (8004f94 <HAL_ADC_PollForConversion+0x1d8>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d004      	beq.n	8004e40 <HAL_ADC_PollForConversion+0x84>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a57      	ldr	r2, [pc, #348]	; (8004f98 <HAL_ADC_PollForConversion+0x1dc>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d101      	bne.n	8004e44 <HAL_ADC_PollForConversion+0x88>
 8004e40:	4b56      	ldr	r3, [pc, #344]	; (8004f9c <HAL_ADC_PollForConversion+0x1e0>)
 8004e42:	e000      	b.n	8004e46 <HAL_ADC_PollForConversion+0x8a>
 8004e44:	4b56      	ldr	r3, [pc, #344]	; (8004fa0 <HAL_ADC_PollForConversion+0x1e4>)
 8004e46:	4618      	mov	r0, r3
 8004e48:	f7ff fba4 	bl	8004594 <LL_ADC_GetMultiDMATransfer>
 8004e4c:	4603      	mov	r3, r0
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d007      	beq.n	8004e62 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e56:	f043 0220 	orr.w	r2, r3, #32
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	661a      	str	r2, [r3, #96]	; 0x60
        return HAL_ERROR;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	e093      	b.n	8004f8a <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8004e62:	2304      	movs	r3, #4
 8004e64:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8004e66:	f7ff f971 	bl	800414c <HAL_GetTick>
 8004e6a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004e6c:	e021      	b.n	8004eb2 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e74:	d01d      	beq.n	8004eb2 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8004e76:	f7ff f969 	bl	800414c <HAL_GetTick>
 8004e7a:	4602      	mov	r2, r0
 8004e7c:	693b      	ldr	r3, [r7, #16]
 8004e7e:	1ad3      	subs	r3, r2, r3
 8004e80:	683a      	ldr	r2, [r7, #0]
 8004e82:	429a      	cmp	r2, r3
 8004e84:	d302      	bcc.n	8004e8c <HAL_ADC_PollForConversion+0xd0>
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d112      	bne.n	8004eb2 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	681a      	ldr	r2, [r3, #0]
 8004e92:	69fb      	ldr	r3, [r7, #28]
 8004e94:	4013      	ands	r3, r2
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d10b      	bne.n	8004eb2 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e9e:	f043 0204 	orr.w	r2, r3, #4
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	661a      	str	r2, [r3, #96]	; 0x60

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

          return HAL_TIMEOUT;
 8004eae:	2303      	movs	r3, #3
 8004eb0:	e06b      	b.n	8004f8a <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	681a      	ldr	r2, [r3, #0]
 8004eb8:	69fb      	ldr	r3, [r7, #28]
 8004eba:	4013      	ands	r3, r2
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d0d6      	beq.n	8004e6e <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ec4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	661a      	str	r2, [r3, #96]	; 0x60

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	f7ff faa7 	bl	8004424 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d01c      	beq.n	8004f16 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	7e5b      	ldrb	r3, [r3, #25]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d118      	bne.n	8004f16 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f003 0308 	and.w	r3, r3, #8
 8004eee:	2b08      	cmp	r3, #8
 8004ef0:	d111      	bne.n	8004f16 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ef6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	661a      	str	r2, [r3, #96]	; 0x60

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f02:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d105      	bne.n	8004f16 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f0e:	f043 0201 	orr.w	r2, r3, #1
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4a1f      	ldr	r2, [pc, #124]	; (8004f98 <HAL_ADC_PollForConversion+0x1dc>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d002      	beq.n	8004f26 <HAL_ADC_PollForConversion+0x16a>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	e000      	b.n	8004f28 <HAL_ADC_PollForConversion+0x16c>
 8004f26:	4b1b      	ldr	r3, [pc, #108]	; (8004f94 <HAL_ADC_PollForConversion+0x1d8>)
 8004f28:	687a      	ldr	r2, [r7, #4]
 8004f2a:	6812      	ldr	r2, [r2, #0]
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d008      	beq.n	8004f42 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004f30:	697b      	ldr	r3, [r7, #20]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d005      	beq.n	8004f42 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004f36:	697b      	ldr	r3, [r7, #20]
 8004f38:	2b05      	cmp	r3, #5
 8004f3a:	d002      	beq.n	8004f42 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004f3c:	697b      	ldr	r3, [r7, #20]
 8004f3e:	2b09      	cmp	r3, #9
 8004f40:	d104      	bne.n	8004f4c <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	68db      	ldr	r3, [r3, #12]
 8004f48:	61bb      	str	r3, [r7, #24]
 8004f4a:	e00c      	b.n	8004f66 <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a11      	ldr	r2, [pc, #68]	; (8004f98 <HAL_ADC_PollForConversion+0x1dc>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d002      	beq.n	8004f5c <HAL_ADC_PollForConversion+0x1a0>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	e000      	b.n	8004f5e <HAL_ADC_PollForConversion+0x1a2>
 8004f5c:	4b0d      	ldr	r3, [pc, #52]	; (8004f94 <HAL_ADC_PollForConversion+0x1d8>)
 8004f5e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	68db      	ldr	r3, [r3, #12]
 8004f64:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8004f66:	69fb      	ldr	r3, [r7, #28]
 8004f68:	2b08      	cmp	r3, #8
 8004f6a:	d104      	bne.n	8004f76 <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	2208      	movs	r2, #8
 8004f72:	601a      	str	r2, [r3, #0]
 8004f74:	e008      	b.n	8004f88 <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8004f76:	69bb      	ldr	r3, [r7, #24]
 8004f78:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d103      	bne.n	8004f88 <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	220c      	movs	r2, #12
 8004f86:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8004f88:	2300      	movs	r3, #0
}
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	3720      	adds	r7, #32
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	bd80      	pop	{r7, pc}
 8004f92:	bf00      	nop
 8004f94:	40022000 	.word	0x40022000
 8004f98:	40022100 	.word	0x40022100
 8004f9c:	40022300 	.word	0x40022300
 8004fa0:	58026300 	.word	0x58026300

08004fa4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8004fa4:	b480      	push	{r7}
 8004fa6:	b083      	sub	sp, #12
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	370c      	adds	r7, #12
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbc:	4770      	bx	lr
	...

08004fc0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004fc0:	b590      	push	{r4, r7, lr}
 8004fc2:	b0b9      	sub	sp, #228	; 0xe4
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
 8004fc8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004fca:	2300      	movs	r3, #0
 8004fcc:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004fda:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	68db      	ldr	r3, [r3, #12]
 8004fe0:	4aa9      	ldr	r2, [pc, #676]	; (8005288 <HAL_ADC_ConfigChannel+0x2c8>)
 8004fe2:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004fea:	2b01      	cmp	r3, #1
 8004fec:	d102      	bne.n	8004ff4 <HAL_ADC_ConfigChannel+0x34>
 8004fee:	2302      	movs	r3, #2
 8004ff0:	f000 bcfa 	b.w	80059e8 <HAL_ADC_ConfigChannel+0xa28>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4618      	mov	r0, r3
 8005002:	f7ff fb99 	bl	8004738 <LL_ADC_REG_IsConversionOngoing>
 8005006:	4603      	mov	r3, r0
 8005008:	2b00      	cmp	r3, #0
 800500a:	f040 84de 	bne.w	80059ca <HAL_ADC_ConfigChannel+0xa0a>
  {

#if defined(ADC_VER_V5_V90)
    if (hadc->Instance != ADC3)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4a9e      	ldr	r2, [pc, #632]	; (800528c <HAL_ADC_ConfigChannel+0x2cc>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d033      	beq.n	8005080 <HAL_ADC_ConfigChannel+0xc0>
    {
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005020:	2b00      	cmp	r3, #0
 8005022:	d108      	bne.n	8005036 <HAL_ADC_ConfigChannel+0x76>
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	0e9b      	lsrs	r3, r3, #26
 800502a:	f003 031f 	and.w	r3, r3, #31
 800502e:	2201      	movs	r2, #1
 8005030:	fa02 f303 	lsl.w	r3, r2, r3
 8005034:	e01d      	b.n	8005072 <HAL_ADC_ConfigChannel+0xb2>
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800503e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005042:	fa93 f3a3 	rbit	r3, r3
 8005046:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800504a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800504e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005052:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005056:	2b00      	cmp	r3, #0
 8005058:	d101      	bne.n	800505e <HAL_ADC_ConfigChannel+0x9e>
  {
    return 32U;
 800505a:	2320      	movs	r3, #32
 800505c:	e004      	b.n	8005068 <HAL_ADC_ConfigChannel+0xa8>
  }
  return __builtin_clz(value);
 800505e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005062:	fab3 f383 	clz	r3, r3
 8005066:	b2db      	uxtb	r3, r3
 8005068:	f003 031f 	and.w	r3, r3, #31
 800506c:	2201      	movs	r2, #1
 800506e:	fa02 f303 	lsl.w	r3, r2, r3
 8005072:	687a      	ldr	r2, [r7, #4]
 8005074:	6812      	ldr	r2, [r2, #0]
 8005076:	69d1      	ldr	r1, [r2, #28]
 8005078:	687a      	ldr	r2, [r7, #4]
 800507a:	6812      	ldr	r2, [r2, #0]
 800507c:	430b      	orrs	r3, r1
 800507e:	61d3      	str	r3, [r2, #28]
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6818      	ldr	r0, [r3, #0]
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	6859      	ldr	r1, [r3, #4]
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	461a      	mov	r2, r3
 800508e:	f7ff f9dc 	bl	800444a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	4618      	mov	r0, r3
 8005098:	f7ff fb4e 	bl	8004738 <LL_ADC_REG_IsConversionOngoing>
 800509c:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	4618      	mov	r0, r3
 80050a6:	f7ff fb6f 	bl	8004788 <LL_ADC_INJ_IsConversionOngoing>
 80050aa:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80050ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	f040 8270 	bne.w	8005598 <HAL_ADC_ConfigChannel+0x5d8>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80050b8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80050bc:	2b00      	cmp	r3, #0
 80050be:	f040 826b 	bne.w	8005598 <HAL_ADC_ConfigChannel+0x5d8>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6818      	ldr	r0, [r3, #0]
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	6819      	ldr	r1, [r3, #0]
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	689b      	ldr	r3, [r3, #8]
 80050ce:	461a      	mov	r2, r3
 80050d0:	f7ff f9e7 	bl	80044a2 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a6c      	ldr	r2, [pc, #432]	; (800528c <HAL_ADC_ConfigChannel+0x2cc>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d10d      	bne.n	80050fa <HAL_ADC_ConfigChannel+0x13a>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	695a      	ldr	r2, [r3, #20]
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	68db      	ldr	r3, [r3, #12]
 80050e8:	08db      	lsrs	r3, r3, #3
 80050ea:	f003 0303 	and.w	r3, r3, #3
 80050ee:	005b      	lsls	r3, r3, #1
 80050f0:	fa02 f303 	lsl.w	r3, r2, r3
 80050f4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80050f8:	e032      	b.n	8005160 <HAL_ADC_ConfigChannel+0x1a0>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80050fa:	4b65      	ldr	r3, [pc, #404]	; (8005290 <HAL_ADC_ConfigChannel+0x2d0>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8005102:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005106:	d10b      	bne.n	8005120 <HAL_ADC_ConfigChannel+0x160>
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	695a      	ldr	r2, [r3, #20]
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	68db      	ldr	r3, [r3, #12]
 8005112:	089b      	lsrs	r3, r3, #2
 8005114:	f003 0307 	and.w	r3, r3, #7
 8005118:	005b      	lsls	r3, r3, #1
 800511a:	fa02 f303 	lsl.w	r3, r2, r3
 800511e:	e01d      	b.n	800515c <HAL_ADC_ConfigChannel+0x19c>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	68db      	ldr	r3, [r3, #12]
 8005126:	f003 0310 	and.w	r3, r3, #16
 800512a:	2b00      	cmp	r3, #0
 800512c:	d10b      	bne.n	8005146 <HAL_ADC_ConfigChannel+0x186>
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	695a      	ldr	r2, [r3, #20]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	68db      	ldr	r3, [r3, #12]
 8005138:	089b      	lsrs	r3, r3, #2
 800513a:	f003 0307 	and.w	r3, r3, #7
 800513e:	005b      	lsls	r3, r3, #1
 8005140:	fa02 f303 	lsl.w	r3, r2, r3
 8005144:	e00a      	b.n	800515c <HAL_ADC_ConfigChannel+0x19c>
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	695a      	ldr	r2, [r3, #20]
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	68db      	ldr	r3, [r3, #12]
 8005150:	089b      	lsrs	r3, r3, #2
 8005152:	f003 0304 	and.w	r3, r3, #4
 8005156:	005b      	lsls	r3, r3, #1
 8005158:	fa02 f303 	lsl.w	r3, r2, r3
 800515c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	691b      	ldr	r3, [r3, #16]
 8005164:	2b04      	cmp	r3, #4
 8005166:	d048      	beq.n	80051fa <HAL_ADC_ConfigChannel+0x23a>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6818      	ldr	r0, [r3, #0]
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	6919      	ldr	r1, [r3, #16]
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	681a      	ldr	r2, [r3, #0]
 8005174:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005178:	f7ff f862 	bl	8004240 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	4a42      	ldr	r2, [pc, #264]	; (800528c <HAL_ADC_ConfigChannel+0x2cc>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d119      	bne.n	80051ba <HAL_ADC_ConfigChannel+0x1fa>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6818      	ldr	r0, [r3, #0]
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	6919      	ldr	r1, [r3, #16]
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	69db      	ldr	r3, [r3, #28]
 8005192:	461a      	mov	r2, r3
 8005194:	f7ff f8fa 	bl	800438c <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6818      	ldr	r0, [r3, #0]
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	6919      	ldr	r1, [r3, #16]
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80051a6:	2b01      	cmp	r3, #1
 80051a8:	d102      	bne.n	80051b0 <HAL_ADC_ConfigChannel+0x1f0>
 80051aa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80051ae:	e000      	b.n	80051b2 <HAL_ADC_ConfigChannel+0x1f2>
 80051b0:	2300      	movs	r3, #0
 80051b2:	461a      	mov	r2, r3
 80051b4:	f7ff f8c8 	bl	8004348 <LL_ADC_SetOffsetSaturation>
 80051b8:	e1ee      	b.n	8005598 <HAL_ADC_ConfigChannel+0x5d8>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6818      	ldr	r0, [r3, #0]
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	6919      	ldr	r1, [r3, #16]
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80051c8:	2b01      	cmp	r3, #1
 80051ca:	d102      	bne.n	80051d2 <HAL_ADC_ConfigChannel+0x212>
 80051cc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80051d0:	e000      	b.n	80051d4 <HAL_ADC_ConfigChannel+0x214>
 80051d2:	2300      	movs	r3, #0
 80051d4:	461a      	mov	r2, r3
 80051d6:	f7ff f895 	bl	8004304 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6818      	ldr	r0, [r3, #0]
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	6919      	ldr	r1, [r3, #16]
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	7e1b      	ldrb	r3, [r3, #24]
 80051e6:	2b01      	cmp	r3, #1
 80051e8:	d102      	bne.n	80051f0 <HAL_ADC_ConfigChannel+0x230>
 80051ea:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80051ee:	e000      	b.n	80051f2 <HAL_ADC_ConfigChannel+0x232>
 80051f0:	2300      	movs	r3, #0
 80051f2:	461a      	mov	r2, r3
 80051f4:	f7ff f86c 	bl	80042d0 <LL_ADC_SetDataRightShift>
 80051f8:	e1ce      	b.n	8005598 <HAL_ADC_ConfigChannel+0x5d8>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4a23      	ldr	r2, [pc, #140]	; (800528c <HAL_ADC_ConfigChannel+0x2cc>)
 8005200:	4293      	cmp	r3, r2
 8005202:	f040 8181 	bne.w	8005508 <HAL_ADC_ConfigChannel+0x548>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	2100      	movs	r1, #0
 800520c:	4618      	mov	r0, r3
 800520e:	f7ff f849 	bl	80042a4 <LL_ADC_GetOffsetChannel>
 8005212:	4603      	mov	r3, r0
 8005214:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005218:	2b00      	cmp	r3, #0
 800521a:	d10a      	bne.n	8005232 <HAL_ADC_ConfigChannel+0x272>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	2100      	movs	r1, #0
 8005222:	4618      	mov	r0, r3
 8005224:	f7ff f83e 	bl	80042a4 <LL_ADC_GetOffsetChannel>
 8005228:	4603      	mov	r3, r0
 800522a:	0e9b      	lsrs	r3, r3, #26
 800522c:	f003 021f 	and.w	r2, r3, #31
 8005230:	e01e      	b.n	8005270 <HAL_ADC_ConfigChannel+0x2b0>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	2100      	movs	r1, #0
 8005238:	4618      	mov	r0, r3
 800523a:	f7ff f833 	bl	80042a4 <LL_ADC_GetOffsetChannel>
 800523e:	4603      	mov	r3, r0
 8005240:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005244:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005248:	fa93 f3a3 	rbit	r3, r3
 800524c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  return result;
 8005250:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005254:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  if (value == 0U)
 8005258:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800525c:	2b00      	cmp	r3, #0
 800525e:	d101      	bne.n	8005264 <HAL_ADC_ConfigChannel+0x2a4>
    return 32U;
 8005260:	2320      	movs	r3, #32
 8005262:	e004      	b.n	800526e <HAL_ADC_ConfigChannel+0x2ae>
  return __builtin_clz(value);
 8005264:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005268:	fab3 f383 	clz	r3, r3
 800526c:	b2db      	uxtb	r3, r3
 800526e:	461a      	mov	r2, r3
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005278:	2b00      	cmp	r3, #0
 800527a:	d10b      	bne.n	8005294 <HAL_ADC_ConfigChannel+0x2d4>
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	0e9b      	lsrs	r3, r3, #26
 8005282:	f003 031f 	and.w	r3, r3, #31
 8005286:	e01e      	b.n	80052c6 <HAL_ADC_ConfigChannel+0x306>
 8005288:	47ff0000 	.word	0x47ff0000
 800528c:	58026000 	.word	0x58026000
 8005290:	5c001000 	.word	0x5c001000
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800529c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80052a0:	fa93 f3a3 	rbit	r3, r3
 80052a4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 80052a8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80052ac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 80052b0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d101      	bne.n	80052bc <HAL_ADC_ConfigChannel+0x2fc>
    return 32U;
 80052b8:	2320      	movs	r3, #32
 80052ba:	e004      	b.n	80052c6 <HAL_ADC_ConfigChannel+0x306>
  return __builtin_clz(value);
 80052bc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80052c0:	fab3 f383 	clz	r3, r3
 80052c4:	b2db      	uxtb	r3, r3
 80052c6:	429a      	cmp	r2, r3
 80052c8:	d106      	bne.n	80052d8 <HAL_ADC_ConfigChannel+0x318>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	2200      	movs	r2, #0
 80052d0:	2100      	movs	r1, #0
 80052d2:	4618      	mov	r0, r3
 80052d4:	f7ff f87c 	bl	80043d0 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	2101      	movs	r1, #1
 80052de:	4618      	mov	r0, r3
 80052e0:	f7fe ffe0 	bl	80042a4 <LL_ADC_GetOffsetChannel>
 80052e4:	4603      	mov	r3, r0
 80052e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d10a      	bne.n	8005304 <HAL_ADC_ConfigChannel+0x344>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	2101      	movs	r1, #1
 80052f4:	4618      	mov	r0, r3
 80052f6:	f7fe ffd5 	bl	80042a4 <LL_ADC_GetOffsetChannel>
 80052fa:	4603      	mov	r3, r0
 80052fc:	0e9b      	lsrs	r3, r3, #26
 80052fe:	f003 021f 	and.w	r2, r3, #31
 8005302:	e01e      	b.n	8005342 <HAL_ADC_ConfigChannel+0x382>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	2101      	movs	r1, #1
 800530a:	4618      	mov	r0, r3
 800530c:	f7fe ffca 	bl	80042a4 <LL_ADC_GetOffsetChannel>
 8005310:	4603      	mov	r3, r0
 8005312:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005316:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800531a:	fa93 f3a3 	rbit	r3, r3
 800531e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 8005322:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005326:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 800532a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800532e:	2b00      	cmp	r3, #0
 8005330:	d101      	bne.n	8005336 <HAL_ADC_ConfigChannel+0x376>
    return 32U;
 8005332:	2320      	movs	r3, #32
 8005334:	e004      	b.n	8005340 <HAL_ADC_ConfigChannel+0x380>
  return __builtin_clz(value);
 8005336:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800533a:	fab3 f383 	clz	r3, r3
 800533e:	b2db      	uxtb	r3, r3
 8005340:	461a      	mov	r2, r3
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800534a:	2b00      	cmp	r3, #0
 800534c:	d105      	bne.n	800535a <HAL_ADC_ConfigChannel+0x39a>
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	0e9b      	lsrs	r3, r3, #26
 8005354:	f003 031f 	and.w	r3, r3, #31
 8005358:	e018      	b.n	800538c <HAL_ADC_ConfigChannel+0x3cc>
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005362:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005366:	fa93 f3a3 	rbit	r3, r3
 800536a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 800536e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005372:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 8005376:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800537a:	2b00      	cmp	r3, #0
 800537c:	d101      	bne.n	8005382 <HAL_ADC_ConfigChannel+0x3c2>
    return 32U;
 800537e:	2320      	movs	r3, #32
 8005380:	e004      	b.n	800538c <HAL_ADC_ConfigChannel+0x3cc>
  return __builtin_clz(value);
 8005382:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005386:	fab3 f383 	clz	r3, r3
 800538a:	b2db      	uxtb	r3, r3
 800538c:	429a      	cmp	r2, r3
 800538e:	d106      	bne.n	800539e <HAL_ADC_ConfigChannel+0x3de>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	2200      	movs	r2, #0
 8005396:	2101      	movs	r1, #1
 8005398:	4618      	mov	r0, r3
 800539a:	f7ff f819 	bl	80043d0 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	2102      	movs	r1, #2
 80053a4:	4618      	mov	r0, r3
 80053a6:	f7fe ff7d 	bl	80042a4 <LL_ADC_GetOffsetChannel>
 80053aa:	4603      	mov	r3, r0
 80053ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d10a      	bne.n	80053ca <HAL_ADC_ConfigChannel+0x40a>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	2102      	movs	r1, #2
 80053ba:	4618      	mov	r0, r3
 80053bc:	f7fe ff72 	bl	80042a4 <LL_ADC_GetOffsetChannel>
 80053c0:	4603      	mov	r3, r0
 80053c2:	0e9b      	lsrs	r3, r3, #26
 80053c4:	f003 021f 	and.w	r2, r3, #31
 80053c8:	e01e      	b.n	8005408 <HAL_ADC_ConfigChannel+0x448>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	2102      	movs	r1, #2
 80053d0:	4618      	mov	r0, r3
 80053d2:	f7fe ff67 	bl	80042a4 <LL_ADC_GetOffsetChannel>
 80053d6:	4603      	mov	r3, r0
 80053d8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053dc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80053e0:	fa93 f3a3 	rbit	r3, r3
 80053e4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 80053e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80053ec:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 80053f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d101      	bne.n	80053fc <HAL_ADC_ConfigChannel+0x43c>
    return 32U;
 80053f8:	2320      	movs	r3, #32
 80053fa:	e004      	b.n	8005406 <HAL_ADC_ConfigChannel+0x446>
  return __builtin_clz(value);
 80053fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005400:	fab3 f383 	clz	r3, r3
 8005404:	b2db      	uxtb	r3, r3
 8005406:	461a      	mov	r2, r3
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005410:	2b00      	cmp	r3, #0
 8005412:	d105      	bne.n	8005420 <HAL_ADC_ConfigChannel+0x460>
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	0e9b      	lsrs	r3, r3, #26
 800541a:	f003 031f 	and.w	r3, r3, #31
 800541e:	e014      	b.n	800544a <HAL_ADC_ConfigChannel+0x48a>
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005426:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005428:	fa93 f3a3 	rbit	r3, r3
 800542c:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 800542e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005430:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 8005434:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005438:	2b00      	cmp	r3, #0
 800543a:	d101      	bne.n	8005440 <HAL_ADC_ConfigChannel+0x480>
    return 32U;
 800543c:	2320      	movs	r3, #32
 800543e:	e004      	b.n	800544a <HAL_ADC_ConfigChannel+0x48a>
  return __builtin_clz(value);
 8005440:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005444:	fab3 f383 	clz	r3, r3
 8005448:	b2db      	uxtb	r3, r3
 800544a:	429a      	cmp	r2, r3
 800544c:	d106      	bne.n	800545c <HAL_ADC_ConfigChannel+0x49c>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	2200      	movs	r2, #0
 8005454:	2102      	movs	r1, #2
 8005456:	4618      	mov	r0, r3
 8005458:	f7fe ffba 	bl	80043d0 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	2103      	movs	r1, #3
 8005462:	4618      	mov	r0, r3
 8005464:	f7fe ff1e 	bl	80042a4 <LL_ADC_GetOffsetChannel>
 8005468:	4603      	mov	r3, r0
 800546a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800546e:	2b00      	cmp	r3, #0
 8005470:	d10a      	bne.n	8005488 <HAL_ADC_ConfigChannel+0x4c8>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	2103      	movs	r1, #3
 8005478:	4618      	mov	r0, r3
 800547a:	f7fe ff13 	bl	80042a4 <LL_ADC_GetOffsetChannel>
 800547e:	4603      	mov	r3, r0
 8005480:	0e9b      	lsrs	r3, r3, #26
 8005482:	f003 021f 	and.w	r2, r3, #31
 8005486:	e017      	b.n	80054b8 <HAL_ADC_ConfigChannel+0x4f8>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	2103      	movs	r1, #3
 800548e:	4618      	mov	r0, r3
 8005490:	f7fe ff08 	bl	80042a4 <LL_ADC_GetOffsetChannel>
 8005494:	4603      	mov	r3, r0
 8005496:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005498:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800549a:	fa93 f3a3 	rbit	r3, r3
 800549e:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80054a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054a2:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 80054a4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d101      	bne.n	80054ae <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80054aa:	2320      	movs	r3, #32
 80054ac:	e003      	b.n	80054b6 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80054ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80054b0:	fab3 f383 	clz	r3, r3
 80054b4:	b2db      	uxtb	r3, r3
 80054b6:	461a      	mov	r2, r3
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d105      	bne.n	80054d0 <HAL_ADC_ConfigChannel+0x510>
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	0e9b      	lsrs	r3, r3, #26
 80054ca:	f003 031f 	and.w	r3, r3, #31
 80054ce:	e011      	b.n	80054f4 <HAL_ADC_ConfigChannel+0x534>
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054d6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80054d8:	fa93 f3a3 	rbit	r3, r3
 80054dc:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 80054de:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80054e0:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 80054e2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d101      	bne.n	80054ec <HAL_ADC_ConfigChannel+0x52c>
    return 32U;
 80054e8:	2320      	movs	r3, #32
 80054ea:	e003      	b.n	80054f4 <HAL_ADC_ConfigChannel+0x534>
  return __builtin_clz(value);
 80054ec:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80054ee:	fab3 f383 	clz	r3, r3
 80054f2:	b2db      	uxtb	r3, r3
 80054f4:	429a      	cmp	r2, r3
 80054f6:	d14f      	bne.n	8005598 <HAL_ADC_ConfigChannel+0x5d8>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	2200      	movs	r2, #0
 80054fe:	2103      	movs	r1, #3
 8005500:	4618      	mov	r0, r3
 8005502:	f7fe ff65 	bl	80043d0 <LL_ADC_SetOffsetState>
 8005506:	e047      	b.n	8005598 <HAL_ADC_ConfigChannel+0x5d8>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800550e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	069b      	lsls	r3, r3, #26
 8005518:	429a      	cmp	r2, r3
 800551a:	d107      	bne.n	800552c <HAL_ADC_ConfigChannel+0x56c>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800552a:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005532:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	069b      	lsls	r3, r3, #26
 800553c:	429a      	cmp	r2, r3
 800553e:	d107      	bne.n	8005550 <HAL_ADC_ConfigChannel+0x590>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800554e:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005556:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	069b      	lsls	r3, r3, #26
 8005560:	429a      	cmp	r2, r3
 8005562:	d107      	bne.n	8005574 <HAL_ADC_ConfigChannel+0x5b4>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005572:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800557a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	069b      	lsls	r3, r3, #26
 8005584:	429a      	cmp	r2, r3
 8005586:	d107      	bne.n	8005598 <HAL_ADC_ConfigChannel+0x5d8>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005596:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4618      	mov	r0, r3
 800559e:	f7ff f87d 	bl	800469c <LL_ADC_IsEnabled>
 80055a2:	4603      	mov	r3, r0
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	f040 8219 	bne.w	80059dc <HAL_ADC_ConfigChannel+0xa1c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6818      	ldr	r0, [r3, #0]
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	6819      	ldr	r1, [r3, #0]
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	68db      	ldr	r3, [r3, #12]
 80055b6:	461a      	mov	r2, r3
 80055b8:	f7fe ff9e 	bl	80044f8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	68db      	ldr	r3, [r3, #12]
 80055c0:	4aa1      	ldr	r2, [pc, #644]	; (8005848 <HAL_ADC_ConfigChannel+0x888>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	f040 812e 	bne.w	8005824 <HAL_ADC_ConfigChannel+0x864>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d10b      	bne.n	80055f0 <HAL_ADC_ConfigChannel+0x630>
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	0e9b      	lsrs	r3, r3, #26
 80055de:	3301      	adds	r3, #1
 80055e0:	f003 031f 	and.w	r3, r3, #31
 80055e4:	2b09      	cmp	r3, #9
 80055e6:	bf94      	ite	ls
 80055e8:	2301      	movls	r3, #1
 80055ea:	2300      	movhi	r3, #0
 80055ec:	b2db      	uxtb	r3, r3
 80055ee:	e019      	b.n	8005624 <HAL_ADC_ConfigChannel+0x664>
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055f6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80055f8:	fa93 f3a3 	rbit	r3, r3
 80055fc:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 80055fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005600:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8005602:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005604:	2b00      	cmp	r3, #0
 8005606:	d101      	bne.n	800560c <HAL_ADC_ConfigChannel+0x64c>
    return 32U;
 8005608:	2320      	movs	r3, #32
 800560a:	e003      	b.n	8005614 <HAL_ADC_ConfigChannel+0x654>
  return __builtin_clz(value);
 800560c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800560e:	fab3 f383 	clz	r3, r3
 8005612:	b2db      	uxtb	r3, r3
 8005614:	3301      	adds	r3, #1
 8005616:	f003 031f 	and.w	r3, r3, #31
 800561a:	2b09      	cmp	r3, #9
 800561c:	bf94      	ite	ls
 800561e:	2301      	movls	r3, #1
 8005620:	2300      	movhi	r3, #0
 8005622:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005624:	2b00      	cmp	r3, #0
 8005626:	d079      	beq.n	800571c <HAL_ADC_ConfigChannel+0x75c>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005630:	2b00      	cmp	r3, #0
 8005632:	d107      	bne.n	8005644 <HAL_ADC_ConfigChannel+0x684>
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	0e9b      	lsrs	r3, r3, #26
 800563a:	3301      	adds	r3, #1
 800563c:	069b      	lsls	r3, r3, #26
 800563e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005642:	e015      	b.n	8005670 <HAL_ADC_ConfigChannel+0x6b0>
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800564a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800564c:	fa93 f3a3 	rbit	r3, r3
 8005650:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8005652:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005654:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8005656:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005658:	2b00      	cmp	r3, #0
 800565a:	d101      	bne.n	8005660 <HAL_ADC_ConfigChannel+0x6a0>
    return 32U;
 800565c:	2320      	movs	r3, #32
 800565e:	e003      	b.n	8005668 <HAL_ADC_ConfigChannel+0x6a8>
  return __builtin_clz(value);
 8005660:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005662:	fab3 f383 	clz	r3, r3
 8005666:	b2db      	uxtb	r3, r3
 8005668:	3301      	adds	r3, #1
 800566a:	069b      	lsls	r3, r3, #26
 800566c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005678:	2b00      	cmp	r3, #0
 800567a:	d109      	bne.n	8005690 <HAL_ADC_ConfigChannel+0x6d0>
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	0e9b      	lsrs	r3, r3, #26
 8005682:	3301      	adds	r3, #1
 8005684:	f003 031f 	and.w	r3, r3, #31
 8005688:	2101      	movs	r1, #1
 800568a:	fa01 f303 	lsl.w	r3, r1, r3
 800568e:	e017      	b.n	80056c0 <HAL_ADC_ConfigChannel+0x700>
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005696:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005698:	fa93 f3a3 	rbit	r3, r3
 800569c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 800569e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056a0:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 80056a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d101      	bne.n	80056ac <HAL_ADC_ConfigChannel+0x6ec>
    return 32U;
 80056a8:	2320      	movs	r3, #32
 80056aa:	e003      	b.n	80056b4 <HAL_ADC_ConfigChannel+0x6f4>
  return __builtin_clz(value);
 80056ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80056ae:	fab3 f383 	clz	r3, r3
 80056b2:	b2db      	uxtb	r3, r3
 80056b4:	3301      	adds	r3, #1
 80056b6:	f003 031f 	and.w	r3, r3, #31
 80056ba:	2101      	movs	r1, #1
 80056bc:	fa01 f303 	lsl.w	r3, r1, r3
 80056c0:	ea42 0103 	orr.w	r1, r2, r3
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d10a      	bne.n	80056e6 <HAL_ADC_ConfigChannel+0x726>
 80056d0:	683b      	ldr	r3, [r7, #0]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	0e9b      	lsrs	r3, r3, #26
 80056d6:	3301      	adds	r3, #1
 80056d8:	f003 021f 	and.w	r2, r3, #31
 80056dc:	4613      	mov	r3, r2
 80056de:	005b      	lsls	r3, r3, #1
 80056e0:	4413      	add	r3, r2
 80056e2:	051b      	lsls	r3, r3, #20
 80056e4:	e018      	b.n	8005718 <HAL_ADC_ConfigChannel+0x758>
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056ee:	fa93 f3a3 	rbit	r3, r3
 80056f2:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 80056f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056f6:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 80056f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d101      	bne.n	8005702 <HAL_ADC_ConfigChannel+0x742>
    return 32U;
 80056fe:	2320      	movs	r3, #32
 8005700:	e003      	b.n	800570a <HAL_ADC_ConfigChannel+0x74a>
  return __builtin_clz(value);
 8005702:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005704:	fab3 f383 	clz	r3, r3
 8005708:	b2db      	uxtb	r3, r3
 800570a:	3301      	adds	r3, #1
 800570c:	f003 021f 	and.w	r2, r3, #31
 8005710:	4613      	mov	r3, r2
 8005712:	005b      	lsls	r3, r3, #1
 8005714:	4413      	add	r3, r2
 8005716:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005718:	430b      	orrs	r3, r1
 800571a:	e07e      	b.n	800581a <HAL_ADC_ConfigChannel+0x85a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005724:	2b00      	cmp	r3, #0
 8005726:	d107      	bne.n	8005738 <HAL_ADC_ConfigChannel+0x778>
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	0e9b      	lsrs	r3, r3, #26
 800572e:	3301      	adds	r3, #1
 8005730:	069b      	lsls	r3, r3, #26
 8005732:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005736:	e015      	b.n	8005764 <HAL_ADC_ConfigChannel+0x7a4>
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800573e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005740:	fa93 f3a3 	rbit	r3, r3
 8005744:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8005746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005748:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 800574a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800574c:	2b00      	cmp	r3, #0
 800574e:	d101      	bne.n	8005754 <HAL_ADC_ConfigChannel+0x794>
    return 32U;
 8005750:	2320      	movs	r3, #32
 8005752:	e003      	b.n	800575c <HAL_ADC_ConfigChannel+0x79c>
  return __builtin_clz(value);
 8005754:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005756:	fab3 f383 	clz	r3, r3
 800575a:	b2db      	uxtb	r3, r3
 800575c:	3301      	adds	r3, #1
 800575e:	069b      	lsls	r3, r3, #26
 8005760:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800576c:	2b00      	cmp	r3, #0
 800576e:	d109      	bne.n	8005784 <HAL_ADC_ConfigChannel+0x7c4>
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	0e9b      	lsrs	r3, r3, #26
 8005776:	3301      	adds	r3, #1
 8005778:	f003 031f 	and.w	r3, r3, #31
 800577c:	2101      	movs	r1, #1
 800577e:	fa01 f303 	lsl.w	r3, r1, r3
 8005782:	e017      	b.n	80057b4 <HAL_ADC_ConfigChannel+0x7f4>
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800578a:	69fb      	ldr	r3, [r7, #28]
 800578c:	fa93 f3a3 	rbit	r3, r3
 8005790:	61bb      	str	r3, [r7, #24]
  return result;
 8005792:	69bb      	ldr	r3, [r7, #24]
 8005794:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8005796:	6a3b      	ldr	r3, [r7, #32]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d101      	bne.n	80057a0 <HAL_ADC_ConfigChannel+0x7e0>
    return 32U;
 800579c:	2320      	movs	r3, #32
 800579e:	e003      	b.n	80057a8 <HAL_ADC_ConfigChannel+0x7e8>
  return __builtin_clz(value);
 80057a0:	6a3b      	ldr	r3, [r7, #32]
 80057a2:	fab3 f383 	clz	r3, r3
 80057a6:	b2db      	uxtb	r3, r3
 80057a8:	3301      	adds	r3, #1
 80057aa:	f003 031f 	and.w	r3, r3, #31
 80057ae:	2101      	movs	r1, #1
 80057b0:	fa01 f303 	lsl.w	r3, r1, r3
 80057b4:	ea42 0103 	orr.w	r1, r2, r3
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d10d      	bne.n	80057e0 <HAL_ADC_ConfigChannel+0x820>
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	0e9b      	lsrs	r3, r3, #26
 80057ca:	3301      	adds	r3, #1
 80057cc:	f003 021f 	and.w	r2, r3, #31
 80057d0:	4613      	mov	r3, r2
 80057d2:	005b      	lsls	r3, r3, #1
 80057d4:	4413      	add	r3, r2
 80057d6:	3b1e      	subs	r3, #30
 80057d8:	051b      	lsls	r3, r3, #20
 80057da:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80057de:	e01b      	b.n	8005818 <HAL_ADC_ConfigChannel+0x858>
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057e6:	693b      	ldr	r3, [r7, #16]
 80057e8:	fa93 f3a3 	rbit	r3, r3
 80057ec:	60fb      	str	r3, [r7, #12]
  return result;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d101      	bne.n	80057fc <HAL_ADC_ConfigChannel+0x83c>
    return 32U;
 80057f8:	2320      	movs	r3, #32
 80057fa:	e003      	b.n	8005804 <HAL_ADC_ConfigChannel+0x844>
  return __builtin_clz(value);
 80057fc:	697b      	ldr	r3, [r7, #20]
 80057fe:	fab3 f383 	clz	r3, r3
 8005802:	b2db      	uxtb	r3, r3
 8005804:	3301      	adds	r3, #1
 8005806:	f003 021f 	and.w	r2, r3, #31
 800580a:	4613      	mov	r3, r2
 800580c:	005b      	lsls	r3, r3, #1
 800580e:	4413      	add	r3, r2
 8005810:	3b1e      	subs	r3, #30
 8005812:	051b      	lsls	r3, r3, #20
 8005814:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005818:	430b      	orrs	r3, r1
 800581a:	683a      	ldr	r2, [r7, #0]
 800581c:	6892      	ldr	r2, [r2, #8]
 800581e:	4619      	mov	r1, r3
 8005820:	f7fe fe3f 	bl	80044a2 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	2b00      	cmp	r3, #0
 800582a:	f280 80d7 	bge.w	80059dc <HAL_ADC_ConfigChannel+0xa1c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4a06      	ldr	r2, [pc, #24]	; (800584c <HAL_ADC_ConfigChannel+0x88c>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d004      	beq.n	8005842 <HAL_ADC_ConfigChannel+0x882>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4a04      	ldr	r2, [pc, #16]	; (8005850 <HAL_ADC_ConfigChannel+0x890>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d10a      	bne.n	8005858 <HAL_ADC_ConfigChannel+0x898>
 8005842:	4b04      	ldr	r3, [pc, #16]	; (8005854 <HAL_ADC_ConfigChannel+0x894>)
 8005844:	e009      	b.n	800585a <HAL_ADC_ConfigChannel+0x89a>
 8005846:	bf00      	nop
 8005848:	47ff0000 	.word	0x47ff0000
 800584c:	40022000 	.word	0x40022000
 8005850:	40022100 	.word	0x40022100
 8005854:	40022300 	.word	0x40022300
 8005858:	4b65      	ldr	r3, [pc, #404]	; (80059f0 <HAL_ADC_ConfigChannel+0xa30>)
 800585a:	4618      	mov	r0, r3
 800585c:	f7fe fce2 	bl	8004224 <LL_ADC_GetCommonPathInternalCh>
 8005860:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	4a62      	ldr	r2, [pc, #392]	; (80059f4 <HAL_ADC_ConfigChannel+0xa34>)
 800586a:	4293      	cmp	r3, r2
 800586c:	d004      	beq.n	8005878 <HAL_ADC_ConfigChannel+0x8b8>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	4a61      	ldr	r2, [pc, #388]	; (80059f8 <HAL_ADC_ConfigChannel+0xa38>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d10e      	bne.n	8005896 <HAL_ADC_ConfigChannel+0x8d6>
 8005878:	485e      	ldr	r0, [pc, #376]	; (80059f4 <HAL_ADC_ConfigChannel+0xa34>)
 800587a:	f7fe ff0f 	bl	800469c <LL_ADC_IsEnabled>
 800587e:	4604      	mov	r4, r0
 8005880:	485d      	ldr	r0, [pc, #372]	; (80059f8 <HAL_ADC_ConfigChannel+0xa38>)
 8005882:	f7fe ff0b 	bl	800469c <LL_ADC_IsEnabled>
 8005886:	4603      	mov	r3, r0
 8005888:	4323      	orrs	r3, r4
 800588a:	2b00      	cmp	r3, #0
 800588c:	bf0c      	ite	eq
 800588e:	2301      	moveq	r3, #1
 8005890:	2300      	movne	r3, #0
 8005892:	b2db      	uxtb	r3, r3
 8005894:	e008      	b.n	80058a8 <HAL_ADC_ConfigChannel+0x8e8>
 8005896:	4859      	ldr	r0, [pc, #356]	; (80059fc <HAL_ADC_ConfigChannel+0xa3c>)
 8005898:	f7fe ff00 	bl	800469c <LL_ADC_IsEnabled>
 800589c:	4603      	mov	r3, r0
 800589e:	2b00      	cmp	r3, #0
 80058a0:	bf0c      	ite	eq
 80058a2:	2301      	moveq	r3, #1
 80058a4:	2300      	movne	r3, #0
 80058a6:	b2db      	uxtb	r3, r3
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	f000 8084 	beq.w	80059b6 <HAL_ADC_ConfigChannel+0x9f6>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	4a53      	ldr	r2, [pc, #332]	; (8005a00 <HAL_ADC_ConfigChannel+0xa40>)
 80058b4:	4293      	cmp	r3, r2
 80058b6:	d132      	bne.n	800591e <HAL_ADC_ConfigChannel+0x95e>
 80058b8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80058bc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d12c      	bne.n	800591e <HAL_ADC_ConfigChannel+0x95e>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4a4c      	ldr	r2, [pc, #304]	; (80059fc <HAL_ADC_ConfigChannel+0xa3c>)
 80058ca:	4293      	cmp	r3, r2
 80058cc:	f040 8086 	bne.w	80059dc <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	4a47      	ldr	r2, [pc, #284]	; (80059f4 <HAL_ADC_ConfigChannel+0xa34>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d004      	beq.n	80058e4 <HAL_ADC_ConfigChannel+0x924>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a46      	ldr	r2, [pc, #280]	; (80059f8 <HAL_ADC_ConfigChannel+0xa38>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d101      	bne.n	80058e8 <HAL_ADC_ConfigChannel+0x928>
 80058e4:	4a47      	ldr	r2, [pc, #284]	; (8005a04 <HAL_ADC_ConfigChannel+0xa44>)
 80058e6:	e000      	b.n	80058ea <HAL_ADC_ConfigChannel+0x92a>
 80058e8:	4a41      	ldr	r2, [pc, #260]	; (80059f0 <HAL_ADC_ConfigChannel+0xa30>)
 80058ea:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80058ee:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80058f2:	4619      	mov	r1, r3
 80058f4:	4610      	mov	r0, r2
 80058f6:	f7fe fc82 	bl	80041fe <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80058fa:	4b43      	ldr	r3, [pc, #268]	; (8005a08 <HAL_ADC_ConfigChannel+0xa48>)
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	099b      	lsrs	r3, r3, #6
 8005900:	4a42      	ldr	r2, [pc, #264]	; (8005a0c <HAL_ADC_ConfigChannel+0xa4c>)
 8005902:	fba2 2303 	umull	r2, r3, r2, r3
 8005906:	099b      	lsrs	r3, r3, #6
 8005908:	3301      	adds	r3, #1
 800590a:	005b      	lsls	r3, r3, #1
 800590c:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 800590e:	e002      	b.n	8005916 <HAL_ADC_ConfigChannel+0x956>
              {
                wait_loop_index--;
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	3b01      	subs	r3, #1
 8005914:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d1f9      	bne.n	8005910 <HAL_ADC_ConfigChannel+0x950>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800591c:	e05e      	b.n	80059dc <HAL_ADC_ConfigChannel+0xa1c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	4a3b      	ldr	r2, [pc, #236]	; (8005a10 <HAL_ADC_ConfigChannel+0xa50>)
 8005924:	4293      	cmp	r3, r2
 8005926:	d120      	bne.n	800596a <HAL_ADC_ConfigChannel+0x9aa>
 8005928:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800592c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005930:	2b00      	cmp	r3, #0
 8005932:	d11a      	bne.n	800596a <HAL_ADC_ConfigChannel+0x9aa>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	4a30      	ldr	r2, [pc, #192]	; (80059fc <HAL_ADC_ConfigChannel+0xa3c>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d14e      	bne.n	80059dc <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	4a2c      	ldr	r2, [pc, #176]	; (80059f4 <HAL_ADC_ConfigChannel+0xa34>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d004      	beq.n	8005952 <HAL_ADC_ConfigChannel+0x992>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	4a2a      	ldr	r2, [pc, #168]	; (80059f8 <HAL_ADC_ConfigChannel+0xa38>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d101      	bne.n	8005956 <HAL_ADC_ConfigChannel+0x996>
 8005952:	4a2c      	ldr	r2, [pc, #176]	; (8005a04 <HAL_ADC_ConfigChannel+0xa44>)
 8005954:	e000      	b.n	8005958 <HAL_ADC_ConfigChannel+0x998>
 8005956:	4a26      	ldr	r2, [pc, #152]	; (80059f0 <HAL_ADC_ConfigChannel+0xa30>)
 8005958:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800595c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005960:	4619      	mov	r1, r3
 8005962:	4610      	mov	r0, r2
 8005964:	f7fe fc4b 	bl	80041fe <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005968:	e038      	b.n	80059dc <HAL_ADC_ConfigChannel+0xa1c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	4a29      	ldr	r2, [pc, #164]	; (8005a14 <HAL_ADC_ConfigChannel+0xa54>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d133      	bne.n	80059dc <HAL_ADC_ConfigChannel+0xa1c>
 8005974:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005978:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800597c:	2b00      	cmp	r3, #0
 800597e:	d12d      	bne.n	80059dc <HAL_ADC_ConfigChannel+0xa1c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	4a1d      	ldr	r2, [pc, #116]	; (80059fc <HAL_ADC_ConfigChannel+0xa3c>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d128      	bne.n	80059dc <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	4a19      	ldr	r2, [pc, #100]	; (80059f4 <HAL_ADC_ConfigChannel+0xa34>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d004      	beq.n	800599e <HAL_ADC_ConfigChannel+0x9de>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	4a17      	ldr	r2, [pc, #92]	; (80059f8 <HAL_ADC_ConfigChannel+0xa38>)
 800599a:	4293      	cmp	r3, r2
 800599c:	d101      	bne.n	80059a2 <HAL_ADC_ConfigChannel+0x9e2>
 800599e:	4a19      	ldr	r2, [pc, #100]	; (8005a04 <HAL_ADC_ConfigChannel+0xa44>)
 80059a0:	e000      	b.n	80059a4 <HAL_ADC_ConfigChannel+0x9e4>
 80059a2:	4a13      	ldr	r2, [pc, #76]	; (80059f0 <HAL_ADC_ConfigChannel+0xa30>)
 80059a4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80059a8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80059ac:	4619      	mov	r1, r3
 80059ae:	4610      	mov	r0, r2
 80059b0:	f7fe fc25 	bl	80041fe <LL_ADC_SetCommonPathInternalCh>
 80059b4:	e012      	b.n	80059dc <HAL_ADC_ConfigChannel+0xa1c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80059ba:	f043 0220 	orr.w	r2, r3, #32
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	661a      	str	r2, [r3, #96]	; 0x60

          tmp_hal_status = HAL_ERROR;
 80059c2:	2301      	movs	r3, #1
 80059c4:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
 80059c8:	e008      	b.n	80059dc <HAL_ADC_ConfigChannel+0xa1c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80059ce:	f043 0220 	orr.w	r2, r3, #32
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80059d6:	2301      	movs	r3, #1
 80059d8:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2200      	movs	r2, #0
 80059e0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return tmp_hal_status;
 80059e4:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
}
 80059e8:	4618      	mov	r0, r3
 80059ea:	37e4      	adds	r7, #228	; 0xe4
 80059ec:	46bd      	mov	sp, r7
 80059ee:	bd90      	pop	{r4, r7, pc}
 80059f0:	58026300 	.word	0x58026300
 80059f4:	40022000 	.word	0x40022000
 80059f8:	40022100 	.word	0x40022100
 80059fc:	58026000 	.word	0x58026000
 8005a00:	c7520000 	.word	0xc7520000
 8005a04:	40022300 	.word	0x40022300
 8005a08:	24000000 	.word	0x24000000
 8005a0c:	053e2d63 	.word	0x053e2d63
 8005a10:	c3210000 	.word	0xc3210000
 8005a14:	cb840000 	.word	0xcb840000

08005a18 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b088      	sub	sp, #32
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
 8005a20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8005a22:	2300      	movs	r3, #0
 8005a24:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	4618      	mov	r0, r3
 8005a30:	f7fe fe82 	bl	8004738 <LL_ADC_REG_IsConversionOngoing>
 8005a34:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	f7fe fea4 	bl	8004788 <LL_ADC_INJ_IsConversionOngoing>
 8005a40:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8005a42:	693b      	ldr	r3, [r7, #16]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d103      	bne.n	8005a50 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	f000 8098 	beq.w	8005b80 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	68db      	ldr	r3, [r3, #12]
 8005a56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d02a      	beq.n	8005ab4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	7e5b      	ldrb	r3, [r3, #25]
 8005a62:	2b01      	cmp	r3, #1
 8005a64:	d126      	bne.n	8005ab4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	7e1b      	ldrb	r3, [r3, #24]
 8005a6a:	2b01      	cmp	r3, #1
 8005a6c:	d122      	bne.n	8005ab4 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8005a6e:	2301      	movs	r3, #1
 8005a70:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8005a72:	e014      	b.n	8005a9e <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8005a74:	69fb      	ldr	r3, [r7, #28]
 8005a76:	4a45      	ldr	r2, [pc, #276]	; (8005b8c <ADC_ConversionStop+0x174>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d90d      	bls.n	8005a98 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a80:	f043 0210 	orr.w	r2, r3, #16
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	661a      	str	r2, [r3, #96]	; 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005a8c:	f043 0201 	orr.w	r2, r3, #1
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	665a      	str	r2, [r3, #100]	; 0x64

          return HAL_ERROR;
 8005a94:	2301      	movs	r3, #1
 8005a96:	e074      	b.n	8005b82 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8005a98:	69fb      	ldr	r3, [r7, #28]
 8005a9a:	3301      	adds	r3, #1
 8005a9c:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005aa8:	2b40      	cmp	r3, #64	; 0x40
 8005aaa:	d1e3      	bne.n	8005a74 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	2240      	movs	r2, #64	; 0x40
 8005ab2:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8005ab4:	69bb      	ldr	r3, [r7, #24]
 8005ab6:	2b02      	cmp	r3, #2
 8005ab8:	d014      	beq.n	8005ae4 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4618      	mov	r0, r3
 8005ac0:	f7fe fe3a 	bl	8004738 <LL_ADC_REG_IsConversionOngoing>
 8005ac4:	4603      	mov	r3, r0
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d00c      	beq.n	8005ae4 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4618      	mov	r0, r3
 8005ad0:	f7fe fdf7 	bl	80046c2 <LL_ADC_IsDisableOngoing>
 8005ad4:	4603      	mov	r3, r0
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d104      	bne.n	8005ae4 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	4618      	mov	r0, r3
 8005ae0:	f7fe fe16 	bl	8004710 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8005ae4:	69bb      	ldr	r3, [r7, #24]
 8005ae6:	2b01      	cmp	r3, #1
 8005ae8:	d014      	beq.n	8005b14 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4618      	mov	r0, r3
 8005af0:	f7fe fe4a 	bl	8004788 <LL_ADC_INJ_IsConversionOngoing>
 8005af4:	4603      	mov	r3, r0
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d00c      	beq.n	8005b14 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	4618      	mov	r0, r3
 8005b00:	f7fe fddf 	bl	80046c2 <LL_ADC_IsDisableOngoing>
 8005b04:	4603      	mov	r3, r0
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d104      	bne.n	8005b14 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	4618      	mov	r0, r3
 8005b10:	f7fe fe26 	bl	8004760 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8005b14:	69bb      	ldr	r3, [r7, #24]
 8005b16:	2b02      	cmp	r3, #2
 8005b18:	d005      	beq.n	8005b26 <ADC_ConversionStop+0x10e>
 8005b1a:	69bb      	ldr	r3, [r7, #24]
 8005b1c:	2b03      	cmp	r3, #3
 8005b1e:	d105      	bne.n	8005b2c <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8005b20:	230c      	movs	r3, #12
 8005b22:	617b      	str	r3, [r7, #20]
        break;
 8005b24:	e005      	b.n	8005b32 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8005b26:	2308      	movs	r3, #8
 8005b28:	617b      	str	r3, [r7, #20]
        break;
 8005b2a:	e002      	b.n	8005b32 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8005b2c:	2304      	movs	r3, #4
 8005b2e:	617b      	str	r3, [r7, #20]
        break;
 8005b30:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8005b32:	f7fe fb0b 	bl	800414c <HAL_GetTick>
 8005b36:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005b38:	e01b      	b.n	8005b72 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8005b3a:	f7fe fb07 	bl	800414c <HAL_GetTick>
 8005b3e:	4602      	mov	r2, r0
 8005b40:	68bb      	ldr	r3, [r7, #8]
 8005b42:	1ad3      	subs	r3, r2, r3
 8005b44:	2b05      	cmp	r3, #5
 8005b46:	d914      	bls.n	8005b72 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	689a      	ldr	r2, [r3, #8]
 8005b4e:	697b      	ldr	r3, [r7, #20]
 8005b50:	4013      	ands	r3, r2
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d00d      	beq.n	8005b72 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b5a:	f043 0210 	orr.w	r2, r3, #16
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	661a      	str	r2, [r3, #96]	; 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b66:	f043 0201 	orr.w	r2, r3, #1
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	665a      	str	r2, [r3, #100]	; 0x64

          return HAL_ERROR;
 8005b6e:	2301      	movs	r3, #1
 8005b70:	e007      	b.n	8005b82 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	689a      	ldr	r2, [r3, #8]
 8005b78:	697b      	ldr	r3, [r7, #20]
 8005b7a:	4013      	ands	r3, r2
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d1dc      	bne.n	8005b3a <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8005b80:	2300      	movs	r3, #0
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	3720      	adds	r7, #32
 8005b86:	46bd      	mov	sp, r7
 8005b88:	bd80      	pop	{r7, pc}
 8005b8a:	bf00      	nop
 8005b8c:	000cdbff 	.word	0x000cdbff

08005b90 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b084      	sub	sp, #16
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	f7fe fd7d 	bl	800469c <LL_ADC_IsEnabled>
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d16e      	bne.n	8005c86 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	689a      	ldr	r2, [r3, #8]
 8005bae:	4b38      	ldr	r3, [pc, #224]	; (8005c90 <ADC_Enable+0x100>)
 8005bb0:	4013      	ands	r3, r2
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d00d      	beq.n	8005bd2 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005bba:	f043 0210 	orr.w	r2, r3, #16
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	661a      	str	r2, [r3, #96]	; 0x60

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005bc6:	f043 0201 	orr.w	r2, r3, #1
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	665a      	str	r2, [r3, #100]	; 0x64

      return HAL_ERROR;
 8005bce:	2301      	movs	r3, #1
 8005bd0:	e05a      	b.n	8005c88 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	f7fe fd38 	bl	800464c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005bdc:	f7fe fab6 	bl	800414c <HAL_GetTick>
 8005be0:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	4a2b      	ldr	r2, [pc, #172]	; (8005c94 <ADC_Enable+0x104>)
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d004      	beq.n	8005bf6 <ADC_Enable+0x66>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	4a29      	ldr	r2, [pc, #164]	; (8005c98 <ADC_Enable+0x108>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d101      	bne.n	8005bfa <ADC_Enable+0x6a>
 8005bf6:	4b29      	ldr	r3, [pc, #164]	; (8005c9c <ADC_Enable+0x10c>)
 8005bf8:	e000      	b.n	8005bfc <ADC_Enable+0x6c>
 8005bfa:	4b29      	ldr	r3, [pc, #164]	; (8005ca0 <ADC_Enable+0x110>)
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	f7fe fcbb 	bl	8004578 <LL_ADC_GetMultimode>
 8005c02:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	4a23      	ldr	r2, [pc, #140]	; (8005c98 <ADC_Enable+0x108>)
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d002      	beq.n	8005c14 <ADC_Enable+0x84>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	e000      	b.n	8005c16 <ADC_Enable+0x86>
 8005c14:	4b1f      	ldr	r3, [pc, #124]	; (8005c94 <ADC_Enable+0x104>)
 8005c16:	687a      	ldr	r2, [r7, #4]
 8005c18:	6812      	ldr	r2, [r2, #0]
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d02c      	beq.n	8005c78 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005c1e:	68bb      	ldr	r3, [r7, #8]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d130      	bne.n	8005c86 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005c24:	e028      	b.n	8005c78 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	f7fe fd36 	bl	800469c <LL_ADC_IsEnabled>
 8005c30:	4603      	mov	r3, r0
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d104      	bne.n	8005c40 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	f7fe fd06 	bl	800464c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005c40:	f7fe fa84 	bl	800414c <HAL_GetTick>
 8005c44:	4602      	mov	r2, r0
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	1ad3      	subs	r3, r2, r3
 8005c4a:	2b02      	cmp	r3, #2
 8005c4c:	d914      	bls.n	8005c78 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f003 0301 	and.w	r3, r3, #1
 8005c58:	2b01      	cmp	r3, #1
 8005c5a:	d00d      	beq.n	8005c78 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c60:	f043 0210 	orr.w	r2, r3, #16
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	661a      	str	r2, [r3, #96]	; 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005c6c:	f043 0201 	orr.w	r2, r3, #1
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	665a      	str	r2, [r3, #100]	; 0x64

            return HAL_ERROR;
 8005c74:	2301      	movs	r3, #1
 8005c76:	e007      	b.n	8005c88 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f003 0301 	and.w	r3, r3, #1
 8005c82:	2b01      	cmp	r3, #1
 8005c84:	d1cf      	bne.n	8005c26 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005c86:	2300      	movs	r3, #0
}
 8005c88:	4618      	mov	r0, r3
 8005c8a:	3710      	adds	r7, #16
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	bd80      	pop	{r7, pc}
 8005c90:	8000003f 	.word	0x8000003f
 8005c94:	40022000 	.word	0x40022000
 8005c98:	40022100 	.word	0x40022100
 8005c9c:	40022300 	.word	0x40022300
 8005ca0:	58026300 	.word	0x58026300

08005ca4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b084      	sub	sp, #16
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	f7fe fd06 	bl	80046c2 <LL_ADC_IsDisableOngoing>
 8005cb6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	f7fe fced 	bl	800469c <LL_ADC_IsEnabled>
 8005cc2:	4603      	mov	r3, r0
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d047      	beq.n	8005d58 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d144      	bne.n	8005d58 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	689b      	ldr	r3, [r3, #8]
 8005cd4:	f003 030d 	and.w	r3, r3, #13
 8005cd8:	2b01      	cmp	r3, #1
 8005cda:	d10c      	bne.n	8005cf6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	f7fe fcc7 	bl	8004674 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	2203      	movs	r2, #3
 8005cec:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005cee:	f7fe fa2d 	bl	800414c <HAL_GetTick>
 8005cf2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005cf4:	e029      	b.n	8005d4a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005cfa:	f043 0210 	orr.w	r2, r3, #16
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	661a      	str	r2, [r3, #96]	; 0x60
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005d06:	f043 0201 	orr.w	r2, r3, #1
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	665a      	str	r2, [r3, #100]	; 0x64
      return HAL_ERROR;
 8005d0e:	2301      	movs	r3, #1
 8005d10:	e023      	b.n	8005d5a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005d12:	f7fe fa1b 	bl	800414c <HAL_GetTick>
 8005d16:	4602      	mov	r2, r0
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	1ad3      	subs	r3, r2, r3
 8005d1c:	2b02      	cmp	r3, #2
 8005d1e:	d914      	bls.n	8005d4a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	689b      	ldr	r3, [r3, #8]
 8005d26:	f003 0301 	and.w	r3, r3, #1
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d00d      	beq.n	8005d4a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d32:	f043 0210 	orr.w	r2, r3, #16
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	661a      	str	r2, [r3, #96]	; 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005d3e:	f043 0201 	orr.w	r2, r3, #1
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	665a      	str	r2, [r3, #100]	; 0x64

          return HAL_ERROR;
 8005d46:	2301      	movs	r3, #1
 8005d48:	e007      	b.n	8005d5a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	689b      	ldr	r3, [r3, #8]
 8005d50:	f003 0301 	and.w	r3, r3, #1
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d1dc      	bne.n	8005d12 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005d58:	2300      	movs	r3, #0
}
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	3710      	adds	r7, #16
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	bd80      	pop	{r7, pc}
	...

08005d64 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b084      	sub	sp, #16
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	4a6c      	ldr	r2, [pc, #432]	; (8005f24 <ADC_ConfigureBoostMode+0x1c0>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d004      	beq.n	8005d80 <ADC_ConfigureBoostMode+0x1c>
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	4a6b      	ldr	r2, [pc, #428]	; (8005f28 <ADC_ConfigureBoostMode+0x1c4>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d109      	bne.n	8005d94 <ADC_ConfigureBoostMode+0x30>
 8005d80:	4b6a      	ldr	r3, [pc, #424]	; (8005f2c <ADC_ConfigureBoostMode+0x1c8>)
 8005d82:	689b      	ldr	r3, [r3, #8]
 8005d84:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	bf14      	ite	ne
 8005d8c:	2301      	movne	r3, #1
 8005d8e:	2300      	moveq	r3, #0
 8005d90:	b2db      	uxtb	r3, r3
 8005d92:	e008      	b.n	8005da6 <ADC_ConfigureBoostMode+0x42>
 8005d94:	4b66      	ldr	r3, [pc, #408]	; (8005f30 <ADC_ConfigureBoostMode+0x1cc>)
 8005d96:	689b      	ldr	r3, [r3, #8]
 8005d98:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	bf14      	ite	ne
 8005da0:	2301      	movne	r3, #1
 8005da2:	2300      	moveq	r3, #0
 8005da4:	b2db      	uxtb	r3, r3
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d01c      	beq.n	8005de4 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8005daa:	f005 fcab 	bl	800b704 <HAL_RCC_GetHCLKFreq>
 8005dae:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	685b      	ldr	r3, [r3, #4]
 8005db4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005db8:	d010      	beq.n	8005ddc <ADC_ConfigureBoostMode+0x78>
 8005dba:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005dbe:	d873      	bhi.n	8005ea8 <ADC_ConfigureBoostMode+0x144>
 8005dc0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005dc4:	d002      	beq.n	8005dcc <ADC_ConfigureBoostMode+0x68>
 8005dc6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005dca:	d16d      	bne.n	8005ea8 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	685b      	ldr	r3, [r3, #4]
 8005dd0:	0c1b      	lsrs	r3, r3, #16
 8005dd2:	68fa      	ldr	r2, [r7, #12]
 8005dd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dd8:	60fb      	str	r3, [r7, #12]
        break;
 8005dda:	e068      	b.n	8005eae <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	089b      	lsrs	r3, r3, #2
 8005de0:	60fb      	str	r3, [r7, #12]
        break;
 8005de2:	e064      	b.n	8005eae <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8005de4:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8005de8:	f04f 0100 	mov.w	r1, #0
 8005dec:	f006 fe86 	bl	800cafc <HAL_RCCEx_GetPeriphCLKFreq>
 8005df0:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	685b      	ldr	r3, [r3, #4]
 8005df6:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8005dfa:	d051      	beq.n	8005ea0 <ADC_ConfigureBoostMode+0x13c>
 8005dfc:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8005e00:	d854      	bhi.n	8005eac <ADC_ConfigureBoostMode+0x148>
 8005e02:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8005e06:	d047      	beq.n	8005e98 <ADC_ConfigureBoostMode+0x134>
 8005e08:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8005e0c:	d84e      	bhi.n	8005eac <ADC_ConfigureBoostMode+0x148>
 8005e0e:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8005e12:	d03d      	beq.n	8005e90 <ADC_ConfigureBoostMode+0x12c>
 8005e14:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8005e18:	d848      	bhi.n	8005eac <ADC_ConfigureBoostMode+0x148>
 8005e1a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005e1e:	d033      	beq.n	8005e88 <ADC_ConfigureBoostMode+0x124>
 8005e20:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005e24:	d842      	bhi.n	8005eac <ADC_ConfigureBoostMode+0x148>
 8005e26:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8005e2a:	d029      	beq.n	8005e80 <ADC_ConfigureBoostMode+0x11c>
 8005e2c:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8005e30:	d83c      	bhi.n	8005eac <ADC_ConfigureBoostMode+0x148>
 8005e32:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8005e36:	d01a      	beq.n	8005e6e <ADC_ConfigureBoostMode+0x10a>
 8005e38:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8005e3c:	d836      	bhi.n	8005eac <ADC_ConfigureBoostMode+0x148>
 8005e3e:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8005e42:	d014      	beq.n	8005e6e <ADC_ConfigureBoostMode+0x10a>
 8005e44:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8005e48:	d830      	bhi.n	8005eac <ADC_ConfigureBoostMode+0x148>
 8005e4a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005e4e:	d00e      	beq.n	8005e6e <ADC_ConfigureBoostMode+0x10a>
 8005e50:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005e54:	d82a      	bhi.n	8005eac <ADC_ConfigureBoostMode+0x148>
 8005e56:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005e5a:	d008      	beq.n	8005e6e <ADC_ConfigureBoostMode+0x10a>
 8005e5c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005e60:	d824      	bhi.n	8005eac <ADC_ConfigureBoostMode+0x148>
 8005e62:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005e66:	d002      	beq.n	8005e6e <ADC_ConfigureBoostMode+0x10a>
 8005e68:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005e6c:	d11e      	bne.n	8005eac <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	0c9b      	lsrs	r3, r3, #18
 8005e74:	005b      	lsls	r3, r3, #1
 8005e76:	68fa      	ldr	r2, [r7, #12]
 8005e78:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e7c:	60fb      	str	r3, [r7, #12]
        break;
 8005e7e:	e016      	b.n	8005eae <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	091b      	lsrs	r3, r3, #4
 8005e84:	60fb      	str	r3, [r7, #12]
        break;
 8005e86:	e012      	b.n	8005eae <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	095b      	lsrs	r3, r3, #5
 8005e8c:	60fb      	str	r3, [r7, #12]
        break;
 8005e8e:	e00e      	b.n	8005eae <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	099b      	lsrs	r3, r3, #6
 8005e94:	60fb      	str	r3, [r7, #12]
        break;
 8005e96:	e00a      	b.n	8005eae <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	09db      	lsrs	r3, r3, #7
 8005e9c:	60fb      	str	r3, [r7, #12]
        break;
 8005e9e:	e006      	b.n	8005eae <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	0a1b      	lsrs	r3, r3, #8
 8005ea4:	60fb      	str	r3, [r7, #12]
        break;
 8005ea6:	e002      	b.n	8005eae <ADC_ConfigureBoostMode+0x14a>
        break;
 8005ea8:	bf00      	nop
 8005eaa:	e000      	b.n	8005eae <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8005eac:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	085b      	lsrs	r3, r3, #1
 8005eb2:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	4a1f      	ldr	r2, [pc, #124]	; (8005f34 <ADC_ConfigureBoostMode+0x1d0>)
 8005eb8:	4293      	cmp	r3, r2
 8005eba:	d808      	bhi.n	8005ece <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	689a      	ldr	r2, [r3, #8]
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005eca:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8005ecc:	e025      	b.n	8005f1a <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	4a19      	ldr	r2, [pc, #100]	; (8005f38 <ADC_ConfigureBoostMode+0x1d4>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d80a      	bhi.n	8005eec <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	689b      	ldr	r3, [r3, #8]
 8005edc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005ee8:	609a      	str	r2, [r3, #8]
}
 8005eea:	e016      	b.n	8005f1a <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	4a13      	ldr	r2, [pc, #76]	; (8005f3c <ADC_ConfigureBoostMode+0x1d8>)
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d80a      	bhi.n	8005f0a <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	689b      	ldr	r3, [r3, #8]
 8005efa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f06:	609a      	str	r2, [r3, #8]
}
 8005f08:	e007      	b.n	8005f1a <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	689a      	ldr	r2, [r3, #8]
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8005f18:	609a      	str	r2, [r3, #8]
}
 8005f1a:	bf00      	nop
 8005f1c:	3710      	adds	r7, #16
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bd80      	pop	{r7, pc}
 8005f22:	bf00      	nop
 8005f24:	40022000 	.word	0x40022000
 8005f28:	40022100 	.word	0x40022100
 8005f2c:	40022300 	.word	0x40022300
 8005f30:	58026300 	.word	0x58026300
 8005f34:	005f5e10 	.word	0x005f5e10
 8005f38:	00bebc20 	.word	0x00bebc20
 8005f3c:	017d7840 	.word	0x017d7840

08005f40 <LL_ADC_IsEnabled>:
{
 8005f40:	b480      	push	{r7}
 8005f42:	b083      	sub	sp, #12
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	689b      	ldr	r3, [r3, #8]
 8005f4c:	f003 0301 	and.w	r3, r3, #1
 8005f50:	2b01      	cmp	r3, #1
 8005f52:	d101      	bne.n	8005f58 <LL_ADC_IsEnabled+0x18>
 8005f54:	2301      	movs	r3, #1
 8005f56:	e000      	b.n	8005f5a <LL_ADC_IsEnabled+0x1a>
 8005f58:	2300      	movs	r3, #0
}
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	370c      	adds	r7, #12
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f64:	4770      	bx	lr

08005f66 <LL_ADC_REG_IsConversionOngoing>:
{
 8005f66:	b480      	push	{r7}
 8005f68:	b083      	sub	sp, #12
 8005f6a:	af00      	add	r7, sp, #0
 8005f6c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	689b      	ldr	r3, [r3, #8]
 8005f72:	f003 0304 	and.w	r3, r3, #4
 8005f76:	2b04      	cmp	r3, #4
 8005f78:	d101      	bne.n	8005f7e <LL_ADC_REG_IsConversionOngoing+0x18>
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	e000      	b.n	8005f80 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005f7e:	2300      	movs	r3, #0
}
 8005f80:	4618      	mov	r0, r3
 8005f82:	370c      	adds	r7, #12
 8005f84:	46bd      	mov	sp, r7
 8005f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8a:	4770      	bx	lr

08005f8c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8005f8c:	b590      	push	{r4, r7, lr}
 8005f8e:	b0a3      	sub	sp, #140	; 0x8c
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
 8005f94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005f96:	2300      	movs	r3, #0
 8005f98:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005fa2:	2b01      	cmp	r3, #1
 8005fa4:	d101      	bne.n	8005faa <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005fa6:	2302      	movs	r3, #2
 8005fa8:	e0c1      	b.n	800612e <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2201      	movs	r2, #1
 8005fae:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	66fb      	str	r3, [r7, #108]	; 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	673b      	str	r3, [r7, #112]	; 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4a5e      	ldr	r2, [pc, #376]	; (8006138 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d102      	bne.n	8005fca <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005fc4:	4b5d      	ldr	r3, [pc, #372]	; (800613c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8005fc6:	60fb      	str	r3, [r7, #12]
 8005fc8:	e001      	b.n	8005fce <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8005fca:	2300      	movs	r3, #0
 8005fcc:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d10b      	bne.n	8005fec <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005fd8:	f043 0220 	orr.w	r2, r3, #32
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	661a      	str	r2, [r3, #96]	; 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    return HAL_ERROR;
 8005fe8:	2301      	movs	r3, #1
 8005fea:	e0a0      	b.n	800612e <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	4618      	mov	r0, r3
 8005ff0:	f7ff ffb9 	bl	8005f66 <LL_ADC_REG_IsConversionOngoing>
 8005ff4:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	f7ff ffb2 	bl	8005f66 <LL_ADC_REG_IsConversionOngoing>
 8006002:	4603      	mov	r3, r0
 8006004:	2b00      	cmp	r3, #0
 8006006:	f040 8081 	bne.w	800610c <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800600a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800600e:	2b00      	cmp	r3, #0
 8006010:	d17c      	bne.n	800610c <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	4a48      	ldr	r2, [pc, #288]	; (8006138 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d004      	beq.n	8006026 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4a46      	ldr	r2, [pc, #280]	; (800613c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d101      	bne.n	800602a <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8006026:	4b46      	ldr	r3, [pc, #280]	; (8006140 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8006028:	e000      	b.n	800602c <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 800602a:	4b46      	ldr	r3, [pc, #280]	; (8006144 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 800602c:	67fb      	str	r3, [r7, #124]	; 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d039      	beq.n	80060aa <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8006036:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006038:	689b      	ldr	r3, [r3, #8]
 800603a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	431a      	orrs	r2, r3
 8006044:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006046:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	4a3a      	ldr	r2, [pc, #232]	; (8006138 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d004      	beq.n	800605c <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	4a39      	ldr	r2, [pc, #228]	; (800613c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8006058:	4293      	cmp	r3, r2
 800605a:	d10e      	bne.n	800607a <HAL_ADCEx_MultiModeConfigChannel+0xee>
 800605c:	4836      	ldr	r0, [pc, #216]	; (8006138 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800605e:	f7ff ff6f 	bl	8005f40 <LL_ADC_IsEnabled>
 8006062:	4604      	mov	r4, r0
 8006064:	4835      	ldr	r0, [pc, #212]	; (800613c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8006066:	f7ff ff6b 	bl	8005f40 <LL_ADC_IsEnabled>
 800606a:	4603      	mov	r3, r0
 800606c:	4323      	orrs	r3, r4
 800606e:	2b00      	cmp	r3, #0
 8006070:	bf0c      	ite	eq
 8006072:	2301      	moveq	r3, #1
 8006074:	2300      	movne	r3, #0
 8006076:	b2db      	uxtb	r3, r3
 8006078:	e008      	b.n	800608c <HAL_ADCEx_MultiModeConfigChannel+0x100>
 800607a:	4833      	ldr	r0, [pc, #204]	; (8006148 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 800607c:	f7ff ff60 	bl	8005f40 <LL_ADC_IsEnabled>
 8006080:	4603      	mov	r3, r0
 8006082:	2b00      	cmp	r3, #0
 8006084:	bf0c      	ite	eq
 8006086:	2301      	moveq	r3, #1
 8006088:	2300      	movne	r3, #0
 800608a:	b2db      	uxtb	r3, r3
 800608c:	2b00      	cmp	r3, #0
 800608e:	d047      	beq.n	8006120 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8006090:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006092:	689a      	ldr	r2, [r3, #8]
 8006094:	4b2d      	ldr	r3, [pc, #180]	; (800614c <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8006096:	4013      	ands	r3, r2
 8006098:	683a      	ldr	r2, [r7, #0]
 800609a:	6811      	ldr	r1, [r2, #0]
 800609c:	683a      	ldr	r2, [r7, #0]
 800609e:	6892      	ldr	r2, [r2, #8]
 80060a0:	430a      	orrs	r2, r1
 80060a2:	431a      	orrs	r2, r3
 80060a4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80060a6:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80060a8:	e03a      	b.n	8006120 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80060aa:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80060ac:	689b      	ldr	r3, [r3, #8]
 80060ae:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80060b2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80060b4:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	4a1f      	ldr	r2, [pc, #124]	; (8006138 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80060bc:	4293      	cmp	r3, r2
 80060be:	d004      	beq.n	80060ca <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	4a1d      	ldr	r2, [pc, #116]	; (800613c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d10e      	bne.n	80060e8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 80060ca:	481b      	ldr	r0, [pc, #108]	; (8006138 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80060cc:	f7ff ff38 	bl	8005f40 <LL_ADC_IsEnabled>
 80060d0:	4604      	mov	r4, r0
 80060d2:	481a      	ldr	r0, [pc, #104]	; (800613c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80060d4:	f7ff ff34 	bl	8005f40 <LL_ADC_IsEnabled>
 80060d8:	4603      	mov	r3, r0
 80060da:	4323      	orrs	r3, r4
 80060dc:	2b00      	cmp	r3, #0
 80060de:	bf0c      	ite	eq
 80060e0:	2301      	moveq	r3, #1
 80060e2:	2300      	movne	r3, #0
 80060e4:	b2db      	uxtb	r3, r3
 80060e6:	e008      	b.n	80060fa <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 80060e8:	4817      	ldr	r0, [pc, #92]	; (8006148 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 80060ea:	f7ff ff29 	bl	8005f40 <LL_ADC_IsEnabled>
 80060ee:	4603      	mov	r3, r0
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	bf0c      	ite	eq
 80060f4:	2301      	moveq	r3, #1
 80060f6:	2300      	movne	r3, #0
 80060f8:	b2db      	uxtb	r3, r3
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d010      	beq.n	8006120 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80060fe:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006100:	689a      	ldr	r2, [r3, #8]
 8006102:	4b12      	ldr	r3, [pc, #72]	; (800614c <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8006104:	4013      	ands	r3, r2
 8006106:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8006108:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800610a:	e009      	b.n	8006120 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006110:	f043 0220 	orr.w	r2, r3, #32
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8006118:	2301      	movs	r3, #1
 800611a:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 800611e:	e000      	b.n	8006122 <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006120:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2200      	movs	r2, #0
 8006126:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return tmp_hal_status;
 800612a:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
}
 800612e:	4618      	mov	r0, r3
 8006130:	378c      	adds	r7, #140	; 0x8c
 8006132:	46bd      	mov	sp, r7
 8006134:	bd90      	pop	{r4, r7, pc}
 8006136:	bf00      	nop
 8006138:	40022000 	.word	0x40022000
 800613c:	40022100 	.word	0x40022100
 8006140:	40022300 	.word	0x40022300
 8006144:	58026300 	.word	0x58026300
 8006148:	58026000 	.word	0x58026000
 800614c:	fffff0e0 	.word	0xfffff0e0

08006150 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006150:	b480      	push	{r7}
 8006152:	b085      	sub	sp, #20
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	f003 0307 	and.w	r3, r3, #7
 800615e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006160:	4b0b      	ldr	r3, [pc, #44]	; (8006190 <__NVIC_SetPriorityGrouping+0x40>)
 8006162:	68db      	ldr	r3, [r3, #12]
 8006164:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006166:	68ba      	ldr	r2, [r7, #8]
 8006168:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800616c:	4013      	ands	r3, r2
 800616e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006174:	68bb      	ldr	r3, [r7, #8]
 8006176:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8006178:	4b06      	ldr	r3, [pc, #24]	; (8006194 <__NVIC_SetPriorityGrouping+0x44>)
 800617a:	4313      	orrs	r3, r2
 800617c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800617e:	4a04      	ldr	r2, [pc, #16]	; (8006190 <__NVIC_SetPriorityGrouping+0x40>)
 8006180:	68bb      	ldr	r3, [r7, #8]
 8006182:	60d3      	str	r3, [r2, #12]
}
 8006184:	bf00      	nop
 8006186:	3714      	adds	r7, #20
 8006188:	46bd      	mov	sp, r7
 800618a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618e:	4770      	bx	lr
 8006190:	e000ed00 	.word	0xe000ed00
 8006194:	05fa0000 	.word	0x05fa0000

08006198 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006198:	b480      	push	{r7}
 800619a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800619c:	4b04      	ldr	r3, [pc, #16]	; (80061b0 <__NVIC_GetPriorityGrouping+0x18>)
 800619e:	68db      	ldr	r3, [r3, #12]
 80061a0:	0a1b      	lsrs	r3, r3, #8
 80061a2:	f003 0307 	and.w	r3, r3, #7
}
 80061a6:	4618      	mov	r0, r3
 80061a8:	46bd      	mov	sp, r7
 80061aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ae:	4770      	bx	lr
 80061b0:	e000ed00 	.word	0xe000ed00

080061b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b083      	sub	sp, #12
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	4603      	mov	r3, r0
 80061bc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80061be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	db0b      	blt.n	80061de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80061c6:	88fb      	ldrh	r3, [r7, #6]
 80061c8:	f003 021f 	and.w	r2, r3, #31
 80061cc:	4907      	ldr	r1, [pc, #28]	; (80061ec <__NVIC_EnableIRQ+0x38>)
 80061ce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80061d2:	095b      	lsrs	r3, r3, #5
 80061d4:	2001      	movs	r0, #1
 80061d6:	fa00 f202 	lsl.w	r2, r0, r2
 80061da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80061de:	bf00      	nop
 80061e0:	370c      	adds	r7, #12
 80061e2:	46bd      	mov	sp, r7
 80061e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e8:	4770      	bx	lr
 80061ea:	bf00      	nop
 80061ec:	e000e100 	.word	0xe000e100

080061f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80061f0:	b480      	push	{r7}
 80061f2:	b083      	sub	sp, #12
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	4603      	mov	r3, r0
 80061f8:	6039      	str	r1, [r7, #0]
 80061fa:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80061fc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006200:	2b00      	cmp	r3, #0
 8006202:	db0a      	blt.n	800621a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	b2da      	uxtb	r2, r3
 8006208:	490c      	ldr	r1, [pc, #48]	; (800623c <__NVIC_SetPriority+0x4c>)
 800620a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800620e:	0112      	lsls	r2, r2, #4
 8006210:	b2d2      	uxtb	r2, r2
 8006212:	440b      	add	r3, r1
 8006214:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006218:	e00a      	b.n	8006230 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	b2da      	uxtb	r2, r3
 800621e:	4908      	ldr	r1, [pc, #32]	; (8006240 <__NVIC_SetPriority+0x50>)
 8006220:	88fb      	ldrh	r3, [r7, #6]
 8006222:	f003 030f 	and.w	r3, r3, #15
 8006226:	3b04      	subs	r3, #4
 8006228:	0112      	lsls	r2, r2, #4
 800622a:	b2d2      	uxtb	r2, r2
 800622c:	440b      	add	r3, r1
 800622e:	761a      	strb	r2, [r3, #24]
}
 8006230:	bf00      	nop
 8006232:	370c      	adds	r7, #12
 8006234:	46bd      	mov	sp, r7
 8006236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623a:	4770      	bx	lr
 800623c:	e000e100 	.word	0xe000e100
 8006240:	e000ed00 	.word	0xe000ed00

08006244 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006244:	b480      	push	{r7}
 8006246:	b089      	sub	sp, #36	; 0x24
 8006248:	af00      	add	r7, sp, #0
 800624a:	60f8      	str	r0, [r7, #12]
 800624c:	60b9      	str	r1, [r7, #8]
 800624e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	f003 0307 	and.w	r3, r3, #7
 8006256:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006258:	69fb      	ldr	r3, [r7, #28]
 800625a:	f1c3 0307 	rsb	r3, r3, #7
 800625e:	2b04      	cmp	r3, #4
 8006260:	bf28      	it	cs
 8006262:	2304      	movcs	r3, #4
 8006264:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006266:	69fb      	ldr	r3, [r7, #28]
 8006268:	3304      	adds	r3, #4
 800626a:	2b06      	cmp	r3, #6
 800626c:	d902      	bls.n	8006274 <NVIC_EncodePriority+0x30>
 800626e:	69fb      	ldr	r3, [r7, #28]
 8006270:	3b03      	subs	r3, #3
 8006272:	e000      	b.n	8006276 <NVIC_EncodePriority+0x32>
 8006274:	2300      	movs	r3, #0
 8006276:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006278:	f04f 32ff 	mov.w	r2, #4294967295
 800627c:	69bb      	ldr	r3, [r7, #24]
 800627e:	fa02 f303 	lsl.w	r3, r2, r3
 8006282:	43da      	mvns	r2, r3
 8006284:	68bb      	ldr	r3, [r7, #8]
 8006286:	401a      	ands	r2, r3
 8006288:	697b      	ldr	r3, [r7, #20]
 800628a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800628c:	f04f 31ff 	mov.w	r1, #4294967295
 8006290:	697b      	ldr	r3, [r7, #20]
 8006292:	fa01 f303 	lsl.w	r3, r1, r3
 8006296:	43d9      	mvns	r1, r3
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800629c:	4313      	orrs	r3, r2
         );
}
 800629e:	4618      	mov	r0, r3
 80062a0:	3724      	adds	r7, #36	; 0x24
 80062a2:	46bd      	mov	sp, r7
 80062a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a8:	4770      	bx	lr
	...

080062ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b082      	sub	sp, #8
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	3b01      	subs	r3, #1
 80062b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80062bc:	d301      	bcc.n	80062c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80062be:	2301      	movs	r3, #1
 80062c0:	e00f      	b.n	80062e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80062c2:	4a0a      	ldr	r2, [pc, #40]	; (80062ec <SysTick_Config+0x40>)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	3b01      	subs	r3, #1
 80062c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80062ca:	210f      	movs	r1, #15
 80062cc:	f04f 30ff 	mov.w	r0, #4294967295
 80062d0:	f7ff ff8e 	bl	80061f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80062d4:	4b05      	ldr	r3, [pc, #20]	; (80062ec <SysTick_Config+0x40>)
 80062d6:	2200      	movs	r2, #0
 80062d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80062da:	4b04      	ldr	r3, [pc, #16]	; (80062ec <SysTick_Config+0x40>)
 80062dc:	2207      	movs	r2, #7
 80062de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80062e0:	2300      	movs	r3, #0
}
 80062e2:	4618      	mov	r0, r3
 80062e4:	3708      	adds	r7, #8
 80062e6:	46bd      	mov	sp, r7
 80062e8:	bd80      	pop	{r7, pc}
 80062ea:	bf00      	nop
 80062ec:	e000e010 	.word	0xe000e010

080062f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b082      	sub	sp, #8
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80062f8:	6878      	ldr	r0, [r7, #4]
 80062fa:	f7ff ff29 	bl	8006150 <__NVIC_SetPriorityGrouping>
}
 80062fe:	bf00      	nop
 8006300:	3708      	adds	r7, #8
 8006302:	46bd      	mov	sp, r7
 8006304:	bd80      	pop	{r7, pc}

08006306 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006306:	b580      	push	{r7, lr}
 8006308:	b086      	sub	sp, #24
 800630a:	af00      	add	r7, sp, #0
 800630c:	4603      	mov	r3, r0
 800630e:	60b9      	str	r1, [r7, #8]
 8006310:	607a      	str	r2, [r7, #4]
 8006312:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006314:	f7ff ff40 	bl	8006198 <__NVIC_GetPriorityGrouping>
 8006318:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800631a:	687a      	ldr	r2, [r7, #4]
 800631c:	68b9      	ldr	r1, [r7, #8]
 800631e:	6978      	ldr	r0, [r7, #20]
 8006320:	f7ff ff90 	bl	8006244 <NVIC_EncodePriority>
 8006324:	4602      	mov	r2, r0
 8006326:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800632a:	4611      	mov	r1, r2
 800632c:	4618      	mov	r0, r3
 800632e:	f7ff ff5f 	bl	80061f0 <__NVIC_SetPriority>
}
 8006332:	bf00      	nop
 8006334:	3718      	adds	r7, #24
 8006336:	46bd      	mov	sp, r7
 8006338:	bd80      	pop	{r7, pc}

0800633a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800633a:	b580      	push	{r7, lr}
 800633c:	b082      	sub	sp, #8
 800633e:	af00      	add	r7, sp, #0
 8006340:	4603      	mov	r3, r0
 8006342:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006344:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006348:	4618      	mov	r0, r3
 800634a:	f7ff ff33 	bl	80061b4 <__NVIC_EnableIRQ>
}
 800634e:	bf00      	nop
 8006350:	3708      	adds	r7, #8
 8006352:	46bd      	mov	sp, r7
 8006354:	bd80      	pop	{r7, pc}

08006356 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006356:	b580      	push	{r7, lr}
 8006358:	b082      	sub	sp, #8
 800635a:	af00      	add	r7, sp, #0
 800635c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800635e:	6878      	ldr	r0, [r7, #4]
 8006360:	f7ff ffa4 	bl	80062ac <SysTick_Config>
 8006364:	4603      	mov	r3, r0
}
 8006366:	4618      	mov	r0, r3
 8006368:	3708      	adds	r7, #8
 800636a:	46bd      	mov	sp, r7
 800636c:	bd80      	pop	{r7, pc}
	...

08006370 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b086      	sub	sp, #24
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8006378:	f7fd fee8 	bl	800414c <HAL_GetTick>
 800637c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d101      	bne.n	8006388 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8006384:	2301      	movs	r3, #1
 8006386:	e312      	b.n	80069ae <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	4a66      	ldr	r2, [pc, #408]	; (8006528 <HAL_DMA_Init+0x1b8>)
 800638e:	4293      	cmp	r3, r2
 8006390:	d04a      	beq.n	8006428 <HAL_DMA_Init+0xb8>
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4a65      	ldr	r2, [pc, #404]	; (800652c <HAL_DMA_Init+0x1bc>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d045      	beq.n	8006428 <HAL_DMA_Init+0xb8>
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	4a63      	ldr	r2, [pc, #396]	; (8006530 <HAL_DMA_Init+0x1c0>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d040      	beq.n	8006428 <HAL_DMA_Init+0xb8>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	4a62      	ldr	r2, [pc, #392]	; (8006534 <HAL_DMA_Init+0x1c4>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d03b      	beq.n	8006428 <HAL_DMA_Init+0xb8>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	4a60      	ldr	r2, [pc, #384]	; (8006538 <HAL_DMA_Init+0x1c8>)
 80063b6:	4293      	cmp	r3, r2
 80063b8:	d036      	beq.n	8006428 <HAL_DMA_Init+0xb8>
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	4a5f      	ldr	r2, [pc, #380]	; (800653c <HAL_DMA_Init+0x1cc>)
 80063c0:	4293      	cmp	r3, r2
 80063c2:	d031      	beq.n	8006428 <HAL_DMA_Init+0xb8>
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	4a5d      	ldr	r2, [pc, #372]	; (8006540 <HAL_DMA_Init+0x1d0>)
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d02c      	beq.n	8006428 <HAL_DMA_Init+0xb8>
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	4a5c      	ldr	r2, [pc, #368]	; (8006544 <HAL_DMA_Init+0x1d4>)
 80063d4:	4293      	cmp	r3, r2
 80063d6:	d027      	beq.n	8006428 <HAL_DMA_Init+0xb8>
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	4a5a      	ldr	r2, [pc, #360]	; (8006548 <HAL_DMA_Init+0x1d8>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d022      	beq.n	8006428 <HAL_DMA_Init+0xb8>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4a59      	ldr	r2, [pc, #356]	; (800654c <HAL_DMA_Init+0x1dc>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d01d      	beq.n	8006428 <HAL_DMA_Init+0xb8>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	4a57      	ldr	r2, [pc, #348]	; (8006550 <HAL_DMA_Init+0x1e0>)
 80063f2:	4293      	cmp	r3, r2
 80063f4:	d018      	beq.n	8006428 <HAL_DMA_Init+0xb8>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	4a56      	ldr	r2, [pc, #344]	; (8006554 <HAL_DMA_Init+0x1e4>)
 80063fc:	4293      	cmp	r3, r2
 80063fe:	d013      	beq.n	8006428 <HAL_DMA_Init+0xb8>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	4a54      	ldr	r2, [pc, #336]	; (8006558 <HAL_DMA_Init+0x1e8>)
 8006406:	4293      	cmp	r3, r2
 8006408:	d00e      	beq.n	8006428 <HAL_DMA_Init+0xb8>
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	4a53      	ldr	r2, [pc, #332]	; (800655c <HAL_DMA_Init+0x1ec>)
 8006410:	4293      	cmp	r3, r2
 8006412:	d009      	beq.n	8006428 <HAL_DMA_Init+0xb8>
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	4a51      	ldr	r2, [pc, #324]	; (8006560 <HAL_DMA_Init+0x1f0>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d004      	beq.n	8006428 <HAL_DMA_Init+0xb8>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	4a50      	ldr	r2, [pc, #320]	; (8006564 <HAL_DMA_Init+0x1f4>)
 8006424:	4293      	cmp	r3, r2
 8006426:	d101      	bne.n	800642c <HAL_DMA_Init+0xbc>
 8006428:	2301      	movs	r3, #1
 800642a:	e000      	b.n	800642e <HAL_DMA_Init+0xbe>
 800642c:	2300      	movs	r3, #0
 800642e:	2b00      	cmp	r3, #0
 8006430:	f000 813c 	beq.w	80066ac <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2202      	movs	r2, #2
 8006438:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2200      	movs	r2, #0
 8006440:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	4a37      	ldr	r2, [pc, #220]	; (8006528 <HAL_DMA_Init+0x1b8>)
 800644a:	4293      	cmp	r3, r2
 800644c:	d04a      	beq.n	80064e4 <HAL_DMA_Init+0x174>
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	4a36      	ldr	r2, [pc, #216]	; (800652c <HAL_DMA_Init+0x1bc>)
 8006454:	4293      	cmp	r3, r2
 8006456:	d045      	beq.n	80064e4 <HAL_DMA_Init+0x174>
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	4a34      	ldr	r2, [pc, #208]	; (8006530 <HAL_DMA_Init+0x1c0>)
 800645e:	4293      	cmp	r3, r2
 8006460:	d040      	beq.n	80064e4 <HAL_DMA_Init+0x174>
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	4a33      	ldr	r2, [pc, #204]	; (8006534 <HAL_DMA_Init+0x1c4>)
 8006468:	4293      	cmp	r3, r2
 800646a:	d03b      	beq.n	80064e4 <HAL_DMA_Init+0x174>
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4a31      	ldr	r2, [pc, #196]	; (8006538 <HAL_DMA_Init+0x1c8>)
 8006472:	4293      	cmp	r3, r2
 8006474:	d036      	beq.n	80064e4 <HAL_DMA_Init+0x174>
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	4a30      	ldr	r2, [pc, #192]	; (800653c <HAL_DMA_Init+0x1cc>)
 800647c:	4293      	cmp	r3, r2
 800647e:	d031      	beq.n	80064e4 <HAL_DMA_Init+0x174>
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	4a2e      	ldr	r2, [pc, #184]	; (8006540 <HAL_DMA_Init+0x1d0>)
 8006486:	4293      	cmp	r3, r2
 8006488:	d02c      	beq.n	80064e4 <HAL_DMA_Init+0x174>
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	4a2d      	ldr	r2, [pc, #180]	; (8006544 <HAL_DMA_Init+0x1d4>)
 8006490:	4293      	cmp	r3, r2
 8006492:	d027      	beq.n	80064e4 <HAL_DMA_Init+0x174>
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	4a2b      	ldr	r2, [pc, #172]	; (8006548 <HAL_DMA_Init+0x1d8>)
 800649a:	4293      	cmp	r3, r2
 800649c:	d022      	beq.n	80064e4 <HAL_DMA_Init+0x174>
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	4a2a      	ldr	r2, [pc, #168]	; (800654c <HAL_DMA_Init+0x1dc>)
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d01d      	beq.n	80064e4 <HAL_DMA_Init+0x174>
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	4a28      	ldr	r2, [pc, #160]	; (8006550 <HAL_DMA_Init+0x1e0>)
 80064ae:	4293      	cmp	r3, r2
 80064b0:	d018      	beq.n	80064e4 <HAL_DMA_Init+0x174>
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	4a27      	ldr	r2, [pc, #156]	; (8006554 <HAL_DMA_Init+0x1e4>)
 80064b8:	4293      	cmp	r3, r2
 80064ba:	d013      	beq.n	80064e4 <HAL_DMA_Init+0x174>
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	4a25      	ldr	r2, [pc, #148]	; (8006558 <HAL_DMA_Init+0x1e8>)
 80064c2:	4293      	cmp	r3, r2
 80064c4:	d00e      	beq.n	80064e4 <HAL_DMA_Init+0x174>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	4a24      	ldr	r2, [pc, #144]	; (800655c <HAL_DMA_Init+0x1ec>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d009      	beq.n	80064e4 <HAL_DMA_Init+0x174>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	4a22      	ldr	r2, [pc, #136]	; (8006560 <HAL_DMA_Init+0x1f0>)
 80064d6:	4293      	cmp	r3, r2
 80064d8:	d004      	beq.n	80064e4 <HAL_DMA_Init+0x174>
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	4a21      	ldr	r2, [pc, #132]	; (8006564 <HAL_DMA_Init+0x1f4>)
 80064e0:	4293      	cmp	r3, r2
 80064e2:	d108      	bne.n	80064f6 <HAL_DMA_Init+0x186>
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	681a      	ldr	r2, [r3, #0]
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f022 0201 	bic.w	r2, r2, #1
 80064f2:	601a      	str	r2, [r3, #0]
 80064f4:	e007      	b.n	8006506 <HAL_DMA_Init+0x196>
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	681a      	ldr	r2, [r3, #0]
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f022 0201 	bic.w	r2, r2, #1
 8006504:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006506:	e02f      	b.n	8006568 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006508:	f7fd fe20 	bl	800414c <HAL_GetTick>
 800650c:	4602      	mov	r2, r0
 800650e:	693b      	ldr	r3, [r7, #16]
 8006510:	1ad3      	subs	r3, r2, r3
 8006512:	2b05      	cmp	r3, #5
 8006514:	d928      	bls.n	8006568 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2220      	movs	r2, #32
 800651a:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2203      	movs	r2, #3
 8006520:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8006524:	2301      	movs	r3, #1
 8006526:	e242      	b.n	80069ae <HAL_DMA_Init+0x63e>
 8006528:	40020010 	.word	0x40020010
 800652c:	40020028 	.word	0x40020028
 8006530:	40020040 	.word	0x40020040
 8006534:	40020058 	.word	0x40020058
 8006538:	40020070 	.word	0x40020070
 800653c:	40020088 	.word	0x40020088
 8006540:	400200a0 	.word	0x400200a0
 8006544:	400200b8 	.word	0x400200b8
 8006548:	40020410 	.word	0x40020410
 800654c:	40020428 	.word	0x40020428
 8006550:	40020440 	.word	0x40020440
 8006554:	40020458 	.word	0x40020458
 8006558:	40020470 	.word	0x40020470
 800655c:	40020488 	.word	0x40020488
 8006560:	400204a0 	.word	0x400204a0
 8006564:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f003 0301 	and.w	r3, r3, #1
 8006572:	2b00      	cmp	r3, #0
 8006574:	d1c8      	bne.n	8006508 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800657e:	697a      	ldr	r2, [r7, #20]
 8006580:	4b83      	ldr	r3, [pc, #524]	; (8006790 <HAL_DMA_Init+0x420>)
 8006582:	4013      	ands	r3, r2
 8006584:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800658e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	691b      	ldr	r3, [r3, #16]
 8006594:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800659a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	699b      	ldr	r3, [r3, #24]
 80065a0:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80065a6:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6a1b      	ldr	r3, [r3, #32]
 80065ac:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80065ae:	697a      	ldr	r2, [r7, #20]
 80065b0:	4313      	orrs	r3, r2
 80065b2:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065b8:	2b04      	cmp	r3, #4
 80065ba:	d107      	bne.n	80065cc <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065c4:	4313      	orrs	r3, r2
 80065c6:	697a      	ldr	r2, [r7, #20]
 80065c8:	4313      	orrs	r3, r2
 80065ca:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	685b      	ldr	r3, [r3, #4]
 80065d0:	2b28      	cmp	r3, #40	; 0x28
 80065d2:	d903      	bls.n	80065dc <HAL_DMA_Init+0x26c>
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	685b      	ldr	r3, [r3, #4]
 80065d8:	2b2e      	cmp	r3, #46	; 0x2e
 80065da:	d91f      	bls.n	800661c <HAL_DMA_Init+0x2ac>
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	2b3e      	cmp	r3, #62	; 0x3e
 80065e2:	d903      	bls.n	80065ec <HAL_DMA_Init+0x27c>
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	685b      	ldr	r3, [r3, #4]
 80065e8:	2b42      	cmp	r3, #66	; 0x42
 80065ea:	d917      	bls.n	800661c <HAL_DMA_Init+0x2ac>
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	685b      	ldr	r3, [r3, #4]
 80065f0:	2b46      	cmp	r3, #70	; 0x46
 80065f2:	d903      	bls.n	80065fc <HAL_DMA_Init+0x28c>
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	685b      	ldr	r3, [r3, #4]
 80065f8:	2b48      	cmp	r3, #72	; 0x48
 80065fa:	d90f      	bls.n	800661c <HAL_DMA_Init+0x2ac>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	685b      	ldr	r3, [r3, #4]
 8006600:	2b4e      	cmp	r3, #78	; 0x4e
 8006602:	d903      	bls.n	800660c <HAL_DMA_Init+0x29c>
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	685b      	ldr	r3, [r3, #4]
 8006608:	2b52      	cmp	r3, #82	; 0x52
 800660a:	d907      	bls.n	800661c <HAL_DMA_Init+0x2ac>
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	685b      	ldr	r3, [r3, #4]
 8006610:	2b73      	cmp	r3, #115	; 0x73
 8006612:	d905      	bls.n	8006620 <HAL_DMA_Init+0x2b0>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	685b      	ldr	r3, [r3, #4]
 8006618:	2b77      	cmp	r3, #119	; 0x77
 800661a:	d801      	bhi.n	8006620 <HAL_DMA_Init+0x2b0>
 800661c:	2301      	movs	r3, #1
 800661e:	e000      	b.n	8006622 <HAL_DMA_Init+0x2b2>
 8006620:	2300      	movs	r3, #0
 8006622:	2b00      	cmp	r3, #0
 8006624:	d003      	beq.n	800662e <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8006626:	697b      	ldr	r3, [r7, #20]
 8006628:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800662c:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	697a      	ldr	r2, [r7, #20]
 8006634:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	695b      	ldr	r3, [r3, #20]
 800663c:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800663e:	697b      	ldr	r3, [r7, #20]
 8006640:	f023 0307 	bic.w	r3, r3, #7
 8006644:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800664a:	697a      	ldr	r2, [r7, #20]
 800664c:	4313      	orrs	r3, r2
 800664e:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006654:	2b04      	cmp	r3, #4
 8006656:	d117      	bne.n	8006688 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800665c:	697a      	ldr	r2, [r7, #20]
 800665e:	4313      	orrs	r3, r2
 8006660:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006666:	2b00      	cmp	r3, #0
 8006668:	d00e      	beq.n	8006688 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800666a:	6878      	ldr	r0, [r7, #4]
 800666c:	f001 fdca 	bl	8008204 <DMA_CheckFifoParam>
 8006670:	4603      	mov	r3, r0
 8006672:	2b00      	cmp	r3, #0
 8006674:	d008      	beq.n	8006688 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	2240      	movs	r2, #64	; 0x40
 800667a:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2201      	movs	r2, #1
 8006680:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8006684:	2301      	movs	r3, #1
 8006686:	e192      	b.n	80069ae <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	697a      	ldr	r2, [r7, #20]
 800668e:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006690:	6878      	ldr	r0, [r7, #4]
 8006692:	f001 fd05 	bl	80080a0 <DMA_CalcBaseAndBitshift>
 8006696:	4603      	mov	r3, r0
 8006698:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800669e:	f003 031f 	and.w	r3, r3, #31
 80066a2:	223f      	movs	r2, #63	; 0x3f
 80066a4:	409a      	lsls	r2, r3
 80066a6:	68bb      	ldr	r3, [r7, #8]
 80066a8:	609a      	str	r2, [r3, #8]
 80066aa:	e0c8      	b.n	800683e <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	4a38      	ldr	r2, [pc, #224]	; (8006794 <HAL_DMA_Init+0x424>)
 80066b2:	4293      	cmp	r3, r2
 80066b4:	d022      	beq.n	80066fc <HAL_DMA_Init+0x38c>
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	4a37      	ldr	r2, [pc, #220]	; (8006798 <HAL_DMA_Init+0x428>)
 80066bc:	4293      	cmp	r3, r2
 80066be:	d01d      	beq.n	80066fc <HAL_DMA_Init+0x38c>
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	4a35      	ldr	r2, [pc, #212]	; (800679c <HAL_DMA_Init+0x42c>)
 80066c6:	4293      	cmp	r3, r2
 80066c8:	d018      	beq.n	80066fc <HAL_DMA_Init+0x38c>
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	4a34      	ldr	r2, [pc, #208]	; (80067a0 <HAL_DMA_Init+0x430>)
 80066d0:	4293      	cmp	r3, r2
 80066d2:	d013      	beq.n	80066fc <HAL_DMA_Init+0x38c>
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	4a32      	ldr	r2, [pc, #200]	; (80067a4 <HAL_DMA_Init+0x434>)
 80066da:	4293      	cmp	r3, r2
 80066dc:	d00e      	beq.n	80066fc <HAL_DMA_Init+0x38c>
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	4a31      	ldr	r2, [pc, #196]	; (80067a8 <HAL_DMA_Init+0x438>)
 80066e4:	4293      	cmp	r3, r2
 80066e6:	d009      	beq.n	80066fc <HAL_DMA_Init+0x38c>
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	4a2f      	ldr	r2, [pc, #188]	; (80067ac <HAL_DMA_Init+0x43c>)
 80066ee:	4293      	cmp	r3, r2
 80066f0:	d004      	beq.n	80066fc <HAL_DMA_Init+0x38c>
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	4a2e      	ldr	r2, [pc, #184]	; (80067b0 <HAL_DMA_Init+0x440>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d101      	bne.n	8006700 <HAL_DMA_Init+0x390>
 80066fc:	2301      	movs	r3, #1
 80066fe:	e000      	b.n	8006702 <HAL_DMA_Init+0x392>
 8006700:	2300      	movs	r3, #0
 8006702:	2b00      	cmp	r3, #0
 8006704:	f000 8092 	beq.w	800682c <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	4a21      	ldr	r2, [pc, #132]	; (8006794 <HAL_DMA_Init+0x424>)
 800670e:	4293      	cmp	r3, r2
 8006710:	d021      	beq.n	8006756 <HAL_DMA_Init+0x3e6>
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	4a20      	ldr	r2, [pc, #128]	; (8006798 <HAL_DMA_Init+0x428>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d01c      	beq.n	8006756 <HAL_DMA_Init+0x3e6>
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	4a1e      	ldr	r2, [pc, #120]	; (800679c <HAL_DMA_Init+0x42c>)
 8006722:	4293      	cmp	r3, r2
 8006724:	d017      	beq.n	8006756 <HAL_DMA_Init+0x3e6>
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	4a1d      	ldr	r2, [pc, #116]	; (80067a0 <HAL_DMA_Init+0x430>)
 800672c:	4293      	cmp	r3, r2
 800672e:	d012      	beq.n	8006756 <HAL_DMA_Init+0x3e6>
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	4a1b      	ldr	r2, [pc, #108]	; (80067a4 <HAL_DMA_Init+0x434>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d00d      	beq.n	8006756 <HAL_DMA_Init+0x3e6>
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	4a1a      	ldr	r2, [pc, #104]	; (80067a8 <HAL_DMA_Init+0x438>)
 8006740:	4293      	cmp	r3, r2
 8006742:	d008      	beq.n	8006756 <HAL_DMA_Init+0x3e6>
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	4a18      	ldr	r2, [pc, #96]	; (80067ac <HAL_DMA_Init+0x43c>)
 800674a:	4293      	cmp	r3, r2
 800674c:	d003      	beq.n	8006756 <HAL_DMA_Init+0x3e6>
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	4a17      	ldr	r2, [pc, #92]	; (80067b0 <HAL_DMA_Init+0x440>)
 8006754:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2202      	movs	r2, #2
 800675a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2200      	movs	r2, #0
 8006762:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800676e:	697a      	ldr	r2, [r7, #20]
 8006770:	4b10      	ldr	r3, [pc, #64]	; (80067b4 <HAL_DMA_Init+0x444>)
 8006772:	4013      	ands	r3, r2
 8006774:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	689b      	ldr	r3, [r3, #8]
 800677a:	2b40      	cmp	r3, #64	; 0x40
 800677c:	d01c      	beq.n	80067b8 <HAL_DMA_Init+0x448>
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	689b      	ldr	r3, [r3, #8]
 8006782:	2b80      	cmp	r3, #128	; 0x80
 8006784:	d102      	bne.n	800678c <HAL_DMA_Init+0x41c>
 8006786:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800678a:	e016      	b.n	80067ba <HAL_DMA_Init+0x44a>
 800678c:	2300      	movs	r3, #0
 800678e:	e014      	b.n	80067ba <HAL_DMA_Init+0x44a>
 8006790:	fe10803f 	.word	0xfe10803f
 8006794:	58025408 	.word	0x58025408
 8006798:	5802541c 	.word	0x5802541c
 800679c:	58025430 	.word	0x58025430
 80067a0:	58025444 	.word	0x58025444
 80067a4:	58025458 	.word	0x58025458
 80067a8:	5802546c 	.word	0x5802546c
 80067ac:	58025480 	.word	0x58025480
 80067b0:	58025494 	.word	0x58025494
 80067b4:	fffe000f 	.word	0xfffe000f
 80067b8:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80067ba:	687a      	ldr	r2, [r7, #4]
 80067bc:	68d2      	ldr	r2, [r2, #12]
 80067be:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80067c0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	691b      	ldr	r3, [r3, #16]
 80067c6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80067c8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	695b      	ldr	r3, [r3, #20]
 80067ce:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80067d0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	699b      	ldr	r3, [r3, #24]
 80067d6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80067d8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	69db      	ldr	r3, [r3, #28]
 80067de:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80067e0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6a1b      	ldr	r3, [r3, #32]
 80067e6:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80067e8:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80067ea:	697a      	ldr	r2, [r7, #20]
 80067ec:	4313      	orrs	r3, r2
 80067ee:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	697a      	ldr	r2, [r7, #20]
 80067f6:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	461a      	mov	r2, r3
 80067fe:	4b6e      	ldr	r3, [pc, #440]	; (80069b8 <HAL_DMA_Init+0x648>)
 8006800:	4413      	add	r3, r2
 8006802:	4a6e      	ldr	r2, [pc, #440]	; (80069bc <HAL_DMA_Init+0x64c>)
 8006804:	fba2 2303 	umull	r2, r3, r2, r3
 8006808:	091b      	lsrs	r3, r3, #4
 800680a:	009a      	lsls	r2, r3, #2
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006810:	6878      	ldr	r0, [r7, #4]
 8006812:	f001 fc45 	bl	80080a0 <DMA_CalcBaseAndBitshift>
 8006816:	4603      	mov	r3, r0
 8006818:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800681e:	f003 031f 	and.w	r3, r3, #31
 8006822:	2201      	movs	r2, #1
 8006824:	409a      	lsls	r2, r3
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	605a      	str	r2, [r3, #4]
 800682a:	e008      	b.n	800683e <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2240      	movs	r2, #64	; 0x40
 8006830:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	2203      	movs	r2, #3
 8006836:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 800683a:	2301      	movs	r3, #1
 800683c:	e0b7      	b.n	80069ae <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	4a5f      	ldr	r2, [pc, #380]	; (80069c0 <HAL_DMA_Init+0x650>)
 8006844:	4293      	cmp	r3, r2
 8006846:	d072      	beq.n	800692e <HAL_DMA_Init+0x5be>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	4a5d      	ldr	r2, [pc, #372]	; (80069c4 <HAL_DMA_Init+0x654>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d06d      	beq.n	800692e <HAL_DMA_Init+0x5be>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	4a5c      	ldr	r2, [pc, #368]	; (80069c8 <HAL_DMA_Init+0x658>)
 8006858:	4293      	cmp	r3, r2
 800685a:	d068      	beq.n	800692e <HAL_DMA_Init+0x5be>
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	4a5a      	ldr	r2, [pc, #360]	; (80069cc <HAL_DMA_Init+0x65c>)
 8006862:	4293      	cmp	r3, r2
 8006864:	d063      	beq.n	800692e <HAL_DMA_Init+0x5be>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	4a59      	ldr	r2, [pc, #356]	; (80069d0 <HAL_DMA_Init+0x660>)
 800686c:	4293      	cmp	r3, r2
 800686e:	d05e      	beq.n	800692e <HAL_DMA_Init+0x5be>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	4a57      	ldr	r2, [pc, #348]	; (80069d4 <HAL_DMA_Init+0x664>)
 8006876:	4293      	cmp	r3, r2
 8006878:	d059      	beq.n	800692e <HAL_DMA_Init+0x5be>
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	4a56      	ldr	r2, [pc, #344]	; (80069d8 <HAL_DMA_Init+0x668>)
 8006880:	4293      	cmp	r3, r2
 8006882:	d054      	beq.n	800692e <HAL_DMA_Init+0x5be>
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	4a54      	ldr	r2, [pc, #336]	; (80069dc <HAL_DMA_Init+0x66c>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d04f      	beq.n	800692e <HAL_DMA_Init+0x5be>
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	4a53      	ldr	r2, [pc, #332]	; (80069e0 <HAL_DMA_Init+0x670>)
 8006894:	4293      	cmp	r3, r2
 8006896:	d04a      	beq.n	800692e <HAL_DMA_Init+0x5be>
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	4a51      	ldr	r2, [pc, #324]	; (80069e4 <HAL_DMA_Init+0x674>)
 800689e:	4293      	cmp	r3, r2
 80068a0:	d045      	beq.n	800692e <HAL_DMA_Init+0x5be>
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	4a50      	ldr	r2, [pc, #320]	; (80069e8 <HAL_DMA_Init+0x678>)
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d040      	beq.n	800692e <HAL_DMA_Init+0x5be>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	4a4e      	ldr	r2, [pc, #312]	; (80069ec <HAL_DMA_Init+0x67c>)
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d03b      	beq.n	800692e <HAL_DMA_Init+0x5be>
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	4a4d      	ldr	r2, [pc, #308]	; (80069f0 <HAL_DMA_Init+0x680>)
 80068bc:	4293      	cmp	r3, r2
 80068be:	d036      	beq.n	800692e <HAL_DMA_Init+0x5be>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	4a4b      	ldr	r2, [pc, #300]	; (80069f4 <HAL_DMA_Init+0x684>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d031      	beq.n	800692e <HAL_DMA_Init+0x5be>
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	4a4a      	ldr	r2, [pc, #296]	; (80069f8 <HAL_DMA_Init+0x688>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d02c      	beq.n	800692e <HAL_DMA_Init+0x5be>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4a48      	ldr	r2, [pc, #288]	; (80069fc <HAL_DMA_Init+0x68c>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d027      	beq.n	800692e <HAL_DMA_Init+0x5be>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4a47      	ldr	r2, [pc, #284]	; (8006a00 <HAL_DMA_Init+0x690>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d022      	beq.n	800692e <HAL_DMA_Init+0x5be>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4a45      	ldr	r2, [pc, #276]	; (8006a04 <HAL_DMA_Init+0x694>)
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d01d      	beq.n	800692e <HAL_DMA_Init+0x5be>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4a44      	ldr	r2, [pc, #272]	; (8006a08 <HAL_DMA_Init+0x698>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d018      	beq.n	800692e <HAL_DMA_Init+0x5be>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	4a42      	ldr	r2, [pc, #264]	; (8006a0c <HAL_DMA_Init+0x69c>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d013      	beq.n	800692e <HAL_DMA_Init+0x5be>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	4a41      	ldr	r2, [pc, #260]	; (8006a10 <HAL_DMA_Init+0x6a0>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d00e      	beq.n	800692e <HAL_DMA_Init+0x5be>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4a3f      	ldr	r2, [pc, #252]	; (8006a14 <HAL_DMA_Init+0x6a4>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d009      	beq.n	800692e <HAL_DMA_Init+0x5be>
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	4a3e      	ldr	r2, [pc, #248]	; (8006a18 <HAL_DMA_Init+0x6a8>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d004      	beq.n	800692e <HAL_DMA_Init+0x5be>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	4a3c      	ldr	r2, [pc, #240]	; (8006a1c <HAL_DMA_Init+0x6ac>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d101      	bne.n	8006932 <HAL_DMA_Init+0x5c2>
 800692e:	2301      	movs	r3, #1
 8006930:	e000      	b.n	8006934 <HAL_DMA_Init+0x5c4>
 8006932:	2300      	movs	r3, #0
 8006934:	2b00      	cmp	r3, #0
 8006936:	d032      	beq.n	800699e <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006938:	6878      	ldr	r0, [r7, #4]
 800693a:	f001 fcdf 	bl	80082fc <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	689b      	ldr	r3, [r3, #8]
 8006942:	2b80      	cmp	r3, #128	; 0x80
 8006944:	d102      	bne.n	800694c <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	2200      	movs	r2, #0
 800694a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	685a      	ldr	r2, [r3, #4]
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006954:	b2d2      	uxtb	r2, r2
 8006956:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800695c:	687a      	ldr	r2, [r7, #4]
 800695e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006960:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	685b      	ldr	r3, [r3, #4]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d010      	beq.n	800698c <HAL_DMA_Init+0x61c>
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	685b      	ldr	r3, [r3, #4]
 800696e:	2b08      	cmp	r3, #8
 8006970:	d80c      	bhi.n	800698c <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006972:	6878      	ldr	r0, [r7, #4]
 8006974:	f001 fd5c 	bl	8008430 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800697c:	2200      	movs	r2, #0
 800697e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006984:	687a      	ldr	r2, [r7, #4]
 8006986:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006988:	605a      	str	r2, [r3, #4]
 800698a:	e008      	b.n	800699e <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2200      	movs	r2, #0
 8006990:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2200      	movs	r2, #0
 8006996:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2200      	movs	r2, #0
 800699c:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	2200      	movs	r2, #0
 80069a2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2201      	movs	r2, #1
 80069a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80069ac:	2300      	movs	r3, #0
}
 80069ae:	4618      	mov	r0, r3
 80069b0:	3718      	adds	r7, #24
 80069b2:	46bd      	mov	sp, r7
 80069b4:	bd80      	pop	{r7, pc}
 80069b6:	bf00      	nop
 80069b8:	a7fdabf8 	.word	0xa7fdabf8
 80069bc:	cccccccd 	.word	0xcccccccd
 80069c0:	40020010 	.word	0x40020010
 80069c4:	40020028 	.word	0x40020028
 80069c8:	40020040 	.word	0x40020040
 80069cc:	40020058 	.word	0x40020058
 80069d0:	40020070 	.word	0x40020070
 80069d4:	40020088 	.word	0x40020088
 80069d8:	400200a0 	.word	0x400200a0
 80069dc:	400200b8 	.word	0x400200b8
 80069e0:	40020410 	.word	0x40020410
 80069e4:	40020428 	.word	0x40020428
 80069e8:	40020440 	.word	0x40020440
 80069ec:	40020458 	.word	0x40020458
 80069f0:	40020470 	.word	0x40020470
 80069f4:	40020488 	.word	0x40020488
 80069f8:	400204a0 	.word	0x400204a0
 80069fc:	400204b8 	.word	0x400204b8
 8006a00:	58025408 	.word	0x58025408
 8006a04:	5802541c 	.word	0x5802541c
 8006a08:	58025430 	.word	0x58025430
 8006a0c:	58025444 	.word	0x58025444
 8006a10:	58025458 	.word	0x58025458
 8006a14:	5802546c 	.word	0x5802546c
 8006a18:	58025480 	.word	0x58025480
 8006a1c:	58025494 	.word	0x58025494

08006a20 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b086      	sub	sp, #24
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	60f8      	str	r0, [r7, #12]
 8006a28:	60b9      	str	r1, [r7, #8]
 8006a2a:	607a      	str	r2, [r7, #4]
 8006a2c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006a2e:	2300      	movs	r3, #0
 8006a30:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d101      	bne.n	8006a3c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8006a38:	2301      	movs	r3, #1
 8006a3a:	e226      	b.n	8006e8a <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006a42:	2b01      	cmp	r3, #1
 8006a44:	d101      	bne.n	8006a4a <HAL_DMA_Start_IT+0x2a>
 8006a46:	2302      	movs	r3, #2
 8006a48:	e21f      	b.n	8006e8a <HAL_DMA_Start_IT+0x46a>
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	2201      	movs	r2, #1
 8006a4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006a58:	b2db      	uxtb	r3, r3
 8006a5a:	2b01      	cmp	r3, #1
 8006a5c:	f040 820a 	bne.w	8006e74 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	2202      	movs	r2, #2
 8006a64:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	4a68      	ldr	r2, [pc, #416]	; (8006c14 <HAL_DMA_Start_IT+0x1f4>)
 8006a74:	4293      	cmp	r3, r2
 8006a76:	d04a      	beq.n	8006b0e <HAL_DMA_Start_IT+0xee>
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	4a66      	ldr	r2, [pc, #408]	; (8006c18 <HAL_DMA_Start_IT+0x1f8>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d045      	beq.n	8006b0e <HAL_DMA_Start_IT+0xee>
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	4a65      	ldr	r2, [pc, #404]	; (8006c1c <HAL_DMA_Start_IT+0x1fc>)
 8006a88:	4293      	cmp	r3, r2
 8006a8a:	d040      	beq.n	8006b0e <HAL_DMA_Start_IT+0xee>
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	4a63      	ldr	r2, [pc, #396]	; (8006c20 <HAL_DMA_Start_IT+0x200>)
 8006a92:	4293      	cmp	r3, r2
 8006a94:	d03b      	beq.n	8006b0e <HAL_DMA_Start_IT+0xee>
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	4a62      	ldr	r2, [pc, #392]	; (8006c24 <HAL_DMA_Start_IT+0x204>)
 8006a9c:	4293      	cmp	r3, r2
 8006a9e:	d036      	beq.n	8006b0e <HAL_DMA_Start_IT+0xee>
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	4a60      	ldr	r2, [pc, #384]	; (8006c28 <HAL_DMA_Start_IT+0x208>)
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d031      	beq.n	8006b0e <HAL_DMA_Start_IT+0xee>
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	4a5f      	ldr	r2, [pc, #380]	; (8006c2c <HAL_DMA_Start_IT+0x20c>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d02c      	beq.n	8006b0e <HAL_DMA_Start_IT+0xee>
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	4a5d      	ldr	r2, [pc, #372]	; (8006c30 <HAL_DMA_Start_IT+0x210>)
 8006aba:	4293      	cmp	r3, r2
 8006abc:	d027      	beq.n	8006b0e <HAL_DMA_Start_IT+0xee>
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	4a5c      	ldr	r2, [pc, #368]	; (8006c34 <HAL_DMA_Start_IT+0x214>)
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	d022      	beq.n	8006b0e <HAL_DMA_Start_IT+0xee>
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	4a5a      	ldr	r2, [pc, #360]	; (8006c38 <HAL_DMA_Start_IT+0x218>)
 8006ace:	4293      	cmp	r3, r2
 8006ad0:	d01d      	beq.n	8006b0e <HAL_DMA_Start_IT+0xee>
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	4a59      	ldr	r2, [pc, #356]	; (8006c3c <HAL_DMA_Start_IT+0x21c>)
 8006ad8:	4293      	cmp	r3, r2
 8006ada:	d018      	beq.n	8006b0e <HAL_DMA_Start_IT+0xee>
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	4a57      	ldr	r2, [pc, #348]	; (8006c40 <HAL_DMA_Start_IT+0x220>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d013      	beq.n	8006b0e <HAL_DMA_Start_IT+0xee>
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	4a56      	ldr	r2, [pc, #344]	; (8006c44 <HAL_DMA_Start_IT+0x224>)
 8006aec:	4293      	cmp	r3, r2
 8006aee:	d00e      	beq.n	8006b0e <HAL_DMA_Start_IT+0xee>
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	4a54      	ldr	r2, [pc, #336]	; (8006c48 <HAL_DMA_Start_IT+0x228>)
 8006af6:	4293      	cmp	r3, r2
 8006af8:	d009      	beq.n	8006b0e <HAL_DMA_Start_IT+0xee>
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	4a53      	ldr	r2, [pc, #332]	; (8006c4c <HAL_DMA_Start_IT+0x22c>)
 8006b00:	4293      	cmp	r3, r2
 8006b02:	d004      	beq.n	8006b0e <HAL_DMA_Start_IT+0xee>
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	4a51      	ldr	r2, [pc, #324]	; (8006c50 <HAL_DMA_Start_IT+0x230>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d108      	bne.n	8006b20 <HAL_DMA_Start_IT+0x100>
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	681a      	ldr	r2, [r3, #0]
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f022 0201 	bic.w	r2, r2, #1
 8006b1c:	601a      	str	r2, [r3, #0]
 8006b1e:	e007      	b.n	8006b30 <HAL_DMA_Start_IT+0x110>
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	681a      	ldr	r2, [r3, #0]
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f022 0201 	bic.w	r2, r2, #1
 8006b2e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	687a      	ldr	r2, [r7, #4]
 8006b34:	68b9      	ldr	r1, [r7, #8]
 8006b36:	68f8      	ldr	r0, [r7, #12]
 8006b38:	f001 f906 	bl	8007d48 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	4a34      	ldr	r2, [pc, #208]	; (8006c14 <HAL_DMA_Start_IT+0x1f4>)
 8006b42:	4293      	cmp	r3, r2
 8006b44:	d04a      	beq.n	8006bdc <HAL_DMA_Start_IT+0x1bc>
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	4a33      	ldr	r2, [pc, #204]	; (8006c18 <HAL_DMA_Start_IT+0x1f8>)
 8006b4c:	4293      	cmp	r3, r2
 8006b4e:	d045      	beq.n	8006bdc <HAL_DMA_Start_IT+0x1bc>
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	4a31      	ldr	r2, [pc, #196]	; (8006c1c <HAL_DMA_Start_IT+0x1fc>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d040      	beq.n	8006bdc <HAL_DMA_Start_IT+0x1bc>
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	4a30      	ldr	r2, [pc, #192]	; (8006c20 <HAL_DMA_Start_IT+0x200>)
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d03b      	beq.n	8006bdc <HAL_DMA_Start_IT+0x1bc>
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	4a2e      	ldr	r2, [pc, #184]	; (8006c24 <HAL_DMA_Start_IT+0x204>)
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d036      	beq.n	8006bdc <HAL_DMA_Start_IT+0x1bc>
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	4a2d      	ldr	r2, [pc, #180]	; (8006c28 <HAL_DMA_Start_IT+0x208>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d031      	beq.n	8006bdc <HAL_DMA_Start_IT+0x1bc>
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	4a2b      	ldr	r2, [pc, #172]	; (8006c2c <HAL_DMA_Start_IT+0x20c>)
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	d02c      	beq.n	8006bdc <HAL_DMA_Start_IT+0x1bc>
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	4a2a      	ldr	r2, [pc, #168]	; (8006c30 <HAL_DMA_Start_IT+0x210>)
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	d027      	beq.n	8006bdc <HAL_DMA_Start_IT+0x1bc>
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	4a28      	ldr	r2, [pc, #160]	; (8006c34 <HAL_DMA_Start_IT+0x214>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d022      	beq.n	8006bdc <HAL_DMA_Start_IT+0x1bc>
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	4a27      	ldr	r2, [pc, #156]	; (8006c38 <HAL_DMA_Start_IT+0x218>)
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	d01d      	beq.n	8006bdc <HAL_DMA_Start_IT+0x1bc>
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	4a25      	ldr	r2, [pc, #148]	; (8006c3c <HAL_DMA_Start_IT+0x21c>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d018      	beq.n	8006bdc <HAL_DMA_Start_IT+0x1bc>
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	4a24      	ldr	r2, [pc, #144]	; (8006c40 <HAL_DMA_Start_IT+0x220>)
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	d013      	beq.n	8006bdc <HAL_DMA_Start_IT+0x1bc>
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	4a22      	ldr	r2, [pc, #136]	; (8006c44 <HAL_DMA_Start_IT+0x224>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d00e      	beq.n	8006bdc <HAL_DMA_Start_IT+0x1bc>
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	4a21      	ldr	r2, [pc, #132]	; (8006c48 <HAL_DMA_Start_IT+0x228>)
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d009      	beq.n	8006bdc <HAL_DMA_Start_IT+0x1bc>
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4a1f      	ldr	r2, [pc, #124]	; (8006c4c <HAL_DMA_Start_IT+0x22c>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d004      	beq.n	8006bdc <HAL_DMA_Start_IT+0x1bc>
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	4a1e      	ldr	r2, [pc, #120]	; (8006c50 <HAL_DMA_Start_IT+0x230>)
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	d101      	bne.n	8006be0 <HAL_DMA_Start_IT+0x1c0>
 8006bdc:	2301      	movs	r3, #1
 8006bde:	e000      	b.n	8006be2 <HAL_DMA_Start_IT+0x1c2>
 8006be0:	2300      	movs	r3, #0
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d036      	beq.n	8006c54 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f023 021e 	bic.w	r2, r3, #30
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f042 0216 	orr.w	r2, r2, #22
 8006bf8:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d03e      	beq.n	8006c80 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	681a      	ldr	r2, [r3, #0]
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f042 0208 	orr.w	r2, r2, #8
 8006c10:	601a      	str	r2, [r3, #0]
 8006c12:	e035      	b.n	8006c80 <HAL_DMA_Start_IT+0x260>
 8006c14:	40020010 	.word	0x40020010
 8006c18:	40020028 	.word	0x40020028
 8006c1c:	40020040 	.word	0x40020040
 8006c20:	40020058 	.word	0x40020058
 8006c24:	40020070 	.word	0x40020070
 8006c28:	40020088 	.word	0x40020088
 8006c2c:	400200a0 	.word	0x400200a0
 8006c30:	400200b8 	.word	0x400200b8
 8006c34:	40020410 	.word	0x40020410
 8006c38:	40020428 	.word	0x40020428
 8006c3c:	40020440 	.word	0x40020440
 8006c40:	40020458 	.word	0x40020458
 8006c44:	40020470 	.word	0x40020470
 8006c48:	40020488 	.word	0x40020488
 8006c4c:	400204a0 	.word	0x400204a0
 8006c50:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f023 020e 	bic.w	r2, r3, #14
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f042 020a 	orr.w	r2, r2, #10
 8006c66:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d007      	beq.n	8006c80 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	681a      	ldr	r2, [r3, #0]
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f042 0204 	orr.w	r2, r2, #4
 8006c7e:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	4a83      	ldr	r2, [pc, #524]	; (8006e94 <HAL_DMA_Start_IT+0x474>)
 8006c86:	4293      	cmp	r3, r2
 8006c88:	d072      	beq.n	8006d70 <HAL_DMA_Start_IT+0x350>
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	4a82      	ldr	r2, [pc, #520]	; (8006e98 <HAL_DMA_Start_IT+0x478>)
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d06d      	beq.n	8006d70 <HAL_DMA_Start_IT+0x350>
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	4a80      	ldr	r2, [pc, #512]	; (8006e9c <HAL_DMA_Start_IT+0x47c>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d068      	beq.n	8006d70 <HAL_DMA_Start_IT+0x350>
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	4a7f      	ldr	r2, [pc, #508]	; (8006ea0 <HAL_DMA_Start_IT+0x480>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d063      	beq.n	8006d70 <HAL_DMA_Start_IT+0x350>
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	4a7d      	ldr	r2, [pc, #500]	; (8006ea4 <HAL_DMA_Start_IT+0x484>)
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d05e      	beq.n	8006d70 <HAL_DMA_Start_IT+0x350>
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	4a7c      	ldr	r2, [pc, #496]	; (8006ea8 <HAL_DMA_Start_IT+0x488>)
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	d059      	beq.n	8006d70 <HAL_DMA_Start_IT+0x350>
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	4a7a      	ldr	r2, [pc, #488]	; (8006eac <HAL_DMA_Start_IT+0x48c>)
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	d054      	beq.n	8006d70 <HAL_DMA_Start_IT+0x350>
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	4a79      	ldr	r2, [pc, #484]	; (8006eb0 <HAL_DMA_Start_IT+0x490>)
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	d04f      	beq.n	8006d70 <HAL_DMA_Start_IT+0x350>
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	4a77      	ldr	r2, [pc, #476]	; (8006eb4 <HAL_DMA_Start_IT+0x494>)
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d04a      	beq.n	8006d70 <HAL_DMA_Start_IT+0x350>
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	4a76      	ldr	r2, [pc, #472]	; (8006eb8 <HAL_DMA_Start_IT+0x498>)
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d045      	beq.n	8006d70 <HAL_DMA_Start_IT+0x350>
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	4a74      	ldr	r2, [pc, #464]	; (8006ebc <HAL_DMA_Start_IT+0x49c>)
 8006cea:	4293      	cmp	r3, r2
 8006cec:	d040      	beq.n	8006d70 <HAL_DMA_Start_IT+0x350>
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	4a73      	ldr	r2, [pc, #460]	; (8006ec0 <HAL_DMA_Start_IT+0x4a0>)
 8006cf4:	4293      	cmp	r3, r2
 8006cf6:	d03b      	beq.n	8006d70 <HAL_DMA_Start_IT+0x350>
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	4a71      	ldr	r2, [pc, #452]	; (8006ec4 <HAL_DMA_Start_IT+0x4a4>)
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	d036      	beq.n	8006d70 <HAL_DMA_Start_IT+0x350>
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	4a70      	ldr	r2, [pc, #448]	; (8006ec8 <HAL_DMA_Start_IT+0x4a8>)
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d031      	beq.n	8006d70 <HAL_DMA_Start_IT+0x350>
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	4a6e      	ldr	r2, [pc, #440]	; (8006ecc <HAL_DMA_Start_IT+0x4ac>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d02c      	beq.n	8006d70 <HAL_DMA_Start_IT+0x350>
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	4a6d      	ldr	r2, [pc, #436]	; (8006ed0 <HAL_DMA_Start_IT+0x4b0>)
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	d027      	beq.n	8006d70 <HAL_DMA_Start_IT+0x350>
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	4a6b      	ldr	r2, [pc, #428]	; (8006ed4 <HAL_DMA_Start_IT+0x4b4>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d022      	beq.n	8006d70 <HAL_DMA_Start_IT+0x350>
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	4a6a      	ldr	r2, [pc, #424]	; (8006ed8 <HAL_DMA_Start_IT+0x4b8>)
 8006d30:	4293      	cmp	r3, r2
 8006d32:	d01d      	beq.n	8006d70 <HAL_DMA_Start_IT+0x350>
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	4a68      	ldr	r2, [pc, #416]	; (8006edc <HAL_DMA_Start_IT+0x4bc>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d018      	beq.n	8006d70 <HAL_DMA_Start_IT+0x350>
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	4a67      	ldr	r2, [pc, #412]	; (8006ee0 <HAL_DMA_Start_IT+0x4c0>)
 8006d44:	4293      	cmp	r3, r2
 8006d46:	d013      	beq.n	8006d70 <HAL_DMA_Start_IT+0x350>
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	4a65      	ldr	r2, [pc, #404]	; (8006ee4 <HAL_DMA_Start_IT+0x4c4>)
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d00e      	beq.n	8006d70 <HAL_DMA_Start_IT+0x350>
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	4a64      	ldr	r2, [pc, #400]	; (8006ee8 <HAL_DMA_Start_IT+0x4c8>)
 8006d58:	4293      	cmp	r3, r2
 8006d5a:	d009      	beq.n	8006d70 <HAL_DMA_Start_IT+0x350>
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	4a62      	ldr	r2, [pc, #392]	; (8006eec <HAL_DMA_Start_IT+0x4cc>)
 8006d62:	4293      	cmp	r3, r2
 8006d64:	d004      	beq.n	8006d70 <HAL_DMA_Start_IT+0x350>
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	4a61      	ldr	r2, [pc, #388]	; (8006ef0 <HAL_DMA_Start_IT+0x4d0>)
 8006d6c:	4293      	cmp	r3, r2
 8006d6e:	d101      	bne.n	8006d74 <HAL_DMA_Start_IT+0x354>
 8006d70:	2301      	movs	r3, #1
 8006d72:	e000      	b.n	8006d76 <HAL_DMA_Start_IT+0x356>
 8006d74:	2300      	movs	r3, #0
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d01a      	beq.n	8006db0 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d007      	beq.n	8006d98 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d8c:	681a      	ldr	r2, [r3, #0]
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d92:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006d96:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d007      	beq.n	8006db0 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006da4:	681a      	ldr	r2, [r3, #0]
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006daa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006dae:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	4a37      	ldr	r2, [pc, #220]	; (8006e94 <HAL_DMA_Start_IT+0x474>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d04a      	beq.n	8006e50 <HAL_DMA_Start_IT+0x430>
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	4a36      	ldr	r2, [pc, #216]	; (8006e98 <HAL_DMA_Start_IT+0x478>)
 8006dc0:	4293      	cmp	r3, r2
 8006dc2:	d045      	beq.n	8006e50 <HAL_DMA_Start_IT+0x430>
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	4a34      	ldr	r2, [pc, #208]	; (8006e9c <HAL_DMA_Start_IT+0x47c>)
 8006dca:	4293      	cmp	r3, r2
 8006dcc:	d040      	beq.n	8006e50 <HAL_DMA_Start_IT+0x430>
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	4a33      	ldr	r2, [pc, #204]	; (8006ea0 <HAL_DMA_Start_IT+0x480>)
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	d03b      	beq.n	8006e50 <HAL_DMA_Start_IT+0x430>
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	4a31      	ldr	r2, [pc, #196]	; (8006ea4 <HAL_DMA_Start_IT+0x484>)
 8006dde:	4293      	cmp	r3, r2
 8006de0:	d036      	beq.n	8006e50 <HAL_DMA_Start_IT+0x430>
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	4a30      	ldr	r2, [pc, #192]	; (8006ea8 <HAL_DMA_Start_IT+0x488>)
 8006de8:	4293      	cmp	r3, r2
 8006dea:	d031      	beq.n	8006e50 <HAL_DMA_Start_IT+0x430>
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	4a2e      	ldr	r2, [pc, #184]	; (8006eac <HAL_DMA_Start_IT+0x48c>)
 8006df2:	4293      	cmp	r3, r2
 8006df4:	d02c      	beq.n	8006e50 <HAL_DMA_Start_IT+0x430>
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	4a2d      	ldr	r2, [pc, #180]	; (8006eb0 <HAL_DMA_Start_IT+0x490>)
 8006dfc:	4293      	cmp	r3, r2
 8006dfe:	d027      	beq.n	8006e50 <HAL_DMA_Start_IT+0x430>
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	4a2b      	ldr	r2, [pc, #172]	; (8006eb4 <HAL_DMA_Start_IT+0x494>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d022      	beq.n	8006e50 <HAL_DMA_Start_IT+0x430>
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	4a2a      	ldr	r2, [pc, #168]	; (8006eb8 <HAL_DMA_Start_IT+0x498>)
 8006e10:	4293      	cmp	r3, r2
 8006e12:	d01d      	beq.n	8006e50 <HAL_DMA_Start_IT+0x430>
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	4a28      	ldr	r2, [pc, #160]	; (8006ebc <HAL_DMA_Start_IT+0x49c>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d018      	beq.n	8006e50 <HAL_DMA_Start_IT+0x430>
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	4a27      	ldr	r2, [pc, #156]	; (8006ec0 <HAL_DMA_Start_IT+0x4a0>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d013      	beq.n	8006e50 <HAL_DMA_Start_IT+0x430>
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	4a25      	ldr	r2, [pc, #148]	; (8006ec4 <HAL_DMA_Start_IT+0x4a4>)
 8006e2e:	4293      	cmp	r3, r2
 8006e30:	d00e      	beq.n	8006e50 <HAL_DMA_Start_IT+0x430>
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	4a24      	ldr	r2, [pc, #144]	; (8006ec8 <HAL_DMA_Start_IT+0x4a8>)
 8006e38:	4293      	cmp	r3, r2
 8006e3a:	d009      	beq.n	8006e50 <HAL_DMA_Start_IT+0x430>
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	4a22      	ldr	r2, [pc, #136]	; (8006ecc <HAL_DMA_Start_IT+0x4ac>)
 8006e42:	4293      	cmp	r3, r2
 8006e44:	d004      	beq.n	8006e50 <HAL_DMA_Start_IT+0x430>
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	4a21      	ldr	r2, [pc, #132]	; (8006ed0 <HAL_DMA_Start_IT+0x4b0>)
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	d108      	bne.n	8006e62 <HAL_DMA_Start_IT+0x442>
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	681a      	ldr	r2, [r3, #0]
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f042 0201 	orr.w	r2, r2, #1
 8006e5e:	601a      	str	r2, [r3, #0]
 8006e60:	e012      	b.n	8006e88 <HAL_DMA_Start_IT+0x468>
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	681a      	ldr	r2, [r3, #0]
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f042 0201 	orr.w	r2, r2, #1
 8006e70:	601a      	str	r2, [r3, #0]
 8006e72:	e009      	b.n	8006e88 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006e7a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	2200      	movs	r2, #0
 8006e80:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8006e84:	2301      	movs	r3, #1
 8006e86:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8006e88:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	3718      	adds	r7, #24
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	bd80      	pop	{r7, pc}
 8006e92:	bf00      	nop
 8006e94:	40020010 	.word	0x40020010
 8006e98:	40020028 	.word	0x40020028
 8006e9c:	40020040 	.word	0x40020040
 8006ea0:	40020058 	.word	0x40020058
 8006ea4:	40020070 	.word	0x40020070
 8006ea8:	40020088 	.word	0x40020088
 8006eac:	400200a0 	.word	0x400200a0
 8006eb0:	400200b8 	.word	0x400200b8
 8006eb4:	40020410 	.word	0x40020410
 8006eb8:	40020428 	.word	0x40020428
 8006ebc:	40020440 	.word	0x40020440
 8006ec0:	40020458 	.word	0x40020458
 8006ec4:	40020470 	.word	0x40020470
 8006ec8:	40020488 	.word	0x40020488
 8006ecc:	400204a0 	.word	0x400204a0
 8006ed0:	400204b8 	.word	0x400204b8
 8006ed4:	58025408 	.word	0x58025408
 8006ed8:	5802541c 	.word	0x5802541c
 8006edc:	58025430 	.word	0x58025430
 8006ee0:	58025444 	.word	0x58025444
 8006ee4:	58025458 	.word	0x58025458
 8006ee8:	5802546c 	.word	0x5802546c
 8006eec:	58025480 	.word	0x58025480
 8006ef0:	58025494 	.word	0x58025494

08006ef4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b08a      	sub	sp, #40	; 0x28
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8006efc:	2300      	movs	r3, #0
 8006efe:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006f00:	4b67      	ldr	r3, [pc, #412]	; (80070a0 <HAL_DMA_IRQHandler+0x1ac>)
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	4a67      	ldr	r2, [pc, #412]	; (80070a4 <HAL_DMA_IRQHandler+0x1b0>)
 8006f06:	fba2 2303 	umull	r2, r3, r2, r3
 8006f0a:	0a9b      	lsrs	r3, r3, #10
 8006f0c:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f12:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f18:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8006f1a:	6a3b      	ldr	r3, [r7, #32]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8006f20:	69fb      	ldr	r3, [r7, #28]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	4a5f      	ldr	r2, [pc, #380]	; (80070a8 <HAL_DMA_IRQHandler+0x1b4>)
 8006f2c:	4293      	cmp	r3, r2
 8006f2e:	d04a      	beq.n	8006fc6 <HAL_DMA_IRQHandler+0xd2>
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	4a5d      	ldr	r2, [pc, #372]	; (80070ac <HAL_DMA_IRQHandler+0x1b8>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d045      	beq.n	8006fc6 <HAL_DMA_IRQHandler+0xd2>
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	4a5c      	ldr	r2, [pc, #368]	; (80070b0 <HAL_DMA_IRQHandler+0x1bc>)
 8006f40:	4293      	cmp	r3, r2
 8006f42:	d040      	beq.n	8006fc6 <HAL_DMA_IRQHandler+0xd2>
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	4a5a      	ldr	r2, [pc, #360]	; (80070b4 <HAL_DMA_IRQHandler+0x1c0>)
 8006f4a:	4293      	cmp	r3, r2
 8006f4c:	d03b      	beq.n	8006fc6 <HAL_DMA_IRQHandler+0xd2>
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	4a59      	ldr	r2, [pc, #356]	; (80070b8 <HAL_DMA_IRQHandler+0x1c4>)
 8006f54:	4293      	cmp	r3, r2
 8006f56:	d036      	beq.n	8006fc6 <HAL_DMA_IRQHandler+0xd2>
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	4a57      	ldr	r2, [pc, #348]	; (80070bc <HAL_DMA_IRQHandler+0x1c8>)
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	d031      	beq.n	8006fc6 <HAL_DMA_IRQHandler+0xd2>
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	4a56      	ldr	r2, [pc, #344]	; (80070c0 <HAL_DMA_IRQHandler+0x1cc>)
 8006f68:	4293      	cmp	r3, r2
 8006f6a:	d02c      	beq.n	8006fc6 <HAL_DMA_IRQHandler+0xd2>
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	4a54      	ldr	r2, [pc, #336]	; (80070c4 <HAL_DMA_IRQHandler+0x1d0>)
 8006f72:	4293      	cmp	r3, r2
 8006f74:	d027      	beq.n	8006fc6 <HAL_DMA_IRQHandler+0xd2>
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	4a53      	ldr	r2, [pc, #332]	; (80070c8 <HAL_DMA_IRQHandler+0x1d4>)
 8006f7c:	4293      	cmp	r3, r2
 8006f7e:	d022      	beq.n	8006fc6 <HAL_DMA_IRQHandler+0xd2>
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	4a51      	ldr	r2, [pc, #324]	; (80070cc <HAL_DMA_IRQHandler+0x1d8>)
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d01d      	beq.n	8006fc6 <HAL_DMA_IRQHandler+0xd2>
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	4a50      	ldr	r2, [pc, #320]	; (80070d0 <HAL_DMA_IRQHandler+0x1dc>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d018      	beq.n	8006fc6 <HAL_DMA_IRQHandler+0xd2>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	4a4e      	ldr	r2, [pc, #312]	; (80070d4 <HAL_DMA_IRQHandler+0x1e0>)
 8006f9a:	4293      	cmp	r3, r2
 8006f9c:	d013      	beq.n	8006fc6 <HAL_DMA_IRQHandler+0xd2>
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	4a4d      	ldr	r2, [pc, #308]	; (80070d8 <HAL_DMA_IRQHandler+0x1e4>)
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	d00e      	beq.n	8006fc6 <HAL_DMA_IRQHandler+0xd2>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	4a4b      	ldr	r2, [pc, #300]	; (80070dc <HAL_DMA_IRQHandler+0x1e8>)
 8006fae:	4293      	cmp	r3, r2
 8006fb0:	d009      	beq.n	8006fc6 <HAL_DMA_IRQHandler+0xd2>
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	4a4a      	ldr	r2, [pc, #296]	; (80070e0 <HAL_DMA_IRQHandler+0x1ec>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d004      	beq.n	8006fc6 <HAL_DMA_IRQHandler+0xd2>
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	4a48      	ldr	r2, [pc, #288]	; (80070e4 <HAL_DMA_IRQHandler+0x1f0>)
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	d101      	bne.n	8006fca <HAL_DMA_IRQHandler+0xd6>
 8006fc6:	2301      	movs	r3, #1
 8006fc8:	e000      	b.n	8006fcc <HAL_DMA_IRQHandler+0xd8>
 8006fca:	2300      	movs	r3, #0
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	f000 842b 	beq.w	8007828 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fd6:	f003 031f 	and.w	r3, r3, #31
 8006fda:	2208      	movs	r2, #8
 8006fdc:	409a      	lsls	r2, r3
 8006fde:	69bb      	ldr	r3, [r7, #24]
 8006fe0:	4013      	ands	r3, r2
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	f000 80a2 	beq.w	800712c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	4a2e      	ldr	r2, [pc, #184]	; (80070a8 <HAL_DMA_IRQHandler+0x1b4>)
 8006fee:	4293      	cmp	r3, r2
 8006ff0:	d04a      	beq.n	8007088 <HAL_DMA_IRQHandler+0x194>
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	4a2d      	ldr	r2, [pc, #180]	; (80070ac <HAL_DMA_IRQHandler+0x1b8>)
 8006ff8:	4293      	cmp	r3, r2
 8006ffa:	d045      	beq.n	8007088 <HAL_DMA_IRQHandler+0x194>
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	4a2b      	ldr	r2, [pc, #172]	; (80070b0 <HAL_DMA_IRQHandler+0x1bc>)
 8007002:	4293      	cmp	r3, r2
 8007004:	d040      	beq.n	8007088 <HAL_DMA_IRQHandler+0x194>
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	4a2a      	ldr	r2, [pc, #168]	; (80070b4 <HAL_DMA_IRQHandler+0x1c0>)
 800700c:	4293      	cmp	r3, r2
 800700e:	d03b      	beq.n	8007088 <HAL_DMA_IRQHandler+0x194>
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	4a28      	ldr	r2, [pc, #160]	; (80070b8 <HAL_DMA_IRQHandler+0x1c4>)
 8007016:	4293      	cmp	r3, r2
 8007018:	d036      	beq.n	8007088 <HAL_DMA_IRQHandler+0x194>
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	4a27      	ldr	r2, [pc, #156]	; (80070bc <HAL_DMA_IRQHandler+0x1c8>)
 8007020:	4293      	cmp	r3, r2
 8007022:	d031      	beq.n	8007088 <HAL_DMA_IRQHandler+0x194>
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	4a25      	ldr	r2, [pc, #148]	; (80070c0 <HAL_DMA_IRQHandler+0x1cc>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d02c      	beq.n	8007088 <HAL_DMA_IRQHandler+0x194>
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	4a24      	ldr	r2, [pc, #144]	; (80070c4 <HAL_DMA_IRQHandler+0x1d0>)
 8007034:	4293      	cmp	r3, r2
 8007036:	d027      	beq.n	8007088 <HAL_DMA_IRQHandler+0x194>
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	4a22      	ldr	r2, [pc, #136]	; (80070c8 <HAL_DMA_IRQHandler+0x1d4>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d022      	beq.n	8007088 <HAL_DMA_IRQHandler+0x194>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	4a21      	ldr	r2, [pc, #132]	; (80070cc <HAL_DMA_IRQHandler+0x1d8>)
 8007048:	4293      	cmp	r3, r2
 800704a:	d01d      	beq.n	8007088 <HAL_DMA_IRQHandler+0x194>
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	4a1f      	ldr	r2, [pc, #124]	; (80070d0 <HAL_DMA_IRQHandler+0x1dc>)
 8007052:	4293      	cmp	r3, r2
 8007054:	d018      	beq.n	8007088 <HAL_DMA_IRQHandler+0x194>
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	4a1e      	ldr	r2, [pc, #120]	; (80070d4 <HAL_DMA_IRQHandler+0x1e0>)
 800705c:	4293      	cmp	r3, r2
 800705e:	d013      	beq.n	8007088 <HAL_DMA_IRQHandler+0x194>
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	4a1c      	ldr	r2, [pc, #112]	; (80070d8 <HAL_DMA_IRQHandler+0x1e4>)
 8007066:	4293      	cmp	r3, r2
 8007068:	d00e      	beq.n	8007088 <HAL_DMA_IRQHandler+0x194>
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	4a1b      	ldr	r2, [pc, #108]	; (80070dc <HAL_DMA_IRQHandler+0x1e8>)
 8007070:	4293      	cmp	r3, r2
 8007072:	d009      	beq.n	8007088 <HAL_DMA_IRQHandler+0x194>
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	4a19      	ldr	r2, [pc, #100]	; (80070e0 <HAL_DMA_IRQHandler+0x1ec>)
 800707a:	4293      	cmp	r3, r2
 800707c:	d004      	beq.n	8007088 <HAL_DMA_IRQHandler+0x194>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	4a18      	ldr	r2, [pc, #96]	; (80070e4 <HAL_DMA_IRQHandler+0x1f0>)
 8007084:	4293      	cmp	r3, r2
 8007086:	d12f      	bne.n	80070e8 <HAL_DMA_IRQHandler+0x1f4>
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f003 0304 	and.w	r3, r3, #4
 8007092:	2b00      	cmp	r3, #0
 8007094:	bf14      	ite	ne
 8007096:	2301      	movne	r3, #1
 8007098:	2300      	moveq	r3, #0
 800709a:	b2db      	uxtb	r3, r3
 800709c:	e02e      	b.n	80070fc <HAL_DMA_IRQHandler+0x208>
 800709e:	bf00      	nop
 80070a0:	24000000 	.word	0x24000000
 80070a4:	1b4e81b5 	.word	0x1b4e81b5
 80070a8:	40020010 	.word	0x40020010
 80070ac:	40020028 	.word	0x40020028
 80070b0:	40020040 	.word	0x40020040
 80070b4:	40020058 	.word	0x40020058
 80070b8:	40020070 	.word	0x40020070
 80070bc:	40020088 	.word	0x40020088
 80070c0:	400200a0 	.word	0x400200a0
 80070c4:	400200b8 	.word	0x400200b8
 80070c8:	40020410 	.word	0x40020410
 80070cc:	40020428 	.word	0x40020428
 80070d0:	40020440 	.word	0x40020440
 80070d4:	40020458 	.word	0x40020458
 80070d8:	40020470 	.word	0x40020470
 80070dc:	40020488 	.word	0x40020488
 80070e0:	400204a0 	.word	0x400204a0
 80070e4:	400204b8 	.word	0x400204b8
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f003 0308 	and.w	r3, r3, #8
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	bf14      	ite	ne
 80070f6:	2301      	movne	r3, #1
 80070f8:	2300      	moveq	r3, #0
 80070fa:	b2db      	uxtb	r3, r3
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d015      	beq.n	800712c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	681a      	ldr	r2, [r3, #0]
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f022 0204 	bic.w	r2, r2, #4
 800710e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007114:	f003 031f 	and.w	r3, r3, #31
 8007118:	2208      	movs	r2, #8
 800711a:	409a      	lsls	r2, r3
 800711c:	6a3b      	ldr	r3, [r7, #32]
 800711e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007124:	f043 0201 	orr.w	r2, r3, #1
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007130:	f003 031f 	and.w	r3, r3, #31
 8007134:	69ba      	ldr	r2, [r7, #24]
 8007136:	fa22 f303 	lsr.w	r3, r2, r3
 800713a:	f003 0301 	and.w	r3, r3, #1
 800713e:	2b00      	cmp	r3, #0
 8007140:	d06e      	beq.n	8007220 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	4a69      	ldr	r2, [pc, #420]	; (80072ec <HAL_DMA_IRQHandler+0x3f8>)
 8007148:	4293      	cmp	r3, r2
 800714a:	d04a      	beq.n	80071e2 <HAL_DMA_IRQHandler+0x2ee>
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	4a67      	ldr	r2, [pc, #412]	; (80072f0 <HAL_DMA_IRQHandler+0x3fc>)
 8007152:	4293      	cmp	r3, r2
 8007154:	d045      	beq.n	80071e2 <HAL_DMA_IRQHandler+0x2ee>
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	4a66      	ldr	r2, [pc, #408]	; (80072f4 <HAL_DMA_IRQHandler+0x400>)
 800715c:	4293      	cmp	r3, r2
 800715e:	d040      	beq.n	80071e2 <HAL_DMA_IRQHandler+0x2ee>
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	4a64      	ldr	r2, [pc, #400]	; (80072f8 <HAL_DMA_IRQHandler+0x404>)
 8007166:	4293      	cmp	r3, r2
 8007168:	d03b      	beq.n	80071e2 <HAL_DMA_IRQHandler+0x2ee>
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	4a63      	ldr	r2, [pc, #396]	; (80072fc <HAL_DMA_IRQHandler+0x408>)
 8007170:	4293      	cmp	r3, r2
 8007172:	d036      	beq.n	80071e2 <HAL_DMA_IRQHandler+0x2ee>
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	4a61      	ldr	r2, [pc, #388]	; (8007300 <HAL_DMA_IRQHandler+0x40c>)
 800717a:	4293      	cmp	r3, r2
 800717c:	d031      	beq.n	80071e2 <HAL_DMA_IRQHandler+0x2ee>
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	4a60      	ldr	r2, [pc, #384]	; (8007304 <HAL_DMA_IRQHandler+0x410>)
 8007184:	4293      	cmp	r3, r2
 8007186:	d02c      	beq.n	80071e2 <HAL_DMA_IRQHandler+0x2ee>
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	4a5e      	ldr	r2, [pc, #376]	; (8007308 <HAL_DMA_IRQHandler+0x414>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d027      	beq.n	80071e2 <HAL_DMA_IRQHandler+0x2ee>
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	4a5d      	ldr	r2, [pc, #372]	; (800730c <HAL_DMA_IRQHandler+0x418>)
 8007198:	4293      	cmp	r3, r2
 800719a:	d022      	beq.n	80071e2 <HAL_DMA_IRQHandler+0x2ee>
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	4a5b      	ldr	r2, [pc, #364]	; (8007310 <HAL_DMA_IRQHandler+0x41c>)
 80071a2:	4293      	cmp	r3, r2
 80071a4:	d01d      	beq.n	80071e2 <HAL_DMA_IRQHandler+0x2ee>
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	4a5a      	ldr	r2, [pc, #360]	; (8007314 <HAL_DMA_IRQHandler+0x420>)
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d018      	beq.n	80071e2 <HAL_DMA_IRQHandler+0x2ee>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	4a58      	ldr	r2, [pc, #352]	; (8007318 <HAL_DMA_IRQHandler+0x424>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d013      	beq.n	80071e2 <HAL_DMA_IRQHandler+0x2ee>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	4a57      	ldr	r2, [pc, #348]	; (800731c <HAL_DMA_IRQHandler+0x428>)
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d00e      	beq.n	80071e2 <HAL_DMA_IRQHandler+0x2ee>
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	4a55      	ldr	r2, [pc, #340]	; (8007320 <HAL_DMA_IRQHandler+0x42c>)
 80071ca:	4293      	cmp	r3, r2
 80071cc:	d009      	beq.n	80071e2 <HAL_DMA_IRQHandler+0x2ee>
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	4a54      	ldr	r2, [pc, #336]	; (8007324 <HAL_DMA_IRQHandler+0x430>)
 80071d4:	4293      	cmp	r3, r2
 80071d6:	d004      	beq.n	80071e2 <HAL_DMA_IRQHandler+0x2ee>
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	4a52      	ldr	r2, [pc, #328]	; (8007328 <HAL_DMA_IRQHandler+0x434>)
 80071de:	4293      	cmp	r3, r2
 80071e0:	d10a      	bne.n	80071f8 <HAL_DMA_IRQHandler+0x304>
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	695b      	ldr	r3, [r3, #20]
 80071e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	bf14      	ite	ne
 80071f0:	2301      	movne	r3, #1
 80071f2:	2300      	moveq	r3, #0
 80071f4:	b2db      	uxtb	r3, r3
 80071f6:	e003      	b.n	8007200 <HAL_DMA_IRQHandler+0x30c>
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	2300      	movs	r3, #0
 8007200:	2b00      	cmp	r3, #0
 8007202:	d00d      	beq.n	8007220 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007208:	f003 031f 	and.w	r3, r3, #31
 800720c:	2201      	movs	r2, #1
 800720e:	409a      	lsls	r2, r3
 8007210:	6a3b      	ldr	r3, [r7, #32]
 8007212:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007218:	f043 0202 	orr.w	r2, r3, #2
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007224:	f003 031f 	and.w	r3, r3, #31
 8007228:	2204      	movs	r2, #4
 800722a:	409a      	lsls	r2, r3
 800722c:	69bb      	ldr	r3, [r7, #24]
 800722e:	4013      	ands	r3, r2
 8007230:	2b00      	cmp	r3, #0
 8007232:	f000 808f 	beq.w	8007354 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	4a2c      	ldr	r2, [pc, #176]	; (80072ec <HAL_DMA_IRQHandler+0x3f8>)
 800723c:	4293      	cmp	r3, r2
 800723e:	d04a      	beq.n	80072d6 <HAL_DMA_IRQHandler+0x3e2>
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	4a2a      	ldr	r2, [pc, #168]	; (80072f0 <HAL_DMA_IRQHandler+0x3fc>)
 8007246:	4293      	cmp	r3, r2
 8007248:	d045      	beq.n	80072d6 <HAL_DMA_IRQHandler+0x3e2>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	4a29      	ldr	r2, [pc, #164]	; (80072f4 <HAL_DMA_IRQHandler+0x400>)
 8007250:	4293      	cmp	r3, r2
 8007252:	d040      	beq.n	80072d6 <HAL_DMA_IRQHandler+0x3e2>
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	4a27      	ldr	r2, [pc, #156]	; (80072f8 <HAL_DMA_IRQHandler+0x404>)
 800725a:	4293      	cmp	r3, r2
 800725c:	d03b      	beq.n	80072d6 <HAL_DMA_IRQHandler+0x3e2>
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	4a26      	ldr	r2, [pc, #152]	; (80072fc <HAL_DMA_IRQHandler+0x408>)
 8007264:	4293      	cmp	r3, r2
 8007266:	d036      	beq.n	80072d6 <HAL_DMA_IRQHandler+0x3e2>
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	4a24      	ldr	r2, [pc, #144]	; (8007300 <HAL_DMA_IRQHandler+0x40c>)
 800726e:	4293      	cmp	r3, r2
 8007270:	d031      	beq.n	80072d6 <HAL_DMA_IRQHandler+0x3e2>
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	4a23      	ldr	r2, [pc, #140]	; (8007304 <HAL_DMA_IRQHandler+0x410>)
 8007278:	4293      	cmp	r3, r2
 800727a:	d02c      	beq.n	80072d6 <HAL_DMA_IRQHandler+0x3e2>
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4a21      	ldr	r2, [pc, #132]	; (8007308 <HAL_DMA_IRQHandler+0x414>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d027      	beq.n	80072d6 <HAL_DMA_IRQHandler+0x3e2>
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	4a20      	ldr	r2, [pc, #128]	; (800730c <HAL_DMA_IRQHandler+0x418>)
 800728c:	4293      	cmp	r3, r2
 800728e:	d022      	beq.n	80072d6 <HAL_DMA_IRQHandler+0x3e2>
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	4a1e      	ldr	r2, [pc, #120]	; (8007310 <HAL_DMA_IRQHandler+0x41c>)
 8007296:	4293      	cmp	r3, r2
 8007298:	d01d      	beq.n	80072d6 <HAL_DMA_IRQHandler+0x3e2>
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	4a1d      	ldr	r2, [pc, #116]	; (8007314 <HAL_DMA_IRQHandler+0x420>)
 80072a0:	4293      	cmp	r3, r2
 80072a2:	d018      	beq.n	80072d6 <HAL_DMA_IRQHandler+0x3e2>
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	4a1b      	ldr	r2, [pc, #108]	; (8007318 <HAL_DMA_IRQHandler+0x424>)
 80072aa:	4293      	cmp	r3, r2
 80072ac:	d013      	beq.n	80072d6 <HAL_DMA_IRQHandler+0x3e2>
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	4a1a      	ldr	r2, [pc, #104]	; (800731c <HAL_DMA_IRQHandler+0x428>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d00e      	beq.n	80072d6 <HAL_DMA_IRQHandler+0x3e2>
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	4a18      	ldr	r2, [pc, #96]	; (8007320 <HAL_DMA_IRQHandler+0x42c>)
 80072be:	4293      	cmp	r3, r2
 80072c0:	d009      	beq.n	80072d6 <HAL_DMA_IRQHandler+0x3e2>
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	4a17      	ldr	r2, [pc, #92]	; (8007324 <HAL_DMA_IRQHandler+0x430>)
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d004      	beq.n	80072d6 <HAL_DMA_IRQHandler+0x3e2>
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	4a15      	ldr	r2, [pc, #84]	; (8007328 <HAL_DMA_IRQHandler+0x434>)
 80072d2:	4293      	cmp	r3, r2
 80072d4:	d12a      	bne.n	800732c <HAL_DMA_IRQHandler+0x438>
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f003 0302 	and.w	r3, r3, #2
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	bf14      	ite	ne
 80072e4:	2301      	movne	r3, #1
 80072e6:	2300      	moveq	r3, #0
 80072e8:	b2db      	uxtb	r3, r3
 80072ea:	e023      	b.n	8007334 <HAL_DMA_IRQHandler+0x440>
 80072ec:	40020010 	.word	0x40020010
 80072f0:	40020028 	.word	0x40020028
 80072f4:	40020040 	.word	0x40020040
 80072f8:	40020058 	.word	0x40020058
 80072fc:	40020070 	.word	0x40020070
 8007300:	40020088 	.word	0x40020088
 8007304:	400200a0 	.word	0x400200a0
 8007308:	400200b8 	.word	0x400200b8
 800730c:	40020410 	.word	0x40020410
 8007310:	40020428 	.word	0x40020428
 8007314:	40020440 	.word	0x40020440
 8007318:	40020458 	.word	0x40020458
 800731c:	40020470 	.word	0x40020470
 8007320:	40020488 	.word	0x40020488
 8007324:	400204a0 	.word	0x400204a0
 8007328:	400204b8 	.word	0x400204b8
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	2300      	movs	r3, #0
 8007334:	2b00      	cmp	r3, #0
 8007336:	d00d      	beq.n	8007354 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800733c:	f003 031f 	and.w	r3, r3, #31
 8007340:	2204      	movs	r2, #4
 8007342:	409a      	lsls	r2, r3
 8007344:	6a3b      	ldr	r3, [r7, #32]
 8007346:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800734c:	f043 0204 	orr.w	r2, r3, #4
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007358:	f003 031f 	and.w	r3, r3, #31
 800735c:	2210      	movs	r2, #16
 800735e:	409a      	lsls	r2, r3
 8007360:	69bb      	ldr	r3, [r7, #24]
 8007362:	4013      	ands	r3, r2
 8007364:	2b00      	cmp	r3, #0
 8007366:	f000 80a6 	beq.w	80074b6 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	4a85      	ldr	r2, [pc, #532]	; (8007584 <HAL_DMA_IRQHandler+0x690>)
 8007370:	4293      	cmp	r3, r2
 8007372:	d04a      	beq.n	800740a <HAL_DMA_IRQHandler+0x516>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	4a83      	ldr	r2, [pc, #524]	; (8007588 <HAL_DMA_IRQHandler+0x694>)
 800737a:	4293      	cmp	r3, r2
 800737c:	d045      	beq.n	800740a <HAL_DMA_IRQHandler+0x516>
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	4a82      	ldr	r2, [pc, #520]	; (800758c <HAL_DMA_IRQHandler+0x698>)
 8007384:	4293      	cmp	r3, r2
 8007386:	d040      	beq.n	800740a <HAL_DMA_IRQHandler+0x516>
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	4a80      	ldr	r2, [pc, #512]	; (8007590 <HAL_DMA_IRQHandler+0x69c>)
 800738e:	4293      	cmp	r3, r2
 8007390:	d03b      	beq.n	800740a <HAL_DMA_IRQHandler+0x516>
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	4a7f      	ldr	r2, [pc, #508]	; (8007594 <HAL_DMA_IRQHandler+0x6a0>)
 8007398:	4293      	cmp	r3, r2
 800739a:	d036      	beq.n	800740a <HAL_DMA_IRQHandler+0x516>
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	4a7d      	ldr	r2, [pc, #500]	; (8007598 <HAL_DMA_IRQHandler+0x6a4>)
 80073a2:	4293      	cmp	r3, r2
 80073a4:	d031      	beq.n	800740a <HAL_DMA_IRQHandler+0x516>
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	4a7c      	ldr	r2, [pc, #496]	; (800759c <HAL_DMA_IRQHandler+0x6a8>)
 80073ac:	4293      	cmp	r3, r2
 80073ae:	d02c      	beq.n	800740a <HAL_DMA_IRQHandler+0x516>
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	4a7a      	ldr	r2, [pc, #488]	; (80075a0 <HAL_DMA_IRQHandler+0x6ac>)
 80073b6:	4293      	cmp	r3, r2
 80073b8:	d027      	beq.n	800740a <HAL_DMA_IRQHandler+0x516>
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	4a79      	ldr	r2, [pc, #484]	; (80075a4 <HAL_DMA_IRQHandler+0x6b0>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d022      	beq.n	800740a <HAL_DMA_IRQHandler+0x516>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	4a77      	ldr	r2, [pc, #476]	; (80075a8 <HAL_DMA_IRQHandler+0x6b4>)
 80073ca:	4293      	cmp	r3, r2
 80073cc:	d01d      	beq.n	800740a <HAL_DMA_IRQHandler+0x516>
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	4a76      	ldr	r2, [pc, #472]	; (80075ac <HAL_DMA_IRQHandler+0x6b8>)
 80073d4:	4293      	cmp	r3, r2
 80073d6:	d018      	beq.n	800740a <HAL_DMA_IRQHandler+0x516>
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	4a74      	ldr	r2, [pc, #464]	; (80075b0 <HAL_DMA_IRQHandler+0x6bc>)
 80073de:	4293      	cmp	r3, r2
 80073e0:	d013      	beq.n	800740a <HAL_DMA_IRQHandler+0x516>
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	4a73      	ldr	r2, [pc, #460]	; (80075b4 <HAL_DMA_IRQHandler+0x6c0>)
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d00e      	beq.n	800740a <HAL_DMA_IRQHandler+0x516>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4a71      	ldr	r2, [pc, #452]	; (80075b8 <HAL_DMA_IRQHandler+0x6c4>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d009      	beq.n	800740a <HAL_DMA_IRQHandler+0x516>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	4a70      	ldr	r2, [pc, #448]	; (80075bc <HAL_DMA_IRQHandler+0x6c8>)
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d004      	beq.n	800740a <HAL_DMA_IRQHandler+0x516>
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	4a6e      	ldr	r2, [pc, #440]	; (80075c0 <HAL_DMA_IRQHandler+0x6cc>)
 8007406:	4293      	cmp	r3, r2
 8007408:	d10a      	bne.n	8007420 <HAL_DMA_IRQHandler+0x52c>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	f003 0308 	and.w	r3, r3, #8
 8007414:	2b00      	cmp	r3, #0
 8007416:	bf14      	ite	ne
 8007418:	2301      	movne	r3, #1
 800741a:	2300      	moveq	r3, #0
 800741c:	b2db      	uxtb	r3, r3
 800741e:	e009      	b.n	8007434 <HAL_DMA_IRQHandler+0x540>
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f003 0304 	and.w	r3, r3, #4
 800742a:	2b00      	cmp	r3, #0
 800742c:	bf14      	ite	ne
 800742e:	2301      	movne	r3, #1
 8007430:	2300      	moveq	r3, #0
 8007432:	b2db      	uxtb	r3, r3
 8007434:	2b00      	cmp	r3, #0
 8007436:	d03e      	beq.n	80074b6 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800743c:	f003 031f 	and.w	r3, r3, #31
 8007440:	2210      	movs	r2, #16
 8007442:	409a      	lsls	r2, r3
 8007444:	6a3b      	ldr	r3, [r7, #32]
 8007446:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007452:	2b00      	cmp	r3, #0
 8007454:	d018      	beq.n	8007488 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007460:	2b00      	cmp	r3, #0
 8007462:	d108      	bne.n	8007476 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007468:	2b00      	cmp	r3, #0
 800746a:	d024      	beq.n	80074b6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007470:	6878      	ldr	r0, [r7, #4]
 8007472:	4798      	blx	r3
 8007474:	e01f      	b.n	80074b6 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800747a:	2b00      	cmp	r3, #0
 800747c:	d01b      	beq.n	80074b6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007482:	6878      	ldr	r0, [r7, #4]
 8007484:	4798      	blx	r3
 8007486:	e016      	b.n	80074b6 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007492:	2b00      	cmp	r3, #0
 8007494:	d107      	bne.n	80074a6 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	681a      	ldr	r2, [r3, #0]
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	f022 0208 	bic.w	r2, r2, #8
 80074a4:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d003      	beq.n	80074b6 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074b2:	6878      	ldr	r0, [r7, #4]
 80074b4:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80074ba:	f003 031f 	and.w	r3, r3, #31
 80074be:	2220      	movs	r2, #32
 80074c0:	409a      	lsls	r2, r3
 80074c2:	69bb      	ldr	r3, [r7, #24]
 80074c4:	4013      	ands	r3, r2
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	f000 8110 	beq.w	80076ec <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	4a2c      	ldr	r2, [pc, #176]	; (8007584 <HAL_DMA_IRQHandler+0x690>)
 80074d2:	4293      	cmp	r3, r2
 80074d4:	d04a      	beq.n	800756c <HAL_DMA_IRQHandler+0x678>
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	4a2b      	ldr	r2, [pc, #172]	; (8007588 <HAL_DMA_IRQHandler+0x694>)
 80074dc:	4293      	cmp	r3, r2
 80074de:	d045      	beq.n	800756c <HAL_DMA_IRQHandler+0x678>
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	4a29      	ldr	r2, [pc, #164]	; (800758c <HAL_DMA_IRQHandler+0x698>)
 80074e6:	4293      	cmp	r3, r2
 80074e8:	d040      	beq.n	800756c <HAL_DMA_IRQHandler+0x678>
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	4a28      	ldr	r2, [pc, #160]	; (8007590 <HAL_DMA_IRQHandler+0x69c>)
 80074f0:	4293      	cmp	r3, r2
 80074f2:	d03b      	beq.n	800756c <HAL_DMA_IRQHandler+0x678>
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	4a26      	ldr	r2, [pc, #152]	; (8007594 <HAL_DMA_IRQHandler+0x6a0>)
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d036      	beq.n	800756c <HAL_DMA_IRQHandler+0x678>
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	4a25      	ldr	r2, [pc, #148]	; (8007598 <HAL_DMA_IRQHandler+0x6a4>)
 8007504:	4293      	cmp	r3, r2
 8007506:	d031      	beq.n	800756c <HAL_DMA_IRQHandler+0x678>
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	4a23      	ldr	r2, [pc, #140]	; (800759c <HAL_DMA_IRQHandler+0x6a8>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d02c      	beq.n	800756c <HAL_DMA_IRQHandler+0x678>
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	4a22      	ldr	r2, [pc, #136]	; (80075a0 <HAL_DMA_IRQHandler+0x6ac>)
 8007518:	4293      	cmp	r3, r2
 800751a:	d027      	beq.n	800756c <HAL_DMA_IRQHandler+0x678>
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	4a20      	ldr	r2, [pc, #128]	; (80075a4 <HAL_DMA_IRQHandler+0x6b0>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d022      	beq.n	800756c <HAL_DMA_IRQHandler+0x678>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	4a1f      	ldr	r2, [pc, #124]	; (80075a8 <HAL_DMA_IRQHandler+0x6b4>)
 800752c:	4293      	cmp	r3, r2
 800752e:	d01d      	beq.n	800756c <HAL_DMA_IRQHandler+0x678>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	4a1d      	ldr	r2, [pc, #116]	; (80075ac <HAL_DMA_IRQHandler+0x6b8>)
 8007536:	4293      	cmp	r3, r2
 8007538:	d018      	beq.n	800756c <HAL_DMA_IRQHandler+0x678>
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	4a1c      	ldr	r2, [pc, #112]	; (80075b0 <HAL_DMA_IRQHandler+0x6bc>)
 8007540:	4293      	cmp	r3, r2
 8007542:	d013      	beq.n	800756c <HAL_DMA_IRQHandler+0x678>
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	4a1a      	ldr	r2, [pc, #104]	; (80075b4 <HAL_DMA_IRQHandler+0x6c0>)
 800754a:	4293      	cmp	r3, r2
 800754c:	d00e      	beq.n	800756c <HAL_DMA_IRQHandler+0x678>
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	4a19      	ldr	r2, [pc, #100]	; (80075b8 <HAL_DMA_IRQHandler+0x6c4>)
 8007554:	4293      	cmp	r3, r2
 8007556:	d009      	beq.n	800756c <HAL_DMA_IRQHandler+0x678>
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	4a17      	ldr	r2, [pc, #92]	; (80075bc <HAL_DMA_IRQHandler+0x6c8>)
 800755e:	4293      	cmp	r3, r2
 8007560:	d004      	beq.n	800756c <HAL_DMA_IRQHandler+0x678>
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	4a16      	ldr	r2, [pc, #88]	; (80075c0 <HAL_DMA_IRQHandler+0x6cc>)
 8007568:	4293      	cmp	r3, r2
 800756a:	d12b      	bne.n	80075c4 <HAL_DMA_IRQHandler+0x6d0>
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	f003 0310 	and.w	r3, r3, #16
 8007576:	2b00      	cmp	r3, #0
 8007578:	bf14      	ite	ne
 800757a:	2301      	movne	r3, #1
 800757c:	2300      	moveq	r3, #0
 800757e:	b2db      	uxtb	r3, r3
 8007580:	e02a      	b.n	80075d8 <HAL_DMA_IRQHandler+0x6e4>
 8007582:	bf00      	nop
 8007584:	40020010 	.word	0x40020010
 8007588:	40020028 	.word	0x40020028
 800758c:	40020040 	.word	0x40020040
 8007590:	40020058 	.word	0x40020058
 8007594:	40020070 	.word	0x40020070
 8007598:	40020088 	.word	0x40020088
 800759c:	400200a0 	.word	0x400200a0
 80075a0:	400200b8 	.word	0x400200b8
 80075a4:	40020410 	.word	0x40020410
 80075a8:	40020428 	.word	0x40020428
 80075ac:	40020440 	.word	0x40020440
 80075b0:	40020458 	.word	0x40020458
 80075b4:	40020470 	.word	0x40020470
 80075b8:	40020488 	.word	0x40020488
 80075bc:	400204a0 	.word	0x400204a0
 80075c0:	400204b8 	.word	0x400204b8
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f003 0302 	and.w	r3, r3, #2
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	bf14      	ite	ne
 80075d2:	2301      	movne	r3, #1
 80075d4:	2300      	moveq	r3, #0
 80075d6:	b2db      	uxtb	r3, r3
 80075d8:	2b00      	cmp	r3, #0
 80075da:	f000 8087 	beq.w	80076ec <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80075e2:	f003 031f 	and.w	r3, r3, #31
 80075e6:	2220      	movs	r2, #32
 80075e8:	409a      	lsls	r2, r3
 80075ea:	6a3b      	ldr	r3, [r7, #32]
 80075ec:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80075f4:	b2db      	uxtb	r3, r3
 80075f6:	2b04      	cmp	r3, #4
 80075f8:	d139      	bne.n	800766e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	681a      	ldr	r2, [r3, #0]
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f022 0216 	bic.w	r2, r2, #22
 8007608:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	695a      	ldr	r2, [r3, #20]
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007618:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800761e:	2b00      	cmp	r3, #0
 8007620:	d103      	bne.n	800762a <HAL_DMA_IRQHandler+0x736>
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007626:	2b00      	cmp	r3, #0
 8007628:	d007      	beq.n	800763a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	681a      	ldr	r2, [r3, #0]
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f022 0208 	bic.w	r2, r2, #8
 8007638:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800763e:	f003 031f 	and.w	r3, r3, #31
 8007642:	223f      	movs	r2, #63	; 0x3f
 8007644:	409a      	lsls	r2, r3
 8007646:	6a3b      	ldr	r3, [r7, #32]
 8007648:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	2201      	movs	r2, #1
 800764e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	2200      	movs	r2, #0
 8007656:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800765e:	2b00      	cmp	r3, #0
 8007660:	f000 834a 	beq.w	8007cf8 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007668:	6878      	ldr	r0, [r7, #4]
 800766a:	4798      	blx	r3
          }
          return;
 800766c:	e344      	b.n	8007cf8 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007678:	2b00      	cmp	r3, #0
 800767a:	d018      	beq.n	80076ae <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007686:	2b00      	cmp	r3, #0
 8007688:	d108      	bne.n	800769c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800768e:	2b00      	cmp	r3, #0
 8007690:	d02c      	beq.n	80076ec <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007696:	6878      	ldr	r0, [r7, #4]
 8007698:	4798      	blx	r3
 800769a:	e027      	b.n	80076ec <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d023      	beq.n	80076ec <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076a8:	6878      	ldr	r0, [r7, #4]
 80076aa:	4798      	blx	r3
 80076ac:	e01e      	b.n	80076ec <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d10f      	bne.n	80076dc <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	681a      	ldr	r2, [r3, #0]
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	f022 0210 	bic.w	r2, r2, #16
 80076ca:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2201      	movs	r2, #1
 80076d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2200      	movs	r2, #0
 80076d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d003      	beq.n	80076ec <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076e8:	6878      	ldr	r0, [r7, #4]
 80076ea:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	f000 8306 	beq.w	8007d02 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076fa:	f003 0301 	and.w	r3, r3, #1
 80076fe:	2b00      	cmp	r3, #0
 8007700:	f000 8088 	beq.w	8007814 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2204      	movs	r2, #4
 8007708:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	4a7a      	ldr	r2, [pc, #488]	; (80078fc <HAL_DMA_IRQHandler+0xa08>)
 8007712:	4293      	cmp	r3, r2
 8007714:	d04a      	beq.n	80077ac <HAL_DMA_IRQHandler+0x8b8>
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	4a79      	ldr	r2, [pc, #484]	; (8007900 <HAL_DMA_IRQHandler+0xa0c>)
 800771c:	4293      	cmp	r3, r2
 800771e:	d045      	beq.n	80077ac <HAL_DMA_IRQHandler+0x8b8>
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	4a77      	ldr	r2, [pc, #476]	; (8007904 <HAL_DMA_IRQHandler+0xa10>)
 8007726:	4293      	cmp	r3, r2
 8007728:	d040      	beq.n	80077ac <HAL_DMA_IRQHandler+0x8b8>
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	4a76      	ldr	r2, [pc, #472]	; (8007908 <HAL_DMA_IRQHandler+0xa14>)
 8007730:	4293      	cmp	r3, r2
 8007732:	d03b      	beq.n	80077ac <HAL_DMA_IRQHandler+0x8b8>
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	4a74      	ldr	r2, [pc, #464]	; (800790c <HAL_DMA_IRQHandler+0xa18>)
 800773a:	4293      	cmp	r3, r2
 800773c:	d036      	beq.n	80077ac <HAL_DMA_IRQHandler+0x8b8>
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	4a73      	ldr	r2, [pc, #460]	; (8007910 <HAL_DMA_IRQHandler+0xa1c>)
 8007744:	4293      	cmp	r3, r2
 8007746:	d031      	beq.n	80077ac <HAL_DMA_IRQHandler+0x8b8>
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	4a71      	ldr	r2, [pc, #452]	; (8007914 <HAL_DMA_IRQHandler+0xa20>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d02c      	beq.n	80077ac <HAL_DMA_IRQHandler+0x8b8>
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	4a70      	ldr	r2, [pc, #448]	; (8007918 <HAL_DMA_IRQHandler+0xa24>)
 8007758:	4293      	cmp	r3, r2
 800775a:	d027      	beq.n	80077ac <HAL_DMA_IRQHandler+0x8b8>
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	4a6e      	ldr	r2, [pc, #440]	; (800791c <HAL_DMA_IRQHandler+0xa28>)
 8007762:	4293      	cmp	r3, r2
 8007764:	d022      	beq.n	80077ac <HAL_DMA_IRQHandler+0x8b8>
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	4a6d      	ldr	r2, [pc, #436]	; (8007920 <HAL_DMA_IRQHandler+0xa2c>)
 800776c:	4293      	cmp	r3, r2
 800776e:	d01d      	beq.n	80077ac <HAL_DMA_IRQHandler+0x8b8>
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	4a6b      	ldr	r2, [pc, #428]	; (8007924 <HAL_DMA_IRQHandler+0xa30>)
 8007776:	4293      	cmp	r3, r2
 8007778:	d018      	beq.n	80077ac <HAL_DMA_IRQHandler+0x8b8>
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	4a6a      	ldr	r2, [pc, #424]	; (8007928 <HAL_DMA_IRQHandler+0xa34>)
 8007780:	4293      	cmp	r3, r2
 8007782:	d013      	beq.n	80077ac <HAL_DMA_IRQHandler+0x8b8>
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	4a68      	ldr	r2, [pc, #416]	; (800792c <HAL_DMA_IRQHandler+0xa38>)
 800778a:	4293      	cmp	r3, r2
 800778c:	d00e      	beq.n	80077ac <HAL_DMA_IRQHandler+0x8b8>
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	4a67      	ldr	r2, [pc, #412]	; (8007930 <HAL_DMA_IRQHandler+0xa3c>)
 8007794:	4293      	cmp	r3, r2
 8007796:	d009      	beq.n	80077ac <HAL_DMA_IRQHandler+0x8b8>
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	4a65      	ldr	r2, [pc, #404]	; (8007934 <HAL_DMA_IRQHandler+0xa40>)
 800779e:	4293      	cmp	r3, r2
 80077a0:	d004      	beq.n	80077ac <HAL_DMA_IRQHandler+0x8b8>
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	4a64      	ldr	r2, [pc, #400]	; (8007938 <HAL_DMA_IRQHandler+0xa44>)
 80077a8:	4293      	cmp	r3, r2
 80077aa:	d108      	bne.n	80077be <HAL_DMA_IRQHandler+0x8ca>
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	681a      	ldr	r2, [r3, #0]
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f022 0201 	bic.w	r2, r2, #1
 80077ba:	601a      	str	r2, [r3, #0]
 80077bc:	e007      	b.n	80077ce <HAL_DMA_IRQHandler+0x8da>
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	681a      	ldr	r2, [r3, #0]
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f022 0201 	bic.w	r2, r2, #1
 80077cc:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	3301      	adds	r3, #1
 80077d2:	60fb      	str	r3, [r7, #12]
 80077d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80077d6:	429a      	cmp	r2, r3
 80077d8:	d307      	bcc.n	80077ea <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f003 0301 	and.w	r3, r3, #1
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d1f2      	bne.n	80077ce <HAL_DMA_IRQHandler+0x8da>
 80077e8:	e000      	b.n	80077ec <HAL_DMA_IRQHandler+0x8f8>
            break;
 80077ea:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	f003 0301 	and.w	r3, r3, #1
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d004      	beq.n	8007804 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	2203      	movs	r2, #3
 80077fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8007802:	e003      	b.n	800780c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2201      	movs	r2, #1
 8007808:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	2200      	movs	r2, #0
 8007810:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007818:	2b00      	cmp	r3, #0
 800781a:	f000 8272 	beq.w	8007d02 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007822:	6878      	ldr	r0, [r7, #4]
 8007824:	4798      	blx	r3
 8007826:	e26c      	b.n	8007d02 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	4a43      	ldr	r2, [pc, #268]	; (800793c <HAL_DMA_IRQHandler+0xa48>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d022      	beq.n	8007878 <HAL_DMA_IRQHandler+0x984>
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	4a42      	ldr	r2, [pc, #264]	; (8007940 <HAL_DMA_IRQHandler+0xa4c>)
 8007838:	4293      	cmp	r3, r2
 800783a:	d01d      	beq.n	8007878 <HAL_DMA_IRQHandler+0x984>
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	4a40      	ldr	r2, [pc, #256]	; (8007944 <HAL_DMA_IRQHandler+0xa50>)
 8007842:	4293      	cmp	r3, r2
 8007844:	d018      	beq.n	8007878 <HAL_DMA_IRQHandler+0x984>
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	4a3f      	ldr	r2, [pc, #252]	; (8007948 <HAL_DMA_IRQHandler+0xa54>)
 800784c:	4293      	cmp	r3, r2
 800784e:	d013      	beq.n	8007878 <HAL_DMA_IRQHandler+0x984>
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	4a3d      	ldr	r2, [pc, #244]	; (800794c <HAL_DMA_IRQHandler+0xa58>)
 8007856:	4293      	cmp	r3, r2
 8007858:	d00e      	beq.n	8007878 <HAL_DMA_IRQHandler+0x984>
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	4a3c      	ldr	r2, [pc, #240]	; (8007950 <HAL_DMA_IRQHandler+0xa5c>)
 8007860:	4293      	cmp	r3, r2
 8007862:	d009      	beq.n	8007878 <HAL_DMA_IRQHandler+0x984>
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	4a3a      	ldr	r2, [pc, #232]	; (8007954 <HAL_DMA_IRQHandler+0xa60>)
 800786a:	4293      	cmp	r3, r2
 800786c:	d004      	beq.n	8007878 <HAL_DMA_IRQHandler+0x984>
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	4a39      	ldr	r2, [pc, #228]	; (8007958 <HAL_DMA_IRQHandler+0xa64>)
 8007874:	4293      	cmp	r3, r2
 8007876:	d101      	bne.n	800787c <HAL_DMA_IRQHandler+0x988>
 8007878:	2301      	movs	r3, #1
 800787a:	e000      	b.n	800787e <HAL_DMA_IRQHandler+0x98a>
 800787c:	2300      	movs	r3, #0
 800787e:	2b00      	cmp	r3, #0
 8007880:	f000 823f 	beq.w	8007d02 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007890:	f003 031f 	and.w	r3, r3, #31
 8007894:	2204      	movs	r2, #4
 8007896:	409a      	lsls	r2, r3
 8007898:	697b      	ldr	r3, [r7, #20]
 800789a:	4013      	ands	r3, r2
 800789c:	2b00      	cmp	r3, #0
 800789e:	f000 80cd 	beq.w	8007a3c <HAL_DMA_IRQHandler+0xb48>
 80078a2:	693b      	ldr	r3, [r7, #16]
 80078a4:	f003 0304 	and.w	r3, r3, #4
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	f000 80c7 	beq.w	8007a3c <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80078b2:	f003 031f 	and.w	r3, r3, #31
 80078b6:	2204      	movs	r2, #4
 80078b8:	409a      	lsls	r2, r3
 80078ba:	69fb      	ldr	r3, [r7, #28]
 80078bc:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80078be:	693b      	ldr	r3, [r7, #16]
 80078c0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d049      	beq.n	800795c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80078c8:	693b      	ldr	r3, [r7, #16]
 80078ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d109      	bne.n	80078e6 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	f000 8210 	beq.w	8007cfc <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80078e0:	6878      	ldr	r0, [r7, #4]
 80078e2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80078e4:	e20a      	b.n	8007cfc <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	f000 8206 	beq.w	8007cfc <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078f4:	6878      	ldr	r0, [r7, #4]
 80078f6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80078f8:	e200      	b.n	8007cfc <HAL_DMA_IRQHandler+0xe08>
 80078fa:	bf00      	nop
 80078fc:	40020010 	.word	0x40020010
 8007900:	40020028 	.word	0x40020028
 8007904:	40020040 	.word	0x40020040
 8007908:	40020058 	.word	0x40020058
 800790c:	40020070 	.word	0x40020070
 8007910:	40020088 	.word	0x40020088
 8007914:	400200a0 	.word	0x400200a0
 8007918:	400200b8 	.word	0x400200b8
 800791c:	40020410 	.word	0x40020410
 8007920:	40020428 	.word	0x40020428
 8007924:	40020440 	.word	0x40020440
 8007928:	40020458 	.word	0x40020458
 800792c:	40020470 	.word	0x40020470
 8007930:	40020488 	.word	0x40020488
 8007934:	400204a0 	.word	0x400204a0
 8007938:	400204b8 	.word	0x400204b8
 800793c:	58025408 	.word	0x58025408
 8007940:	5802541c 	.word	0x5802541c
 8007944:	58025430 	.word	0x58025430
 8007948:	58025444 	.word	0x58025444
 800794c:	58025458 	.word	0x58025458
 8007950:	5802546c 	.word	0x5802546c
 8007954:	58025480 	.word	0x58025480
 8007958:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800795c:	693b      	ldr	r3, [r7, #16]
 800795e:	f003 0320 	and.w	r3, r3, #32
 8007962:	2b00      	cmp	r3, #0
 8007964:	d160      	bne.n	8007a28 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	4a7f      	ldr	r2, [pc, #508]	; (8007b68 <HAL_DMA_IRQHandler+0xc74>)
 800796c:	4293      	cmp	r3, r2
 800796e:	d04a      	beq.n	8007a06 <HAL_DMA_IRQHandler+0xb12>
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	4a7d      	ldr	r2, [pc, #500]	; (8007b6c <HAL_DMA_IRQHandler+0xc78>)
 8007976:	4293      	cmp	r3, r2
 8007978:	d045      	beq.n	8007a06 <HAL_DMA_IRQHandler+0xb12>
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	4a7c      	ldr	r2, [pc, #496]	; (8007b70 <HAL_DMA_IRQHandler+0xc7c>)
 8007980:	4293      	cmp	r3, r2
 8007982:	d040      	beq.n	8007a06 <HAL_DMA_IRQHandler+0xb12>
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	4a7a      	ldr	r2, [pc, #488]	; (8007b74 <HAL_DMA_IRQHandler+0xc80>)
 800798a:	4293      	cmp	r3, r2
 800798c:	d03b      	beq.n	8007a06 <HAL_DMA_IRQHandler+0xb12>
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	4a79      	ldr	r2, [pc, #484]	; (8007b78 <HAL_DMA_IRQHandler+0xc84>)
 8007994:	4293      	cmp	r3, r2
 8007996:	d036      	beq.n	8007a06 <HAL_DMA_IRQHandler+0xb12>
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	4a77      	ldr	r2, [pc, #476]	; (8007b7c <HAL_DMA_IRQHandler+0xc88>)
 800799e:	4293      	cmp	r3, r2
 80079a0:	d031      	beq.n	8007a06 <HAL_DMA_IRQHandler+0xb12>
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	4a76      	ldr	r2, [pc, #472]	; (8007b80 <HAL_DMA_IRQHandler+0xc8c>)
 80079a8:	4293      	cmp	r3, r2
 80079aa:	d02c      	beq.n	8007a06 <HAL_DMA_IRQHandler+0xb12>
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	4a74      	ldr	r2, [pc, #464]	; (8007b84 <HAL_DMA_IRQHandler+0xc90>)
 80079b2:	4293      	cmp	r3, r2
 80079b4:	d027      	beq.n	8007a06 <HAL_DMA_IRQHandler+0xb12>
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	4a73      	ldr	r2, [pc, #460]	; (8007b88 <HAL_DMA_IRQHandler+0xc94>)
 80079bc:	4293      	cmp	r3, r2
 80079be:	d022      	beq.n	8007a06 <HAL_DMA_IRQHandler+0xb12>
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	4a71      	ldr	r2, [pc, #452]	; (8007b8c <HAL_DMA_IRQHandler+0xc98>)
 80079c6:	4293      	cmp	r3, r2
 80079c8:	d01d      	beq.n	8007a06 <HAL_DMA_IRQHandler+0xb12>
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	4a70      	ldr	r2, [pc, #448]	; (8007b90 <HAL_DMA_IRQHandler+0xc9c>)
 80079d0:	4293      	cmp	r3, r2
 80079d2:	d018      	beq.n	8007a06 <HAL_DMA_IRQHandler+0xb12>
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	4a6e      	ldr	r2, [pc, #440]	; (8007b94 <HAL_DMA_IRQHandler+0xca0>)
 80079da:	4293      	cmp	r3, r2
 80079dc:	d013      	beq.n	8007a06 <HAL_DMA_IRQHandler+0xb12>
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	4a6d      	ldr	r2, [pc, #436]	; (8007b98 <HAL_DMA_IRQHandler+0xca4>)
 80079e4:	4293      	cmp	r3, r2
 80079e6:	d00e      	beq.n	8007a06 <HAL_DMA_IRQHandler+0xb12>
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	4a6b      	ldr	r2, [pc, #428]	; (8007b9c <HAL_DMA_IRQHandler+0xca8>)
 80079ee:	4293      	cmp	r3, r2
 80079f0:	d009      	beq.n	8007a06 <HAL_DMA_IRQHandler+0xb12>
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	4a6a      	ldr	r2, [pc, #424]	; (8007ba0 <HAL_DMA_IRQHandler+0xcac>)
 80079f8:	4293      	cmp	r3, r2
 80079fa:	d004      	beq.n	8007a06 <HAL_DMA_IRQHandler+0xb12>
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	4a68      	ldr	r2, [pc, #416]	; (8007ba4 <HAL_DMA_IRQHandler+0xcb0>)
 8007a02:	4293      	cmp	r3, r2
 8007a04:	d108      	bne.n	8007a18 <HAL_DMA_IRQHandler+0xb24>
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	681a      	ldr	r2, [r3, #0]
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f022 0208 	bic.w	r2, r2, #8
 8007a14:	601a      	str	r2, [r3, #0]
 8007a16:	e007      	b.n	8007a28 <HAL_DMA_IRQHandler+0xb34>
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	681a      	ldr	r2, [r3, #0]
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f022 0204 	bic.w	r2, r2, #4
 8007a26:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	f000 8165 	beq.w	8007cfc <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a36:	6878      	ldr	r0, [r7, #4]
 8007a38:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007a3a:	e15f      	b.n	8007cfc <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a40:	f003 031f 	and.w	r3, r3, #31
 8007a44:	2202      	movs	r2, #2
 8007a46:	409a      	lsls	r2, r3
 8007a48:	697b      	ldr	r3, [r7, #20]
 8007a4a:	4013      	ands	r3, r2
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	f000 80c5 	beq.w	8007bdc <HAL_DMA_IRQHandler+0xce8>
 8007a52:	693b      	ldr	r3, [r7, #16]
 8007a54:	f003 0302 	and.w	r3, r3, #2
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	f000 80bf 	beq.w	8007bdc <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a62:	f003 031f 	and.w	r3, r3, #31
 8007a66:	2202      	movs	r2, #2
 8007a68:	409a      	lsls	r2, r3
 8007a6a:	69fb      	ldr	r3, [r7, #28]
 8007a6c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007a6e:	693b      	ldr	r3, [r7, #16]
 8007a70:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d018      	beq.n	8007aaa <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8007a78:	693b      	ldr	r3, [r7, #16]
 8007a7a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d109      	bne.n	8007a96 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	f000 813a 	beq.w	8007d00 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a90:	6878      	ldr	r0, [r7, #4]
 8007a92:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007a94:	e134      	b.n	8007d00 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	f000 8130 	beq.w	8007d00 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007aa4:	6878      	ldr	r0, [r7, #4]
 8007aa6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007aa8:	e12a      	b.n	8007d00 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8007aaa:	693b      	ldr	r3, [r7, #16]
 8007aac:	f003 0320 	and.w	r3, r3, #32
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	f040 8089 	bne.w	8007bc8 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	4a2b      	ldr	r2, [pc, #172]	; (8007b68 <HAL_DMA_IRQHandler+0xc74>)
 8007abc:	4293      	cmp	r3, r2
 8007abe:	d04a      	beq.n	8007b56 <HAL_DMA_IRQHandler+0xc62>
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	4a29      	ldr	r2, [pc, #164]	; (8007b6c <HAL_DMA_IRQHandler+0xc78>)
 8007ac6:	4293      	cmp	r3, r2
 8007ac8:	d045      	beq.n	8007b56 <HAL_DMA_IRQHandler+0xc62>
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	4a28      	ldr	r2, [pc, #160]	; (8007b70 <HAL_DMA_IRQHandler+0xc7c>)
 8007ad0:	4293      	cmp	r3, r2
 8007ad2:	d040      	beq.n	8007b56 <HAL_DMA_IRQHandler+0xc62>
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	4a26      	ldr	r2, [pc, #152]	; (8007b74 <HAL_DMA_IRQHandler+0xc80>)
 8007ada:	4293      	cmp	r3, r2
 8007adc:	d03b      	beq.n	8007b56 <HAL_DMA_IRQHandler+0xc62>
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	4a25      	ldr	r2, [pc, #148]	; (8007b78 <HAL_DMA_IRQHandler+0xc84>)
 8007ae4:	4293      	cmp	r3, r2
 8007ae6:	d036      	beq.n	8007b56 <HAL_DMA_IRQHandler+0xc62>
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	4a23      	ldr	r2, [pc, #140]	; (8007b7c <HAL_DMA_IRQHandler+0xc88>)
 8007aee:	4293      	cmp	r3, r2
 8007af0:	d031      	beq.n	8007b56 <HAL_DMA_IRQHandler+0xc62>
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	4a22      	ldr	r2, [pc, #136]	; (8007b80 <HAL_DMA_IRQHandler+0xc8c>)
 8007af8:	4293      	cmp	r3, r2
 8007afa:	d02c      	beq.n	8007b56 <HAL_DMA_IRQHandler+0xc62>
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	4a20      	ldr	r2, [pc, #128]	; (8007b84 <HAL_DMA_IRQHandler+0xc90>)
 8007b02:	4293      	cmp	r3, r2
 8007b04:	d027      	beq.n	8007b56 <HAL_DMA_IRQHandler+0xc62>
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	4a1f      	ldr	r2, [pc, #124]	; (8007b88 <HAL_DMA_IRQHandler+0xc94>)
 8007b0c:	4293      	cmp	r3, r2
 8007b0e:	d022      	beq.n	8007b56 <HAL_DMA_IRQHandler+0xc62>
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	4a1d      	ldr	r2, [pc, #116]	; (8007b8c <HAL_DMA_IRQHandler+0xc98>)
 8007b16:	4293      	cmp	r3, r2
 8007b18:	d01d      	beq.n	8007b56 <HAL_DMA_IRQHandler+0xc62>
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	4a1c      	ldr	r2, [pc, #112]	; (8007b90 <HAL_DMA_IRQHandler+0xc9c>)
 8007b20:	4293      	cmp	r3, r2
 8007b22:	d018      	beq.n	8007b56 <HAL_DMA_IRQHandler+0xc62>
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	4a1a      	ldr	r2, [pc, #104]	; (8007b94 <HAL_DMA_IRQHandler+0xca0>)
 8007b2a:	4293      	cmp	r3, r2
 8007b2c:	d013      	beq.n	8007b56 <HAL_DMA_IRQHandler+0xc62>
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	4a19      	ldr	r2, [pc, #100]	; (8007b98 <HAL_DMA_IRQHandler+0xca4>)
 8007b34:	4293      	cmp	r3, r2
 8007b36:	d00e      	beq.n	8007b56 <HAL_DMA_IRQHandler+0xc62>
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	4a17      	ldr	r2, [pc, #92]	; (8007b9c <HAL_DMA_IRQHandler+0xca8>)
 8007b3e:	4293      	cmp	r3, r2
 8007b40:	d009      	beq.n	8007b56 <HAL_DMA_IRQHandler+0xc62>
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	4a16      	ldr	r2, [pc, #88]	; (8007ba0 <HAL_DMA_IRQHandler+0xcac>)
 8007b48:	4293      	cmp	r3, r2
 8007b4a:	d004      	beq.n	8007b56 <HAL_DMA_IRQHandler+0xc62>
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	4a14      	ldr	r2, [pc, #80]	; (8007ba4 <HAL_DMA_IRQHandler+0xcb0>)
 8007b52:	4293      	cmp	r3, r2
 8007b54:	d128      	bne.n	8007ba8 <HAL_DMA_IRQHandler+0xcb4>
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	681a      	ldr	r2, [r3, #0]
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	f022 0214 	bic.w	r2, r2, #20
 8007b64:	601a      	str	r2, [r3, #0]
 8007b66:	e027      	b.n	8007bb8 <HAL_DMA_IRQHandler+0xcc4>
 8007b68:	40020010 	.word	0x40020010
 8007b6c:	40020028 	.word	0x40020028
 8007b70:	40020040 	.word	0x40020040
 8007b74:	40020058 	.word	0x40020058
 8007b78:	40020070 	.word	0x40020070
 8007b7c:	40020088 	.word	0x40020088
 8007b80:	400200a0 	.word	0x400200a0
 8007b84:	400200b8 	.word	0x400200b8
 8007b88:	40020410 	.word	0x40020410
 8007b8c:	40020428 	.word	0x40020428
 8007b90:	40020440 	.word	0x40020440
 8007b94:	40020458 	.word	0x40020458
 8007b98:	40020470 	.word	0x40020470
 8007b9c:	40020488 	.word	0x40020488
 8007ba0:	400204a0 	.word	0x400204a0
 8007ba4:	400204b8 	.word	0x400204b8
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	681a      	ldr	r2, [r3, #0]
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	f022 020a 	bic.w	r2, r2, #10
 8007bb6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	2201      	movs	r2, #1
 8007bbc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	f000 8097 	beq.w	8007d00 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bd6:	6878      	ldr	r0, [r7, #4]
 8007bd8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007bda:	e091      	b.n	8007d00 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007be0:	f003 031f 	and.w	r3, r3, #31
 8007be4:	2208      	movs	r2, #8
 8007be6:	409a      	lsls	r2, r3
 8007be8:	697b      	ldr	r3, [r7, #20]
 8007bea:	4013      	ands	r3, r2
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	f000 8088 	beq.w	8007d02 <HAL_DMA_IRQHandler+0xe0e>
 8007bf2:	693b      	ldr	r3, [r7, #16]
 8007bf4:	f003 0308 	and.w	r3, r3, #8
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	f000 8082 	beq.w	8007d02 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	4a41      	ldr	r2, [pc, #260]	; (8007d08 <HAL_DMA_IRQHandler+0xe14>)
 8007c04:	4293      	cmp	r3, r2
 8007c06:	d04a      	beq.n	8007c9e <HAL_DMA_IRQHandler+0xdaa>
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	4a3f      	ldr	r2, [pc, #252]	; (8007d0c <HAL_DMA_IRQHandler+0xe18>)
 8007c0e:	4293      	cmp	r3, r2
 8007c10:	d045      	beq.n	8007c9e <HAL_DMA_IRQHandler+0xdaa>
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	4a3e      	ldr	r2, [pc, #248]	; (8007d10 <HAL_DMA_IRQHandler+0xe1c>)
 8007c18:	4293      	cmp	r3, r2
 8007c1a:	d040      	beq.n	8007c9e <HAL_DMA_IRQHandler+0xdaa>
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	4a3c      	ldr	r2, [pc, #240]	; (8007d14 <HAL_DMA_IRQHandler+0xe20>)
 8007c22:	4293      	cmp	r3, r2
 8007c24:	d03b      	beq.n	8007c9e <HAL_DMA_IRQHandler+0xdaa>
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	4a3b      	ldr	r2, [pc, #236]	; (8007d18 <HAL_DMA_IRQHandler+0xe24>)
 8007c2c:	4293      	cmp	r3, r2
 8007c2e:	d036      	beq.n	8007c9e <HAL_DMA_IRQHandler+0xdaa>
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	4a39      	ldr	r2, [pc, #228]	; (8007d1c <HAL_DMA_IRQHandler+0xe28>)
 8007c36:	4293      	cmp	r3, r2
 8007c38:	d031      	beq.n	8007c9e <HAL_DMA_IRQHandler+0xdaa>
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	4a38      	ldr	r2, [pc, #224]	; (8007d20 <HAL_DMA_IRQHandler+0xe2c>)
 8007c40:	4293      	cmp	r3, r2
 8007c42:	d02c      	beq.n	8007c9e <HAL_DMA_IRQHandler+0xdaa>
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	4a36      	ldr	r2, [pc, #216]	; (8007d24 <HAL_DMA_IRQHandler+0xe30>)
 8007c4a:	4293      	cmp	r3, r2
 8007c4c:	d027      	beq.n	8007c9e <HAL_DMA_IRQHandler+0xdaa>
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	4a35      	ldr	r2, [pc, #212]	; (8007d28 <HAL_DMA_IRQHandler+0xe34>)
 8007c54:	4293      	cmp	r3, r2
 8007c56:	d022      	beq.n	8007c9e <HAL_DMA_IRQHandler+0xdaa>
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	4a33      	ldr	r2, [pc, #204]	; (8007d2c <HAL_DMA_IRQHandler+0xe38>)
 8007c5e:	4293      	cmp	r3, r2
 8007c60:	d01d      	beq.n	8007c9e <HAL_DMA_IRQHandler+0xdaa>
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	4a32      	ldr	r2, [pc, #200]	; (8007d30 <HAL_DMA_IRQHandler+0xe3c>)
 8007c68:	4293      	cmp	r3, r2
 8007c6a:	d018      	beq.n	8007c9e <HAL_DMA_IRQHandler+0xdaa>
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	4a30      	ldr	r2, [pc, #192]	; (8007d34 <HAL_DMA_IRQHandler+0xe40>)
 8007c72:	4293      	cmp	r3, r2
 8007c74:	d013      	beq.n	8007c9e <HAL_DMA_IRQHandler+0xdaa>
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	4a2f      	ldr	r2, [pc, #188]	; (8007d38 <HAL_DMA_IRQHandler+0xe44>)
 8007c7c:	4293      	cmp	r3, r2
 8007c7e:	d00e      	beq.n	8007c9e <HAL_DMA_IRQHandler+0xdaa>
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	4a2d      	ldr	r2, [pc, #180]	; (8007d3c <HAL_DMA_IRQHandler+0xe48>)
 8007c86:	4293      	cmp	r3, r2
 8007c88:	d009      	beq.n	8007c9e <HAL_DMA_IRQHandler+0xdaa>
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	4a2c      	ldr	r2, [pc, #176]	; (8007d40 <HAL_DMA_IRQHandler+0xe4c>)
 8007c90:	4293      	cmp	r3, r2
 8007c92:	d004      	beq.n	8007c9e <HAL_DMA_IRQHandler+0xdaa>
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	4a2a      	ldr	r2, [pc, #168]	; (8007d44 <HAL_DMA_IRQHandler+0xe50>)
 8007c9a:	4293      	cmp	r3, r2
 8007c9c:	d108      	bne.n	8007cb0 <HAL_DMA_IRQHandler+0xdbc>
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	681a      	ldr	r2, [r3, #0]
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	f022 021c 	bic.w	r2, r2, #28
 8007cac:	601a      	str	r2, [r3, #0]
 8007cae:	e007      	b.n	8007cc0 <HAL_DMA_IRQHandler+0xdcc>
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	681a      	ldr	r2, [r3, #0]
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	f022 020e 	bic.w	r2, r2, #14
 8007cbe:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007cc4:	f003 031f 	and.w	r3, r3, #31
 8007cc8:	2201      	movs	r2, #1
 8007cca:	409a      	lsls	r2, r3
 8007ccc:	69fb      	ldr	r3, [r7, #28]
 8007cce:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2201      	movs	r2, #1
 8007cd4:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	2201      	movs	r2, #1
 8007cda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d009      	beq.n	8007d02 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007cf2:	6878      	ldr	r0, [r7, #4]
 8007cf4:	4798      	blx	r3
 8007cf6:	e004      	b.n	8007d02 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8007cf8:	bf00      	nop
 8007cfa:	e002      	b.n	8007d02 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007cfc:	bf00      	nop
 8007cfe:	e000      	b.n	8007d02 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007d00:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8007d02:	3728      	adds	r7, #40	; 0x28
 8007d04:	46bd      	mov	sp, r7
 8007d06:	bd80      	pop	{r7, pc}
 8007d08:	40020010 	.word	0x40020010
 8007d0c:	40020028 	.word	0x40020028
 8007d10:	40020040 	.word	0x40020040
 8007d14:	40020058 	.word	0x40020058
 8007d18:	40020070 	.word	0x40020070
 8007d1c:	40020088 	.word	0x40020088
 8007d20:	400200a0 	.word	0x400200a0
 8007d24:	400200b8 	.word	0x400200b8
 8007d28:	40020410 	.word	0x40020410
 8007d2c:	40020428 	.word	0x40020428
 8007d30:	40020440 	.word	0x40020440
 8007d34:	40020458 	.word	0x40020458
 8007d38:	40020470 	.word	0x40020470
 8007d3c:	40020488 	.word	0x40020488
 8007d40:	400204a0 	.word	0x400204a0
 8007d44:	400204b8 	.word	0x400204b8

08007d48 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007d48:	b480      	push	{r7}
 8007d4a:	b087      	sub	sp, #28
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	60f8      	str	r0, [r7, #12]
 8007d50:	60b9      	str	r1, [r7, #8]
 8007d52:	607a      	str	r2, [r7, #4]
 8007d54:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d5a:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d60:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	4a7f      	ldr	r2, [pc, #508]	; (8007f64 <DMA_SetConfig+0x21c>)
 8007d68:	4293      	cmp	r3, r2
 8007d6a:	d072      	beq.n	8007e52 <DMA_SetConfig+0x10a>
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	4a7d      	ldr	r2, [pc, #500]	; (8007f68 <DMA_SetConfig+0x220>)
 8007d72:	4293      	cmp	r3, r2
 8007d74:	d06d      	beq.n	8007e52 <DMA_SetConfig+0x10a>
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	4a7c      	ldr	r2, [pc, #496]	; (8007f6c <DMA_SetConfig+0x224>)
 8007d7c:	4293      	cmp	r3, r2
 8007d7e:	d068      	beq.n	8007e52 <DMA_SetConfig+0x10a>
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	4a7a      	ldr	r2, [pc, #488]	; (8007f70 <DMA_SetConfig+0x228>)
 8007d86:	4293      	cmp	r3, r2
 8007d88:	d063      	beq.n	8007e52 <DMA_SetConfig+0x10a>
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	4a79      	ldr	r2, [pc, #484]	; (8007f74 <DMA_SetConfig+0x22c>)
 8007d90:	4293      	cmp	r3, r2
 8007d92:	d05e      	beq.n	8007e52 <DMA_SetConfig+0x10a>
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	4a77      	ldr	r2, [pc, #476]	; (8007f78 <DMA_SetConfig+0x230>)
 8007d9a:	4293      	cmp	r3, r2
 8007d9c:	d059      	beq.n	8007e52 <DMA_SetConfig+0x10a>
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	4a76      	ldr	r2, [pc, #472]	; (8007f7c <DMA_SetConfig+0x234>)
 8007da4:	4293      	cmp	r3, r2
 8007da6:	d054      	beq.n	8007e52 <DMA_SetConfig+0x10a>
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	4a74      	ldr	r2, [pc, #464]	; (8007f80 <DMA_SetConfig+0x238>)
 8007dae:	4293      	cmp	r3, r2
 8007db0:	d04f      	beq.n	8007e52 <DMA_SetConfig+0x10a>
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	4a73      	ldr	r2, [pc, #460]	; (8007f84 <DMA_SetConfig+0x23c>)
 8007db8:	4293      	cmp	r3, r2
 8007dba:	d04a      	beq.n	8007e52 <DMA_SetConfig+0x10a>
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	4a71      	ldr	r2, [pc, #452]	; (8007f88 <DMA_SetConfig+0x240>)
 8007dc2:	4293      	cmp	r3, r2
 8007dc4:	d045      	beq.n	8007e52 <DMA_SetConfig+0x10a>
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	4a70      	ldr	r2, [pc, #448]	; (8007f8c <DMA_SetConfig+0x244>)
 8007dcc:	4293      	cmp	r3, r2
 8007dce:	d040      	beq.n	8007e52 <DMA_SetConfig+0x10a>
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	4a6e      	ldr	r2, [pc, #440]	; (8007f90 <DMA_SetConfig+0x248>)
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	d03b      	beq.n	8007e52 <DMA_SetConfig+0x10a>
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	4a6d      	ldr	r2, [pc, #436]	; (8007f94 <DMA_SetConfig+0x24c>)
 8007de0:	4293      	cmp	r3, r2
 8007de2:	d036      	beq.n	8007e52 <DMA_SetConfig+0x10a>
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	4a6b      	ldr	r2, [pc, #428]	; (8007f98 <DMA_SetConfig+0x250>)
 8007dea:	4293      	cmp	r3, r2
 8007dec:	d031      	beq.n	8007e52 <DMA_SetConfig+0x10a>
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	4a6a      	ldr	r2, [pc, #424]	; (8007f9c <DMA_SetConfig+0x254>)
 8007df4:	4293      	cmp	r3, r2
 8007df6:	d02c      	beq.n	8007e52 <DMA_SetConfig+0x10a>
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	4a68      	ldr	r2, [pc, #416]	; (8007fa0 <DMA_SetConfig+0x258>)
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	d027      	beq.n	8007e52 <DMA_SetConfig+0x10a>
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	4a67      	ldr	r2, [pc, #412]	; (8007fa4 <DMA_SetConfig+0x25c>)
 8007e08:	4293      	cmp	r3, r2
 8007e0a:	d022      	beq.n	8007e52 <DMA_SetConfig+0x10a>
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	4a65      	ldr	r2, [pc, #404]	; (8007fa8 <DMA_SetConfig+0x260>)
 8007e12:	4293      	cmp	r3, r2
 8007e14:	d01d      	beq.n	8007e52 <DMA_SetConfig+0x10a>
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	4a64      	ldr	r2, [pc, #400]	; (8007fac <DMA_SetConfig+0x264>)
 8007e1c:	4293      	cmp	r3, r2
 8007e1e:	d018      	beq.n	8007e52 <DMA_SetConfig+0x10a>
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	4a62      	ldr	r2, [pc, #392]	; (8007fb0 <DMA_SetConfig+0x268>)
 8007e26:	4293      	cmp	r3, r2
 8007e28:	d013      	beq.n	8007e52 <DMA_SetConfig+0x10a>
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	4a61      	ldr	r2, [pc, #388]	; (8007fb4 <DMA_SetConfig+0x26c>)
 8007e30:	4293      	cmp	r3, r2
 8007e32:	d00e      	beq.n	8007e52 <DMA_SetConfig+0x10a>
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	4a5f      	ldr	r2, [pc, #380]	; (8007fb8 <DMA_SetConfig+0x270>)
 8007e3a:	4293      	cmp	r3, r2
 8007e3c:	d009      	beq.n	8007e52 <DMA_SetConfig+0x10a>
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	4a5e      	ldr	r2, [pc, #376]	; (8007fbc <DMA_SetConfig+0x274>)
 8007e44:	4293      	cmp	r3, r2
 8007e46:	d004      	beq.n	8007e52 <DMA_SetConfig+0x10a>
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	4a5c      	ldr	r2, [pc, #368]	; (8007fc0 <DMA_SetConfig+0x278>)
 8007e4e:	4293      	cmp	r3, r2
 8007e50:	d101      	bne.n	8007e56 <DMA_SetConfig+0x10e>
 8007e52:	2301      	movs	r3, #1
 8007e54:	e000      	b.n	8007e58 <DMA_SetConfig+0x110>
 8007e56:	2300      	movs	r3, #0
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d00d      	beq.n	8007e78 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007e60:	68fa      	ldr	r2, [r7, #12]
 8007e62:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8007e64:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d004      	beq.n	8007e78 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e72:	68fa      	ldr	r2, [r7, #12]
 8007e74:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8007e76:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	4a39      	ldr	r2, [pc, #228]	; (8007f64 <DMA_SetConfig+0x21c>)
 8007e7e:	4293      	cmp	r3, r2
 8007e80:	d04a      	beq.n	8007f18 <DMA_SetConfig+0x1d0>
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	4a38      	ldr	r2, [pc, #224]	; (8007f68 <DMA_SetConfig+0x220>)
 8007e88:	4293      	cmp	r3, r2
 8007e8a:	d045      	beq.n	8007f18 <DMA_SetConfig+0x1d0>
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	4a36      	ldr	r2, [pc, #216]	; (8007f6c <DMA_SetConfig+0x224>)
 8007e92:	4293      	cmp	r3, r2
 8007e94:	d040      	beq.n	8007f18 <DMA_SetConfig+0x1d0>
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	4a35      	ldr	r2, [pc, #212]	; (8007f70 <DMA_SetConfig+0x228>)
 8007e9c:	4293      	cmp	r3, r2
 8007e9e:	d03b      	beq.n	8007f18 <DMA_SetConfig+0x1d0>
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	4a33      	ldr	r2, [pc, #204]	; (8007f74 <DMA_SetConfig+0x22c>)
 8007ea6:	4293      	cmp	r3, r2
 8007ea8:	d036      	beq.n	8007f18 <DMA_SetConfig+0x1d0>
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	4a32      	ldr	r2, [pc, #200]	; (8007f78 <DMA_SetConfig+0x230>)
 8007eb0:	4293      	cmp	r3, r2
 8007eb2:	d031      	beq.n	8007f18 <DMA_SetConfig+0x1d0>
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	4a30      	ldr	r2, [pc, #192]	; (8007f7c <DMA_SetConfig+0x234>)
 8007eba:	4293      	cmp	r3, r2
 8007ebc:	d02c      	beq.n	8007f18 <DMA_SetConfig+0x1d0>
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	4a2f      	ldr	r2, [pc, #188]	; (8007f80 <DMA_SetConfig+0x238>)
 8007ec4:	4293      	cmp	r3, r2
 8007ec6:	d027      	beq.n	8007f18 <DMA_SetConfig+0x1d0>
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	4a2d      	ldr	r2, [pc, #180]	; (8007f84 <DMA_SetConfig+0x23c>)
 8007ece:	4293      	cmp	r3, r2
 8007ed0:	d022      	beq.n	8007f18 <DMA_SetConfig+0x1d0>
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	4a2c      	ldr	r2, [pc, #176]	; (8007f88 <DMA_SetConfig+0x240>)
 8007ed8:	4293      	cmp	r3, r2
 8007eda:	d01d      	beq.n	8007f18 <DMA_SetConfig+0x1d0>
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	4a2a      	ldr	r2, [pc, #168]	; (8007f8c <DMA_SetConfig+0x244>)
 8007ee2:	4293      	cmp	r3, r2
 8007ee4:	d018      	beq.n	8007f18 <DMA_SetConfig+0x1d0>
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	4a29      	ldr	r2, [pc, #164]	; (8007f90 <DMA_SetConfig+0x248>)
 8007eec:	4293      	cmp	r3, r2
 8007eee:	d013      	beq.n	8007f18 <DMA_SetConfig+0x1d0>
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	4a27      	ldr	r2, [pc, #156]	; (8007f94 <DMA_SetConfig+0x24c>)
 8007ef6:	4293      	cmp	r3, r2
 8007ef8:	d00e      	beq.n	8007f18 <DMA_SetConfig+0x1d0>
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	4a26      	ldr	r2, [pc, #152]	; (8007f98 <DMA_SetConfig+0x250>)
 8007f00:	4293      	cmp	r3, r2
 8007f02:	d009      	beq.n	8007f18 <DMA_SetConfig+0x1d0>
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	4a24      	ldr	r2, [pc, #144]	; (8007f9c <DMA_SetConfig+0x254>)
 8007f0a:	4293      	cmp	r3, r2
 8007f0c:	d004      	beq.n	8007f18 <DMA_SetConfig+0x1d0>
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	4a23      	ldr	r2, [pc, #140]	; (8007fa0 <DMA_SetConfig+0x258>)
 8007f14:	4293      	cmp	r3, r2
 8007f16:	d101      	bne.n	8007f1c <DMA_SetConfig+0x1d4>
 8007f18:	2301      	movs	r3, #1
 8007f1a:	e000      	b.n	8007f1e <DMA_SetConfig+0x1d6>
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d059      	beq.n	8007fd6 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007f26:	f003 031f 	and.w	r3, r3, #31
 8007f2a:	223f      	movs	r2, #63	; 0x3f
 8007f2c:	409a      	lsls	r2, r3
 8007f2e:	697b      	ldr	r3, [r7, #20]
 8007f30:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	681a      	ldr	r2, [r3, #0]
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007f40:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	683a      	ldr	r2, [r7, #0]
 8007f48:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	689b      	ldr	r3, [r3, #8]
 8007f4e:	2b40      	cmp	r3, #64	; 0x40
 8007f50:	d138      	bne.n	8007fc4 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	687a      	ldr	r2, [r7, #4]
 8007f58:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	68ba      	ldr	r2, [r7, #8]
 8007f60:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8007f62:	e086      	b.n	8008072 <DMA_SetConfig+0x32a>
 8007f64:	40020010 	.word	0x40020010
 8007f68:	40020028 	.word	0x40020028
 8007f6c:	40020040 	.word	0x40020040
 8007f70:	40020058 	.word	0x40020058
 8007f74:	40020070 	.word	0x40020070
 8007f78:	40020088 	.word	0x40020088
 8007f7c:	400200a0 	.word	0x400200a0
 8007f80:	400200b8 	.word	0x400200b8
 8007f84:	40020410 	.word	0x40020410
 8007f88:	40020428 	.word	0x40020428
 8007f8c:	40020440 	.word	0x40020440
 8007f90:	40020458 	.word	0x40020458
 8007f94:	40020470 	.word	0x40020470
 8007f98:	40020488 	.word	0x40020488
 8007f9c:	400204a0 	.word	0x400204a0
 8007fa0:	400204b8 	.word	0x400204b8
 8007fa4:	58025408 	.word	0x58025408
 8007fa8:	5802541c 	.word	0x5802541c
 8007fac:	58025430 	.word	0x58025430
 8007fb0:	58025444 	.word	0x58025444
 8007fb4:	58025458 	.word	0x58025458
 8007fb8:	5802546c 	.word	0x5802546c
 8007fbc:	58025480 	.word	0x58025480
 8007fc0:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	68ba      	ldr	r2, [r7, #8]
 8007fca:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	687a      	ldr	r2, [r7, #4]
 8007fd2:	60da      	str	r2, [r3, #12]
}
 8007fd4:	e04d      	b.n	8008072 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	4a29      	ldr	r2, [pc, #164]	; (8008080 <DMA_SetConfig+0x338>)
 8007fdc:	4293      	cmp	r3, r2
 8007fde:	d022      	beq.n	8008026 <DMA_SetConfig+0x2de>
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	4a27      	ldr	r2, [pc, #156]	; (8008084 <DMA_SetConfig+0x33c>)
 8007fe6:	4293      	cmp	r3, r2
 8007fe8:	d01d      	beq.n	8008026 <DMA_SetConfig+0x2de>
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	4a26      	ldr	r2, [pc, #152]	; (8008088 <DMA_SetConfig+0x340>)
 8007ff0:	4293      	cmp	r3, r2
 8007ff2:	d018      	beq.n	8008026 <DMA_SetConfig+0x2de>
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	4a24      	ldr	r2, [pc, #144]	; (800808c <DMA_SetConfig+0x344>)
 8007ffa:	4293      	cmp	r3, r2
 8007ffc:	d013      	beq.n	8008026 <DMA_SetConfig+0x2de>
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	4a23      	ldr	r2, [pc, #140]	; (8008090 <DMA_SetConfig+0x348>)
 8008004:	4293      	cmp	r3, r2
 8008006:	d00e      	beq.n	8008026 <DMA_SetConfig+0x2de>
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	4a21      	ldr	r2, [pc, #132]	; (8008094 <DMA_SetConfig+0x34c>)
 800800e:	4293      	cmp	r3, r2
 8008010:	d009      	beq.n	8008026 <DMA_SetConfig+0x2de>
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	4a20      	ldr	r2, [pc, #128]	; (8008098 <DMA_SetConfig+0x350>)
 8008018:	4293      	cmp	r3, r2
 800801a:	d004      	beq.n	8008026 <DMA_SetConfig+0x2de>
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	4a1e      	ldr	r2, [pc, #120]	; (800809c <DMA_SetConfig+0x354>)
 8008022:	4293      	cmp	r3, r2
 8008024:	d101      	bne.n	800802a <DMA_SetConfig+0x2e2>
 8008026:	2301      	movs	r3, #1
 8008028:	e000      	b.n	800802c <DMA_SetConfig+0x2e4>
 800802a:	2300      	movs	r3, #0
 800802c:	2b00      	cmp	r3, #0
 800802e:	d020      	beq.n	8008072 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008034:	f003 031f 	and.w	r3, r3, #31
 8008038:	2201      	movs	r2, #1
 800803a:	409a      	lsls	r2, r3
 800803c:	693b      	ldr	r3, [r7, #16]
 800803e:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	683a      	ldr	r2, [r7, #0]
 8008046:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	689b      	ldr	r3, [r3, #8]
 800804c:	2b40      	cmp	r3, #64	; 0x40
 800804e:	d108      	bne.n	8008062 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	687a      	ldr	r2, [r7, #4]
 8008056:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	68ba      	ldr	r2, [r7, #8]
 800805e:	60da      	str	r2, [r3, #12]
}
 8008060:	e007      	b.n	8008072 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	68ba      	ldr	r2, [r7, #8]
 8008068:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	687a      	ldr	r2, [r7, #4]
 8008070:	60da      	str	r2, [r3, #12]
}
 8008072:	bf00      	nop
 8008074:	371c      	adds	r7, #28
 8008076:	46bd      	mov	sp, r7
 8008078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807c:	4770      	bx	lr
 800807e:	bf00      	nop
 8008080:	58025408 	.word	0x58025408
 8008084:	5802541c 	.word	0x5802541c
 8008088:	58025430 	.word	0x58025430
 800808c:	58025444 	.word	0x58025444
 8008090:	58025458 	.word	0x58025458
 8008094:	5802546c 	.word	0x5802546c
 8008098:	58025480 	.word	0x58025480
 800809c:	58025494 	.word	0x58025494

080080a0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80080a0:	b480      	push	{r7}
 80080a2:	b085      	sub	sp, #20
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	4a42      	ldr	r2, [pc, #264]	; (80081b8 <DMA_CalcBaseAndBitshift+0x118>)
 80080ae:	4293      	cmp	r3, r2
 80080b0:	d04a      	beq.n	8008148 <DMA_CalcBaseAndBitshift+0xa8>
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	4a41      	ldr	r2, [pc, #260]	; (80081bc <DMA_CalcBaseAndBitshift+0x11c>)
 80080b8:	4293      	cmp	r3, r2
 80080ba:	d045      	beq.n	8008148 <DMA_CalcBaseAndBitshift+0xa8>
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	4a3f      	ldr	r2, [pc, #252]	; (80081c0 <DMA_CalcBaseAndBitshift+0x120>)
 80080c2:	4293      	cmp	r3, r2
 80080c4:	d040      	beq.n	8008148 <DMA_CalcBaseAndBitshift+0xa8>
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	4a3e      	ldr	r2, [pc, #248]	; (80081c4 <DMA_CalcBaseAndBitshift+0x124>)
 80080cc:	4293      	cmp	r3, r2
 80080ce:	d03b      	beq.n	8008148 <DMA_CalcBaseAndBitshift+0xa8>
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	4a3c      	ldr	r2, [pc, #240]	; (80081c8 <DMA_CalcBaseAndBitshift+0x128>)
 80080d6:	4293      	cmp	r3, r2
 80080d8:	d036      	beq.n	8008148 <DMA_CalcBaseAndBitshift+0xa8>
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	4a3b      	ldr	r2, [pc, #236]	; (80081cc <DMA_CalcBaseAndBitshift+0x12c>)
 80080e0:	4293      	cmp	r3, r2
 80080e2:	d031      	beq.n	8008148 <DMA_CalcBaseAndBitshift+0xa8>
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	4a39      	ldr	r2, [pc, #228]	; (80081d0 <DMA_CalcBaseAndBitshift+0x130>)
 80080ea:	4293      	cmp	r3, r2
 80080ec:	d02c      	beq.n	8008148 <DMA_CalcBaseAndBitshift+0xa8>
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	4a38      	ldr	r2, [pc, #224]	; (80081d4 <DMA_CalcBaseAndBitshift+0x134>)
 80080f4:	4293      	cmp	r3, r2
 80080f6:	d027      	beq.n	8008148 <DMA_CalcBaseAndBitshift+0xa8>
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	4a36      	ldr	r2, [pc, #216]	; (80081d8 <DMA_CalcBaseAndBitshift+0x138>)
 80080fe:	4293      	cmp	r3, r2
 8008100:	d022      	beq.n	8008148 <DMA_CalcBaseAndBitshift+0xa8>
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	4a35      	ldr	r2, [pc, #212]	; (80081dc <DMA_CalcBaseAndBitshift+0x13c>)
 8008108:	4293      	cmp	r3, r2
 800810a:	d01d      	beq.n	8008148 <DMA_CalcBaseAndBitshift+0xa8>
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	4a33      	ldr	r2, [pc, #204]	; (80081e0 <DMA_CalcBaseAndBitshift+0x140>)
 8008112:	4293      	cmp	r3, r2
 8008114:	d018      	beq.n	8008148 <DMA_CalcBaseAndBitshift+0xa8>
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	4a32      	ldr	r2, [pc, #200]	; (80081e4 <DMA_CalcBaseAndBitshift+0x144>)
 800811c:	4293      	cmp	r3, r2
 800811e:	d013      	beq.n	8008148 <DMA_CalcBaseAndBitshift+0xa8>
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	4a30      	ldr	r2, [pc, #192]	; (80081e8 <DMA_CalcBaseAndBitshift+0x148>)
 8008126:	4293      	cmp	r3, r2
 8008128:	d00e      	beq.n	8008148 <DMA_CalcBaseAndBitshift+0xa8>
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	4a2f      	ldr	r2, [pc, #188]	; (80081ec <DMA_CalcBaseAndBitshift+0x14c>)
 8008130:	4293      	cmp	r3, r2
 8008132:	d009      	beq.n	8008148 <DMA_CalcBaseAndBitshift+0xa8>
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	4a2d      	ldr	r2, [pc, #180]	; (80081f0 <DMA_CalcBaseAndBitshift+0x150>)
 800813a:	4293      	cmp	r3, r2
 800813c:	d004      	beq.n	8008148 <DMA_CalcBaseAndBitshift+0xa8>
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	4a2c      	ldr	r2, [pc, #176]	; (80081f4 <DMA_CalcBaseAndBitshift+0x154>)
 8008144:	4293      	cmp	r3, r2
 8008146:	d101      	bne.n	800814c <DMA_CalcBaseAndBitshift+0xac>
 8008148:	2301      	movs	r3, #1
 800814a:	e000      	b.n	800814e <DMA_CalcBaseAndBitshift+0xae>
 800814c:	2300      	movs	r3, #0
 800814e:	2b00      	cmp	r3, #0
 8008150:	d024      	beq.n	800819c <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	b2db      	uxtb	r3, r3
 8008158:	3b10      	subs	r3, #16
 800815a:	4a27      	ldr	r2, [pc, #156]	; (80081f8 <DMA_CalcBaseAndBitshift+0x158>)
 800815c:	fba2 2303 	umull	r2, r3, r2, r3
 8008160:	091b      	lsrs	r3, r3, #4
 8008162:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	f003 0307 	and.w	r3, r3, #7
 800816a:	4a24      	ldr	r2, [pc, #144]	; (80081fc <DMA_CalcBaseAndBitshift+0x15c>)
 800816c:	5cd3      	ldrb	r3, [r2, r3]
 800816e:	461a      	mov	r2, r3
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	2b03      	cmp	r3, #3
 8008178:	d908      	bls.n	800818c <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	461a      	mov	r2, r3
 8008180:	4b1f      	ldr	r3, [pc, #124]	; (8008200 <DMA_CalcBaseAndBitshift+0x160>)
 8008182:	4013      	ands	r3, r2
 8008184:	1d1a      	adds	r2, r3, #4
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	659a      	str	r2, [r3, #88]	; 0x58
 800818a:	e00d      	b.n	80081a8 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	461a      	mov	r2, r3
 8008192:	4b1b      	ldr	r3, [pc, #108]	; (8008200 <DMA_CalcBaseAndBitshift+0x160>)
 8008194:	4013      	ands	r3, r2
 8008196:	687a      	ldr	r2, [r7, #4]
 8008198:	6593      	str	r3, [r2, #88]	; 0x58
 800819a:	e005      	b.n	80081a8 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80081ac:	4618      	mov	r0, r3
 80081ae:	3714      	adds	r7, #20
 80081b0:	46bd      	mov	sp, r7
 80081b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b6:	4770      	bx	lr
 80081b8:	40020010 	.word	0x40020010
 80081bc:	40020028 	.word	0x40020028
 80081c0:	40020040 	.word	0x40020040
 80081c4:	40020058 	.word	0x40020058
 80081c8:	40020070 	.word	0x40020070
 80081cc:	40020088 	.word	0x40020088
 80081d0:	400200a0 	.word	0x400200a0
 80081d4:	400200b8 	.word	0x400200b8
 80081d8:	40020410 	.word	0x40020410
 80081dc:	40020428 	.word	0x40020428
 80081e0:	40020440 	.word	0x40020440
 80081e4:	40020458 	.word	0x40020458
 80081e8:	40020470 	.word	0x40020470
 80081ec:	40020488 	.word	0x40020488
 80081f0:	400204a0 	.word	0x400204a0
 80081f4:	400204b8 	.word	0x400204b8
 80081f8:	aaaaaaab 	.word	0xaaaaaaab
 80081fc:	0801ffe0 	.word	0x0801ffe0
 8008200:	fffffc00 	.word	0xfffffc00

08008204 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8008204:	b480      	push	{r7}
 8008206:	b085      	sub	sp, #20
 8008208:	af00      	add	r7, sp, #0
 800820a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800820c:	2300      	movs	r3, #0
 800820e:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	699b      	ldr	r3, [r3, #24]
 8008214:	2b00      	cmp	r3, #0
 8008216:	d120      	bne.n	800825a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800821c:	2b03      	cmp	r3, #3
 800821e:	d858      	bhi.n	80082d2 <DMA_CheckFifoParam+0xce>
 8008220:	a201      	add	r2, pc, #4	; (adr r2, 8008228 <DMA_CheckFifoParam+0x24>)
 8008222:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008226:	bf00      	nop
 8008228:	08008239 	.word	0x08008239
 800822c:	0800824b 	.word	0x0800824b
 8008230:	08008239 	.word	0x08008239
 8008234:	080082d3 	.word	0x080082d3
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800823c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008240:	2b00      	cmp	r3, #0
 8008242:	d048      	beq.n	80082d6 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8008244:	2301      	movs	r3, #1
 8008246:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008248:	e045      	b.n	80082d6 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800824e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008252:	d142      	bne.n	80082da <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8008254:	2301      	movs	r3, #1
 8008256:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008258:	e03f      	b.n	80082da <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	699b      	ldr	r3, [r3, #24]
 800825e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008262:	d123      	bne.n	80082ac <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008268:	2b03      	cmp	r3, #3
 800826a:	d838      	bhi.n	80082de <DMA_CheckFifoParam+0xda>
 800826c:	a201      	add	r2, pc, #4	; (adr r2, 8008274 <DMA_CheckFifoParam+0x70>)
 800826e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008272:	bf00      	nop
 8008274:	08008285 	.word	0x08008285
 8008278:	0800828b 	.word	0x0800828b
 800827c:	08008285 	.word	0x08008285
 8008280:	0800829d 	.word	0x0800829d
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8008284:	2301      	movs	r3, #1
 8008286:	73fb      	strb	r3, [r7, #15]
        break;
 8008288:	e030      	b.n	80082ec <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800828e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008292:	2b00      	cmp	r3, #0
 8008294:	d025      	beq.n	80082e2 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8008296:	2301      	movs	r3, #1
 8008298:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800829a:	e022      	b.n	80082e2 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082a0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80082a4:	d11f      	bne.n	80082e6 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80082a6:	2301      	movs	r3, #1
 80082a8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80082aa:	e01c      	b.n	80082e6 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082b0:	2b02      	cmp	r3, #2
 80082b2:	d902      	bls.n	80082ba <DMA_CheckFifoParam+0xb6>
 80082b4:	2b03      	cmp	r3, #3
 80082b6:	d003      	beq.n	80082c0 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80082b8:	e018      	b.n	80082ec <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80082ba:	2301      	movs	r3, #1
 80082bc:	73fb      	strb	r3, [r7, #15]
        break;
 80082be:	e015      	b.n	80082ec <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d00e      	beq.n	80082ea <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80082cc:	2301      	movs	r3, #1
 80082ce:	73fb      	strb	r3, [r7, #15]
    break;
 80082d0:	e00b      	b.n	80082ea <DMA_CheckFifoParam+0xe6>
        break;
 80082d2:	bf00      	nop
 80082d4:	e00a      	b.n	80082ec <DMA_CheckFifoParam+0xe8>
        break;
 80082d6:	bf00      	nop
 80082d8:	e008      	b.n	80082ec <DMA_CheckFifoParam+0xe8>
        break;
 80082da:	bf00      	nop
 80082dc:	e006      	b.n	80082ec <DMA_CheckFifoParam+0xe8>
        break;
 80082de:	bf00      	nop
 80082e0:	e004      	b.n	80082ec <DMA_CheckFifoParam+0xe8>
        break;
 80082e2:	bf00      	nop
 80082e4:	e002      	b.n	80082ec <DMA_CheckFifoParam+0xe8>
        break;
 80082e6:	bf00      	nop
 80082e8:	e000      	b.n	80082ec <DMA_CheckFifoParam+0xe8>
    break;
 80082ea:	bf00      	nop
    }
  }

  return status;
 80082ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80082ee:	4618      	mov	r0, r3
 80082f0:	3714      	adds	r7, #20
 80082f2:	46bd      	mov	sp, r7
 80082f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f8:	4770      	bx	lr
 80082fa:	bf00      	nop

080082fc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80082fc:	b480      	push	{r7}
 80082fe:	b085      	sub	sp, #20
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	4a38      	ldr	r2, [pc, #224]	; (80083f0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8008310:	4293      	cmp	r3, r2
 8008312:	d022      	beq.n	800835a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	4a36      	ldr	r2, [pc, #216]	; (80083f4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800831a:	4293      	cmp	r3, r2
 800831c:	d01d      	beq.n	800835a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	4a35      	ldr	r2, [pc, #212]	; (80083f8 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8008324:	4293      	cmp	r3, r2
 8008326:	d018      	beq.n	800835a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	4a33      	ldr	r2, [pc, #204]	; (80083fc <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800832e:	4293      	cmp	r3, r2
 8008330:	d013      	beq.n	800835a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	4a32      	ldr	r2, [pc, #200]	; (8008400 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8008338:	4293      	cmp	r3, r2
 800833a:	d00e      	beq.n	800835a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	4a30      	ldr	r2, [pc, #192]	; (8008404 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8008342:	4293      	cmp	r3, r2
 8008344:	d009      	beq.n	800835a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	4a2f      	ldr	r2, [pc, #188]	; (8008408 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800834c:	4293      	cmp	r3, r2
 800834e:	d004      	beq.n	800835a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	4a2d      	ldr	r2, [pc, #180]	; (800840c <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8008356:	4293      	cmp	r3, r2
 8008358:	d101      	bne.n	800835e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800835a:	2301      	movs	r3, #1
 800835c:	e000      	b.n	8008360 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800835e:	2300      	movs	r3, #0
 8008360:	2b00      	cmp	r3, #0
 8008362:	d01a      	beq.n	800839a <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	b2db      	uxtb	r3, r3
 800836a:	3b08      	subs	r3, #8
 800836c:	4a28      	ldr	r2, [pc, #160]	; (8008410 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800836e:	fba2 2303 	umull	r2, r3, r2, r3
 8008372:	091b      	lsrs	r3, r3, #4
 8008374:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8008376:	68fa      	ldr	r2, [r7, #12]
 8008378:	4b26      	ldr	r3, [pc, #152]	; (8008414 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800837a:	4413      	add	r3, r2
 800837c:	009b      	lsls	r3, r3, #2
 800837e:	461a      	mov	r2, r3
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	4a24      	ldr	r2, [pc, #144]	; (8008418 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8008388:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	f003 031f 	and.w	r3, r3, #31
 8008390:	2201      	movs	r2, #1
 8008392:	409a      	lsls	r2, r3
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8008398:	e024      	b.n	80083e4 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	b2db      	uxtb	r3, r3
 80083a0:	3b10      	subs	r3, #16
 80083a2:	4a1e      	ldr	r2, [pc, #120]	; (800841c <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80083a4:	fba2 2303 	umull	r2, r3, r2, r3
 80083a8:	091b      	lsrs	r3, r3, #4
 80083aa:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80083ac:	68bb      	ldr	r3, [r7, #8]
 80083ae:	4a1c      	ldr	r2, [pc, #112]	; (8008420 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80083b0:	4293      	cmp	r3, r2
 80083b2:	d806      	bhi.n	80083c2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80083b4:	68bb      	ldr	r3, [r7, #8]
 80083b6:	4a1b      	ldr	r2, [pc, #108]	; (8008424 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80083b8:	4293      	cmp	r3, r2
 80083ba:	d902      	bls.n	80083c2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	3308      	adds	r3, #8
 80083c0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80083c2:	68fa      	ldr	r2, [r7, #12]
 80083c4:	4b18      	ldr	r3, [pc, #96]	; (8008428 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80083c6:	4413      	add	r3, r2
 80083c8:	009b      	lsls	r3, r3, #2
 80083ca:	461a      	mov	r2, r3
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	4a16      	ldr	r2, [pc, #88]	; (800842c <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80083d4:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	f003 031f 	and.w	r3, r3, #31
 80083dc:	2201      	movs	r2, #1
 80083de:	409a      	lsls	r2, r3
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	669a      	str	r2, [r3, #104]	; 0x68
}
 80083e4:	bf00      	nop
 80083e6:	3714      	adds	r7, #20
 80083e8:	46bd      	mov	sp, r7
 80083ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ee:	4770      	bx	lr
 80083f0:	58025408 	.word	0x58025408
 80083f4:	5802541c 	.word	0x5802541c
 80083f8:	58025430 	.word	0x58025430
 80083fc:	58025444 	.word	0x58025444
 8008400:	58025458 	.word	0x58025458
 8008404:	5802546c 	.word	0x5802546c
 8008408:	58025480 	.word	0x58025480
 800840c:	58025494 	.word	0x58025494
 8008410:	cccccccd 	.word	0xcccccccd
 8008414:	16009600 	.word	0x16009600
 8008418:	58025880 	.word	0x58025880
 800841c:	aaaaaaab 	.word	0xaaaaaaab
 8008420:	400204b8 	.word	0x400204b8
 8008424:	4002040f 	.word	0x4002040f
 8008428:	10008200 	.word	0x10008200
 800842c:	40020880 	.word	0x40020880

08008430 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008430:	b480      	push	{r7}
 8008432:	b085      	sub	sp, #20
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	685b      	ldr	r3, [r3, #4]
 800843c:	b2db      	uxtb	r3, r3
 800843e:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d04a      	beq.n	80084dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	2b08      	cmp	r3, #8
 800844a:	d847      	bhi.n	80084dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	4a25      	ldr	r2, [pc, #148]	; (80084e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8008452:	4293      	cmp	r3, r2
 8008454:	d022      	beq.n	800849c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	4a24      	ldr	r2, [pc, #144]	; (80084ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800845c:	4293      	cmp	r3, r2
 800845e:	d01d      	beq.n	800849c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	4a22      	ldr	r2, [pc, #136]	; (80084f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8008466:	4293      	cmp	r3, r2
 8008468:	d018      	beq.n	800849c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	4a21      	ldr	r2, [pc, #132]	; (80084f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8008470:	4293      	cmp	r3, r2
 8008472:	d013      	beq.n	800849c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	4a1f      	ldr	r2, [pc, #124]	; (80084f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800847a:	4293      	cmp	r3, r2
 800847c:	d00e      	beq.n	800849c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	4a1e      	ldr	r2, [pc, #120]	; (80084fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8008484:	4293      	cmp	r3, r2
 8008486:	d009      	beq.n	800849c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	4a1c      	ldr	r2, [pc, #112]	; (8008500 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800848e:	4293      	cmp	r3, r2
 8008490:	d004      	beq.n	800849c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	4a1b      	ldr	r2, [pc, #108]	; (8008504 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8008498:	4293      	cmp	r3, r2
 800849a:	d101      	bne.n	80084a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800849c:	2301      	movs	r3, #1
 800849e:	e000      	b.n	80084a2 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80084a0:	2300      	movs	r3, #0
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d00a      	beq.n	80084bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80084a6:	68fa      	ldr	r2, [r7, #12]
 80084a8:	4b17      	ldr	r3, [pc, #92]	; (8008508 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80084aa:	4413      	add	r3, r2
 80084ac:	009b      	lsls	r3, r3, #2
 80084ae:	461a      	mov	r2, r3
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	4a15      	ldr	r2, [pc, #84]	; (800850c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80084b8:	671a      	str	r2, [r3, #112]	; 0x70
 80084ba:	e009      	b.n	80084d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80084bc:	68fa      	ldr	r2, [r7, #12]
 80084be:	4b14      	ldr	r3, [pc, #80]	; (8008510 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80084c0:	4413      	add	r3, r2
 80084c2:	009b      	lsls	r3, r3, #2
 80084c4:	461a      	mov	r2, r3
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	4a11      	ldr	r2, [pc, #68]	; (8008514 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80084ce:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	3b01      	subs	r3, #1
 80084d4:	2201      	movs	r2, #1
 80084d6:	409a      	lsls	r2, r3
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 80084dc:	bf00      	nop
 80084de:	3714      	adds	r7, #20
 80084e0:	46bd      	mov	sp, r7
 80084e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e6:	4770      	bx	lr
 80084e8:	58025408 	.word	0x58025408
 80084ec:	5802541c 	.word	0x5802541c
 80084f0:	58025430 	.word	0x58025430
 80084f4:	58025444 	.word	0x58025444
 80084f8:	58025458 	.word	0x58025458
 80084fc:	5802546c 	.word	0x5802546c
 8008500:	58025480 	.word	0x58025480
 8008504:	58025494 	.word	0x58025494
 8008508:	1600963f 	.word	0x1600963f
 800850c:	58025940 	.word	0x58025940
 8008510:	1000823f 	.word	0x1000823f
 8008514:	40020940 	.word	0x40020940

08008518 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8008518:	b580      	push	{r7, lr}
 800851a:	b098      	sub	sp, #96	; 0x60
 800851c:	af00      	add	r7, sp, #0
 800851e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8008520:	4a84      	ldr	r2, [pc, #528]	; (8008734 <HAL_FDCAN_Init+0x21c>)
 8008522:	f107 030c 	add.w	r3, r7, #12
 8008526:	4611      	mov	r1, r2
 8008528:	224c      	movs	r2, #76	; 0x4c
 800852a:	4618      	mov	r0, r3
 800852c:	f013 fcd9 	bl	801bee2 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	2b00      	cmp	r3, #0
 8008534:	d101      	bne.n	800853a <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8008536:	2301      	movs	r3, #1
 8008538:	e1c6      	b.n	80088c8 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	4a7e      	ldr	r2, [pc, #504]	; (8008738 <HAL_FDCAN_Init+0x220>)
 8008540:	4293      	cmp	r3, r2
 8008542:	d106      	bne.n	8008552 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800854c:	461a      	mov	r2, r3
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8008558:	b2db      	uxtb	r3, r3
 800855a:	2b00      	cmp	r3, #0
 800855c:	d106      	bne.n	800856c <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	2200      	movs	r2, #0
 8008562:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8008566:	6878      	ldr	r0, [r7, #4]
 8008568:	f7fa fdb0 	bl	80030cc <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	699a      	ldr	r2, [r3, #24]
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	f022 0210 	bic.w	r2, r2, #16
 800857a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800857c:	f7fb fde6 	bl	800414c <HAL_GetTick>
 8008580:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8008582:	e014      	b.n	80085ae <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8008584:	f7fb fde2 	bl	800414c <HAL_GetTick>
 8008588:	4602      	mov	r2, r0
 800858a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800858c:	1ad3      	subs	r3, r2, r3
 800858e:	2b0a      	cmp	r3, #10
 8008590:	d90d      	bls.n	80085ae <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008598:	f043 0201 	orr.w	r2, r3, #1
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	2203      	movs	r2, #3
 80085a6:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 80085aa:	2301      	movs	r3, #1
 80085ac:	e18c      	b.n	80088c8 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	699b      	ldr	r3, [r3, #24]
 80085b4:	f003 0308 	and.w	r3, r3, #8
 80085b8:	2b08      	cmp	r3, #8
 80085ba:	d0e3      	beq.n	8008584 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	699a      	ldr	r2, [r3, #24]
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	f042 0201 	orr.w	r2, r2, #1
 80085ca:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80085cc:	f7fb fdbe 	bl	800414c <HAL_GetTick>
 80085d0:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80085d2:	e014      	b.n	80085fe <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80085d4:	f7fb fdba 	bl	800414c <HAL_GetTick>
 80085d8:	4602      	mov	r2, r0
 80085da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80085dc:	1ad3      	subs	r3, r2, r3
 80085de:	2b0a      	cmp	r3, #10
 80085e0:	d90d      	bls.n	80085fe <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80085e8:	f043 0201 	orr.w	r2, r3, #1
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	2203      	movs	r2, #3
 80085f6:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 80085fa:	2301      	movs	r3, #1
 80085fc:	e164      	b.n	80088c8 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	699b      	ldr	r3, [r3, #24]
 8008604:	f003 0301 	and.w	r3, r3, #1
 8008608:	2b00      	cmp	r3, #0
 800860a:	d0e3      	beq.n	80085d4 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	699a      	ldr	r2, [r3, #24]
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	f042 0202 	orr.w	r2, r2, #2
 800861a:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	7c1b      	ldrb	r3, [r3, #16]
 8008620:	2b01      	cmp	r3, #1
 8008622:	d108      	bne.n	8008636 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	699a      	ldr	r2, [r3, #24]
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008632:	619a      	str	r2, [r3, #24]
 8008634:	e007      	b.n	8008646 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	699a      	ldr	r2, [r3, #24]
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008644:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	7c5b      	ldrb	r3, [r3, #17]
 800864a:	2b01      	cmp	r3, #1
 800864c:	d108      	bne.n	8008660 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	699a      	ldr	r2, [r3, #24]
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800865c:	619a      	str	r2, [r3, #24]
 800865e:	e007      	b.n	8008670 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	699a      	ldr	r2, [r3, #24]
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800866e:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	7c9b      	ldrb	r3, [r3, #18]
 8008674:	2b01      	cmp	r3, #1
 8008676:	d108      	bne.n	800868a <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	699a      	ldr	r2, [r3, #24]
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008686:	619a      	str	r2, [r3, #24]
 8008688:	e007      	b.n	800869a <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	699a      	ldr	r2, [r3, #24]
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008698:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	699b      	ldr	r3, [r3, #24]
 80086a0:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	689a      	ldr	r2, [r3, #8]
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	430a      	orrs	r2, r1
 80086ae:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	699a      	ldr	r2, [r3, #24]
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 80086be:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	691a      	ldr	r2, [r3, #16]
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	f022 0210 	bic.w	r2, r2, #16
 80086ce:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	68db      	ldr	r3, [r3, #12]
 80086d4:	2b01      	cmp	r3, #1
 80086d6:	d108      	bne.n	80086ea <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	699a      	ldr	r2, [r3, #24]
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	f042 0204 	orr.w	r2, r2, #4
 80086e6:	619a      	str	r2, [r3, #24]
 80086e8:	e030      	b.n	800874c <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	68db      	ldr	r3, [r3, #12]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d02c      	beq.n	800874c <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	68db      	ldr	r3, [r3, #12]
 80086f6:	2b02      	cmp	r3, #2
 80086f8:	d020      	beq.n	800873c <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	699a      	ldr	r2, [r3, #24]
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008708:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	691a      	ldr	r2, [r3, #16]
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	f042 0210 	orr.w	r2, r2, #16
 8008718:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	68db      	ldr	r3, [r3, #12]
 800871e:	2b03      	cmp	r3, #3
 8008720:	d114      	bne.n	800874c <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	699a      	ldr	r2, [r3, #24]
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	f042 0220 	orr.w	r2, r2, #32
 8008730:	619a      	str	r2, [r3, #24]
 8008732:	e00b      	b.n	800874c <HAL_FDCAN_Init+0x234>
 8008734:	0801fe84 	.word	0x0801fe84
 8008738:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	699a      	ldr	r2, [r3, #24]
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	f042 0220 	orr.w	r2, r2, #32
 800874a:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	699b      	ldr	r3, [r3, #24]
 8008750:	3b01      	subs	r3, #1
 8008752:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	69db      	ldr	r3, [r3, #28]
 8008758:	3b01      	subs	r3, #1
 800875a:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800875c:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	6a1b      	ldr	r3, [r3, #32]
 8008762:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8008764:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	695b      	ldr	r3, [r3, #20]
 800876c:	3b01      	subs	r3, #1
 800876e:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8008774:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8008776:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	689b      	ldr	r3, [r3, #8]
 800877c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008780:	d115      	bne.n	80087ae <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008786:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800878c:	3b01      	subs	r3, #1
 800878e:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8008790:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008796:	3b01      	subs	r3, #1
 8008798:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 800879a:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087a2:	3b01      	subs	r3, #1
 80087a4:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 80087aa:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80087ac:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d00a      	beq.n	80087cc <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	430a      	orrs	r2, r1
 80087c8:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80087d4:	4413      	add	r3, r2
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d011      	beq.n	80087fe <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 80087e2:	f023 0107 	bic.w	r1, r3, #7
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80087ea:	009b      	lsls	r3, r3, #2
 80087ec:	3360      	adds	r3, #96	; 0x60
 80087ee:	443b      	add	r3, r7
 80087f0:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	430a      	orrs	r2, r1
 80087fa:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008802:	2b00      	cmp	r3, #0
 8008804:	d011      	beq.n	800882a <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS, (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800880e:	f023 0107 	bic.w	r1, r3, #7
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008816:	009b      	lsls	r3, r3, #2
 8008818:	3360      	adds	r3, #96	; 0x60
 800881a:	443b      	add	r3, r7
 800881c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	430a      	orrs	r2, r1
 8008826:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800882e:	2b00      	cmp	r3, #0
 8008830:	d012      	beq.n	8008858 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS, (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800883a:	f023 0170 	bic.w	r1, r3, #112	; 0x70
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008842:	009b      	lsls	r3, r3, #2
 8008844:	3360      	adds	r3, #96	; 0x60
 8008846:	443b      	add	r3, r7
 8008848:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800884c:	011a      	lsls	r2, r3, #4
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	430a      	orrs	r2, r1
 8008854:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800885c:	2b00      	cmp	r3, #0
 800885e:	d012      	beq.n	8008886 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS, (CvtEltSize[hfdcan->Init.RxBufferSize] << FDCAN_RXESC_RBDS_Pos));
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8008868:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008870:	009b      	lsls	r3, r3, #2
 8008872:	3360      	adds	r3, #96	; 0x60
 8008874:	443b      	add	r3, r7
 8008876:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800887a:	021a      	lsls	r2, r3, #8
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	430a      	orrs	r2, r1
 8008882:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	4a11      	ldr	r2, [pc, #68]	; (80088d0 <HAL_FDCAN_Init+0x3b8>)
 800888c:	4293      	cmp	r3, r2
 800888e:	d107      	bne.n	80088a0 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	685b      	ldr	r3, [r3, #4]
 8008894:	689a      	ldr	r2, [r3, #8]
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	685b      	ldr	r3, [r3, #4]
 800889a:	f022 0203 	bic.w	r2, r2, #3
 800889e:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	2200      	movs	r2, #0
 80088a4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2200      	movs	r2, #0
 80088ac:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	2201      	movs	r2, #1
 80088b4:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80088b8:	6878      	ldr	r0, [r7, #4]
 80088ba:	f000 f80b 	bl	80088d4 <FDCAN_CalcultateRamBlockAddresses>
 80088be:	4603      	mov	r3, r0
 80088c0:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

  /* Return function status */
  return status;
 80088c4:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
}
 80088c8:	4618      	mov	r0, r3
 80088ca:	3760      	adds	r7, #96	; 0x60
 80088cc:	46bd      	mov	sp, r7
 80088ce:	bd80      	pop	{r7, pc}
 80088d0:	4000a000 	.word	0x4000a000

080088d4 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80088d4:	b480      	push	{r7}
 80088d6:	b085      	sub	sp, #20
 80088d8:	af00      	add	r7, sp, #0
 80088da:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80088e0:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80088ea:	4ba7      	ldr	r3, [pc, #668]	; (8008b88 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80088ec:	4013      	ands	r3, r2
 80088ee:	68ba      	ldr	r2, [r7, #8]
 80088f0:	0091      	lsls	r1, r2, #2
 80088f2:	687a      	ldr	r2, [r7, #4]
 80088f4:	6812      	ldr	r2, [r2, #0]
 80088f6:	430b      	orrs	r3, r1
 80088f8:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008904:	f423 017f 	bic.w	r1, r3, #16711680	; 0xff0000
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800890c:	041a      	lsls	r2, r3, #16
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	430a      	orrs	r2, r1
 8008914:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800891c:	68ba      	ldr	r2, [r7, #8]
 800891e:	4413      	add	r3, r2
 8008920:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800892a:	4b97      	ldr	r3, [pc, #604]	; (8008b88 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800892c:	4013      	ands	r3, r2
 800892e:	68ba      	ldr	r2, [r7, #8]
 8008930:	0091      	lsls	r1, r2, #2
 8008932:	687a      	ldr	r2, [r7, #4]
 8008934:	6812      	ldr	r2, [r2, #0]
 8008936:	430b      	orrs	r3, r1
 8008938:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008944:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800894c:	041a      	lsls	r2, r3, #16
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	430a      	orrs	r2, r1
 8008954:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800895c:	005b      	lsls	r3, r3, #1
 800895e:	68ba      	ldr	r2, [r7, #8]
 8008960:	4413      	add	r3, r2
 8008962:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800896c:	4b86      	ldr	r3, [pc, #536]	; (8008b88 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800896e:	4013      	ands	r3, r2
 8008970:	68ba      	ldr	r2, [r7, #8]
 8008972:	0091      	lsls	r1, r2, #2
 8008974:	687a      	ldr	r2, [r7, #4]
 8008976:	6812      	ldr	r2, [r2, #0]
 8008978:	430b      	orrs	r3, r1
 800897a:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8008986:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800898e:	041a      	lsls	r2, r3, #16
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	430a      	orrs	r2, r1
 8008996:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800899e:	687a      	ldr	r2, [r7, #4]
 80089a0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80089a2:	fb02 f303 	mul.w	r3, r2, r3
 80089a6:	68ba      	ldr	r2, [r7, #8]
 80089a8:	4413      	add	r3, r2
 80089aa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80089b4:	4b74      	ldr	r3, [pc, #464]	; (8008b88 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80089b6:	4013      	ands	r3, r2
 80089b8:	68ba      	ldr	r2, [r7, #8]
 80089ba:	0091      	lsls	r1, r2, #2
 80089bc:	687a      	ldr	r2, [r7, #4]
 80089be:	6812      	ldr	r2, [r2, #0]
 80089c0:	430b      	orrs	r3, r1
 80089c2:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80089ce:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80089d6:	041a      	lsls	r2, r3, #16
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	430a      	orrs	r2, r1
 80089de:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80089e6:	687a      	ldr	r2, [r7, #4]
 80089e8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80089ea:	fb02 f303 	mul.w	r3, r2, r3
 80089ee:	68ba      	ldr	r2, [r7, #8]
 80089f0:	4413      	add	r3, r2
 80089f2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80089fc:	4b62      	ldr	r3, [pc, #392]	; (8008b88 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80089fe:	4013      	ands	r3, r2
 8008a00:	68ba      	ldr	r2, [r7, #8]
 8008a02:	0091      	lsls	r1, r2, #2
 8008a04:	687a      	ldr	r2, [r7, #4]
 8008a06:	6812      	ldr	r2, [r2, #0]
 8008a08:	430b      	orrs	r3, r1
 8008a0a:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008a12:	687a      	ldr	r2, [r7, #4]
 8008a14:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8008a16:	fb02 f303 	mul.w	r3, r2, r3
 8008a1a:	68ba      	ldr	r2, [r7, #8]
 8008a1c:	4413      	add	r3, r2
 8008a1e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8008a28:	4b57      	ldr	r3, [pc, #348]	; (8008b88 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008a2a:	4013      	ands	r3, r2
 8008a2c:	68ba      	ldr	r2, [r7, #8]
 8008a2e:	0091      	lsls	r1, r2, #2
 8008a30:	687a      	ldr	r2, [r7, #4]
 8008a32:	6812      	ldr	r2, [r2, #0]
 8008a34:	430b      	orrs	r3, r1
 8008a36:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8008a42:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a4a:	041a      	lsls	r2, r3, #16
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	430a      	orrs	r2, r1
 8008a52:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a5a:	005b      	lsls	r3, r3, #1
 8008a5c:	68ba      	ldr	r2, [r7, #8]
 8008a5e:	4413      	add	r3, r2
 8008a60:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8008a6a:	4b47      	ldr	r3, [pc, #284]	; (8008b88 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008a6c:	4013      	ands	r3, r2
 8008a6e:	68ba      	ldr	r2, [r7, #8]
 8008a70:	0091      	lsls	r1, r2, #2
 8008a72:	687a      	ldr	r2, [r7, #4]
 8008a74:	6812      	ldr	r2, [r2, #0]
 8008a76:	430b      	orrs	r3, r1
 8008a78:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8008a84:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008a8c:	041a      	lsls	r2, r3, #16
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	430a      	orrs	r2, r1
 8008a94:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8008aa0:	f023 517c 	bic.w	r1, r3, #1056964608	; 0x3f000000
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008aa8:	061a      	lsls	r2, r3, #24
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	430a      	orrs	r2, r1
 8008ab0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008ab8:	4b34      	ldr	r3, [pc, #208]	; (8008b8c <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8008aba:	4413      	add	r3, r2
 8008abc:	009a      	lsls	r2, r3, #2
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	66da      	str	r2, [r3, #108]	; 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008aca:	009b      	lsls	r3, r3, #2
 8008acc:	441a      	add	r2, r3
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	671a      	str	r2, [r3, #112]	; 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ada:	00db      	lsls	r3, r3, #3
 8008adc:	441a      	add	r2, r3
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	675a      	str	r2, [r3, #116]	; 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008aea:	6879      	ldr	r1, [r7, #4]
 8008aec:	6c49      	ldr	r1, [r1, #68]	; 0x44
 8008aee:	fb01 f303 	mul.w	r3, r1, r3
 8008af2:	009b      	lsls	r3, r3, #2
 8008af4:	441a      	add	r2, r3
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	679a      	str	r2, [r3, #120]	; 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008b02:	6879      	ldr	r1, [r7, #4]
 8008b04:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 8008b06:	fb01 f303 	mul.w	r3, r1, r3
 8008b0a:	009b      	lsls	r3, r3, #2
 8008b0c:	441a      	add	r2, r3
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	67da      	str	r2, [r3, #124]	; 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008b1a:	6879      	ldr	r1, [r7, #4]
 8008b1c:	6d49      	ldr	r1, [r1, #84]	; 0x54
 8008b1e:	fb01 f303 	mul.w	r3, r1, r3
 8008b22:	009b      	lsls	r3, r3, #2
 8008b24:	441a      	add	r2, r3
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008b36:	00db      	lsls	r3, r3, #3
 8008b38:	441a      	add	r2, r3
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008b4a:	6879      	ldr	r1, [r7, #4]
 8008b4c:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8008b4e:	fb01 f303 	mul.w	r3, r1, r3
 8008b52:	009b      	lsls	r3, r3, #2
 8008b54:	441a      	add	r2, r3
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b66:	6879      	ldr	r1, [r7, #4]
 8008b68:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8008b6a:	fb01 f303 	mul.w	r3, r1, r3
 8008b6e:	009b      	lsls	r3, r3, #2
 8008b70:	441a      	add	r2, r3
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b7e:	4a04      	ldr	r2, [pc, #16]	; (8008b90 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8008b80:	4293      	cmp	r3, r2
 8008b82:	d915      	bls.n	8008bb0 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8008b84:	e006      	b.n	8008b94 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8008b86:	bf00      	nop
 8008b88:	ffff0003 	.word	0xffff0003
 8008b8c:	10002b00 	.word	0x10002b00
 8008b90:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008b9a:	f043 0220 	orr.w	r2, r3, #32
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	2203      	movs	r2, #3
 8008ba8:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    return HAL_ERROR;
 8008bac:	2301      	movs	r3, #1
 8008bae:	e010      	b.n	8008bd2 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008bb4:	60fb      	str	r3, [r7, #12]
 8008bb6:	e005      	b.n	8008bc4 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	2200      	movs	r2, #0
 8008bbc:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	3304      	adds	r3, #4
 8008bc2:	60fb      	str	r3, [r7, #12]
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008bca:	68fa      	ldr	r2, [r7, #12]
 8008bcc:	429a      	cmp	r2, r3
 8008bce:	d3f3      	bcc.n	8008bb8 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8008bd0:	2300      	movs	r3, #0
}
 8008bd2:	4618      	mov	r0, r3
 8008bd4:	3714      	adds	r7, #20
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bdc:	4770      	bx	lr
 8008bde:	bf00      	nop

08008be0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008be0:	b480      	push	{r7}
 8008be2:	b089      	sub	sp, #36	; 0x24
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
 8008be8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008bea:	2300      	movs	r3, #0
 8008bec:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8008bee:	4b86      	ldr	r3, [pc, #536]	; (8008e08 <HAL_GPIO_Init+0x228>)
 8008bf0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008bf2:	e18c      	b.n	8008f0e <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008bf4:	683b      	ldr	r3, [r7, #0]
 8008bf6:	681a      	ldr	r2, [r3, #0]
 8008bf8:	2101      	movs	r1, #1
 8008bfa:	69fb      	ldr	r3, [r7, #28]
 8008bfc:	fa01 f303 	lsl.w	r3, r1, r3
 8008c00:	4013      	ands	r3, r2
 8008c02:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8008c04:	693b      	ldr	r3, [r7, #16]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	f000 817e 	beq.w	8008f08 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008c0c:	683b      	ldr	r3, [r7, #0]
 8008c0e:	685b      	ldr	r3, [r3, #4]
 8008c10:	f003 0303 	and.w	r3, r3, #3
 8008c14:	2b01      	cmp	r3, #1
 8008c16:	d005      	beq.n	8008c24 <HAL_GPIO_Init+0x44>
 8008c18:	683b      	ldr	r3, [r7, #0]
 8008c1a:	685b      	ldr	r3, [r3, #4]
 8008c1c:	f003 0303 	and.w	r3, r3, #3
 8008c20:	2b02      	cmp	r3, #2
 8008c22:	d130      	bne.n	8008c86 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	689b      	ldr	r3, [r3, #8]
 8008c28:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008c2a:	69fb      	ldr	r3, [r7, #28]
 8008c2c:	005b      	lsls	r3, r3, #1
 8008c2e:	2203      	movs	r2, #3
 8008c30:	fa02 f303 	lsl.w	r3, r2, r3
 8008c34:	43db      	mvns	r3, r3
 8008c36:	69ba      	ldr	r2, [r7, #24]
 8008c38:	4013      	ands	r3, r2
 8008c3a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008c3c:	683b      	ldr	r3, [r7, #0]
 8008c3e:	68da      	ldr	r2, [r3, #12]
 8008c40:	69fb      	ldr	r3, [r7, #28]
 8008c42:	005b      	lsls	r3, r3, #1
 8008c44:	fa02 f303 	lsl.w	r3, r2, r3
 8008c48:	69ba      	ldr	r2, [r7, #24]
 8008c4a:	4313      	orrs	r3, r2
 8008c4c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	69ba      	ldr	r2, [r7, #24]
 8008c52:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	685b      	ldr	r3, [r3, #4]
 8008c58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008c5a:	2201      	movs	r2, #1
 8008c5c:	69fb      	ldr	r3, [r7, #28]
 8008c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8008c62:	43db      	mvns	r3, r3
 8008c64:	69ba      	ldr	r2, [r7, #24]
 8008c66:	4013      	ands	r3, r2
 8008c68:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008c6a:	683b      	ldr	r3, [r7, #0]
 8008c6c:	685b      	ldr	r3, [r3, #4]
 8008c6e:	091b      	lsrs	r3, r3, #4
 8008c70:	f003 0201 	and.w	r2, r3, #1
 8008c74:	69fb      	ldr	r3, [r7, #28]
 8008c76:	fa02 f303 	lsl.w	r3, r2, r3
 8008c7a:	69ba      	ldr	r2, [r7, #24]
 8008c7c:	4313      	orrs	r3, r2
 8008c7e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	69ba      	ldr	r2, [r7, #24]
 8008c84:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008c86:	683b      	ldr	r3, [r7, #0]
 8008c88:	685b      	ldr	r3, [r3, #4]
 8008c8a:	f003 0303 	and.w	r3, r3, #3
 8008c8e:	2b03      	cmp	r3, #3
 8008c90:	d017      	beq.n	8008cc2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	68db      	ldr	r3, [r3, #12]
 8008c96:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008c98:	69fb      	ldr	r3, [r7, #28]
 8008c9a:	005b      	lsls	r3, r3, #1
 8008c9c:	2203      	movs	r2, #3
 8008c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8008ca2:	43db      	mvns	r3, r3
 8008ca4:	69ba      	ldr	r2, [r7, #24]
 8008ca6:	4013      	ands	r3, r2
 8008ca8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008caa:	683b      	ldr	r3, [r7, #0]
 8008cac:	689a      	ldr	r2, [r3, #8]
 8008cae:	69fb      	ldr	r3, [r7, #28]
 8008cb0:	005b      	lsls	r3, r3, #1
 8008cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8008cb6:	69ba      	ldr	r2, [r7, #24]
 8008cb8:	4313      	orrs	r3, r2
 8008cba:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	69ba      	ldr	r2, [r7, #24]
 8008cc0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008cc2:	683b      	ldr	r3, [r7, #0]
 8008cc4:	685b      	ldr	r3, [r3, #4]
 8008cc6:	f003 0303 	and.w	r3, r3, #3
 8008cca:	2b02      	cmp	r3, #2
 8008ccc:	d123      	bne.n	8008d16 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008cce:	69fb      	ldr	r3, [r7, #28]
 8008cd0:	08da      	lsrs	r2, r3, #3
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	3208      	adds	r2, #8
 8008cd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008cda:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008cdc:	69fb      	ldr	r3, [r7, #28]
 8008cde:	f003 0307 	and.w	r3, r3, #7
 8008ce2:	009b      	lsls	r3, r3, #2
 8008ce4:	220f      	movs	r2, #15
 8008ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8008cea:	43db      	mvns	r3, r3
 8008cec:	69ba      	ldr	r2, [r7, #24]
 8008cee:	4013      	ands	r3, r2
 8008cf0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008cf2:	683b      	ldr	r3, [r7, #0]
 8008cf4:	691a      	ldr	r2, [r3, #16]
 8008cf6:	69fb      	ldr	r3, [r7, #28]
 8008cf8:	f003 0307 	and.w	r3, r3, #7
 8008cfc:	009b      	lsls	r3, r3, #2
 8008cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8008d02:	69ba      	ldr	r2, [r7, #24]
 8008d04:	4313      	orrs	r3, r2
 8008d06:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008d08:	69fb      	ldr	r3, [r7, #28]
 8008d0a:	08da      	lsrs	r2, r3, #3
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	3208      	adds	r2, #8
 8008d10:	69b9      	ldr	r1, [r7, #24]
 8008d12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008d1c:	69fb      	ldr	r3, [r7, #28]
 8008d1e:	005b      	lsls	r3, r3, #1
 8008d20:	2203      	movs	r2, #3
 8008d22:	fa02 f303 	lsl.w	r3, r2, r3
 8008d26:	43db      	mvns	r3, r3
 8008d28:	69ba      	ldr	r2, [r7, #24]
 8008d2a:	4013      	ands	r3, r2
 8008d2c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008d2e:	683b      	ldr	r3, [r7, #0]
 8008d30:	685b      	ldr	r3, [r3, #4]
 8008d32:	f003 0203 	and.w	r2, r3, #3
 8008d36:	69fb      	ldr	r3, [r7, #28]
 8008d38:	005b      	lsls	r3, r3, #1
 8008d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8008d3e:	69ba      	ldr	r2, [r7, #24]
 8008d40:	4313      	orrs	r3, r2
 8008d42:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	69ba      	ldr	r2, [r7, #24]
 8008d48:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008d4a:	683b      	ldr	r3, [r7, #0]
 8008d4c:	685b      	ldr	r3, [r3, #4]
 8008d4e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	f000 80d8 	beq.w	8008f08 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008d58:	4b2c      	ldr	r3, [pc, #176]	; (8008e0c <HAL_GPIO_Init+0x22c>)
 8008d5a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8008d5e:	4a2b      	ldr	r2, [pc, #172]	; (8008e0c <HAL_GPIO_Init+0x22c>)
 8008d60:	f043 0302 	orr.w	r3, r3, #2
 8008d64:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8008d68:	4b28      	ldr	r3, [pc, #160]	; (8008e0c <HAL_GPIO_Init+0x22c>)
 8008d6a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8008d6e:	f003 0302 	and.w	r3, r3, #2
 8008d72:	60fb      	str	r3, [r7, #12]
 8008d74:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008d76:	4a26      	ldr	r2, [pc, #152]	; (8008e10 <HAL_GPIO_Init+0x230>)
 8008d78:	69fb      	ldr	r3, [r7, #28]
 8008d7a:	089b      	lsrs	r3, r3, #2
 8008d7c:	3302      	adds	r3, #2
 8008d7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008d82:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008d84:	69fb      	ldr	r3, [r7, #28]
 8008d86:	f003 0303 	and.w	r3, r3, #3
 8008d8a:	009b      	lsls	r3, r3, #2
 8008d8c:	220f      	movs	r2, #15
 8008d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8008d92:	43db      	mvns	r3, r3
 8008d94:	69ba      	ldr	r2, [r7, #24]
 8008d96:	4013      	ands	r3, r2
 8008d98:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	4a1d      	ldr	r2, [pc, #116]	; (8008e14 <HAL_GPIO_Init+0x234>)
 8008d9e:	4293      	cmp	r3, r2
 8008da0:	d04a      	beq.n	8008e38 <HAL_GPIO_Init+0x258>
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	4a1c      	ldr	r2, [pc, #112]	; (8008e18 <HAL_GPIO_Init+0x238>)
 8008da6:	4293      	cmp	r3, r2
 8008da8:	d02b      	beq.n	8008e02 <HAL_GPIO_Init+0x222>
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	4a1b      	ldr	r2, [pc, #108]	; (8008e1c <HAL_GPIO_Init+0x23c>)
 8008dae:	4293      	cmp	r3, r2
 8008db0:	d025      	beq.n	8008dfe <HAL_GPIO_Init+0x21e>
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	4a1a      	ldr	r2, [pc, #104]	; (8008e20 <HAL_GPIO_Init+0x240>)
 8008db6:	4293      	cmp	r3, r2
 8008db8:	d01f      	beq.n	8008dfa <HAL_GPIO_Init+0x21a>
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	4a19      	ldr	r2, [pc, #100]	; (8008e24 <HAL_GPIO_Init+0x244>)
 8008dbe:	4293      	cmp	r3, r2
 8008dc0:	d019      	beq.n	8008df6 <HAL_GPIO_Init+0x216>
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	4a18      	ldr	r2, [pc, #96]	; (8008e28 <HAL_GPIO_Init+0x248>)
 8008dc6:	4293      	cmp	r3, r2
 8008dc8:	d013      	beq.n	8008df2 <HAL_GPIO_Init+0x212>
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	4a17      	ldr	r2, [pc, #92]	; (8008e2c <HAL_GPIO_Init+0x24c>)
 8008dce:	4293      	cmp	r3, r2
 8008dd0:	d00d      	beq.n	8008dee <HAL_GPIO_Init+0x20e>
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	4a16      	ldr	r2, [pc, #88]	; (8008e30 <HAL_GPIO_Init+0x250>)
 8008dd6:	4293      	cmp	r3, r2
 8008dd8:	d007      	beq.n	8008dea <HAL_GPIO_Init+0x20a>
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	4a15      	ldr	r2, [pc, #84]	; (8008e34 <HAL_GPIO_Init+0x254>)
 8008dde:	4293      	cmp	r3, r2
 8008de0:	d101      	bne.n	8008de6 <HAL_GPIO_Init+0x206>
 8008de2:	2309      	movs	r3, #9
 8008de4:	e029      	b.n	8008e3a <HAL_GPIO_Init+0x25a>
 8008de6:	230a      	movs	r3, #10
 8008de8:	e027      	b.n	8008e3a <HAL_GPIO_Init+0x25a>
 8008dea:	2307      	movs	r3, #7
 8008dec:	e025      	b.n	8008e3a <HAL_GPIO_Init+0x25a>
 8008dee:	2306      	movs	r3, #6
 8008df0:	e023      	b.n	8008e3a <HAL_GPIO_Init+0x25a>
 8008df2:	2305      	movs	r3, #5
 8008df4:	e021      	b.n	8008e3a <HAL_GPIO_Init+0x25a>
 8008df6:	2304      	movs	r3, #4
 8008df8:	e01f      	b.n	8008e3a <HAL_GPIO_Init+0x25a>
 8008dfa:	2303      	movs	r3, #3
 8008dfc:	e01d      	b.n	8008e3a <HAL_GPIO_Init+0x25a>
 8008dfe:	2302      	movs	r3, #2
 8008e00:	e01b      	b.n	8008e3a <HAL_GPIO_Init+0x25a>
 8008e02:	2301      	movs	r3, #1
 8008e04:	e019      	b.n	8008e3a <HAL_GPIO_Init+0x25a>
 8008e06:	bf00      	nop
 8008e08:	58000080 	.word	0x58000080
 8008e0c:	58024400 	.word	0x58024400
 8008e10:	58000400 	.word	0x58000400
 8008e14:	58020000 	.word	0x58020000
 8008e18:	58020400 	.word	0x58020400
 8008e1c:	58020800 	.word	0x58020800
 8008e20:	58020c00 	.word	0x58020c00
 8008e24:	58021000 	.word	0x58021000
 8008e28:	58021400 	.word	0x58021400
 8008e2c:	58021800 	.word	0x58021800
 8008e30:	58021c00 	.word	0x58021c00
 8008e34:	58022400 	.word	0x58022400
 8008e38:	2300      	movs	r3, #0
 8008e3a:	69fa      	ldr	r2, [r7, #28]
 8008e3c:	f002 0203 	and.w	r2, r2, #3
 8008e40:	0092      	lsls	r2, r2, #2
 8008e42:	4093      	lsls	r3, r2
 8008e44:	69ba      	ldr	r2, [r7, #24]
 8008e46:	4313      	orrs	r3, r2
 8008e48:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008e4a:	4938      	ldr	r1, [pc, #224]	; (8008f2c <HAL_GPIO_Init+0x34c>)
 8008e4c:	69fb      	ldr	r3, [r7, #28]
 8008e4e:	089b      	lsrs	r3, r3, #2
 8008e50:	3302      	adds	r3, #2
 8008e52:	69ba      	ldr	r2, [r7, #24]
 8008e54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008e58:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008e60:	693b      	ldr	r3, [r7, #16]
 8008e62:	43db      	mvns	r3, r3
 8008e64:	69ba      	ldr	r2, [r7, #24]
 8008e66:	4013      	ands	r3, r2
 8008e68:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008e6a:	683b      	ldr	r3, [r7, #0]
 8008e6c:	685b      	ldr	r3, [r3, #4]
 8008e6e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d003      	beq.n	8008e7e <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8008e76:	69ba      	ldr	r2, [r7, #24]
 8008e78:	693b      	ldr	r3, [r7, #16]
 8008e7a:	4313      	orrs	r3, r2
 8008e7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8008e7e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008e82:	69bb      	ldr	r3, [r7, #24]
 8008e84:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8008e86:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008e8a:	685b      	ldr	r3, [r3, #4]
 8008e8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008e8e:	693b      	ldr	r3, [r7, #16]
 8008e90:	43db      	mvns	r3, r3
 8008e92:	69ba      	ldr	r2, [r7, #24]
 8008e94:	4013      	ands	r3, r2
 8008e96:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008e98:	683b      	ldr	r3, [r7, #0]
 8008e9a:	685b      	ldr	r3, [r3, #4]
 8008e9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d003      	beq.n	8008eac <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8008ea4:	69ba      	ldr	r2, [r7, #24]
 8008ea6:	693b      	ldr	r3, [r7, #16]
 8008ea8:	4313      	orrs	r3, r2
 8008eaa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8008eac:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008eb0:	69bb      	ldr	r3, [r7, #24]
 8008eb2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8008eb4:	697b      	ldr	r3, [r7, #20]
 8008eb6:	685b      	ldr	r3, [r3, #4]
 8008eb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008eba:	693b      	ldr	r3, [r7, #16]
 8008ebc:	43db      	mvns	r3, r3
 8008ebe:	69ba      	ldr	r2, [r7, #24]
 8008ec0:	4013      	ands	r3, r2
 8008ec2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008ec4:	683b      	ldr	r3, [r7, #0]
 8008ec6:	685b      	ldr	r3, [r3, #4]
 8008ec8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d003      	beq.n	8008ed8 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8008ed0:	69ba      	ldr	r2, [r7, #24]
 8008ed2:	693b      	ldr	r3, [r7, #16]
 8008ed4:	4313      	orrs	r3, r2
 8008ed6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8008ed8:	697b      	ldr	r3, [r7, #20]
 8008eda:	69ba      	ldr	r2, [r7, #24]
 8008edc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8008ede:	697b      	ldr	r3, [r7, #20]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008ee4:	693b      	ldr	r3, [r7, #16]
 8008ee6:	43db      	mvns	r3, r3
 8008ee8:	69ba      	ldr	r2, [r7, #24]
 8008eea:	4013      	ands	r3, r2
 8008eec:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008eee:	683b      	ldr	r3, [r7, #0]
 8008ef0:	685b      	ldr	r3, [r3, #4]
 8008ef2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d003      	beq.n	8008f02 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8008efa:	69ba      	ldr	r2, [r7, #24]
 8008efc:	693b      	ldr	r3, [r7, #16]
 8008efe:	4313      	orrs	r3, r2
 8008f00:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8008f02:	697b      	ldr	r3, [r7, #20]
 8008f04:	69ba      	ldr	r2, [r7, #24]
 8008f06:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8008f08:	69fb      	ldr	r3, [r7, #28]
 8008f0a:	3301      	adds	r3, #1
 8008f0c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008f0e:	683b      	ldr	r3, [r7, #0]
 8008f10:	681a      	ldr	r2, [r3, #0]
 8008f12:	69fb      	ldr	r3, [r7, #28]
 8008f14:	fa22 f303 	lsr.w	r3, r2, r3
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	f47f ae6b 	bne.w	8008bf4 <HAL_GPIO_Init+0x14>
  }
}
 8008f1e:	bf00      	nop
 8008f20:	bf00      	nop
 8008f22:	3724      	adds	r7, #36	; 0x24
 8008f24:	46bd      	mov	sp, r7
 8008f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2a:	4770      	bx	lr
 8008f2c:	58000400 	.word	0x58000400

08008f30 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008f30:	b480      	push	{r7}
 8008f32:	b085      	sub	sp, #20
 8008f34:	af00      	add	r7, sp, #0
 8008f36:	6078      	str	r0, [r7, #4]
 8008f38:	460b      	mov	r3, r1
 8008f3a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	691a      	ldr	r2, [r3, #16]
 8008f40:	887b      	ldrh	r3, [r7, #2]
 8008f42:	4013      	ands	r3, r2
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d002      	beq.n	8008f4e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008f48:	2301      	movs	r3, #1
 8008f4a:	73fb      	strb	r3, [r7, #15]
 8008f4c:	e001      	b.n	8008f52 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008f4e:	2300      	movs	r3, #0
 8008f50:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008f52:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f54:	4618      	mov	r0, r3
 8008f56:	3714      	adds	r7, #20
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5e:	4770      	bx	lr

08008f60 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008f60:	b480      	push	{r7}
 8008f62:	b083      	sub	sp, #12
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]
 8008f68:	460b      	mov	r3, r1
 8008f6a:	807b      	strh	r3, [r7, #2]
 8008f6c:	4613      	mov	r3, r2
 8008f6e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008f70:	787b      	ldrb	r3, [r7, #1]
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d003      	beq.n	8008f7e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008f76:	887a      	ldrh	r2, [r7, #2]
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8008f7c:	e003      	b.n	8008f86 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8008f7e:	887b      	ldrh	r3, [r7, #2]
 8008f80:	041a      	lsls	r2, r3, #16
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	619a      	str	r2, [r3, #24]
}
 8008f86:	bf00      	nop
 8008f88:	370c      	adds	r7, #12
 8008f8a:	46bd      	mov	sp, r7
 8008f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f90:	4770      	bx	lr
	...

08008f94 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008f94:	b580      	push	{r7, lr}
 8008f96:	b082      	sub	sp, #8
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d101      	bne.n	8008fa6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008fa2:	2301      	movs	r3, #1
 8008fa4:	e07f      	b.n	80090a6 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008fac:	b2db      	uxtb	r3, r3
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d106      	bne.n	8008fc0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	2200      	movs	r2, #0
 8008fb6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008fba:	6878      	ldr	r0, [r7, #4]
 8008fbc:	f7fa f8ee 	bl	800319c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	2224      	movs	r2, #36	; 0x24
 8008fc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	681a      	ldr	r2, [r3, #0]
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	f022 0201 	bic.w	r2, r2, #1
 8008fd6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	685a      	ldr	r2, [r3, #4]
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008fe4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	689a      	ldr	r2, [r3, #8]
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008ff4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	68db      	ldr	r3, [r3, #12]
 8008ffa:	2b01      	cmp	r3, #1
 8008ffc:	d107      	bne.n	800900e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	689a      	ldr	r2, [r3, #8]
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800900a:	609a      	str	r2, [r3, #8]
 800900c:	e006      	b.n	800901c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	689a      	ldr	r2, [r3, #8]
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800901a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	68db      	ldr	r3, [r3, #12]
 8009020:	2b02      	cmp	r3, #2
 8009022:	d104      	bne.n	800902e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800902c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	6859      	ldr	r1, [r3, #4]
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681a      	ldr	r2, [r3, #0]
 8009038:	4b1d      	ldr	r3, [pc, #116]	; (80090b0 <HAL_I2C_Init+0x11c>)
 800903a:	430b      	orrs	r3, r1
 800903c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	68da      	ldr	r2, [r3, #12]
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800904c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	691a      	ldr	r2, [r3, #16]
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	695b      	ldr	r3, [r3, #20]
 8009056:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	699b      	ldr	r3, [r3, #24]
 800905e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	430a      	orrs	r2, r1
 8009066:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	69d9      	ldr	r1, [r3, #28]
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	6a1a      	ldr	r2, [r3, #32]
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	430a      	orrs	r2, r1
 8009076:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	681a      	ldr	r2, [r3, #0]
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	f042 0201 	orr.w	r2, r2, #1
 8009086:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	2200      	movs	r2, #0
 800908c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	2220      	movs	r2, #32
 8009092:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	2200      	movs	r2, #0
 800909a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	2200      	movs	r2, #0
 80090a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80090a4:	2300      	movs	r3, #0
}
 80090a6:	4618      	mov	r0, r3
 80090a8:	3708      	adds	r7, #8
 80090aa:	46bd      	mov	sp, r7
 80090ac:	bd80      	pop	{r7, pc}
 80090ae:	bf00      	nop
 80090b0:	02008000 	.word	0x02008000

080090b4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80090b4:	b580      	push	{r7, lr}
 80090b6:	b084      	sub	sp, #16
 80090b8:	af00      	add	r7, sp, #0
 80090ba:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	699b      	ldr	r3, [r3, #24]
 80090c2:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d005      	beq.n	80090e0 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80090d8:	68ba      	ldr	r2, [r7, #8]
 80090da:	68f9      	ldr	r1, [r7, #12]
 80090dc:	6878      	ldr	r0, [r7, #4]
 80090de:	4798      	blx	r3
  }
}
 80090e0:	bf00      	nop
 80090e2:	3710      	adds	r7, #16
 80090e4:	46bd      	mov	sp, r7
 80090e6:	bd80      	pop	{r7, pc}

080090e8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80090e8:	b480      	push	{r7}
 80090ea:	b083      	sub	sp, #12
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
 80090f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80090f8:	b2db      	uxtb	r3, r3
 80090fa:	2b20      	cmp	r3, #32
 80090fc:	d138      	bne.n	8009170 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009104:	2b01      	cmp	r3, #1
 8009106:	d101      	bne.n	800910c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009108:	2302      	movs	r3, #2
 800910a:	e032      	b.n	8009172 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	2201      	movs	r2, #1
 8009110:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	2224      	movs	r2, #36	; 0x24
 8009118:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	681a      	ldr	r2, [r3, #0]
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	f022 0201 	bic.w	r2, r2, #1
 800912a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	681a      	ldr	r2, [r3, #0]
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800913a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	6819      	ldr	r1, [r3, #0]
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	683a      	ldr	r2, [r7, #0]
 8009148:	430a      	orrs	r2, r1
 800914a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	681a      	ldr	r2, [r3, #0]
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	f042 0201 	orr.w	r2, r2, #1
 800915a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	2220      	movs	r2, #32
 8009160:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	2200      	movs	r2, #0
 8009168:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800916c:	2300      	movs	r3, #0
 800916e:	e000      	b.n	8009172 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009170:	2302      	movs	r3, #2
  }
}
 8009172:	4618      	mov	r0, r3
 8009174:	370c      	adds	r7, #12
 8009176:	46bd      	mov	sp, r7
 8009178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917c:	4770      	bx	lr

0800917e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800917e:	b480      	push	{r7}
 8009180:	b085      	sub	sp, #20
 8009182:	af00      	add	r7, sp, #0
 8009184:	6078      	str	r0, [r7, #4]
 8009186:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800918e:	b2db      	uxtb	r3, r3
 8009190:	2b20      	cmp	r3, #32
 8009192:	d139      	bne.n	8009208 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800919a:	2b01      	cmp	r3, #1
 800919c:	d101      	bne.n	80091a2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800919e:	2302      	movs	r3, #2
 80091a0:	e033      	b.n	800920a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	2201      	movs	r2, #1
 80091a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	2224      	movs	r2, #36	; 0x24
 80091ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	681a      	ldr	r2, [r3, #0]
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	f022 0201 	bic.w	r2, r2, #1
 80091c0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80091d0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80091d2:	683b      	ldr	r3, [r7, #0]
 80091d4:	021b      	lsls	r3, r3, #8
 80091d6:	68fa      	ldr	r2, [r7, #12]
 80091d8:	4313      	orrs	r3, r2
 80091da:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	68fa      	ldr	r2, [r7, #12]
 80091e2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	681a      	ldr	r2, [r3, #0]
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	f042 0201 	orr.w	r2, r2, #1
 80091f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	2220      	movs	r2, #32
 80091f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	2200      	movs	r2, #0
 8009200:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009204:	2300      	movs	r3, #0
 8009206:	e000      	b.n	800920a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009208:	2302      	movs	r3, #2
  }
}
 800920a:	4618      	mov	r0, r3
 800920c:	3714      	adds	r7, #20
 800920e:	46bd      	mov	sp, r7
 8009210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009214:	4770      	bx	lr

08009216 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8009216:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009218:	b08f      	sub	sp, #60	; 0x3c
 800921a:	af0a      	add	r7, sp, #40	; 0x28
 800921c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	2b00      	cmp	r3, #0
 8009222:	d101      	bne.n	8009228 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8009224:	2301      	movs	r3, #1
 8009226:	e116      	b.n	8009456 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8009234:	b2db      	uxtb	r3, r3
 8009236:	2b00      	cmp	r3, #0
 8009238:	d106      	bne.n	8009248 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	2200      	movs	r2, #0
 800923e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8009242:	6878      	ldr	r0, [r7, #4]
 8009244:	f011 fb26 	bl	801a894 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	2203      	movs	r2, #3
 800924c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8009250:	68bb      	ldr	r3, [r7, #8]
 8009252:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009254:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009258:	2b00      	cmp	r3, #0
 800925a:	d102      	bne.n	8009262 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	2200      	movs	r2, #0
 8009260:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	4618      	mov	r0, r3
 8009268:	f00a fcf7 	bl	8013c5a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	603b      	str	r3, [r7, #0]
 8009272:	687e      	ldr	r6, [r7, #4]
 8009274:	466d      	mov	r5, sp
 8009276:	f106 0410 	add.w	r4, r6, #16
 800927a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800927c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800927e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8009280:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8009282:	e894 0003 	ldmia.w	r4, {r0, r1}
 8009286:	e885 0003 	stmia.w	r5, {r0, r1}
 800928a:	1d33      	adds	r3, r6, #4
 800928c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800928e:	6838      	ldr	r0, [r7, #0]
 8009290:	f00a fbc2 	bl	8013a18 <USB_CoreInit>
 8009294:	4603      	mov	r3, r0
 8009296:	2b00      	cmp	r3, #0
 8009298:	d005      	beq.n	80092a6 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	2202      	movs	r2, #2
 800929e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80092a2:	2301      	movs	r3, #1
 80092a4:	e0d7      	b.n	8009456 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	2100      	movs	r1, #0
 80092ac:	4618      	mov	r0, r3
 80092ae:	f00a fce5 	bl	8013c7c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80092b2:	2300      	movs	r3, #0
 80092b4:	73fb      	strb	r3, [r7, #15]
 80092b6:	e04a      	b.n	800934e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80092b8:	7bfa      	ldrb	r2, [r7, #15]
 80092ba:	6879      	ldr	r1, [r7, #4]
 80092bc:	4613      	mov	r3, r2
 80092be:	00db      	lsls	r3, r3, #3
 80092c0:	4413      	add	r3, r2
 80092c2:	009b      	lsls	r3, r3, #2
 80092c4:	440b      	add	r3, r1
 80092c6:	333d      	adds	r3, #61	; 0x3d
 80092c8:	2201      	movs	r2, #1
 80092ca:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80092cc:	7bfa      	ldrb	r2, [r7, #15]
 80092ce:	6879      	ldr	r1, [r7, #4]
 80092d0:	4613      	mov	r3, r2
 80092d2:	00db      	lsls	r3, r3, #3
 80092d4:	4413      	add	r3, r2
 80092d6:	009b      	lsls	r3, r3, #2
 80092d8:	440b      	add	r3, r1
 80092da:	333c      	adds	r3, #60	; 0x3c
 80092dc:	7bfa      	ldrb	r2, [r7, #15]
 80092de:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80092e0:	7bfa      	ldrb	r2, [r7, #15]
 80092e2:	7bfb      	ldrb	r3, [r7, #15]
 80092e4:	b298      	uxth	r0, r3
 80092e6:	6879      	ldr	r1, [r7, #4]
 80092e8:	4613      	mov	r3, r2
 80092ea:	00db      	lsls	r3, r3, #3
 80092ec:	4413      	add	r3, r2
 80092ee:	009b      	lsls	r3, r3, #2
 80092f0:	440b      	add	r3, r1
 80092f2:	3356      	adds	r3, #86	; 0x56
 80092f4:	4602      	mov	r2, r0
 80092f6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80092f8:	7bfa      	ldrb	r2, [r7, #15]
 80092fa:	6879      	ldr	r1, [r7, #4]
 80092fc:	4613      	mov	r3, r2
 80092fe:	00db      	lsls	r3, r3, #3
 8009300:	4413      	add	r3, r2
 8009302:	009b      	lsls	r3, r3, #2
 8009304:	440b      	add	r3, r1
 8009306:	3340      	adds	r3, #64	; 0x40
 8009308:	2200      	movs	r2, #0
 800930a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800930c:	7bfa      	ldrb	r2, [r7, #15]
 800930e:	6879      	ldr	r1, [r7, #4]
 8009310:	4613      	mov	r3, r2
 8009312:	00db      	lsls	r3, r3, #3
 8009314:	4413      	add	r3, r2
 8009316:	009b      	lsls	r3, r3, #2
 8009318:	440b      	add	r3, r1
 800931a:	3344      	adds	r3, #68	; 0x44
 800931c:	2200      	movs	r2, #0
 800931e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8009320:	7bfa      	ldrb	r2, [r7, #15]
 8009322:	6879      	ldr	r1, [r7, #4]
 8009324:	4613      	mov	r3, r2
 8009326:	00db      	lsls	r3, r3, #3
 8009328:	4413      	add	r3, r2
 800932a:	009b      	lsls	r3, r3, #2
 800932c:	440b      	add	r3, r1
 800932e:	3348      	adds	r3, #72	; 0x48
 8009330:	2200      	movs	r2, #0
 8009332:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8009334:	7bfa      	ldrb	r2, [r7, #15]
 8009336:	6879      	ldr	r1, [r7, #4]
 8009338:	4613      	mov	r3, r2
 800933a:	00db      	lsls	r3, r3, #3
 800933c:	4413      	add	r3, r2
 800933e:	009b      	lsls	r3, r3, #2
 8009340:	440b      	add	r3, r1
 8009342:	334c      	adds	r3, #76	; 0x4c
 8009344:	2200      	movs	r2, #0
 8009346:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009348:	7bfb      	ldrb	r3, [r7, #15]
 800934a:	3301      	adds	r3, #1
 800934c:	73fb      	strb	r3, [r7, #15]
 800934e:	7bfa      	ldrb	r2, [r7, #15]
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	685b      	ldr	r3, [r3, #4]
 8009354:	429a      	cmp	r2, r3
 8009356:	d3af      	bcc.n	80092b8 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009358:	2300      	movs	r3, #0
 800935a:	73fb      	strb	r3, [r7, #15]
 800935c:	e044      	b.n	80093e8 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800935e:	7bfa      	ldrb	r2, [r7, #15]
 8009360:	6879      	ldr	r1, [r7, #4]
 8009362:	4613      	mov	r3, r2
 8009364:	00db      	lsls	r3, r3, #3
 8009366:	4413      	add	r3, r2
 8009368:	009b      	lsls	r3, r3, #2
 800936a:	440b      	add	r3, r1
 800936c:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8009370:	2200      	movs	r2, #0
 8009372:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8009374:	7bfa      	ldrb	r2, [r7, #15]
 8009376:	6879      	ldr	r1, [r7, #4]
 8009378:	4613      	mov	r3, r2
 800937a:	00db      	lsls	r3, r3, #3
 800937c:	4413      	add	r3, r2
 800937e:	009b      	lsls	r3, r3, #2
 8009380:	440b      	add	r3, r1
 8009382:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8009386:	7bfa      	ldrb	r2, [r7, #15]
 8009388:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800938a:	7bfa      	ldrb	r2, [r7, #15]
 800938c:	6879      	ldr	r1, [r7, #4]
 800938e:	4613      	mov	r3, r2
 8009390:	00db      	lsls	r3, r3, #3
 8009392:	4413      	add	r3, r2
 8009394:	009b      	lsls	r3, r3, #2
 8009396:	440b      	add	r3, r1
 8009398:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800939c:	2200      	movs	r2, #0
 800939e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80093a0:	7bfa      	ldrb	r2, [r7, #15]
 80093a2:	6879      	ldr	r1, [r7, #4]
 80093a4:	4613      	mov	r3, r2
 80093a6:	00db      	lsls	r3, r3, #3
 80093a8:	4413      	add	r3, r2
 80093aa:	009b      	lsls	r3, r3, #2
 80093ac:	440b      	add	r3, r1
 80093ae:	f503 7321 	add.w	r3, r3, #644	; 0x284
 80093b2:	2200      	movs	r2, #0
 80093b4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80093b6:	7bfa      	ldrb	r2, [r7, #15]
 80093b8:	6879      	ldr	r1, [r7, #4]
 80093ba:	4613      	mov	r3, r2
 80093bc:	00db      	lsls	r3, r3, #3
 80093be:	4413      	add	r3, r2
 80093c0:	009b      	lsls	r3, r3, #2
 80093c2:	440b      	add	r3, r1
 80093c4:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80093c8:	2200      	movs	r2, #0
 80093ca:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80093cc:	7bfa      	ldrb	r2, [r7, #15]
 80093ce:	6879      	ldr	r1, [r7, #4]
 80093d0:	4613      	mov	r3, r2
 80093d2:	00db      	lsls	r3, r3, #3
 80093d4:	4413      	add	r3, r2
 80093d6:	009b      	lsls	r3, r3, #2
 80093d8:	440b      	add	r3, r1
 80093da:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80093de:	2200      	movs	r2, #0
 80093e0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80093e2:	7bfb      	ldrb	r3, [r7, #15]
 80093e4:	3301      	adds	r3, #1
 80093e6:	73fb      	strb	r3, [r7, #15]
 80093e8:	7bfa      	ldrb	r2, [r7, #15]
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	685b      	ldr	r3, [r3, #4]
 80093ee:	429a      	cmp	r2, r3
 80093f0:	d3b5      	bcc.n	800935e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	603b      	str	r3, [r7, #0]
 80093f8:	687e      	ldr	r6, [r7, #4]
 80093fa:	466d      	mov	r5, sp
 80093fc:	f106 0410 	add.w	r4, r6, #16
 8009400:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8009402:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8009404:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8009406:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8009408:	e894 0003 	ldmia.w	r4, {r0, r1}
 800940c:	e885 0003 	stmia.w	r5, {r0, r1}
 8009410:	1d33      	adds	r3, r6, #4
 8009412:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009414:	6838      	ldr	r0, [r7, #0]
 8009416:	f00a fc7d 	bl	8013d14 <USB_DevInit>
 800941a:	4603      	mov	r3, r0
 800941c:	2b00      	cmp	r3, #0
 800941e:	d005      	beq.n	800942c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	2202      	movs	r2, #2
 8009424:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8009428:	2301      	movs	r3, #1
 800942a:	e014      	b.n	8009456 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	2200      	movs	r2, #0
 8009430:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	2201      	movs	r2, #1
 8009438:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009440:	2b01      	cmp	r3, #1
 8009442:	d102      	bne.n	800944a <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8009444:	6878      	ldr	r0, [r7, #4]
 8009446:	f001 f96f 	bl	800a728 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	4618      	mov	r0, r3
 8009450:	f00b fcbf 	bl	8014dd2 <USB_DevDisconnect>

  return HAL_OK;
 8009454:	2300      	movs	r3, #0
}
 8009456:	4618      	mov	r0, r3
 8009458:	3714      	adds	r7, #20
 800945a:	46bd      	mov	sp, r7
 800945c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800945e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800945e:	b580      	push	{r7, lr}
 8009460:	b084      	sub	sp, #16
 8009462:	af00      	add	r7, sp, #0
 8009464:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8009472:	2b01      	cmp	r3, #1
 8009474:	d101      	bne.n	800947a <HAL_PCD_Start+0x1c>
 8009476:	2302      	movs	r3, #2
 8009478:	e022      	b.n	80094c0 <HAL_PCD_Start+0x62>
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	2201      	movs	r2, #1
 800947e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if (((USBx->CID & (0x1U << 8)) == 0U) &&
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009486:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800948a:	2b00      	cmp	r3, #0
 800948c:	d109      	bne.n	80094a2 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  if (((USBx->CID & (0x1U << 8)) == 0U) &&
 8009492:	2b01      	cmp	r3, #1
 8009494:	d105      	bne.n	80094a2 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800949a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	4618      	mov	r0, r3
 80094a8:	f00a fbc6 	bl	8013c38 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	4618      	mov	r0, r3
 80094b2:	f00b fc6d 	bl	8014d90 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	2200      	movs	r2, #0
 80094ba:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80094be:	2300      	movs	r3, #0
}
 80094c0:	4618      	mov	r0, r3
 80094c2:	3710      	adds	r7, #16
 80094c4:	46bd      	mov	sp, r7
 80094c6:	bd80      	pop	{r7, pc}

080094c8 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80094c8:	b590      	push	{r4, r7, lr}
 80094ca:	b08d      	sub	sp, #52	; 0x34
 80094cc:	af00      	add	r7, sp, #0
 80094ce:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80094d6:	6a3b      	ldr	r3, [r7, #32]
 80094d8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	4618      	mov	r0, r3
 80094e0:	f00b fd2b 	bl	8014f3a <USB_GetMode>
 80094e4:	4603      	mov	r3, r0
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	f040 84b7 	bne.w	8009e5a <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	4618      	mov	r0, r3
 80094f2:	f00b fc8f 	bl	8014e14 <USB_ReadInterrupts>
 80094f6:	4603      	mov	r3, r0
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	f000 84ad 	beq.w	8009e58 <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80094fe:	69fb      	ldr	r3, [r7, #28]
 8009500:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009504:	689b      	ldr	r3, [r3, #8]
 8009506:	0a1b      	lsrs	r3, r3, #8
 8009508:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	4618      	mov	r0, r3
 8009518:	f00b fc7c 	bl	8014e14 <USB_ReadInterrupts>
 800951c:	4603      	mov	r3, r0
 800951e:	f003 0302 	and.w	r3, r3, #2
 8009522:	2b02      	cmp	r3, #2
 8009524:	d107      	bne.n	8009536 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	695a      	ldr	r2, [r3, #20]
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	f002 0202 	and.w	r2, r2, #2
 8009534:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	4618      	mov	r0, r3
 800953c:	f00b fc6a 	bl	8014e14 <USB_ReadInterrupts>
 8009540:	4603      	mov	r3, r0
 8009542:	f003 0310 	and.w	r3, r3, #16
 8009546:	2b10      	cmp	r3, #16
 8009548:	d161      	bne.n	800960e <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	699a      	ldr	r2, [r3, #24]
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	f022 0210 	bic.w	r2, r2, #16
 8009558:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800955a:	6a3b      	ldr	r3, [r7, #32]
 800955c:	6a1b      	ldr	r3, [r3, #32]
 800955e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8009560:	69bb      	ldr	r3, [r7, #24]
 8009562:	f003 020f 	and.w	r2, r3, #15
 8009566:	4613      	mov	r3, r2
 8009568:	00db      	lsls	r3, r3, #3
 800956a:	4413      	add	r3, r2
 800956c:	009b      	lsls	r3, r3, #2
 800956e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009572:	687a      	ldr	r2, [r7, #4]
 8009574:	4413      	add	r3, r2
 8009576:	3304      	adds	r3, #4
 8009578:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800957a:	69bb      	ldr	r3, [r7, #24]
 800957c:	0c5b      	lsrs	r3, r3, #17
 800957e:	f003 030f 	and.w	r3, r3, #15
 8009582:	2b02      	cmp	r3, #2
 8009584:	d124      	bne.n	80095d0 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8009586:	69ba      	ldr	r2, [r7, #24]
 8009588:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800958c:	4013      	ands	r3, r2
 800958e:	2b00      	cmp	r3, #0
 8009590:	d035      	beq.n	80095fe <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8009592:	697b      	ldr	r3, [r7, #20]
 8009594:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8009596:	69bb      	ldr	r3, [r7, #24]
 8009598:	091b      	lsrs	r3, r3, #4
 800959a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800959c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80095a0:	b29b      	uxth	r3, r3
 80095a2:	461a      	mov	r2, r3
 80095a4:	6a38      	ldr	r0, [r7, #32]
 80095a6:	f00b faa1 	bl	8014aec <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80095aa:	697b      	ldr	r3, [r7, #20]
 80095ac:	68da      	ldr	r2, [r3, #12]
 80095ae:	69bb      	ldr	r3, [r7, #24]
 80095b0:	091b      	lsrs	r3, r3, #4
 80095b2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80095b6:	441a      	add	r2, r3
 80095b8:	697b      	ldr	r3, [r7, #20]
 80095ba:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80095bc:	697b      	ldr	r3, [r7, #20]
 80095be:	695a      	ldr	r2, [r3, #20]
 80095c0:	69bb      	ldr	r3, [r7, #24]
 80095c2:	091b      	lsrs	r3, r3, #4
 80095c4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80095c8:	441a      	add	r2, r3
 80095ca:	697b      	ldr	r3, [r7, #20]
 80095cc:	615a      	str	r2, [r3, #20]
 80095ce:	e016      	b.n	80095fe <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80095d0:	69bb      	ldr	r3, [r7, #24]
 80095d2:	0c5b      	lsrs	r3, r3, #17
 80095d4:	f003 030f 	and.w	r3, r3, #15
 80095d8:	2b06      	cmp	r3, #6
 80095da:	d110      	bne.n	80095fe <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80095e2:	2208      	movs	r2, #8
 80095e4:	4619      	mov	r1, r3
 80095e6:	6a38      	ldr	r0, [r7, #32]
 80095e8:	f00b fa80 	bl	8014aec <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80095ec:	697b      	ldr	r3, [r7, #20]
 80095ee:	695a      	ldr	r2, [r3, #20]
 80095f0:	69bb      	ldr	r3, [r7, #24]
 80095f2:	091b      	lsrs	r3, r3, #4
 80095f4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80095f8:	441a      	add	r2, r3
 80095fa:	697b      	ldr	r3, [r7, #20]
 80095fc:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	699a      	ldr	r2, [r3, #24]
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	f042 0210 	orr.w	r2, r2, #16
 800960c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	4618      	mov	r0, r3
 8009614:	f00b fbfe 	bl	8014e14 <USB_ReadInterrupts>
 8009618:	4603      	mov	r3, r0
 800961a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800961e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8009622:	f040 80a7 	bne.w	8009774 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8009626:	2300      	movs	r3, #0
 8009628:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	4618      	mov	r0, r3
 8009630:	f00b fc03 	bl	8014e3a <USB_ReadDevAllOutEpInterrupt>
 8009634:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8009636:	e099      	b.n	800976c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8009638:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800963a:	f003 0301 	and.w	r3, r3, #1
 800963e:	2b00      	cmp	r3, #0
 8009640:	f000 808e 	beq.w	8009760 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800964a:	b2d2      	uxtb	r2, r2
 800964c:	4611      	mov	r1, r2
 800964e:	4618      	mov	r0, r3
 8009650:	f00b fc27 	bl	8014ea2 <USB_ReadDevOutEPInterrupt>
 8009654:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8009656:	693b      	ldr	r3, [r7, #16]
 8009658:	f003 0301 	and.w	r3, r3, #1
 800965c:	2b00      	cmp	r3, #0
 800965e:	d00c      	beq.n	800967a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8009660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009662:	015a      	lsls	r2, r3, #5
 8009664:	69fb      	ldr	r3, [r7, #28]
 8009666:	4413      	add	r3, r2
 8009668:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800966c:	461a      	mov	r2, r3
 800966e:	2301      	movs	r3, #1
 8009670:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8009672:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009674:	6878      	ldr	r0, [r7, #4]
 8009676:	f000 fed1 	bl	800a41c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800967a:	693b      	ldr	r3, [r7, #16]
 800967c:	f003 0308 	and.w	r3, r3, #8
 8009680:	2b00      	cmp	r3, #0
 8009682:	d00c      	beq.n	800969e <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8009684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009686:	015a      	lsls	r2, r3, #5
 8009688:	69fb      	ldr	r3, [r7, #28]
 800968a:	4413      	add	r3, r2
 800968c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009690:	461a      	mov	r2, r3
 8009692:	2308      	movs	r3, #8
 8009694:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8009696:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009698:	6878      	ldr	r0, [r7, #4]
 800969a:	f000 ffa7 	bl	800a5ec <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800969e:	693b      	ldr	r3, [r7, #16]
 80096a0:	f003 0310 	and.w	r3, r3, #16
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d008      	beq.n	80096ba <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80096a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096aa:	015a      	lsls	r2, r3, #5
 80096ac:	69fb      	ldr	r3, [r7, #28]
 80096ae:	4413      	add	r3, r2
 80096b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80096b4:	461a      	mov	r2, r3
 80096b6:	2310      	movs	r3, #16
 80096b8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80096ba:	693b      	ldr	r3, [r7, #16]
 80096bc:	f003 0302 	and.w	r3, r3, #2
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d030      	beq.n	8009726 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80096c4:	6a3b      	ldr	r3, [r7, #32]
 80096c6:	695b      	ldr	r3, [r3, #20]
 80096c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80096cc:	2b80      	cmp	r3, #128	; 0x80
 80096ce:	d109      	bne.n	80096e4 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80096d0:	69fb      	ldr	r3, [r7, #28]
 80096d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80096d6:	685b      	ldr	r3, [r3, #4]
 80096d8:	69fa      	ldr	r2, [r7, #28]
 80096da:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80096de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80096e2:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80096e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80096e6:	4613      	mov	r3, r2
 80096e8:	00db      	lsls	r3, r3, #3
 80096ea:	4413      	add	r3, r2
 80096ec:	009b      	lsls	r3, r3, #2
 80096ee:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80096f2:	687a      	ldr	r2, [r7, #4]
 80096f4:	4413      	add	r3, r2
 80096f6:	3304      	adds	r3, #4
 80096f8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80096fa:	697b      	ldr	r3, [r7, #20]
 80096fc:	78db      	ldrb	r3, [r3, #3]
 80096fe:	2b01      	cmp	r3, #1
 8009700:	d108      	bne.n	8009714 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8009702:	697b      	ldr	r3, [r7, #20]
 8009704:	2200      	movs	r2, #0
 8009706:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8009708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800970a:	b2db      	uxtb	r3, r3
 800970c:	4619      	mov	r1, r3
 800970e:	6878      	ldr	r0, [r7, #4]
 8009710:	f011 f9b8 	bl	801aa84 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8009714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009716:	015a      	lsls	r2, r3, #5
 8009718:	69fb      	ldr	r3, [r7, #28]
 800971a:	4413      	add	r3, r2
 800971c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009720:	461a      	mov	r2, r3
 8009722:	2302      	movs	r3, #2
 8009724:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8009726:	693b      	ldr	r3, [r7, #16]
 8009728:	f003 0320 	and.w	r3, r3, #32
 800972c:	2b00      	cmp	r3, #0
 800972e:	d008      	beq.n	8009742 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009732:	015a      	lsls	r2, r3, #5
 8009734:	69fb      	ldr	r3, [r7, #28]
 8009736:	4413      	add	r3, r2
 8009738:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800973c:	461a      	mov	r2, r3
 800973e:	2320      	movs	r3, #32
 8009740:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8009742:	693b      	ldr	r3, [r7, #16]
 8009744:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009748:	2b00      	cmp	r3, #0
 800974a:	d009      	beq.n	8009760 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800974c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800974e:	015a      	lsls	r2, r3, #5
 8009750:	69fb      	ldr	r3, [r7, #28]
 8009752:	4413      	add	r3, r2
 8009754:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009758:	461a      	mov	r2, r3
 800975a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800975e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8009760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009762:	3301      	adds	r3, #1
 8009764:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8009766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009768:	085b      	lsrs	r3, r3, #1
 800976a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800976c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800976e:	2b00      	cmp	r3, #0
 8009770:	f47f af62 	bne.w	8009638 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	4618      	mov	r0, r3
 800977a:	f00b fb4b 	bl	8014e14 <USB_ReadInterrupts>
 800977e:	4603      	mov	r3, r0
 8009780:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009784:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009788:	f040 80db 	bne.w	8009942 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	4618      	mov	r0, r3
 8009792:	f00b fb6c 	bl	8014e6e <USB_ReadDevAllInEpInterrupt>
 8009796:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8009798:	2300      	movs	r3, #0
 800979a:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800979c:	e0cd      	b.n	800993a <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800979e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097a0:	f003 0301 	and.w	r3, r3, #1
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	f000 80c2 	beq.w	800992e <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80097b0:	b2d2      	uxtb	r2, r2
 80097b2:	4611      	mov	r1, r2
 80097b4:	4618      	mov	r0, r3
 80097b6:	f00b fb92 	bl	8014ede <USB_ReadDevInEPInterrupt>
 80097ba:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80097bc:	693b      	ldr	r3, [r7, #16]
 80097be:	f003 0301 	and.w	r3, r3, #1
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d057      	beq.n	8009876 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80097c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097c8:	f003 030f 	and.w	r3, r3, #15
 80097cc:	2201      	movs	r2, #1
 80097ce:	fa02 f303 	lsl.w	r3, r2, r3
 80097d2:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80097d4:	69fb      	ldr	r3, [r7, #28]
 80097d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80097da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	43db      	mvns	r3, r3
 80097e0:	69f9      	ldr	r1, [r7, #28]
 80097e2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80097e6:	4013      	ands	r3, r2
 80097e8:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80097ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097ec:	015a      	lsls	r2, r3, #5
 80097ee:	69fb      	ldr	r3, [r7, #28]
 80097f0:	4413      	add	r3, r2
 80097f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097f6:	461a      	mov	r2, r3
 80097f8:	2301      	movs	r3, #1
 80097fa:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	68db      	ldr	r3, [r3, #12]
 8009800:	2b01      	cmp	r3, #1
 8009802:	d132      	bne.n	800986a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8009804:	6879      	ldr	r1, [r7, #4]
 8009806:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009808:	4613      	mov	r3, r2
 800980a:	00db      	lsls	r3, r3, #3
 800980c:	4413      	add	r3, r2
 800980e:	009b      	lsls	r3, r3, #2
 8009810:	440b      	add	r3, r1
 8009812:	3348      	adds	r3, #72	; 0x48
 8009814:	6819      	ldr	r1, [r3, #0]
 8009816:	6878      	ldr	r0, [r7, #4]
 8009818:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800981a:	4613      	mov	r3, r2
 800981c:	00db      	lsls	r3, r3, #3
 800981e:	4413      	add	r3, r2
 8009820:	009b      	lsls	r3, r3, #2
 8009822:	4403      	add	r3, r0
 8009824:	3344      	adds	r3, #68	; 0x44
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	4419      	add	r1, r3
 800982a:	6878      	ldr	r0, [r7, #4]
 800982c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800982e:	4613      	mov	r3, r2
 8009830:	00db      	lsls	r3, r3, #3
 8009832:	4413      	add	r3, r2
 8009834:	009b      	lsls	r3, r3, #2
 8009836:	4403      	add	r3, r0
 8009838:	3348      	adds	r3, #72	; 0x48
 800983a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800983c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800983e:	2b00      	cmp	r3, #0
 8009840:	d113      	bne.n	800986a <HAL_PCD_IRQHandler+0x3a2>
 8009842:	6879      	ldr	r1, [r7, #4]
 8009844:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009846:	4613      	mov	r3, r2
 8009848:	00db      	lsls	r3, r3, #3
 800984a:	4413      	add	r3, r2
 800984c:	009b      	lsls	r3, r3, #2
 800984e:	440b      	add	r3, r1
 8009850:	334c      	adds	r3, #76	; 0x4c
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	2b00      	cmp	r3, #0
 8009856:	d108      	bne.n	800986a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	6818      	ldr	r0, [r3, #0]
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8009862:	461a      	mov	r2, r3
 8009864:	2101      	movs	r1, #1
 8009866:	f00b fb9b 	bl	8014fa0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800986a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800986c:	b2db      	uxtb	r3, r3
 800986e:	4619      	mov	r1, r3
 8009870:	6878      	ldr	r0, [r7, #4]
 8009872:	f011 f882 	bl	801a97a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8009876:	693b      	ldr	r3, [r7, #16]
 8009878:	f003 0308 	and.w	r3, r3, #8
 800987c:	2b00      	cmp	r3, #0
 800987e:	d008      	beq.n	8009892 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8009880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009882:	015a      	lsls	r2, r3, #5
 8009884:	69fb      	ldr	r3, [r7, #28]
 8009886:	4413      	add	r3, r2
 8009888:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800988c:	461a      	mov	r2, r3
 800988e:	2308      	movs	r3, #8
 8009890:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8009892:	693b      	ldr	r3, [r7, #16]
 8009894:	f003 0310 	and.w	r3, r3, #16
 8009898:	2b00      	cmp	r3, #0
 800989a:	d008      	beq.n	80098ae <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800989c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800989e:	015a      	lsls	r2, r3, #5
 80098a0:	69fb      	ldr	r3, [r7, #28]
 80098a2:	4413      	add	r3, r2
 80098a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80098a8:	461a      	mov	r2, r3
 80098aa:	2310      	movs	r3, #16
 80098ac:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80098ae:	693b      	ldr	r3, [r7, #16]
 80098b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d008      	beq.n	80098ca <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80098b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098ba:	015a      	lsls	r2, r3, #5
 80098bc:	69fb      	ldr	r3, [r7, #28]
 80098be:	4413      	add	r3, r2
 80098c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80098c4:	461a      	mov	r2, r3
 80098c6:	2340      	movs	r3, #64	; 0x40
 80098c8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80098ca:	693b      	ldr	r3, [r7, #16]
 80098cc:	f003 0302 	and.w	r3, r3, #2
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d023      	beq.n	800991c <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80098d4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80098d6:	6a38      	ldr	r0, [r7, #32]
 80098d8:	f00a fb7a 	bl	8013fd0 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80098dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80098de:	4613      	mov	r3, r2
 80098e0:	00db      	lsls	r3, r3, #3
 80098e2:	4413      	add	r3, r2
 80098e4:	009b      	lsls	r3, r3, #2
 80098e6:	3338      	adds	r3, #56	; 0x38
 80098e8:	687a      	ldr	r2, [r7, #4]
 80098ea:	4413      	add	r3, r2
 80098ec:	3304      	adds	r3, #4
 80098ee:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80098f0:	697b      	ldr	r3, [r7, #20]
 80098f2:	78db      	ldrb	r3, [r3, #3]
 80098f4:	2b01      	cmp	r3, #1
 80098f6:	d108      	bne.n	800990a <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80098f8:	697b      	ldr	r3, [r7, #20]
 80098fa:	2200      	movs	r2, #0
 80098fc:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80098fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009900:	b2db      	uxtb	r3, r3
 8009902:	4619      	mov	r1, r3
 8009904:	6878      	ldr	r0, [r7, #4]
 8009906:	f011 f8cf 	bl	801aaa8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800990a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800990c:	015a      	lsls	r2, r3, #5
 800990e:	69fb      	ldr	r3, [r7, #28]
 8009910:	4413      	add	r3, r2
 8009912:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009916:	461a      	mov	r2, r3
 8009918:	2302      	movs	r3, #2
 800991a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800991c:	693b      	ldr	r3, [r7, #16]
 800991e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009922:	2b00      	cmp	r3, #0
 8009924:	d003      	beq.n	800992e <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8009926:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009928:	6878      	ldr	r0, [r7, #4]
 800992a:	f000 fcea 	bl	800a302 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800992e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009930:	3301      	adds	r3, #1
 8009932:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8009934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009936:	085b      	lsrs	r3, r3, #1
 8009938:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800993a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800993c:	2b00      	cmp	r3, #0
 800993e:	f47f af2e 	bne.w	800979e <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	4618      	mov	r0, r3
 8009948:	f00b fa64 	bl	8014e14 <USB_ReadInterrupts>
 800994c:	4603      	mov	r3, r0
 800994e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009952:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009956:	d122      	bne.n	800999e <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8009958:	69fb      	ldr	r3, [r7, #28]
 800995a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800995e:	685b      	ldr	r3, [r3, #4]
 8009960:	69fa      	ldr	r2, [r7, #28]
 8009962:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009966:	f023 0301 	bic.w	r3, r3, #1
 800996a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8009972:	2b01      	cmp	r3, #1
 8009974:	d108      	bne.n	8009988 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	2200      	movs	r2, #0
 800997a:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800997e:	2100      	movs	r1, #0
 8009980:	6878      	ldr	r0, [r7, #4]
 8009982:	f000 fef5 	bl	800a770 <HAL_PCDEx_LPM_Callback>
 8009986:	e002      	b.n	800998e <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8009988:	6878      	ldr	r0, [r7, #4]
 800998a:	f011 f86d 	bl	801aa68 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	695a      	ldr	r2, [r3, #20]
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800999c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	4618      	mov	r0, r3
 80099a4:	f00b fa36 	bl	8014e14 <USB_ReadInterrupts>
 80099a8:	4603      	mov	r3, r0
 80099aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80099ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80099b2:	d112      	bne.n	80099da <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80099b4:	69fb      	ldr	r3, [r7, #28]
 80099b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80099ba:	689b      	ldr	r3, [r3, #8]
 80099bc:	f003 0301 	and.w	r3, r3, #1
 80099c0:	2b01      	cmp	r3, #1
 80099c2:	d102      	bne.n	80099ca <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80099c4:	6878      	ldr	r0, [r7, #4]
 80099c6:	f011 f829 	bl	801aa1c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	695a      	ldr	r2, [r3, #20]
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80099d8:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	4618      	mov	r0, r3
 80099e0:	f00b fa18 	bl	8014e14 <USB_ReadInterrupts>
 80099e4:	4603      	mov	r3, r0
 80099e6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80099ea:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80099ee:	d121      	bne.n	8009a34 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	695a      	ldr	r2, [r3, #20]
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 80099fe:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d111      	bne.n	8009a2e <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	2201      	movs	r2, #1
 8009a0e:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a18:	089b      	lsrs	r3, r3, #2
 8009a1a:	f003 020f 	and.w	r2, r3, #15
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8009a24:	2101      	movs	r1, #1
 8009a26:	6878      	ldr	r0, [r7, #4]
 8009a28:	f000 fea2 	bl	800a770 <HAL_PCDEx_LPM_Callback>
 8009a2c:	e002      	b.n	8009a34 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8009a2e:	6878      	ldr	r0, [r7, #4]
 8009a30:	f010 fff4 	bl	801aa1c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	4618      	mov	r0, r3
 8009a3a:	f00b f9eb 	bl	8014e14 <USB_ReadInterrupts>
 8009a3e:	4603      	mov	r3, r0
 8009a40:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009a44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009a48:	f040 80b7 	bne.w	8009bba <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8009a4c:	69fb      	ldr	r3, [r7, #28]
 8009a4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a52:	685b      	ldr	r3, [r3, #4]
 8009a54:	69fa      	ldr	r2, [r7, #28]
 8009a56:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009a5a:	f023 0301 	bic.w	r3, r3, #1
 8009a5e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	2110      	movs	r1, #16
 8009a66:	4618      	mov	r0, r3
 8009a68:	f00a fab2 	bl	8013fd0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009a70:	e046      	b.n	8009b00 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8009a72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a74:	015a      	lsls	r2, r3, #5
 8009a76:	69fb      	ldr	r3, [r7, #28]
 8009a78:	4413      	add	r3, r2
 8009a7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a7e:	461a      	mov	r2, r3
 8009a80:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009a84:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009a86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a88:	015a      	lsls	r2, r3, #5
 8009a8a:	69fb      	ldr	r3, [r7, #28]
 8009a8c:	4413      	add	r3, r2
 8009a8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009a96:	0151      	lsls	r1, r2, #5
 8009a98:	69fa      	ldr	r2, [r7, #28]
 8009a9a:	440a      	add	r2, r1
 8009a9c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009aa0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009aa4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8009aa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009aa8:	015a      	lsls	r2, r3, #5
 8009aaa:	69fb      	ldr	r3, [r7, #28]
 8009aac:	4413      	add	r3, r2
 8009aae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ab2:	461a      	mov	r2, r3
 8009ab4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009ab8:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009aba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009abc:	015a      	lsls	r2, r3, #5
 8009abe:	69fb      	ldr	r3, [r7, #28]
 8009ac0:	4413      	add	r3, r2
 8009ac2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009aca:	0151      	lsls	r1, r2, #5
 8009acc:	69fa      	ldr	r2, [r7, #28]
 8009ace:	440a      	add	r2, r1
 8009ad0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009ad4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009ad8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009ada:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009adc:	015a      	lsls	r2, r3, #5
 8009ade:	69fb      	ldr	r3, [r7, #28]
 8009ae0:	4413      	add	r3, r2
 8009ae2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009aea:	0151      	lsls	r1, r2, #5
 8009aec:	69fa      	ldr	r2, [r7, #28]
 8009aee:	440a      	add	r2, r1
 8009af0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009af4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009af8:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009afa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009afc:	3301      	adds	r3, #1
 8009afe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	685b      	ldr	r3, [r3, #4]
 8009b04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009b06:	429a      	cmp	r2, r3
 8009b08:	d3b3      	bcc.n	8009a72 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8009b0a:	69fb      	ldr	r3, [r7, #28]
 8009b0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b10:	69db      	ldr	r3, [r3, #28]
 8009b12:	69fa      	ldr	r2, [r7, #28]
 8009b14:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009b18:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8009b1c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d016      	beq.n	8009b54 <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8009b26:	69fb      	ldr	r3, [r7, #28]
 8009b28:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009b30:	69fa      	ldr	r2, [r7, #28]
 8009b32:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009b36:	f043 030b 	orr.w	r3, r3, #11
 8009b3a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8009b3e:	69fb      	ldr	r3, [r7, #28]
 8009b40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b46:	69fa      	ldr	r2, [r7, #28]
 8009b48:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009b4c:	f043 030b 	orr.w	r3, r3, #11
 8009b50:	6453      	str	r3, [r2, #68]	; 0x44
 8009b52:	e015      	b.n	8009b80 <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8009b54:	69fb      	ldr	r3, [r7, #28]
 8009b56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b5a:	695a      	ldr	r2, [r3, #20]
 8009b5c:	69fb      	ldr	r3, [r7, #28]
 8009b5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b62:	4619      	mov	r1, r3
 8009b64:	f242 032b 	movw	r3, #8235	; 0x202b
 8009b68:	4313      	orrs	r3, r2
 8009b6a:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8009b6c:	69fb      	ldr	r3, [r7, #28]
 8009b6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b72:	691b      	ldr	r3, [r3, #16]
 8009b74:	69fa      	ldr	r2, [r7, #28]
 8009b76:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009b7a:	f043 030b 	orr.w	r3, r3, #11
 8009b7e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8009b80:	69fb      	ldr	r3, [r7, #28]
 8009b82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	69fa      	ldr	r2, [r7, #28]
 8009b8a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009b8e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8009b92:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	6818      	ldr	r0, [r3, #0]
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	68db      	ldr	r3, [r3, #12]
 8009b9c:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8009ba4:	461a      	mov	r2, r3
 8009ba6:	f00b f9fb 	bl	8014fa0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	695a      	ldr	r2, [r3, #20]
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8009bb8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	4618      	mov	r0, r3
 8009bc0:	f00b f928 	bl	8014e14 <USB_ReadInterrupts>
 8009bc4:	4603      	mov	r3, r0
 8009bc6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009bca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009bce:	d124      	bne.n	8009c1a <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	4618      	mov	r0, r3
 8009bd6:	f00b f9bf 	bl	8014f58 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	4618      	mov	r0, r3
 8009be0:	f00a fa73 	bl	80140ca <USB_GetDevSpeed>
 8009be4:	4603      	mov	r3, r0
 8009be6:	461a      	mov	r2, r3
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	611a      	str	r2, [r3, #16]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	681c      	ldr	r4, [r3, #0]
 8009bf0:	f001 fd88 	bl	800b704 <HAL_RCC_GetHCLKFreq>
 8009bf4:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	691b      	ldr	r3, [r3, #16]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8009bfa:	b2db      	uxtb	r3, r3
 8009bfc:	461a      	mov	r2, r3
 8009bfe:	4620      	mov	r0, r4
 8009c00:	f009 ff78 	bl	8013af4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8009c04:	6878      	ldr	r0, [r7, #4]
 8009c06:	f010 fee0 	bl	801a9ca <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	695a      	ldr	r2, [r3, #20]
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8009c18:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	4618      	mov	r0, r3
 8009c20:	f00b f8f8 	bl	8014e14 <USB_ReadInterrupts>
 8009c24:	4603      	mov	r3, r0
 8009c26:	f003 0308 	and.w	r3, r3, #8
 8009c2a:	2b08      	cmp	r3, #8
 8009c2c:	d10a      	bne.n	8009c44 <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8009c2e:	6878      	ldr	r0, [r7, #4]
 8009c30:	f010 febd 	bl	801a9ae <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	695a      	ldr	r2, [r3, #20]
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	f002 0208 	and.w	r2, r2, #8
 8009c42:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	4618      	mov	r0, r3
 8009c4a:	f00b f8e3 	bl	8014e14 <USB_ReadInterrupts>
 8009c4e:	4603      	mov	r3, r0
 8009c50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c54:	2b80      	cmp	r3, #128	; 0x80
 8009c56:	d122      	bne.n	8009c9e <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8009c58:	6a3b      	ldr	r3, [r7, #32]
 8009c5a:	699b      	ldr	r3, [r3, #24]
 8009c5c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009c60:	6a3b      	ldr	r3, [r7, #32]
 8009c62:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009c64:	2301      	movs	r3, #1
 8009c66:	627b      	str	r3, [r7, #36]	; 0x24
 8009c68:	e014      	b.n	8009c94 <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8009c6a:	6879      	ldr	r1, [r7, #4]
 8009c6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009c6e:	4613      	mov	r3, r2
 8009c70:	00db      	lsls	r3, r3, #3
 8009c72:	4413      	add	r3, r2
 8009c74:	009b      	lsls	r3, r3, #2
 8009c76:	440b      	add	r3, r1
 8009c78:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8009c7c:	781b      	ldrb	r3, [r3, #0]
 8009c7e:	2b01      	cmp	r3, #1
 8009c80:	d105      	bne.n	8009c8e <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8009c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c84:	b2db      	uxtb	r3, r3
 8009c86:	4619      	mov	r1, r3
 8009c88:	6878      	ldr	r0, [r7, #4]
 8009c8a:	f000 fb09 	bl	800a2a0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c90:	3301      	adds	r3, #1
 8009c92:	627b      	str	r3, [r7, #36]	; 0x24
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	685b      	ldr	r3, [r3, #4]
 8009c98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009c9a:	429a      	cmp	r2, r3
 8009c9c:	d3e5      	bcc.n	8009c6a <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	4618      	mov	r0, r3
 8009ca4:	f00b f8b6 	bl	8014e14 <USB_ReadInterrupts>
 8009ca8:	4603      	mov	r3, r0
 8009caa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009cae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009cb2:	d13b      	bne.n	8009d2c <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009cb4:	2301      	movs	r3, #1
 8009cb6:	627b      	str	r3, [r7, #36]	; 0x24
 8009cb8:	e02b      	b.n	8009d12 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8009cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cbc:	015a      	lsls	r2, r3, #5
 8009cbe:	69fb      	ldr	r3, [r7, #28]
 8009cc0:	4413      	add	r3, r2
 8009cc2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009cca:	6879      	ldr	r1, [r7, #4]
 8009ccc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009cce:	4613      	mov	r3, r2
 8009cd0:	00db      	lsls	r3, r3, #3
 8009cd2:	4413      	add	r3, r2
 8009cd4:	009b      	lsls	r3, r3, #2
 8009cd6:	440b      	add	r3, r1
 8009cd8:	3340      	adds	r3, #64	; 0x40
 8009cda:	781b      	ldrb	r3, [r3, #0]
 8009cdc:	2b01      	cmp	r3, #1
 8009cde:	d115      	bne.n	8009d0c <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8009ce0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	da12      	bge.n	8009d0c <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8009ce6:	6879      	ldr	r1, [r7, #4]
 8009ce8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009cea:	4613      	mov	r3, r2
 8009cec:	00db      	lsls	r3, r3, #3
 8009cee:	4413      	add	r3, r2
 8009cf0:	009b      	lsls	r3, r3, #2
 8009cf2:	440b      	add	r3, r1
 8009cf4:	333f      	adds	r3, #63	; 0x3f
 8009cf6:	2201      	movs	r2, #1
 8009cf8:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8009cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cfc:	b2db      	uxtb	r3, r3
 8009cfe:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009d02:	b2db      	uxtb	r3, r3
 8009d04:	4619      	mov	r1, r3
 8009d06:	6878      	ldr	r0, [r7, #4]
 8009d08:	f000 faca 	bl	800a2a0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d0e:	3301      	adds	r3, #1
 8009d10:	627b      	str	r3, [r7, #36]	; 0x24
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	685b      	ldr	r3, [r3, #4]
 8009d16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d18:	429a      	cmp	r2, r3
 8009d1a:	d3ce      	bcc.n	8009cba <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	695a      	ldr	r2, [r3, #20]
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8009d2a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	4618      	mov	r0, r3
 8009d32:	f00b f86f 	bl	8014e14 <USB_ReadInterrupts>
 8009d36:	4603      	mov	r3, r0
 8009d38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009d3c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009d40:	d155      	bne.n	8009dee <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009d42:	2301      	movs	r3, #1
 8009d44:	627b      	str	r3, [r7, #36]	; 0x24
 8009d46:	e045      	b.n	8009dd4 <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8009d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d4a:	015a      	lsls	r2, r3, #5
 8009d4c:	69fb      	ldr	r3, [r7, #28]
 8009d4e:	4413      	add	r3, r2
 8009d50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8009d58:	6879      	ldr	r1, [r7, #4]
 8009d5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d5c:	4613      	mov	r3, r2
 8009d5e:	00db      	lsls	r3, r3, #3
 8009d60:	4413      	add	r3, r2
 8009d62:	009b      	lsls	r3, r3, #2
 8009d64:	440b      	add	r3, r1
 8009d66:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8009d6a:	781b      	ldrb	r3, [r3, #0]
 8009d6c:	2b01      	cmp	r3, #1
 8009d6e:	d12e      	bne.n	8009dce <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8009d70:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	da2b      	bge.n	8009dce <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8009d76:	69bb      	ldr	r3, [r7, #24]
 8009d78:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8009d82:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8009d86:	429a      	cmp	r2, r3
 8009d88:	d121      	bne.n	8009dce <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8009d8a:	6879      	ldr	r1, [r7, #4]
 8009d8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d8e:	4613      	mov	r3, r2
 8009d90:	00db      	lsls	r3, r3, #3
 8009d92:	4413      	add	r3, r2
 8009d94:	009b      	lsls	r3, r3, #2
 8009d96:	440b      	add	r3, r1
 8009d98:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8009d9c:	2201      	movs	r2, #1
 8009d9e:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8009da0:	6a3b      	ldr	r3, [r7, #32]
 8009da2:	699b      	ldr	r3, [r3, #24]
 8009da4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8009da8:	6a3b      	ldr	r3, [r7, #32]
 8009daa:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8009dac:	6a3b      	ldr	r3, [r7, #32]
 8009dae:	695b      	ldr	r3, [r3, #20]
 8009db0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d10a      	bne.n	8009dce <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8009db8:	69fb      	ldr	r3, [r7, #28]
 8009dba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009dbe:	685b      	ldr	r3, [r3, #4]
 8009dc0:	69fa      	ldr	r2, [r7, #28]
 8009dc2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009dc6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009dca:	6053      	str	r3, [r2, #4]
            break;
 8009dcc:	e007      	b.n	8009dde <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dd0:	3301      	adds	r3, #1
 8009dd2:	627b      	str	r3, [r7, #36]	; 0x24
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	685b      	ldr	r3, [r3, #4]
 8009dd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009dda:	429a      	cmp	r2, r3
 8009ddc:	d3b4      	bcc.n	8009d48 <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	695a      	ldr	r2, [r3, #20]
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8009dec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	4618      	mov	r0, r3
 8009df4:	f00b f80e 	bl	8014e14 <USB_ReadInterrupts>
 8009df8:	4603      	mov	r3, r0
 8009dfa:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009dfe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009e02:	d10a      	bne.n	8009e1a <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8009e04:	6878      	ldr	r0, [r7, #4]
 8009e06:	f010 fe61 	bl	801aacc <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	695a      	ldr	r2, [r3, #20]
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8009e18:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	4618      	mov	r0, r3
 8009e20:	f00a fff8 	bl	8014e14 <USB_ReadInterrupts>
 8009e24:	4603      	mov	r3, r0
 8009e26:	f003 0304 	and.w	r3, r3, #4
 8009e2a:	2b04      	cmp	r3, #4
 8009e2c:	d115      	bne.n	8009e5a <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	685b      	ldr	r3, [r3, #4]
 8009e34:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8009e36:	69bb      	ldr	r3, [r7, #24]
 8009e38:	f003 0304 	and.w	r3, r3, #4
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d002      	beq.n	8009e46 <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8009e40:	6878      	ldr	r0, [r7, #4]
 8009e42:	f010 fe51 	bl	801aae8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	6859      	ldr	r1, [r3, #4]
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	69ba      	ldr	r2, [r7, #24]
 8009e52:	430a      	orrs	r2, r1
 8009e54:	605a      	str	r2, [r3, #4]
 8009e56:	e000      	b.n	8009e5a <HAL_PCD_IRQHandler+0x992>
      return;
 8009e58:	bf00      	nop
    }
  }
}
 8009e5a:	3734      	adds	r7, #52	; 0x34
 8009e5c:	46bd      	mov	sp, r7
 8009e5e:	bd90      	pop	{r4, r7, pc}

08009e60 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8009e60:	b580      	push	{r7, lr}
 8009e62:	b082      	sub	sp, #8
 8009e64:	af00      	add	r7, sp, #0
 8009e66:	6078      	str	r0, [r7, #4]
 8009e68:	460b      	mov	r3, r1
 8009e6a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8009e72:	2b01      	cmp	r3, #1
 8009e74:	d101      	bne.n	8009e7a <HAL_PCD_SetAddress+0x1a>
 8009e76:	2302      	movs	r3, #2
 8009e78:	e013      	b.n	8009ea2 <HAL_PCD_SetAddress+0x42>
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	2201      	movs	r2, #1
 8009e7e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	78fa      	ldrb	r2, [r7, #3]
 8009e86:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	78fa      	ldrb	r2, [r7, #3]
 8009e90:	4611      	mov	r1, r2
 8009e92:	4618      	mov	r0, r3
 8009e94:	f00a ff56 	bl	8014d44 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	2200      	movs	r2, #0
 8009e9c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8009ea0:	2300      	movs	r3, #0
}
 8009ea2:	4618      	mov	r0, r3
 8009ea4:	3708      	adds	r7, #8
 8009ea6:	46bd      	mov	sp, r7
 8009ea8:	bd80      	pop	{r7, pc}

08009eaa <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8009eaa:	b580      	push	{r7, lr}
 8009eac:	b084      	sub	sp, #16
 8009eae:	af00      	add	r7, sp, #0
 8009eb0:	6078      	str	r0, [r7, #4]
 8009eb2:	4608      	mov	r0, r1
 8009eb4:	4611      	mov	r1, r2
 8009eb6:	461a      	mov	r2, r3
 8009eb8:	4603      	mov	r3, r0
 8009eba:	70fb      	strb	r3, [r7, #3]
 8009ebc:	460b      	mov	r3, r1
 8009ebe:	803b      	strh	r3, [r7, #0]
 8009ec0:	4613      	mov	r3, r2
 8009ec2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8009ec4:	2300      	movs	r3, #0
 8009ec6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009ec8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	da0f      	bge.n	8009ef0 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009ed0:	78fb      	ldrb	r3, [r7, #3]
 8009ed2:	f003 020f 	and.w	r2, r3, #15
 8009ed6:	4613      	mov	r3, r2
 8009ed8:	00db      	lsls	r3, r3, #3
 8009eda:	4413      	add	r3, r2
 8009edc:	009b      	lsls	r3, r3, #2
 8009ede:	3338      	adds	r3, #56	; 0x38
 8009ee0:	687a      	ldr	r2, [r7, #4]
 8009ee2:	4413      	add	r3, r2
 8009ee4:	3304      	adds	r3, #4
 8009ee6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	2201      	movs	r2, #1
 8009eec:	705a      	strb	r2, [r3, #1]
 8009eee:	e00f      	b.n	8009f10 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009ef0:	78fb      	ldrb	r3, [r7, #3]
 8009ef2:	f003 020f 	and.w	r2, r3, #15
 8009ef6:	4613      	mov	r3, r2
 8009ef8:	00db      	lsls	r3, r3, #3
 8009efa:	4413      	add	r3, r2
 8009efc:	009b      	lsls	r3, r3, #2
 8009efe:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009f02:	687a      	ldr	r2, [r7, #4]
 8009f04:	4413      	add	r3, r2
 8009f06:	3304      	adds	r3, #4
 8009f08:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	2200      	movs	r2, #0
 8009f0e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8009f10:	78fb      	ldrb	r3, [r7, #3]
 8009f12:	f003 030f 	and.w	r3, r3, #15
 8009f16:	b2da      	uxtb	r2, r3
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8009f1c:	883a      	ldrh	r2, [r7, #0]
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	78ba      	ldrb	r2, [r7, #2]
 8009f26:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	785b      	ldrb	r3, [r3, #1]
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d004      	beq.n	8009f3a <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	781b      	ldrb	r3, [r3, #0]
 8009f34:	b29a      	uxth	r2, r3
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8009f3a:	78bb      	ldrb	r3, [r7, #2]
 8009f3c:	2b02      	cmp	r3, #2
 8009f3e:	d102      	bne.n	8009f46 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	2200      	movs	r2, #0
 8009f44:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8009f4c:	2b01      	cmp	r3, #1
 8009f4e:	d101      	bne.n	8009f54 <HAL_PCD_EP_Open+0xaa>
 8009f50:	2302      	movs	r3, #2
 8009f52:	e00e      	b.n	8009f72 <HAL_PCD_EP_Open+0xc8>
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	2201      	movs	r2, #1
 8009f58:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	68f9      	ldr	r1, [r7, #12]
 8009f62:	4618      	mov	r0, r3
 8009f64:	f00a f8d6 	bl	8014114 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	2200      	movs	r2, #0
 8009f6c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8009f70:	7afb      	ldrb	r3, [r7, #11]
}
 8009f72:	4618      	mov	r0, r3
 8009f74:	3710      	adds	r7, #16
 8009f76:	46bd      	mov	sp, r7
 8009f78:	bd80      	pop	{r7, pc}

08009f7a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009f7a:	b580      	push	{r7, lr}
 8009f7c:	b084      	sub	sp, #16
 8009f7e:	af00      	add	r7, sp, #0
 8009f80:	6078      	str	r0, [r7, #4]
 8009f82:	460b      	mov	r3, r1
 8009f84:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009f86:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	da0f      	bge.n	8009fae <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009f8e:	78fb      	ldrb	r3, [r7, #3]
 8009f90:	f003 020f 	and.w	r2, r3, #15
 8009f94:	4613      	mov	r3, r2
 8009f96:	00db      	lsls	r3, r3, #3
 8009f98:	4413      	add	r3, r2
 8009f9a:	009b      	lsls	r3, r3, #2
 8009f9c:	3338      	adds	r3, #56	; 0x38
 8009f9e:	687a      	ldr	r2, [r7, #4]
 8009fa0:	4413      	add	r3, r2
 8009fa2:	3304      	adds	r3, #4
 8009fa4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	2201      	movs	r2, #1
 8009faa:	705a      	strb	r2, [r3, #1]
 8009fac:	e00f      	b.n	8009fce <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009fae:	78fb      	ldrb	r3, [r7, #3]
 8009fb0:	f003 020f 	and.w	r2, r3, #15
 8009fb4:	4613      	mov	r3, r2
 8009fb6:	00db      	lsls	r3, r3, #3
 8009fb8:	4413      	add	r3, r2
 8009fba:	009b      	lsls	r3, r3, #2
 8009fbc:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009fc0:	687a      	ldr	r2, [r7, #4]
 8009fc2:	4413      	add	r3, r2
 8009fc4:	3304      	adds	r3, #4
 8009fc6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	2200      	movs	r2, #0
 8009fcc:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8009fce:	78fb      	ldrb	r3, [r7, #3]
 8009fd0:	f003 030f 	and.w	r3, r3, #15
 8009fd4:	b2da      	uxtb	r2, r3
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8009fe0:	2b01      	cmp	r3, #1
 8009fe2:	d101      	bne.n	8009fe8 <HAL_PCD_EP_Close+0x6e>
 8009fe4:	2302      	movs	r3, #2
 8009fe6:	e00e      	b.n	800a006 <HAL_PCD_EP_Close+0x8c>
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	2201      	movs	r2, #1
 8009fec:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	68f9      	ldr	r1, [r7, #12]
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	f00a f914 	bl	8014224 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	2200      	movs	r2, #0
 800a000:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 800a004:	2300      	movs	r3, #0
}
 800a006:	4618      	mov	r0, r3
 800a008:	3710      	adds	r7, #16
 800a00a:	46bd      	mov	sp, r7
 800a00c:	bd80      	pop	{r7, pc}

0800a00e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800a00e:	b580      	push	{r7, lr}
 800a010:	b086      	sub	sp, #24
 800a012:	af00      	add	r7, sp, #0
 800a014:	60f8      	str	r0, [r7, #12]
 800a016:	607a      	str	r2, [r7, #4]
 800a018:	603b      	str	r3, [r7, #0]
 800a01a:	460b      	mov	r3, r1
 800a01c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a01e:	7afb      	ldrb	r3, [r7, #11]
 800a020:	f003 020f 	and.w	r2, r3, #15
 800a024:	4613      	mov	r3, r2
 800a026:	00db      	lsls	r3, r3, #3
 800a028:	4413      	add	r3, r2
 800a02a:	009b      	lsls	r3, r3, #2
 800a02c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800a030:	68fa      	ldr	r2, [r7, #12]
 800a032:	4413      	add	r3, r2
 800a034:	3304      	adds	r3, #4
 800a036:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800a038:	697b      	ldr	r3, [r7, #20]
 800a03a:	687a      	ldr	r2, [r7, #4]
 800a03c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800a03e:	697b      	ldr	r3, [r7, #20]
 800a040:	683a      	ldr	r2, [r7, #0]
 800a042:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800a044:	697b      	ldr	r3, [r7, #20]
 800a046:	2200      	movs	r2, #0
 800a048:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800a04a:	697b      	ldr	r3, [r7, #20]
 800a04c:	2200      	movs	r2, #0
 800a04e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a050:	7afb      	ldrb	r3, [r7, #11]
 800a052:	f003 030f 	and.w	r3, r3, #15
 800a056:	b2da      	uxtb	r2, r3
 800a058:	697b      	ldr	r3, [r7, #20]
 800a05a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	68db      	ldr	r3, [r3, #12]
 800a060:	2b01      	cmp	r3, #1
 800a062:	d102      	bne.n	800a06a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800a064:	687a      	ldr	r2, [r7, #4]
 800a066:	697b      	ldr	r3, [r7, #20]
 800a068:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	6818      	ldr	r0, [r3, #0]
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	68db      	ldr	r3, [r3, #12]
 800a072:	b2db      	uxtb	r3, r3
 800a074:	461a      	mov	r2, r3
 800a076:	6979      	ldr	r1, [r7, #20]
 800a078:	f00a f9b0 	bl	80143dc <USB_EPStartXfer>

  return HAL_OK;
 800a07c:	2300      	movs	r3, #0
}
 800a07e:	4618      	mov	r0, r3
 800a080:	3718      	adds	r7, #24
 800a082:	46bd      	mov	sp, r7
 800a084:	bd80      	pop	{r7, pc}

0800a086 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a086:	b480      	push	{r7}
 800a088:	b083      	sub	sp, #12
 800a08a:	af00      	add	r7, sp, #0
 800a08c:	6078      	str	r0, [r7, #4]
 800a08e:	460b      	mov	r3, r1
 800a090:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800a092:	78fb      	ldrb	r3, [r7, #3]
 800a094:	f003 020f 	and.w	r2, r3, #15
 800a098:	6879      	ldr	r1, [r7, #4]
 800a09a:	4613      	mov	r3, r2
 800a09c:	00db      	lsls	r3, r3, #3
 800a09e:	4413      	add	r3, r2
 800a0a0:	009b      	lsls	r3, r3, #2
 800a0a2:	440b      	add	r3, r1
 800a0a4:	f503 7324 	add.w	r3, r3, #656	; 0x290
 800a0a8:	681b      	ldr	r3, [r3, #0]
}
 800a0aa:	4618      	mov	r0, r3
 800a0ac:	370c      	adds	r7, #12
 800a0ae:	46bd      	mov	sp, r7
 800a0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b4:	4770      	bx	lr

0800a0b6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800a0b6:	b580      	push	{r7, lr}
 800a0b8:	b086      	sub	sp, #24
 800a0ba:	af00      	add	r7, sp, #0
 800a0bc:	60f8      	str	r0, [r7, #12]
 800a0be:	607a      	str	r2, [r7, #4]
 800a0c0:	603b      	str	r3, [r7, #0]
 800a0c2:	460b      	mov	r3, r1
 800a0c4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a0c6:	7afb      	ldrb	r3, [r7, #11]
 800a0c8:	f003 020f 	and.w	r2, r3, #15
 800a0cc:	4613      	mov	r3, r2
 800a0ce:	00db      	lsls	r3, r3, #3
 800a0d0:	4413      	add	r3, r2
 800a0d2:	009b      	lsls	r3, r3, #2
 800a0d4:	3338      	adds	r3, #56	; 0x38
 800a0d6:	68fa      	ldr	r2, [r7, #12]
 800a0d8:	4413      	add	r3, r2
 800a0da:	3304      	adds	r3, #4
 800a0dc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800a0de:	697b      	ldr	r3, [r7, #20]
 800a0e0:	687a      	ldr	r2, [r7, #4]
 800a0e2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800a0e4:	697b      	ldr	r3, [r7, #20]
 800a0e6:	683a      	ldr	r2, [r7, #0]
 800a0e8:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800a0ea:	697b      	ldr	r3, [r7, #20]
 800a0ec:	2200      	movs	r2, #0
 800a0ee:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800a0f0:	697b      	ldr	r3, [r7, #20]
 800a0f2:	2201      	movs	r2, #1
 800a0f4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a0f6:	7afb      	ldrb	r3, [r7, #11]
 800a0f8:	f003 030f 	and.w	r3, r3, #15
 800a0fc:	b2da      	uxtb	r2, r3
 800a0fe:	697b      	ldr	r3, [r7, #20]
 800a100:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	68db      	ldr	r3, [r3, #12]
 800a106:	2b01      	cmp	r3, #1
 800a108:	d102      	bne.n	800a110 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800a10a:	687a      	ldr	r2, [r7, #4]
 800a10c:	697b      	ldr	r3, [r7, #20]
 800a10e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	6818      	ldr	r0, [r3, #0]
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	68db      	ldr	r3, [r3, #12]
 800a118:	b2db      	uxtb	r3, r3
 800a11a:	461a      	mov	r2, r3
 800a11c:	6979      	ldr	r1, [r7, #20]
 800a11e:	f00a f95d 	bl	80143dc <USB_EPStartXfer>

  return HAL_OK;
 800a122:	2300      	movs	r3, #0
}
 800a124:	4618      	mov	r0, r3
 800a126:	3718      	adds	r7, #24
 800a128:	46bd      	mov	sp, r7
 800a12a:	bd80      	pop	{r7, pc}

0800a12c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a12c:	b580      	push	{r7, lr}
 800a12e:	b084      	sub	sp, #16
 800a130:	af00      	add	r7, sp, #0
 800a132:	6078      	str	r0, [r7, #4]
 800a134:	460b      	mov	r3, r1
 800a136:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800a138:	78fb      	ldrb	r3, [r7, #3]
 800a13a:	f003 020f 	and.w	r2, r3, #15
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	685b      	ldr	r3, [r3, #4]
 800a142:	429a      	cmp	r2, r3
 800a144:	d901      	bls.n	800a14a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800a146:	2301      	movs	r3, #1
 800a148:	e050      	b.n	800a1ec <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a14a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a14e:	2b00      	cmp	r3, #0
 800a150:	da0f      	bge.n	800a172 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a152:	78fb      	ldrb	r3, [r7, #3]
 800a154:	f003 020f 	and.w	r2, r3, #15
 800a158:	4613      	mov	r3, r2
 800a15a:	00db      	lsls	r3, r3, #3
 800a15c:	4413      	add	r3, r2
 800a15e:	009b      	lsls	r3, r3, #2
 800a160:	3338      	adds	r3, #56	; 0x38
 800a162:	687a      	ldr	r2, [r7, #4]
 800a164:	4413      	add	r3, r2
 800a166:	3304      	adds	r3, #4
 800a168:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	2201      	movs	r2, #1
 800a16e:	705a      	strb	r2, [r3, #1]
 800a170:	e00d      	b.n	800a18e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800a172:	78fa      	ldrb	r2, [r7, #3]
 800a174:	4613      	mov	r3, r2
 800a176:	00db      	lsls	r3, r3, #3
 800a178:	4413      	add	r3, r2
 800a17a:	009b      	lsls	r3, r3, #2
 800a17c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800a180:	687a      	ldr	r2, [r7, #4]
 800a182:	4413      	add	r3, r2
 800a184:	3304      	adds	r3, #4
 800a186:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	2200      	movs	r2, #0
 800a18c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	2201      	movs	r2, #1
 800a192:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a194:	78fb      	ldrb	r3, [r7, #3]
 800a196:	f003 030f 	and.w	r3, r3, #15
 800a19a:	b2da      	uxtb	r2, r3
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800a1a6:	2b01      	cmp	r3, #1
 800a1a8:	d101      	bne.n	800a1ae <HAL_PCD_EP_SetStall+0x82>
 800a1aa:	2302      	movs	r3, #2
 800a1ac:	e01e      	b.n	800a1ec <HAL_PCD_EP_SetStall+0xc0>
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	2201      	movs	r2, #1
 800a1b2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	68f9      	ldr	r1, [r7, #12]
 800a1bc:	4618      	mov	r0, r3
 800a1be:	f00a fced 	bl	8014b9c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800a1c2:	78fb      	ldrb	r3, [r7, #3]
 800a1c4:	f003 030f 	and.w	r3, r3, #15
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d10a      	bne.n	800a1e2 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	6818      	ldr	r0, [r3, #0]
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	68db      	ldr	r3, [r3, #12]
 800a1d4:	b2d9      	uxtb	r1, r3
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800a1dc:	461a      	mov	r2, r3
 800a1de:	f00a fedf 	bl	8014fa0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	2200      	movs	r2, #0
 800a1e6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800a1ea:	2300      	movs	r3, #0
}
 800a1ec:	4618      	mov	r0, r3
 800a1ee:	3710      	adds	r7, #16
 800a1f0:	46bd      	mov	sp, r7
 800a1f2:	bd80      	pop	{r7, pc}

0800a1f4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a1f4:	b580      	push	{r7, lr}
 800a1f6:	b084      	sub	sp, #16
 800a1f8:	af00      	add	r7, sp, #0
 800a1fa:	6078      	str	r0, [r7, #4]
 800a1fc:	460b      	mov	r3, r1
 800a1fe:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800a200:	78fb      	ldrb	r3, [r7, #3]
 800a202:	f003 020f 	and.w	r2, r3, #15
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	685b      	ldr	r3, [r3, #4]
 800a20a:	429a      	cmp	r2, r3
 800a20c:	d901      	bls.n	800a212 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800a20e:	2301      	movs	r3, #1
 800a210:	e042      	b.n	800a298 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a212:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a216:	2b00      	cmp	r3, #0
 800a218:	da0f      	bge.n	800a23a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a21a:	78fb      	ldrb	r3, [r7, #3]
 800a21c:	f003 020f 	and.w	r2, r3, #15
 800a220:	4613      	mov	r3, r2
 800a222:	00db      	lsls	r3, r3, #3
 800a224:	4413      	add	r3, r2
 800a226:	009b      	lsls	r3, r3, #2
 800a228:	3338      	adds	r3, #56	; 0x38
 800a22a:	687a      	ldr	r2, [r7, #4]
 800a22c:	4413      	add	r3, r2
 800a22e:	3304      	adds	r3, #4
 800a230:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	2201      	movs	r2, #1
 800a236:	705a      	strb	r2, [r3, #1]
 800a238:	e00f      	b.n	800a25a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a23a:	78fb      	ldrb	r3, [r7, #3]
 800a23c:	f003 020f 	and.w	r2, r3, #15
 800a240:	4613      	mov	r3, r2
 800a242:	00db      	lsls	r3, r3, #3
 800a244:	4413      	add	r3, r2
 800a246:	009b      	lsls	r3, r3, #2
 800a248:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800a24c:	687a      	ldr	r2, [r7, #4]
 800a24e:	4413      	add	r3, r2
 800a250:	3304      	adds	r3, #4
 800a252:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	2200      	movs	r2, #0
 800a258:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	2200      	movs	r2, #0
 800a25e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a260:	78fb      	ldrb	r3, [r7, #3]
 800a262:	f003 030f 	and.w	r3, r3, #15
 800a266:	b2da      	uxtb	r2, r3
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800a272:	2b01      	cmp	r3, #1
 800a274:	d101      	bne.n	800a27a <HAL_PCD_EP_ClrStall+0x86>
 800a276:	2302      	movs	r3, #2
 800a278:	e00e      	b.n	800a298 <HAL_PCD_EP_ClrStall+0xa4>
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	2201      	movs	r2, #1
 800a27e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	68f9      	ldr	r1, [r7, #12]
 800a288:	4618      	mov	r0, r3
 800a28a:	f00a fcf5 	bl	8014c78 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	2200      	movs	r2, #0
 800a292:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800a296:	2300      	movs	r3, #0
}
 800a298:	4618      	mov	r0, r3
 800a29a:	3710      	adds	r7, #16
 800a29c:	46bd      	mov	sp, r7
 800a29e:	bd80      	pop	{r7, pc}

0800a2a0 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	b084      	sub	sp, #16
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	6078      	str	r0, [r7, #4]
 800a2a8:	460b      	mov	r3, r1
 800a2aa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800a2ac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	da0c      	bge.n	800a2ce <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a2b4:	78fb      	ldrb	r3, [r7, #3]
 800a2b6:	f003 020f 	and.w	r2, r3, #15
 800a2ba:	4613      	mov	r3, r2
 800a2bc:	00db      	lsls	r3, r3, #3
 800a2be:	4413      	add	r3, r2
 800a2c0:	009b      	lsls	r3, r3, #2
 800a2c2:	3338      	adds	r3, #56	; 0x38
 800a2c4:	687a      	ldr	r2, [r7, #4]
 800a2c6:	4413      	add	r3, r2
 800a2c8:	3304      	adds	r3, #4
 800a2ca:	60fb      	str	r3, [r7, #12]
 800a2cc:	e00c      	b.n	800a2e8 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a2ce:	78fb      	ldrb	r3, [r7, #3]
 800a2d0:	f003 020f 	and.w	r2, r3, #15
 800a2d4:	4613      	mov	r3, r2
 800a2d6:	00db      	lsls	r3, r3, #3
 800a2d8:	4413      	add	r3, r2
 800a2da:	009b      	lsls	r3, r3, #2
 800a2dc:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800a2e0:	687a      	ldr	r2, [r7, #4]
 800a2e2:	4413      	add	r3, r2
 800a2e4:	3304      	adds	r3, #4
 800a2e6:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	68f9      	ldr	r1, [r7, #12]
 800a2ee:	4618      	mov	r0, r3
 800a2f0:	f00a fb14 	bl	801491c <USB_EPStopXfer>
 800a2f4:	4603      	mov	r3, r0
 800a2f6:	72fb      	strb	r3, [r7, #11]

  return ret;
 800a2f8:	7afb      	ldrb	r3, [r7, #11]
}
 800a2fa:	4618      	mov	r0, r3
 800a2fc:	3710      	adds	r7, #16
 800a2fe:	46bd      	mov	sp, r7
 800a300:	bd80      	pop	{r7, pc}

0800a302 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a302:	b580      	push	{r7, lr}
 800a304:	b08a      	sub	sp, #40	; 0x28
 800a306:	af02      	add	r7, sp, #8
 800a308:	6078      	str	r0, [r7, #4]
 800a30a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a312:	697b      	ldr	r3, [r7, #20]
 800a314:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800a316:	683a      	ldr	r2, [r7, #0]
 800a318:	4613      	mov	r3, r2
 800a31a:	00db      	lsls	r3, r3, #3
 800a31c:	4413      	add	r3, r2
 800a31e:	009b      	lsls	r3, r3, #2
 800a320:	3338      	adds	r3, #56	; 0x38
 800a322:	687a      	ldr	r2, [r7, #4]
 800a324:	4413      	add	r3, r2
 800a326:	3304      	adds	r3, #4
 800a328:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	695a      	ldr	r2, [r3, #20]
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	691b      	ldr	r3, [r3, #16]
 800a332:	429a      	cmp	r2, r3
 800a334:	d901      	bls.n	800a33a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800a336:	2301      	movs	r3, #1
 800a338:	e06c      	b.n	800a414 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	691a      	ldr	r2, [r3, #16]
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	695b      	ldr	r3, [r3, #20]
 800a342:	1ad3      	subs	r3, r2, r3
 800a344:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	689b      	ldr	r3, [r3, #8]
 800a34a:	69fa      	ldr	r2, [r7, #28]
 800a34c:	429a      	cmp	r2, r3
 800a34e:	d902      	bls.n	800a356 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	689b      	ldr	r3, [r3, #8]
 800a354:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800a356:	69fb      	ldr	r3, [r7, #28]
 800a358:	3303      	adds	r3, #3
 800a35a:	089b      	lsrs	r3, r3, #2
 800a35c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a35e:	e02b      	b.n	800a3b8 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	691a      	ldr	r2, [r3, #16]
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	695b      	ldr	r3, [r3, #20]
 800a368:	1ad3      	subs	r3, r2, r3
 800a36a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	689b      	ldr	r3, [r3, #8]
 800a370:	69fa      	ldr	r2, [r7, #28]
 800a372:	429a      	cmp	r2, r3
 800a374:	d902      	bls.n	800a37c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	689b      	ldr	r3, [r3, #8]
 800a37a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800a37c:	69fb      	ldr	r3, [r7, #28]
 800a37e:	3303      	adds	r3, #3
 800a380:	089b      	lsrs	r3, r3, #2
 800a382:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	68d9      	ldr	r1, [r3, #12]
 800a388:	683b      	ldr	r3, [r7, #0]
 800a38a:	b2da      	uxtb	r2, r3
 800a38c:	69fb      	ldr	r3, [r7, #28]
 800a38e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	68db      	ldr	r3, [r3, #12]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800a394:	b2db      	uxtb	r3, r3
 800a396:	9300      	str	r3, [sp, #0]
 800a398:	4603      	mov	r3, r0
 800a39a:	6978      	ldr	r0, [r7, #20]
 800a39c:	f00a fb68 	bl	8014a70 <USB_WritePacket>

    ep->xfer_buff  += len;
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	68da      	ldr	r2, [r3, #12]
 800a3a4:	69fb      	ldr	r3, [r7, #28]
 800a3a6:	441a      	add	r2, r3
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	695a      	ldr	r2, [r3, #20]
 800a3b0:	69fb      	ldr	r3, [r7, #28]
 800a3b2:	441a      	add	r2, r3
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a3b8:	683b      	ldr	r3, [r7, #0]
 800a3ba:	015a      	lsls	r2, r3, #5
 800a3bc:	693b      	ldr	r3, [r7, #16]
 800a3be:	4413      	add	r3, r2
 800a3c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a3c4:	699b      	ldr	r3, [r3, #24]
 800a3c6:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800a3c8:	69ba      	ldr	r2, [r7, #24]
 800a3ca:	429a      	cmp	r2, r3
 800a3cc:	d809      	bhi.n	800a3e2 <PCD_WriteEmptyTxFifo+0xe0>
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	695a      	ldr	r2, [r3, #20]
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a3d6:	429a      	cmp	r2, r3
 800a3d8:	d203      	bcs.n	800a3e2 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	691b      	ldr	r3, [r3, #16]
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d1be      	bne.n	800a360 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	691a      	ldr	r2, [r3, #16]
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	695b      	ldr	r3, [r3, #20]
 800a3ea:	429a      	cmp	r2, r3
 800a3ec:	d811      	bhi.n	800a412 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800a3ee:	683b      	ldr	r3, [r7, #0]
 800a3f0:	f003 030f 	and.w	r3, r3, #15
 800a3f4:	2201      	movs	r2, #1
 800a3f6:	fa02 f303 	lsl.w	r3, r2, r3
 800a3fa:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800a3fc:	693b      	ldr	r3, [r7, #16]
 800a3fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a402:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a404:	68bb      	ldr	r3, [r7, #8]
 800a406:	43db      	mvns	r3, r3
 800a408:	6939      	ldr	r1, [r7, #16]
 800a40a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a40e:	4013      	ands	r3, r2
 800a410:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800a412:	2300      	movs	r3, #0
}
 800a414:	4618      	mov	r0, r3
 800a416:	3720      	adds	r7, #32
 800a418:	46bd      	mov	sp, r7
 800a41a:	bd80      	pop	{r7, pc}

0800a41c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a41c:	b580      	push	{r7, lr}
 800a41e:	b088      	sub	sp, #32
 800a420:	af00      	add	r7, sp, #0
 800a422:	6078      	str	r0, [r7, #4]
 800a424:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a42c:	69fb      	ldr	r3, [r7, #28]
 800a42e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a430:	69fb      	ldr	r3, [r7, #28]
 800a432:	333c      	adds	r3, #60	; 0x3c
 800a434:	3304      	adds	r3, #4
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800a43a:	683b      	ldr	r3, [r7, #0]
 800a43c:	015a      	lsls	r2, r3, #5
 800a43e:	69bb      	ldr	r3, [r7, #24]
 800a440:	4413      	add	r3, r2
 800a442:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a446:	689b      	ldr	r3, [r3, #8]
 800a448:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	68db      	ldr	r3, [r3, #12]
 800a44e:	2b01      	cmp	r3, #1
 800a450:	d17b      	bne.n	800a54a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800a452:	693b      	ldr	r3, [r7, #16]
 800a454:	f003 0308 	and.w	r3, r3, #8
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d015      	beq.n	800a488 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a45c:	697b      	ldr	r3, [r7, #20]
 800a45e:	4a61      	ldr	r2, [pc, #388]	; (800a5e4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800a460:	4293      	cmp	r3, r2
 800a462:	f240 80b9 	bls.w	800a5d8 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a466:	693b      	ldr	r3, [r7, #16]
 800a468:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	f000 80b3 	beq.w	800a5d8 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a472:	683b      	ldr	r3, [r7, #0]
 800a474:	015a      	lsls	r2, r3, #5
 800a476:	69bb      	ldr	r3, [r7, #24]
 800a478:	4413      	add	r3, r2
 800a47a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a47e:	461a      	mov	r2, r3
 800a480:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a484:	6093      	str	r3, [r2, #8]
 800a486:	e0a7      	b.n	800a5d8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800a488:	693b      	ldr	r3, [r7, #16]
 800a48a:	f003 0320 	and.w	r3, r3, #32
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d009      	beq.n	800a4a6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a492:	683b      	ldr	r3, [r7, #0]
 800a494:	015a      	lsls	r2, r3, #5
 800a496:	69bb      	ldr	r3, [r7, #24]
 800a498:	4413      	add	r3, r2
 800a49a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a49e:	461a      	mov	r2, r3
 800a4a0:	2320      	movs	r3, #32
 800a4a2:	6093      	str	r3, [r2, #8]
 800a4a4:	e098      	b.n	800a5d8 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800a4a6:	693b      	ldr	r3, [r7, #16]
 800a4a8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	f040 8093 	bne.w	800a5d8 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a4b2:	697b      	ldr	r3, [r7, #20]
 800a4b4:	4a4b      	ldr	r2, [pc, #300]	; (800a5e4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800a4b6:	4293      	cmp	r3, r2
 800a4b8:	d90f      	bls.n	800a4da <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a4ba:	693b      	ldr	r3, [r7, #16]
 800a4bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d00a      	beq.n	800a4da <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a4c4:	683b      	ldr	r3, [r7, #0]
 800a4c6:	015a      	lsls	r2, r3, #5
 800a4c8:	69bb      	ldr	r3, [r7, #24]
 800a4ca:	4413      	add	r3, r2
 800a4cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a4d0:	461a      	mov	r2, r3
 800a4d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a4d6:	6093      	str	r3, [r2, #8]
 800a4d8:	e07e      	b.n	800a5d8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800a4da:	683a      	ldr	r2, [r7, #0]
 800a4dc:	4613      	mov	r3, r2
 800a4de:	00db      	lsls	r3, r3, #3
 800a4e0:	4413      	add	r3, r2
 800a4e2:	009b      	lsls	r3, r3, #2
 800a4e4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800a4e8:	687a      	ldr	r2, [r7, #4]
 800a4ea:	4413      	add	r3, r2
 800a4ec:	3304      	adds	r3, #4
 800a4ee:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	6a1a      	ldr	r2, [r3, #32]
 800a4f4:	683b      	ldr	r3, [r7, #0]
 800a4f6:	0159      	lsls	r1, r3, #5
 800a4f8:	69bb      	ldr	r3, [r7, #24]
 800a4fa:	440b      	add	r3, r1
 800a4fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a500:	691b      	ldr	r3, [r3, #16]
 800a502:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a506:	1ad2      	subs	r2, r2, r3
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800a50c:	683b      	ldr	r3, [r7, #0]
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d114      	bne.n	800a53c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	691b      	ldr	r3, [r3, #16]
 800a516:	2b00      	cmp	r3, #0
 800a518:	d109      	bne.n	800a52e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	6818      	ldr	r0, [r3, #0]
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800a524:	461a      	mov	r2, r3
 800a526:	2101      	movs	r1, #1
 800a528:	f00a fd3a 	bl	8014fa0 <USB_EP0_OutStart>
 800a52c:	e006      	b.n	800a53c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	68da      	ldr	r2, [r3, #12]
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	695b      	ldr	r3, [r3, #20]
 800a536:	441a      	add	r2, r3
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a53c:	683b      	ldr	r3, [r7, #0]
 800a53e:	b2db      	uxtb	r3, r3
 800a540:	4619      	mov	r1, r3
 800a542:	6878      	ldr	r0, [r7, #4]
 800a544:	f010 f9fe 	bl	801a944 <HAL_PCD_DataOutStageCallback>
 800a548:	e046      	b.n	800a5d8 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800a54a:	697b      	ldr	r3, [r7, #20]
 800a54c:	4a26      	ldr	r2, [pc, #152]	; (800a5e8 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800a54e:	4293      	cmp	r3, r2
 800a550:	d124      	bne.n	800a59c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800a552:	693b      	ldr	r3, [r7, #16]
 800a554:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d00a      	beq.n	800a572 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a55c:	683b      	ldr	r3, [r7, #0]
 800a55e:	015a      	lsls	r2, r3, #5
 800a560:	69bb      	ldr	r3, [r7, #24]
 800a562:	4413      	add	r3, r2
 800a564:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a568:	461a      	mov	r2, r3
 800a56a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a56e:	6093      	str	r3, [r2, #8]
 800a570:	e032      	b.n	800a5d8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800a572:	693b      	ldr	r3, [r7, #16]
 800a574:	f003 0320 	and.w	r3, r3, #32
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d008      	beq.n	800a58e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a57c:	683b      	ldr	r3, [r7, #0]
 800a57e:	015a      	lsls	r2, r3, #5
 800a580:	69bb      	ldr	r3, [r7, #24]
 800a582:	4413      	add	r3, r2
 800a584:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a588:	461a      	mov	r2, r3
 800a58a:	2320      	movs	r3, #32
 800a58c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a58e:	683b      	ldr	r3, [r7, #0]
 800a590:	b2db      	uxtb	r3, r3
 800a592:	4619      	mov	r1, r3
 800a594:	6878      	ldr	r0, [r7, #4]
 800a596:	f010 f9d5 	bl	801a944 <HAL_PCD_DataOutStageCallback>
 800a59a:	e01d      	b.n	800a5d8 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800a59c:	683b      	ldr	r3, [r7, #0]
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d114      	bne.n	800a5cc <PCD_EP_OutXfrComplete_int+0x1b0>
 800a5a2:	6879      	ldr	r1, [r7, #4]
 800a5a4:	683a      	ldr	r2, [r7, #0]
 800a5a6:	4613      	mov	r3, r2
 800a5a8:	00db      	lsls	r3, r3, #3
 800a5aa:	4413      	add	r3, r2
 800a5ac:	009b      	lsls	r3, r3, #2
 800a5ae:	440b      	add	r3, r1
 800a5b0:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d108      	bne.n	800a5cc <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	6818      	ldr	r0, [r3, #0]
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800a5c4:	461a      	mov	r2, r3
 800a5c6:	2100      	movs	r1, #0
 800a5c8:	f00a fcea 	bl	8014fa0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a5cc:	683b      	ldr	r3, [r7, #0]
 800a5ce:	b2db      	uxtb	r3, r3
 800a5d0:	4619      	mov	r1, r3
 800a5d2:	6878      	ldr	r0, [r7, #4]
 800a5d4:	f010 f9b6 	bl	801a944 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800a5d8:	2300      	movs	r3, #0
}
 800a5da:	4618      	mov	r0, r3
 800a5dc:	3720      	adds	r7, #32
 800a5de:	46bd      	mov	sp, r7
 800a5e0:	bd80      	pop	{r7, pc}
 800a5e2:	bf00      	nop
 800a5e4:	4f54300a 	.word	0x4f54300a
 800a5e8:	4f54310a 	.word	0x4f54310a

0800a5ec <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a5ec:	b580      	push	{r7, lr}
 800a5ee:	b086      	sub	sp, #24
 800a5f0:	af00      	add	r7, sp, #0
 800a5f2:	6078      	str	r0, [r7, #4]
 800a5f4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5fc:	697b      	ldr	r3, [r7, #20]
 800a5fe:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a600:	697b      	ldr	r3, [r7, #20]
 800a602:	333c      	adds	r3, #60	; 0x3c
 800a604:	3304      	adds	r3, #4
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800a60a:	683b      	ldr	r3, [r7, #0]
 800a60c:	015a      	lsls	r2, r3, #5
 800a60e:	693b      	ldr	r3, [r7, #16]
 800a610:	4413      	add	r3, r2
 800a612:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a616:	689b      	ldr	r3, [r3, #8]
 800a618:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	4a15      	ldr	r2, [pc, #84]	; (800a674 <PCD_EP_OutSetupPacket_int+0x88>)
 800a61e:	4293      	cmp	r3, r2
 800a620:	d90e      	bls.n	800a640 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a622:	68bb      	ldr	r3, [r7, #8]
 800a624:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d009      	beq.n	800a640 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a62c:	683b      	ldr	r3, [r7, #0]
 800a62e:	015a      	lsls	r2, r3, #5
 800a630:	693b      	ldr	r3, [r7, #16]
 800a632:	4413      	add	r3, r2
 800a634:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a638:	461a      	mov	r2, r3
 800a63a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a63e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800a640:	6878      	ldr	r0, [r7, #4]
 800a642:	f010 f96d 	bl	801a920 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	4a0a      	ldr	r2, [pc, #40]	; (800a674 <PCD_EP_OutSetupPacket_int+0x88>)
 800a64a:	4293      	cmp	r3, r2
 800a64c:	d90c      	bls.n	800a668 <PCD_EP_OutSetupPacket_int+0x7c>
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	68db      	ldr	r3, [r3, #12]
 800a652:	2b01      	cmp	r3, #1
 800a654:	d108      	bne.n	800a668 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	6818      	ldr	r0, [r3, #0]
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800a660:	461a      	mov	r2, r3
 800a662:	2101      	movs	r1, #1
 800a664:	f00a fc9c 	bl	8014fa0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800a668:	2300      	movs	r3, #0
}
 800a66a:	4618      	mov	r0, r3
 800a66c:	3718      	adds	r7, #24
 800a66e:	46bd      	mov	sp, r7
 800a670:	bd80      	pop	{r7, pc}
 800a672:	bf00      	nop
 800a674:	4f54300a 	.word	0x4f54300a

0800a678 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800a678:	b480      	push	{r7}
 800a67a:	b085      	sub	sp, #20
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	6078      	str	r0, [r7, #4]
 800a680:	460b      	mov	r3, r1
 800a682:	70fb      	strb	r3, [r7, #3]
 800a684:	4613      	mov	r3, r2
 800a686:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a68e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800a690:	78fb      	ldrb	r3, [r7, #3]
 800a692:	2b00      	cmp	r3, #0
 800a694:	d107      	bne.n	800a6a6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800a696:	883b      	ldrh	r3, [r7, #0]
 800a698:	0419      	lsls	r1, r3, #16
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	68ba      	ldr	r2, [r7, #8]
 800a6a0:	430a      	orrs	r2, r1
 800a6a2:	629a      	str	r2, [r3, #40]	; 0x28
 800a6a4:	e028      	b.n	800a6f8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a6ac:	0c1b      	lsrs	r3, r3, #16
 800a6ae:	68ba      	ldr	r2, [r7, #8]
 800a6b0:	4413      	add	r3, r2
 800a6b2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800a6b4:	2300      	movs	r3, #0
 800a6b6:	73fb      	strb	r3, [r7, #15]
 800a6b8:	e00d      	b.n	800a6d6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	681a      	ldr	r2, [r3, #0]
 800a6be:	7bfb      	ldrb	r3, [r7, #15]
 800a6c0:	3340      	adds	r3, #64	; 0x40
 800a6c2:	009b      	lsls	r3, r3, #2
 800a6c4:	4413      	add	r3, r2
 800a6c6:	685b      	ldr	r3, [r3, #4]
 800a6c8:	0c1b      	lsrs	r3, r3, #16
 800a6ca:	68ba      	ldr	r2, [r7, #8]
 800a6cc:	4413      	add	r3, r2
 800a6ce:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800a6d0:	7bfb      	ldrb	r3, [r7, #15]
 800a6d2:	3301      	adds	r3, #1
 800a6d4:	73fb      	strb	r3, [r7, #15]
 800a6d6:	7bfa      	ldrb	r2, [r7, #15]
 800a6d8:	78fb      	ldrb	r3, [r7, #3]
 800a6da:	3b01      	subs	r3, #1
 800a6dc:	429a      	cmp	r2, r3
 800a6de:	d3ec      	bcc.n	800a6ba <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800a6e0:	883b      	ldrh	r3, [r7, #0]
 800a6e2:	0418      	lsls	r0, r3, #16
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	6819      	ldr	r1, [r3, #0]
 800a6e8:	78fb      	ldrb	r3, [r7, #3]
 800a6ea:	3b01      	subs	r3, #1
 800a6ec:	68ba      	ldr	r2, [r7, #8]
 800a6ee:	4302      	orrs	r2, r0
 800a6f0:	3340      	adds	r3, #64	; 0x40
 800a6f2:	009b      	lsls	r3, r3, #2
 800a6f4:	440b      	add	r3, r1
 800a6f6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800a6f8:	2300      	movs	r3, #0
}
 800a6fa:	4618      	mov	r0, r3
 800a6fc:	3714      	adds	r7, #20
 800a6fe:	46bd      	mov	sp, r7
 800a700:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a704:	4770      	bx	lr

0800a706 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800a706:	b480      	push	{r7}
 800a708:	b083      	sub	sp, #12
 800a70a:	af00      	add	r7, sp, #0
 800a70c:	6078      	str	r0, [r7, #4]
 800a70e:	460b      	mov	r3, r1
 800a710:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	887a      	ldrh	r2, [r7, #2]
 800a718:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800a71a:	2300      	movs	r3, #0
}
 800a71c:	4618      	mov	r0, r3
 800a71e:	370c      	adds	r7, #12
 800a720:	46bd      	mov	sp, r7
 800a722:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a726:	4770      	bx	lr

0800a728 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800a728:	b480      	push	{r7}
 800a72a:	b085      	sub	sp, #20
 800a72c:	af00      	add	r7, sp, #0
 800a72e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	2201      	movs	r2, #1
 800a73a:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	2200      	movs	r2, #0
 800a742:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	699b      	ldr	r3, [r3, #24]
 800a74a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a756:	4b05      	ldr	r3, [pc, #20]	; (800a76c <HAL_PCDEx_ActivateLPM+0x44>)
 800a758:	4313      	orrs	r3, r2
 800a75a:	68fa      	ldr	r2, [r7, #12]
 800a75c:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800a75e:	2300      	movs	r3, #0
}
 800a760:	4618      	mov	r0, r3
 800a762:	3714      	adds	r7, #20
 800a764:	46bd      	mov	sp, r7
 800a766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a76a:	4770      	bx	lr
 800a76c:	10000003 	.word	0x10000003

0800a770 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800a770:	b480      	push	{r7}
 800a772:	b083      	sub	sp, #12
 800a774:	af00      	add	r7, sp, #0
 800a776:	6078      	str	r0, [r7, #4]
 800a778:	460b      	mov	r3, r1
 800a77a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800a77c:	bf00      	nop
 800a77e:	370c      	adds	r7, #12
 800a780:	46bd      	mov	sp, r7
 800a782:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a786:	4770      	bx	lr

0800a788 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800a788:	b580      	push	{r7, lr}
 800a78a:	b084      	sub	sp, #16
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800a790:	4b19      	ldr	r3, [pc, #100]	; (800a7f8 <HAL_PWREx_ConfigSupply+0x70>)
 800a792:	68db      	ldr	r3, [r3, #12]
 800a794:	f003 0304 	and.w	r3, r3, #4
 800a798:	2b04      	cmp	r3, #4
 800a79a:	d00a      	beq.n	800a7b2 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800a79c:	4b16      	ldr	r3, [pc, #88]	; (800a7f8 <HAL_PWREx_ConfigSupply+0x70>)
 800a79e:	68db      	ldr	r3, [r3, #12]
 800a7a0:	f003 0307 	and.w	r3, r3, #7
 800a7a4:	687a      	ldr	r2, [r7, #4]
 800a7a6:	429a      	cmp	r2, r3
 800a7a8:	d001      	beq.n	800a7ae <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800a7aa:	2301      	movs	r3, #1
 800a7ac:	e01f      	b.n	800a7ee <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800a7ae:	2300      	movs	r3, #0
 800a7b0:	e01d      	b.n	800a7ee <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800a7b2:	4b11      	ldr	r3, [pc, #68]	; (800a7f8 <HAL_PWREx_ConfigSupply+0x70>)
 800a7b4:	68db      	ldr	r3, [r3, #12]
 800a7b6:	f023 0207 	bic.w	r2, r3, #7
 800a7ba:	490f      	ldr	r1, [pc, #60]	; (800a7f8 <HAL_PWREx_ConfigSupply+0x70>)
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	4313      	orrs	r3, r2
 800a7c0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800a7c2:	f7f9 fcc3 	bl	800414c <HAL_GetTick>
 800a7c6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a7c8:	e009      	b.n	800a7de <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800a7ca:	f7f9 fcbf 	bl	800414c <HAL_GetTick>
 800a7ce:	4602      	mov	r2, r0
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	1ad3      	subs	r3, r2, r3
 800a7d4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a7d8:	d901      	bls.n	800a7de <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800a7da:	2301      	movs	r3, #1
 800a7dc:	e007      	b.n	800a7ee <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a7de:	4b06      	ldr	r3, [pc, #24]	; (800a7f8 <HAL_PWREx_ConfigSupply+0x70>)
 800a7e0:	685b      	ldr	r3, [r3, #4]
 800a7e2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a7e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a7ea:	d1ee      	bne.n	800a7ca <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800a7ec:	2300      	movs	r3, #0
}
 800a7ee:	4618      	mov	r0, r3
 800a7f0:	3710      	adds	r7, #16
 800a7f2:	46bd      	mov	sp, r7
 800a7f4:	bd80      	pop	{r7, pc}
 800a7f6:	bf00      	nop
 800a7f8:	58024800 	.word	0x58024800

0800a7fc <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800a7fc:	b480      	push	{r7}
 800a7fe:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800a800:	4b05      	ldr	r3, [pc, #20]	; (800a818 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800a802:	68db      	ldr	r3, [r3, #12]
 800a804:	4a04      	ldr	r2, [pc, #16]	; (800a818 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800a806:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a80a:	60d3      	str	r3, [r2, #12]
}
 800a80c:	bf00      	nop
 800a80e:	46bd      	mov	sp, r7
 800a810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a814:	4770      	bx	lr
 800a816:	bf00      	nop
 800a818:	58024800 	.word	0x58024800

0800a81c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a81c:	b580      	push	{r7, lr}
 800a81e:	b08c      	sub	sp, #48	; 0x30
 800a820:	af00      	add	r7, sp, #0
 800a822:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	2b00      	cmp	r3, #0
 800a828:	d101      	bne.n	800a82e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a82a:	2301      	movs	r3, #1
 800a82c:	e3c8      	b.n	800afc0 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	f003 0301 	and.w	r3, r3, #1
 800a836:	2b00      	cmp	r3, #0
 800a838:	f000 8087 	beq.w	800a94a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a83c:	4b88      	ldr	r3, [pc, #544]	; (800aa60 <HAL_RCC_OscConfig+0x244>)
 800a83e:	691b      	ldr	r3, [r3, #16]
 800a840:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a844:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a846:	4b86      	ldr	r3, [pc, #536]	; (800aa60 <HAL_RCC_OscConfig+0x244>)
 800a848:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a84a:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800a84c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a84e:	2b10      	cmp	r3, #16
 800a850:	d007      	beq.n	800a862 <HAL_RCC_OscConfig+0x46>
 800a852:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a854:	2b18      	cmp	r3, #24
 800a856:	d110      	bne.n	800a87a <HAL_RCC_OscConfig+0x5e>
 800a858:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a85a:	f003 0303 	and.w	r3, r3, #3
 800a85e:	2b02      	cmp	r3, #2
 800a860:	d10b      	bne.n	800a87a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a862:	4b7f      	ldr	r3, [pc, #508]	; (800aa60 <HAL_RCC_OscConfig+0x244>)
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d06c      	beq.n	800a948 <HAL_RCC_OscConfig+0x12c>
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	685b      	ldr	r3, [r3, #4]
 800a872:	2b00      	cmp	r3, #0
 800a874:	d168      	bne.n	800a948 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800a876:	2301      	movs	r3, #1
 800a878:	e3a2      	b.n	800afc0 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	685b      	ldr	r3, [r3, #4]
 800a87e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a882:	d106      	bne.n	800a892 <HAL_RCC_OscConfig+0x76>
 800a884:	4b76      	ldr	r3, [pc, #472]	; (800aa60 <HAL_RCC_OscConfig+0x244>)
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	4a75      	ldr	r2, [pc, #468]	; (800aa60 <HAL_RCC_OscConfig+0x244>)
 800a88a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a88e:	6013      	str	r3, [r2, #0]
 800a890:	e02e      	b.n	800a8f0 <HAL_RCC_OscConfig+0xd4>
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	685b      	ldr	r3, [r3, #4]
 800a896:	2b00      	cmp	r3, #0
 800a898:	d10c      	bne.n	800a8b4 <HAL_RCC_OscConfig+0x98>
 800a89a:	4b71      	ldr	r3, [pc, #452]	; (800aa60 <HAL_RCC_OscConfig+0x244>)
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	4a70      	ldr	r2, [pc, #448]	; (800aa60 <HAL_RCC_OscConfig+0x244>)
 800a8a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a8a4:	6013      	str	r3, [r2, #0]
 800a8a6:	4b6e      	ldr	r3, [pc, #440]	; (800aa60 <HAL_RCC_OscConfig+0x244>)
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	4a6d      	ldr	r2, [pc, #436]	; (800aa60 <HAL_RCC_OscConfig+0x244>)
 800a8ac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a8b0:	6013      	str	r3, [r2, #0]
 800a8b2:	e01d      	b.n	800a8f0 <HAL_RCC_OscConfig+0xd4>
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	685b      	ldr	r3, [r3, #4]
 800a8b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a8bc:	d10c      	bne.n	800a8d8 <HAL_RCC_OscConfig+0xbc>
 800a8be:	4b68      	ldr	r3, [pc, #416]	; (800aa60 <HAL_RCC_OscConfig+0x244>)
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	4a67      	ldr	r2, [pc, #412]	; (800aa60 <HAL_RCC_OscConfig+0x244>)
 800a8c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a8c8:	6013      	str	r3, [r2, #0]
 800a8ca:	4b65      	ldr	r3, [pc, #404]	; (800aa60 <HAL_RCC_OscConfig+0x244>)
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	4a64      	ldr	r2, [pc, #400]	; (800aa60 <HAL_RCC_OscConfig+0x244>)
 800a8d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a8d4:	6013      	str	r3, [r2, #0]
 800a8d6:	e00b      	b.n	800a8f0 <HAL_RCC_OscConfig+0xd4>
 800a8d8:	4b61      	ldr	r3, [pc, #388]	; (800aa60 <HAL_RCC_OscConfig+0x244>)
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	4a60      	ldr	r2, [pc, #384]	; (800aa60 <HAL_RCC_OscConfig+0x244>)
 800a8de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a8e2:	6013      	str	r3, [r2, #0]
 800a8e4:	4b5e      	ldr	r3, [pc, #376]	; (800aa60 <HAL_RCC_OscConfig+0x244>)
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	4a5d      	ldr	r2, [pc, #372]	; (800aa60 <HAL_RCC_OscConfig+0x244>)
 800a8ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a8ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	685b      	ldr	r3, [r3, #4]
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d013      	beq.n	800a920 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a8f8:	f7f9 fc28 	bl	800414c <HAL_GetTick>
 800a8fc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a8fe:	e008      	b.n	800a912 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a900:	f7f9 fc24 	bl	800414c <HAL_GetTick>
 800a904:	4602      	mov	r2, r0
 800a906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a908:	1ad3      	subs	r3, r2, r3
 800a90a:	2b64      	cmp	r3, #100	; 0x64
 800a90c:	d901      	bls.n	800a912 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800a90e:	2303      	movs	r3, #3
 800a910:	e356      	b.n	800afc0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a912:	4b53      	ldr	r3, [pc, #332]	; (800aa60 <HAL_RCC_OscConfig+0x244>)
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d0f0      	beq.n	800a900 <HAL_RCC_OscConfig+0xe4>
 800a91e:	e014      	b.n	800a94a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a920:	f7f9 fc14 	bl	800414c <HAL_GetTick>
 800a924:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a926:	e008      	b.n	800a93a <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a928:	f7f9 fc10 	bl	800414c <HAL_GetTick>
 800a92c:	4602      	mov	r2, r0
 800a92e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a930:	1ad3      	subs	r3, r2, r3
 800a932:	2b64      	cmp	r3, #100	; 0x64
 800a934:	d901      	bls.n	800a93a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800a936:	2303      	movs	r3, #3
 800a938:	e342      	b.n	800afc0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a93a:	4b49      	ldr	r3, [pc, #292]	; (800aa60 <HAL_RCC_OscConfig+0x244>)
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a942:	2b00      	cmp	r3, #0
 800a944:	d1f0      	bne.n	800a928 <HAL_RCC_OscConfig+0x10c>
 800a946:	e000      	b.n	800a94a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a948:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	f003 0302 	and.w	r3, r3, #2
 800a952:	2b00      	cmp	r3, #0
 800a954:	f000 808c 	beq.w	800aa70 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a958:	4b41      	ldr	r3, [pc, #260]	; (800aa60 <HAL_RCC_OscConfig+0x244>)
 800a95a:	691b      	ldr	r3, [r3, #16]
 800a95c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a960:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a962:	4b3f      	ldr	r3, [pc, #252]	; (800aa60 <HAL_RCC_OscConfig+0x244>)
 800a964:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a966:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800a968:	6a3b      	ldr	r3, [r7, #32]
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d007      	beq.n	800a97e <HAL_RCC_OscConfig+0x162>
 800a96e:	6a3b      	ldr	r3, [r7, #32]
 800a970:	2b18      	cmp	r3, #24
 800a972:	d137      	bne.n	800a9e4 <HAL_RCC_OscConfig+0x1c8>
 800a974:	69fb      	ldr	r3, [r7, #28]
 800a976:	f003 0303 	and.w	r3, r3, #3
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d132      	bne.n	800a9e4 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a97e:	4b38      	ldr	r3, [pc, #224]	; (800aa60 <HAL_RCC_OscConfig+0x244>)
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	f003 0304 	and.w	r3, r3, #4
 800a986:	2b00      	cmp	r3, #0
 800a988:	d005      	beq.n	800a996 <HAL_RCC_OscConfig+0x17a>
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	68db      	ldr	r3, [r3, #12]
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d101      	bne.n	800a996 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800a992:	2301      	movs	r3, #1
 800a994:	e314      	b.n	800afc0 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a996:	4b32      	ldr	r3, [pc, #200]	; (800aa60 <HAL_RCC_OscConfig+0x244>)
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	f023 0219 	bic.w	r2, r3, #25
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	68db      	ldr	r3, [r3, #12]
 800a9a2:	492f      	ldr	r1, [pc, #188]	; (800aa60 <HAL_RCC_OscConfig+0x244>)
 800a9a4:	4313      	orrs	r3, r2
 800a9a6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a9a8:	f7f9 fbd0 	bl	800414c <HAL_GetTick>
 800a9ac:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a9ae:	e008      	b.n	800a9c2 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a9b0:	f7f9 fbcc 	bl	800414c <HAL_GetTick>
 800a9b4:	4602      	mov	r2, r0
 800a9b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9b8:	1ad3      	subs	r3, r2, r3
 800a9ba:	2b02      	cmp	r3, #2
 800a9bc:	d901      	bls.n	800a9c2 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800a9be:	2303      	movs	r3, #3
 800a9c0:	e2fe      	b.n	800afc0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a9c2:	4b27      	ldr	r3, [pc, #156]	; (800aa60 <HAL_RCC_OscConfig+0x244>)
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	f003 0304 	and.w	r3, r3, #4
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d0f0      	beq.n	800a9b0 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a9ce:	4b24      	ldr	r3, [pc, #144]	; (800aa60 <HAL_RCC_OscConfig+0x244>)
 800a9d0:	685b      	ldr	r3, [r3, #4]
 800a9d2:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	691b      	ldr	r3, [r3, #16]
 800a9da:	061b      	lsls	r3, r3, #24
 800a9dc:	4920      	ldr	r1, [pc, #128]	; (800aa60 <HAL_RCC_OscConfig+0x244>)
 800a9de:	4313      	orrs	r3, r2
 800a9e0:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a9e2:	e045      	b.n	800aa70 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	68db      	ldr	r3, [r3, #12]
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d026      	beq.n	800aa3a <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a9ec:	4b1c      	ldr	r3, [pc, #112]	; (800aa60 <HAL_RCC_OscConfig+0x244>)
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	f023 0219 	bic.w	r2, r3, #25
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	68db      	ldr	r3, [r3, #12]
 800a9f8:	4919      	ldr	r1, [pc, #100]	; (800aa60 <HAL_RCC_OscConfig+0x244>)
 800a9fa:	4313      	orrs	r3, r2
 800a9fc:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a9fe:	f7f9 fba5 	bl	800414c <HAL_GetTick>
 800aa02:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800aa04:	e008      	b.n	800aa18 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800aa06:	f7f9 fba1 	bl	800414c <HAL_GetTick>
 800aa0a:	4602      	mov	r2, r0
 800aa0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa0e:	1ad3      	subs	r3, r2, r3
 800aa10:	2b02      	cmp	r3, #2
 800aa12:	d901      	bls.n	800aa18 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800aa14:	2303      	movs	r3, #3
 800aa16:	e2d3      	b.n	800afc0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800aa18:	4b11      	ldr	r3, [pc, #68]	; (800aa60 <HAL_RCC_OscConfig+0x244>)
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	f003 0304 	and.w	r3, r3, #4
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d0f0      	beq.n	800aa06 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800aa24:	4b0e      	ldr	r3, [pc, #56]	; (800aa60 <HAL_RCC_OscConfig+0x244>)
 800aa26:	685b      	ldr	r3, [r3, #4]
 800aa28:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	691b      	ldr	r3, [r3, #16]
 800aa30:	061b      	lsls	r3, r3, #24
 800aa32:	490b      	ldr	r1, [pc, #44]	; (800aa60 <HAL_RCC_OscConfig+0x244>)
 800aa34:	4313      	orrs	r3, r2
 800aa36:	604b      	str	r3, [r1, #4]
 800aa38:	e01a      	b.n	800aa70 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800aa3a:	4b09      	ldr	r3, [pc, #36]	; (800aa60 <HAL_RCC_OscConfig+0x244>)
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	4a08      	ldr	r2, [pc, #32]	; (800aa60 <HAL_RCC_OscConfig+0x244>)
 800aa40:	f023 0301 	bic.w	r3, r3, #1
 800aa44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa46:	f7f9 fb81 	bl	800414c <HAL_GetTick>
 800aa4a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800aa4c:	e00a      	b.n	800aa64 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800aa4e:	f7f9 fb7d 	bl	800414c <HAL_GetTick>
 800aa52:	4602      	mov	r2, r0
 800aa54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa56:	1ad3      	subs	r3, r2, r3
 800aa58:	2b02      	cmp	r3, #2
 800aa5a:	d903      	bls.n	800aa64 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800aa5c:	2303      	movs	r3, #3
 800aa5e:	e2af      	b.n	800afc0 <HAL_RCC_OscConfig+0x7a4>
 800aa60:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800aa64:	4b96      	ldr	r3, [pc, #600]	; (800acc0 <HAL_RCC_OscConfig+0x4a4>)
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	f003 0304 	and.w	r3, r3, #4
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d1ee      	bne.n	800aa4e <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	f003 0310 	and.w	r3, r3, #16
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d06a      	beq.n	800ab52 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800aa7c:	4b90      	ldr	r3, [pc, #576]	; (800acc0 <HAL_RCC_OscConfig+0x4a4>)
 800aa7e:	691b      	ldr	r3, [r3, #16]
 800aa80:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800aa84:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800aa86:	4b8e      	ldr	r3, [pc, #568]	; (800acc0 <HAL_RCC_OscConfig+0x4a4>)
 800aa88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa8a:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800aa8c:	69bb      	ldr	r3, [r7, #24]
 800aa8e:	2b08      	cmp	r3, #8
 800aa90:	d007      	beq.n	800aaa2 <HAL_RCC_OscConfig+0x286>
 800aa92:	69bb      	ldr	r3, [r7, #24]
 800aa94:	2b18      	cmp	r3, #24
 800aa96:	d11b      	bne.n	800aad0 <HAL_RCC_OscConfig+0x2b4>
 800aa98:	697b      	ldr	r3, [r7, #20]
 800aa9a:	f003 0303 	and.w	r3, r3, #3
 800aa9e:	2b01      	cmp	r3, #1
 800aaa0:	d116      	bne.n	800aad0 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800aaa2:	4b87      	ldr	r3, [pc, #540]	; (800acc0 <HAL_RCC_OscConfig+0x4a4>)
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d005      	beq.n	800aaba <HAL_RCC_OscConfig+0x29e>
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	69db      	ldr	r3, [r3, #28]
 800aab2:	2b80      	cmp	r3, #128	; 0x80
 800aab4:	d001      	beq.n	800aaba <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800aab6:	2301      	movs	r3, #1
 800aab8:	e282      	b.n	800afc0 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800aaba:	4b81      	ldr	r3, [pc, #516]	; (800acc0 <HAL_RCC_OscConfig+0x4a4>)
 800aabc:	68db      	ldr	r3, [r3, #12]
 800aabe:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	6a1b      	ldr	r3, [r3, #32]
 800aac6:	061b      	lsls	r3, r3, #24
 800aac8:	497d      	ldr	r1, [pc, #500]	; (800acc0 <HAL_RCC_OscConfig+0x4a4>)
 800aaca:	4313      	orrs	r3, r2
 800aacc:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800aace:	e040      	b.n	800ab52 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	69db      	ldr	r3, [r3, #28]
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d023      	beq.n	800ab20 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800aad8:	4b79      	ldr	r3, [pc, #484]	; (800acc0 <HAL_RCC_OscConfig+0x4a4>)
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	4a78      	ldr	r2, [pc, #480]	; (800acc0 <HAL_RCC_OscConfig+0x4a4>)
 800aade:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aae2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aae4:	f7f9 fb32 	bl	800414c <HAL_GetTick>
 800aae8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800aaea:	e008      	b.n	800aafe <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800aaec:	f7f9 fb2e 	bl	800414c <HAL_GetTick>
 800aaf0:	4602      	mov	r2, r0
 800aaf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaf4:	1ad3      	subs	r3, r2, r3
 800aaf6:	2b02      	cmp	r3, #2
 800aaf8:	d901      	bls.n	800aafe <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800aafa:	2303      	movs	r3, #3
 800aafc:	e260      	b.n	800afc0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800aafe:	4b70      	ldr	r3, [pc, #448]	; (800acc0 <HAL_RCC_OscConfig+0x4a4>)
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d0f0      	beq.n	800aaec <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800ab0a:	4b6d      	ldr	r3, [pc, #436]	; (800acc0 <HAL_RCC_OscConfig+0x4a4>)
 800ab0c:	68db      	ldr	r3, [r3, #12]
 800ab0e:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	6a1b      	ldr	r3, [r3, #32]
 800ab16:	061b      	lsls	r3, r3, #24
 800ab18:	4969      	ldr	r1, [pc, #420]	; (800acc0 <HAL_RCC_OscConfig+0x4a4>)
 800ab1a:	4313      	orrs	r3, r2
 800ab1c:	60cb      	str	r3, [r1, #12]
 800ab1e:	e018      	b.n	800ab52 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800ab20:	4b67      	ldr	r3, [pc, #412]	; (800acc0 <HAL_RCC_OscConfig+0x4a4>)
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	4a66      	ldr	r2, [pc, #408]	; (800acc0 <HAL_RCC_OscConfig+0x4a4>)
 800ab26:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ab2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ab2c:	f7f9 fb0e 	bl	800414c <HAL_GetTick>
 800ab30:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800ab32:	e008      	b.n	800ab46 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800ab34:	f7f9 fb0a 	bl	800414c <HAL_GetTick>
 800ab38:	4602      	mov	r2, r0
 800ab3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab3c:	1ad3      	subs	r3, r2, r3
 800ab3e:	2b02      	cmp	r3, #2
 800ab40:	d901      	bls.n	800ab46 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800ab42:	2303      	movs	r3, #3
 800ab44:	e23c      	b.n	800afc0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800ab46:	4b5e      	ldr	r3, [pc, #376]	; (800acc0 <HAL_RCC_OscConfig+0x4a4>)
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d1f0      	bne.n	800ab34 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	f003 0308 	and.w	r3, r3, #8
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d036      	beq.n	800abcc <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	695b      	ldr	r3, [r3, #20]
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d019      	beq.n	800ab9a <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ab66:	4b56      	ldr	r3, [pc, #344]	; (800acc0 <HAL_RCC_OscConfig+0x4a4>)
 800ab68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ab6a:	4a55      	ldr	r2, [pc, #340]	; (800acc0 <HAL_RCC_OscConfig+0x4a4>)
 800ab6c:	f043 0301 	orr.w	r3, r3, #1
 800ab70:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ab72:	f7f9 faeb 	bl	800414c <HAL_GetTick>
 800ab76:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800ab78:	e008      	b.n	800ab8c <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ab7a:	f7f9 fae7 	bl	800414c <HAL_GetTick>
 800ab7e:	4602      	mov	r2, r0
 800ab80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab82:	1ad3      	subs	r3, r2, r3
 800ab84:	2b02      	cmp	r3, #2
 800ab86:	d901      	bls.n	800ab8c <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 800ab88:	2303      	movs	r3, #3
 800ab8a:	e219      	b.n	800afc0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800ab8c:	4b4c      	ldr	r3, [pc, #304]	; (800acc0 <HAL_RCC_OscConfig+0x4a4>)
 800ab8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ab90:	f003 0302 	and.w	r3, r3, #2
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d0f0      	beq.n	800ab7a <HAL_RCC_OscConfig+0x35e>
 800ab98:	e018      	b.n	800abcc <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800ab9a:	4b49      	ldr	r3, [pc, #292]	; (800acc0 <HAL_RCC_OscConfig+0x4a4>)
 800ab9c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ab9e:	4a48      	ldr	r2, [pc, #288]	; (800acc0 <HAL_RCC_OscConfig+0x4a4>)
 800aba0:	f023 0301 	bic.w	r3, r3, #1
 800aba4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aba6:	f7f9 fad1 	bl	800414c <HAL_GetTick>
 800abaa:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800abac:	e008      	b.n	800abc0 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800abae:	f7f9 facd 	bl	800414c <HAL_GetTick>
 800abb2:	4602      	mov	r2, r0
 800abb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abb6:	1ad3      	subs	r3, r2, r3
 800abb8:	2b02      	cmp	r3, #2
 800abba:	d901      	bls.n	800abc0 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 800abbc:	2303      	movs	r3, #3
 800abbe:	e1ff      	b.n	800afc0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800abc0:	4b3f      	ldr	r3, [pc, #252]	; (800acc0 <HAL_RCC_OscConfig+0x4a4>)
 800abc2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800abc4:	f003 0302 	and.w	r3, r3, #2
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d1f0      	bne.n	800abae <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	f003 0320 	and.w	r3, r3, #32
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d036      	beq.n	800ac46 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	699b      	ldr	r3, [r3, #24]
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d019      	beq.n	800ac14 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800abe0:	4b37      	ldr	r3, [pc, #220]	; (800acc0 <HAL_RCC_OscConfig+0x4a4>)
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	4a36      	ldr	r2, [pc, #216]	; (800acc0 <HAL_RCC_OscConfig+0x4a4>)
 800abe6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800abea:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800abec:	f7f9 faae 	bl	800414c <HAL_GetTick>
 800abf0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800abf2:	e008      	b.n	800ac06 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800abf4:	f7f9 faaa 	bl	800414c <HAL_GetTick>
 800abf8:	4602      	mov	r2, r0
 800abfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abfc:	1ad3      	subs	r3, r2, r3
 800abfe:	2b02      	cmp	r3, #2
 800ac00:	d901      	bls.n	800ac06 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 800ac02:	2303      	movs	r3, #3
 800ac04:	e1dc      	b.n	800afc0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800ac06:	4b2e      	ldr	r3, [pc, #184]	; (800acc0 <HAL_RCC_OscConfig+0x4a4>)
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d0f0      	beq.n	800abf4 <HAL_RCC_OscConfig+0x3d8>
 800ac12:	e018      	b.n	800ac46 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800ac14:	4b2a      	ldr	r3, [pc, #168]	; (800acc0 <HAL_RCC_OscConfig+0x4a4>)
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	4a29      	ldr	r2, [pc, #164]	; (800acc0 <HAL_RCC_OscConfig+0x4a4>)
 800ac1a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ac1e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800ac20:	f7f9 fa94 	bl	800414c <HAL_GetTick>
 800ac24:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800ac26:	e008      	b.n	800ac3a <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ac28:	f7f9 fa90 	bl	800414c <HAL_GetTick>
 800ac2c:	4602      	mov	r2, r0
 800ac2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac30:	1ad3      	subs	r3, r2, r3
 800ac32:	2b02      	cmp	r3, #2
 800ac34:	d901      	bls.n	800ac3a <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800ac36:	2303      	movs	r3, #3
 800ac38:	e1c2      	b.n	800afc0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800ac3a:	4b21      	ldr	r3, [pc, #132]	; (800acc0 <HAL_RCC_OscConfig+0x4a4>)
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d1f0      	bne.n	800ac28 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	f003 0304 	and.w	r3, r3, #4
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	f000 8086 	beq.w	800ad60 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800ac54:	4b1b      	ldr	r3, [pc, #108]	; (800acc4 <HAL_RCC_OscConfig+0x4a8>)
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	4a1a      	ldr	r2, [pc, #104]	; (800acc4 <HAL_RCC_OscConfig+0x4a8>)
 800ac5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ac5e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800ac60:	f7f9 fa74 	bl	800414c <HAL_GetTick>
 800ac64:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ac66:	e008      	b.n	800ac7a <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ac68:	f7f9 fa70 	bl	800414c <HAL_GetTick>
 800ac6c:	4602      	mov	r2, r0
 800ac6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac70:	1ad3      	subs	r3, r2, r3
 800ac72:	2b64      	cmp	r3, #100	; 0x64
 800ac74:	d901      	bls.n	800ac7a <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 800ac76:	2303      	movs	r3, #3
 800ac78:	e1a2      	b.n	800afc0 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ac7a:	4b12      	ldr	r3, [pc, #72]	; (800acc4 <HAL_RCC_OscConfig+0x4a8>)
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d0f0      	beq.n	800ac68 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	689b      	ldr	r3, [r3, #8]
 800ac8a:	2b01      	cmp	r3, #1
 800ac8c:	d106      	bne.n	800ac9c <HAL_RCC_OscConfig+0x480>
 800ac8e:	4b0c      	ldr	r3, [pc, #48]	; (800acc0 <HAL_RCC_OscConfig+0x4a4>)
 800ac90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ac92:	4a0b      	ldr	r2, [pc, #44]	; (800acc0 <HAL_RCC_OscConfig+0x4a4>)
 800ac94:	f043 0301 	orr.w	r3, r3, #1
 800ac98:	6713      	str	r3, [r2, #112]	; 0x70
 800ac9a:	e032      	b.n	800ad02 <HAL_RCC_OscConfig+0x4e6>
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	689b      	ldr	r3, [r3, #8]
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d111      	bne.n	800acc8 <HAL_RCC_OscConfig+0x4ac>
 800aca4:	4b06      	ldr	r3, [pc, #24]	; (800acc0 <HAL_RCC_OscConfig+0x4a4>)
 800aca6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aca8:	4a05      	ldr	r2, [pc, #20]	; (800acc0 <HAL_RCC_OscConfig+0x4a4>)
 800acaa:	f023 0301 	bic.w	r3, r3, #1
 800acae:	6713      	str	r3, [r2, #112]	; 0x70
 800acb0:	4b03      	ldr	r3, [pc, #12]	; (800acc0 <HAL_RCC_OscConfig+0x4a4>)
 800acb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800acb4:	4a02      	ldr	r2, [pc, #8]	; (800acc0 <HAL_RCC_OscConfig+0x4a4>)
 800acb6:	f023 0304 	bic.w	r3, r3, #4
 800acba:	6713      	str	r3, [r2, #112]	; 0x70
 800acbc:	e021      	b.n	800ad02 <HAL_RCC_OscConfig+0x4e6>
 800acbe:	bf00      	nop
 800acc0:	58024400 	.word	0x58024400
 800acc4:	58024800 	.word	0x58024800
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	689b      	ldr	r3, [r3, #8]
 800accc:	2b05      	cmp	r3, #5
 800acce:	d10c      	bne.n	800acea <HAL_RCC_OscConfig+0x4ce>
 800acd0:	4b83      	ldr	r3, [pc, #524]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800acd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800acd4:	4a82      	ldr	r2, [pc, #520]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800acd6:	f043 0304 	orr.w	r3, r3, #4
 800acda:	6713      	str	r3, [r2, #112]	; 0x70
 800acdc:	4b80      	ldr	r3, [pc, #512]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800acde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ace0:	4a7f      	ldr	r2, [pc, #508]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800ace2:	f043 0301 	orr.w	r3, r3, #1
 800ace6:	6713      	str	r3, [r2, #112]	; 0x70
 800ace8:	e00b      	b.n	800ad02 <HAL_RCC_OscConfig+0x4e6>
 800acea:	4b7d      	ldr	r3, [pc, #500]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800acec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800acee:	4a7c      	ldr	r2, [pc, #496]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800acf0:	f023 0301 	bic.w	r3, r3, #1
 800acf4:	6713      	str	r3, [r2, #112]	; 0x70
 800acf6:	4b7a      	ldr	r3, [pc, #488]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800acf8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800acfa:	4a79      	ldr	r2, [pc, #484]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800acfc:	f023 0304 	bic.w	r3, r3, #4
 800ad00:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	689b      	ldr	r3, [r3, #8]
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d015      	beq.n	800ad36 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ad0a:	f7f9 fa1f 	bl	800414c <HAL_GetTick>
 800ad0e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ad10:	e00a      	b.n	800ad28 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ad12:	f7f9 fa1b 	bl	800414c <HAL_GetTick>
 800ad16:	4602      	mov	r2, r0
 800ad18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad1a:	1ad3      	subs	r3, r2, r3
 800ad1c:	f241 3288 	movw	r2, #5000	; 0x1388
 800ad20:	4293      	cmp	r3, r2
 800ad22:	d901      	bls.n	800ad28 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 800ad24:	2303      	movs	r3, #3
 800ad26:	e14b      	b.n	800afc0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ad28:	4b6d      	ldr	r3, [pc, #436]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800ad2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad2c:	f003 0302 	and.w	r3, r3, #2
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d0ee      	beq.n	800ad12 <HAL_RCC_OscConfig+0x4f6>
 800ad34:	e014      	b.n	800ad60 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ad36:	f7f9 fa09 	bl	800414c <HAL_GetTick>
 800ad3a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800ad3c:	e00a      	b.n	800ad54 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ad3e:	f7f9 fa05 	bl	800414c <HAL_GetTick>
 800ad42:	4602      	mov	r2, r0
 800ad44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad46:	1ad3      	subs	r3, r2, r3
 800ad48:	f241 3288 	movw	r2, #5000	; 0x1388
 800ad4c:	4293      	cmp	r3, r2
 800ad4e:	d901      	bls.n	800ad54 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 800ad50:	2303      	movs	r3, #3
 800ad52:	e135      	b.n	800afc0 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800ad54:	4b62      	ldr	r3, [pc, #392]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800ad56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad58:	f003 0302 	and.w	r3, r3, #2
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d1ee      	bne.n	800ad3e <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	f000 812a 	beq.w	800afbe <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800ad6a:	4b5d      	ldr	r3, [pc, #372]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800ad6c:	691b      	ldr	r3, [r3, #16]
 800ad6e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800ad72:	2b18      	cmp	r3, #24
 800ad74:	f000 80ba 	beq.w	800aeec <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad7c:	2b02      	cmp	r3, #2
 800ad7e:	f040 8095 	bne.w	800aeac <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ad82:	4b57      	ldr	r3, [pc, #348]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	4a56      	ldr	r2, [pc, #344]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800ad88:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800ad8c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ad8e:	f7f9 f9dd 	bl	800414c <HAL_GetTick>
 800ad92:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ad94:	e008      	b.n	800ada8 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ad96:	f7f9 f9d9 	bl	800414c <HAL_GetTick>
 800ad9a:	4602      	mov	r2, r0
 800ad9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad9e:	1ad3      	subs	r3, r2, r3
 800ada0:	2b02      	cmp	r3, #2
 800ada2:	d901      	bls.n	800ada8 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 800ada4:	2303      	movs	r3, #3
 800ada6:	e10b      	b.n	800afc0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ada8:	4b4d      	ldr	r3, [pc, #308]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d1f0      	bne.n	800ad96 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800adb4:	4b4a      	ldr	r3, [pc, #296]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800adb6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800adb8:	4b4a      	ldr	r3, [pc, #296]	; (800aee4 <HAL_RCC_OscConfig+0x6c8>)
 800adba:	4013      	ands	r3, r2
 800adbc:	687a      	ldr	r2, [r7, #4]
 800adbe:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800adc0:	687a      	ldr	r2, [r7, #4]
 800adc2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800adc4:	0112      	lsls	r2, r2, #4
 800adc6:	430a      	orrs	r2, r1
 800adc8:	4945      	ldr	r1, [pc, #276]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800adca:	4313      	orrs	r3, r2
 800adcc:	628b      	str	r3, [r1, #40]	; 0x28
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800add2:	3b01      	subs	r3, #1
 800add4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800addc:	3b01      	subs	r3, #1
 800adde:	025b      	lsls	r3, r3, #9
 800ade0:	b29b      	uxth	r3, r3
 800ade2:	431a      	orrs	r2, r3
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ade8:	3b01      	subs	r3, #1
 800adea:	041b      	lsls	r3, r3, #16
 800adec:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800adf0:	431a      	orrs	r2, r3
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800adf6:	3b01      	subs	r3, #1
 800adf8:	061b      	lsls	r3, r3, #24
 800adfa:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800adfe:	4938      	ldr	r1, [pc, #224]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800ae00:	4313      	orrs	r3, r2
 800ae02:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800ae04:	4b36      	ldr	r3, [pc, #216]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800ae06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae08:	4a35      	ldr	r2, [pc, #212]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800ae0a:	f023 0301 	bic.w	r3, r3, #1
 800ae0e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800ae10:	4b33      	ldr	r3, [pc, #204]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800ae12:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ae14:	4b34      	ldr	r3, [pc, #208]	; (800aee8 <HAL_RCC_OscConfig+0x6cc>)
 800ae16:	4013      	ands	r3, r2
 800ae18:	687a      	ldr	r2, [r7, #4]
 800ae1a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800ae1c:	00d2      	lsls	r2, r2, #3
 800ae1e:	4930      	ldr	r1, [pc, #192]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800ae20:	4313      	orrs	r3, r2
 800ae22:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800ae24:	4b2e      	ldr	r3, [pc, #184]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800ae26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae28:	f023 020c 	bic.w	r2, r3, #12
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae30:	492b      	ldr	r1, [pc, #172]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800ae32:	4313      	orrs	r3, r2
 800ae34:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800ae36:	4b2a      	ldr	r3, [pc, #168]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800ae38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae3a:	f023 0202 	bic.w	r2, r3, #2
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ae42:	4927      	ldr	r1, [pc, #156]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800ae44:	4313      	orrs	r3, r2
 800ae46:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800ae48:	4b25      	ldr	r3, [pc, #148]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800ae4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae4c:	4a24      	ldr	r2, [pc, #144]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800ae4e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ae52:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ae54:	4b22      	ldr	r3, [pc, #136]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800ae56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae58:	4a21      	ldr	r2, [pc, #132]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800ae5a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ae5e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800ae60:	4b1f      	ldr	r3, [pc, #124]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800ae62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae64:	4a1e      	ldr	r2, [pc, #120]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800ae66:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800ae6a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800ae6c:	4b1c      	ldr	r3, [pc, #112]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800ae6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae70:	4a1b      	ldr	r2, [pc, #108]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800ae72:	f043 0301 	orr.w	r3, r3, #1
 800ae76:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800ae78:	4b19      	ldr	r3, [pc, #100]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	4a18      	ldr	r2, [pc, #96]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800ae7e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800ae82:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ae84:	f7f9 f962 	bl	800414c <HAL_GetTick>
 800ae88:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ae8a:	e008      	b.n	800ae9e <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ae8c:	f7f9 f95e 	bl	800414c <HAL_GetTick>
 800ae90:	4602      	mov	r2, r0
 800ae92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae94:	1ad3      	subs	r3, r2, r3
 800ae96:	2b02      	cmp	r3, #2
 800ae98:	d901      	bls.n	800ae9e <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800ae9a:	2303      	movs	r3, #3
 800ae9c:	e090      	b.n	800afc0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ae9e:	4b10      	ldr	r3, [pc, #64]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d0f0      	beq.n	800ae8c <HAL_RCC_OscConfig+0x670>
 800aeaa:	e088      	b.n	800afbe <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800aeac:	4b0c      	ldr	r3, [pc, #48]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	4a0b      	ldr	r2, [pc, #44]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800aeb2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800aeb6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aeb8:	f7f9 f948 	bl	800414c <HAL_GetTick>
 800aebc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800aebe:	e008      	b.n	800aed2 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aec0:	f7f9 f944 	bl	800414c <HAL_GetTick>
 800aec4:	4602      	mov	r2, r0
 800aec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aec8:	1ad3      	subs	r3, r2, r3
 800aeca:	2b02      	cmp	r3, #2
 800aecc:	d901      	bls.n	800aed2 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800aece:	2303      	movs	r3, #3
 800aed0:	e076      	b.n	800afc0 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800aed2:	4b03      	ldr	r3, [pc, #12]	; (800aee0 <HAL_RCC_OscConfig+0x6c4>)
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d1f0      	bne.n	800aec0 <HAL_RCC_OscConfig+0x6a4>
 800aede:	e06e      	b.n	800afbe <HAL_RCC_OscConfig+0x7a2>
 800aee0:	58024400 	.word	0x58024400
 800aee4:	fffffc0c 	.word	0xfffffc0c
 800aee8:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800aeec:	4b36      	ldr	r3, [pc, #216]	; (800afc8 <HAL_RCC_OscConfig+0x7ac>)
 800aeee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aef0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800aef2:	4b35      	ldr	r3, [pc, #212]	; (800afc8 <HAL_RCC_OscConfig+0x7ac>)
 800aef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aef6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aefc:	2b01      	cmp	r3, #1
 800aefe:	d031      	beq.n	800af64 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800af00:	693b      	ldr	r3, [r7, #16]
 800af02:	f003 0203 	and.w	r2, r3, #3
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800af0a:	429a      	cmp	r2, r3
 800af0c:	d12a      	bne.n	800af64 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800af0e:	693b      	ldr	r3, [r7, #16]
 800af10:	091b      	lsrs	r3, r3, #4
 800af12:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800af1a:	429a      	cmp	r2, r3
 800af1c:	d122      	bne.n	800af64 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af28:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800af2a:	429a      	cmp	r2, r3
 800af2c:	d11a      	bne.n	800af64 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	0a5b      	lsrs	r3, r3, #9
 800af32:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800af3a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800af3c:	429a      	cmp	r2, r3
 800af3e:	d111      	bne.n	800af64 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	0c1b      	lsrs	r3, r3, #16
 800af44:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af4c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800af4e:	429a      	cmp	r2, r3
 800af50:	d108      	bne.n	800af64 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	0e1b      	lsrs	r3, r3, #24
 800af56:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800af5e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800af60:	429a      	cmp	r2, r3
 800af62:	d001      	beq.n	800af68 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 800af64:	2301      	movs	r3, #1
 800af66:	e02b      	b.n	800afc0 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800af68:	4b17      	ldr	r3, [pc, #92]	; (800afc8 <HAL_RCC_OscConfig+0x7ac>)
 800af6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800af6c:	08db      	lsrs	r3, r3, #3
 800af6e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800af72:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800af78:	693a      	ldr	r2, [r7, #16]
 800af7a:	429a      	cmp	r2, r3
 800af7c:	d01f      	beq.n	800afbe <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800af7e:	4b12      	ldr	r3, [pc, #72]	; (800afc8 <HAL_RCC_OscConfig+0x7ac>)
 800af80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af82:	4a11      	ldr	r2, [pc, #68]	; (800afc8 <HAL_RCC_OscConfig+0x7ac>)
 800af84:	f023 0301 	bic.w	r3, r3, #1
 800af88:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800af8a:	f7f9 f8df 	bl	800414c <HAL_GetTick>
 800af8e:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800af90:	bf00      	nop
 800af92:	f7f9 f8db 	bl	800414c <HAL_GetTick>
 800af96:	4602      	mov	r2, r0
 800af98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af9a:	4293      	cmp	r3, r2
 800af9c:	d0f9      	beq.n	800af92 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800af9e:	4b0a      	ldr	r3, [pc, #40]	; (800afc8 <HAL_RCC_OscConfig+0x7ac>)
 800afa0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800afa2:	4b0a      	ldr	r3, [pc, #40]	; (800afcc <HAL_RCC_OscConfig+0x7b0>)
 800afa4:	4013      	ands	r3, r2
 800afa6:	687a      	ldr	r2, [r7, #4]
 800afa8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800afaa:	00d2      	lsls	r2, r2, #3
 800afac:	4906      	ldr	r1, [pc, #24]	; (800afc8 <HAL_RCC_OscConfig+0x7ac>)
 800afae:	4313      	orrs	r3, r2
 800afb0:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800afb2:	4b05      	ldr	r3, [pc, #20]	; (800afc8 <HAL_RCC_OscConfig+0x7ac>)
 800afb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800afb6:	4a04      	ldr	r2, [pc, #16]	; (800afc8 <HAL_RCC_OscConfig+0x7ac>)
 800afb8:	f043 0301 	orr.w	r3, r3, #1
 800afbc:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800afbe:	2300      	movs	r3, #0
}
 800afc0:	4618      	mov	r0, r3
 800afc2:	3730      	adds	r7, #48	; 0x30
 800afc4:	46bd      	mov	sp, r7
 800afc6:	bd80      	pop	{r7, pc}
 800afc8:	58024400 	.word	0x58024400
 800afcc:	ffff0007 	.word	0xffff0007

0800afd0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800afd0:	b580      	push	{r7, lr}
 800afd2:	b086      	sub	sp, #24
 800afd4:	af00      	add	r7, sp, #0
 800afd6:	6078      	str	r0, [r7, #4]
 800afd8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d101      	bne.n	800afe4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800afe0:	2301      	movs	r3, #1
 800afe2:	e19c      	b.n	800b31e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800afe4:	4b8a      	ldr	r3, [pc, #552]	; (800b210 <HAL_RCC_ClockConfig+0x240>)
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	f003 030f 	and.w	r3, r3, #15
 800afec:	683a      	ldr	r2, [r7, #0]
 800afee:	429a      	cmp	r2, r3
 800aff0:	d910      	bls.n	800b014 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800aff2:	4b87      	ldr	r3, [pc, #540]	; (800b210 <HAL_RCC_ClockConfig+0x240>)
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	f023 020f 	bic.w	r2, r3, #15
 800affa:	4985      	ldr	r1, [pc, #532]	; (800b210 <HAL_RCC_ClockConfig+0x240>)
 800affc:	683b      	ldr	r3, [r7, #0]
 800affe:	4313      	orrs	r3, r2
 800b000:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b002:	4b83      	ldr	r3, [pc, #524]	; (800b210 <HAL_RCC_ClockConfig+0x240>)
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	f003 030f 	and.w	r3, r3, #15
 800b00a:	683a      	ldr	r2, [r7, #0]
 800b00c:	429a      	cmp	r2, r3
 800b00e:	d001      	beq.n	800b014 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800b010:	2301      	movs	r3, #1
 800b012:	e184      	b.n	800b31e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	f003 0304 	and.w	r3, r3, #4
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d010      	beq.n	800b042 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	691a      	ldr	r2, [r3, #16]
 800b024:	4b7b      	ldr	r3, [pc, #492]	; (800b214 <HAL_RCC_ClockConfig+0x244>)
 800b026:	699b      	ldr	r3, [r3, #24]
 800b028:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b02c:	429a      	cmp	r2, r3
 800b02e:	d908      	bls.n	800b042 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800b030:	4b78      	ldr	r3, [pc, #480]	; (800b214 <HAL_RCC_ClockConfig+0x244>)
 800b032:	699b      	ldr	r3, [r3, #24]
 800b034:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	691b      	ldr	r3, [r3, #16]
 800b03c:	4975      	ldr	r1, [pc, #468]	; (800b214 <HAL_RCC_ClockConfig+0x244>)
 800b03e:	4313      	orrs	r3, r2
 800b040:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	f003 0308 	and.w	r3, r3, #8
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d010      	beq.n	800b070 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	695a      	ldr	r2, [r3, #20]
 800b052:	4b70      	ldr	r3, [pc, #448]	; (800b214 <HAL_RCC_ClockConfig+0x244>)
 800b054:	69db      	ldr	r3, [r3, #28]
 800b056:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b05a:	429a      	cmp	r2, r3
 800b05c:	d908      	bls.n	800b070 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800b05e:	4b6d      	ldr	r3, [pc, #436]	; (800b214 <HAL_RCC_ClockConfig+0x244>)
 800b060:	69db      	ldr	r3, [r3, #28]
 800b062:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	695b      	ldr	r3, [r3, #20]
 800b06a:	496a      	ldr	r1, [pc, #424]	; (800b214 <HAL_RCC_ClockConfig+0x244>)
 800b06c:	4313      	orrs	r3, r2
 800b06e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	f003 0310 	and.w	r3, r3, #16
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d010      	beq.n	800b09e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	699a      	ldr	r2, [r3, #24]
 800b080:	4b64      	ldr	r3, [pc, #400]	; (800b214 <HAL_RCC_ClockConfig+0x244>)
 800b082:	69db      	ldr	r3, [r3, #28]
 800b084:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b088:	429a      	cmp	r2, r3
 800b08a:	d908      	bls.n	800b09e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800b08c:	4b61      	ldr	r3, [pc, #388]	; (800b214 <HAL_RCC_ClockConfig+0x244>)
 800b08e:	69db      	ldr	r3, [r3, #28]
 800b090:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	699b      	ldr	r3, [r3, #24]
 800b098:	495e      	ldr	r1, [pc, #376]	; (800b214 <HAL_RCC_ClockConfig+0x244>)
 800b09a:	4313      	orrs	r3, r2
 800b09c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	f003 0320 	and.w	r3, r3, #32
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d010      	beq.n	800b0cc <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	69da      	ldr	r2, [r3, #28]
 800b0ae:	4b59      	ldr	r3, [pc, #356]	; (800b214 <HAL_RCC_ClockConfig+0x244>)
 800b0b0:	6a1b      	ldr	r3, [r3, #32]
 800b0b2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b0b6:	429a      	cmp	r2, r3
 800b0b8:	d908      	bls.n	800b0cc <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800b0ba:	4b56      	ldr	r3, [pc, #344]	; (800b214 <HAL_RCC_ClockConfig+0x244>)
 800b0bc:	6a1b      	ldr	r3, [r3, #32]
 800b0be:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	69db      	ldr	r3, [r3, #28]
 800b0c6:	4953      	ldr	r1, [pc, #332]	; (800b214 <HAL_RCC_ClockConfig+0x244>)
 800b0c8:	4313      	orrs	r3, r2
 800b0ca:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	f003 0302 	and.w	r3, r3, #2
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d010      	beq.n	800b0fa <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	68da      	ldr	r2, [r3, #12]
 800b0dc:	4b4d      	ldr	r3, [pc, #308]	; (800b214 <HAL_RCC_ClockConfig+0x244>)
 800b0de:	699b      	ldr	r3, [r3, #24]
 800b0e0:	f003 030f 	and.w	r3, r3, #15
 800b0e4:	429a      	cmp	r2, r3
 800b0e6:	d908      	bls.n	800b0fa <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b0e8:	4b4a      	ldr	r3, [pc, #296]	; (800b214 <HAL_RCC_ClockConfig+0x244>)
 800b0ea:	699b      	ldr	r3, [r3, #24]
 800b0ec:	f023 020f 	bic.w	r2, r3, #15
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	68db      	ldr	r3, [r3, #12]
 800b0f4:	4947      	ldr	r1, [pc, #284]	; (800b214 <HAL_RCC_ClockConfig+0x244>)
 800b0f6:	4313      	orrs	r3, r2
 800b0f8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	f003 0301 	and.w	r3, r3, #1
 800b102:	2b00      	cmp	r3, #0
 800b104:	d055      	beq.n	800b1b2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800b106:	4b43      	ldr	r3, [pc, #268]	; (800b214 <HAL_RCC_ClockConfig+0x244>)
 800b108:	699b      	ldr	r3, [r3, #24]
 800b10a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	689b      	ldr	r3, [r3, #8]
 800b112:	4940      	ldr	r1, [pc, #256]	; (800b214 <HAL_RCC_ClockConfig+0x244>)
 800b114:	4313      	orrs	r3, r2
 800b116:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	685b      	ldr	r3, [r3, #4]
 800b11c:	2b02      	cmp	r3, #2
 800b11e:	d107      	bne.n	800b130 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b120:	4b3c      	ldr	r3, [pc, #240]	; (800b214 <HAL_RCC_ClockConfig+0x244>)
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d121      	bne.n	800b170 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800b12c:	2301      	movs	r3, #1
 800b12e:	e0f6      	b.n	800b31e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	685b      	ldr	r3, [r3, #4]
 800b134:	2b03      	cmp	r3, #3
 800b136:	d107      	bne.n	800b148 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800b138:	4b36      	ldr	r3, [pc, #216]	; (800b214 <HAL_RCC_ClockConfig+0x244>)
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b140:	2b00      	cmp	r3, #0
 800b142:	d115      	bne.n	800b170 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800b144:	2301      	movs	r3, #1
 800b146:	e0ea      	b.n	800b31e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	685b      	ldr	r3, [r3, #4]
 800b14c:	2b01      	cmp	r3, #1
 800b14e:	d107      	bne.n	800b160 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800b150:	4b30      	ldr	r3, [pc, #192]	; (800b214 <HAL_RCC_ClockConfig+0x244>)
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d109      	bne.n	800b170 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800b15c:	2301      	movs	r3, #1
 800b15e:	e0de      	b.n	800b31e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b160:	4b2c      	ldr	r3, [pc, #176]	; (800b214 <HAL_RCC_ClockConfig+0x244>)
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	f003 0304 	and.w	r3, r3, #4
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d101      	bne.n	800b170 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800b16c:	2301      	movs	r3, #1
 800b16e:	e0d6      	b.n	800b31e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b170:	4b28      	ldr	r3, [pc, #160]	; (800b214 <HAL_RCC_ClockConfig+0x244>)
 800b172:	691b      	ldr	r3, [r3, #16]
 800b174:	f023 0207 	bic.w	r2, r3, #7
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	685b      	ldr	r3, [r3, #4]
 800b17c:	4925      	ldr	r1, [pc, #148]	; (800b214 <HAL_RCC_ClockConfig+0x244>)
 800b17e:	4313      	orrs	r3, r2
 800b180:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b182:	f7f8 ffe3 	bl	800414c <HAL_GetTick>
 800b186:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b188:	e00a      	b.n	800b1a0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b18a:	f7f8 ffdf 	bl	800414c <HAL_GetTick>
 800b18e:	4602      	mov	r2, r0
 800b190:	697b      	ldr	r3, [r7, #20]
 800b192:	1ad3      	subs	r3, r2, r3
 800b194:	f241 3288 	movw	r2, #5000	; 0x1388
 800b198:	4293      	cmp	r3, r2
 800b19a:	d901      	bls.n	800b1a0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800b19c:	2303      	movs	r3, #3
 800b19e:	e0be      	b.n	800b31e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b1a0:	4b1c      	ldr	r3, [pc, #112]	; (800b214 <HAL_RCC_ClockConfig+0x244>)
 800b1a2:	691b      	ldr	r3, [r3, #16]
 800b1a4:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	685b      	ldr	r3, [r3, #4]
 800b1ac:	00db      	lsls	r3, r3, #3
 800b1ae:	429a      	cmp	r2, r3
 800b1b0:	d1eb      	bne.n	800b18a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	f003 0302 	and.w	r3, r3, #2
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d010      	beq.n	800b1e0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	68da      	ldr	r2, [r3, #12]
 800b1c2:	4b14      	ldr	r3, [pc, #80]	; (800b214 <HAL_RCC_ClockConfig+0x244>)
 800b1c4:	699b      	ldr	r3, [r3, #24]
 800b1c6:	f003 030f 	and.w	r3, r3, #15
 800b1ca:	429a      	cmp	r2, r3
 800b1cc:	d208      	bcs.n	800b1e0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b1ce:	4b11      	ldr	r3, [pc, #68]	; (800b214 <HAL_RCC_ClockConfig+0x244>)
 800b1d0:	699b      	ldr	r3, [r3, #24]
 800b1d2:	f023 020f 	bic.w	r2, r3, #15
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	68db      	ldr	r3, [r3, #12]
 800b1da:	490e      	ldr	r1, [pc, #56]	; (800b214 <HAL_RCC_ClockConfig+0x244>)
 800b1dc:	4313      	orrs	r3, r2
 800b1de:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b1e0:	4b0b      	ldr	r3, [pc, #44]	; (800b210 <HAL_RCC_ClockConfig+0x240>)
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	f003 030f 	and.w	r3, r3, #15
 800b1e8:	683a      	ldr	r2, [r7, #0]
 800b1ea:	429a      	cmp	r2, r3
 800b1ec:	d214      	bcs.n	800b218 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b1ee:	4b08      	ldr	r3, [pc, #32]	; (800b210 <HAL_RCC_ClockConfig+0x240>)
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	f023 020f 	bic.w	r2, r3, #15
 800b1f6:	4906      	ldr	r1, [pc, #24]	; (800b210 <HAL_RCC_ClockConfig+0x240>)
 800b1f8:	683b      	ldr	r3, [r7, #0]
 800b1fa:	4313      	orrs	r3, r2
 800b1fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b1fe:	4b04      	ldr	r3, [pc, #16]	; (800b210 <HAL_RCC_ClockConfig+0x240>)
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	f003 030f 	and.w	r3, r3, #15
 800b206:	683a      	ldr	r2, [r7, #0]
 800b208:	429a      	cmp	r2, r3
 800b20a:	d005      	beq.n	800b218 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800b20c:	2301      	movs	r3, #1
 800b20e:	e086      	b.n	800b31e <HAL_RCC_ClockConfig+0x34e>
 800b210:	52002000 	.word	0x52002000
 800b214:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	f003 0304 	and.w	r3, r3, #4
 800b220:	2b00      	cmp	r3, #0
 800b222:	d010      	beq.n	800b246 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	691a      	ldr	r2, [r3, #16]
 800b228:	4b3f      	ldr	r3, [pc, #252]	; (800b328 <HAL_RCC_ClockConfig+0x358>)
 800b22a:	699b      	ldr	r3, [r3, #24]
 800b22c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b230:	429a      	cmp	r2, r3
 800b232:	d208      	bcs.n	800b246 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800b234:	4b3c      	ldr	r3, [pc, #240]	; (800b328 <HAL_RCC_ClockConfig+0x358>)
 800b236:	699b      	ldr	r3, [r3, #24]
 800b238:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	691b      	ldr	r3, [r3, #16]
 800b240:	4939      	ldr	r1, [pc, #228]	; (800b328 <HAL_RCC_ClockConfig+0x358>)
 800b242:	4313      	orrs	r3, r2
 800b244:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	f003 0308 	and.w	r3, r3, #8
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d010      	beq.n	800b274 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	695a      	ldr	r2, [r3, #20]
 800b256:	4b34      	ldr	r3, [pc, #208]	; (800b328 <HAL_RCC_ClockConfig+0x358>)
 800b258:	69db      	ldr	r3, [r3, #28]
 800b25a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b25e:	429a      	cmp	r2, r3
 800b260:	d208      	bcs.n	800b274 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800b262:	4b31      	ldr	r3, [pc, #196]	; (800b328 <HAL_RCC_ClockConfig+0x358>)
 800b264:	69db      	ldr	r3, [r3, #28]
 800b266:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	695b      	ldr	r3, [r3, #20]
 800b26e:	492e      	ldr	r1, [pc, #184]	; (800b328 <HAL_RCC_ClockConfig+0x358>)
 800b270:	4313      	orrs	r3, r2
 800b272:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	f003 0310 	and.w	r3, r3, #16
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d010      	beq.n	800b2a2 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	699a      	ldr	r2, [r3, #24]
 800b284:	4b28      	ldr	r3, [pc, #160]	; (800b328 <HAL_RCC_ClockConfig+0x358>)
 800b286:	69db      	ldr	r3, [r3, #28]
 800b288:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b28c:	429a      	cmp	r2, r3
 800b28e:	d208      	bcs.n	800b2a2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800b290:	4b25      	ldr	r3, [pc, #148]	; (800b328 <HAL_RCC_ClockConfig+0x358>)
 800b292:	69db      	ldr	r3, [r3, #28]
 800b294:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	699b      	ldr	r3, [r3, #24]
 800b29c:	4922      	ldr	r1, [pc, #136]	; (800b328 <HAL_RCC_ClockConfig+0x358>)
 800b29e:	4313      	orrs	r3, r2
 800b2a0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	f003 0320 	and.w	r3, r3, #32
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	d010      	beq.n	800b2d0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	69da      	ldr	r2, [r3, #28]
 800b2b2:	4b1d      	ldr	r3, [pc, #116]	; (800b328 <HAL_RCC_ClockConfig+0x358>)
 800b2b4:	6a1b      	ldr	r3, [r3, #32]
 800b2b6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b2ba:	429a      	cmp	r2, r3
 800b2bc:	d208      	bcs.n	800b2d0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800b2be:	4b1a      	ldr	r3, [pc, #104]	; (800b328 <HAL_RCC_ClockConfig+0x358>)
 800b2c0:	6a1b      	ldr	r3, [r3, #32]
 800b2c2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	69db      	ldr	r3, [r3, #28]
 800b2ca:	4917      	ldr	r1, [pc, #92]	; (800b328 <HAL_RCC_ClockConfig+0x358>)
 800b2cc:	4313      	orrs	r3, r2
 800b2ce:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800b2d0:	f000 f89e 	bl	800b410 <HAL_RCC_GetSysClockFreq>
 800b2d4:	4602      	mov	r2, r0
 800b2d6:	4b14      	ldr	r3, [pc, #80]	; (800b328 <HAL_RCC_ClockConfig+0x358>)
 800b2d8:	699b      	ldr	r3, [r3, #24]
 800b2da:	0a1b      	lsrs	r3, r3, #8
 800b2dc:	f003 030f 	and.w	r3, r3, #15
 800b2e0:	4912      	ldr	r1, [pc, #72]	; (800b32c <HAL_RCC_ClockConfig+0x35c>)
 800b2e2:	5ccb      	ldrb	r3, [r1, r3]
 800b2e4:	f003 031f 	and.w	r3, r3, #31
 800b2e8:	fa22 f303 	lsr.w	r3, r2, r3
 800b2ec:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b2ee:	4b0e      	ldr	r3, [pc, #56]	; (800b328 <HAL_RCC_ClockConfig+0x358>)
 800b2f0:	699b      	ldr	r3, [r3, #24]
 800b2f2:	f003 030f 	and.w	r3, r3, #15
 800b2f6:	4a0d      	ldr	r2, [pc, #52]	; (800b32c <HAL_RCC_ClockConfig+0x35c>)
 800b2f8:	5cd3      	ldrb	r3, [r2, r3]
 800b2fa:	f003 031f 	and.w	r3, r3, #31
 800b2fe:	693a      	ldr	r2, [r7, #16]
 800b300:	fa22 f303 	lsr.w	r3, r2, r3
 800b304:	4a0a      	ldr	r2, [pc, #40]	; (800b330 <HAL_RCC_ClockConfig+0x360>)
 800b306:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800b308:	4a0a      	ldr	r2, [pc, #40]	; (800b334 <HAL_RCC_ClockConfig+0x364>)
 800b30a:	693b      	ldr	r3, [r7, #16]
 800b30c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800b30e:	4b0a      	ldr	r3, [pc, #40]	; (800b338 <HAL_RCC_ClockConfig+0x368>)
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	4618      	mov	r0, r3
 800b314:	f7f8 fed0 	bl	80040b8 <HAL_InitTick>
 800b318:	4603      	mov	r3, r0
 800b31a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800b31c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b31e:	4618      	mov	r0, r3
 800b320:	3718      	adds	r7, #24
 800b322:	46bd      	mov	sp, r7
 800b324:	bd80      	pop	{r7, pc}
 800b326:	bf00      	nop
 800b328:	58024400 	.word	0x58024400
 800b32c:	0801ffd0 	.word	0x0801ffd0
 800b330:	24000004 	.word	0x24000004
 800b334:	24000000 	.word	0x24000000
 800b338:	24000008 	.word	0x24000008

0800b33c <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg RCC_MCODIV_1 up to RCC_MCODIV_15  : divider applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 800b33c:	b580      	push	{r7, lr}
 800b33e:	b08c      	sub	sp, #48	; 0x30
 800b340:	af00      	add	r7, sp, #0
 800b342:	60f8      	str	r0, [r7, #12]
 800b344:	60b9      	str	r1, [r7, #8]
 800b346:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if (RCC_MCOx == RCC_MCO1)
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d12a      	bne.n	800b3a4 <HAL_RCC_MCOConfig+0x68>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 800b34e:	4b2d      	ldr	r3, [pc, #180]	; (800b404 <HAL_RCC_MCOConfig+0xc8>)
 800b350:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b354:	4a2b      	ldr	r2, [pc, #172]	; (800b404 <HAL_RCC_MCOConfig+0xc8>)
 800b356:	f043 0301 	orr.w	r3, r3, #1
 800b35a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800b35e:	4b29      	ldr	r3, [pc, #164]	; (800b404 <HAL_RCC_MCOConfig+0xc8>)
 800b360:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b364:	f003 0301 	and.w	r3, r3, #1
 800b368:	61bb      	str	r3, [r7, #24]
 800b36a:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 800b36c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b370:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b372:	2302      	movs	r3, #2
 800b374:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b376:	2303      	movs	r3, #3
 800b378:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b37a:	2300      	movs	r3, #0
 800b37c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800b37e:	2300      	movs	r3, #0
 800b380:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800b382:	f107 031c 	add.w	r3, r7, #28
 800b386:	4619      	mov	r1, r3
 800b388:	481f      	ldr	r0, [pc, #124]	; (800b408 <HAL_RCC_MCOConfig+0xcc>)
 800b38a:	f7fd fc29 	bl	8008be0 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[3:0] bits then Select MCO1 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 800b38e:	4b1d      	ldr	r3, [pc, #116]	; (800b404 <HAL_RCC_MCOConfig+0xc8>)
 800b390:	691b      	ldr	r3, [r3, #16]
 800b392:	f023 72fe 	bic.w	r2, r3, #33292288	; 0x1fc0000
 800b396:	68b9      	ldr	r1, [r7, #8]
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	430b      	orrs	r3, r1
 800b39c:	4919      	ldr	r1, [pc, #100]	; (800b404 <HAL_RCC_MCOConfig+0xc8>)
 800b39e:	4313      	orrs	r3, r2
 800b3a0:	610b      	str	r3, [r1, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
  }
}
 800b3a2:	e02a      	b.n	800b3fa <HAL_RCC_MCOConfig+0xbe>
    MCO2_CLK_ENABLE();
 800b3a4:	4b17      	ldr	r3, [pc, #92]	; (800b404 <HAL_RCC_MCOConfig+0xc8>)
 800b3a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b3aa:	4a16      	ldr	r2, [pc, #88]	; (800b404 <HAL_RCC_MCOConfig+0xc8>)
 800b3ac:	f043 0304 	orr.w	r3, r3, #4
 800b3b0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800b3b4:	4b13      	ldr	r3, [pc, #76]	; (800b404 <HAL_RCC_MCOConfig+0xc8>)
 800b3b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b3ba:	f003 0304 	and.w	r3, r3, #4
 800b3be:	617b      	str	r3, [r7, #20]
 800b3c0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 800b3c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b3c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b3c8:	2302      	movs	r3, #2
 800b3ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b3cc:	2303      	movs	r3, #3
 800b3ce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b3d0:	2300      	movs	r3, #0
 800b3d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800b3d4:	2300      	movs	r3, #0
 800b3d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800b3d8:	f107 031c 	add.w	r3, r7, #28
 800b3dc:	4619      	mov	r1, r3
 800b3de:	480b      	ldr	r0, [pc, #44]	; (800b40c <HAL_RCC_MCOConfig+0xd0>)
 800b3e0:	f7fd fbfe 	bl	8008be0 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 800b3e4:	4b07      	ldr	r3, [pc, #28]	; (800b404 <HAL_RCC_MCOConfig+0xc8>)
 800b3e6:	691b      	ldr	r3, [r3, #16]
 800b3e8:	f023 427e 	bic.w	r2, r3, #4261412864	; 0xfe000000
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	01d9      	lsls	r1, r3, #7
 800b3f0:	68bb      	ldr	r3, [r7, #8]
 800b3f2:	430b      	orrs	r3, r1
 800b3f4:	4903      	ldr	r1, [pc, #12]	; (800b404 <HAL_RCC_MCOConfig+0xc8>)
 800b3f6:	4313      	orrs	r3, r2
 800b3f8:	610b      	str	r3, [r1, #16]
}
 800b3fa:	bf00      	nop
 800b3fc:	3730      	adds	r7, #48	; 0x30
 800b3fe:	46bd      	mov	sp, r7
 800b400:	bd80      	pop	{r7, pc}
 800b402:	bf00      	nop
 800b404:	58024400 	.word	0x58024400
 800b408:	58020000 	.word	0x58020000
 800b40c:	58020800 	.word	0x58020800

0800b410 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b410:	b480      	push	{r7}
 800b412:	b089      	sub	sp, #36	; 0x24
 800b414:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b416:	4bb3      	ldr	r3, [pc, #716]	; (800b6e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b418:	691b      	ldr	r3, [r3, #16]
 800b41a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b41e:	2b18      	cmp	r3, #24
 800b420:	f200 8155 	bhi.w	800b6ce <HAL_RCC_GetSysClockFreq+0x2be>
 800b424:	a201      	add	r2, pc, #4	; (adr r2, 800b42c <HAL_RCC_GetSysClockFreq+0x1c>)
 800b426:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b42a:	bf00      	nop
 800b42c:	0800b491 	.word	0x0800b491
 800b430:	0800b6cf 	.word	0x0800b6cf
 800b434:	0800b6cf 	.word	0x0800b6cf
 800b438:	0800b6cf 	.word	0x0800b6cf
 800b43c:	0800b6cf 	.word	0x0800b6cf
 800b440:	0800b6cf 	.word	0x0800b6cf
 800b444:	0800b6cf 	.word	0x0800b6cf
 800b448:	0800b6cf 	.word	0x0800b6cf
 800b44c:	0800b4b7 	.word	0x0800b4b7
 800b450:	0800b6cf 	.word	0x0800b6cf
 800b454:	0800b6cf 	.word	0x0800b6cf
 800b458:	0800b6cf 	.word	0x0800b6cf
 800b45c:	0800b6cf 	.word	0x0800b6cf
 800b460:	0800b6cf 	.word	0x0800b6cf
 800b464:	0800b6cf 	.word	0x0800b6cf
 800b468:	0800b6cf 	.word	0x0800b6cf
 800b46c:	0800b4bd 	.word	0x0800b4bd
 800b470:	0800b6cf 	.word	0x0800b6cf
 800b474:	0800b6cf 	.word	0x0800b6cf
 800b478:	0800b6cf 	.word	0x0800b6cf
 800b47c:	0800b6cf 	.word	0x0800b6cf
 800b480:	0800b6cf 	.word	0x0800b6cf
 800b484:	0800b6cf 	.word	0x0800b6cf
 800b488:	0800b6cf 	.word	0x0800b6cf
 800b48c:	0800b4c3 	.word	0x0800b4c3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b490:	4b94      	ldr	r3, [pc, #592]	; (800b6e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	f003 0320 	and.w	r3, r3, #32
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d009      	beq.n	800b4b0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b49c:	4b91      	ldr	r3, [pc, #580]	; (800b6e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	08db      	lsrs	r3, r3, #3
 800b4a2:	f003 0303 	and.w	r3, r3, #3
 800b4a6:	4a90      	ldr	r2, [pc, #576]	; (800b6e8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b4a8:	fa22 f303 	lsr.w	r3, r2, r3
 800b4ac:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800b4ae:	e111      	b.n	800b6d4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800b4b0:	4b8d      	ldr	r3, [pc, #564]	; (800b6e8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b4b2:	61bb      	str	r3, [r7, #24]
      break;
 800b4b4:	e10e      	b.n	800b6d4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800b4b6:	4b8d      	ldr	r3, [pc, #564]	; (800b6ec <HAL_RCC_GetSysClockFreq+0x2dc>)
 800b4b8:	61bb      	str	r3, [r7, #24]
      break;
 800b4ba:	e10b      	b.n	800b6d4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800b4bc:	4b8c      	ldr	r3, [pc, #560]	; (800b6f0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800b4be:	61bb      	str	r3, [r7, #24]
      break;
 800b4c0:	e108      	b.n	800b6d4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b4c2:	4b88      	ldr	r3, [pc, #544]	; (800b6e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b4c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b4c6:	f003 0303 	and.w	r3, r3, #3
 800b4ca:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800b4cc:	4b85      	ldr	r3, [pc, #532]	; (800b6e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b4ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b4d0:	091b      	lsrs	r3, r3, #4
 800b4d2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b4d6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800b4d8:	4b82      	ldr	r3, [pc, #520]	; (800b6e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b4da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4dc:	f003 0301 	and.w	r3, r3, #1
 800b4e0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b4e2:	4b80      	ldr	r3, [pc, #512]	; (800b6e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b4e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b4e6:	08db      	lsrs	r3, r3, #3
 800b4e8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b4ec:	68fa      	ldr	r2, [r7, #12]
 800b4ee:	fb02 f303 	mul.w	r3, r2, r3
 800b4f2:	ee07 3a90 	vmov	s15, r3
 800b4f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b4fa:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800b4fe:	693b      	ldr	r3, [r7, #16]
 800b500:	2b00      	cmp	r3, #0
 800b502:	f000 80e1 	beq.w	800b6c8 <HAL_RCC_GetSysClockFreq+0x2b8>
 800b506:	697b      	ldr	r3, [r7, #20]
 800b508:	2b02      	cmp	r3, #2
 800b50a:	f000 8083 	beq.w	800b614 <HAL_RCC_GetSysClockFreq+0x204>
 800b50e:	697b      	ldr	r3, [r7, #20]
 800b510:	2b02      	cmp	r3, #2
 800b512:	f200 80a1 	bhi.w	800b658 <HAL_RCC_GetSysClockFreq+0x248>
 800b516:	697b      	ldr	r3, [r7, #20]
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d003      	beq.n	800b524 <HAL_RCC_GetSysClockFreq+0x114>
 800b51c:	697b      	ldr	r3, [r7, #20]
 800b51e:	2b01      	cmp	r3, #1
 800b520:	d056      	beq.n	800b5d0 <HAL_RCC_GetSysClockFreq+0x1c0>
 800b522:	e099      	b.n	800b658 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b524:	4b6f      	ldr	r3, [pc, #444]	; (800b6e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	f003 0320 	and.w	r3, r3, #32
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d02d      	beq.n	800b58c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b530:	4b6c      	ldr	r3, [pc, #432]	; (800b6e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	08db      	lsrs	r3, r3, #3
 800b536:	f003 0303 	and.w	r3, r3, #3
 800b53a:	4a6b      	ldr	r2, [pc, #428]	; (800b6e8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b53c:	fa22 f303 	lsr.w	r3, r2, r3
 800b540:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	ee07 3a90 	vmov	s15, r3
 800b548:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b54c:	693b      	ldr	r3, [r7, #16]
 800b54e:	ee07 3a90 	vmov	s15, r3
 800b552:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b556:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b55a:	4b62      	ldr	r3, [pc, #392]	; (800b6e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b55c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b55e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b562:	ee07 3a90 	vmov	s15, r3
 800b566:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b56a:	ed97 6a02 	vldr	s12, [r7, #8]
 800b56e:	eddf 5a61 	vldr	s11, [pc, #388]	; 800b6f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b572:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b576:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b57a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b57e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b582:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b586:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800b58a:	e087      	b.n	800b69c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b58c:	693b      	ldr	r3, [r7, #16]
 800b58e:	ee07 3a90 	vmov	s15, r3
 800b592:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b596:	eddf 6a58 	vldr	s13, [pc, #352]	; 800b6f8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800b59a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b59e:	4b51      	ldr	r3, [pc, #324]	; (800b6e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b5a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b5a6:	ee07 3a90 	vmov	s15, r3
 800b5aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b5ae:	ed97 6a02 	vldr	s12, [r7, #8]
 800b5b2:	eddf 5a50 	vldr	s11, [pc, #320]	; 800b6f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b5b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b5ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b5be:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b5c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b5c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b5ca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b5ce:	e065      	b.n	800b69c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b5d0:	693b      	ldr	r3, [r7, #16]
 800b5d2:	ee07 3a90 	vmov	s15, r3
 800b5d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b5da:	eddf 6a48 	vldr	s13, [pc, #288]	; 800b6fc <HAL_RCC_GetSysClockFreq+0x2ec>
 800b5de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b5e2:	4b40      	ldr	r3, [pc, #256]	; (800b6e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b5e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b5ea:	ee07 3a90 	vmov	s15, r3
 800b5ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b5f2:	ed97 6a02 	vldr	s12, [r7, #8]
 800b5f6:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800b6f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b5fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b5fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b602:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b606:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b60a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b60e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b612:	e043      	b.n	800b69c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b614:	693b      	ldr	r3, [r7, #16]
 800b616:	ee07 3a90 	vmov	s15, r3
 800b61a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b61e:	eddf 6a38 	vldr	s13, [pc, #224]	; 800b700 <HAL_RCC_GetSysClockFreq+0x2f0>
 800b622:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b626:	4b2f      	ldr	r3, [pc, #188]	; (800b6e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b62a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b62e:	ee07 3a90 	vmov	s15, r3
 800b632:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b636:	ed97 6a02 	vldr	s12, [r7, #8]
 800b63a:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800b6f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b63e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b642:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b646:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b64a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b64e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b652:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b656:	e021      	b.n	800b69c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b658:	693b      	ldr	r3, [r7, #16]
 800b65a:	ee07 3a90 	vmov	s15, r3
 800b65e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b662:	eddf 6a26 	vldr	s13, [pc, #152]	; 800b6fc <HAL_RCC_GetSysClockFreq+0x2ec>
 800b666:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b66a:	4b1e      	ldr	r3, [pc, #120]	; (800b6e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b66c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b66e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b672:	ee07 3a90 	vmov	s15, r3
 800b676:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b67a:	ed97 6a02 	vldr	s12, [r7, #8]
 800b67e:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800b6f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b682:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b686:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b68a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b68e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b692:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b696:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b69a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800b69c:	4b11      	ldr	r3, [pc, #68]	; (800b6e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b69e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b6a0:	0a5b      	lsrs	r3, r3, #9
 800b6a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b6a6:	3301      	adds	r3, #1
 800b6a8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800b6aa:	683b      	ldr	r3, [r7, #0]
 800b6ac:	ee07 3a90 	vmov	s15, r3
 800b6b0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b6b4:	edd7 6a07 	vldr	s13, [r7, #28]
 800b6b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b6bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b6c0:	ee17 3a90 	vmov	r3, s15
 800b6c4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800b6c6:	e005      	b.n	800b6d4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800b6c8:	2300      	movs	r3, #0
 800b6ca:	61bb      	str	r3, [r7, #24]
      break;
 800b6cc:	e002      	b.n	800b6d4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800b6ce:	4b07      	ldr	r3, [pc, #28]	; (800b6ec <HAL_RCC_GetSysClockFreq+0x2dc>)
 800b6d0:	61bb      	str	r3, [r7, #24]
      break;
 800b6d2:	bf00      	nop
  }

  return sysclockfreq;
 800b6d4:	69bb      	ldr	r3, [r7, #24]
}
 800b6d6:	4618      	mov	r0, r3
 800b6d8:	3724      	adds	r7, #36	; 0x24
 800b6da:	46bd      	mov	sp, r7
 800b6dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6e0:	4770      	bx	lr
 800b6e2:	bf00      	nop
 800b6e4:	58024400 	.word	0x58024400
 800b6e8:	03d09000 	.word	0x03d09000
 800b6ec:	003d0900 	.word	0x003d0900
 800b6f0:	02faf080 	.word	0x02faf080
 800b6f4:	46000000 	.word	0x46000000
 800b6f8:	4c742400 	.word	0x4c742400
 800b6fc:	4a742400 	.word	0x4a742400
 800b700:	4c3ebc20 	.word	0x4c3ebc20

0800b704 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b704:	b580      	push	{r7, lr}
 800b706:	b082      	sub	sp, #8
 800b708:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800b70a:	f7ff fe81 	bl	800b410 <HAL_RCC_GetSysClockFreq>
 800b70e:	4602      	mov	r2, r0
 800b710:	4b10      	ldr	r3, [pc, #64]	; (800b754 <HAL_RCC_GetHCLKFreq+0x50>)
 800b712:	699b      	ldr	r3, [r3, #24]
 800b714:	0a1b      	lsrs	r3, r3, #8
 800b716:	f003 030f 	and.w	r3, r3, #15
 800b71a:	490f      	ldr	r1, [pc, #60]	; (800b758 <HAL_RCC_GetHCLKFreq+0x54>)
 800b71c:	5ccb      	ldrb	r3, [r1, r3]
 800b71e:	f003 031f 	and.w	r3, r3, #31
 800b722:	fa22 f303 	lsr.w	r3, r2, r3
 800b726:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b728:	4b0a      	ldr	r3, [pc, #40]	; (800b754 <HAL_RCC_GetHCLKFreq+0x50>)
 800b72a:	699b      	ldr	r3, [r3, #24]
 800b72c:	f003 030f 	and.w	r3, r3, #15
 800b730:	4a09      	ldr	r2, [pc, #36]	; (800b758 <HAL_RCC_GetHCLKFreq+0x54>)
 800b732:	5cd3      	ldrb	r3, [r2, r3]
 800b734:	f003 031f 	and.w	r3, r3, #31
 800b738:	687a      	ldr	r2, [r7, #4]
 800b73a:	fa22 f303 	lsr.w	r3, r2, r3
 800b73e:	4a07      	ldr	r2, [pc, #28]	; (800b75c <HAL_RCC_GetHCLKFreq+0x58>)
 800b740:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800b742:	4a07      	ldr	r2, [pc, #28]	; (800b760 <HAL_RCC_GetHCLKFreq+0x5c>)
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800b748:	4b04      	ldr	r3, [pc, #16]	; (800b75c <HAL_RCC_GetHCLKFreq+0x58>)
 800b74a:	681b      	ldr	r3, [r3, #0]
}
 800b74c:	4618      	mov	r0, r3
 800b74e:	3708      	adds	r7, #8
 800b750:	46bd      	mov	sp, r7
 800b752:	bd80      	pop	{r7, pc}
 800b754:	58024400 	.word	0x58024400
 800b758:	0801ffd0 	.word	0x0801ffd0
 800b75c:	24000004 	.word	0x24000004
 800b760:	24000000 	.word	0x24000000

0800b764 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b764:	b580      	push	{r7, lr}
 800b766:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800b768:	f7ff ffcc 	bl	800b704 <HAL_RCC_GetHCLKFreq>
 800b76c:	4602      	mov	r2, r0
 800b76e:	4b06      	ldr	r3, [pc, #24]	; (800b788 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b770:	69db      	ldr	r3, [r3, #28]
 800b772:	091b      	lsrs	r3, r3, #4
 800b774:	f003 0307 	and.w	r3, r3, #7
 800b778:	4904      	ldr	r1, [pc, #16]	; (800b78c <HAL_RCC_GetPCLK1Freq+0x28>)
 800b77a:	5ccb      	ldrb	r3, [r1, r3]
 800b77c:	f003 031f 	and.w	r3, r3, #31
 800b780:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800b784:	4618      	mov	r0, r3
 800b786:	bd80      	pop	{r7, pc}
 800b788:	58024400 	.word	0x58024400
 800b78c:	0801ffd0 	.word	0x0801ffd0

0800b790 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b790:	b580      	push	{r7, lr}
 800b792:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800b794:	f7ff ffb6 	bl	800b704 <HAL_RCC_GetHCLKFreq>
 800b798:	4602      	mov	r2, r0
 800b79a:	4b06      	ldr	r3, [pc, #24]	; (800b7b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b79c:	69db      	ldr	r3, [r3, #28]
 800b79e:	0a1b      	lsrs	r3, r3, #8
 800b7a0:	f003 0307 	and.w	r3, r3, #7
 800b7a4:	4904      	ldr	r1, [pc, #16]	; (800b7b8 <HAL_RCC_GetPCLK2Freq+0x28>)
 800b7a6:	5ccb      	ldrb	r3, [r1, r3]
 800b7a8:	f003 031f 	and.w	r3, r3, #31
 800b7ac:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800b7b0:	4618      	mov	r0, r3
 800b7b2:	bd80      	pop	{r7, pc}
 800b7b4:	58024400 	.word	0x58024400
 800b7b8:	0801ffd0 	.word	0x0801ffd0

0800b7bc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b7bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b7c0:	b0c6      	sub	sp, #280	; 0x118
 800b7c2:	af00      	add	r7, sp, #0
 800b7c4:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b7c8:	2300      	movs	r3, #0
 800b7ca:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b7ce:	2300      	movs	r3, #0
 800b7d0:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800b7d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b7d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7dc:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 800b7e0:	2500      	movs	r5, #0
 800b7e2:	ea54 0305 	orrs.w	r3, r4, r5
 800b7e6:	d049      	beq.n	800b87c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800b7e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b7ec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b7ee:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b7f2:	d02f      	beq.n	800b854 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800b7f4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b7f8:	d828      	bhi.n	800b84c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800b7fa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b7fe:	d01a      	beq.n	800b836 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800b800:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b804:	d822      	bhi.n	800b84c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800b806:	2b00      	cmp	r3, #0
 800b808:	d003      	beq.n	800b812 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800b80a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b80e:	d007      	beq.n	800b820 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800b810:	e01c      	b.n	800b84c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b812:	4bab      	ldr	r3, [pc, #684]	; (800bac0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b814:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b816:	4aaa      	ldr	r2, [pc, #680]	; (800bac0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b818:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b81c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b81e:	e01a      	b.n	800b856 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b820:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b824:	3308      	adds	r3, #8
 800b826:	2102      	movs	r1, #2
 800b828:	4618      	mov	r0, r3
 800b82a:	f002 fa49 	bl	800dcc0 <RCCEx_PLL2_Config>
 800b82e:	4603      	mov	r3, r0
 800b830:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b834:	e00f      	b.n	800b856 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b836:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b83a:	3328      	adds	r3, #40	; 0x28
 800b83c:	2102      	movs	r1, #2
 800b83e:	4618      	mov	r0, r3
 800b840:	f002 faf0 	bl	800de24 <RCCEx_PLL3_Config>
 800b844:	4603      	mov	r3, r0
 800b846:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b84a:	e004      	b.n	800b856 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b84c:	2301      	movs	r3, #1
 800b84e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b852:	e000      	b.n	800b856 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800b854:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b856:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	d10a      	bne.n	800b874 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800b85e:	4b98      	ldr	r3, [pc, #608]	; (800bac0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b860:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b862:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800b866:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b86a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b86c:	4a94      	ldr	r2, [pc, #592]	; (800bac0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b86e:	430b      	orrs	r3, r1
 800b870:	6513      	str	r3, [r2, #80]	; 0x50
 800b872:	e003      	b.n	800b87c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b874:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b878:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b87c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b880:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b884:	f402 7880 	and.w	r8, r2, #256	; 0x100
 800b888:	f04f 0900 	mov.w	r9, #0
 800b88c:	ea58 0309 	orrs.w	r3, r8, r9
 800b890:	d047      	beq.n	800b922 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800b892:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b896:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b898:	2b04      	cmp	r3, #4
 800b89a:	d82a      	bhi.n	800b8f2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800b89c:	a201      	add	r2, pc, #4	; (adr r2, 800b8a4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800b89e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8a2:	bf00      	nop
 800b8a4:	0800b8b9 	.word	0x0800b8b9
 800b8a8:	0800b8c7 	.word	0x0800b8c7
 800b8ac:	0800b8dd 	.word	0x0800b8dd
 800b8b0:	0800b8fb 	.word	0x0800b8fb
 800b8b4:	0800b8fb 	.word	0x0800b8fb
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b8b8:	4b81      	ldr	r3, [pc, #516]	; (800bac0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b8ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8bc:	4a80      	ldr	r2, [pc, #512]	; (800bac0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b8be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b8c2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b8c4:	e01a      	b.n	800b8fc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b8c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b8ca:	3308      	adds	r3, #8
 800b8cc:	2100      	movs	r1, #0
 800b8ce:	4618      	mov	r0, r3
 800b8d0:	f002 f9f6 	bl	800dcc0 <RCCEx_PLL2_Config>
 800b8d4:	4603      	mov	r3, r0
 800b8d6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b8da:	e00f      	b.n	800b8fc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b8dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b8e0:	3328      	adds	r3, #40	; 0x28
 800b8e2:	2100      	movs	r1, #0
 800b8e4:	4618      	mov	r0, r3
 800b8e6:	f002 fa9d 	bl	800de24 <RCCEx_PLL3_Config>
 800b8ea:	4603      	mov	r3, r0
 800b8ec:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b8f0:	e004      	b.n	800b8fc <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b8f2:	2301      	movs	r3, #1
 800b8f4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b8f8:	e000      	b.n	800b8fc <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800b8fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b8fc:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b900:	2b00      	cmp	r3, #0
 800b902:	d10a      	bne.n	800b91a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b904:	4b6e      	ldr	r3, [pc, #440]	; (800bac0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b906:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b908:	f023 0107 	bic.w	r1, r3, #7
 800b90c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b910:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b912:	4a6b      	ldr	r2, [pc, #428]	; (800bac0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b914:	430b      	orrs	r3, r1
 800b916:	6513      	str	r3, [r2, #80]	; 0x50
 800b918:	e003      	b.n	800b922 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b91a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b91e:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800b922:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b92a:	f402 6a80 	and.w	sl, r2, #1024	; 0x400
 800b92e:	f04f 0b00 	mov.w	fp, #0
 800b932:	ea5a 030b 	orrs.w	r3, sl, fp
 800b936:	d05b      	beq.n	800b9f0 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800b938:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b93c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800b940:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 800b944:	d03b      	beq.n	800b9be <HAL_RCCEx_PeriphCLKConfig+0x202>
 800b946:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 800b94a:	d834      	bhi.n	800b9b6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800b94c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b950:	d037      	beq.n	800b9c2 <HAL_RCCEx_PeriphCLKConfig+0x206>
 800b952:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b956:	d82e      	bhi.n	800b9b6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800b958:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800b95c:	d033      	beq.n	800b9c6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800b95e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800b962:	d828      	bhi.n	800b9b6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800b964:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b968:	d01a      	beq.n	800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800b96a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b96e:	d822      	bhi.n	800b9b6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800b970:	2b00      	cmp	r3, #0
 800b972:	d003      	beq.n	800b97c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800b974:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b978:	d007      	beq.n	800b98a <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800b97a:	e01c      	b.n	800b9b6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b97c:	4b50      	ldr	r3, [pc, #320]	; (800bac0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b97e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b980:	4a4f      	ldr	r2, [pc, #316]	; (800bac0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b982:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b986:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b988:	e01e      	b.n	800b9c8 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b98a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b98e:	3308      	adds	r3, #8
 800b990:	2100      	movs	r1, #0
 800b992:	4618      	mov	r0, r3
 800b994:	f002 f994 	bl	800dcc0 <RCCEx_PLL2_Config>
 800b998:	4603      	mov	r3, r0
 800b99a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800b99e:	e013      	b.n	800b9c8 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b9a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b9a4:	3328      	adds	r3, #40	; 0x28
 800b9a6:	2100      	movs	r1, #0
 800b9a8:	4618      	mov	r0, r3
 800b9aa:	f002 fa3b 	bl	800de24 <RCCEx_PLL3_Config>
 800b9ae:	4603      	mov	r3, r0
 800b9b0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b9b4:	e008      	b.n	800b9c8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800b9b6:	2301      	movs	r3, #1
 800b9b8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b9bc:	e004      	b.n	800b9c8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800b9be:	bf00      	nop
 800b9c0:	e002      	b.n	800b9c8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800b9c2:	bf00      	nop
 800b9c4:	e000      	b.n	800b9c8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800b9c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b9c8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d10b      	bne.n	800b9e8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800b9d0:	4b3b      	ldr	r3, [pc, #236]	; (800bac0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b9d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b9d4:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 800b9d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b9dc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800b9e0:	4a37      	ldr	r2, [pc, #220]	; (800bac0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b9e2:	430b      	orrs	r3, r1
 800b9e4:	6593      	str	r3, [r2, #88]	; 0x58
 800b9e6:	e003      	b.n	800b9f0 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b9e8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b9ec:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800b9f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b9f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9f8:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 800b9fc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800ba00:	2300      	movs	r3, #0
 800ba02:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800ba06:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 800ba0a:	460b      	mov	r3, r1
 800ba0c:	4313      	orrs	r3, r2
 800ba0e:	d05d      	beq.n	800bacc <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800ba10:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba14:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800ba18:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 800ba1c:	d03b      	beq.n	800ba96 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800ba1e:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 800ba22:	d834      	bhi.n	800ba8e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800ba24:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ba28:	d037      	beq.n	800ba9a <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800ba2a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ba2e:	d82e      	bhi.n	800ba8e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800ba30:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800ba34:	d033      	beq.n	800ba9e <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800ba36:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800ba3a:	d828      	bhi.n	800ba8e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800ba3c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ba40:	d01a      	beq.n	800ba78 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800ba42:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ba46:	d822      	bhi.n	800ba8e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d003      	beq.n	800ba54 <HAL_RCCEx_PeriphCLKConfig+0x298>
 800ba4c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800ba50:	d007      	beq.n	800ba62 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800ba52:	e01c      	b.n	800ba8e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ba54:	4b1a      	ldr	r3, [pc, #104]	; (800bac0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800ba56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba58:	4a19      	ldr	r2, [pc, #100]	; (800bac0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800ba5a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ba5e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ba60:	e01e      	b.n	800baa0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ba62:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba66:	3308      	adds	r3, #8
 800ba68:	2100      	movs	r1, #0
 800ba6a:	4618      	mov	r0, r3
 800ba6c:	f002 f928 	bl	800dcc0 <RCCEx_PLL2_Config>
 800ba70:	4603      	mov	r3, r0
 800ba72:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800ba76:	e013      	b.n	800baa0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ba78:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba7c:	3328      	adds	r3, #40	; 0x28
 800ba7e:	2100      	movs	r1, #0
 800ba80:	4618      	mov	r0, r3
 800ba82:	f002 f9cf 	bl	800de24 <RCCEx_PLL3_Config>
 800ba86:	4603      	mov	r3, r0
 800ba88:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ba8c:	e008      	b.n	800baa0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800ba8e:	2301      	movs	r3, #1
 800ba90:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800ba94:	e004      	b.n	800baa0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800ba96:	bf00      	nop
 800ba98:	e002      	b.n	800baa0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800ba9a:	bf00      	nop
 800ba9c:	e000      	b.n	800baa0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800ba9e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800baa0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d10d      	bne.n	800bac4 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800baa8:	4b05      	ldr	r3, [pc, #20]	; (800bac0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800baaa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800baac:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 800bab0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bab4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800bab8:	4a01      	ldr	r2, [pc, #4]	; (800bac0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800baba:	430b      	orrs	r3, r1
 800babc:	6593      	str	r3, [r2, #88]	; 0x58
 800babe:	e005      	b.n	800bacc <HAL_RCCEx_PeriphCLKConfig+0x310>
 800bac0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bac4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bac8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800bacc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bad4:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 800bad8:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800badc:	2300      	movs	r3, #0
 800bade:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800bae2:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 800bae6:	460b      	mov	r3, r1
 800bae8:	4313      	orrs	r3, r2
 800baea:	d03a      	beq.n	800bb62 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800baec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800baf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800baf2:	2b30      	cmp	r3, #48	; 0x30
 800baf4:	d01f      	beq.n	800bb36 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800baf6:	2b30      	cmp	r3, #48	; 0x30
 800baf8:	d819      	bhi.n	800bb2e <HAL_RCCEx_PeriphCLKConfig+0x372>
 800bafa:	2b20      	cmp	r3, #32
 800bafc:	d00c      	beq.n	800bb18 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800bafe:	2b20      	cmp	r3, #32
 800bb00:	d815      	bhi.n	800bb2e <HAL_RCCEx_PeriphCLKConfig+0x372>
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	d019      	beq.n	800bb3a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800bb06:	2b10      	cmp	r3, #16
 800bb08:	d111      	bne.n	800bb2e <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bb0a:	4baa      	ldr	r3, [pc, #680]	; (800bdb4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bb0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb0e:	4aa9      	ldr	r2, [pc, #676]	; (800bdb4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bb10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bb14:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800bb16:	e011      	b.n	800bb3c <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800bb18:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bb1c:	3308      	adds	r3, #8
 800bb1e:	2102      	movs	r1, #2
 800bb20:	4618      	mov	r0, r3
 800bb22:	f002 f8cd 	bl	800dcc0 <RCCEx_PLL2_Config>
 800bb26:	4603      	mov	r3, r0
 800bb28:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800bb2c:	e006      	b.n	800bb3c <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800bb2e:	2301      	movs	r3, #1
 800bb30:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800bb34:	e002      	b.n	800bb3c <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800bb36:	bf00      	nop
 800bb38:	e000      	b.n	800bb3c <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800bb3a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bb3c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d10a      	bne.n	800bb5a <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800bb44:	4b9b      	ldr	r3, [pc, #620]	; (800bdb4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bb46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bb48:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 800bb4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bb50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bb52:	4a98      	ldr	r2, [pc, #608]	; (800bdb4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bb54:	430b      	orrs	r3, r1
 800bb56:	64d3      	str	r3, [r2, #76]	; 0x4c
 800bb58:	e003      	b.n	800bb62 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bb5a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bb5e:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800bb62:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bb66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb6a:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800bb6e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800bb72:	2300      	movs	r3, #0
 800bb74:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800bb78:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 800bb7c:	460b      	mov	r3, r1
 800bb7e:	4313      	orrs	r3, r2
 800bb80:	d051      	beq.n	800bc26 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800bb82:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bb86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bb88:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bb8c:	d035      	beq.n	800bbfa <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800bb8e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bb92:	d82e      	bhi.n	800bbf2 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800bb94:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800bb98:	d031      	beq.n	800bbfe <HAL_RCCEx_PeriphCLKConfig+0x442>
 800bb9a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800bb9e:	d828      	bhi.n	800bbf2 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800bba0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bba4:	d01a      	beq.n	800bbdc <HAL_RCCEx_PeriphCLKConfig+0x420>
 800bba6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bbaa:	d822      	bhi.n	800bbf2 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d003      	beq.n	800bbb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800bbb0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bbb4:	d007      	beq.n	800bbc6 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800bbb6:	e01c      	b.n	800bbf2 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bbb8:	4b7e      	ldr	r3, [pc, #504]	; (800bdb4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bbba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bbbc:	4a7d      	ldr	r2, [pc, #500]	; (800bdb4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bbbe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bbc2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800bbc4:	e01c      	b.n	800bc00 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bbc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bbca:	3308      	adds	r3, #8
 800bbcc:	2100      	movs	r1, #0
 800bbce:	4618      	mov	r0, r3
 800bbd0:	f002 f876 	bl	800dcc0 <RCCEx_PLL2_Config>
 800bbd4:	4603      	mov	r3, r0
 800bbd6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800bbda:	e011      	b.n	800bc00 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800bbdc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bbe0:	3328      	adds	r3, #40	; 0x28
 800bbe2:	2100      	movs	r1, #0
 800bbe4:	4618      	mov	r0, r3
 800bbe6:	f002 f91d 	bl	800de24 <RCCEx_PLL3_Config>
 800bbea:	4603      	mov	r3, r0
 800bbec:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800bbf0:	e006      	b.n	800bc00 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bbf2:	2301      	movs	r3, #1
 800bbf4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800bbf8:	e002      	b.n	800bc00 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800bbfa:	bf00      	nop
 800bbfc:	e000      	b.n	800bc00 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800bbfe:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bc00:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d10a      	bne.n	800bc1e <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800bc08:	4b6a      	ldr	r3, [pc, #424]	; (800bdb4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bc0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bc0c:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 800bc10:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bc14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bc16:	4a67      	ldr	r2, [pc, #412]	; (800bdb4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bc18:	430b      	orrs	r3, r1
 800bc1a:	6513      	str	r3, [r2, #80]	; 0x50
 800bc1c:	e003      	b.n	800bc26 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bc1e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bc22:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800bc26:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bc2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc2e:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 800bc32:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800bc36:	2300      	movs	r3, #0
 800bc38:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800bc3c:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 800bc40:	460b      	mov	r3, r1
 800bc42:	4313      	orrs	r3, r2
 800bc44:	d053      	beq.n	800bcee <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800bc46:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bc4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bc4c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800bc50:	d033      	beq.n	800bcba <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800bc52:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800bc56:	d82c      	bhi.n	800bcb2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800bc58:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800bc5c:	d02f      	beq.n	800bcbe <HAL_RCCEx_PeriphCLKConfig+0x502>
 800bc5e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800bc62:	d826      	bhi.n	800bcb2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800bc64:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800bc68:	d02b      	beq.n	800bcc2 <HAL_RCCEx_PeriphCLKConfig+0x506>
 800bc6a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800bc6e:	d820      	bhi.n	800bcb2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800bc70:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bc74:	d012      	beq.n	800bc9c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800bc76:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bc7a:	d81a      	bhi.n	800bcb2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d022      	beq.n	800bcc6 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800bc80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bc84:	d115      	bne.n	800bcb2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bc86:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bc8a:	3308      	adds	r3, #8
 800bc8c:	2101      	movs	r1, #1
 800bc8e:	4618      	mov	r0, r3
 800bc90:	f002 f816 	bl	800dcc0 <RCCEx_PLL2_Config>
 800bc94:	4603      	mov	r3, r0
 800bc96:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800bc9a:	e015      	b.n	800bcc8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bc9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bca0:	3328      	adds	r3, #40	; 0x28
 800bca2:	2101      	movs	r1, #1
 800bca4:	4618      	mov	r0, r3
 800bca6:	f002 f8bd 	bl	800de24 <RCCEx_PLL3_Config>
 800bcaa:	4603      	mov	r3, r0
 800bcac:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800bcb0:	e00a      	b.n	800bcc8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bcb2:	2301      	movs	r3, #1
 800bcb4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800bcb8:	e006      	b.n	800bcc8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800bcba:	bf00      	nop
 800bcbc:	e004      	b.n	800bcc8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800bcbe:	bf00      	nop
 800bcc0:	e002      	b.n	800bcc8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800bcc2:	bf00      	nop
 800bcc4:	e000      	b.n	800bcc8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800bcc6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bcc8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d10a      	bne.n	800bce6 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800bcd0:	4b38      	ldr	r3, [pc, #224]	; (800bdb4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bcd2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bcd4:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 800bcd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bcdc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bcde:	4a35      	ldr	r2, [pc, #212]	; (800bdb4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bce0:	430b      	orrs	r3, r1
 800bce2:	6513      	str	r3, [r2, #80]	; 0x50
 800bce4:	e003      	b.n	800bcee <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bce6:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bcea:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800bcee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bcf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcf6:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 800bcfa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800bcfe:	2300      	movs	r3, #0
 800bd00:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800bd04:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800bd08:	460b      	mov	r3, r1
 800bd0a:	4313      	orrs	r3, r2
 800bd0c:	d058      	beq.n	800bdc0 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800bd0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bd12:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800bd16:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800bd1a:	d033      	beq.n	800bd84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800bd1c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800bd20:	d82c      	bhi.n	800bd7c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800bd22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bd26:	d02f      	beq.n	800bd88 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800bd28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bd2c:	d826      	bhi.n	800bd7c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800bd2e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800bd32:	d02b      	beq.n	800bd8c <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800bd34:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800bd38:	d820      	bhi.n	800bd7c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800bd3a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bd3e:	d012      	beq.n	800bd66 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 800bd40:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bd44:	d81a      	bhi.n	800bd7c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d022      	beq.n	800bd90 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800bd4a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bd4e:	d115      	bne.n	800bd7c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bd50:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bd54:	3308      	adds	r3, #8
 800bd56:	2101      	movs	r1, #1
 800bd58:	4618      	mov	r0, r3
 800bd5a:	f001 ffb1 	bl	800dcc0 <RCCEx_PLL2_Config>
 800bd5e:	4603      	mov	r3, r0
 800bd60:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800bd64:	e015      	b.n	800bd92 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bd66:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bd6a:	3328      	adds	r3, #40	; 0x28
 800bd6c:	2101      	movs	r1, #1
 800bd6e:	4618      	mov	r0, r3
 800bd70:	f002 f858 	bl	800de24 <RCCEx_PLL3_Config>
 800bd74:	4603      	mov	r3, r0
 800bd76:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800bd7a:	e00a      	b.n	800bd92 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800bd7c:	2301      	movs	r3, #1
 800bd7e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800bd82:	e006      	b.n	800bd92 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800bd84:	bf00      	nop
 800bd86:	e004      	b.n	800bd92 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800bd88:	bf00      	nop
 800bd8a:	e002      	b.n	800bd92 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800bd8c:	bf00      	nop
 800bd8e:	e000      	b.n	800bd92 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800bd90:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bd92:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d10e      	bne.n	800bdb8 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800bd9a:	4b06      	ldr	r3, [pc, #24]	; (800bdb4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bd9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bd9e:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800bda2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bda6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800bdaa:	4a02      	ldr	r2, [pc, #8]	; (800bdb4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bdac:	430b      	orrs	r3, r1
 800bdae:	6593      	str	r3, [r2, #88]	; 0x58
 800bdb0:	e006      	b.n	800bdc0 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800bdb2:	bf00      	nop
 800bdb4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bdb8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bdbc:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800bdc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bdc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdc8:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 800bdcc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800bdd0:	2300      	movs	r3, #0
 800bdd2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800bdd6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 800bdda:	460b      	mov	r3, r1
 800bddc:	4313      	orrs	r3, r2
 800bdde:	d037      	beq.n	800be50 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800bde0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bde4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bde6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bdea:	d00e      	beq.n	800be0a <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800bdec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bdf0:	d816      	bhi.n	800be20 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	d018      	beq.n	800be28 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800bdf6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bdfa:	d111      	bne.n	800be20 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bdfc:	4bc4      	ldr	r3, [pc, #784]	; (800c110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bdfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be00:	4ac3      	ldr	r2, [pc, #780]	; (800c110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800be02:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800be06:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800be08:	e00f      	b.n	800be2a <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800be0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800be0e:	3308      	adds	r3, #8
 800be10:	2101      	movs	r1, #1
 800be12:	4618      	mov	r0, r3
 800be14:	f001 ff54 	bl	800dcc0 <RCCEx_PLL2_Config>
 800be18:	4603      	mov	r3, r0
 800be1a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800be1e:	e004      	b.n	800be2a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800be20:	2301      	movs	r3, #1
 800be22:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800be26:	e000      	b.n	800be2a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800be28:	bf00      	nop
    }

    if (ret == HAL_OK)
 800be2a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800be2e:	2b00      	cmp	r3, #0
 800be30:	d10a      	bne.n	800be48 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800be32:	4bb7      	ldr	r3, [pc, #732]	; (800c110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800be34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800be36:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800be3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800be3e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800be40:	4ab3      	ldr	r2, [pc, #716]	; (800c110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800be42:	430b      	orrs	r3, r1
 800be44:	6513      	str	r3, [r2, #80]	; 0x50
 800be46:	e003      	b.n	800be50 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800be48:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800be4c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800be50:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800be54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be58:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 800be5c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800be60:	2300      	movs	r3, #0
 800be62:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800be66:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800be6a:	460b      	mov	r3, r1
 800be6c:	4313      	orrs	r3, r2
 800be6e:	d039      	beq.n	800bee4 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800be70:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800be74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800be76:	2b03      	cmp	r3, #3
 800be78:	d81c      	bhi.n	800beb4 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800be7a:	a201      	add	r2, pc, #4	; (adr r2, 800be80 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800be7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be80:	0800bebd 	.word	0x0800bebd
 800be84:	0800be91 	.word	0x0800be91
 800be88:	0800be9f 	.word	0x0800be9f
 800be8c:	0800bebd 	.word	0x0800bebd
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800be90:	4b9f      	ldr	r3, [pc, #636]	; (800c110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800be92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be94:	4a9e      	ldr	r2, [pc, #632]	; (800c110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800be96:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800be9a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800be9c:	e00f      	b.n	800bebe <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800be9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bea2:	3308      	adds	r3, #8
 800bea4:	2102      	movs	r1, #2
 800bea6:	4618      	mov	r0, r3
 800bea8:	f001 ff0a 	bl	800dcc0 <RCCEx_PLL2_Config>
 800beac:	4603      	mov	r3, r0
 800beae:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800beb2:	e004      	b.n	800bebe <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800beb4:	2301      	movs	r3, #1
 800beb6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800beba:	e000      	b.n	800bebe <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800bebc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bebe:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d10a      	bne.n	800bedc <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800bec6:	4b92      	ldr	r3, [pc, #584]	; (800c110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bec8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800beca:	f023 0103 	bic.w	r1, r3, #3
 800bece:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bed2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bed4:	4a8e      	ldr	r2, [pc, #568]	; (800c110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bed6:	430b      	orrs	r3, r1
 800bed8:	64d3      	str	r3, [r2, #76]	; 0x4c
 800beda:	e003      	b.n	800bee4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bedc:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bee0:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800bee4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beec:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 800bef0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800bef4:	2300      	movs	r3, #0
 800bef6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800befa:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800befe:	460b      	mov	r3, r1
 800bf00:	4313      	orrs	r3, r2
 800bf02:	f000 8099 	beq.w	800c038 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800bf06:	4b83      	ldr	r3, [pc, #524]	; (800c114 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	4a82      	ldr	r2, [pc, #520]	; (800c114 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800bf0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bf10:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800bf12:	f7f8 f91b 	bl	800414c <HAL_GetTick>
 800bf16:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bf1a:	e00b      	b.n	800bf34 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bf1c:	f7f8 f916 	bl	800414c <HAL_GetTick>
 800bf20:	4602      	mov	r2, r0
 800bf22:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800bf26:	1ad3      	subs	r3, r2, r3
 800bf28:	2b64      	cmp	r3, #100	; 0x64
 800bf2a:	d903      	bls.n	800bf34 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800bf2c:	2303      	movs	r3, #3
 800bf2e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800bf32:	e005      	b.n	800bf40 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bf34:	4b77      	ldr	r3, [pc, #476]	; (800c114 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d0ed      	beq.n	800bf1c <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800bf40:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d173      	bne.n	800c030 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800bf48:	4b71      	ldr	r3, [pc, #452]	; (800c110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bf4a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800bf4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bf50:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800bf54:	4053      	eors	r3, r2
 800bf56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d015      	beq.n	800bf8a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800bf5e:	4b6c      	ldr	r3, [pc, #432]	; (800c110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bf60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bf62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bf66:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800bf6a:	4b69      	ldr	r3, [pc, #420]	; (800c110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bf6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bf6e:	4a68      	ldr	r2, [pc, #416]	; (800c110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bf70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bf74:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800bf76:	4b66      	ldr	r3, [pc, #408]	; (800c110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bf78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bf7a:	4a65      	ldr	r2, [pc, #404]	; (800c110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bf7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800bf80:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800bf82:	4a63      	ldr	r2, [pc, #396]	; (800c110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bf84:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800bf88:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800bf8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bf8e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800bf92:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bf96:	d118      	bne.n	800bfca <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bf98:	f7f8 f8d8 	bl	800414c <HAL_GetTick>
 800bf9c:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800bfa0:	e00d      	b.n	800bfbe <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bfa2:	f7f8 f8d3 	bl	800414c <HAL_GetTick>
 800bfa6:	4602      	mov	r2, r0
 800bfa8:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800bfac:	1ad2      	subs	r2, r2, r3
 800bfae:	f241 3388 	movw	r3, #5000	; 0x1388
 800bfb2:	429a      	cmp	r2, r3
 800bfb4:	d903      	bls.n	800bfbe <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800bfb6:	2303      	movs	r3, #3
 800bfb8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
            break;
 800bfbc:	e005      	b.n	800bfca <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800bfbe:	4b54      	ldr	r3, [pc, #336]	; (800c110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bfc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bfc2:	f003 0302 	and.w	r3, r3, #2
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d0eb      	beq.n	800bfa2 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800bfca:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d129      	bne.n	800c026 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800bfd2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bfd6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800bfda:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bfde:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bfe2:	d10e      	bne.n	800c002 <HAL_RCCEx_PeriphCLKConfig+0x846>
 800bfe4:	4b4a      	ldr	r3, [pc, #296]	; (800c110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bfe6:	691b      	ldr	r3, [r3, #16]
 800bfe8:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 800bfec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bff0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800bff4:	091a      	lsrs	r2, r3, #4
 800bff6:	4b48      	ldr	r3, [pc, #288]	; (800c118 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800bff8:	4013      	ands	r3, r2
 800bffa:	4a45      	ldr	r2, [pc, #276]	; (800c110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bffc:	430b      	orrs	r3, r1
 800bffe:	6113      	str	r3, [r2, #16]
 800c000:	e005      	b.n	800c00e <HAL_RCCEx_PeriphCLKConfig+0x852>
 800c002:	4b43      	ldr	r3, [pc, #268]	; (800c110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c004:	691b      	ldr	r3, [r3, #16]
 800c006:	4a42      	ldr	r2, [pc, #264]	; (800c110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c008:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800c00c:	6113      	str	r3, [r2, #16]
 800c00e:	4b40      	ldr	r3, [pc, #256]	; (800c110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c010:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800c012:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c016:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800c01a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c01e:	4a3c      	ldr	r2, [pc, #240]	; (800c110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c020:	430b      	orrs	r3, r1
 800c022:	6713      	str	r3, [r2, #112]	; 0x70
 800c024:	e008      	b.n	800c038 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800c026:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c02a:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
 800c02e:	e003      	b.n	800c038 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c030:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c034:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800c038:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c03c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c040:	f002 0301 	and.w	r3, r2, #1
 800c044:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800c048:	2300      	movs	r3, #0
 800c04a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800c04e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 800c052:	460b      	mov	r3, r1
 800c054:	4313      	orrs	r3, r2
 800c056:	f000 808f 	beq.w	800c178 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800c05a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c05e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c060:	2b28      	cmp	r3, #40	; 0x28
 800c062:	d871      	bhi.n	800c148 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800c064:	a201      	add	r2, pc, #4	; (adr r2, 800c06c <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800c066:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c06a:	bf00      	nop
 800c06c:	0800c151 	.word	0x0800c151
 800c070:	0800c149 	.word	0x0800c149
 800c074:	0800c149 	.word	0x0800c149
 800c078:	0800c149 	.word	0x0800c149
 800c07c:	0800c149 	.word	0x0800c149
 800c080:	0800c149 	.word	0x0800c149
 800c084:	0800c149 	.word	0x0800c149
 800c088:	0800c149 	.word	0x0800c149
 800c08c:	0800c11d 	.word	0x0800c11d
 800c090:	0800c149 	.word	0x0800c149
 800c094:	0800c149 	.word	0x0800c149
 800c098:	0800c149 	.word	0x0800c149
 800c09c:	0800c149 	.word	0x0800c149
 800c0a0:	0800c149 	.word	0x0800c149
 800c0a4:	0800c149 	.word	0x0800c149
 800c0a8:	0800c149 	.word	0x0800c149
 800c0ac:	0800c133 	.word	0x0800c133
 800c0b0:	0800c149 	.word	0x0800c149
 800c0b4:	0800c149 	.word	0x0800c149
 800c0b8:	0800c149 	.word	0x0800c149
 800c0bc:	0800c149 	.word	0x0800c149
 800c0c0:	0800c149 	.word	0x0800c149
 800c0c4:	0800c149 	.word	0x0800c149
 800c0c8:	0800c149 	.word	0x0800c149
 800c0cc:	0800c151 	.word	0x0800c151
 800c0d0:	0800c149 	.word	0x0800c149
 800c0d4:	0800c149 	.word	0x0800c149
 800c0d8:	0800c149 	.word	0x0800c149
 800c0dc:	0800c149 	.word	0x0800c149
 800c0e0:	0800c149 	.word	0x0800c149
 800c0e4:	0800c149 	.word	0x0800c149
 800c0e8:	0800c149 	.word	0x0800c149
 800c0ec:	0800c151 	.word	0x0800c151
 800c0f0:	0800c149 	.word	0x0800c149
 800c0f4:	0800c149 	.word	0x0800c149
 800c0f8:	0800c149 	.word	0x0800c149
 800c0fc:	0800c149 	.word	0x0800c149
 800c100:	0800c149 	.word	0x0800c149
 800c104:	0800c149 	.word	0x0800c149
 800c108:	0800c149 	.word	0x0800c149
 800c10c:	0800c151 	.word	0x0800c151
 800c110:	58024400 	.word	0x58024400
 800c114:	58024800 	.word	0x58024800
 800c118:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c11c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c120:	3308      	adds	r3, #8
 800c122:	2101      	movs	r1, #1
 800c124:	4618      	mov	r0, r3
 800c126:	f001 fdcb 	bl	800dcc0 <RCCEx_PLL2_Config>
 800c12a:	4603      	mov	r3, r0
 800c12c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800c130:	e00f      	b.n	800c152 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c132:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c136:	3328      	adds	r3, #40	; 0x28
 800c138:	2101      	movs	r1, #1
 800c13a:	4618      	mov	r0, r3
 800c13c:	f001 fe72 	bl	800de24 <RCCEx_PLL3_Config>
 800c140:	4603      	mov	r3, r0
 800c142:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800c146:	e004      	b.n	800c152 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c148:	2301      	movs	r3, #1
 800c14a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c14e:	e000      	b.n	800c152 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800c150:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c152:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c156:	2b00      	cmp	r3, #0
 800c158:	d10a      	bne.n	800c170 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800c15a:	4bbf      	ldr	r3, [pc, #764]	; (800c458 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c15c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c15e:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 800c162:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c166:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c168:	4abb      	ldr	r2, [pc, #748]	; (800c458 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c16a:	430b      	orrs	r3, r1
 800c16c:	6553      	str	r3, [r2, #84]	; 0x54
 800c16e:	e003      	b.n	800c178 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c170:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c174:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800c178:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c17c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c180:	f002 0302 	and.w	r3, r2, #2
 800c184:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800c188:	2300      	movs	r3, #0
 800c18a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800c18e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 800c192:	460b      	mov	r3, r1
 800c194:	4313      	orrs	r3, r2
 800c196:	d041      	beq.n	800c21c <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800c198:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c19c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c19e:	2b05      	cmp	r3, #5
 800c1a0:	d824      	bhi.n	800c1ec <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800c1a2:	a201      	add	r2, pc, #4	; (adr r2, 800c1a8 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800c1a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1a8:	0800c1f5 	.word	0x0800c1f5
 800c1ac:	0800c1c1 	.word	0x0800c1c1
 800c1b0:	0800c1d7 	.word	0x0800c1d7
 800c1b4:	0800c1f5 	.word	0x0800c1f5
 800c1b8:	0800c1f5 	.word	0x0800c1f5
 800c1bc:	0800c1f5 	.word	0x0800c1f5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c1c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c1c4:	3308      	adds	r3, #8
 800c1c6:	2101      	movs	r1, #1
 800c1c8:	4618      	mov	r0, r3
 800c1ca:	f001 fd79 	bl	800dcc0 <RCCEx_PLL2_Config>
 800c1ce:	4603      	mov	r3, r0
 800c1d0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800c1d4:	e00f      	b.n	800c1f6 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c1d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c1da:	3328      	adds	r3, #40	; 0x28
 800c1dc:	2101      	movs	r1, #1
 800c1de:	4618      	mov	r0, r3
 800c1e0:	f001 fe20 	bl	800de24 <RCCEx_PLL3_Config>
 800c1e4:	4603      	mov	r3, r0
 800c1e6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800c1ea:	e004      	b.n	800c1f6 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c1ec:	2301      	movs	r3, #1
 800c1ee:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c1f2:	e000      	b.n	800c1f6 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800c1f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c1f6:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	d10a      	bne.n	800c214 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800c1fe:	4b96      	ldr	r3, [pc, #600]	; (800c458 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c200:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c202:	f023 0107 	bic.w	r1, r3, #7
 800c206:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c20a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c20c:	4a92      	ldr	r2, [pc, #584]	; (800c458 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c20e:	430b      	orrs	r3, r1
 800c210:	6553      	str	r3, [r2, #84]	; 0x54
 800c212:	e003      	b.n	800c21c <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c214:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c218:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c21c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c220:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c224:	f002 0304 	and.w	r3, r2, #4
 800c228:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800c22c:	2300      	movs	r3, #0
 800c22e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800c232:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800c236:	460b      	mov	r3, r1
 800c238:	4313      	orrs	r3, r2
 800c23a:	d044      	beq.n	800c2c6 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800c23c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c240:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c244:	2b05      	cmp	r3, #5
 800c246:	d825      	bhi.n	800c294 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 800c248:	a201      	add	r2, pc, #4	; (adr r2, 800c250 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800c24a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c24e:	bf00      	nop
 800c250:	0800c29d 	.word	0x0800c29d
 800c254:	0800c269 	.word	0x0800c269
 800c258:	0800c27f 	.word	0x0800c27f
 800c25c:	0800c29d 	.word	0x0800c29d
 800c260:	0800c29d 	.word	0x0800c29d
 800c264:	0800c29d 	.word	0x0800c29d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c268:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c26c:	3308      	adds	r3, #8
 800c26e:	2101      	movs	r1, #1
 800c270:	4618      	mov	r0, r3
 800c272:	f001 fd25 	bl	800dcc0 <RCCEx_PLL2_Config>
 800c276:	4603      	mov	r3, r0
 800c278:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800c27c:	e00f      	b.n	800c29e <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c27e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c282:	3328      	adds	r3, #40	; 0x28
 800c284:	2101      	movs	r1, #1
 800c286:	4618      	mov	r0, r3
 800c288:	f001 fdcc 	bl	800de24 <RCCEx_PLL3_Config>
 800c28c:	4603      	mov	r3, r0
 800c28e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800c292:	e004      	b.n	800c29e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c294:	2301      	movs	r3, #1
 800c296:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c29a:	e000      	b.n	800c29e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800c29c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c29e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c2a2:	2b00      	cmp	r3, #0
 800c2a4:	d10b      	bne.n	800c2be <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c2a6:	4b6c      	ldr	r3, [pc, #432]	; (800c458 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c2a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c2aa:	f023 0107 	bic.w	r1, r3, #7
 800c2ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c2b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c2b6:	4a68      	ldr	r2, [pc, #416]	; (800c458 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c2b8:	430b      	orrs	r3, r1
 800c2ba:	6593      	str	r3, [r2, #88]	; 0x58
 800c2bc:	e003      	b.n	800c2c6 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c2be:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c2c2:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800c2c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c2ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2ce:	f002 0320 	and.w	r3, r2, #32
 800c2d2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800c2d6:	2300      	movs	r3, #0
 800c2d8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800c2dc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 800c2e0:	460b      	mov	r3, r1
 800c2e2:	4313      	orrs	r3, r2
 800c2e4:	d055      	beq.n	800c392 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800c2e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c2ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c2ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c2f2:	d033      	beq.n	800c35c <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800c2f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c2f8:	d82c      	bhi.n	800c354 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800c2fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c2fe:	d02f      	beq.n	800c360 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800c300:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c304:	d826      	bhi.n	800c354 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800c306:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c30a:	d02b      	beq.n	800c364 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800c30c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c310:	d820      	bhi.n	800c354 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800c312:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c316:	d012      	beq.n	800c33e <HAL_RCCEx_PeriphCLKConfig+0xb82>
 800c318:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c31c:	d81a      	bhi.n	800c354 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d022      	beq.n	800c368 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800c322:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c326:	d115      	bne.n	800c354 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c328:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c32c:	3308      	adds	r3, #8
 800c32e:	2100      	movs	r1, #0
 800c330:	4618      	mov	r0, r3
 800c332:	f001 fcc5 	bl	800dcc0 <RCCEx_PLL2_Config>
 800c336:	4603      	mov	r3, r0
 800c338:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800c33c:	e015      	b.n	800c36a <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c33e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c342:	3328      	adds	r3, #40	; 0x28
 800c344:	2102      	movs	r1, #2
 800c346:	4618      	mov	r0, r3
 800c348:	f001 fd6c 	bl	800de24 <RCCEx_PLL3_Config>
 800c34c:	4603      	mov	r3, r0
 800c34e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800c352:	e00a      	b.n	800c36a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c354:	2301      	movs	r3, #1
 800c356:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c35a:	e006      	b.n	800c36a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800c35c:	bf00      	nop
 800c35e:	e004      	b.n	800c36a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800c360:	bf00      	nop
 800c362:	e002      	b.n	800c36a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800c364:	bf00      	nop
 800c366:	e000      	b.n	800c36a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800c368:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c36a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d10b      	bne.n	800c38a <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c372:	4b39      	ldr	r3, [pc, #228]	; (800c458 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c374:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c376:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800c37a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c37e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c382:	4a35      	ldr	r2, [pc, #212]	; (800c458 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c384:	430b      	orrs	r3, r1
 800c386:	6553      	str	r3, [r2, #84]	; 0x54
 800c388:	e003      	b.n	800c392 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c38a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c38e:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800c392:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c39a:	f002 0340 	and.w	r3, r2, #64	; 0x40
 800c39e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800c3a2:	2300      	movs	r3, #0
 800c3a4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800c3a8:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800c3ac:	460b      	mov	r3, r1
 800c3ae:	4313      	orrs	r3, r2
 800c3b0:	d058      	beq.n	800c464 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800c3b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c3b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800c3ba:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800c3be:	d033      	beq.n	800c428 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 800c3c0:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800c3c4:	d82c      	bhi.n	800c420 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800c3c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c3ca:	d02f      	beq.n	800c42c <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800c3cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c3d0:	d826      	bhi.n	800c420 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800c3d2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c3d6:	d02b      	beq.n	800c430 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800c3d8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c3dc:	d820      	bhi.n	800c420 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800c3de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c3e2:	d012      	beq.n	800c40a <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800c3e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c3e8:	d81a      	bhi.n	800c420 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	d022      	beq.n	800c434 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800c3ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c3f2:	d115      	bne.n	800c420 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c3f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c3f8:	3308      	adds	r3, #8
 800c3fa:	2100      	movs	r1, #0
 800c3fc:	4618      	mov	r0, r3
 800c3fe:	f001 fc5f 	bl	800dcc0 <RCCEx_PLL2_Config>
 800c402:	4603      	mov	r3, r0
 800c404:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800c408:	e015      	b.n	800c436 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c40a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c40e:	3328      	adds	r3, #40	; 0x28
 800c410:	2102      	movs	r1, #2
 800c412:	4618      	mov	r0, r3
 800c414:	f001 fd06 	bl	800de24 <RCCEx_PLL3_Config>
 800c418:	4603      	mov	r3, r0
 800c41a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800c41e:	e00a      	b.n	800c436 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c420:	2301      	movs	r3, #1
 800c422:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c426:	e006      	b.n	800c436 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800c428:	bf00      	nop
 800c42a:	e004      	b.n	800c436 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800c42c:	bf00      	nop
 800c42e:	e002      	b.n	800c436 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800c430:	bf00      	nop
 800c432:	e000      	b.n	800c436 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800c434:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c436:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d10e      	bne.n	800c45c <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800c43e:	4b06      	ldr	r3, [pc, #24]	; (800c458 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c440:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c442:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 800c446:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c44a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800c44e:	4a02      	ldr	r2, [pc, #8]	; (800c458 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c450:	430b      	orrs	r3, r1
 800c452:	6593      	str	r3, [r2, #88]	; 0x58
 800c454:	e006      	b.n	800c464 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800c456:	bf00      	nop
 800c458:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c45c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c460:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800c464:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c46c:	f002 0380 	and.w	r3, r2, #128	; 0x80
 800c470:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800c474:	2300      	movs	r3, #0
 800c476:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800c47a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800c47e:	460b      	mov	r3, r1
 800c480:	4313      	orrs	r3, r2
 800c482:	d055      	beq.n	800c530 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800c484:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c488:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800c48c:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800c490:	d033      	beq.n	800c4fa <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800c492:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800c496:	d82c      	bhi.n	800c4f2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800c498:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c49c:	d02f      	beq.n	800c4fe <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800c49e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c4a2:	d826      	bhi.n	800c4f2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800c4a4:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800c4a8:	d02b      	beq.n	800c502 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800c4aa:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800c4ae:	d820      	bhi.n	800c4f2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800c4b0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c4b4:	d012      	beq.n	800c4dc <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800c4b6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c4ba:	d81a      	bhi.n	800c4f2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	d022      	beq.n	800c506 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800c4c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c4c4:	d115      	bne.n	800c4f2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c4c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c4ca:	3308      	adds	r3, #8
 800c4cc:	2100      	movs	r1, #0
 800c4ce:	4618      	mov	r0, r3
 800c4d0:	f001 fbf6 	bl	800dcc0 <RCCEx_PLL2_Config>
 800c4d4:	4603      	mov	r3, r0
 800c4d6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800c4da:	e015      	b.n	800c508 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c4dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c4e0:	3328      	adds	r3, #40	; 0x28
 800c4e2:	2102      	movs	r1, #2
 800c4e4:	4618      	mov	r0, r3
 800c4e6:	f001 fc9d 	bl	800de24 <RCCEx_PLL3_Config>
 800c4ea:	4603      	mov	r3, r0
 800c4ec:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800c4f0:	e00a      	b.n	800c508 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c4f2:	2301      	movs	r3, #1
 800c4f4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c4f8:	e006      	b.n	800c508 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800c4fa:	bf00      	nop
 800c4fc:	e004      	b.n	800c508 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800c4fe:	bf00      	nop
 800c500:	e002      	b.n	800c508 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800c502:	bf00      	nop
 800c504:	e000      	b.n	800c508 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800c506:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c508:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d10b      	bne.n	800c528 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800c510:	4ba0      	ldr	r3, [pc, #640]	; (800c794 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c512:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c514:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 800c518:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c51c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800c520:	4a9c      	ldr	r2, [pc, #624]	; (800c794 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c522:	430b      	orrs	r3, r1
 800c524:	6593      	str	r3, [r2, #88]	; 0x58
 800c526:	e003      	b.n	800c530 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c528:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c52c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800c530:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c534:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c538:	f002 0308 	and.w	r3, r2, #8
 800c53c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800c540:	2300      	movs	r3, #0
 800c542:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800c546:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 800c54a:	460b      	mov	r3, r1
 800c54c:	4313      	orrs	r3, r2
 800c54e:	d01e      	beq.n	800c58e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800c550:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c554:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c558:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c55c:	d10c      	bne.n	800c578 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c55e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c562:	3328      	adds	r3, #40	; 0x28
 800c564:	2102      	movs	r1, #2
 800c566:	4618      	mov	r0, r3
 800c568:	f001 fc5c 	bl	800de24 <RCCEx_PLL3_Config>
 800c56c:	4603      	mov	r3, r0
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d002      	beq.n	800c578 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800c572:	2301      	movs	r3, #1
 800c574:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800c578:	4b86      	ldr	r3, [pc, #536]	; (800c794 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c57a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c57c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800c580:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c584:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c588:	4a82      	ldr	r2, [pc, #520]	; (800c794 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c58a:	430b      	orrs	r3, r1
 800c58c:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800c58e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c592:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c596:	f002 0310 	and.w	r3, r2, #16
 800c59a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800c59e:	2300      	movs	r3, #0
 800c5a0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800c5a4:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 800c5a8:	460b      	mov	r3, r1
 800c5aa:	4313      	orrs	r3, r2
 800c5ac:	d01e      	beq.n	800c5ec <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800c5ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c5b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c5b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c5ba:	d10c      	bne.n	800c5d6 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c5bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c5c0:	3328      	adds	r3, #40	; 0x28
 800c5c2:	2102      	movs	r1, #2
 800c5c4:	4618      	mov	r0, r3
 800c5c6:	f001 fc2d 	bl	800de24 <RCCEx_PLL3_Config>
 800c5ca:	4603      	mov	r3, r0
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	d002      	beq.n	800c5d6 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 800c5d0:	2301      	movs	r3, #1
 800c5d2:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800c5d6:	4b6f      	ldr	r3, [pc, #444]	; (800c794 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c5d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c5da:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800c5de:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c5e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c5e6:	4a6b      	ldr	r2, [pc, #428]	; (800c794 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c5e8:	430b      	orrs	r3, r1
 800c5ea:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c5ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c5f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5f4:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 800c5f8:	67bb      	str	r3, [r7, #120]	; 0x78
 800c5fa:	2300      	movs	r3, #0
 800c5fc:	67fb      	str	r3, [r7, #124]	; 0x7c
 800c5fe:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 800c602:	460b      	mov	r3, r1
 800c604:	4313      	orrs	r3, r2
 800c606:	d03e      	beq.n	800c686 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800c608:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c60c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800c610:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c614:	d022      	beq.n	800c65c <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800c616:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c61a:	d81b      	bhi.n	800c654 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d003      	beq.n	800c628 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 800c620:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c624:	d00b      	beq.n	800c63e <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800c626:	e015      	b.n	800c654 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c628:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c62c:	3308      	adds	r3, #8
 800c62e:	2100      	movs	r1, #0
 800c630:	4618      	mov	r0, r3
 800c632:	f001 fb45 	bl	800dcc0 <RCCEx_PLL2_Config>
 800c636:	4603      	mov	r3, r0
 800c638:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800c63c:	e00f      	b.n	800c65e <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c63e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c642:	3328      	adds	r3, #40	; 0x28
 800c644:	2102      	movs	r1, #2
 800c646:	4618      	mov	r0, r3
 800c648:	f001 fbec 	bl	800de24 <RCCEx_PLL3_Config>
 800c64c:	4603      	mov	r3, r0
 800c64e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800c652:	e004      	b.n	800c65e <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c654:	2301      	movs	r3, #1
 800c656:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c65a:	e000      	b.n	800c65e <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 800c65c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c65e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c662:	2b00      	cmp	r3, #0
 800c664:	d10b      	bne.n	800c67e <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c666:	4b4b      	ldr	r3, [pc, #300]	; (800c794 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c668:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c66a:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800c66e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c672:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800c676:	4a47      	ldr	r2, [pc, #284]	; (800c794 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c678:	430b      	orrs	r3, r1
 800c67a:	6593      	str	r3, [r2, #88]	; 0x58
 800c67c:	e003      	b.n	800c686 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c67e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c682:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800c686:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c68a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c68e:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 800c692:	673b      	str	r3, [r7, #112]	; 0x70
 800c694:	2300      	movs	r3, #0
 800c696:	677b      	str	r3, [r7, #116]	; 0x74
 800c698:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 800c69c:	460b      	mov	r3, r1
 800c69e:	4313      	orrs	r3, r2
 800c6a0:	d03b      	beq.n	800c71a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800c6a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c6a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c6aa:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800c6ae:	d01f      	beq.n	800c6f0 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800c6b0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800c6b4:	d818      	bhi.n	800c6e8 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800c6b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c6ba:	d003      	beq.n	800c6c4 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800c6bc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c6c0:	d007      	beq.n	800c6d2 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800c6c2:	e011      	b.n	800c6e8 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c6c4:	4b33      	ldr	r3, [pc, #204]	; (800c794 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c6c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6c8:	4a32      	ldr	r2, [pc, #200]	; (800c794 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c6ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c6ce:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800c6d0:	e00f      	b.n	800c6f2 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c6d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c6d6:	3328      	adds	r3, #40	; 0x28
 800c6d8:	2101      	movs	r1, #1
 800c6da:	4618      	mov	r0, r3
 800c6dc:	f001 fba2 	bl	800de24 <RCCEx_PLL3_Config>
 800c6e0:	4603      	mov	r3, r0
 800c6e2:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800c6e6:	e004      	b.n	800c6f2 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c6e8:	2301      	movs	r3, #1
 800c6ea:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c6ee:	e000      	b.n	800c6f2 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 800c6f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c6f2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	d10b      	bne.n	800c712 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c6fa:	4b26      	ldr	r3, [pc, #152]	; (800c794 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c6fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c6fe:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800c702:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c706:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c70a:	4a22      	ldr	r2, [pc, #136]	; (800c794 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c70c:	430b      	orrs	r3, r1
 800c70e:	6553      	str	r3, [r2, #84]	; 0x54
 800c710:	e003      	b.n	800c71a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c712:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c716:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800c71a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c71e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c722:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800c726:	66bb      	str	r3, [r7, #104]	; 0x68
 800c728:	2300      	movs	r3, #0
 800c72a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800c72c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 800c730:	460b      	mov	r3, r1
 800c732:	4313      	orrs	r3, r2
 800c734:	d034      	beq.n	800c7a0 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800c736:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c73a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d003      	beq.n	800c748 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 800c740:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c744:	d007      	beq.n	800c756 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800c746:	e011      	b.n	800c76c <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c748:	4b12      	ldr	r3, [pc, #72]	; (800c794 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c74a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c74c:	4a11      	ldr	r2, [pc, #68]	; (800c794 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c74e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c752:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800c754:	e00e      	b.n	800c774 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c756:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c75a:	3308      	adds	r3, #8
 800c75c:	2102      	movs	r1, #2
 800c75e:	4618      	mov	r0, r3
 800c760:	f001 faae 	bl	800dcc0 <RCCEx_PLL2_Config>
 800c764:	4603      	mov	r3, r0
 800c766:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800c76a:	e003      	b.n	800c774 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 800c76c:	2301      	movs	r3, #1
 800c76e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c772:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c774:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d10d      	bne.n	800c798 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800c77c:	4b05      	ldr	r3, [pc, #20]	; (800c794 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c77e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c780:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800c784:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c788:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c78a:	4a02      	ldr	r2, [pc, #8]	; (800c794 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c78c:	430b      	orrs	r3, r1
 800c78e:	64d3      	str	r3, [r2, #76]	; 0x4c
 800c790:	e006      	b.n	800c7a0 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800c792:	bf00      	nop
 800c794:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c798:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c79c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800c7a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c7a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7a8:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 800c7ac:	663b      	str	r3, [r7, #96]	; 0x60
 800c7ae:	2300      	movs	r3, #0
 800c7b0:	667b      	str	r3, [r7, #100]	; 0x64
 800c7b2:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 800c7b6:	460b      	mov	r3, r1
 800c7b8:	4313      	orrs	r3, r2
 800c7ba:	d00c      	beq.n	800c7d6 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c7bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c7c0:	3328      	adds	r3, #40	; 0x28
 800c7c2:	2102      	movs	r1, #2
 800c7c4:	4618      	mov	r0, r3
 800c7c6:	f001 fb2d 	bl	800de24 <RCCEx_PLL3_Config>
 800c7ca:	4603      	mov	r3, r0
 800c7cc:	2b00      	cmp	r3, #0
 800c7ce:	d002      	beq.n	800c7d6 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800c7d0:	2301      	movs	r3, #1
 800c7d2:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800c7d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c7da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7de:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 800c7e2:	65bb      	str	r3, [r7, #88]	; 0x58
 800c7e4:	2300      	movs	r3, #0
 800c7e6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c7e8:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 800c7ec:	460b      	mov	r3, r1
 800c7ee:	4313      	orrs	r3, r2
 800c7f0:	d036      	beq.n	800c860 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800c7f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c7f6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c7f8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c7fc:	d018      	beq.n	800c830 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800c7fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c802:	d811      	bhi.n	800c828 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800c804:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c808:	d014      	beq.n	800c834 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800c80a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c80e:	d80b      	bhi.n	800c828 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800c810:	2b00      	cmp	r3, #0
 800c812:	d011      	beq.n	800c838 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800c814:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c818:	d106      	bne.n	800c828 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c81a:	4bb7      	ldr	r3, [pc, #732]	; (800caf8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c81c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c81e:	4ab6      	ldr	r2, [pc, #728]	; (800caf8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c820:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c824:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800c826:	e008      	b.n	800c83a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c828:	2301      	movs	r3, #1
 800c82a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c82e:	e004      	b.n	800c83a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800c830:	bf00      	nop
 800c832:	e002      	b.n	800c83a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800c834:	bf00      	nop
 800c836:	e000      	b.n	800c83a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800c838:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c83a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d10a      	bne.n	800c858 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c842:	4bad      	ldr	r3, [pc, #692]	; (800caf8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c844:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c846:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800c84a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c84e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c850:	4aa9      	ldr	r2, [pc, #676]	; (800caf8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c852:	430b      	orrs	r3, r1
 800c854:	6553      	str	r3, [r2, #84]	; 0x54
 800c856:	e003      	b.n	800c860 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c858:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c85c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800c860:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c864:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c868:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 800c86c:	653b      	str	r3, [r7, #80]	; 0x50
 800c86e:	2300      	movs	r3, #0
 800c870:	657b      	str	r3, [r7, #84]	; 0x54
 800c872:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800c876:	460b      	mov	r3, r1
 800c878:	4313      	orrs	r3, r2
 800c87a:	d009      	beq.n	800c890 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800c87c:	4b9e      	ldr	r3, [pc, #632]	; (800caf8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c87e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c880:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800c884:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c888:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c88a:	4a9b      	ldr	r2, [pc, #620]	; (800caf8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c88c:	430b      	orrs	r3, r1
 800c88e:	6513      	str	r3, [r2, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800c890:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c894:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c898:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 800c89c:	64bb      	str	r3, [r7, #72]	; 0x48
 800c89e:	2300      	movs	r3, #0
 800c8a0:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c8a2:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 800c8a6:	460b      	mov	r3, r1
 800c8a8:	4313      	orrs	r3, r2
 800c8aa:	d009      	beq.n	800c8c0 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800c8ac:	4b92      	ldr	r3, [pc, #584]	; (800caf8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c8ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c8b0:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 800c8b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c8b8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800c8ba:	4a8f      	ldr	r2, [pc, #572]	; (800caf8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c8bc:	430b      	orrs	r3, r1
 800c8be:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800c8c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c8c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8c8:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 800c8cc:	643b      	str	r3, [r7, #64]	; 0x40
 800c8ce:	2300      	movs	r3, #0
 800c8d0:	647b      	str	r3, [r7, #68]	; 0x44
 800c8d2:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 800c8d6:	460b      	mov	r3, r1
 800c8d8:	4313      	orrs	r3, r2
 800c8da:	d00e      	beq.n	800c8fa <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800c8dc:	4b86      	ldr	r3, [pc, #536]	; (800caf8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c8de:	691b      	ldr	r3, [r3, #16]
 800c8e0:	4a85      	ldr	r2, [pc, #532]	; (800caf8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c8e2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800c8e6:	6113      	str	r3, [r2, #16]
 800c8e8:	4b83      	ldr	r3, [pc, #524]	; (800caf8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c8ea:	6919      	ldr	r1, [r3, #16]
 800c8ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c8f0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800c8f4:	4a80      	ldr	r2, [pc, #512]	; (800caf8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c8f6:	430b      	orrs	r3, r1
 800c8f8:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800c8fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c8fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c902:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 800c906:	63bb      	str	r3, [r7, #56]	; 0x38
 800c908:	2300      	movs	r3, #0
 800c90a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c90c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 800c910:	460b      	mov	r3, r1
 800c912:	4313      	orrs	r3, r2
 800c914:	d009      	beq.n	800c92a <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800c916:	4b78      	ldr	r3, [pc, #480]	; (800caf8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c918:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c91a:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800c91e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c922:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c924:	4a74      	ldr	r2, [pc, #464]	; (800caf8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c926:	430b      	orrs	r3, r1
 800c928:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800c92a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c92e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c932:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 800c936:	633b      	str	r3, [r7, #48]	; 0x30
 800c938:	2300      	movs	r3, #0
 800c93a:	637b      	str	r3, [r7, #52]	; 0x34
 800c93c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800c940:	460b      	mov	r3, r1
 800c942:	4313      	orrs	r3, r2
 800c944:	d00a      	beq.n	800c95c <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800c946:	4b6c      	ldr	r3, [pc, #432]	; (800caf8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c948:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c94a:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 800c94e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c952:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c956:	4a68      	ldr	r2, [pc, #416]	; (800caf8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c958:	430b      	orrs	r3, r1
 800c95a:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800c95c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c960:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c964:	2100      	movs	r1, #0
 800c966:	62b9      	str	r1, [r7, #40]	; 0x28
 800c968:	f003 0301 	and.w	r3, r3, #1
 800c96c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c96e:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 800c972:	460b      	mov	r3, r1
 800c974:	4313      	orrs	r3, r2
 800c976:	d011      	beq.n	800c99c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c978:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c97c:	3308      	adds	r3, #8
 800c97e:	2100      	movs	r1, #0
 800c980:	4618      	mov	r0, r3
 800c982:	f001 f99d 	bl	800dcc0 <RCCEx_PLL2_Config>
 800c986:	4603      	mov	r3, r0
 800c988:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800c98c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c990:	2b00      	cmp	r3, #0
 800c992:	d003      	beq.n	800c99c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c994:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c998:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800c99c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c9a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9a4:	2100      	movs	r1, #0
 800c9a6:	6239      	str	r1, [r7, #32]
 800c9a8:	f003 0302 	and.w	r3, r3, #2
 800c9ac:	627b      	str	r3, [r7, #36]	; 0x24
 800c9ae:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800c9b2:	460b      	mov	r3, r1
 800c9b4:	4313      	orrs	r3, r2
 800c9b6:	d011      	beq.n	800c9dc <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c9b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c9bc:	3308      	adds	r3, #8
 800c9be:	2101      	movs	r1, #1
 800c9c0:	4618      	mov	r0, r3
 800c9c2:	f001 f97d 	bl	800dcc0 <RCCEx_PLL2_Config>
 800c9c6:	4603      	mov	r3, r0
 800c9c8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800c9cc:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	d003      	beq.n	800c9dc <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c9d4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c9d8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800c9dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c9e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9e4:	2100      	movs	r1, #0
 800c9e6:	61b9      	str	r1, [r7, #24]
 800c9e8:	f003 0304 	and.w	r3, r3, #4
 800c9ec:	61fb      	str	r3, [r7, #28]
 800c9ee:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800c9f2:	460b      	mov	r3, r1
 800c9f4:	4313      	orrs	r3, r2
 800c9f6:	d011      	beq.n	800ca1c <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c9f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c9fc:	3308      	adds	r3, #8
 800c9fe:	2102      	movs	r1, #2
 800ca00:	4618      	mov	r0, r3
 800ca02:	f001 f95d 	bl	800dcc0 <RCCEx_PLL2_Config>
 800ca06:	4603      	mov	r3, r0
 800ca08:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800ca0c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	d003      	beq.n	800ca1c <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ca14:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ca18:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800ca1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ca20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca24:	2100      	movs	r1, #0
 800ca26:	6139      	str	r1, [r7, #16]
 800ca28:	f003 0308 	and.w	r3, r3, #8
 800ca2c:	617b      	str	r3, [r7, #20]
 800ca2e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800ca32:	460b      	mov	r3, r1
 800ca34:	4313      	orrs	r3, r2
 800ca36:	d011      	beq.n	800ca5c <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ca38:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ca3c:	3328      	adds	r3, #40	; 0x28
 800ca3e:	2100      	movs	r1, #0
 800ca40:	4618      	mov	r0, r3
 800ca42:	f001 f9ef 	bl	800de24 <RCCEx_PLL3_Config>
 800ca46:	4603      	mov	r3, r0
 800ca48:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
  
    if (ret == HAL_OK)
 800ca4c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d003      	beq.n	800ca5c <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ca54:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ca58:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800ca5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ca60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca64:	2100      	movs	r1, #0
 800ca66:	60b9      	str	r1, [r7, #8]
 800ca68:	f003 0310 	and.w	r3, r3, #16
 800ca6c:	60fb      	str	r3, [r7, #12]
 800ca6e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800ca72:	460b      	mov	r3, r1
 800ca74:	4313      	orrs	r3, r2
 800ca76:	d011      	beq.n	800ca9c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ca78:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ca7c:	3328      	adds	r3, #40	; 0x28
 800ca7e:	2101      	movs	r1, #1
 800ca80:	4618      	mov	r0, r3
 800ca82:	f001 f9cf 	bl	800de24 <RCCEx_PLL3_Config>
 800ca86:	4603      	mov	r3, r0
 800ca88:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800ca8c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	d003      	beq.n	800ca9c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ca94:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ca98:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800ca9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800caa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caa4:	2100      	movs	r1, #0
 800caa6:	6039      	str	r1, [r7, #0]
 800caa8:	f003 0320 	and.w	r3, r3, #32
 800caac:	607b      	str	r3, [r7, #4]
 800caae:	e9d7 1200 	ldrd	r1, r2, [r7]
 800cab2:	460b      	mov	r3, r1
 800cab4:	4313      	orrs	r3, r2
 800cab6:	d011      	beq.n	800cadc <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800cab8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cabc:	3328      	adds	r3, #40	; 0x28
 800cabe:	2102      	movs	r1, #2
 800cac0:	4618      	mov	r0, r3
 800cac2:	f001 f9af 	bl	800de24 <RCCEx_PLL3_Config>
 800cac6:	4603      	mov	r3, r0
 800cac8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800cacc:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d003      	beq.n	800cadc <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cad4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800cad8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    } 
  }

  if (status == HAL_OK)
 800cadc:	f897 3116 	ldrb.w	r3, [r7, #278]	; 0x116
 800cae0:	2b00      	cmp	r3, #0
 800cae2:	d101      	bne.n	800cae8 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800cae4:	2300      	movs	r3, #0
 800cae6:	e000      	b.n	800caea <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 800cae8:	2301      	movs	r3, #1
}
 800caea:	4618      	mov	r0, r3
 800caec:	f507 778c 	add.w	r7, r7, #280	; 0x118
 800caf0:	46bd      	mov	sp, r7
 800caf2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800caf6:	bf00      	nop
 800caf8:	58024400 	.word	0x58024400

0800cafc <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800cafc:	b580      	push	{r7, lr}
 800cafe:	b090      	sub	sp, #64	; 0x40
 800cb00:	af00      	add	r7, sp, #0
 800cb02:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800cb06:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cb0a:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 800cb0e:	430b      	orrs	r3, r1
 800cb10:	f040 8094 	bne.w	800cc3c <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800cb14:	4b9b      	ldr	r3, [pc, #620]	; (800cd84 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cb16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cb18:	f003 0307 	and.w	r3, r3, #7
 800cb1c:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800cb1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb20:	2b04      	cmp	r3, #4
 800cb22:	f200 8087 	bhi.w	800cc34 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800cb26:	a201      	add	r2, pc, #4	; (adr r2, 800cb2c <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800cb28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb2c:	0800cb41 	.word	0x0800cb41
 800cb30:	0800cb69 	.word	0x0800cb69
 800cb34:	0800cb91 	.word	0x0800cb91
 800cb38:	0800cc2d 	.word	0x0800cc2d
 800cb3c:	0800cbb9 	.word	0x0800cbb9
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cb40:	4b90      	ldr	r3, [pc, #576]	; (800cd84 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cb42:	681b      	ldr	r3, [r3, #0]
 800cb44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cb48:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800cb4c:	d108      	bne.n	800cb60 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cb4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cb52:	4618      	mov	r0, r3
 800cb54:	f000 ff62 	bl	800da1c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800cb58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb5a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cb5c:	f000 bc93 	b.w	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800cb60:	2300      	movs	r3, #0
 800cb62:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cb64:	f000 bc8f 	b.w	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cb68:	4b86      	ldr	r3, [pc, #536]	; (800cd84 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cb70:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800cb74:	d108      	bne.n	800cb88 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cb76:	f107 0318 	add.w	r3, r7, #24
 800cb7a:	4618      	mov	r0, r3
 800cb7c:	f000 fca6 	bl	800d4cc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800cb80:	69bb      	ldr	r3, [r7, #24]
 800cb82:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cb84:	f000 bc7f 	b.w	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800cb88:	2300      	movs	r3, #0
 800cb8a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cb8c:	f000 bc7b 	b.w	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cb90:	4b7c      	ldr	r3, [pc, #496]	; (800cd84 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800cb98:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cb9c:	d108      	bne.n	800cbb0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cb9e:	f107 030c 	add.w	r3, r7, #12
 800cba2:	4618      	mov	r0, r3
 800cba4:	f000 fde6 	bl	800d774 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800cba8:	68fb      	ldr	r3, [r7, #12]
 800cbaa:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cbac:	f000 bc6b 	b.w	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800cbb0:	2300      	movs	r3, #0
 800cbb2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cbb4:	f000 bc67 	b.w	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800cbb8:	4b72      	ldr	r3, [pc, #456]	; (800cd84 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cbba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cbbc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800cbc0:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800cbc2:	4b70      	ldr	r3, [pc, #448]	; (800cd84 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	f003 0304 	and.w	r3, r3, #4
 800cbca:	2b04      	cmp	r3, #4
 800cbcc:	d10c      	bne.n	800cbe8 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800cbce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	d109      	bne.n	800cbe8 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cbd4:	4b6b      	ldr	r3, [pc, #428]	; (800cd84 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	08db      	lsrs	r3, r3, #3
 800cbda:	f003 0303 	and.w	r3, r3, #3
 800cbde:	4a6a      	ldr	r2, [pc, #424]	; (800cd88 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800cbe0:	fa22 f303 	lsr.w	r3, r2, r3
 800cbe4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cbe6:	e01f      	b.n	800cc28 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800cbe8:	4b66      	ldr	r3, [pc, #408]	; (800cd84 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cbf0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cbf4:	d106      	bne.n	800cc04 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800cbf6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cbf8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800cbfc:	d102      	bne.n	800cc04 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800cbfe:	4b63      	ldr	r3, [pc, #396]	; (800cd8c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800cc00:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cc02:	e011      	b.n	800cc28 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800cc04:	4b5f      	ldr	r3, [pc, #380]	; (800cd84 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cc0c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800cc10:	d106      	bne.n	800cc20 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800cc12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cc14:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cc18:	d102      	bne.n	800cc20 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800cc1a:	4b5d      	ldr	r3, [pc, #372]	; (800cd90 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800cc1c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cc1e:	e003      	b.n	800cc28 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800cc20:	2300      	movs	r3, #0
 800cc22:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800cc24:	f000 bc2f 	b.w	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800cc28:	f000 bc2d 	b.w	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800cc2c:	4b59      	ldr	r3, [pc, #356]	; (800cd94 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800cc2e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cc30:	f000 bc29 	b.w	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800cc34:	2300      	movs	r3, #0
 800cc36:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cc38:	f000 bc25 	b.w	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800cc3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cc40:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 800cc44:	430b      	orrs	r3, r1
 800cc46:	f040 80a7 	bne.w	800cd98 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800cc4a:	4b4e      	ldr	r3, [pc, #312]	; (800cd84 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cc4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cc4e:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 800cc52:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800cc54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc56:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800cc5a:	d054      	beq.n	800cd06 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800cc5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc5e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800cc62:	f200 808b 	bhi.w	800cd7c <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800cc66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc68:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800cc6c:	f000 8083 	beq.w	800cd76 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 800cc70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc72:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800cc76:	f200 8081 	bhi.w	800cd7c <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800cc7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc7c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800cc80:	d02f      	beq.n	800cce2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800cc82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc84:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800cc88:	d878      	bhi.n	800cd7c <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800cc8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d004      	beq.n	800cc9a <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 800cc90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc92:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800cc96:	d012      	beq.n	800ccbe <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 800cc98:	e070      	b.n	800cd7c <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cc9a:	4b3a      	ldr	r3, [pc, #232]	; (800cd84 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cc9c:	681b      	ldr	r3, [r3, #0]
 800cc9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cca2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800cca6:	d107      	bne.n	800ccb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cca8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ccac:	4618      	mov	r0, r3
 800ccae:	f000 feb5 	bl	800da1c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ccb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ccb4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ccb6:	e3e6      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ccb8:	2300      	movs	r3, #0
 800ccba:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ccbc:	e3e3      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ccbe:	4b31      	ldr	r3, [pc, #196]	; (800cd84 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ccc0:	681b      	ldr	r3, [r3, #0]
 800ccc2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ccc6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ccca:	d107      	bne.n	800ccdc <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cccc:	f107 0318 	add.w	r3, r7, #24
 800ccd0:	4618      	mov	r0, r3
 800ccd2:	f000 fbfb 	bl	800d4cc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ccd6:	69bb      	ldr	r3, [r7, #24]
 800ccd8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ccda:	e3d4      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ccdc:	2300      	movs	r3, #0
 800ccde:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cce0:	e3d1      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cce2:	4b28      	ldr	r3, [pc, #160]	; (800cd84 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cce4:	681b      	ldr	r3, [r3, #0]
 800cce6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ccea:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ccee:	d107      	bne.n	800cd00 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ccf0:	f107 030c 	add.w	r3, r7, #12
 800ccf4:	4618      	mov	r0, r3
 800ccf6:	f000 fd3d 	bl	800d774 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ccfa:	68fb      	ldr	r3, [r7, #12]
 800ccfc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ccfe:	e3c2      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800cd00:	2300      	movs	r3, #0
 800cd02:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cd04:	e3bf      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800cd06:	4b1f      	ldr	r3, [pc, #124]	; (800cd84 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cd08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cd0a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800cd0e:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800cd10:	4b1c      	ldr	r3, [pc, #112]	; (800cd84 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cd12:	681b      	ldr	r3, [r3, #0]
 800cd14:	f003 0304 	and.w	r3, r3, #4
 800cd18:	2b04      	cmp	r3, #4
 800cd1a:	d10c      	bne.n	800cd36 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 800cd1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	d109      	bne.n	800cd36 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cd22:	4b18      	ldr	r3, [pc, #96]	; (800cd84 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cd24:	681b      	ldr	r3, [r3, #0]
 800cd26:	08db      	lsrs	r3, r3, #3
 800cd28:	f003 0303 	and.w	r3, r3, #3
 800cd2c:	4a16      	ldr	r2, [pc, #88]	; (800cd88 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800cd2e:	fa22 f303 	lsr.w	r3, r2, r3
 800cd32:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cd34:	e01e      	b.n	800cd74 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800cd36:	4b13      	ldr	r3, [pc, #76]	; (800cd84 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cd3e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cd42:	d106      	bne.n	800cd52 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 800cd44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cd46:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800cd4a:	d102      	bne.n	800cd52 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800cd4c:	4b0f      	ldr	r3, [pc, #60]	; (800cd8c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800cd4e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cd50:	e010      	b.n	800cd74 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800cd52:	4b0c      	ldr	r3, [pc, #48]	; (800cd84 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cd54:	681b      	ldr	r3, [r3, #0]
 800cd56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cd5a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800cd5e:	d106      	bne.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 800cd60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cd62:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cd66:	d102      	bne.n	800cd6e <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800cd68:	4b09      	ldr	r3, [pc, #36]	; (800cd90 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800cd6a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cd6c:	e002      	b.n	800cd74 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800cd6e:	2300      	movs	r3, #0
 800cd70:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800cd72:	e388      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800cd74:	e387      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800cd76:	4b07      	ldr	r3, [pc, #28]	; (800cd94 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800cd78:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cd7a:	e384      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800cd7c:	2300      	movs	r3, #0
 800cd7e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cd80:	e381      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800cd82:	bf00      	nop
 800cd84:	58024400 	.word	0x58024400
 800cd88:	03d09000 	.word	0x03d09000
 800cd8c:	003d0900 	.word	0x003d0900
 800cd90:	02faf080 	.word	0x02faf080
 800cd94:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800cd98:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cd9c:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 800cda0:	430b      	orrs	r3, r1
 800cda2:	f040 809c 	bne.w	800cede <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800cda6:	4b9e      	ldr	r3, [pc, #632]	; (800d020 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cda8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cdaa:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800cdae:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800cdb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdb2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800cdb6:	d054      	beq.n	800ce62 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 800cdb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdba:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800cdbe:	f200 808b 	bhi.w	800ced8 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800cdc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdc4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800cdc8:	f000 8083 	beq.w	800ced2 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 800cdcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdce:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800cdd2:	f200 8081 	bhi.w	800ced8 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800cdd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdd8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800cddc:	d02f      	beq.n	800ce3e <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 800cdde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cde0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800cde4:	d878      	bhi.n	800ced8 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800cde6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d004      	beq.n	800cdf6 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 800cdec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdee:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800cdf2:	d012      	beq.n	800ce1a <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800cdf4:	e070      	b.n	800ced8 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cdf6:	4b8a      	ldr	r3, [pc, #552]	; (800d020 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cdf8:	681b      	ldr	r3, [r3, #0]
 800cdfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cdfe:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ce02:	d107      	bne.n	800ce14 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ce04:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ce08:	4618      	mov	r0, r3
 800ce0a:	f000 fe07 	bl	800da1c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ce0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce10:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ce12:	e338      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ce14:	2300      	movs	r3, #0
 800ce16:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ce18:	e335      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ce1a:	4b81      	ldr	r3, [pc, #516]	; (800d020 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ce1c:	681b      	ldr	r3, [r3, #0]
 800ce1e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ce22:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ce26:	d107      	bne.n	800ce38 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ce28:	f107 0318 	add.w	r3, r7, #24
 800ce2c:	4618      	mov	r0, r3
 800ce2e:	f000 fb4d 	bl	800d4cc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ce32:	69bb      	ldr	r3, [r7, #24]
 800ce34:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ce36:	e326      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ce38:	2300      	movs	r3, #0
 800ce3a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ce3c:	e323      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ce3e:	4b78      	ldr	r3, [pc, #480]	; (800d020 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ce40:	681b      	ldr	r3, [r3, #0]
 800ce42:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ce46:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ce4a:	d107      	bne.n	800ce5c <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ce4c:	f107 030c 	add.w	r3, r7, #12
 800ce50:	4618      	mov	r0, r3
 800ce52:	f000 fc8f 	bl	800d774 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ce56:	68fb      	ldr	r3, [r7, #12]
 800ce58:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ce5a:	e314      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ce5c:	2300      	movs	r3, #0
 800ce5e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ce60:	e311      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ce62:	4b6f      	ldr	r3, [pc, #444]	; (800d020 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ce64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ce66:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800ce6a:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ce6c:	4b6c      	ldr	r3, [pc, #432]	; (800d020 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	f003 0304 	and.w	r3, r3, #4
 800ce74:	2b04      	cmp	r3, #4
 800ce76:	d10c      	bne.n	800ce92 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800ce78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce7a:	2b00      	cmp	r3, #0
 800ce7c:	d109      	bne.n	800ce92 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ce7e:	4b68      	ldr	r3, [pc, #416]	; (800d020 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ce80:	681b      	ldr	r3, [r3, #0]
 800ce82:	08db      	lsrs	r3, r3, #3
 800ce84:	f003 0303 	and.w	r3, r3, #3
 800ce88:	4a66      	ldr	r2, [pc, #408]	; (800d024 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800ce8a:	fa22 f303 	lsr.w	r3, r2, r3
 800ce8e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ce90:	e01e      	b.n	800ced0 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ce92:	4b63      	ldr	r3, [pc, #396]	; (800d020 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ce94:	681b      	ldr	r3, [r3, #0]
 800ce96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ce9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ce9e:	d106      	bne.n	800ceae <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800cea0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cea2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800cea6:	d102      	bne.n	800ceae <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800cea8:	4b5f      	ldr	r3, [pc, #380]	; (800d028 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800ceaa:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ceac:	e010      	b.n	800ced0 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ceae:	4b5c      	ldr	r3, [pc, #368]	; (800d020 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ceb0:	681b      	ldr	r3, [r3, #0]
 800ceb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ceb6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ceba:	d106      	bne.n	800ceca <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 800cebc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cebe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cec2:	d102      	bne.n	800ceca <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800cec4:	4b59      	ldr	r3, [pc, #356]	; (800d02c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cec6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cec8:	e002      	b.n	800ced0 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ceca:	2300      	movs	r3, #0
 800cecc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800cece:	e2da      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ced0:	e2d9      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ced2:	4b57      	ldr	r3, [pc, #348]	; (800d030 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800ced4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ced6:	e2d6      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800ced8:	2300      	movs	r3, #0
 800ceda:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cedc:	e2d3      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800cede:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cee2:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 800cee6:	430b      	orrs	r3, r1
 800cee8:	f040 80a7 	bne.w	800d03a <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800ceec:	4b4c      	ldr	r3, [pc, #304]	; (800d020 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ceee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cef0:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800cef4:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800cef6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cef8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800cefc:	d055      	beq.n	800cfaa <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 800cefe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf00:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800cf04:	f200 8096 	bhi.w	800d034 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800cf08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf0a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800cf0e:	f000 8084 	beq.w	800d01a <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 800cf12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf14:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800cf18:	f200 808c 	bhi.w	800d034 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800cf1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf1e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cf22:	d030      	beq.n	800cf86 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800cf24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf26:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cf2a:	f200 8083 	bhi.w	800d034 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800cf2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf30:	2b00      	cmp	r3, #0
 800cf32:	d004      	beq.n	800cf3e <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 800cf34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cf3a:	d012      	beq.n	800cf62 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800cf3c:	e07a      	b.n	800d034 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cf3e:	4b38      	ldr	r3, [pc, #224]	; (800d020 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cf46:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800cf4a:	d107      	bne.n	800cf5c <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cf4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cf50:	4618      	mov	r0, r3
 800cf52:	f000 fd63 	bl	800da1c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800cf56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf58:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cf5a:	e294      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800cf5c:	2300      	movs	r3, #0
 800cf5e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cf60:	e291      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cf62:	4b2f      	ldr	r3, [pc, #188]	; (800d020 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cf64:	681b      	ldr	r3, [r3, #0]
 800cf66:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cf6a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800cf6e:	d107      	bne.n	800cf80 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cf70:	f107 0318 	add.w	r3, r7, #24
 800cf74:	4618      	mov	r0, r3
 800cf76:	f000 faa9 	bl	800d4cc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800cf7a:	69bb      	ldr	r3, [r7, #24]
 800cf7c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cf7e:	e282      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800cf80:	2300      	movs	r3, #0
 800cf82:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cf84:	e27f      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cf86:	4b26      	ldr	r3, [pc, #152]	; (800d020 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cf88:	681b      	ldr	r3, [r3, #0]
 800cf8a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800cf8e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cf92:	d107      	bne.n	800cfa4 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cf94:	f107 030c 	add.w	r3, r7, #12
 800cf98:	4618      	mov	r0, r3
 800cf9a:	f000 fbeb 	bl	800d774 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800cf9e:	68fb      	ldr	r3, [r7, #12]
 800cfa0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cfa2:	e270      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800cfa4:	2300      	movs	r3, #0
 800cfa6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cfa8:	e26d      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800cfaa:	4b1d      	ldr	r3, [pc, #116]	; (800d020 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cfac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cfae:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800cfb2:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800cfb4:	4b1a      	ldr	r3, [pc, #104]	; (800d020 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cfb6:	681b      	ldr	r3, [r3, #0]
 800cfb8:	f003 0304 	and.w	r3, r3, #4
 800cfbc:	2b04      	cmp	r3, #4
 800cfbe:	d10c      	bne.n	800cfda <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 800cfc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cfc2:	2b00      	cmp	r3, #0
 800cfc4:	d109      	bne.n	800cfda <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cfc6:	4b16      	ldr	r3, [pc, #88]	; (800d020 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cfc8:	681b      	ldr	r3, [r3, #0]
 800cfca:	08db      	lsrs	r3, r3, #3
 800cfcc:	f003 0303 	and.w	r3, r3, #3
 800cfd0:	4a14      	ldr	r2, [pc, #80]	; (800d024 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800cfd2:	fa22 f303 	lsr.w	r3, r2, r3
 800cfd6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cfd8:	e01e      	b.n	800d018 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800cfda:	4b11      	ldr	r3, [pc, #68]	; (800d020 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cfdc:	681b      	ldr	r3, [r3, #0]
 800cfde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cfe2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cfe6:	d106      	bne.n	800cff6 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800cfe8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cfea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800cfee:	d102      	bne.n	800cff6 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800cff0:	4b0d      	ldr	r3, [pc, #52]	; (800d028 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800cff2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cff4:	e010      	b.n	800d018 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800cff6:	4b0a      	ldr	r3, [pc, #40]	; (800d020 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cffe:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d002:	d106      	bne.n	800d012 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800d004:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d006:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d00a:	d102      	bne.n	800d012 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800d00c:	4b07      	ldr	r3, [pc, #28]	; (800d02c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d00e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d010:	e002      	b.n	800d018 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800d012:	2300      	movs	r3, #0
 800d014:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800d016:	e236      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800d018:	e235      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800d01a:	4b05      	ldr	r3, [pc, #20]	; (800d030 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800d01c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d01e:	e232      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800d020:	58024400 	.word	0x58024400
 800d024:	03d09000 	.word	0x03d09000
 800d028:	003d0900 	.word	0x003d0900
 800d02c:	02faf080 	.word	0x02faf080
 800d030:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 800d034:	2300      	movs	r3, #0
 800d036:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d038:	e225      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800d03a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d03e:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 800d042:	430b      	orrs	r3, r1
 800d044:	f040 8085 	bne.w	800d152 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800d048:	4b9c      	ldr	r3, [pc, #624]	; (800d2bc <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d04a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d04c:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800d050:	63bb      	str	r3, [r7, #56]	; 0x38
    switch (srcclk)
 800d052:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d054:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800d058:	d06b      	beq.n	800d132 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800d05a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d05c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800d060:	d874      	bhi.n	800d14c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800d062:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d064:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800d068:	d056      	beq.n	800d118 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 800d06a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d06c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800d070:	d86c      	bhi.n	800d14c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800d072:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d074:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800d078:	d03b      	beq.n	800d0f2 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800d07a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d07c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800d080:	d864      	bhi.n	800d14c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800d082:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d084:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d088:	d021      	beq.n	800d0ce <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800d08a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d08c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d090:	d85c      	bhi.n	800d14c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800d092:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d094:	2b00      	cmp	r3, #0
 800d096:	d004      	beq.n	800d0a2 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 800d098:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d09a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d09e:	d004      	beq.n	800d0aa <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 800d0a0:	e054      	b.n	800d14c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800d0a2:	f7fe fb5f 	bl	800b764 <HAL_RCC_GetPCLK1Freq>
 800d0a6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800d0a8:	e1ed      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d0aa:	4b84      	ldr	r3, [pc, #528]	; (800d2bc <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d0ac:	681b      	ldr	r3, [r3, #0]
 800d0ae:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d0b2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d0b6:	d107      	bne.n	800d0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d0b8:	f107 0318 	add.w	r3, r7, #24
 800d0bc:	4618      	mov	r0, r3
 800d0be:	f000 fa05 	bl	800d4cc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d0c2:	69fb      	ldr	r3, [r7, #28]
 800d0c4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d0c6:	e1de      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d0c8:	2300      	movs	r3, #0
 800d0ca:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d0cc:	e1db      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d0ce:	4b7b      	ldr	r3, [pc, #492]	; (800d2bc <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d0d0:	681b      	ldr	r3, [r3, #0]
 800d0d2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d0d6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d0da:	d107      	bne.n	800d0ec <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d0dc:	f107 030c 	add.w	r3, r7, #12
 800d0e0:	4618      	mov	r0, r3
 800d0e2:	f000 fb47 	bl	800d774 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d0e6:	693b      	ldr	r3, [r7, #16]
 800d0e8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d0ea:	e1cc      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d0ec:	2300      	movs	r3, #0
 800d0ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d0f0:	e1c9      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800d0f2:	4b72      	ldr	r3, [pc, #456]	; (800d2bc <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d0f4:	681b      	ldr	r3, [r3, #0]
 800d0f6:	f003 0304 	and.w	r3, r3, #4
 800d0fa:	2b04      	cmp	r3, #4
 800d0fc:	d109      	bne.n	800d112 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d0fe:	4b6f      	ldr	r3, [pc, #444]	; (800d2bc <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d100:	681b      	ldr	r3, [r3, #0]
 800d102:	08db      	lsrs	r3, r3, #3
 800d104:	f003 0303 	and.w	r3, r3, #3
 800d108:	4a6d      	ldr	r2, [pc, #436]	; (800d2c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800d10a:	fa22 f303 	lsr.w	r3, r2, r3
 800d10e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d110:	e1b9      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d112:	2300      	movs	r3, #0
 800d114:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d116:	e1b6      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800d118:	4b68      	ldr	r3, [pc, #416]	; (800d2bc <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d120:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d124:	d102      	bne.n	800d12c <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800d126:	4b67      	ldr	r3, [pc, #412]	; (800d2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800d128:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d12a:	e1ac      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d12c:	2300      	movs	r3, #0
 800d12e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d130:	e1a9      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800d132:	4b62      	ldr	r3, [pc, #392]	; (800d2bc <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d134:	681b      	ldr	r3, [r3, #0]
 800d136:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d13a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d13e:	d102      	bne.n	800d146 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 800d140:	4b61      	ldr	r3, [pc, #388]	; (800d2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800d142:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d144:	e19f      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d146:	2300      	movs	r3, #0
 800d148:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d14a:	e19c      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800d14c:	2300      	movs	r3, #0
 800d14e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d150:	e199      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800d152:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d156:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 800d15a:	430b      	orrs	r3, r1
 800d15c:	d173      	bne.n	800d246 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800d15e:	4b57      	ldr	r3, [pc, #348]	; (800d2bc <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d160:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d162:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800d166:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800d168:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d16a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d16e:	d02f      	beq.n	800d1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 800d170:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d172:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d176:	d863      	bhi.n	800d240 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 800d178:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d17a:	2b00      	cmp	r3, #0
 800d17c:	d004      	beq.n	800d188 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800d17e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d180:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d184:	d012      	beq.n	800d1ac <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800d186:	e05b      	b.n	800d240 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d188:	4b4c      	ldr	r3, [pc, #304]	; (800d2bc <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d18a:	681b      	ldr	r3, [r3, #0]
 800d18c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d190:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d194:	d107      	bne.n	800d1a6 <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d196:	f107 0318 	add.w	r3, r7, #24
 800d19a:	4618      	mov	r0, r3
 800d19c:	f000 f996 	bl	800d4cc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800d1a0:	69bb      	ldr	r3, [r7, #24]
 800d1a2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d1a4:	e16f      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d1a6:	2300      	movs	r3, #0
 800d1a8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d1aa:	e16c      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d1ac:	4b43      	ldr	r3, [pc, #268]	; (800d2bc <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d1ae:	681b      	ldr	r3, [r3, #0]
 800d1b0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d1b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d1b8:	d107      	bne.n	800d1ca <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d1ba:	f107 030c 	add.w	r3, r7, #12
 800d1be:	4618      	mov	r0, r3
 800d1c0:	f000 fad8 	bl	800d774 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800d1c4:	697b      	ldr	r3, [r7, #20]
 800d1c6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d1c8:	e15d      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d1ca:	2300      	movs	r3, #0
 800d1cc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d1ce:	e15a      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d1d0:	4b3a      	ldr	r3, [pc, #232]	; (800d2bc <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d1d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d1d4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800d1d8:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d1da:	4b38      	ldr	r3, [pc, #224]	; (800d2bc <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	f003 0304 	and.w	r3, r3, #4
 800d1e2:	2b04      	cmp	r3, #4
 800d1e4:	d10c      	bne.n	800d200 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800d1e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	d109      	bne.n	800d200 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d1ec:	4b33      	ldr	r3, [pc, #204]	; (800d2bc <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d1ee:	681b      	ldr	r3, [r3, #0]
 800d1f0:	08db      	lsrs	r3, r3, #3
 800d1f2:	f003 0303 	and.w	r3, r3, #3
 800d1f6:	4a32      	ldr	r2, [pc, #200]	; (800d2c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800d1f8:	fa22 f303 	lsr.w	r3, r2, r3
 800d1fc:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d1fe:	e01e      	b.n	800d23e <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d200:	4b2e      	ldr	r3, [pc, #184]	; (800d2bc <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d202:	681b      	ldr	r3, [r3, #0]
 800d204:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d208:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d20c:	d106      	bne.n	800d21c <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 800d20e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d210:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d214:	d102      	bne.n	800d21c <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800d216:	4b2b      	ldr	r3, [pc, #172]	; (800d2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800d218:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d21a:	e010      	b.n	800d23e <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d21c:	4b27      	ldr	r3, [pc, #156]	; (800d2bc <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d21e:	681b      	ldr	r3, [r3, #0]
 800d220:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d224:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d228:	d106      	bne.n	800d238 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800d22a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d22c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d230:	d102      	bne.n	800d238 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800d232:	4b25      	ldr	r3, [pc, #148]	; (800d2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800d234:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d236:	e002      	b.n	800d23e <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800d238:	2300      	movs	r3, #0
 800d23a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800d23c:	e123      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800d23e:	e122      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800d240:	2300      	movs	r3, #0
 800d242:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d244:	e11f      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800d246:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d24a:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 800d24e:	430b      	orrs	r3, r1
 800d250:	d13c      	bne.n	800d2cc <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800d252:	4b1a      	ldr	r3, [pc, #104]	; (800d2bc <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d254:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d256:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d25a:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800d25c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d004      	beq.n	800d26c <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800d262:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d264:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d268:	d012      	beq.n	800d290 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800d26a:	e023      	b.n	800d2b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d26c:	4b13      	ldr	r3, [pc, #76]	; (800d2bc <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d26e:	681b      	ldr	r3, [r3, #0]
 800d270:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d274:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800d278:	d107      	bne.n	800d28a <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d27a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d27e:	4618      	mov	r0, r3
 800d280:	f000 fbcc 	bl	800da1c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d284:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d286:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d288:	e0fd      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d28a:	2300      	movs	r3, #0
 800d28c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d28e:	e0fa      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d290:	4b0a      	ldr	r3, [pc, #40]	; (800d2bc <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d292:	681b      	ldr	r3, [r3, #0]
 800d294:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d298:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d29c:	d107      	bne.n	800d2ae <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d29e:	f107 0318 	add.w	r3, r7, #24
 800d2a2:	4618      	mov	r0, r3
 800d2a4:	f000 f912 	bl	800d4cc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800d2a8:	6a3b      	ldr	r3, [r7, #32]
 800d2aa:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d2ac:	e0eb      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d2ae:	2300      	movs	r3, #0
 800d2b0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d2b2:	e0e8      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800d2b4:	2300      	movs	r3, #0
 800d2b6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d2b8:	e0e5      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800d2ba:	bf00      	nop
 800d2bc:	58024400 	.word	0x58024400
 800d2c0:	03d09000 	.word	0x03d09000
 800d2c4:	003d0900 	.word	0x003d0900
 800d2c8:	02faf080 	.word	0x02faf080
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800d2cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d2d0:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 800d2d4:	430b      	orrs	r3, r1
 800d2d6:	f040 8085 	bne.w	800d3e4 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800d2da:	4b6d      	ldr	r3, [pc, #436]	; (800d490 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d2dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d2de:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 800d2e2:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800d2e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2e6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800d2ea:	d06b      	beq.n	800d3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800d2ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800d2f2:	d874      	bhi.n	800d3de <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800d2f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d2fa:	d056      	beq.n	800d3aa <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 800d2fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d302:	d86c      	bhi.n	800d3de <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800d304:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d306:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800d30a:	d03b      	beq.n	800d384 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 800d30c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d30e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800d312:	d864      	bhi.n	800d3de <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800d314:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d316:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d31a:	d021      	beq.n	800d360 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 800d31c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d31e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d322:	d85c      	bhi.n	800d3de <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800d324:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d326:	2b00      	cmp	r3, #0
 800d328:	d004      	beq.n	800d334 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800d32a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d32c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d330:	d004      	beq.n	800d33c <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800d332:	e054      	b.n	800d3de <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800d334:	f000 f8b4 	bl	800d4a0 <HAL_RCCEx_GetD3PCLK1Freq>
 800d338:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800d33a:	e0a4      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d33c:	4b54      	ldr	r3, [pc, #336]	; (800d490 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d33e:	681b      	ldr	r3, [r3, #0]
 800d340:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d344:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d348:	d107      	bne.n	800d35a <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d34a:	f107 0318 	add.w	r3, r7, #24
 800d34e:	4618      	mov	r0, r3
 800d350:	f000 f8bc 	bl	800d4cc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d354:	69fb      	ldr	r3, [r7, #28]
 800d356:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d358:	e095      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d35a:	2300      	movs	r3, #0
 800d35c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d35e:	e092      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d360:	4b4b      	ldr	r3, [pc, #300]	; (800d490 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d362:	681b      	ldr	r3, [r3, #0]
 800d364:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d368:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d36c:	d107      	bne.n	800d37e <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d36e:	f107 030c 	add.w	r3, r7, #12
 800d372:	4618      	mov	r0, r3
 800d374:	f000 f9fe 	bl	800d774 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d378:	693b      	ldr	r3, [r7, #16]
 800d37a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d37c:	e083      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d37e:	2300      	movs	r3, #0
 800d380:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d382:	e080      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800d384:	4b42      	ldr	r3, [pc, #264]	; (800d490 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d386:	681b      	ldr	r3, [r3, #0]
 800d388:	f003 0304 	and.w	r3, r3, #4
 800d38c:	2b04      	cmp	r3, #4
 800d38e:	d109      	bne.n	800d3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d390:	4b3f      	ldr	r3, [pc, #252]	; (800d490 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d392:	681b      	ldr	r3, [r3, #0]
 800d394:	08db      	lsrs	r3, r3, #3
 800d396:	f003 0303 	and.w	r3, r3, #3
 800d39a:	4a3e      	ldr	r2, [pc, #248]	; (800d494 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800d39c:	fa22 f303 	lsr.w	r3, r2, r3
 800d3a0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d3a2:	e070      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d3a4:	2300      	movs	r3, #0
 800d3a6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d3a8:	e06d      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800d3aa:	4b39      	ldr	r3, [pc, #228]	; (800d490 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d3ac:	681b      	ldr	r3, [r3, #0]
 800d3ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d3b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d3b6:	d102      	bne.n	800d3be <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 800d3b8:	4b37      	ldr	r3, [pc, #220]	; (800d498 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800d3ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d3bc:	e063      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d3be:	2300      	movs	r3, #0
 800d3c0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d3c2:	e060      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800d3c4:	4b32      	ldr	r3, [pc, #200]	; (800d490 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d3c6:	681b      	ldr	r3, [r3, #0]
 800d3c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d3cc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d3d0:	d102      	bne.n	800d3d8 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 800d3d2:	4b32      	ldr	r3, [pc, #200]	; (800d49c <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800d3d4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d3d6:	e056      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d3d8:	2300      	movs	r3, #0
 800d3da:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d3dc:	e053      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800d3de:	2300      	movs	r3, #0
 800d3e0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d3e2:	e050      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800d3e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d3e8:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 800d3ec:	430b      	orrs	r3, r1
 800d3ee:	d148      	bne.n	800d482 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800d3f0:	4b27      	ldr	r3, [pc, #156]	; (800d490 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d3f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d3f4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800d3f8:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800d3fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d400:	d02a      	beq.n	800d458 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800d402:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d404:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d408:	d838      	bhi.n	800d47c <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800d40a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d40c:	2b00      	cmp	r3, #0
 800d40e:	d004      	beq.n	800d41a <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800d410:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d412:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d416:	d00d      	beq.n	800d434 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800d418:	e030      	b.n	800d47c <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800d41a:	4b1d      	ldr	r3, [pc, #116]	; (800d490 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d422:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d426:	d102      	bne.n	800d42e <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 800d428:	4b1c      	ldr	r3, [pc, #112]	; (800d49c <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800d42a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d42c:	e02b      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d42e:	2300      	movs	r3, #0
 800d430:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d432:	e028      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d434:	4b16      	ldr	r3, [pc, #88]	; (800d490 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d436:	681b      	ldr	r3, [r3, #0]
 800d438:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d43c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800d440:	d107      	bne.n	800d452 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d442:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d446:	4618      	mov	r0, r3
 800d448:	f000 fae8 	bl	800da1c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d44c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d44e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d450:	e019      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d452:	2300      	movs	r3, #0
 800d454:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d456:	e016      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d458:	4b0d      	ldr	r3, [pc, #52]	; (800d490 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d460:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d464:	d107      	bne.n	800d476 <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d466:	f107 0318 	add.w	r3, r7, #24
 800d46a:	4618      	mov	r0, r3
 800d46c:	f000 f82e 	bl	800d4cc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d470:	69fb      	ldr	r3, [r7, #28]
 800d472:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d474:	e007      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d476:	2300      	movs	r3, #0
 800d478:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d47a:	e004      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800d47c:	2300      	movs	r3, #0
 800d47e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d480:	e001      	b.n	800d486 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 800d482:	2300      	movs	r3, #0
 800d484:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  return frequency;
 800d486:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800d488:	4618      	mov	r0, r3
 800d48a:	3740      	adds	r7, #64	; 0x40
 800d48c:	46bd      	mov	sp, r7
 800d48e:	bd80      	pop	{r7, pc}
 800d490:	58024400 	.word	0x58024400
 800d494:	03d09000 	.word	0x03d09000
 800d498:	003d0900 	.word	0x003d0900
 800d49c:	02faf080 	.word	0x02faf080

0800d4a0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800d4a0:	b580      	push	{r7, lr}
 800d4a2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800d4a4:	f7fe f92e 	bl	800b704 <HAL_RCC_GetHCLKFreq>
 800d4a8:	4602      	mov	r2, r0
 800d4aa:	4b06      	ldr	r3, [pc, #24]	; (800d4c4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800d4ac:	6a1b      	ldr	r3, [r3, #32]
 800d4ae:	091b      	lsrs	r3, r3, #4
 800d4b0:	f003 0307 	and.w	r3, r3, #7
 800d4b4:	4904      	ldr	r1, [pc, #16]	; (800d4c8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800d4b6:	5ccb      	ldrb	r3, [r1, r3]
 800d4b8:	f003 031f 	and.w	r3, r3, #31
 800d4bc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800d4c0:	4618      	mov	r0, r3
 800d4c2:	bd80      	pop	{r7, pc}
 800d4c4:	58024400 	.word	0x58024400
 800d4c8:	0801ffd0 	.word	0x0801ffd0

0800d4cc <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800d4cc:	b480      	push	{r7}
 800d4ce:	b089      	sub	sp, #36	; 0x24
 800d4d0:	af00      	add	r7, sp, #0
 800d4d2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d4d4:	4ba1      	ldr	r3, [pc, #644]	; (800d75c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d4d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d4d8:	f003 0303 	and.w	r3, r3, #3
 800d4dc:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800d4de:	4b9f      	ldr	r3, [pc, #636]	; (800d75c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d4e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d4e2:	0b1b      	lsrs	r3, r3, #12
 800d4e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d4e8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800d4ea:	4b9c      	ldr	r3, [pc, #624]	; (800d75c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d4ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d4ee:	091b      	lsrs	r3, r3, #4
 800d4f0:	f003 0301 	and.w	r3, r3, #1
 800d4f4:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800d4f6:	4b99      	ldr	r3, [pc, #612]	; (800d75c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d4f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d4fa:	08db      	lsrs	r3, r3, #3
 800d4fc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d500:	693a      	ldr	r2, [r7, #16]
 800d502:	fb02 f303 	mul.w	r3, r2, r3
 800d506:	ee07 3a90 	vmov	s15, r3
 800d50a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d50e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800d512:	697b      	ldr	r3, [r7, #20]
 800d514:	2b00      	cmp	r3, #0
 800d516:	f000 8111 	beq.w	800d73c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800d51a:	69bb      	ldr	r3, [r7, #24]
 800d51c:	2b02      	cmp	r3, #2
 800d51e:	f000 8083 	beq.w	800d628 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800d522:	69bb      	ldr	r3, [r7, #24]
 800d524:	2b02      	cmp	r3, #2
 800d526:	f200 80a1 	bhi.w	800d66c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800d52a:	69bb      	ldr	r3, [r7, #24]
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d003      	beq.n	800d538 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800d530:	69bb      	ldr	r3, [r7, #24]
 800d532:	2b01      	cmp	r3, #1
 800d534:	d056      	beq.n	800d5e4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800d536:	e099      	b.n	800d66c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d538:	4b88      	ldr	r3, [pc, #544]	; (800d75c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d53a:	681b      	ldr	r3, [r3, #0]
 800d53c:	f003 0320 	and.w	r3, r3, #32
 800d540:	2b00      	cmp	r3, #0
 800d542:	d02d      	beq.n	800d5a0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d544:	4b85      	ldr	r3, [pc, #532]	; (800d75c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d546:	681b      	ldr	r3, [r3, #0]
 800d548:	08db      	lsrs	r3, r3, #3
 800d54a:	f003 0303 	and.w	r3, r3, #3
 800d54e:	4a84      	ldr	r2, [pc, #528]	; (800d760 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800d550:	fa22 f303 	lsr.w	r3, r2, r3
 800d554:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d556:	68bb      	ldr	r3, [r7, #8]
 800d558:	ee07 3a90 	vmov	s15, r3
 800d55c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d560:	697b      	ldr	r3, [r7, #20]
 800d562:	ee07 3a90 	vmov	s15, r3
 800d566:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d56a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d56e:	4b7b      	ldr	r3, [pc, #492]	; (800d75c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d570:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d572:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d576:	ee07 3a90 	vmov	s15, r3
 800d57a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d57e:	ed97 6a03 	vldr	s12, [r7, #12]
 800d582:	eddf 5a78 	vldr	s11, [pc, #480]	; 800d764 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d586:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d58a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d58e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d592:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d596:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d59a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800d59e:	e087      	b.n	800d6b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d5a0:	697b      	ldr	r3, [r7, #20]
 800d5a2:	ee07 3a90 	vmov	s15, r3
 800d5a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d5aa:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800d768 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800d5ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d5b2:	4b6a      	ldr	r3, [pc, #424]	; (800d75c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d5b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d5b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d5ba:	ee07 3a90 	vmov	s15, r3
 800d5be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d5c2:	ed97 6a03 	vldr	s12, [r7, #12]
 800d5c6:	eddf 5a67 	vldr	s11, [pc, #412]	; 800d764 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d5ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d5ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d5d2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d5d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d5da:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d5de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d5e2:	e065      	b.n	800d6b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d5e4:	697b      	ldr	r3, [r7, #20]
 800d5e6:	ee07 3a90 	vmov	s15, r3
 800d5ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d5ee:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800d76c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800d5f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d5f6:	4b59      	ldr	r3, [pc, #356]	; (800d75c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d5f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d5fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d5fe:	ee07 3a90 	vmov	s15, r3
 800d602:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d606:	ed97 6a03 	vldr	s12, [r7, #12]
 800d60a:	eddf 5a56 	vldr	s11, [pc, #344]	; 800d764 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d60e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d612:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d616:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d61a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d61e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d622:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d626:	e043      	b.n	800d6b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d628:	697b      	ldr	r3, [r7, #20]
 800d62a:	ee07 3a90 	vmov	s15, r3
 800d62e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d632:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800d770 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800d636:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d63a:	4b48      	ldr	r3, [pc, #288]	; (800d75c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d63c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d63e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d642:	ee07 3a90 	vmov	s15, r3
 800d646:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d64a:	ed97 6a03 	vldr	s12, [r7, #12]
 800d64e:	eddf 5a45 	vldr	s11, [pc, #276]	; 800d764 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d652:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d656:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d65a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d65e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d662:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d666:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d66a:	e021      	b.n	800d6b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d66c:	697b      	ldr	r3, [r7, #20]
 800d66e:	ee07 3a90 	vmov	s15, r3
 800d672:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d676:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800d76c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800d67a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d67e:	4b37      	ldr	r3, [pc, #220]	; (800d75c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d680:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d682:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d686:	ee07 3a90 	vmov	s15, r3
 800d68a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d68e:	ed97 6a03 	vldr	s12, [r7, #12]
 800d692:	eddf 5a34 	vldr	s11, [pc, #208]	; 800d764 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d696:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d69a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d69e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d6a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d6a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d6aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d6ae:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800d6b0:	4b2a      	ldr	r3, [pc, #168]	; (800d75c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d6b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d6b4:	0a5b      	lsrs	r3, r3, #9
 800d6b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d6ba:	ee07 3a90 	vmov	s15, r3
 800d6be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d6c2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d6c6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d6ca:	edd7 6a07 	vldr	s13, [r7, #28]
 800d6ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d6d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d6d6:	ee17 2a90 	vmov	r2, s15
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800d6de:	4b1f      	ldr	r3, [pc, #124]	; (800d75c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d6e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d6e2:	0c1b      	lsrs	r3, r3, #16
 800d6e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d6e8:	ee07 3a90 	vmov	s15, r3
 800d6ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d6f0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d6f4:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d6f8:	edd7 6a07 	vldr	s13, [r7, #28]
 800d6fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d700:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d704:	ee17 2a90 	vmov	r2, s15
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800d70c:	4b13      	ldr	r3, [pc, #76]	; (800d75c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d70e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d710:	0e1b      	lsrs	r3, r3, #24
 800d712:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d716:	ee07 3a90 	vmov	s15, r3
 800d71a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d71e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d722:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d726:	edd7 6a07 	vldr	s13, [r7, #28]
 800d72a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d72e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d732:	ee17 2a90 	vmov	r2, s15
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800d73a:	e008      	b.n	800d74e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	2200      	movs	r2, #0
 800d740:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	2200      	movs	r2, #0
 800d746:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	2200      	movs	r2, #0
 800d74c:	609a      	str	r2, [r3, #8]
}
 800d74e:	bf00      	nop
 800d750:	3724      	adds	r7, #36	; 0x24
 800d752:	46bd      	mov	sp, r7
 800d754:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d758:	4770      	bx	lr
 800d75a:	bf00      	nop
 800d75c:	58024400 	.word	0x58024400
 800d760:	03d09000 	.word	0x03d09000
 800d764:	46000000 	.word	0x46000000
 800d768:	4c742400 	.word	0x4c742400
 800d76c:	4a742400 	.word	0x4a742400
 800d770:	4c3ebc20 	.word	0x4c3ebc20

0800d774 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800d774:	b480      	push	{r7}
 800d776:	b089      	sub	sp, #36	; 0x24
 800d778:	af00      	add	r7, sp, #0
 800d77a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d77c:	4ba1      	ldr	r3, [pc, #644]	; (800da04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d77e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d780:	f003 0303 	and.w	r3, r3, #3
 800d784:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800d786:	4b9f      	ldr	r3, [pc, #636]	; (800da04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d788:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d78a:	0d1b      	lsrs	r3, r3, #20
 800d78c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d790:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800d792:	4b9c      	ldr	r3, [pc, #624]	; (800da04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d794:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d796:	0a1b      	lsrs	r3, r3, #8
 800d798:	f003 0301 	and.w	r3, r3, #1
 800d79c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800d79e:	4b99      	ldr	r3, [pc, #612]	; (800da04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d7a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d7a2:	08db      	lsrs	r3, r3, #3
 800d7a4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d7a8:	693a      	ldr	r2, [r7, #16]
 800d7aa:	fb02 f303 	mul.w	r3, r2, r3
 800d7ae:	ee07 3a90 	vmov	s15, r3
 800d7b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d7b6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800d7ba:	697b      	ldr	r3, [r7, #20]
 800d7bc:	2b00      	cmp	r3, #0
 800d7be:	f000 8111 	beq.w	800d9e4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800d7c2:	69bb      	ldr	r3, [r7, #24]
 800d7c4:	2b02      	cmp	r3, #2
 800d7c6:	f000 8083 	beq.w	800d8d0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800d7ca:	69bb      	ldr	r3, [r7, #24]
 800d7cc:	2b02      	cmp	r3, #2
 800d7ce:	f200 80a1 	bhi.w	800d914 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800d7d2:	69bb      	ldr	r3, [r7, #24]
 800d7d4:	2b00      	cmp	r3, #0
 800d7d6:	d003      	beq.n	800d7e0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800d7d8:	69bb      	ldr	r3, [r7, #24]
 800d7da:	2b01      	cmp	r3, #1
 800d7dc:	d056      	beq.n	800d88c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800d7de:	e099      	b.n	800d914 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d7e0:	4b88      	ldr	r3, [pc, #544]	; (800da04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	f003 0320 	and.w	r3, r3, #32
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d02d      	beq.n	800d848 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d7ec:	4b85      	ldr	r3, [pc, #532]	; (800da04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d7ee:	681b      	ldr	r3, [r3, #0]
 800d7f0:	08db      	lsrs	r3, r3, #3
 800d7f2:	f003 0303 	and.w	r3, r3, #3
 800d7f6:	4a84      	ldr	r2, [pc, #528]	; (800da08 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800d7f8:	fa22 f303 	lsr.w	r3, r2, r3
 800d7fc:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d7fe:	68bb      	ldr	r3, [r7, #8]
 800d800:	ee07 3a90 	vmov	s15, r3
 800d804:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d808:	697b      	ldr	r3, [r7, #20]
 800d80a:	ee07 3a90 	vmov	s15, r3
 800d80e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d812:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d816:	4b7b      	ldr	r3, [pc, #492]	; (800da04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d81a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d81e:	ee07 3a90 	vmov	s15, r3
 800d822:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d826:	ed97 6a03 	vldr	s12, [r7, #12]
 800d82a:	eddf 5a78 	vldr	s11, [pc, #480]	; 800da0c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d82e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d832:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d836:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d83a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d83e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d842:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800d846:	e087      	b.n	800d958 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d848:	697b      	ldr	r3, [r7, #20]
 800d84a:	ee07 3a90 	vmov	s15, r3
 800d84e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d852:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800da10 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800d856:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d85a:	4b6a      	ldr	r3, [pc, #424]	; (800da04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d85c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d85e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d862:	ee07 3a90 	vmov	s15, r3
 800d866:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d86a:	ed97 6a03 	vldr	s12, [r7, #12]
 800d86e:	eddf 5a67 	vldr	s11, [pc, #412]	; 800da0c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d872:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d876:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d87a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d87e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d882:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d886:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d88a:	e065      	b.n	800d958 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d88c:	697b      	ldr	r3, [r7, #20]
 800d88e:	ee07 3a90 	vmov	s15, r3
 800d892:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d896:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800da14 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800d89a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d89e:	4b59      	ldr	r3, [pc, #356]	; (800da04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d8a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d8a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d8a6:	ee07 3a90 	vmov	s15, r3
 800d8aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d8ae:	ed97 6a03 	vldr	s12, [r7, #12]
 800d8b2:	eddf 5a56 	vldr	s11, [pc, #344]	; 800da0c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d8b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d8ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d8be:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d8c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d8c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d8ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d8ce:	e043      	b.n	800d958 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d8d0:	697b      	ldr	r3, [r7, #20]
 800d8d2:	ee07 3a90 	vmov	s15, r3
 800d8d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d8da:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800da18 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800d8de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d8e2:	4b48      	ldr	r3, [pc, #288]	; (800da04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d8e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d8e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d8ea:	ee07 3a90 	vmov	s15, r3
 800d8ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d8f2:	ed97 6a03 	vldr	s12, [r7, #12]
 800d8f6:	eddf 5a45 	vldr	s11, [pc, #276]	; 800da0c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d8fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d8fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d902:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d906:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d90a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d90e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d912:	e021      	b.n	800d958 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d914:	697b      	ldr	r3, [r7, #20]
 800d916:	ee07 3a90 	vmov	s15, r3
 800d91a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d91e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800da14 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800d922:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d926:	4b37      	ldr	r3, [pc, #220]	; (800da04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d92a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d92e:	ee07 3a90 	vmov	s15, r3
 800d932:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d936:	ed97 6a03 	vldr	s12, [r7, #12]
 800d93a:	eddf 5a34 	vldr	s11, [pc, #208]	; 800da0c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d93e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d942:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d946:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d94a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d94e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d952:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d956:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800d958:	4b2a      	ldr	r3, [pc, #168]	; (800da04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d95a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d95c:	0a5b      	lsrs	r3, r3, #9
 800d95e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d962:	ee07 3a90 	vmov	s15, r3
 800d966:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d96a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d96e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d972:	edd7 6a07 	vldr	s13, [r7, #28]
 800d976:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d97a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d97e:	ee17 2a90 	vmov	r2, s15
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800d986:	4b1f      	ldr	r3, [pc, #124]	; (800da04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d98a:	0c1b      	lsrs	r3, r3, #16
 800d98c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d990:	ee07 3a90 	vmov	s15, r3
 800d994:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d998:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d99c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d9a0:	edd7 6a07 	vldr	s13, [r7, #28]
 800d9a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d9a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d9ac:	ee17 2a90 	vmov	r2, s15
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800d9b4:	4b13      	ldr	r3, [pc, #76]	; (800da04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d9b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d9b8:	0e1b      	lsrs	r3, r3, #24
 800d9ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d9be:	ee07 3a90 	vmov	s15, r3
 800d9c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d9c6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d9ca:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d9ce:	edd7 6a07 	vldr	s13, [r7, #28]
 800d9d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d9d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d9da:	ee17 2a90 	vmov	r2, s15
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800d9e2:	e008      	b.n	800d9f6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	2200      	movs	r2, #0
 800d9e8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	2200      	movs	r2, #0
 800d9ee:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	2200      	movs	r2, #0
 800d9f4:	609a      	str	r2, [r3, #8]
}
 800d9f6:	bf00      	nop
 800d9f8:	3724      	adds	r7, #36	; 0x24
 800d9fa:	46bd      	mov	sp, r7
 800d9fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da00:	4770      	bx	lr
 800da02:	bf00      	nop
 800da04:	58024400 	.word	0x58024400
 800da08:	03d09000 	.word	0x03d09000
 800da0c:	46000000 	.word	0x46000000
 800da10:	4c742400 	.word	0x4c742400
 800da14:	4a742400 	.word	0x4a742400
 800da18:	4c3ebc20 	.word	0x4c3ebc20

0800da1c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800da1c:	b480      	push	{r7}
 800da1e:	b089      	sub	sp, #36	; 0x24
 800da20:	af00      	add	r7, sp, #0
 800da22:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800da24:	4ba0      	ldr	r3, [pc, #640]	; (800dca8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800da26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800da28:	f003 0303 	and.w	r3, r3, #3
 800da2c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800da2e:	4b9e      	ldr	r3, [pc, #632]	; (800dca8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800da30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800da32:	091b      	lsrs	r3, r3, #4
 800da34:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800da38:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800da3a:	4b9b      	ldr	r3, [pc, #620]	; (800dca8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800da3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da3e:	f003 0301 	and.w	r3, r3, #1
 800da42:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800da44:	4b98      	ldr	r3, [pc, #608]	; (800dca8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800da46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800da48:	08db      	lsrs	r3, r3, #3
 800da4a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800da4e:	693a      	ldr	r2, [r7, #16]
 800da50:	fb02 f303 	mul.w	r3, r2, r3
 800da54:	ee07 3a90 	vmov	s15, r3
 800da58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800da5c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800da60:	697b      	ldr	r3, [r7, #20]
 800da62:	2b00      	cmp	r3, #0
 800da64:	f000 8111 	beq.w	800dc8a <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800da68:	69bb      	ldr	r3, [r7, #24]
 800da6a:	2b02      	cmp	r3, #2
 800da6c:	f000 8083 	beq.w	800db76 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800da70:	69bb      	ldr	r3, [r7, #24]
 800da72:	2b02      	cmp	r3, #2
 800da74:	f200 80a1 	bhi.w	800dbba <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800da78:	69bb      	ldr	r3, [r7, #24]
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d003      	beq.n	800da86 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800da7e:	69bb      	ldr	r3, [r7, #24]
 800da80:	2b01      	cmp	r3, #1
 800da82:	d056      	beq.n	800db32 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800da84:	e099      	b.n	800dbba <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800da86:	4b88      	ldr	r3, [pc, #544]	; (800dca8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800da88:	681b      	ldr	r3, [r3, #0]
 800da8a:	f003 0320 	and.w	r3, r3, #32
 800da8e:	2b00      	cmp	r3, #0
 800da90:	d02d      	beq.n	800daee <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800da92:	4b85      	ldr	r3, [pc, #532]	; (800dca8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800da94:	681b      	ldr	r3, [r3, #0]
 800da96:	08db      	lsrs	r3, r3, #3
 800da98:	f003 0303 	and.w	r3, r3, #3
 800da9c:	4a83      	ldr	r2, [pc, #524]	; (800dcac <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800da9e:	fa22 f303 	lsr.w	r3, r2, r3
 800daa2:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800daa4:	68bb      	ldr	r3, [r7, #8]
 800daa6:	ee07 3a90 	vmov	s15, r3
 800daaa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800daae:	697b      	ldr	r3, [r7, #20]
 800dab0:	ee07 3a90 	vmov	s15, r3
 800dab4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dab8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dabc:	4b7a      	ldr	r3, [pc, #488]	; (800dca8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dabe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dac0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dac4:	ee07 3a90 	vmov	s15, r3
 800dac8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dacc:	ed97 6a03 	vldr	s12, [r7, #12]
 800dad0:	eddf 5a77 	vldr	s11, [pc, #476]	; 800dcb0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800dad4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dad8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dadc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800dae0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dae4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dae8:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800daec:	e087      	b.n	800dbfe <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800daee:	697b      	ldr	r3, [r7, #20]
 800daf0:	ee07 3a90 	vmov	s15, r3
 800daf4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800daf8:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800dcb4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800dafc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800db00:	4b69      	ldr	r3, [pc, #420]	; (800dca8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800db02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800db04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800db08:	ee07 3a90 	vmov	s15, r3
 800db0c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800db10:	ed97 6a03 	vldr	s12, [r7, #12]
 800db14:	eddf 5a66 	vldr	s11, [pc, #408]	; 800dcb0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800db18:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800db1c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800db20:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800db24:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800db28:	ee67 7a27 	vmul.f32	s15, s14, s15
 800db2c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800db30:	e065      	b.n	800dbfe <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800db32:	697b      	ldr	r3, [r7, #20]
 800db34:	ee07 3a90 	vmov	s15, r3
 800db38:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800db3c:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800dcb8 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800db40:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800db44:	4b58      	ldr	r3, [pc, #352]	; (800dca8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800db46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800db48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800db4c:	ee07 3a90 	vmov	s15, r3
 800db50:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800db54:	ed97 6a03 	vldr	s12, [r7, #12]
 800db58:	eddf 5a55 	vldr	s11, [pc, #340]	; 800dcb0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800db5c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800db60:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800db64:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800db68:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800db6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800db70:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800db74:	e043      	b.n	800dbfe <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800db76:	697b      	ldr	r3, [r7, #20]
 800db78:	ee07 3a90 	vmov	s15, r3
 800db7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800db80:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800dcbc <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800db84:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800db88:	4b47      	ldr	r3, [pc, #284]	; (800dca8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800db8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800db8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800db90:	ee07 3a90 	vmov	s15, r3
 800db94:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800db98:	ed97 6a03 	vldr	s12, [r7, #12]
 800db9c:	eddf 5a44 	vldr	s11, [pc, #272]	; 800dcb0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800dba0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dba4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dba8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800dbac:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dbb0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dbb4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800dbb8:	e021      	b.n	800dbfe <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800dbba:	697b      	ldr	r3, [r7, #20]
 800dbbc:	ee07 3a90 	vmov	s15, r3
 800dbc0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dbc4:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800dcb4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800dbc8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dbcc:	4b36      	ldr	r3, [pc, #216]	; (800dca8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dbce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dbd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dbd4:	ee07 3a90 	vmov	s15, r3
 800dbd8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dbdc:	ed97 6a03 	vldr	s12, [r7, #12]
 800dbe0:	eddf 5a33 	vldr	s11, [pc, #204]	; 800dcb0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800dbe4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dbe8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dbec:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800dbf0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dbf4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dbf8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800dbfc:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800dbfe:	4b2a      	ldr	r3, [pc, #168]	; (800dca8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dc00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dc02:	0a5b      	lsrs	r3, r3, #9
 800dc04:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dc08:	ee07 3a90 	vmov	s15, r3
 800dc0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dc10:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800dc14:	ee37 7a87 	vadd.f32	s14, s15, s14
 800dc18:	edd7 6a07 	vldr	s13, [r7, #28]
 800dc1c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dc20:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dc24:	ee17 2a90 	vmov	r2, s15
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800dc2c:	4b1e      	ldr	r3, [pc, #120]	; (800dca8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dc2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dc30:	0c1b      	lsrs	r3, r3, #16
 800dc32:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dc36:	ee07 3a90 	vmov	s15, r3
 800dc3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dc3e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800dc42:	ee37 7a87 	vadd.f32	s14, s15, s14
 800dc46:	edd7 6a07 	vldr	s13, [r7, #28]
 800dc4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dc4e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dc52:	ee17 2a90 	vmov	r2, s15
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800dc5a:	4b13      	ldr	r3, [pc, #76]	; (800dca8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dc5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dc5e:	0e1b      	lsrs	r3, r3, #24
 800dc60:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dc64:	ee07 3a90 	vmov	s15, r3
 800dc68:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dc6c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800dc70:	ee37 7a87 	vadd.f32	s14, s15, s14
 800dc74:	edd7 6a07 	vldr	s13, [r7, #28]
 800dc78:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dc7c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dc80:	ee17 2a90 	vmov	r2, s15
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800dc88:	e008      	b.n	800dc9c <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	2200      	movs	r2, #0
 800dc8e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	2200      	movs	r2, #0
 800dc94:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	2200      	movs	r2, #0
 800dc9a:	609a      	str	r2, [r3, #8]
}
 800dc9c:	bf00      	nop
 800dc9e:	3724      	adds	r7, #36	; 0x24
 800dca0:	46bd      	mov	sp, r7
 800dca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dca6:	4770      	bx	lr
 800dca8:	58024400 	.word	0x58024400
 800dcac:	03d09000 	.word	0x03d09000
 800dcb0:	46000000 	.word	0x46000000
 800dcb4:	4c742400 	.word	0x4c742400
 800dcb8:	4a742400 	.word	0x4a742400
 800dcbc:	4c3ebc20 	.word	0x4c3ebc20

0800dcc0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800dcc0:	b580      	push	{r7, lr}
 800dcc2:	b084      	sub	sp, #16
 800dcc4:	af00      	add	r7, sp, #0
 800dcc6:	6078      	str	r0, [r7, #4]
 800dcc8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800dcca:	2300      	movs	r3, #0
 800dccc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800dcce:	4b53      	ldr	r3, [pc, #332]	; (800de1c <RCCEx_PLL2_Config+0x15c>)
 800dcd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dcd2:	f003 0303 	and.w	r3, r3, #3
 800dcd6:	2b03      	cmp	r3, #3
 800dcd8:	d101      	bne.n	800dcde <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800dcda:	2301      	movs	r3, #1
 800dcdc:	e099      	b.n	800de12 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800dcde:	4b4f      	ldr	r3, [pc, #316]	; (800de1c <RCCEx_PLL2_Config+0x15c>)
 800dce0:	681b      	ldr	r3, [r3, #0]
 800dce2:	4a4e      	ldr	r2, [pc, #312]	; (800de1c <RCCEx_PLL2_Config+0x15c>)
 800dce4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800dce8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800dcea:	f7f6 fa2f 	bl	800414c <HAL_GetTick>
 800dcee:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800dcf0:	e008      	b.n	800dd04 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800dcf2:	f7f6 fa2b 	bl	800414c <HAL_GetTick>
 800dcf6:	4602      	mov	r2, r0
 800dcf8:	68bb      	ldr	r3, [r7, #8]
 800dcfa:	1ad3      	subs	r3, r2, r3
 800dcfc:	2b02      	cmp	r3, #2
 800dcfe:	d901      	bls.n	800dd04 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800dd00:	2303      	movs	r3, #3
 800dd02:	e086      	b.n	800de12 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800dd04:	4b45      	ldr	r3, [pc, #276]	; (800de1c <RCCEx_PLL2_Config+0x15c>)
 800dd06:	681b      	ldr	r3, [r3, #0]
 800dd08:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d1f0      	bne.n	800dcf2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800dd10:	4b42      	ldr	r3, [pc, #264]	; (800de1c <RCCEx_PLL2_Config+0x15c>)
 800dd12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dd14:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	681b      	ldr	r3, [r3, #0]
 800dd1c:	031b      	lsls	r3, r3, #12
 800dd1e:	493f      	ldr	r1, [pc, #252]	; (800de1c <RCCEx_PLL2_Config+0x15c>)
 800dd20:	4313      	orrs	r3, r2
 800dd22:	628b      	str	r3, [r1, #40]	; 0x28
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	685b      	ldr	r3, [r3, #4]
 800dd28:	3b01      	subs	r3, #1
 800dd2a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800dd2e:	687b      	ldr	r3, [r7, #4]
 800dd30:	689b      	ldr	r3, [r3, #8]
 800dd32:	3b01      	subs	r3, #1
 800dd34:	025b      	lsls	r3, r3, #9
 800dd36:	b29b      	uxth	r3, r3
 800dd38:	431a      	orrs	r2, r3
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	68db      	ldr	r3, [r3, #12]
 800dd3e:	3b01      	subs	r3, #1
 800dd40:	041b      	lsls	r3, r3, #16
 800dd42:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800dd46:	431a      	orrs	r2, r3
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	691b      	ldr	r3, [r3, #16]
 800dd4c:	3b01      	subs	r3, #1
 800dd4e:	061b      	lsls	r3, r3, #24
 800dd50:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800dd54:	4931      	ldr	r1, [pc, #196]	; (800de1c <RCCEx_PLL2_Config+0x15c>)
 800dd56:	4313      	orrs	r3, r2
 800dd58:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800dd5a:	4b30      	ldr	r3, [pc, #192]	; (800de1c <RCCEx_PLL2_Config+0x15c>)
 800dd5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd5e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	695b      	ldr	r3, [r3, #20]
 800dd66:	492d      	ldr	r1, [pc, #180]	; (800de1c <RCCEx_PLL2_Config+0x15c>)
 800dd68:	4313      	orrs	r3, r2
 800dd6a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800dd6c:	4b2b      	ldr	r3, [pc, #172]	; (800de1c <RCCEx_PLL2_Config+0x15c>)
 800dd6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd70:	f023 0220 	bic.w	r2, r3, #32
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	699b      	ldr	r3, [r3, #24]
 800dd78:	4928      	ldr	r1, [pc, #160]	; (800de1c <RCCEx_PLL2_Config+0x15c>)
 800dd7a:	4313      	orrs	r3, r2
 800dd7c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800dd7e:	4b27      	ldr	r3, [pc, #156]	; (800de1c <RCCEx_PLL2_Config+0x15c>)
 800dd80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd82:	4a26      	ldr	r2, [pc, #152]	; (800de1c <RCCEx_PLL2_Config+0x15c>)
 800dd84:	f023 0310 	bic.w	r3, r3, #16
 800dd88:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800dd8a:	4b24      	ldr	r3, [pc, #144]	; (800de1c <RCCEx_PLL2_Config+0x15c>)
 800dd8c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800dd8e:	4b24      	ldr	r3, [pc, #144]	; (800de20 <RCCEx_PLL2_Config+0x160>)
 800dd90:	4013      	ands	r3, r2
 800dd92:	687a      	ldr	r2, [r7, #4]
 800dd94:	69d2      	ldr	r2, [r2, #28]
 800dd96:	00d2      	lsls	r2, r2, #3
 800dd98:	4920      	ldr	r1, [pc, #128]	; (800de1c <RCCEx_PLL2_Config+0x15c>)
 800dd9a:	4313      	orrs	r3, r2
 800dd9c:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800dd9e:	4b1f      	ldr	r3, [pc, #124]	; (800de1c <RCCEx_PLL2_Config+0x15c>)
 800dda0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dda2:	4a1e      	ldr	r2, [pc, #120]	; (800de1c <RCCEx_PLL2_Config+0x15c>)
 800dda4:	f043 0310 	orr.w	r3, r3, #16
 800dda8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800ddaa:	683b      	ldr	r3, [r7, #0]
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	d106      	bne.n	800ddbe <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800ddb0:	4b1a      	ldr	r3, [pc, #104]	; (800de1c <RCCEx_PLL2_Config+0x15c>)
 800ddb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ddb4:	4a19      	ldr	r2, [pc, #100]	; (800de1c <RCCEx_PLL2_Config+0x15c>)
 800ddb6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ddba:	62d3      	str	r3, [r2, #44]	; 0x2c
 800ddbc:	e00f      	b.n	800ddde <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800ddbe:	683b      	ldr	r3, [r7, #0]
 800ddc0:	2b01      	cmp	r3, #1
 800ddc2:	d106      	bne.n	800ddd2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800ddc4:	4b15      	ldr	r3, [pc, #84]	; (800de1c <RCCEx_PLL2_Config+0x15c>)
 800ddc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ddc8:	4a14      	ldr	r2, [pc, #80]	; (800de1c <RCCEx_PLL2_Config+0x15c>)
 800ddca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ddce:	62d3      	str	r3, [r2, #44]	; 0x2c
 800ddd0:	e005      	b.n	800ddde <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800ddd2:	4b12      	ldr	r3, [pc, #72]	; (800de1c <RCCEx_PLL2_Config+0x15c>)
 800ddd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ddd6:	4a11      	ldr	r2, [pc, #68]	; (800de1c <RCCEx_PLL2_Config+0x15c>)
 800ddd8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800dddc:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800ddde:	4b0f      	ldr	r3, [pc, #60]	; (800de1c <RCCEx_PLL2_Config+0x15c>)
 800dde0:	681b      	ldr	r3, [r3, #0]
 800dde2:	4a0e      	ldr	r2, [pc, #56]	; (800de1c <RCCEx_PLL2_Config+0x15c>)
 800dde4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800dde8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ddea:	f7f6 f9af 	bl	800414c <HAL_GetTick>
 800ddee:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800ddf0:	e008      	b.n	800de04 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800ddf2:	f7f6 f9ab 	bl	800414c <HAL_GetTick>
 800ddf6:	4602      	mov	r2, r0
 800ddf8:	68bb      	ldr	r3, [r7, #8]
 800ddfa:	1ad3      	subs	r3, r2, r3
 800ddfc:	2b02      	cmp	r3, #2
 800ddfe:	d901      	bls.n	800de04 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800de00:	2303      	movs	r3, #3
 800de02:	e006      	b.n	800de12 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800de04:	4b05      	ldr	r3, [pc, #20]	; (800de1c <RCCEx_PLL2_Config+0x15c>)
 800de06:	681b      	ldr	r3, [r3, #0]
 800de08:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	d0f0      	beq.n	800ddf2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800de10:	7bfb      	ldrb	r3, [r7, #15]
}
 800de12:	4618      	mov	r0, r3
 800de14:	3710      	adds	r7, #16
 800de16:	46bd      	mov	sp, r7
 800de18:	bd80      	pop	{r7, pc}
 800de1a:	bf00      	nop
 800de1c:	58024400 	.word	0x58024400
 800de20:	ffff0007 	.word	0xffff0007

0800de24 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800de24:	b580      	push	{r7, lr}
 800de26:	b084      	sub	sp, #16
 800de28:	af00      	add	r7, sp, #0
 800de2a:	6078      	str	r0, [r7, #4]
 800de2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800de2e:	2300      	movs	r3, #0
 800de30:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800de32:	4b53      	ldr	r3, [pc, #332]	; (800df80 <RCCEx_PLL3_Config+0x15c>)
 800de34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800de36:	f003 0303 	and.w	r3, r3, #3
 800de3a:	2b03      	cmp	r3, #3
 800de3c:	d101      	bne.n	800de42 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800de3e:	2301      	movs	r3, #1
 800de40:	e099      	b.n	800df76 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800de42:	4b4f      	ldr	r3, [pc, #316]	; (800df80 <RCCEx_PLL3_Config+0x15c>)
 800de44:	681b      	ldr	r3, [r3, #0]
 800de46:	4a4e      	ldr	r2, [pc, #312]	; (800df80 <RCCEx_PLL3_Config+0x15c>)
 800de48:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800de4c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800de4e:	f7f6 f97d 	bl	800414c <HAL_GetTick>
 800de52:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800de54:	e008      	b.n	800de68 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800de56:	f7f6 f979 	bl	800414c <HAL_GetTick>
 800de5a:	4602      	mov	r2, r0
 800de5c:	68bb      	ldr	r3, [r7, #8]
 800de5e:	1ad3      	subs	r3, r2, r3
 800de60:	2b02      	cmp	r3, #2
 800de62:	d901      	bls.n	800de68 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800de64:	2303      	movs	r3, #3
 800de66:	e086      	b.n	800df76 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800de68:	4b45      	ldr	r3, [pc, #276]	; (800df80 <RCCEx_PLL3_Config+0x15c>)
 800de6a:	681b      	ldr	r3, [r3, #0]
 800de6c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800de70:	2b00      	cmp	r3, #0
 800de72:	d1f0      	bne.n	800de56 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800de74:	4b42      	ldr	r3, [pc, #264]	; (800df80 <RCCEx_PLL3_Config+0x15c>)
 800de76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800de78:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	681b      	ldr	r3, [r3, #0]
 800de80:	051b      	lsls	r3, r3, #20
 800de82:	493f      	ldr	r1, [pc, #252]	; (800df80 <RCCEx_PLL3_Config+0x15c>)
 800de84:	4313      	orrs	r3, r2
 800de86:	628b      	str	r3, [r1, #40]	; 0x28
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	685b      	ldr	r3, [r3, #4]
 800de8c:	3b01      	subs	r3, #1
 800de8e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	689b      	ldr	r3, [r3, #8]
 800de96:	3b01      	subs	r3, #1
 800de98:	025b      	lsls	r3, r3, #9
 800de9a:	b29b      	uxth	r3, r3
 800de9c:	431a      	orrs	r2, r3
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	68db      	ldr	r3, [r3, #12]
 800dea2:	3b01      	subs	r3, #1
 800dea4:	041b      	lsls	r3, r3, #16
 800dea6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800deaa:	431a      	orrs	r2, r3
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	691b      	ldr	r3, [r3, #16]
 800deb0:	3b01      	subs	r3, #1
 800deb2:	061b      	lsls	r3, r3, #24
 800deb4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800deb8:	4931      	ldr	r1, [pc, #196]	; (800df80 <RCCEx_PLL3_Config+0x15c>)
 800deba:	4313      	orrs	r3, r2
 800debc:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800debe:	4b30      	ldr	r3, [pc, #192]	; (800df80 <RCCEx_PLL3_Config+0x15c>)
 800dec0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dec2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	695b      	ldr	r3, [r3, #20]
 800deca:	492d      	ldr	r1, [pc, #180]	; (800df80 <RCCEx_PLL3_Config+0x15c>)
 800decc:	4313      	orrs	r3, r2
 800dece:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800ded0:	4b2b      	ldr	r3, [pc, #172]	; (800df80 <RCCEx_PLL3_Config+0x15c>)
 800ded2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ded4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	699b      	ldr	r3, [r3, #24]
 800dedc:	4928      	ldr	r1, [pc, #160]	; (800df80 <RCCEx_PLL3_Config+0x15c>)
 800dede:	4313      	orrs	r3, r2
 800dee0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800dee2:	4b27      	ldr	r3, [pc, #156]	; (800df80 <RCCEx_PLL3_Config+0x15c>)
 800dee4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dee6:	4a26      	ldr	r2, [pc, #152]	; (800df80 <RCCEx_PLL3_Config+0x15c>)
 800dee8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800deec:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800deee:	4b24      	ldr	r3, [pc, #144]	; (800df80 <RCCEx_PLL3_Config+0x15c>)
 800def0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800def2:	4b24      	ldr	r3, [pc, #144]	; (800df84 <RCCEx_PLL3_Config+0x160>)
 800def4:	4013      	ands	r3, r2
 800def6:	687a      	ldr	r2, [r7, #4]
 800def8:	69d2      	ldr	r2, [r2, #28]
 800defa:	00d2      	lsls	r2, r2, #3
 800defc:	4920      	ldr	r1, [pc, #128]	; (800df80 <RCCEx_PLL3_Config+0x15c>)
 800defe:	4313      	orrs	r3, r2
 800df00:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800df02:	4b1f      	ldr	r3, [pc, #124]	; (800df80 <RCCEx_PLL3_Config+0x15c>)
 800df04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df06:	4a1e      	ldr	r2, [pc, #120]	; (800df80 <RCCEx_PLL3_Config+0x15c>)
 800df08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800df0c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800df0e:	683b      	ldr	r3, [r7, #0]
 800df10:	2b00      	cmp	r3, #0
 800df12:	d106      	bne.n	800df22 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800df14:	4b1a      	ldr	r3, [pc, #104]	; (800df80 <RCCEx_PLL3_Config+0x15c>)
 800df16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df18:	4a19      	ldr	r2, [pc, #100]	; (800df80 <RCCEx_PLL3_Config+0x15c>)
 800df1a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800df1e:	62d3      	str	r3, [r2, #44]	; 0x2c
 800df20:	e00f      	b.n	800df42 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800df22:	683b      	ldr	r3, [r7, #0]
 800df24:	2b01      	cmp	r3, #1
 800df26:	d106      	bne.n	800df36 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800df28:	4b15      	ldr	r3, [pc, #84]	; (800df80 <RCCEx_PLL3_Config+0x15c>)
 800df2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df2c:	4a14      	ldr	r2, [pc, #80]	; (800df80 <RCCEx_PLL3_Config+0x15c>)
 800df2e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800df32:	62d3      	str	r3, [r2, #44]	; 0x2c
 800df34:	e005      	b.n	800df42 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800df36:	4b12      	ldr	r3, [pc, #72]	; (800df80 <RCCEx_PLL3_Config+0x15c>)
 800df38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df3a:	4a11      	ldr	r2, [pc, #68]	; (800df80 <RCCEx_PLL3_Config+0x15c>)
 800df3c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800df40:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800df42:	4b0f      	ldr	r3, [pc, #60]	; (800df80 <RCCEx_PLL3_Config+0x15c>)
 800df44:	681b      	ldr	r3, [r3, #0]
 800df46:	4a0e      	ldr	r2, [pc, #56]	; (800df80 <RCCEx_PLL3_Config+0x15c>)
 800df48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800df4c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800df4e:	f7f6 f8fd 	bl	800414c <HAL_GetTick>
 800df52:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800df54:	e008      	b.n	800df68 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800df56:	f7f6 f8f9 	bl	800414c <HAL_GetTick>
 800df5a:	4602      	mov	r2, r0
 800df5c:	68bb      	ldr	r3, [r7, #8]
 800df5e:	1ad3      	subs	r3, r2, r3
 800df60:	2b02      	cmp	r3, #2
 800df62:	d901      	bls.n	800df68 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800df64:	2303      	movs	r3, #3
 800df66:	e006      	b.n	800df76 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800df68:	4b05      	ldr	r3, [pc, #20]	; (800df80 <RCCEx_PLL3_Config+0x15c>)
 800df6a:	681b      	ldr	r3, [r3, #0]
 800df6c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800df70:	2b00      	cmp	r3, #0
 800df72:	d0f0      	beq.n	800df56 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800df74:	7bfb      	ldrb	r3, [r7, #15]
}
 800df76:	4618      	mov	r0, r3
 800df78:	3710      	adds	r7, #16
 800df7a:	46bd      	mov	sp, r7
 800df7c:	bd80      	pop	{r7, pc}
 800df7e:	bf00      	nop
 800df80:	58024400 	.word	0x58024400
 800df84:	ffff0007 	.word	0xffff0007

0800df88 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800df88:	b580      	push	{r7, lr}
 800df8a:	b08a      	sub	sp, #40	; 0x28
 800df8c:	af00      	add	r7, sp, #0
 800df8e:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	2b00      	cmp	r3, #0
 800df94:	d101      	bne.n	800df9a <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800df96:	2301      	movs	r3, #1
 800df98:	e075      	b.n	800e086 <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800dfa0:	b2db      	uxtb	r3, r3
 800dfa2:	2b00      	cmp	r3, #0
 800dfa4:	d105      	bne.n	800dfb2 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	2200      	movs	r2, #0
 800dfaa:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800dfac:	6878      	ldr	r0, [r7, #4]
 800dfae:	f7f5 f965 	bl	800327c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	2204      	movs	r2, #4
 800dfb6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800dfba:	6878      	ldr	r0, [r7, #4]
 800dfbc:	f000 f868 	bl	800e090 <HAL_SD_InitCard>
 800dfc0:	4603      	mov	r3, r0
 800dfc2:	2b00      	cmp	r3, #0
 800dfc4:	d001      	beq.n	800dfca <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800dfc6:	2301      	movs	r3, #1
 800dfc8:	e05d      	b.n	800e086 <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800dfca:	f107 0308 	add.w	r3, r7, #8
 800dfce:	4619      	mov	r1, r3
 800dfd0:	6878      	ldr	r0, [r7, #4]
 800dfd2:	f000 fdaf 	bl	800eb34 <HAL_SD_GetCardStatus>
 800dfd6:	4603      	mov	r3, r0
 800dfd8:	2b00      	cmp	r3, #0
 800dfda:	d001      	beq.n	800dfe0 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 800dfdc:	2301      	movs	r3, #1
 800dfde:	e052      	b.n	800e086 <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 800dfe0:	7e3b      	ldrb	r3, [r7, #24]
 800dfe2:	b2db      	uxtb	r3, r3
 800dfe4:	627b      	str	r3, [r7, #36]	; 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 800dfe6:	7e7b      	ldrb	r3, [r7, #25]
 800dfe8:	b2db      	uxtb	r3, r3
 800dfea:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dff0:	2b01      	cmp	r3, #1
 800dff2:	d10a      	bne.n	800e00a <HAL_SD_Init+0x82>
 800dff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dff6:	2b00      	cmp	r3, #0
 800dff8:	d102      	bne.n	800e000 <HAL_SD_Init+0x78>
 800dffa:	6a3b      	ldr	r3, [r7, #32]
 800dffc:	2b00      	cmp	r3, #0
 800dffe:	d004      	beq.n	800e00a <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e006:	659a      	str	r2, [r3, #88]	; 0x58
 800e008:	e00b      	b.n	800e022 <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e00e:	2b01      	cmp	r3, #1
 800e010:	d104      	bne.n	800e01c <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e018:	659a      	str	r2, [r3, #88]	; 0x58
 800e01a:	e002      	b.n	800e022 <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	2200      	movs	r2, #0
 800e020:	659a      	str	r2, [r3, #88]	; 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	68db      	ldr	r3, [r3, #12]
 800e026:	4619      	mov	r1, r3
 800e028:	6878      	ldr	r0, [r7, #4]
 800e02a:	f000 fe6d 	bl	800ed08 <HAL_SD_ConfigWideBusOperation>
 800e02e:	4603      	mov	r3, r0
 800e030:	2b00      	cmp	r3, #0
 800e032:	d001      	beq.n	800e038 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 800e034:	2301      	movs	r3, #1
 800e036:	e026      	b.n	800e086 <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 800e038:	f7f6 f888 	bl	800414c <HAL_GetTick>
 800e03c:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800e03e:	e011      	b.n	800e064 <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800e040:	f7f6 f884 	bl	800414c <HAL_GetTick>
 800e044:	4602      	mov	r2, r0
 800e046:	69fb      	ldr	r3, [r7, #28]
 800e048:	1ad3      	subs	r3, r2, r3
 800e04a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e04e:	d109      	bne.n	800e064 <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800e056:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	2201      	movs	r2, #1
 800e05c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      return HAL_TIMEOUT;
 800e060:	2303      	movs	r3, #3
 800e062:	e010      	b.n	800e086 <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800e064:	6878      	ldr	r0, [r7, #4]
 800e066:	f000 ff61 	bl	800ef2c <HAL_SD_GetCardState>
 800e06a:	4603      	mov	r3, r0
 800e06c:	2b04      	cmp	r3, #4
 800e06e:	d1e7      	bne.n	800e040 <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	2200      	movs	r2, #0
 800e074:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	2200      	movs	r2, #0
 800e07a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	2201      	movs	r2, #1
 800e080:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return HAL_OK;
 800e084:	2300      	movs	r3, #0
}
 800e086:	4618      	mov	r0, r3
 800e088:	3728      	adds	r7, #40	; 0x28
 800e08a:	46bd      	mov	sp, r7
 800e08c:	bd80      	pop	{r7, pc}
	...

0800e090 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800e090:	b590      	push	{r4, r7, lr}
 800e092:	b08d      	sub	sp, #52	; 0x34
 800e094:	af02      	add	r7, sp, #8
 800e096:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800e098:	2300      	movs	r3, #0
 800e09a:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800e09c:	2300      	movs	r3, #0
 800e09e:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800e0a0:	2300      	movs	r3, #0
 800e0a2:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800e0a4:	2300      	movs	r3, #0
 800e0a6:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800e0a8:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800e0ac:	f04f 0100 	mov.w	r1, #0
 800e0b0:	f7fe fd24 	bl	800cafc <HAL_RCCEx_GetPeriphCLKFreq>
 800e0b4:	6278      	str	r0, [r7, #36]	; 0x24
  if (sdmmc_clk == 0U)
 800e0b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	d109      	bne.n	800e0d0 <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	2201      	movs	r2, #1
 800e0c0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800e0ca:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800e0cc:	2301      	movs	r3, #1
 800e0ce:	e070      	b.n	800e1b2 <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800e0d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0d2:	0a1b      	lsrs	r3, r3, #8
 800e0d4:	4a39      	ldr	r2, [pc, #228]	; (800e1bc <HAL_SD_InitCard+0x12c>)
 800e0d6:	fba2 2303 	umull	r2, r3, r2, r3
 800e0da:	091b      	lsrs	r3, r3, #4
 800e0dc:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	681c      	ldr	r4, [r3, #0]
 800e0e2:	466a      	mov	r2, sp
 800e0e4:	f107 0318 	add.w	r3, r7, #24
 800e0e8:	e893 0003 	ldmia.w	r3, {r0, r1}
 800e0ec:	e882 0003 	stmia.w	r2, {r0, r1}
 800e0f0:	f107 030c 	add.w	r3, r7, #12
 800e0f4:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e0f6:	4620      	mov	r0, r4
 800e0f8:	f004 fec4 	bl	8012e84 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	681b      	ldr	r3, [r3, #0]
 800e100:	4618      	mov	r0, r3
 800e102:	f004 ff07 	bl	8012f14 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 800e106:	69fb      	ldr	r3, [r7, #28]
 800e108:	2b00      	cmp	r3, #0
 800e10a:	d005      	beq.n	800e118 <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 800e10c:	69fb      	ldr	r3, [r7, #28]
 800e10e:	005b      	lsls	r3, r3, #1
 800e110:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e112:	fbb2 f3f3 	udiv	r3, r2, r3
 800e116:	627b      	str	r3, [r7, #36]	; 0x24
  }

  if (sdmmc_clk != 0U)
 800e118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e11a:	2b00      	cmp	r3, #0
 800e11c:	d007      	beq.n	800e12e <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 800e11e:	4a28      	ldr	r2, [pc, #160]	; (800e1c0 <HAL_SD_InitCard+0x130>)
 800e120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e122:	fbb2 f3f3 	udiv	r3, r2, r3
 800e126:	3301      	adds	r3, #1
 800e128:	4618      	mov	r0, r3
 800e12a:	f7f6 f81b 	bl	8004164 <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800e12e:	6878      	ldr	r0, [r7, #4]
 800e130:	f000 ffea 	bl	800f108 <SD_PowerON>
 800e134:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e136:	6a3b      	ldr	r3, [r7, #32]
 800e138:	2b00      	cmp	r3, #0
 800e13a:	d00b      	beq.n	800e154 <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	2201      	movs	r2, #1
 800e140:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode |= errorstate;
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e148:	6a3b      	ldr	r3, [r7, #32]
 800e14a:	431a      	orrs	r2, r3
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800e150:	2301      	movs	r3, #1
 800e152:	e02e      	b.n	800e1b2 <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800e154:	6878      	ldr	r0, [r7, #4]
 800e156:	f000 ff09 	bl	800ef6c <SD_InitCard>
 800e15a:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e15c:	6a3b      	ldr	r3, [r7, #32]
 800e15e:	2b00      	cmp	r3, #0
 800e160:	d00b      	beq.n	800e17a <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	2201      	movs	r2, #1
 800e166:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode |= errorstate;
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e16e:	6a3b      	ldr	r3, [r7, #32]
 800e170:	431a      	orrs	r2, r3
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800e176:	2301      	movs	r3, #1
 800e178:	e01b      	b.n	800e1b2 <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	681b      	ldr	r3, [r3, #0]
 800e17e:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e182:	4618      	mov	r0, r3
 800e184:	f004 ff5c 	bl	8013040 <SDMMC_CmdBlockLength>
 800e188:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e18a:	6a3b      	ldr	r3, [r7, #32]
 800e18c:	2b00      	cmp	r3, #0
 800e18e:	d00f      	beq.n	800e1b0 <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	681b      	ldr	r3, [r3, #0]
 800e194:	4a0b      	ldr	r2, [pc, #44]	; (800e1c4 <HAL_SD_InitCard+0x134>)
 800e196:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e19c:	6a3b      	ldr	r3, [r7, #32]
 800e19e:	431a      	orrs	r2, r3
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	2201      	movs	r2, #1
 800e1a8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return HAL_ERROR;
 800e1ac:	2301      	movs	r3, #1
 800e1ae:	e000      	b.n	800e1b2 <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 800e1b0:	2300      	movs	r3, #0
}
 800e1b2:	4618      	mov	r0, r3
 800e1b4:	372c      	adds	r7, #44	; 0x2c
 800e1b6:	46bd      	mov	sp, r7
 800e1b8:	bd90      	pop	{r4, r7, pc}
 800e1ba:	bf00      	nop
 800e1bc:	014f8b59 	.word	0x014f8b59
 800e1c0:	00012110 	.word	0x00012110
 800e1c4:	1fe00fff 	.word	0x1fe00fff

0800e1c8 <HAL_SD_ReadBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd,
                                        uint32_t NumberOfBlocks)
{
 800e1c8:	b580      	push	{r7, lr}
 800e1ca:	b08c      	sub	sp, #48	; 0x30
 800e1cc:	af00      	add	r7, sp, #0
 800e1ce:	60f8      	str	r0, [r7, #12]
 800e1d0:	60b9      	str	r1, [r7, #8]
 800e1d2:	607a      	str	r2, [r7, #4]
 800e1d4:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	62bb      	str	r3, [r7, #40]	; 0x28

  if (NULL == pData)
 800e1da:	68bb      	ldr	r3, [r7, #8]
 800e1dc:	2b00      	cmp	r3, #0
 800e1de:	d107      	bne.n	800e1f0 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800e1e0:	68fb      	ldr	r3, [r7, #12]
 800e1e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e1e4:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800e1e8:	68fb      	ldr	r3, [r7, #12]
 800e1ea:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800e1ec:	2301      	movs	r3, #1
 800e1ee:	e08d      	b.n	800e30c <HAL_SD_ReadBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 800e1f0:	68fb      	ldr	r3, [r7, #12]
 800e1f2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800e1f6:	b2db      	uxtb	r3, r3
 800e1f8:	2b01      	cmp	r3, #1
 800e1fa:	f040 8086 	bne.w	800e30a <HAL_SD_ReadBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800e1fe:	68fb      	ldr	r3, [r7, #12]
 800e200:	2200      	movs	r2, #0
 800e202:	635a      	str	r2, [r3, #52]	; 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800e204:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e206:	683b      	ldr	r3, [r7, #0]
 800e208:	441a      	add	r2, r3
 800e20a:	68fb      	ldr	r3, [r7, #12]
 800e20c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e20e:	429a      	cmp	r2, r3
 800e210:	d907      	bls.n	800e222 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800e212:	68fb      	ldr	r3, [r7, #12]
 800e214:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e216:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800e21a:	68fb      	ldr	r3, [r7, #12]
 800e21c:	635a      	str	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800e21e:	2301      	movs	r3, #1
 800e220:	e074      	b.n	800e30c <HAL_SD_ReadBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800e222:	68fb      	ldr	r3, [r7, #12]
 800e224:	2203      	movs	r2, #3
 800e226:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800e22a:	68fb      	ldr	r3, [r7, #12]
 800e22c:	681b      	ldr	r3, [r3, #0]
 800e22e:	2200      	movs	r2, #0
 800e230:	62da      	str	r2, [r3, #44]	; 0x2c

    hsd->pRxBuffPtr = pData;
 800e232:	68fb      	ldr	r3, [r7, #12]
 800e234:	68ba      	ldr	r2, [r7, #8]
 800e236:	625a      	str	r2, [r3, #36]	; 0x24
    hsd->RxXferSize = BLOCKSIZE * NumberOfBlocks;
 800e238:	683b      	ldr	r3, [r7, #0]
 800e23a:	025a      	lsls	r2, r3, #9
 800e23c:	68fb      	ldr	r3, [r7, #12]
 800e23e:	629a      	str	r2, [r3, #40]	; 0x28

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800e240:	68fb      	ldr	r3, [r7, #12]
 800e242:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e244:	2b01      	cmp	r3, #1
 800e246:	d002      	beq.n	800e24e <HAL_SD_ReadBlocks_DMA+0x86>
    {
      add *= 512U;
 800e248:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e24a:	025b      	lsls	r3, r3, #9
 800e24c:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e24e:	f04f 33ff 	mov.w	r3, #4294967295
 800e252:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800e254:	683b      	ldr	r3, [r7, #0]
 800e256:	025b      	lsls	r3, r3, #9
 800e258:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800e25a:	2390      	movs	r3, #144	; 0x90
 800e25c:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800e25e:	2302      	movs	r3, #2
 800e260:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800e262:	2300      	movs	r3, #0
 800e264:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800e266:	2300      	movs	r3, #0
 800e268:	627b      	str	r3, [r7, #36]	; 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800e26a:	68fb      	ldr	r3, [r7, #12]
 800e26c:	681b      	ldr	r3, [r3, #0]
 800e26e:	f107 0210 	add.w	r2, r7, #16
 800e272:	4611      	mov	r1, r2
 800e274:	4618      	mov	r0, r3
 800e276:	f004 feb7 	bl	8012fe8 <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800e27a:	68fb      	ldr	r3, [r7, #12]
 800e27c:	681b      	ldr	r3, [r3, #0]
 800e27e:	68da      	ldr	r2, [r3, #12]
 800e280:	68fb      	ldr	r3, [r7, #12]
 800e282:	681b      	ldr	r3, [r3, #0]
 800e284:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e288:	60da      	str	r2, [r3, #12]
    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800e28a:	68fb      	ldr	r3, [r7, #12]
 800e28c:	681b      	ldr	r3, [r3, #0]
 800e28e:	68ba      	ldr	r2, [r7, #8]
 800e290:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800e292:	68fb      	ldr	r3, [r7, #12]
 800e294:	681b      	ldr	r3, [r3, #0]
 800e296:	2201      	movs	r2, #1
 800e298:	651a      	str	r2, [r3, #80]	; 0x50

    /* Read Blocks in DMA mode */
    if (NumberOfBlocks > 1U)
 800e29a:	683b      	ldr	r3, [r7, #0]
 800e29c:	2b01      	cmp	r3, #1
 800e29e:	d90a      	bls.n	800e2b6 <HAL_SD_ReadBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800e2a0:	68fb      	ldr	r3, [r7, #12]
 800e2a2:	2282      	movs	r2, #130	; 0x82
 800e2a4:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800e2a6:	68fb      	ldr	r3, [r7, #12]
 800e2a8:	681b      	ldr	r3, [r3, #0]
 800e2aa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e2ac:	4618      	mov	r0, r3
 800e2ae:	f004 ff0d 	bl	80130cc <SDMMC_CmdReadMultiBlock>
 800e2b2:	62f8      	str	r0, [r7, #44]	; 0x2c
 800e2b4:	e009      	b.n	800e2ca <HAL_SD_ReadBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800e2b6:	68fb      	ldr	r3, [r7, #12]
 800e2b8:	2281      	movs	r2, #129	; 0x81
 800e2ba:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800e2bc:	68fb      	ldr	r3, [r7, #12]
 800e2be:	681b      	ldr	r3, [r3, #0]
 800e2c0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e2c2:	4618      	mov	r0, r3
 800e2c4:	f004 fedf 	bl	8013086 <SDMMC_CmdReadSingleBlock>
 800e2c8:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 800e2ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e2cc:	2b00      	cmp	r3, #0
 800e2ce:	d012      	beq.n	800e2f6 <HAL_SD_ReadBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e2d0:	68fb      	ldr	r3, [r7, #12]
 800e2d2:	681b      	ldr	r3, [r3, #0]
 800e2d4:	4a0f      	ldr	r2, [pc, #60]	; (800e314 <HAL_SD_ReadBlocks_DMA+0x14c>)
 800e2d6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800e2d8:	68fb      	ldr	r3, [r7, #12]
 800e2da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e2dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e2de:	431a      	orrs	r2, r3
 800e2e0:	68fb      	ldr	r3, [r7, #12]
 800e2e2:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 800e2e4:	68fb      	ldr	r3, [r7, #12]
 800e2e6:	2201      	movs	r2, #1
 800e2e8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800e2ec:	68fb      	ldr	r3, [r7, #12]
 800e2ee:	2200      	movs	r2, #0
 800e2f0:	62da      	str	r2, [r3, #44]	; 0x2c
      return HAL_ERROR;
 800e2f2:	2301      	movs	r3, #1
 800e2f4:	e00a      	b.n	800e30c <HAL_SD_ReadBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800e2f6:	68fb      	ldr	r3, [r7, #12]
 800e2f8:	681b      	ldr	r3, [r3, #0]
 800e2fa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e2fc:	68fb      	ldr	r3, [r7, #12]
 800e2fe:	681b      	ldr	r3, [r3, #0]
 800e300:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 800e304:	63da      	str	r2, [r3, #60]	; 0x3c


    return HAL_OK;
 800e306:	2300      	movs	r3, #0
 800e308:	e000      	b.n	800e30c <HAL_SD_ReadBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 800e30a:	2302      	movs	r3, #2
  }
}
 800e30c:	4618      	mov	r0, r3
 800e30e:	3730      	adds	r7, #48	; 0x30
 800e310:	46bd      	mov	sp, r7
 800e312:	bd80      	pop	{r7, pc}
 800e314:	1fe00fff 	.word	0x1fe00fff

0800e318 <HAL_SD_WriteBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, const uint8_t *pData, uint32_t BlockAdd,
                                         uint32_t NumberOfBlocks)
{
 800e318:	b580      	push	{r7, lr}
 800e31a:	b08c      	sub	sp, #48	; 0x30
 800e31c:	af00      	add	r7, sp, #0
 800e31e:	60f8      	str	r0, [r7, #12]
 800e320:	60b9      	str	r1, [r7, #8]
 800e322:	607a      	str	r2, [r7, #4]
 800e324:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	62bb      	str	r3, [r7, #40]	; 0x28

  if (NULL == pData)
 800e32a:	68bb      	ldr	r3, [r7, #8]
 800e32c:	2b00      	cmp	r3, #0
 800e32e:	d107      	bne.n	800e340 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800e330:	68fb      	ldr	r3, [r7, #12]
 800e332:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e334:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800e338:	68fb      	ldr	r3, [r7, #12]
 800e33a:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800e33c:	2301      	movs	r3, #1
 800e33e:	e08d      	b.n	800e45c <HAL_SD_WriteBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 800e340:	68fb      	ldr	r3, [r7, #12]
 800e342:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800e346:	b2db      	uxtb	r3, r3
 800e348:	2b01      	cmp	r3, #1
 800e34a:	f040 8086 	bne.w	800e45a <HAL_SD_WriteBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800e34e:	68fb      	ldr	r3, [r7, #12]
 800e350:	2200      	movs	r2, #0
 800e352:	635a      	str	r2, [r3, #52]	; 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800e354:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e356:	683b      	ldr	r3, [r7, #0]
 800e358:	441a      	add	r2, r3
 800e35a:	68fb      	ldr	r3, [r7, #12]
 800e35c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e35e:	429a      	cmp	r2, r3
 800e360:	d907      	bls.n	800e372 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800e362:	68fb      	ldr	r3, [r7, #12]
 800e364:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e366:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800e36a:	68fb      	ldr	r3, [r7, #12]
 800e36c:	635a      	str	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800e36e:	2301      	movs	r3, #1
 800e370:	e074      	b.n	800e45c <HAL_SD_WriteBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800e372:	68fb      	ldr	r3, [r7, #12]
 800e374:	2203      	movs	r2, #3
 800e376:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800e37a:	68fb      	ldr	r3, [r7, #12]
 800e37c:	681b      	ldr	r3, [r3, #0]
 800e37e:	2200      	movs	r2, #0
 800e380:	62da      	str	r2, [r3, #44]	; 0x2c

    hsd->pTxBuffPtr = pData;
 800e382:	68fb      	ldr	r3, [r7, #12]
 800e384:	68ba      	ldr	r2, [r7, #8]
 800e386:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize = BLOCKSIZE * NumberOfBlocks;
 800e388:	683b      	ldr	r3, [r7, #0]
 800e38a:	025a      	lsls	r2, r3, #9
 800e38c:	68fb      	ldr	r3, [r7, #12]
 800e38e:	621a      	str	r2, [r3, #32]

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800e390:	68fb      	ldr	r3, [r7, #12]
 800e392:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e394:	2b01      	cmp	r3, #1
 800e396:	d002      	beq.n	800e39e <HAL_SD_WriteBlocks_DMA+0x86>
    {
      add *= 512U;
 800e398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e39a:	025b      	lsls	r3, r3, #9
 800e39c:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e39e:	f04f 33ff 	mov.w	r3, #4294967295
 800e3a2:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800e3a4:	683b      	ldr	r3, [r7, #0]
 800e3a6:	025b      	lsls	r3, r3, #9
 800e3a8:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800e3aa:	2390      	movs	r3, #144	; 0x90
 800e3ac:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800e3ae:	2300      	movs	r3, #0
 800e3b0:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800e3b2:	2300      	movs	r3, #0
 800e3b4:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800e3b6:	2300      	movs	r3, #0
 800e3b8:	627b      	str	r3, [r7, #36]	; 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800e3ba:	68fb      	ldr	r3, [r7, #12]
 800e3bc:	681b      	ldr	r3, [r3, #0]
 800e3be:	f107 0210 	add.w	r2, r7, #16
 800e3c2:	4611      	mov	r1, r2
 800e3c4:	4618      	mov	r0, r3
 800e3c6:	f004 fe0f 	bl	8012fe8 <SDMMC_ConfigData>


    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800e3ca:	68fb      	ldr	r3, [r7, #12]
 800e3cc:	681b      	ldr	r3, [r3, #0]
 800e3ce:	68da      	ldr	r2, [r3, #12]
 800e3d0:	68fb      	ldr	r3, [r7, #12]
 800e3d2:	681b      	ldr	r3, [r3, #0]
 800e3d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e3d8:	60da      	str	r2, [r3, #12]

    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800e3da:	68fb      	ldr	r3, [r7, #12]
 800e3dc:	681b      	ldr	r3, [r3, #0]
 800e3de:	68ba      	ldr	r2, [r7, #8]
 800e3e0:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800e3e2:	68fb      	ldr	r3, [r7, #12]
 800e3e4:	681b      	ldr	r3, [r3, #0]
 800e3e6:	2201      	movs	r2, #1
 800e3e8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Write Blocks in Polling mode */
    if (NumberOfBlocks > 1U)
 800e3ea:	683b      	ldr	r3, [r7, #0]
 800e3ec:	2b01      	cmp	r3, #1
 800e3ee:	d90a      	bls.n	800e406 <HAL_SD_WriteBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800e3f0:	68fb      	ldr	r3, [r7, #12]
 800e3f2:	22a0      	movs	r2, #160	; 0xa0
 800e3f4:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800e3f6:	68fb      	ldr	r3, [r7, #12]
 800e3f8:	681b      	ldr	r3, [r3, #0]
 800e3fa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e3fc:	4618      	mov	r0, r3
 800e3fe:	f004 feab 	bl	8013158 <SDMMC_CmdWriteMultiBlock>
 800e402:	62f8      	str	r0, [r7, #44]	; 0x2c
 800e404:	e009      	b.n	800e41a <HAL_SD_WriteBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800e406:	68fb      	ldr	r3, [r7, #12]
 800e408:	2290      	movs	r2, #144	; 0x90
 800e40a:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800e40c:	68fb      	ldr	r3, [r7, #12]
 800e40e:	681b      	ldr	r3, [r3, #0]
 800e410:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e412:	4618      	mov	r0, r3
 800e414:	f004 fe7d 	bl	8013112 <SDMMC_CmdWriteSingleBlock>
 800e418:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 800e41a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e41c:	2b00      	cmp	r3, #0
 800e41e:	d012      	beq.n	800e446 <HAL_SD_WriteBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e420:	68fb      	ldr	r3, [r7, #12]
 800e422:	681b      	ldr	r3, [r3, #0]
 800e424:	4a0f      	ldr	r2, [pc, #60]	; (800e464 <HAL_SD_WriteBlocks_DMA+0x14c>)
 800e426:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800e428:	68fb      	ldr	r3, [r7, #12]
 800e42a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e42c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e42e:	431a      	orrs	r2, r3
 800e430:	68fb      	ldr	r3, [r7, #12]
 800e432:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 800e434:	68fb      	ldr	r3, [r7, #12]
 800e436:	2201      	movs	r2, #1
 800e438:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800e43c:	68fb      	ldr	r3, [r7, #12]
 800e43e:	2200      	movs	r2, #0
 800e440:	62da      	str	r2, [r3, #44]	; 0x2c
      return HAL_ERROR;
 800e442:	2301      	movs	r3, #1
 800e444:	e00a      	b.n	800e45c <HAL_SD_WriteBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND));
 800e446:	68fb      	ldr	r3, [r7, #12]
 800e448:	681b      	ldr	r3, [r3, #0]
 800e44a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e44c:	68fb      	ldr	r3, [r7, #12]
 800e44e:	681b      	ldr	r3, [r3, #0]
 800e450:	f442 728d 	orr.w	r2, r2, #282	; 0x11a
 800e454:	63da      	str	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800e456:	2300      	movs	r3, #0
 800e458:	e000      	b.n	800e45c <HAL_SD_WriteBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 800e45a:	2302      	movs	r3, #2
  }
}
 800e45c:	4618      	mov	r0, r3
 800e45e:	3730      	adds	r7, #48	; 0x30
 800e460:	46bd      	mov	sp, r7
 800e462:	bd80      	pop	{r7, pc}
 800e464:	1fe00fff 	.word	0x1fe00fff

0800e468 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800e468:	b580      	push	{r7, lr}
 800e46a:	b084      	sub	sp, #16
 800e46c:	af00      	add	r7, sp, #0
 800e46e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e474:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	681b      	ldr	r3, [r3, #0]
 800e47a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e47c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e480:	2b00      	cmp	r3, #0
 800e482:	d008      	beq.n	800e496 <HAL_SD_IRQHandler+0x2e>
 800e484:	68fb      	ldr	r3, [r7, #12]
 800e486:	f003 0308 	and.w	r3, r3, #8
 800e48a:	2b00      	cmp	r3, #0
 800e48c:	d003      	beq.n	800e496 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800e48e:	6878      	ldr	r0, [r7, #4]
 800e490:	f001 f926 	bl	800f6e0 <SD_Read_IT>
 800e494:	e19a      	b.n	800e7cc <HAL_SD_IRQHandler+0x364>
  }

  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	681b      	ldr	r3, [r3, #0]
 800e49a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e49c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e4a0:	2b00      	cmp	r3, #0
 800e4a2:	f000 80ac 	beq.w	800e5fe <HAL_SD_IRQHandler+0x196>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	681b      	ldr	r3, [r3, #0]
 800e4aa:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e4ae:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800e4b0:	687b      	ldr	r3, [r7, #4]
 800e4b2:	681b      	ldr	r3, [r3, #0]
 800e4b4:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	681a      	ldr	r2, [r3, #0]
 800e4ba:	4b59      	ldr	r3, [pc, #356]	; (800e620 <HAL_SD_IRQHandler+0x1b8>)
 800e4bc:	400b      	ands	r3, r1
 800e4be:	63d3      	str	r3, [r2, #60]	; 0x3c
                        SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE | \
                        SDMMC_IT_RXFIFOHF);

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	681b      	ldr	r3, [r3, #0]
 800e4c4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	681b      	ldr	r3, [r3, #0]
 800e4ca:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800e4ce:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	681b      	ldr	r3, [r3, #0]
 800e4d4:	68da      	ldr	r2, [r3, #12]
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	681b      	ldr	r3, [r3, #0]
 800e4da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e4de:	60da      	str	r2, [r3, #12]

    if ((context & SD_CONTEXT_IT) != 0U)
 800e4e0:	68fb      	ldr	r3, [r7, #12]
 800e4e2:	f003 0308 	and.w	r3, r3, #8
 800e4e6:	2b00      	cmp	r3, #0
 800e4e8:	d038      	beq.n	800e55c <HAL_SD_IRQHandler+0xf4>
    {
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800e4ea:	68fb      	ldr	r3, [r7, #12]
 800e4ec:	f003 0302 	and.w	r3, r3, #2
 800e4f0:	2b00      	cmp	r3, #0
 800e4f2:	d104      	bne.n	800e4fe <HAL_SD_IRQHandler+0x96>
 800e4f4:	68fb      	ldr	r3, [r7, #12]
 800e4f6:	f003 0320 	and.w	r3, r3, #32
 800e4fa:	2b00      	cmp	r3, #0
 800e4fc:	d011      	beq.n	800e522 <HAL_SD_IRQHandler+0xba>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	681b      	ldr	r3, [r3, #0]
 800e502:	4618      	mov	r0, r3
 800e504:	f004 fe4c 	bl	80131a0 <SDMMC_CmdStopTransfer>
 800e508:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800e50a:	68bb      	ldr	r3, [r7, #8]
 800e50c:	2b00      	cmp	r3, #0
 800e50e:	d008      	beq.n	800e522 <HAL_SD_IRQHandler+0xba>
        {
          hsd->ErrorCode |= errorstate;
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e514:	68bb      	ldr	r3, [r7, #8]
 800e516:	431a      	orrs	r2, r3
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	635a      	str	r2, [r3, #52]	; 0x34
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800e51c:	6878      	ldr	r0, [r7, #4]
 800e51e:	f000 f95b 	bl	800e7d8 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	681b      	ldr	r3, [r3, #0]
 800e526:	4a3f      	ldr	r2, [pc, #252]	; (800e624 <HAL_SD_IRQHandler+0x1bc>)
 800e528:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	2201      	movs	r2, #1
 800e52e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	2200      	movs	r2, #0
 800e536:	62da      	str	r2, [r3, #44]	; 0x2c
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800e538:	68fb      	ldr	r3, [r7, #12]
 800e53a:	f003 0301 	and.w	r3, r3, #1
 800e53e:	2b00      	cmp	r3, #0
 800e540:	d104      	bne.n	800e54c <HAL_SD_IRQHandler+0xe4>
 800e542:	68fb      	ldr	r3, [r7, #12]
 800e544:	f003 0302 	and.w	r3, r3, #2
 800e548:	2b00      	cmp	r3, #0
 800e54a:	d003      	beq.n	800e554 <HAL_SD_IRQHandler+0xec>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800e54c:	6878      	ldr	r0, [r7, #4]
 800e54e:	f006 fe55 	bl	80151fc <HAL_SD_RxCpltCallback>
 800e552:	e13b      	b.n	800e7cc <HAL_SD_IRQHandler+0x364>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800e554:	6878      	ldr	r0, [r7, #4]
 800e556:	f006 fe47 	bl	80151e8 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800e55a:	e137      	b.n	800e7cc <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800e55c:	68fb      	ldr	r3, [r7, #12]
 800e55e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e562:	2b00      	cmp	r3, #0
 800e564:	f000 8132 	beq.w	800e7cc <HAL_SD_IRQHandler+0x364>
      hsd->Instance->DLEN = 0;
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	681b      	ldr	r3, [r3, #0]
 800e56c:	2200      	movs	r2, #0
 800e56e:	629a      	str	r2, [r3, #40]	; 0x28
      hsd->Instance->DCTRL = 0;
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	681b      	ldr	r3, [r3, #0]
 800e574:	2200      	movs	r2, #0
 800e576:	62da      	str	r2, [r3, #44]	; 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	681b      	ldr	r3, [r3, #0]
 800e57c:	2200      	movs	r2, #0
 800e57e:	651a      	str	r2, [r3, #80]	; 0x50
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800e580:	68fb      	ldr	r3, [r7, #12]
 800e582:	f003 0302 	and.w	r3, r3, #2
 800e586:	2b00      	cmp	r3, #0
 800e588:	d104      	bne.n	800e594 <HAL_SD_IRQHandler+0x12c>
 800e58a:	68fb      	ldr	r3, [r7, #12]
 800e58c:	f003 0320 	and.w	r3, r3, #32
 800e590:	2b00      	cmp	r3, #0
 800e592:	d011      	beq.n	800e5b8 <HAL_SD_IRQHandler+0x150>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	681b      	ldr	r3, [r3, #0]
 800e598:	4618      	mov	r0, r3
 800e59a:	f004 fe01 	bl	80131a0 <SDMMC_CmdStopTransfer>
 800e59e:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800e5a0:	68bb      	ldr	r3, [r7, #8]
 800e5a2:	2b00      	cmp	r3, #0
 800e5a4:	d008      	beq.n	800e5b8 <HAL_SD_IRQHandler+0x150>
          hsd->ErrorCode |= errorstate;
 800e5a6:	687b      	ldr	r3, [r7, #4]
 800e5a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e5aa:	68bb      	ldr	r3, [r7, #8]
 800e5ac:	431a      	orrs	r2, r3
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	635a      	str	r2, [r3, #52]	; 0x34
          HAL_SD_ErrorCallback(hsd);
 800e5b2:	6878      	ldr	r0, [r7, #4]
 800e5b4:	f000 f910 	bl	800e7d8 <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 800e5b8:	687b      	ldr	r3, [r7, #4]
 800e5ba:	2201      	movs	r2, #1
 800e5bc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800e5c0:	687b      	ldr	r3, [r7, #4]
 800e5c2:	2200      	movs	r2, #0
 800e5c4:	62da      	str	r2, [r3, #44]	; 0x2c
      if (((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800e5c6:	68fb      	ldr	r3, [r7, #12]
 800e5c8:	f003 0310 	and.w	r3, r3, #16
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d104      	bne.n	800e5da <HAL_SD_IRQHandler+0x172>
 800e5d0:	68fb      	ldr	r3, [r7, #12]
 800e5d2:	f003 0320 	and.w	r3, r3, #32
 800e5d6:	2b00      	cmp	r3, #0
 800e5d8:	d002      	beq.n	800e5e0 <HAL_SD_IRQHandler+0x178>
        HAL_SD_TxCpltCallback(hsd);
 800e5da:	6878      	ldr	r0, [r7, #4]
 800e5dc:	f006 fe04 	bl	80151e8 <HAL_SD_TxCpltCallback>
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800e5e0:	68fb      	ldr	r3, [r7, #12]
 800e5e2:	f003 0301 	and.w	r3, r3, #1
 800e5e6:	2b00      	cmp	r3, #0
 800e5e8:	d105      	bne.n	800e5f6 <HAL_SD_IRQHandler+0x18e>
 800e5ea:	68fb      	ldr	r3, [r7, #12]
 800e5ec:	f003 0302 	and.w	r3, r3, #2
 800e5f0:	2b00      	cmp	r3, #0
 800e5f2:	f000 80eb 	beq.w	800e7cc <HAL_SD_IRQHandler+0x364>
        HAL_SD_RxCpltCallback(hsd);
 800e5f6:	6878      	ldr	r0, [r7, #4]
 800e5f8:	f006 fe00 	bl	80151fc <HAL_SD_RxCpltCallback>
}
 800e5fc:	e0e6      	b.n	800e7cc <HAL_SD_IRQHandler+0x364>
  else if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	681b      	ldr	r3, [r3, #0]
 800e602:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e604:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e608:	2b00      	cmp	r3, #0
 800e60a:	d00d      	beq.n	800e628 <HAL_SD_IRQHandler+0x1c0>
 800e60c:	68fb      	ldr	r3, [r7, #12]
 800e60e:	f003 0308 	and.w	r3, r3, #8
 800e612:	2b00      	cmp	r3, #0
 800e614:	d008      	beq.n	800e628 <HAL_SD_IRQHandler+0x1c0>
    SD_Write_IT(hsd);
 800e616:	6878      	ldr	r0, [r7, #4]
 800e618:	f001 f8a8 	bl	800f76c <SD_Write_IT>
 800e61c:	e0d6      	b.n	800e7cc <HAL_SD_IRQHandler+0x364>
 800e61e:	bf00      	nop
 800e620:	ffff3ec5 	.word	0xffff3ec5
 800e624:	18000f3a 	.word	0x18000f3a
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR |
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	681b      	ldr	r3, [r3, #0]
 800e62c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e62e:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800e632:	2b00      	cmp	r3, #0
 800e634:	f000 809d 	beq.w	800e772 <HAL_SD_IRQHandler+0x30a>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	681b      	ldr	r3, [r3, #0]
 800e63c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e63e:	f003 0302 	and.w	r3, r3, #2
 800e642:	2b00      	cmp	r3, #0
 800e644:	d005      	beq.n	800e652 <HAL_SD_IRQHandler+0x1ea>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e64a:	f043 0202 	orr.w	r2, r3, #2
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 800e652:	687b      	ldr	r3, [r7, #4]
 800e654:	681b      	ldr	r3, [r3, #0]
 800e656:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e658:	f003 0308 	and.w	r3, r3, #8
 800e65c:	2b00      	cmp	r3, #0
 800e65e:	d005      	beq.n	800e66c <HAL_SD_IRQHandler+0x204>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e664:	f043 0208 	orr.w	r2, r3, #8
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	681b      	ldr	r3, [r3, #0]
 800e670:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e672:	f003 0320 	and.w	r3, r3, #32
 800e676:	2b00      	cmp	r3, #0
 800e678:	d005      	beq.n	800e686 <HAL_SD_IRQHandler+0x21e>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800e67a:	687b      	ldr	r3, [r7, #4]
 800e67c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e67e:	f043 0220 	orr.w	r2, r3, #32
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 800e686:	687b      	ldr	r3, [r7, #4]
 800e688:	681b      	ldr	r3, [r3, #0]
 800e68a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e68c:	f003 0310 	and.w	r3, r3, #16
 800e690:	2b00      	cmp	r3, #0
 800e692:	d005      	beq.n	800e6a0 <HAL_SD_IRQHandler+0x238>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e698:	f043 0210 	orr.w	r2, r3, #16
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	681b      	ldr	r3, [r3, #0]
 800e6a4:	4a4b      	ldr	r2, [pc, #300]	; (800e7d4 <HAL_SD_IRQHandler+0x36c>)
 800e6a6:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	681b      	ldr	r3, [r3, #0]
 800e6ac:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e6ae:	687b      	ldr	r3, [r7, #4]
 800e6b0:	681b      	ldr	r3, [r3, #0]
 800e6b2:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800e6b6:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	681b      	ldr	r3, [r3, #0]
 800e6bc:	68da      	ldr	r2, [r3, #12]
 800e6be:	687b      	ldr	r3, [r7, #4]
 800e6c0:	681b      	ldr	r3, [r3, #0]
 800e6c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e6c6:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	681b      	ldr	r3, [r3, #0]
 800e6cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	681b      	ldr	r3, [r3, #0]
 800e6d2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e6d6:	62da      	str	r2, [r3, #44]	; 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	681b      	ldr	r3, [r3, #0]
 800e6dc:	68da      	ldr	r2, [r3, #12]
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	681b      	ldr	r3, [r3, #0]
 800e6e2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800e6e6:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	681b      	ldr	r3, [r3, #0]
 800e6ec:	4618      	mov	r0, r3
 800e6ee:	f004 fd57 	bl	80131a0 <SDMMC_CmdStopTransfer>
 800e6f2:	4602      	mov	r2, r0
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e6f8:	431a      	orrs	r2, r3
 800e6fa:	687b      	ldr	r3, [r7, #4]
 800e6fc:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	681b      	ldr	r3, [r3, #0]
 800e702:	68da      	ldr	r2, [r3, #12]
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	681b      	ldr	r3, [r3, #0]
 800e708:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800e70c:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	681b      	ldr	r3, [r3, #0]
 800e712:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e716:	639a      	str	r2, [r3, #56]	; 0x38
    if ((context & SD_CONTEXT_IT) != 0U)
 800e718:	68fb      	ldr	r3, [r7, #12]
 800e71a:	f003 0308 	and.w	r3, r3, #8
 800e71e:	2b00      	cmp	r3, #0
 800e720:	d00a      	beq.n	800e738 <HAL_SD_IRQHandler+0x2d0>
      hsd->State = HAL_SD_STATE_READY;
 800e722:	687b      	ldr	r3, [r7, #4]
 800e724:	2201      	movs	r2, #1
 800e726:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	2200      	movs	r2, #0
 800e72e:	62da      	str	r2, [r3, #44]	; 0x2c
      HAL_SD_ErrorCallback(hsd);
 800e730:	6878      	ldr	r0, [r7, #4]
 800e732:	f000 f851 	bl	800e7d8 <HAL_SD_ErrorCallback>
}
 800e736:	e049      	b.n	800e7cc <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800e738:	68fb      	ldr	r3, [r7, #12]
 800e73a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e73e:	2b00      	cmp	r3, #0
 800e740:	d044      	beq.n	800e7cc <HAL_SD_IRQHandler+0x364>
      if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e746:	2b00      	cmp	r3, #0
 800e748:	d040      	beq.n	800e7cc <HAL_SD_IRQHandler+0x364>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800e74a:	687b      	ldr	r3, [r7, #4]
 800e74c:	681b      	ldr	r3, [r3, #0]
 800e74e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	681b      	ldr	r3, [r3, #0]
 800e754:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800e758:	63da      	str	r2, [r3, #60]	; 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	681b      	ldr	r3, [r3, #0]
 800e75e:	2200      	movs	r2, #0
 800e760:	651a      	str	r2, [r3, #80]	; 0x50
        hsd->State = HAL_SD_STATE_READY;
 800e762:	687b      	ldr	r3, [r7, #4]
 800e764:	2201      	movs	r2, #1
 800e766:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
        HAL_SD_ErrorCallback(hsd);
 800e76a:	6878      	ldr	r0, [r7, #4]
 800e76c:	f000 f834 	bl	800e7d8 <HAL_SD_ErrorCallback>
}
 800e770:	e02c      	b.n	800e7cc <HAL_SD_IRQHandler+0x364>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	681b      	ldr	r3, [r3, #0]
 800e776:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e778:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	d025      	beq.n	800e7cc <HAL_SD_IRQHandler+0x364>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	681b      	ldr	r3, [r3, #0]
 800e784:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e788:	639a      	str	r2, [r3, #56]	; 0x38
    if (READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	681b      	ldr	r3, [r3, #0]
 800e78e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e790:	f003 0304 	and.w	r3, r3, #4
 800e794:	2b00      	cmp	r3, #0
 800e796:	d10c      	bne.n	800e7b2 <HAL_SD_IRQHandler+0x34a>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800e798:	68fb      	ldr	r3, [r7, #12]
 800e79a:	f003 0320 	and.w	r3, r3, #32
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d003      	beq.n	800e7aa <HAL_SD_IRQHandler+0x342>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 800e7a2:	6878      	ldr	r0, [r7, #4]
 800e7a4:	f001 f84a 	bl	800f83c <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
}
 800e7a8:	e010      	b.n	800e7cc <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 800e7aa:	6878      	ldr	r0, [r7, #4]
 800e7ac:	f001 f832 	bl	800f814 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
}
 800e7b0:	e00c      	b.n	800e7cc <HAL_SD_IRQHandler+0x364>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800e7b2:	68fb      	ldr	r3, [r7, #12]
 800e7b4:	f003 0320 	and.w	r3, r3, #32
 800e7b8:	2b00      	cmp	r3, #0
 800e7ba:	d003      	beq.n	800e7c4 <HAL_SD_IRQHandler+0x35c>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 800e7bc:	6878      	ldr	r0, [r7, #4]
 800e7be:	f001 f833 	bl	800f828 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
}
 800e7c2:	e003      	b.n	800e7cc <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 800e7c4:	6878      	ldr	r0, [r7, #4]
 800e7c6:	f001 f81b 	bl	800f800 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 800e7ca:	e7ff      	b.n	800e7cc <HAL_SD_IRQHandler+0x364>
 800e7cc:	bf00      	nop
 800e7ce:	3710      	adds	r7, #16
 800e7d0:	46bd      	mov	sp, r7
 800e7d2:	bd80      	pop	{r7, pc}
 800e7d4:	18000f3a 	.word	0x18000f3a

0800e7d8 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800e7d8:	b480      	push	{r7}
 800e7da:	b083      	sub	sp, #12
 800e7dc:	af00      	add	r7, sp, #0
 800e7de:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800e7e0:	bf00      	nop
 800e7e2:	370c      	adds	r7, #12
 800e7e4:	46bd      	mov	sp, r7
 800e7e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7ea:	4770      	bx	lr

0800e7ec <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800e7ec:	b480      	push	{r7}
 800e7ee:	b083      	sub	sp, #12
 800e7f0:	af00      	add	r7, sp, #0
 800e7f2:	6078      	str	r0, [r7, #4]
 800e7f4:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e7fa:	0f9b      	lsrs	r3, r3, #30
 800e7fc:	b2da      	uxtb	r2, r3
 800e7fe:	683b      	ldr	r3, [r7, #0]
 800e800:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e806:	0e9b      	lsrs	r3, r3, #26
 800e808:	b2db      	uxtb	r3, r3
 800e80a:	f003 030f 	and.w	r3, r3, #15
 800e80e:	b2da      	uxtb	r2, r3
 800e810:	683b      	ldr	r3, [r7, #0]
 800e812:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e818:	0e1b      	lsrs	r3, r3, #24
 800e81a:	b2db      	uxtb	r3, r3
 800e81c:	f003 0303 	and.w	r3, r3, #3
 800e820:	b2da      	uxtb	r2, r3
 800e822:	683b      	ldr	r3, [r7, #0]
 800e824:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e82a:	0c1b      	lsrs	r3, r3, #16
 800e82c:	b2da      	uxtb	r2, r3
 800e82e:	683b      	ldr	r3, [r7, #0]
 800e830:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e836:	0a1b      	lsrs	r3, r3, #8
 800e838:	b2da      	uxtb	r2, r3
 800e83a:	683b      	ldr	r3, [r7, #0]
 800e83c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e842:	b2da      	uxtb	r2, r3
 800e844:	683b      	ldr	r3, [r7, #0]
 800e846:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e84c:	0d1b      	lsrs	r3, r3, #20
 800e84e:	b29a      	uxth	r2, r3
 800e850:	683b      	ldr	r3, [r7, #0]
 800e852:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e858:	0c1b      	lsrs	r3, r3, #16
 800e85a:	b2db      	uxtb	r3, r3
 800e85c:	f003 030f 	and.w	r3, r3, #15
 800e860:	b2da      	uxtb	r2, r3
 800e862:	683b      	ldr	r3, [r7, #0]
 800e864:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e86a:	0bdb      	lsrs	r3, r3, #15
 800e86c:	b2db      	uxtb	r3, r3
 800e86e:	f003 0301 	and.w	r3, r3, #1
 800e872:	b2da      	uxtb	r2, r3
 800e874:	683b      	ldr	r3, [r7, #0]
 800e876:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e87c:	0b9b      	lsrs	r3, r3, #14
 800e87e:	b2db      	uxtb	r3, r3
 800e880:	f003 0301 	and.w	r3, r3, #1
 800e884:	b2da      	uxtb	r2, r3
 800e886:	683b      	ldr	r3, [r7, #0]
 800e888:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800e88a:	687b      	ldr	r3, [r7, #4]
 800e88c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e88e:	0b5b      	lsrs	r3, r3, #13
 800e890:	b2db      	uxtb	r3, r3
 800e892:	f003 0301 	and.w	r3, r3, #1
 800e896:	b2da      	uxtb	r2, r3
 800e898:	683b      	ldr	r3, [r7, #0]
 800e89a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e8a0:	0b1b      	lsrs	r3, r3, #12
 800e8a2:	b2db      	uxtb	r3, r3
 800e8a4:	f003 0301 	and.w	r3, r3, #1
 800e8a8:	b2da      	uxtb	r2, r3
 800e8aa:	683b      	ldr	r3, [r7, #0]
 800e8ac:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800e8ae:	683b      	ldr	r3, [r7, #0]
 800e8b0:	2200      	movs	r2, #0
 800e8b2:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e8b8:	2b00      	cmp	r3, #0
 800e8ba:	d163      	bne.n	800e984 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e8c0:	009a      	lsls	r2, r3, #2
 800e8c2:	f640 73fc 	movw	r3, #4092	; 0xffc
 800e8c6:	4013      	ands	r3, r2
 800e8c8:	687a      	ldr	r2, [r7, #4]
 800e8ca:	6e52      	ldr	r2, [r2, #100]	; 0x64
 800e8cc:	0f92      	lsrs	r2, r2, #30
 800e8ce:	431a      	orrs	r2, r3
 800e8d0:	683b      	ldr	r3, [r7, #0]
 800e8d2:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e8d8:	0edb      	lsrs	r3, r3, #27
 800e8da:	b2db      	uxtb	r3, r3
 800e8dc:	f003 0307 	and.w	r3, r3, #7
 800e8e0:	b2da      	uxtb	r2, r3
 800e8e2:	683b      	ldr	r3, [r7, #0]
 800e8e4:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800e8e6:	687b      	ldr	r3, [r7, #4]
 800e8e8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e8ea:	0e1b      	lsrs	r3, r3, #24
 800e8ec:	b2db      	uxtb	r3, r3
 800e8ee:	f003 0307 	and.w	r3, r3, #7
 800e8f2:	b2da      	uxtb	r2, r3
 800e8f4:	683b      	ldr	r3, [r7, #0]
 800e8f6:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e8fc:	0d5b      	lsrs	r3, r3, #21
 800e8fe:	b2db      	uxtb	r3, r3
 800e900:	f003 0307 	and.w	r3, r3, #7
 800e904:	b2da      	uxtb	r2, r3
 800e906:	683b      	ldr	r3, [r7, #0]
 800e908:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e90e:	0c9b      	lsrs	r3, r3, #18
 800e910:	b2db      	uxtb	r3, r3
 800e912:	f003 0307 	and.w	r3, r3, #7
 800e916:	b2da      	uxtb	r2, r3
 800e918:	683b      	ldr	r3, [r7, #0]
 800e91a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e920:	0bdb      	lsrs	r3, r3, #15
 800e922:	b2db      	uxtb	r3, r3
 800e924:	f003 0307 	and.w	r3, r3, #7
 800e928:	b2da      	uxtb	r2, r3
 800e92a:	683b      	ldr	r3, [r7, #0]
 800e92c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800e92e:	683b      	ldr	r3, [r7, #0]
 800e930:	691b      	ldr	r3, [r3, #16]
 800e932:	1c5a      	adds	r2, r3, #1
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800e938:	683b      	ldr	r3, [r7, #0]
 800e93a:	7e1b      	ldrb	r3, [r3, #24]
 800e93c:	b2db      	uxtb	r3, r3
 800e93e:	f003 0307 	and.w	r3, r3, #7
 800e942:	3302      	adds	r3, #2
 800e944:	2201      	movs	r2, #1
 800e946:	fa02 f303 	lsl.w	r3, r2, r3
 800e94a:	687a      	ldr	r2, [r7, #4]
 800e94c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800e94e:	fb03 f202 	mul.w	r2, r3, r2
 800e952:	687b      	ldr	r3, [r7, #4]
 800e954:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800e956:	683b      	ldr	r3, [r7, #0]
 800e958:	7a1b      	ldrb	r3, [r3, #8]
 800e95a:	b2db      	uxtb	r3, r3
 800e95c:	f003 030f 	and.w	r3, r3, #15
 800e960:	2201      	movs	r2, #1
 800e962:	409a      	lsls	r2, r3
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	64da      	str	r2, [r3, #76]	; 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e96c:	687a      	ldr	r2, [r7, #4]
 800e96e:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800e970:	0a52      	lsrs	r2, r2, #9
 800e972:	fb03 f202 	mul.w	r2, r3, r2
 800e976:	687b      	ldr	r3, [r7, #4]
 800e978:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.LogBlockSize = 512U;
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e980:	655a      	str	r2, [r3, #84]	; 0x54
 800e982:	e031      	b.n	800e9e8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e988:	2b01      	cmp	r3, #1
 800e98a:	d11d      	bne.n	800e9c8 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e990:	041b      	lsls	r3, r3, #16
 800e992:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e99a:	0c1b      	lsrs	r3, r3, #16
 800e99c:	431a      	orrs	r2, r3
 800e99e:	683b      	ldr	r3, [r7, #0]
 800e9a0:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800e9a2:	683b      	ldr	r3, [r7, #0]
 800e9a4:	691b      	ldr	r3, [r3, #16]
 800e9a6:	3301      	adds	r3, #1
 800e9a8:	029a      	lsls	r2, r3, #10
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.BlockSize = 512U;
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e9bc:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800e9be:	687b      	ldr	r3, [r7, #4]
 800e9c0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	655a      	str	r2, [r3, #84]	; 0x54
 800e9c6:	e00f      	b.n	800e9e8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	681b      	ldr	r3, [r3, #0]
 800e9cc:	4a58      	ldr	r2, [pc, #352]	; (800eb30 <HAL_SD_GetCardCSD+0x344>)
 800e9ce:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e9d4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	2201      	movs	r2, #1
 800e9e0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return HAL_ERROR;
 800e9e4:	2301      	movs	r3, #1
 800e9e6:	e09d      	b.n	800eb24 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e9ec:	0b9b      	lsrs	r3, r3, #14
 800e9ee:	b2db      	uxtb	r3, r3
 800e9f0:	f003 0301 	and.w	r3, r3, #1
 800e9f4:	b2da      	uxtb	r2, r3
 800e9f6:	683b      	ldr	r3, [r7, #0]
 800e9f8:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e9fe:	09db      	lsrs	r3, r3, #7
 800ea00:	b2db      	uxtb	r3, r3
 800ea02:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ea06:	b2da      	uxtb	r2, r3
 800ea08:	683b      	ldr	r3, [r7, #0]
 800ea0a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ea10:	b2db      	uxtb	r3, r3
 800ea12:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ea16:	b2da      	uxtb	r2, r3
 800ea18:	683b      	ldr	r3, [r7, #0]
 800ea1a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ea20:	0fdb      	lsrs	r3, r3, #31
 800ea22:	b2da      	uxtb	r2, r3
 800ea24:	683b      	ldr	r3, [r7, #0]
 800ea26:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ea2c:	0f5b      	lsrs	r3, r3, #29
 800ea2e:	b2db      	uxtb	r3, r3
 800ea30:	f003 0303 	and.w	r3, r3, #3
 800ea34:	b2da      	uxtb	r2, r3
 800ea36:	683b      	ldr	r3, [r7, #0]
 800ea38:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ea3e:	0e9b      	lsrs	r3, r3, #26
 800ea40:	b2db      	uxtb	r3, r3
 800ea42:	f003 0307 	and.w	r3, r3, #7
 800ea46:	b2da      	uxtb	r2, r3
 800ea48:	683b      	ldr	r3, [r7, #0]
 800ea4a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800ea4c:	687b      	ldr	r3, [r7, #4]
 800ea4e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ea50:	0d9b      	lsrs	r3, r3, #22
 800ea52:	b2db      	uxtb	r3, r3
 800ea54:	f003 030f 	and.w	r3, r3, #15
 800ea58:	b2da      	uxtb	r2, r3
 800ea5a:	683b      	ldr	r3, [r7, #0]
 800ea5c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ea62:	0d5b      	lsrs	r3, r3, #21
 800ea64:	b2db      	uxtb	r3, r3
 800ea66:	f003 0301 	and.w	r3, r3, #1
 800ea6a:	b2da      	uxtb	r2, r3
 800ea6c:	683b      	ldr	r3, [r7, #0]
 800ea6e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800ea72:	683b      	ldr	r3, [r7, #0]
 800ea74:	2200      	movs	r2, #0
 800ea76:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ea7e:	0c1b      	lsrs	r3, r3, #16
 800ea80:	b2db      	uxtb	r3, r3
 800ea82:	f003 0301 	and.w	r3, r3, #1
 800ea86:	b2da      	uxtb	r2, r3
 800ea88:	683b      	ldr	r3, [r7, #0]
 800ea8a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ea92:	0bdb      	lsrs	r3, r3, #15
 800ea94:	b2db      	uxtb	r3, r3
 800ea96:	f003 0301 	and.w	r3, r3, #1
 800ea9a:	b2da      	uxtb	r2, r3
 800ea9c:	683b      	ldr	r3, [r7, #0]
 800ea9e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800eaa2:	687b      	ldr	r3, [r7, #4]
 800eaa4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800eaa6:	0b9b      	lsrs	r3, r3, #14
 800eaa8:	b2db      	uxtb	r3, r3
 800eaaa:	f003 0301 	and.w	r3, r3, #1
 800eaae:	b2da      	uxtb	r2, r3
 800eab0:	683b      	ldr	r3, [r7, #0]
 800eab2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800eab6:	687b      	ldr	r3, [r7, #4]
 800eab8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800eaba:	0b5b      	lsrs	r3, r3, #13
 800eabc:	b2db      	uxtb	r3, r3
 800eabe:	f003 0301 	and.w	r3, r3, #1
 800eac2:	b2da      	uxtb	r2, r3
 800eac4:	683b      	ldr	r3, [r7, #0]
 800eac6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800eace:	0b1b      	lsrs	r3, r3, #12
 800ead0:	b2db      	uxtb	r3, r3
 800ead2:	f003 0301 	and.w	r3, r3, #1
 800ead6:	b2da      	uxtb	r2, r3
 800ead8:	683b      	ldr	r3, [r7, #0]
 800eada:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800eae2:	0a9b      	lsrs	r3, r3, #10
 800eae4:	b2db      	uxtb	r3, r3
 800eae6:	f003 0303 	and.w	r3, r3, #3
 800eaea:	b2da      	uxtb	r2, r3
 800eaec:	683b      	ldr	r3, [r7, #0]
 800eaee:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800eaf6:	0a1b      	lsrs	r3, r3, #8
 800eaf8:	b2db      	uxtb	r3, r3
 800eafa:	f003 0303 	and.w	r3, r3, #3
 800eafe:	b2da      	uxtb	r2, r3
 800eb00:	683b      	ldr	r3, [r7, #0]
 800eb02:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800eb0a:	085b      	lsrs	r3, r3, #1
 800eb0c:	b2db      	uxtb	r3, r3
 800eb0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800eb12:	b2da      	uxtb	r2, r3
 800eb14:	683b      	ldr	r3, [r7, #0]
 800eb16:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800eb1a:	683b      	ldr	r3, [r7, #0]
 800eb1c:	2201      	movs	r2, #1
 800eb1e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800eb22:	2300      	movs	r3, #0
}
 800eb24:	4618      	mov	r0, r3
 800eb26:	370c      	adds	r7, #12
 800eb28:	46bd      	mov	sp, r7
 800eb2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb2e:	4770      	bx	lr
 800eb30:	1fe00fff 	.word	0x1fe00fff

0800eb34 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 800eb34:	b580      	push	{r7, lr}
 800eb36:	b094      	sub	sp, #80	; 0x50
 800eb38:	af00      	add	r7, sp, #0
 800eb3a:	6078      	str	r0, [r7, #4]
 800eb3c:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800eb3e:	2300      	movs	r3, #0
 800eb40:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800eb4a:	b2db      	uxtb	r3, r3
 800eb4c:	2b03      	cmp	r3, #3
 800eb4e:	d101      	bne.n	800eb54 <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 800eb50:	2301      	movs	r3, #1
 800eb52:	e0a7      	b.n	800eca4 <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 800eb54:	f107 0308 	add.w	r3, r7, #8
 800eb58:	4619      	mov	r1, r3
 800eb5a:	6878      	ldr	r0, [r7, #4]
 800eb5c:	f000 fb62 	bl	800f224 <SD_SendSDStatus>
 800eb60:	64b8      	str	r0, [r7, #72]	; 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800eb62:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800eb64:	2b00      	cmp	r3, #0
 800eb66:	d011      	beq.n	800eb8c <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	681b      	ldr	r3, [r3, #0]
 800eb6c:	4a4f      	ldr	r2, [pc, #316]	; (800ecac <HAL_SD_GetCardStatus+0x178>)
 800eb6e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800eb74:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800eb76:	431a      	orrs	r2, r3
 800eb78:	687b      	ldr	r3, [r7, #4]
 800eb7a:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	2201      	movs	r2, #1
 800eb80:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    status = HAL_ERROR;
 800eb84:	2301      	movs	r3, #1
 800eb86:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800eb8a:	e070      	b.n	800ec6e <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800eb8c:	68bb      	ldr	r3, [r7, #8]
 800eb8e:	099b      	lsrs	r3, r3, #6
 800eb90:	b2db      	uxtb	r3, r3
 800eb92:	f003 0303 	and.w	r3, r3, #3
 800eb96:	b2da      	uxtb	r2, r3
 800eb98:	683b      	ldr	r3, [r7, #0]
 800eb9a:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800eb9c:	68bb      	ldr	r3, [r7, #8]
 800eb9e:	095b      	lsrs	r3, r3, #5
 800eba0:	b2db      	uxtb	r3, r3
 800eba2:	f003 0301 	and.w	r3, r3, #1
 800eba6:	b2da      	uxtb	r2, r3
 800eba8:	683b      	ldr	r3, [r7, #0]
 800ebaa:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800ebac:	68bb      	ldr	r3, [r7, #8]
 800ebae:	0a1b      	lsrs	r3, r3, #8
 800ebb0:	b29b      	uxth	r3, r3
 800ebb2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800ebb6:	b29a      	uxth	r2, r3
 800ebb8:	68bb      	ldr	r3, [r7, #8]
 800ebba:	0e1b      	lsrs	r3, r3, #24
 800ebbc:	b29b      	uxth	r3, r3
 800ebbe:	4313      	orrs	r3, r2
 800ebc0:	b29a      	uxth	r2, r3
 800ebc2:	683b      	ldr	r3, [r7, #0]
 800ebc4:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800ebc6:	68fb      	ldr	r3, [r7, #12]
 800ebc8:	061a      	lsls	r2, r3, #24
 800ebca:	68fb      	ldr	r3, [r7, #12]
 800ebcc:	021b      	lsls	r3, r3, #8
 800ebce:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ebd2:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800ebd4:	68fb      	ldr	r3, [r7, #12]
 800ebd6:	0a1b      	lsrs	r3, r3, #8
 800ebd8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800ebdc:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800ebde:	68fb      	ldr	r3, [r7, #12]
 800ebe0:	0e1b      	lsrs	r3, r3, #24
 800ebe2:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800ebe4:	683b      	ldr	r3, [r7, #0]
 800ebe6:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800ebe8:	693b      	ldr	r3, [r7, #16]
 800ebea:	b2da      	uxtb	r2, r3
 800ebec:	683b      	ldr	r3, [r7, #0]
 800ebee:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800ebf0:	693b      	ldr	r3, [r7, #16]
 800ebf2:	0a1b      	lsrs	r3, r3, #8
 800ebf4:	b2da      	uxtb	r2, r3
 800ebf6:	683b      	ldr	r3, [r7, #0]
 800ebf8:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800ebfa:	693b      	ldr	r3, [r7, #16]
 800ebfc:	0d1b      	lsrs	r3, r3, #20
 800ebfe:	b2db      	uxtb	r3, r3
 800ec00:	f003 030f 	and.w	r3, r3, #15
 800ec04:	b2da      	uxtb	r2, r3
 800ec06:	683b      	ldr	r3, [r7, #0]
 800ec08:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800ec0a:	693b      	ldr	r3, [r7, #16]
 800ec0c:	0c1b      	lsrs	r3, r3, #16
 800ec0e:	b29b      	uxth	r3, r3
 800ec10:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800ec14:	b29a      	uxth	r2, r3
 800ec16:	697b      	ldr	r3, [r7, #20]
 800ec18:	b29b      	uxth	r3, r3
 800ec1a:	b2db      	uxtb	r3, r3
 800ec1c:	b29b      	uxth	r3, r3
 800ec1e:	4313      	orrs	r3, r2
 800ec20:	b29a      	uxth	r2, r3
 800ec22:	683b      	ldr	r3, [r7, #0]
 800ec24:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800ec26:	697b      	ldr	r3, [r7, #20]
 800ec28:	0a9b      	lsrs	r3, r3, #10
 800ec2a:	b2db      	uxtb	r3, r3
 800ec2c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ec30:	b2da      	uxtb	r2, r3
 800ec32:	683b      	ldr	r3, [r7, #0]
 800ec34:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800ec36:	697b      	ldr	r3, [r7, #20]
 800ec38:	0a1b      	lsrs	r3, r3, #8
 800ec3a:	b2db      	uxtb	r3, r3
 800ec3c:	f003 0303 	and.w	r3, r3, #3
 800ec40:	b2da      	uxtb	r2, r3
 800ec42:	683b      	ldr	r3, [r7, #0]
 800ec44:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800ec46:	697b      	ldr	r3, [r7, #20]
 800ec48:	091b      	lsrs	r3, r3, #4
 800ec4a:	b2db      	uxtb	r3, r3
 800ec4c:	f003 030f 	and.w	r3, r3, #15
 800ec50:	b2da      	uxtb	r2, r3
 800ec52:	683b      	ldr	r3, [r7, #0]
 800ec54:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800ec56:	697b      	ldr	r3, [r7, #20]
 800ec58:	b2db      	uxtb	r3, r3
 800ec5a:	f003 030f 	and.w	r3, r3, #15
 800ec5e:	b2da      	uxtb	r2, r3
 800ec60:	683b      	ldr	r3, [r7, #0]
 800ec62:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800ec64:	69bb      	ldr	r3, [r7, #24]
 800ec66:	0e1b      	lsrs	r3, r3, #24
 800ec68:	b2da      	uxtb	r2, r3
 800ec6a:	683b      	ldr	r3, [r7, #0]
 800ec6c:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	681b      	ldr	r3, [r3, #0]
 800ec72:	f44f 7100 	mov.w	r1, #512	; 0x200
 800ec76:	4618      	mov	r0, r3
 800ec78:	f004 f9e2 	bl	8013040 <SDMMC_CmdBlockLength>
 800ec7c:	64b8      	str	r0, [r7, #72]	; 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800ec7e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ec80:	2b00      	cmp	r3, #0
 800ec82:	d00d      	beq.n	800eca0 <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	681b      	ldr	r3, [r3, #0]
 800ec88:	4a08      	ldr	r2, [pc, #32]	; (800ecac <HAL_SD_GetCardStatus+0x178>)
 800ec8a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode = errorstate;
 800ec8c:	687b      	ldr	r3, [r7, #4]
 800ec8e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ec90:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800ec92:	687b      	ldr	r3, [r7, #4]
 800ec94:	2201      	movs	r2, #1
 800ec96:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    status = HAL_ERROR;
 800ec9a:	2301      	movs	r3, #1
 800ec9c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  }


  return status;
 800eca0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 800eca4:	4618      	mov	r0, r3
 800eca6:	3750      	adds	r7, #80	; 0x50
 800eca8:	46bd      	mov	sp, r7
 800ecaa:	bd80      	pop	{r7, pc}
 800ecac:	1fe00fff 	.word	0x1fe00fff

0800ecb0 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800ecb0:	b480      	push	{r7}
 800ecb2:	b083      	sub	sp, #12
 800ecb4:	af00      	add	r7, sp, #0
 800ecb6:	6078      	str	r0, [r7, #4]
 800ecb8:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ecbe:	683b      	ldr	r3, [r7, #0]
 800ecc0:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800ecc2:	687b      	ldr	r3, [r7, #4]
 800ecc4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ecc6:	683b      	ldr	r3, [r7, #0]
 800ecc8:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ecce:	683b      	ldr	r3, [r7, #0]
 800ecd0:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800ecd2:	687b      	ldr	r3, [r7, #4]
 800ecd4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ecd6:	683b      	ldr	r3, [r7, #0]
 800ecd8:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ecde:	683b      	ldr	r3, [r7, #0]
 800ece0:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ece6:	683b      	ldr	r3, [r7, #0]
 800ece8:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ecee:	683b      	ldr	r3, [r7, #0]
 800ecf0:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800ecf2:	687b      	ldr	r3, [r7, #4]
 800ecf4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ecf6:	683b      	ldr	r3, [r7, #0]
 800ecf8:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800ecfa:	2300      	movs	r3, #0
}
 800ecfc:	4618      	mov	r0, r3
 800ecfe:	370c      	adds	r7, #12
 800ed00:	46bd      	mov	sp, r7
 800ed02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed06:	4770      	bx	lr

0800ed08 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800ed08:	b590      	push	{r4, r7, lr}
 800ed0a:	b08d      	sub	sp, #52	; 0x34
 800ed0c:	af02      	add	r7, sp, #8
 800ed0e:	6078      	str	r0, [r7, #4]
 800ed10:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;
  HAL_StatusTypeDef status = HAL_OK;
 800ed12:	2300      	movs	r3, #0
 800ed14:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	2203      	movs	r2, #3
 800ed1c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ed24:	2b03      	cmp	r3, #3
 800ed26:	d02e      	beq.n	800ed86 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 800ed28:	683b      	ldr	r3, [r7, #0]
 800ed2a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ed2e:	d106      	bne.n	800ed3e <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ed34:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	635a      	str	r2, [r3, #52]	; 0x34
 800ed3c:	e029      	b.n	800ed92 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 800ed3e:	683b      	ldr	r3, [r7, #0]
 800ed40:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ed44:	d10a      	bne.n	800ed5c <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800ed46:	6878      	ldr	r0, [r7, #4]
 800ed48:	f000 fb64 	bl	800f414 <SD_WideBus_Enable>
 800ed4c:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ed52:	6a3b      	ldr	r3, [r7, #32]
 800ed54:	431a      	orrs	r2, r3
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	635a      	str	r2, [r3, #52]	; 0x34
 800ed5a:	e01a      	b.n	800ed92 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 800ed5c:	683b      	ldr	r3, [r7, #0]
 800ed5e:	2b00      	cmp	r3, #0
 800ed60:	d10a      	bne.n	800ed78 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800ed62:	6878      	ldr	r0, [r7, #4]
 800ed64:	f000 fba1 	bl	800f4aa <SD_WideBus_Disable>
 800ed68:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ed6e:	6a3b      	ldr	r3, [r7, #32]
 800ed70:	431a      	orrs	r2, r3
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	635a      	str	r2, [r3, #52]	; 0x34
 800ed76:	e00c      	b.n	800ed92 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ed7c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	635a      	str	r2, [r3, #52]	; 0x34
 800ed84:	e005      	b.n	800ed92 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ed8a:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	635a      	str	r2, [r3, #52]	; 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800ed92:	687b      	ldr	r3, [r7, #4]
 800ed94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ed96:	2b00      	cmp	r3, #0
 800ed98:	d007      	beq.n	800edaa <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ed9a:	687b      	ldr	r3, [r7, #4]
 800ed9c:	681b      	ldr	r3, [r3, #0]
 800ed9e:	4a5f      	ldr	r2, [pc, #380]	; (800ef1c <HAL_SD_ConfigWideBusOperation+0x214>)
 800eda0:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 800eda2:	2301      	movs	r3, #1
 800eda4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800eda8:	e096      	b.n	800eed8 <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800edaa:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800edae:	f04f 0100 	mov.w	r1, #0
 800edb2:	f7fd fea3 	bl	800cafc <HAL_RCCEx_GetPeriphCLKFreq>
 800edb6:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 800edb8:	69fb      	ldr	r3, [r7, #28]
 800edba:	2b00      	cmp	r3, #0
 800edbc:	f000 8083 	beq.w	800eec6 <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800edc0:	687b      	ldr	r3, [r7, #4]
 800edc2:	685b      	ldr	r3, [r3, #4]
 800edc4:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	689b      	ldr	r3, [r3, #8]
 800edca:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 800edcc:	683b      	ldr	r3, [r7, #0]
 800edce:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	691b      	ldr	r3, [r3, #16]
 800edd4:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	695a      	ldr	r2, [r3, #20]
 800edda:	69fb      	ldr	r3, [r7, #28]
 800eddc:	4950      	ldr	r1, [pc, #320]	; (800ef20 <HAL_SD_ConfigWideBusOperation+0x218>)
 800edde:	fba1 1303 	umull	r1, r3, r1, r3
 800ede2:	0e1b      	lsrs	r3, r3, #24
 800ede4:	429a      	cmp	r2, r3
 800ede6:	d303      	bcc.n	800edf0 <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	695b      	ldr	r3, [r3, #20]
 800edec:	61bb      	str	r3, [r7, #24]
 800edee:	e05a      	b.n	800eea6 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800edf4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800edf8:	d103      	bne.n	800ee02 <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 800edfa:	687b      	ldr	r3, [r7, #4]
 800edfc:	695b      	ldr	r3, [r3, #20]
 800edfe:	61bb      	str	r3, [r7, #24]
 800ee00:	e051      	b.n	800eea6 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ee06:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ee0a:	d126      	bne.n	800ee5a <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	695b      	ldr	r3, [r3, #20]
 800ee10:	2b00      	cmp	r3, #0
 800ee12:	d10e      	bne.n	800ee32 <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 800ee14:	69fb      	ldr	r3, [r7, #28]
 800ee16:	4a43      	ldr	r2, [pc, #268]	; (800ef24 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800ee18:	4293      	cmp	r3, r2
 800ee1a:	d906      	bls.n	800ee2a <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800ee1c:	69fb      	ldr	r3, [r7, #28]
 800ee1e:	4a40      	ldr	r2, [pc, #256]	; (800ef20 <HAL_SD_ConfigWideBusOperation+0x218>)
 800ee20:	fba2 2303 	umull	r2, r3, r2, r3
 800ee24:	0e5b      	lsrs	r3, r3, #25
 800ee26:	61bb      	str	r3, [r7, #24]
 800ee28:	e03d      	b.n	800eea6 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800ee2a:	687b      	ldr	r3, [r7, #4]
 800ee2c:	695b      	ldr	r3, [r3, #20]
 800ee2e:	61bb      	str	r3, [r7, #24]
 800ee30:	e039      	b.n	800eea6 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	695b      	ldr	r3, [r3, #20]
 800ee36:	005b      	lsls	r3, r3, #1
 800ee38:	69fa      	ldr	r2, [r7, #28]
 800ee3a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ee3e:	4a39      	ldr	r2, [pc, #228]	; (800ef24 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800ee40:	4293      	cmp	r3, r2
 800ee42:	d906      	bls.n	800ee52 <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800ee44:	69fb      	ldr	r3, [r7, #28]
 800ee46:	4a36      	ldr	r2, [pc, #216]	; (800ef20 <HAL_SD_ConfigWideBusOperation+0x218>)
 800ee48:	fba2 2303 	umull	r2, r3, r2, r3
 800ee4c:	0e5b      	lsrs	r3, r3, #25
 800ee4e:	61bb      	str	r3, [r7, #24]
 800ee50:	e029      	b.n	800eea6 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	695b      	ldr	r3, [r3, #20]
 800ee56:	61bb      	str	r3, [r7, #24]
 800ee58:	e025      	b.n	800eea6 <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	695b      	ldr	r3, [r3, #20]
 800ee5e:	2b00      	cmp	r3, #0
 800ee60:	d10e      	bne.n	800ee80 <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 800ee62:	69fb      	ldr	r3, [r7, #28]
 800ee64:	4a30      	ldr	r2, [pc, #192]	; (800ef28 <HAL_SD_ConfigWideBusOperation+0x220>)
 800ee66:	4293      	cmp	r3, r2
 800ee68:	d906      	bls.n	800ee78 <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800ee6a:	69fb      	ldr	r3, [r7, #28]
 800ee6c:	4a2c      	ldr	r2, [pc, #176]	; (800ef20 <HAL_SD_ConfigWideBusOperation+0x218>)
 800ee6e:	fba2 2303 	umull	r2, r3, r2, r3
 800ee72:	0e1b      	lsrs	r3, r3, #24
 800ee74:	61bb      	str	r3, [r7, #24]
 800ee76:	e016      	b.n	800eea6 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800ee78:	687b      	ldr	r3, [r7, #4]
 800ee7a:	695b      	ldr	r3, [r3, #20]
 800ee7c:	61bb      	str	r3, [r7, #24]
 800ee7e:	e012      	b.n	800eea6 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	695b      	ldr	r3, [r3, #20]
 800ee84:	005b      	lsls	r3, r3, #1
 800ee86:	69fa      	ldr	r2, [r7, #28]
 800ee88:	fbb2 f3f3 	udiv	r3, r2, r3
 800ee8c:	4a26      	ldr	r2, [pc, #152]	; (800ef28 <HAL_SD_ConfigWideBusOperation+0x220>)
 800ee8e:	4293      	cmp	r3, r2
 800ee90:	d906      	bls.n	800eea0 <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800ee92:	69fb      	ldr	r3, [r7, #28]
 800ee94:	4a22      	ldr	r2, [pc, #136]	; (800ef20 <HAL_SD_ConfigWideBusOperation+0x218>)
 800ee96:	fba2 2303 	umull	r2, r3, r2, r3
 800ee9a:	0e1b      	lsrs	r3, r3, #24
 800ee9c:	61bb      	str	r3, [r7, #24]
 800ee9e:	e002      	b.n	800eea6 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	695b      	ldr	r3, [r3, #20]
 800eea4:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	681c      	ldr	r4, [r3, #0]
 800eeaa:	466a      	mov	r2, sp
 800eeac:	f107 0314 	add.w	r3, r7, #20
 800eeb0:	e893 0003 	ldmia.w	r3, {r0, r1}
 800eeb4:	e882 0003 	stmia.w	r2, {r0, r1}
 800eeb8:	f107 0308 	add.w	r3, r7, #8
 800eebc:	cb0e      	ldmia	r3, {r1, r2, r3}
 800eebe:	4620      	mov	r0, r4
 800eec0:	f003 ffe0 	bl	8012e84 <SDMMC_Init>
 800eec4:	e008      	b.n	800eed8 <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eeca:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800eece:	687b      	ldr	r3, [r7, #4]
 800eed0:	635a      	str	r2, [r3, #52]	; 0x34
      status = HAL_ERROR;
 800eed2:	2301      	movs	r3, #1
 800eed4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	681b      	ldr	r3, [r3, #0]
 800eedc:	f44f 7100 	mov.w	r1, #512	; 0x200
 800eee0:	4618      	mov	r0, r3
 800eee2:	f004 f8ad 	bl	8013040 <SDMMC_CmdBlockLength>
 800eee6:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800eee8:	6a3b      	ldr	r3, [r7, #32]
 800eeea:	2b00      	cmp	r3, #0
 800eeec:	d00c      	beq.n	800ef08 <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	681b      	ldr	r3, [r3, #0]
 800eef2:	4a0a      	ldr	r2, [pc, #40]	; (800ef1c <HAL_SD_ConfigWideBusOperation+0x214>)
 800eef4:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800eefa:	6a3b      	ldr	r3, [r7, #32]
 800eefc:	431a      	orrs	r2, r3
 800eefe:	687b      	ldr	r3, [r7, #4]
 800ef00:	635a      	str	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 800ef02:	2301      	movs	r3, #1
 800ef04:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800ef08:	687b      	ldr	r3, [r7, #4]
 800ef0a:	2201      	movs	r2, #1
 800ef0c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return status;
 800ef10:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800ef14:	4618      	mov	r0, r3
 800ef16:	372c      	adds	r7, #44	; 0x2c
 800ef18:	46bd      	mov	sp, r7
 800ef1a:	bd90      	pop	{r4, r7, pc}
 800ef1c:	1fe00fff 	.word	0x1fe00fff
 800ef20:	55e63b89 	.word	0x55e63b89
 800ef24:	02faf080 	.word	0x02faf080
 800ef28:	017d7840 	.word	0x017d7840

0800ef2c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800ef2c:	b580      	push	{r7, lr}
 800ef2e:	b086      	sub	sp, #24
 800ef30:	af00      	add	r7, sp, #0
 800ef32:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800ef34:	2300      	movs	r3, #0
 800ef36:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800ef38:	f107 030c 	add.w	r3, r7, #12
 800ef3c:	4619      	mov	r1, r3
 800ef3e:	6878      	ldr	r0, [r7, #4]
 800ef40:	f000 fa40 	bl	800f3c4 <SD_SendStatus>
 800ef44:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800ef46:	697b      	ldr	r3, [r7, #20]
 800ef48:	2b00      	cmp	r3, #0
 800ef4a:	d005      	beq.n	800ef58 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ef50:	697b      	ldr	r3, [r7, #20]
 800ef52:	431a      	orrs	r2, r3
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	635a      	str	r2, [r3, #52]	; 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800ef58:	68fb      	ldr	r3, [r7, #12]
 800ef5a:	0a5b      	lsrs	r3, r3, #9
 800ef5c:	f003 030f 	and.w	r3, r3, #15
 800ef60:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800ef62:	693b      	ldr	r3, [r7, #16]
}
 800ef64:	4618      	mov	r0, r3
 800ef66:	3718      	adds	r7, #24
 800ef68:	46bd      	mov	sp, r7
 800ef6a:	bd80      	pop	{r7, pc}

0800ef6c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800ef6c:	b580      	push	{r7, lr}
 800ef6e:	b090      	sub	sp, #64	; 0x40
 800ef70:	af00      	add	r7, sp, #0
 800ef72:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 800ef74:	2300      	movs	r3, #0
 800ef76:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 800ef78:	f7f5 f8e8 	bl	800414c <HAL_GetTick>
 800ef7c:	63f8      	str	r0, [r7, #60]	; 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	681b      	ldr	r3, [r3, #0]
 800ef82:	4618      	mov	r0, r3
 800ef84:	f003 ffd7 	bl	8012f36 <SDMMC_GetPowerState>
 800ef88:	4603      	mov	r3, r0
 800ef8a:	2b00      	cmp	r3, #0
 800ef8c:	d102      	bne.n	800ef94 <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800ef8e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800ef92:	e0b5      	b.n	800f100 <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ef98:	2b03      	cmp	r3, #3
 800ef9a:	d02e      	beq.n	800effa <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	681b      	ldr	r3, [r3, #0]
 800efa0:	4618      	mov	r0, r3
 800efa2:	f004 fa22 	bl	80133ea <SDMMC_CmdSendCID>
 800efa6:	63b8      	str	r0, [r7, #56]	; 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800efa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800efaa:	2b00      	cmp	r3, #0
 800efac:	d001      	beq.n	800efb2 <SD_InitCard+0x46>
    {
      return errorstate;
 800efae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800efb0:	e0a6      	b.n	800f100 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	681b      	ldr	r3, [r3, #0]
 800efb6:	2100      	movs	r1, #0
 800efb8:	4618      	mov	r0, r3
 800efba:	f004 f802 	bl	8012fc2 <SDMMC_GetResponse>
 800efbe:	4602      	mov	r2, r0
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	681b      	ldr	r3, [r3, #0]
 800efc8:	2104      	movs	r1, #4
 800efca:	4618      	mov	r0, r3
 800efcc:	f003 fff9 	bl	8012fc2 <SDMMC_GetResponse>
 800efd0:	4602      	mov	r2, r0
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	671a      	str	r2, [r3, #112]	; 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	681b      	ldr	r3, [r3, #0]
 800efda:	2108      	movs	r1, #8
 800efdc:	4618      	mov	r0, r3
 800efde:	f003 fff0 	bl	8012fc2 <SDMMC_GetResponse>
 800efe2:	4602      	mov	r2, r0
 800efe4:	687b      	ldr	r3, [r7, #4]
 800efe6:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	681b      	ldr	r3, [r3, #0]
 800efec:	210c      	movs	r1, #12
 800efee:	4618      	mov	r0, r3
 800eff0:	f003 ffe7 	bl	8012fc2 <SDMMC_GetResponse>
 800eff4:	4602      	mov	r2, r0
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	679a      	str	r2, [r3, #120]	; 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800effe:	2b03      	cmp	r3, #3
 800f000:	d01d      	beq.n	800f03e <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 800f002:	e019      	b.n	800f038 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	681b      	ldr	r3, [r3, #0]
 800f008:	f107 020a 	add.w	r2, r7, #10
 800f00c:	4611      	mov	r1, r2
 800f00e:	4618      	mov	r0, r3
 800f010:	f004 fa2a 	bl	8013468 <SDMMC_CmdSetRelAdd>
 800f014:	63b8      	str	r0, [r7, #56]	; 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 800f016:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f018:	2b00      	cmp	r3, #0
 800f01a:	d001      	beq.n	800f020 <SD_InitCard+0xb4>
      {
        return errorstate;
 800f01c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f01e:	e06f      	b.n	800f100 <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 800f020:	f7f5 f894 	bl	800414c <HAL_GetTick>
 800f024:	4602      	mov	r2, r0
 800f026:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f028:	1ad3      	subs	r3, r2, r3
 800f02a:	f241 3287 	movw	r2, #4999	; 0x1387
 800f02e:	4293      	cmp	r3, r2
 800f030:	d902      	bls.n	800f038 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 800f032:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f036:	e063      	b.n	800f100 <SD_InitCard+0x194>
    while (sd_rca == 0U)
 800f038:	897b      	ldrh	r3, [r7, #10]
 800f03a:	2b00      	cmp	r3, #0
 800f03c:	d0e2      	beq.n	800f004 <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f042:	2b03      	cmp	r3, #3
 800f044:	d036      	beq.n	800f0b4 <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800f046:	897b      	ldrh	r3, [r7, #10]
 800f048:	461a      	mov	r2, r3
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	681a      	ldr	r2, [r3, #0]
 800f052:	687b      	ldr	r3, [r7, #4]
 800f054:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f056:	041b      	lsls	r3, r3, #16
 800f058:	4619      	mov	r1, r3
 800f05a:	4610      	mov	r0, r2
 800f05c:	f004 f9e4 	bl	8013428 <SDMMC_CmdSendCSD>
 800f060:	63b8      	str	r0, [r7, #56]	; 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800f062:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f064:	2b00      	cmp	r3, #0
 800f066:	d001      	beq.n	800f06c <SD_InitCard+0x100>
    {
      return errorstate;
 800f068:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f06a:	e049      	b.n	800f100 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800f06c:	687b      	ldr	r3, [r7, #4]
 800f06e:	681b      	ldr	r3, [r3, #0]
 800f070:	2100      	movs	r1, #0
 800f072:	4618      	mov	r0, r3
 800f074:	f003 ffa5 	bl	8012fc2 <SDMMC_GetResponse>
 800f078:	4602      	mov	r2, r0
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	65da      	str	r2, [r3, #92]	; 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	681b      	ldr	r3, [r3, #0]
 800f082:	2104      	movs	r1, #4
 800f084:	4618      	mov	r0, r3
 800f086:	f003 ff9c 	bl	8012fc2 <SDMMC_GetResponse>
 800f08a:	4602      	mov	r2, r0
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	661a      	str	r2, [r3, #96]	; 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	681b      	ldr	r3, [r3, #0]
 800f094:	2108      	movs	r1, #8
 800f096:	4618      	mov	r0, r3
 800f098:	f003 ff93 	bl	8012fc2 <SDMMC_GetResponse>
 800f09c:	4602      	mov	r2, r0
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	681b      	ldr	r3, [r3, #0]
 800f0a6:	210c      	movs	r1, #12
 800f0a8:	4618      	mov	r0, r3
 800f0aa:	f003 ff8a 	bl	8012fc2 <SDMMC_GetResponse>
 800f0ae:	4602      	mov	r2, r0
 800f0b0:	687b      	ldr	r3, [r7, #4]
 800f0b2:	669a      	str	r2, [r3, #104]	; 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	681b      	ldr	r3, [r3, #0]
 800f0b8:	2104      	movs	r1, #4
 800f0ba:	4618      	mov	r0, r3
 800f0bc:	f003 ff81 	bl	8012fc2 <SDMMC_GetResponse>
 800f0c0:	4603      	mov	r3, r0
 800f0c2:	0d1a      	lsrs	r2, r3, #20
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800f0c8:	f107 030c 	add.w	r3, r7, #12
 800f0cc:	4619      	mov	r1, r3
 800f0ce:	6878      	ldr	r0, [r7, #4]
 800f0d0:	f7ff fb8c 	bl	800e7ec <HAL_SD_GetCardCSD>
 800f0d4:	4603      	mov	r3, r0
 800f0d6:	2b00      	cmp	r3, #0
 800f0d8:	d002      	beq.n	800f0e0 <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800f0da:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800f0de:	e00f      	b.n	800f100 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800f0e0:	687b      	ldr	r3, [r7, #4]
 800f0e2:	681a      	ldr	r2, [r3, #0]
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f0e8:	041b      	lsls	r3, r3, #16
 800f0ea:	4619      	mov	r1, r3
 800f0ec:	4610      	mov	r0, r2
 800f0ee:	f004 f893 	bl	8013218 <SDMMC_CmdSelDesel>
 800f0f2:	63b8      	str	r0, [r7, #56]	; 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 800f0f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f0f6:	2b00      	cmp	r3, #0
 800f0f8:	d001      	beq.n	800f0fe <SD_InitCard+0x192>
  {
    return errorstate;
 800f0fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f0fc:	e000      	b.n	800f100 <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800f0fe:	2300      	movs	r3, #0
}
 800f100:	4618      	mov	r0, r3
 800f102:	3740      	adds	r7, #64	; 0x40
 800f104:	46bd      	mov	sp, r7
 800f106:	bd80      	pop	{r7, pc}

0800f108 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800f108:	b580      	push	{r7, lr}
 800f10a:	b086      	sub	sp, #24
 800f10c:	af00      	add	r7, sp, #0
 800f10e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800f110:	2300      	movs	r3, #0
 800f112:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 800f114:	2300      	movs	r3, #0
 800f116:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 800f118:	2300      	movs	r3, #0
 800f11a:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800f11c:	687b      	ldr	r3, [r7, #4]
 800f11e:	681b      	ldr	r3, [r3, #0]
 800f120:	4618      	mov	r0, r3
 800f122:	f004 f89c 	bl	801325e <SDMMC_CmdGoIdleState>
 800f126:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f128:	68fb      	ldr	r3, [r7, #12]
 800f12a:	2b00      	cmp	r3, #0
 800f12c:	d001      	beq.n	800f132 <SD_PowerON+0x2a>
  {
    return errorstate;
 800f12e:	68fb      	ldr	r3, [r7, #12]
 800f130:	e072      	b.n	800f218 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	681b      	ldr	r3, [r3, #0]
 800f136:	4618      	mov	r0, r3
 800f138:	f004 f8af 	bl	801329a <SDMMC_CmdOperCond>
 800f13c:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 800f13e:	68fb      	ldr	r3, [r7, #12]
 800f140:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800f144:	d10d      	bne.n	800f162 <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	2200      	movs	r2, #0
 800f14a:	63da      	str	r2, [r3, #60]	; 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	681b      	ldr	r3, [r3, #0]
 800f150:	4618      	mov	r0, r3
 800f152:	f004 f884 	bl	801325e <SDMMC_CmdGoIdleState>
 800f156:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800f158:	68fb      	ldr	r3, [r7, #12]
 800f15a:	2b00      	cmp	r3, #0
 800f15c:	d004      	beq.n	800f168 <SD_PowerON+0x60>
    {
      return errorstate;
 800f15e:	68fb      	ldr	r3, [r7, #12]
 800f160:	e05a      	b.n	800f218 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	2201      	movs	r2, #1
 800f166:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 800f168:	687b      	ldr	r3, [r7, #4]
 800f16a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f16c:	2b01      	cmp	r3, #1
 800f16e:	d137      	bne.n	800f1e0 <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800f170:	687b      	ldr	r3, [r7, #4]
 800f172:	681b      	ldr	r3, [r3, #0]
 800f174:	2100      	movs	r1, #0
 800f176:	4618      	mov	r0, r3
 800f178:	f004 f8af 	bl	80132da <SDMMC_CmdAppCommand>
 800f17c:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800f17e:	68fb      	ldr	r3, [r7, #12]
 800f180:	2b00      	cmp	r3, #0
 800f182:	d02d      	beq.n	800f1e0 <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800f184:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800f188:	e046      	b.n	800f218 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800f18a:	687b      	ldr	r3, [r7, #4]
 800f18c:	681b      	ldr	r3, [r3, #0]
 800f18e:	2100      	movs	r1, #0
 800f190:	4618      	mov	r0, r3
 800f192:	f004 f8a2 	bl	80132da <SDMMC_CmdAppCommand>
 800f196:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800f198:	68fb      	ldr	r3, [r7, #12]
 800f19a:	2b00      	cmp	r3, #0
 800f19c:	d001      	beq.n	800f1a2 <SD_PowerON+0x9a>
    {
      return errorstate;
 800f19e:	68fb      	ldr	r3, [r7, #12]
 800f1a0:	e03a      	b.n	800f218 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	681b      	ldr	r3, [r3, #0]
 800f1a6:	491e      	ldr	r1, [pc, #120]	; (800f220 <SD_PowerON+0x118>)
 800f1a8:	4618      	mov	r0, r3
 800f1aa:	f004 f8b9 	bl	8013320 <SDMMC_CmdAppOperCommand>
 800f1ae:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 800f1b0:	68fb      	ldr	r3, [r7, #12]
 800f1b2:	2b00      	cmp	r3, #0
 800f1b4:	d002      	beq.n	800f1bc <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800f1b6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800f1ba:	e02d      	b.n	800f218 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	681b      	ldr	r3, [r3, #0]
 800f1c0:	2100      	movs	r1, #0
 800f1c2:	4618      	mov	r0, r3
 800f1c4:	f003 fefd 	bl	8012fc2 <SDMMC_GetResponse>
 800f1c8:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800f1ca:	697b      	ldr	r3, [r7, #20]
 800f1cc:	0fdb      	lsrs	r3, r3, #31
 800f1ce:	2b01      	cmp	r3, #1
 800f1d0:	d101      	bne.n	800f1d6 <SD_PowerON+0xce>
 800f1d2:	2301      	movs	r3, #1
 800f1d4:	e000      	b.n	800f1d8 <SD_PowerON+0xd0>
 800f1d6:	2300      	movs	r3, #0
 800f1d8:	613b      	str	r3, [r7, #16]

    count++;
 800f1da:	68bb      	ldr	r3, [r7, #8]
 800f1dc:	3301      	adds	r3, #1
 800f1de:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800f1e0:	68bb      	ldr	r3, [r7, #8]
 800f1e2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800f1e6:	4293      	cmp	r3, r2
 800f1e8:	d802      	bhi.n	800f1f0 <SD_PowerON+0xe8>
 800f1ea:	693b      	ldr	r3, [r7, #16]
 800f1ec:	2b00      	cmp	r3, #0
 800f1ee:	d0cc      	beq.n	800f18a <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 800f1f0:	68bb      	ldr	r3, [r7, #8]
 800f1f2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800f1f6:	4293      	cmp	r3, r2
 800f1f8:	d902      	bls.n	800f200 <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800f1fa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800f1fe:	e00b      	b.n	800f218 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	2200      	movs	r2, #0
 800f204:	639a      	str	r2, [r3, #56]	; 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 800f206:	697b      	ldr	r3, [r7, #20]
 800f208:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800f20c:	2b00      	cmp	r3, #0
 800f20e:	d002      	beq.n	800f216 <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	2201      	movs	r2, #1
 800f214:	639a      	str	r2, [r3, #56]	; 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 800f216:	2300      	movs	r3, #0
}
 800f218:	4618      	mov	r0, r3
 800f21a:	3718      	adds	r7, #24
 800f21c:	46bd      	mov	sp, r7
 800f21e:	bd80      	pop	{r7, pc}
 800f220:	c1100000 	.word	0xc1100000

0800f224 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 800f224:	b580      	push	{r7, lr}
 800f226:	b08c      	sub	sp, #48	; 0x30
 800f228:	af00      	add	r7, sp, #0
 800f22a:	6078      	str	r0, [r7, #4]
 800f22c:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800f22e:	f7f4 ff8d 	bl	800414c <HAL_GetTick>
 800f232:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 800f234:	683b      	ldr	r3, [r7, #0]
 800f236:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	681b      	ldr	r3, [r3, #0]
 800f23c:	2100      	movs	r1, #0
 800f23e:	4618      	mov	r0, r3
 800f240:	f003 febf 	bl	8012fc2 <SDMMC_GetResponse>
 800f244:	4603      	mov	r3, r0
 800f246:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800f24a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800f24e:	d102      	bne.n	800f256 <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800f250:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800f254:	e0b0      	b.n	800f3b8 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800f256:	687b      	ldr	r3, [r7, #4]
 800f258:	681b      	ldr	r3, [r3, #0]
 800f25a:	2140      	movs	r1, #64	; 0x40
 800f25c:	4618      	mov	r0, r3
 800f25e:	f003 feef 	bl	8013040 <SDMMC_CmdBlockLength>
 800f262:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f264:	6a3b      	ldr	r3, [r7, #32]
 800f266:	2b00      	cmp	r3, #0
 800f268:	d005      	beq.n	800f276 <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 800f272:	6a3b      	ldr	r3, [r7, #32]
 800f274:	e0a0      	b.n	800f3b8 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800f276:	687b      	ldr	r3, [r7, #4]
 800f278:	681a      	ldr	r2, [r3, #0]
 800f27a:	687b      	ldr	r3, [r7, #4]
 800f27c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f27e:	041b      	lsls	r3, r3, #16
 800f280:	4619      	mov	r1, r3
 800f282:	4610      	mov	r0, r2
 800f284:	f004 f829 	bl	80132da <SDMMC_CmdAppCommand>
 800f288:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f28a:	6a3b      	ldr	r3, [r7, #32]
 800f28c:	2b00      	cmp	r3, #0
 800f28e:	d005      	beq.n	800f29c <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 800f298:	6a3b      	ldr	r3, [r7, #32]
 800f29a:	e08d      	b.n	800f3b8 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800f29c:	f04f 33ff 	mov.w	r3, #4294967295
 800f2a0:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 800f2a2:	2340      	movs	r3, #64	; 0x40
 800f2a4:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 800f2a6:	2360      	movs	r3, #96	; 0x60
 800f2a8:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800f2aa:	2302      	movs	r3, #2
 800f2ac:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800f2ae:	2300      	movs	r3, #0
 800f2b0:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800f2b2:	2301      	movs	r3, #1
 800f2b4:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	681b      	ldr	r3, [r3, #0]
 800f2ba:	f107 0208 	add.w	r2, r7, #8
 800f2be:	4611      	mov	r1, r2
 800f2c0:	4618      	mov	r0, r3
 800f2c2:	f003 fe91 	bl	8012fe8 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800f2c6:	687b      	ldr	r3, [r7, #4]
 800f2c8:	681b      	ldr	r3, [r3, #0]
 800f2ca:	4618      	mov	r0, r3
 800f2cc:	f004 f911 	bl	80134f2 <SDMMC_CmdStatusRegister>
 800f2d0:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f2d2:	6a3b      	ldr	r3, [r7, #32]
 800f2d4:	2b00      	cmp	r3, #0
 800f2d6:	d02b      	beq.n	800f330 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800f2d8:	687b      	ldr	r3, [r7, #4]
 800f2da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f2dc:	687b      	ldr	r3, [r7, #4]
 800f2de:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 800f2e0:	6a3b      	ldr	r3, [r7, #32]
 800f2e2:	e069      	b.n	800f3b8 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	681b      	ldr	r3, [r3, #0]
 800f2e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f2ea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800f2ee:	2b00      	cmp	r3, #0
 800f2f0:	d013      	beq.n	800f31a <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 800f2f2:	2300      	movs	r3, #0
 800f2f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f2f6:	e00d      	b.n	800f314 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	681b      	ldr	r3, [r3, #0]
 800f2fc:	4618      	mov	r0, r3
 800f2fe:	f003 fdeb 	bl	8012ed8 <SDMMC_ReadFIFO>
 800f302:	4602      	mov	r2, r0
 800f304:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f306:	601a      	str	r2, [r3, #0]
        pData++;
 800f308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f30a:	3304      	adds	r3, #4
 800f30c:	62bb      	str	r3, [r7, #40]	; 0x28
      for (count = 0U; count < 8U; count++)
 800f30e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f310:	3301      	adds	r3, #1
 800f312:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f314:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f316:	2b07      	cmp	r3, #7
 800f318:	d9ee      	bls.n	800f2f8 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800f31a:	f7f4 ff17 	bl	800414c <HAL_GetTick>
 800f31e:	4602      	mov	r2, r0
 800f320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f322:	1ad3      	subs	r3, r2, r3
 800f324:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f328:	d102      	bne.n	800f330 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800f32a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f32e:	e043      	b.n	800f3b8 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	681b      	ldr	r3, [r3, #0]
 800f334:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f336:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 800f33a:	2b00      	cmp	r3, #0
 800f33c:	d0d2      	beq.n	800f2e4 <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800f33e:	687b      	ldr	r3, [r7, #4]
 800f340:	681b      	ldr	r3, [r3, #0]
 800f342:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f344:	f003 0308 	and.w	r3, r3, #8
 800f348:	2b00      	cmp	r3, #0
 800f34a:	d001      	beq.n	800f350 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800f34c:	2308      	movs	r3, #8
 800f34e:	e033      	b.n	800f3b8 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800f350:	687b      	ldr	r3, [r7, #4]
 800f352:	681b      	ldr	r3, [r3, #0]
 800f354:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f356:	f003 0302 	and.w	r3, r3, #2
 800f35a:	2b00      	cmp	r3, #0
 800f35c:	d001      	beq.n	800f362 <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800f35e:	2302      	movs	r3, #2
 800f360:	e02a      	b.n	800f3b8 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800f362:	687b      	ldr	r3, [r7, #4]
 800f364:	681b      	ldr	r3, [r3, #0]
 800f366:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f368:	f003 0320 	and.w	r3, r3, #32
 800f36c:	2b00      	cmp	r3, #0
 800f36e:	d017      	beq.n	800f3a0 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 800f370:	2320      	movs	r3, #32
 800f372:	e021      	b.n	800f3b8 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800f374:	687b      	ldr	r3, [r7, #4]
 800f376:	681b      	ldr	r3, [r3, #0]
 800f378:	4618      	mov	r0, r3
 800f37a:	f003 fdad 	bl	8012ed8 <SDMMC_ReadFIFO>
 800f37e:	4602      	mov	r2, r0
 800f380:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f382:	601a      	str	r2, [r3, #0]
    pData++;
 800f384:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f386:	3304      	adds	r3, #4
 800f388:	62bb      	str	r3, [r7, #40]	; 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800f38a:	f7f4 fedf 	bl	800414c <HAL_GetTick>
 800f38e:	4602      	mov	r2, r0
 800f390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f392:	1ad3      	subs	r3, r2, r3
 800f394:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f398:	d102      	bne.n	800f3a0 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800f39a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f39e:	e00b      	b.n	800f3b8 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 800f3a0:	687b      	ldr	r3, [r7, #4]
 800f3a2:	681b      	ldr	r3, [r3, #0]
 800f3a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f3a6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800f3aa:	2b00      	cmp	r3, #0
 800f3ac:	d1e2      	bne.n	800f374 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	681b      	ldr	r3, [r3, #0]
 800f3b2:	4a03      	ldr	r2, [pc, #12]	; (800f3c0 <SD_SendSDStatus+0x19c>)
 800f3b4:	639a      	str	r2, [r3, #56]	; 0x38

  return HAL_SD_ERROR_NONE;
 800f3b6:	2300      	movs	r3, #0
}
 800f3b8:	4618      	mov	r0, r3
 800f3ba:	3730      	adds	r7, #48	; 0x30
 800f3bc:	46bd      	mov	sp, r7
 800f3be:	bd80      	pop	{r7, pc}
 800f3c0:	18000f3a 	.word	0x18000f3a

0800f3c4 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800f3c4:	b580      	push	{r7, lr}
 800f3c6:	b084      	sub	sp, #16
 800f3c8:	af00      	add	r7, sp, #0
 800f3ca:	6078      	str	r0, [r7, #4]
 800f3cc:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 800f3ce:	683b      	ldr	r3, [r7, #0]
 800f3d0:	2b00      	cmp	r3, #0
 800f3d2:	d102      	bne.n	800f3da <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800f3d4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800f3d8:	e018      	b.n	800f40c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	681a      	ldr	r2, [r3, #0]
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f3e2:	041b      	lsls	r3, r3, #16
 800f3e4:	4619      	mov	r1, r3
 800f3e6:	4610      	mov	r0, r2
 800f3e8:	f004 f860 	bl	80134ac <SDMMC_CmdSendStatus>
 800f3ec:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f3ee:	68fb      	ldr	r3, [r7, #12]
 800f3f0:	2b00      	cmp	r3, #0
 800f3f2:	d001      	beq.n	800f3f8 <SD_SendStatus+0x34>
  {
    return errorstate;
 800f3f4:	68fb      	ldr	r3, [r7, #12]
 800f3f6:	e009      	b.n	800f40c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	681b      	ldr	r3, [r3, #0]
 800f3fc:	2100      	movs	r1, #0
 800f3fe:	4618      	mov	r0, r3
 800f400:	f003 fddf 	bl	8012fc2 <SDMMC_GetResponse>
 800f404:	4602      	mov	r2, r0
 800f406:	683b      	ldr	r3, [r7, #0]
 800f408:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800f40a:	2300      	movs	r3, #0
}
 800f40c:	4618      	mov	r0, r3
 800f40e:	3710      	adds	r7, #16
 800f410:	46bd      	mov	sp, r7
 800f412:	bd80      	pop	{r7, pc}

0800f414 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800f414:	b580      	push	{r7, lr}
 800f416:	b086      	sub	sp, #24
 800f418:	af00      	add	r7, sp, #0
 800f41a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800f41c:	2300      	movs	r3, #0
 800f41e:	60fb      	str	r3, [r7, #12]
 800f420:	2300      	movs	r3, #0
 800f422:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	681b      	ldr	r3, [r3, #0]
 800f428:	2100      	movs	r1, #0
 800f42a:	4618      	mov	r0, r3
 800f42c:	f003 fdc9 	bl	8012fc2 <SDMMC_GetResponse>
 800f430:	4603      	mov	r3, r0
 800f432:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800f436:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800f43a:	d102      	bne.n	800f442 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800f43c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800f440:	e02f      	b.n	800f4a2 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800f442:	f107 030c 	add.w	r3, r7, #12
 800f446:	4619      	mov	r1, r3
 800f448:	6878      	ldr	r0, [r7, #4]
 800f44a:	f000 f879 	bl	800f540 <SD_FindSCR>
 800f44e:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f450:	697b      	ldr	r3, [r7, #20]
 800f452:	2b00      	cmp	r3, #0
 800f454:	d001      	beq.n	800f45a <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800f456:	697b      	ldr	r3, [r7, #20]
 800f458:	e023      	b.n	800f4a2 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800f45a:	693b      	ldr	r3, [r7, #16]
 800f45c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800f460:	2b00      	cmp	r3, #0
 800f462:	d01c      	beq.n	800f49e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	681a      	ldr	r2, [r3, #0]
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f46c:	041b      	lsls	r3, r3, #16
 800f46e:	4619      	mov	r1, r3
 800f470:	4610      	mov	r0, r2
 800f472:	f003 ff32 	bl	80132da <SDMMC_CmdAppCommand>
 800f476:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800f478:	697b      	ldr	r3, [r7, #20]
 800f47a:	2b00      	cmp	r3, #0
 800f47c:	d001      	beq.n	800f482 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800f47e:	697b      	ldr	r3, [r7, #20]
 800f480:	e00f      	b.n	800f4a2 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	681b      	ldr	r3, [r3, #0]
 800f486:	2102      	movs	r1, #2
 800f488:	4618      	mov	r0, r3
 800f48a:	f003 ff69 	bl	8013360 <SDMMC_CmdBusWidth>
 800f48e:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800f490:	697b      	ldr	r3, [r7, #20]
 800f492:	2b00      	cmp	r3, #0
 800f494:	d001      	beq.n	800f49a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800f496:	697b      	ldr	r3, [r7, #20]
 800f498:	e003      	b.n	800f4a2 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800f49a:	2300      	movs	r3, #0
 800f49c:	e001      	b.n	800f4a2 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800f49e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800f4a2:	4618      	mov	r0, r3
 800f4a4:	3718      	adds	r7, #24
 800f4a6:	46bd      	mov	sp, r7
 800f4a8:	bd80      	pop	{r7, pc}

0800f4aa <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800f4aa:	b580      	push	{r7, lr}
 800f4ac:	b086      	sub	sp, #24
 800f4ae:	af00      	add	r7, sp, #0
 800f4b0:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800f4b2:	2300      	movs	r3, #0
 800f4b4:	60fb      	str	r3, [r7, #12]
 800f4b6:	2300      	movs	r3, #0
 800f4b8:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	681b      	ldr	r3, [r3, #0]
 800f4be:	2100      	movs	r1, #0
 800f4c0:	4618      	mov	r0, r3
 800f4c2:	f003 fd7e 	bl	8012fc2 <SDMMC_GetResponse>
 800f4c6:	4603      	mov	r3, r0
 800f4c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800f4cc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800f4d0:	d102      	bne.n	800f4d8 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800f4d2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800f4d6:	e02f      	b.n	800f538 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800f4d8:	f107 030c 	add.w	r3, r7, #12
 800f4dc:	4619      	mov	r1, r3
 800f4de:	6878      	ldr	r0, [r7, #4]
 800f4e0:	f000 f82e 	bl	800f540 <SD_FindSCR>
 800f4e4:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f4e6:	697b      	ldr	r3, [r7, #20]
 800f4e8:	2b00      	cmp	r3, #0
 800f4ea:	d001      	beq.n	800f4f0 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800f4ec:	697b      	ldr	r3, [r7, #20]
 800f4ee:	e023      	b.n	800f538 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800f4f0:	693b      	ldr	r3, [r7, #16]
 800f4f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800f4f6:	2b00      	cmp	r3, #0
 800f4f8:	d01c      	beq.n	800f534 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800f4fa:	687b      	ldr	r3, [r7, #4]
 800f4fc:	681a      	ldr	r2, [r3, #0]
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f502:	041b      	lsls	r3, r3, #16
 800f504:	4619      	mov	r1, r3
 800f506:	4610      	mov	r0, r2
 800f508:	f003 fee7 	bl	80132da <SDMMC_CmdAppCommand>
 800f50c:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800f50e:	697b      	ldr	r3, [r7, #20]
 800f510:	2b00      	cmp	r3, #0
 800f512:	d001      	beq.n	800f518 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800f514:	697b      	ldr	r3, [r7, #20]
 800f516:	e00f      	b.n	800f538 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800f518:	687b      	ldr	r3, [r7, #4]
 800f51a:	681b      	ldr	r3, [r3, #0]
 800f51c:	2100      	movs	r1, #0
 800f51e:	4618      	mov	r0, r3
 800f520:	f003 ff1e 	bl	8013360 <SDMMC_CmdBusWidth>
 800f524:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800f526:	697b      	ldr	r3, [r7, #20]
 800f528:	2b00      	cmp	r3, #0
 800f52a:	d001      	beq.n	800f530 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800f52c:	697b      	ldr	r3, [r7, #20]
 800f52e:	e003      	b.n	800f538 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800f530:	2300      	movs	r3, #0
 800f532:	e001      	b.n	800f538 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800f534:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800f538:	4618      	mov	r0, r3
 800f53a:	3718      	adds	r7, #24
 800f53c:	46bd      	mov	sp, r7
 800f53e:	bd80      	pop	{r7, pc}

0800f540 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800f540:	b580      	push	{r7, lr}
 800f542:	b08e      	sub	sp, #56	; 0x38
 800f544:	af00      	add	r7, sp, #0
 800f546:	6078      	str	r0, [r7, #4]
 800f548:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800f54a:	f7f4 fdff 	bl	800414c <HAL_GetTick>
 800f54e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800f550:	2300      	movs	r3, #0
 800f552:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 800f554:	2300      	movs	r3, #0
 800f556:	60bb      	str	r3, [r7, #8]
 800f558:	2300      	movs	r3, #0
 800f55a:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800f55c:	683b      	ldr	r3, [r7, #0]
 800f55e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	681b      	ldr	r3, [r3, #0]
 800f564:	2108      	movs	r1, #8
 800f566:	4618      	mov	r0, r3
 800f568:	f003 fd6a 	bl	8013040 <SDMMC_CmdBlockLength>
 800f56c:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800f56e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f570:	2b00      	cmp	r3, #0
 800f572:	d001      	beq.n	800f578 <SD_FindSCR+0x38>
  {
    return errorstate;
 800f574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f576:	e0ad      	b.n	800f6d4 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800f578:	687b      	ldr	r3, [r7, #4]
 800f57a:	681a      	ldr	r2, [r3, #0]
 800f57c:	687b      	ldr	r3, [r7, #4]
 800f57e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f580:	041b      	lsls	r3, r3, #16
 800f582:	4619      	mov	r1, r3
 800f584:	4610      	mov	r0, r2
 800f586:	f003 fea8 	bl	80132da <SDMMC_CmdAppCommand>
 800f58a:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800f58c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f58e:	2b00      	cmp	r3, #0
 800f590:	d001      	beq.n	800f596 <SD_FindSCR+0x56>
  {
    return errorstate;
 800f592:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f594:	e09e      	b.n	800f6d4 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800f596:	f04f 33ff 	mov.w	r3, #4294967295
 800f59a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800f59c:	2308      	movs	r3, #8
 800f59e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800f5a0:	2330      	movs	r3, #48	; 0x30
 800f5a2:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800f5a4:	2302      	movs	r3, #2
 800f5a6:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800f5a8:	2300      	movs	r3, #0
 800f5aa:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800f5ac:	2301      	movs	r3, #1
 800f5ae:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	681b      	ldr	r3, [r3, #0]
 800f5b4:	f107 0210 	add.w	r2, r7, #16
 800f5b8:	4611      	mov	r1, r2
 800f5ba:	4618      	mov	r0, r3
 800f5bc:	f003 fd14 	bl	8012fe8 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	681b      	ldr	r3, [r3, #0]
 800f5c4:	4618      	mov	r0, r3
 800f5c6:	f003 feee 	bl	80133a6 <SDMMC_CmdSendSCR>
 800f5ca:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800f5cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f5ce:	2b00      	cmp	r3, #0
 800f5d0:	d027      	beq.n	800f622 <SD_FindSCR+0xe2>
  {
    return errorstate;
 800f5d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f5d4:	e07e      	b.n	800f6d4 <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	681b      	ldr	r3, [r3, #0]
 800f5da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f5dc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800f5e0:	2b00      	cmp	r3, #0
 800f5e2:	d113      	bne.n	800f60c <SD_FindSCR+0xcc>
 800f5e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f5e6:	2b00      	cmp	r3, #0
 800f5e8:	d110      	bne.n	800f60c <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800f5ea:	687b      	ldr	r3, [r7, #4]
 800f5ec:	681b      	ldr	r3, [r3, #0]
 800f5ee:	4618      	mov	r0, r3
 800f5f0:	f003 fc72 	bl	8012ed8 <SDMMC_ReadFIFO>
 800f5f4:	4603      	mov	r3, r0
 800f5f6:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800f5f8:	687b      	ldr	r3, [r7, #4]
 800f5fa:	681b      	ldr	r3, [r3, #0]
 800f5fc:	4618      	mov	r0, r3
 800f5fe:	f003 fc6b 	bl	8012ed8 <SDMMC_ReadFIFO>
 800f602:	4603      	mov	r3, r0
 800f604:	60fb      	str	r3, [r7, #12]
      index++;
 800f606:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f608:	3301      	adds	r3, #1
 800f60a:	637b      	str	r3, [r7, #52]	; 0x34
    }


    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800f60c:	f7f4 fd9e 	bl	800414c <HAL_GetTick>
 800f610:	4602      	mov	r2, r0
 800f612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f614:	1ad3      	subs	r3, r2, r3
 800f616:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f61a:	d102      	bne.n	800f622 <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800f61c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f620:	e058      	b.n	800f6d4 <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 800f622:	687b      	ldr	r3, [r7, #4]
 800f624:	681b      	ldr	r3, [r3, #0]
 800f626:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f628:	f240 532a 	movw	r3, #1322	; 0x52a
 800f62c:	4013      	ands	r3, r2
 800f62e:	2b00      	cmp	r3, #0
 800f630:	d0d1      	beq.n	800f5d6 <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800f632:	687b      	ldr	r3, [r7, #4]
 800f634:	681b      	ldr	r3, [r3, #0]
 800f636:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f638:	f003 0308 	and.w	r3, r3, #8
 800f63c:	2b00      	cmp	r3, #0
 800f63e:	d005      	beq.n	800f64c <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800f640:	687b      	ldr	r3, [r7, #4]
 800f642:	681b      	ldr	r3, [r3, #0]
 800f644:	2208      	movs	r2, #8
 800f646:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800f648:	2308      	movs	r3, #8
 800f64a:	e043      	b.n	800f6d4 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	681b      	ldr	r3, [r3, #0]
 800f650:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f652:	f003 0302 	and.w	r3, r3, #2
 800f656:	2b00      	cmp	r3, #0
 800f658:	d005      	beq.n	800f666 <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800f65a:	687b      	ldr	r3, [r7, #4]
 800f65c:	681b      	ldr	r3, [r3, #0]
 800f65e:	2202      	movs	r2, #2
 800f660:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800f662:	2302      	movs	r3, #2
 800f664:	e036      	b.n	800f6d4 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	681b      	ldr	r3, [r3, #0]
 800f66a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f66c:	f003 0320 	and.w	r3, r3, #32
 800f670:	2b00      	cmp	r3, #0
 800f672:	d005      	beq.n	800f680 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800f674:	687b      	ldr	r3, [r7, #4]
 800f676:	681b      	ldr	r3, [r3, #0]
 800f678:	2220      	movs	r2, #32
 800f67a:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800f67c:	2320      	movs	r3, #32
 800f67e:	e029      	b.n	800f6d4 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	681b      	ldr	r3, [r3, #0]
 800f684:	4a15      	ldr	r2, [pc, #84]	; (800f6dc <SD_FindSCR+0x19c>)
 800f686:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800f688:	68fb      	ldr	r3, [r7, #12]
 800f68a:	061a      	lsls	r2, r3, #24
 800f68c:	68fb      	ldr	r3, [r7, #12]
 800f68e:	021b      	lsls	r3, r3, #8
 800f690:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800f694:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800f696:	68fb      	ldr	r3, [r7, #12]
 800f698:	0a1b      	lsrs	r3, r3, #8
 800f69a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800f69e:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800f6a0:	68fb      	ldr	r3, [r7, #12]
 800f6a2:	0e1b      	lsrs	r3, r3, #24
 800f6a4:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800f6a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f6a8:	601a      	str	r2, [r3, #0]
    scr++;
 800f6aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f6ac:	3304      	adds	r3, #4
 800f6ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800f6b0:	68bb      	ldr	r3, [r7, #8]
 800f6b2:	061a      	lsls	r2, r3, #24
 800f6b4:	68bb      	ldr	r3, [r7, #8]
 800f6b6:	021b      	lsls	r3, r3, #8
 800f6b8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800f6bc:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800f6be:	68bb      	ldr	r3, [r7, #8]
 800f6c0:	0a1b      	lsrs	r3, r3, #8
 800f6c2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800f6c6:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800f6c8:	68bb      	ldr	r3, [r7, #8]
 800f6ca:	0e1b      	lsrs	r3, r3, #24
 800f6cc:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800f6ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f6d0:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800f6d2:	2300      	movs	r3, #0
}
 800f6d4:	4618      	mov	r0, r3
 800f6d6:	3738      	adds	r7, #56	; 0x38
 800f6d8:	46bd      	mov	sp, r7
 800f6da:	bd80      	pop	{r7, pc}
 800f6dc:	18000f3a 	.word	0x18000f3a

0800f6e0 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800f6e0:	b580      	push	{r7, lr}
 800f6e2:	b086      	sub	sp, #24
 800f6e4:	af00      	add	r7, sp, #0
 800f6e6:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pRxBuffPtr;
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f6ec:	613b      	str	r3, [r7, #16]

  if (hsd->RxXferSize >= 32U)
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f6f2:	2b1f      	cmp	r3, #31
 800f6f4:	d936      	bls.n	800f764 <SD_Read_IT+0x84>
  {
    /* Read data from SDMMC Rx FIFO */
    for (count = 0U; count < 8U; count++)
 800f6f6:	2300      	movs	r3, #0
 800f6f8:	617b      	str	r3, [r7, #20]
 800f6fa:	e027      	b.n	800f74c <SD_Read_IT+0x6c>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	681b      	ldr	r3, [r3, #0]
 800f700:	4618      	mov	r0, r3
 800f702:	f003 fbe9 	bl	8012ed8 <SDMMC_ReadFIFO>
 800f706:	60f8      	str	r0, [r7, #12]
      *tmp = (uint8_t)(data & 0xFFU);
 800f708:	68fb      	ldr	r3, [r7, #12]
 800f70a:	b2da      	uxtb	r2, r3
 800f70c:	693b      	ldr	r3, [r7, #16]
 800f70e:	701a      	strb	r2, [r3, #0]
      tmp++;
 800f710:	693b      	ldr	r3, [r7, #16]
 800f712:	3301      	adds	r3, #1
 800f714:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800f716:	68fb      	ldr	r3, [r7, #12]
 800f718:	0a1b      	lsrs	r3, r3, #8
 800f71a:	b2da      	uxtb	r2, r3
 800f71c:	693b      	ldr	r3, [r7, #16]
 800f71e:	701a      	strb	r2, [r3, #0]
      tmp++;
 800f720:	693b      	ldr	r3, [r7, #16]
 800f722:	3301      	adds	r3, #1
 800f724:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800f726:	68fb      	ldr	r3, [r7, #12]
 800f728:	0c1b      	lsrs	r3, r3, #16
 800f72a:	b2da      	uxtb	r2, r3
 800f72c:	693b      	ldr	r3, [r7, #16]
 800f72e:	701a      	strb	r2, [r3, #0]
      tmp++;
 800f730:	693b      	ldr	r3, [r7, #16]
 800f732:	3301      	adds	r3, #1
 800f734:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800f736:	68fb      	ldr	r3, [r7, #12]
 800f738:	0e1b      	lsrs	r3, r3, #24
 800f73a:	b2da      	uxtb	r2, r3
 800f73c:	693b      	ldr	r3, [r7, #16]
 800f73e:	701a      	strb	r2, [r3, #0]
      tmp++;
 800f740:	693b      	ldr	r3, [r7, #16]
 800f742:	3301      	adds	r3, #1
 800f744:	613b      	str	r3, [r7, #16]
    for (count = 0U; count < 8U; count++)
 800f746:	697b      	ldr	r3, [r7, #20]
 800f748:	3301      	adds	r3, #1
 800f74a:	617b      	str	r3, [r7, #20]
 800f74c:	697b      	ldr	r3, [r7, #20]
 800f74e:	2b07      	cmp	r3, #7
 800f750:	d9d4      	bls.n	800f6fc <SD_Read_IT+0x1c>
    }

    hsd->pRxBuffPtr = tmp;
 800f752:	687b      	ldr	r3, [r7, #4]
 800f754:	693a      	ldr	r2, [r7, #16]
 800f756:	625a      	str	r2, [r3, #36]	; 0x24
    hsd->RxXferSize -= 32U;
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f75c:	f1a3 0220 	sub.w	r2, r3, #32
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	629a      	str	r2, [r3, #40]	; 0x28
  }
}
 800f764:	bf00      	nop
 800f766:	3718      	adds	r7, #24
 800f768:	46bd      	mov	sp, r7
 800f76a:	bd80      	pop	{r7, pc}

0800f76c <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800f76c:	b580      	push	{r7, lr}
 800f76e:	b086      	sub	sp, #24
 800f770:	af00      	add	r7, sp, #0
 800f772:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  const uint8_t *tmp;

  tmp = hsd->pTxBuffPtr;
 800f774:	687b      	ldr	r3, [r7, #4]
 800f776:	69db      	ldr	r3, [r3, #28]
 800f778:	613b      	str	r3, [r7, #16]

  if (hsd->TxXferSize >= 32U)
 800f77a:	687b      	ldr	r3, [r7, #4]
 800f77c:	6a1b      	ldr	r3, [r3, #32]
 800f77e:	2b1f      	cmp	r3, #31
 800f780:	d93a      	bls.n	800f7f8 <SD_Write_IT+0x8c>
  {
    /* Write data to SDMMC Tx FIFO */
    for (count = 0U; count < 8U; count++)
 800f782:	2300      	movs	r3, #0
 800f784:	617b      	str	r3, [r7, #20]
 800f786:	e02b      	b.n	800f7e0 <SD_Write_IT+0x74>
    {
      data = (uint32_t)(*tmp);
 800f788:	693b      	ldr	r3, [r7, #16]
 800f78a:	781b      	ldrb	r3, [r3, #0]
 800f78c:	60fb      	str	r3, [r7, #12]
      tmp++;
 800f78e:	693b      	ldr	r3, [r7, #16]
 800f790:	3301      	adds	r3, #1
 800f792:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800f794:	693b      	ldr	r3, [r7, #16]
 800f796:	781b      	ldrb	r3, [r3, #0]
 800f798:	021a      	lsls	r2, r3, #8
 800f79a:	68fb      	ldr	r3, [r7, #12]
 800f79c:	4313      	orrs	r3, r2
 800f79e:	60fb      	str	r3, [r7, #12]
      tmp++;
 800f7a0:	693b      	ldr	r3, [r7, #16]
 800f7a2:	3301      	adds	r3, #1
 800f7a4:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800f7a6:	693b      	ldr	r3, [r7, #16]
 800f7a8:	781b      	ldrb	r3, [r3, #0]
 800f7aa:	041a      	lsls	r2, r3, #16
 800f7ac:	68fb      	ldr	r3, [r7, #12]
 800f7ae:	4313      	orrs	r3, r2
 800f7b0:	60fb      	str	r3, [r7, #12]
      tmp++;
 800f7b2:	693b      	ldr	r3, [r7, #16]
 800f7b4:	3301      	adds	r3, #1
 800f7b6:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800f7b8:	693b      	ldr	r3, [r7, #16]
 800f7ba:	781b      	ldrb	r3, [r3, #0]
 800f7bc:	061a      	lsls	r2, r3, #24
 800f7be:	68fb      	ldr	r3, [r7, #12]
 800f7c0:	4313      	orrs	r3, r2
 800f7c2:	60fb      	str	r3, [r7, #12]
      tmp++;
 800f7c4:	693b      	ldr	r3, [r7, #16]
 800f7c6:	3301      	adds	r3, #1
 800f7c8:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	681b      	ldr	r3, [r3, #0]
 800f7ce:	f107 020c 	add.w	r2, r7, #12
 800f7d2:	4611      	mov	r1, r2
 800f7d4:	4618      	mov	r0, r3
 800f7d6:	f003 fb8c 	bl	8012ef2 <SDMMC_WriteFIFO>
    for (count = 0U; count < 8U; count++)
 800f7da:	697b      	ldr	r3, [r7, #20]
 800f7dc:	3301      	adds	r3, #1
 800f7de:	617b      	str	r3, [r7, #20]
 800f7e0:	697b      	ldr	r3, [r7, #20]
 800f7e2:	2b07      	cmp	r3, #7
 800f7e4:	d9d0      	bls.n	800f788 <SD_Write_IT+0x1c>
    }

    hsd->pTxBuffPtr = tmp;
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	693a      	ldr	r2, [r7, #16]
 800f7ea:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize -= 32U;
 800f7ec:	687b      	ldr	r3, [r7, #4]
 800f7ee:	6a1b      	ldr	r3, [r3, #32]
 800f7f0:	f1a3 0220 	sub.w	r2, r3, #32
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	621a      	str	r2, [r3, #32]
  }
}
 800f7f8:	bf00      	nop
 800f7fa:	3718      	adds	r7, #24
 800f7fc:	46bd      	mov	sp, r7
 800f7fe:	bd80      	pop	{r7, pc}

0800f800 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:
  * @brief Read DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800f800:	b480      	push	{r7}
 800f802:	b083      	sub	sp, #12
 800f804:	af00      	add	r7, sp, #0
 800f806:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800f808:	bf00      	nop
 800f80a:	370c      	adds	r7, #12
 800f80c:	46bd      	mov	sp, r7
 800f80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f812:	4770      	bx	lr

0800f814 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:
  * @brief Read DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800f814:	b480      	push	{r7}
 800f816:	b083      	sub	sp, #12
 800f818:	af00      	add	r7, sp, #0
 800f81a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800f81c:	bf00      	nop
 800f81e:	370c      	adds	r7, #12
 800f820:	46bd      	mov	sp, r7
 800f822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f826:	4770      	bx	lr

0800f828 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:
  * @brief Write DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800f828:	b480      	push	{r7}
 800f82a:	b083      	sub	sp, #12
 800f82c:	af00      	add	r7, sp, #0
 800f82e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800f830:	bf00      	nop
 800f832:	370c      	adds	r7, #12
 800f834:	46bd      	mov	sp, r7
 800f836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f83a:	4770      	bx	lr

0800f83c <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800f83c:	b480      	push	{r7}
 800f83e:	b083      	sub	sp, #12
 800f840:	af00      	add	r7, sp, #0
 800f842:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800f844:	bf00      	nop
 800f846:	370c      	adds	r7, #12
 800f848:	46bd      	mov	sp, r7
 800f84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f84e:	4770      	bx	lr

0800f850 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800f850:	b580      	push	{r7, lr}
 800f852:	b084      	sub	sp, #16
 800f854:	af00      	add	r7, sp, #0
 800f856:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800f858:	687b      	ldr	r3, [r7, #4]
 800f85a:	2b00      	cmp	r3, #0
 800f85c:	d101      	bne.n	800f862 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800f85e:	2301      	movs	r3, #1
 800f860:	e10f      	b.n	800fa82 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800f862:	687b      	ldr	r3, [r7, #4]
 800f864:	2200      	movs	r2, #0
 800f866:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	681b      	ldr	r3, [r3, #0]
 800f86c:	4a87      	ldr	r2, [pc, #540]	; (800fa8c <HAL_SPI_Init+0x23c>)
 800f86e:	4293      	cmp	r3, r2
 800f870:	d00f      	beq.n	800f892 <HAL_SPI_Init+0x42>
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	681b      	ldr	r3, [r3, #0]
 800f876:	4a86      	ldr	r2, [pc, #536]	; (800fa90 <HAL_SPI_Init+0x240>)
 800f878:	4293      	cmp	r3, r2
 800f87a:	d00a      	beq.n	800f892 <HAL_SPI_Init+0x42>
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	681b      	ldr	r3, [r3, #0]
 800f880:	4a84      	ldr	r2, [pc, #528]	; (800fa94 <HAL_SPI_Init+0x244>)
 800f882:	4293      	cmp	r3, r2
 800f884:	d005      	beq.n	800f892 <HAL_SPI_Init+0x42>
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	68db      	ldr	r3, [r3, #12]
 800f88a:	2b0f      	cmp	r3, #15
 800f88c:	d901      	bls.n	800f892 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800f88e:	2301      	movs	r3, #1
 800f890:	e0f7      	b.n	800fa82 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800f892:	6878      	ldr	r0, [r7, #4]
 800f894:	f000 fd5a 	bl	801034c <SPI_GetPacketSize>
 800f898:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800f89a:	687b      	ldr	r3, [r7, #4]
 800f89c:	681b      	ldr	r3, [r3, #0]
 800f89e:	4a7b      	ldr	r2, [pc, #492]	; (800fa8c <HAL_SPI_Init+0x23c>)
 800f8a0:	4293      	cmp	r3, r2
 800f8a2:	d00c      	beq.n	800f8be <HAL_SPI_Init+0x6e>
 800f8a4:	687b      	ldr	r3, [r7, #4]
 800f8a6:	681b      	ldr	r3, [r3, #0]
 800f8a8:	4a79      	ldr	r2, [pc, #484]	; (800fa90 <HAL_SPI_Init+0x240>)
 800f8aa:	4293      	cmp	r3, r2
 800f8ac:	d007      	beq.n	800f8be <HAL_SPI_Init+0x6e>
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	681b      	ldr	r3, [r3, #0]
 800f8b2:	4a78      	ldr	r2, [pc, #480]	; (800fa94 <HAL_SPI_Init+0x244>)
 800f8b4:	4293      	cmp	r3, r2
 800f8b6:	d002      	beq.n	800f8be <HAL_SPI_Init+0x6e>
 800f8b8:	68fb      	ldr	r3, [r7, #12]
 800f8ba:	2b08      	cmp	r3, #8
 800f8bc:	d811      	bhi.n	800f8e2 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800f8c2:	4a72      	ldr	r2, [pc, #456]	; (800fa8c <HAL_SPI_Init+0x23c>)
 800f8c4:	4293      	cmp	r3, r2
 800f8c6:	d009      	beq.n	800f8dc <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	681b      	ldr	r3, [r3, #0]
 800f8cc:	4a70      	ldr	r2, [pc, #448]	; (800fa90 <HAL_SPI_Init+0x240>)
 800f8ce:	4293      	cmp	r3, r2
 800f8d0:	d004      	beq.n	800f8dc <HAL_SPI_Init+0x8c>
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	681b      	ldr	r3, [r3, #0]
 800f8d6:	4a6f      	ldr	r2, [pc, #444]	; (800fa94 <HAL_SPI_Init+0x244>)
 800f8d8:	4293      	cmp	r3, r2
 800f8da:	d104      	bne.n	800f8e6 <HAL_SPI_Init+0x96>
 800f8dc:	68fb      	ldr	r3, [r7, #12]
 800f8de:	2b10      	cmp	r3, #16
 800f8e0:	d901      	bls.n	800f8e6 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800f8e2:	2301      	movs	r3, #1
 800f8e4:	e0cd      	b.n	800fa82 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800f8e6:	687b      	ldr	r3, [r7, #4]
 800f8e8:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800f8ec:	b2db      	uxtb	r3, r3
 800f8ee:	2b00      	cmp	r3, #0
 800f8f0:	d106      	bne.n	800f900 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800f8f2:	687b      	ldr	r3, [r7, #4]
 800f8f4:	2200      	movs	r2, #0
 800f8f6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800f8fa:	6878      	ldr	r0, [r7, #4]
 800f8fc:	f7f3 fd96 	bl	800342c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	2202      	movs	r2, #2
 800f904:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800f908:	687b      	ldr	r3, [r7, #4]
 800f90a:	681b      	ldr	r3, [r3, #0]
 800f90c:	681a      	ldr	r2, [r3, #0]
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	681b      	ldr	r3, [r3, #0]
 800f912:	f022 0201 	bic.w	r2, r2, #1
 800f916:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800f918:	687b      	ldr	r3, [r7, #4]
 800f91a:	681b      	ldr	r3, [r3, #0]
 800f91c:	689b      	ldr	r3, [r3, #8]
 800f91e:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800f922:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800f924:	687b      	ldr	r3, [r7, #4]
 800f926:	699b      	ldr	r3, [r3, #24]
 800f928:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800f92c:	d119      	bne.n	800f962 <HAL_SPI_Init+0x112>
 800f92e:	687b      	ldr	r3, [r7, #4]
 800f930:	685b      	ldr	r3, [r3, #4]
 800f932:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800f936:	d103      	bne.n	800f940 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800f938:	687b      	ldr	r3, [r7, #4]
 800f93a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800f93c:	2b00      	cmp	r3, #0
 800f93e:	d008      	beq.n	800f952 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800f944:	2b00      	cmp	r3, #0
 800f946:	d10c      	bne.n	800f962 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800f948:	687b      	ldr	r3, [r7, #4]
 800f94a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800f94c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800f950:	d107      	bne.n	800f962 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800f952:	687b      	ldr	r3, [r7, #4]
 800f954:	681b      	ldr	r3, [r3, #0]
 800f956:	681a      	ldr	r2, [r3, #0]
 800f958:	687b      	ldr	r3, [r7, #4]
 800f95a:	681b      	ldr	r3, [r3, #0]
 800f95c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800f960:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800f962:	687b      	ldr	r3, [r7, #4]
 800f964:	685b      	ldr	r3, [r3, #4]
 800f966:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800f96a:	2b00      	cmp	r3, #0
 800f96c:	d00f      	beq.n	800f98e <HAL_SPI_Init+0x13e>
 800f96e:	687b      	ldr	r3, [r7, #4]
 800f970:	68db      	ldr	r3, [r3, #12]
 800f972:	2b06      	cmp	r3, #6
 800f974:	d90b      	bls.n	800f98e <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800f976:	687b      	ldr	r3, [r7, #4]
 800f978:	681b      	ldr	r3, [r3, #0]
 800f97a:	681b      	ldr	r3, [r3, #0]
 800f97c:	f423 7180 	bic.w	r1, r3, #256	; 0x100
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	681b      	ldr	r3, [r3, #0]
 800f988:	430a      	orrs	r2, r1
 800f98a:	601a      	str	r2, [r3, #0]
 800f98c:	e007      	b.n	800f99e <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800f98e:	687b      	ldr	r3, [r7, #4]
 800f990:	681b      	ldr	r3, [r3, #0]
 800f992:	681a      	ldr	r2, [r3, #0]
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	681b      	ldr	r3, [r3, #0]
 800f998:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800f99c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800f99e:	687b      	ldr	r3, [r7, #4]
 800f9a0:	69da      	ldr	r2, [r3, #28]
 800f9a2:	687b      	ldr	r3, [r7, #4]
 800f9a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f9a6:	431a      	orrs	r2, r3
 800f9a8:	68bb      	ldr	r3, [r7, #8]
 800f9aa:	431a      	orrs	r2, r3
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f9b0:	ea42 0103 	orr.w	r1, r2, r3
 800f9b4:	687b      	ldr	r3, [r7, #4]
 800f9b6:	68da      	ldr	r2, [r3, #12]
 800f9b8:	687b      	ldr	r3, [r7, #4]
 800f9ba:	681b      	ldr	r3, [r3, #0]
 800f9bc:	430a      	orrs	r2, r1
 800f9be:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800f9c0:	687b      	ldr	r3, [r7, #4]
 800f9c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f9c8:	431a      	orrs	r2, r3
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f9ce:	431a      	orrs	r2, r3
 800f9d0:	687b      	ldr	r3, [r7, #4]
 800f9d2:	699b      	ldr	r3, [r3, #24]
 800f9d4:	431a      	orrs	r2, r3
 800f9d6:	687b      	ldr	r3, [r7, #4]
 800f9d8:	691b      	ldr	r3, [r3, #16]
 800f9da:	431a      	orrs	r2, r3
 800f9dc:	687b      	ldr	r3, [r7, #4]
 800f9de:	695b      	ldr	r3, [r3, #20]
 800f9e0:	431a      	orrs	r2, r3
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	6a1b      	ldr	r3, [r3, #32]
 800f9e6:	431a      	orrs	r2, r3
 800f9e8:	687b      	ldr	r3, [r7, #4]
 800f9ea:	685b      	ldr	r3, [r3, #4]
 800f9ec:	431a      	orrs	r2, r3
 800f9ee:	687b      	ldr	r3, [r7, #4]
 800f9f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f9f2:	431a      	orrs	r2, r3
 800f9f4:	687b      	ldr	r3, [r7, #4]
 800f9f6:	689b      	ldr	r3, [r3, #8]
 800f9f8:	431a      	orrs	r2, r3
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f9fe:	ea42 0103 	orr.w	r1, r2, r3
 800fa02:	687b      	ldr	r3, [r7, #4]
 800fa04:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	681b      	ldr	r3, [r3, #0]
 800fa0a:	430a      	orrs	r2, r1
 800fa0c:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800fa0e:	687b      	ldr	r3, [r7, #4]
 800fa10:	685b      	ldr	r3, [r3, #4]
 800fa12:	2b00      	cmp	r3, #0
 800fa14:	d113      	bne.n	800fa3e <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800fa16:	687b      	ldr	r3, [r7, #4]
 800fa18:	681b      	ldr	r3, [r3, #0]
 800fa1a:	689b      	ldr	r3, [r3, #8]
 800fa1c:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 800fa20:	687b      	ldr	r3, [r7, #4]
 800fa22:	681b      	ldr	r3, [r3, #0]
 800fa24:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800fa28:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800fa2a:	687b      	ldr	r3, [r7, #4]
 800fa2c:	681b      	ldr	r3, [r3, #0]
 800fa2e:	689b      	ldr	r3, [r3, #8]
 800fa30:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 800fa34:	687b      	ldr	r3, [r7, #4]
 800fa36:	681b      	ldr	r3, [r3, #0]
 800fa38:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800fa3c:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800fa3e:	687b      	ldr	r3, [r7, #4]
 800fa40:	681b      	ldr	r3, [r3, #0]
 800fa42:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800fa44:	687b      	ldr	r3, [r7, #4]
 800fa46:	681b      	ldr	r3, [r3, #0]
 800fa48:	f022 0201 	bic.w	r2, r2, #1
 800fa4c:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	685b      	ldr	r3, [r3, #4]
 800fa52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800fa56:	2b00      	cmp	r3, #0
 800fa58:	d00a      	beq.n	800fa70 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800fa5a:	687b      	ldr	r3, [r7, #4]
 800fa5c:	681b      	ldr	r3, [r3, #0]
 800fa5e:	68db      	ldr	r3, [r3, #12]
 800fa60:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800fa64:	687b      	ldr	r3, [r7, #4]
 800fa66:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	681b      	ldr	r3, [r3, #0]
 800fa6c:	430a      	orrs	r2, r1
 800fa6e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800fa70:	687b      	ldr	r3, [r7, #4]
 800fa72:	2200      	movs	r2, #0
 800fa74:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	2201      	movs	r2, #1
 800fa7c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 800fa80:	2300      	movs	r3, #0
}
 800fa82:	4618      	mov	r0, r3
 800fa84:	3710      	adds	r7, #16
 800fa86:	46bd      	mov	sp, r7
 800fa88:	bd80      	pop	{r7, pc}
 800fa8a:	bf00      	nop
 800fa8c:	40013000 	.word	0x40013000
 800fa90:	40003800 	.word	0x40003800
 800fa94:	40003c00 	.word	0x40003c00

0800fa98 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800fa98:	b580      	push	{r7, lr}
 800fa9a:	b08a      	sub	sp, #40	; 0x28
 800fa9c:	af02      	add	r7, sp, #8
 800fa9e:	60f8      	str	r0, [r7, #12]
 800faa0:	60b9      	str	r1, [r7, #8]
 800faa2:	603b      	str	r3, [r7, #0]
 800faa4:	4613      	mov	r3, r2
 800faa6:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800faa8:	68fb      	ldr	r3, [r7, #12]
 800faaa:	681b      	ldr	r3, [r3, #0]
 800faac:	3320      	adds	r3, #32
 800faae:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800fab0:	2300      	movs	r3, #0
 800fab2:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 800fab4:	68fb      	ldr	r3, [r7, #12]
 800fab6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800faba:	2b01      	cmp	r3, #1
 800fabc:	d101      	bne.n	800fac2 <HAL_SPI_Transmit+0x2a>
 800fabe:	2302      	movs	r3, #2
 800fac0:	e1e1      	b.n	800fe86 <HAL_SPI_Transmit+0x3ee>
 800fac2:	68fb      	ldr	r3, [r7, #12]
 800fac4:	2201      	movs	r2, #1
 800fac6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800faca:	f7f4 fb3f 	bl	800414c <HAL_GetTick>
 800face:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800fad0:	68fb      	ldr	r3, [r7, #12]
 800fad2:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800fad6:	b2db      	uxtb	r3, r3
 800fad8:	2b01      	cmp	r3, #1
 800fada:	d007      	beq.n	800faec <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 800fadc:	2302      	movs	r3, #2
 800fade:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800fae0:	68fb      	ldr	r3, [r7, #12]
 800fae2:	2200      	movs	r2, #0
 800fae4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800fae8:	7efb      	ldrb	r3, [r7, #27]
 800faea:	e1cc      	b.n	800fe86 <HAL_SPI_Transmit+0x3ee>
  }

  if ((pData == NULL) || (Size == 0UL))
 800faec:	68bb      	ldr	r3, [r7, #8]
 800faee:	2b00      	cmp	r3, #0
 800faf0:	d002      	beq.n	800faf8 <HAL_SPI_Transmit+0x60>
 800faf2:	88fb      	ldrh	r3, [r7, #6]
 800faf4:	2b00      	cmp	r3, #0
 800faf6:	d107      	bne.n	800fb08 <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 800faf8:	2301      	movs	r3, #1
 800fafa:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800fafc:	68fb      	ldr	r3, [r7, #12]
 800fafe:	2200      	movs	r2, #0
 800fb00:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800fb04:	7efb      	ldrb	r3, [r7, #27]
 800fb06:	e1be      	b.n	800fe86 <HAL_SPI_Transmit+0x3ee>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800fb08:	68fb      	ldr	r3, [r7, #12]
 800fb0a:	2203      	movs	r2, #3
 800fb0c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800fb10:	68fb      	ldr	r3, [r7, #12]
 800fb12:	2200      	movs	r2, #0
 800fb14:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800fb18:	68fb      	ldr	r3, [r7, #12]
 800fb1a:	68ba      	ldr	r2, [r7, #8]
 800fb1c:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 800fb1e:	68fb      	ldr	r3, [r7, #12]
 800fb20:	88fa      	ldrh	r2, [r7, #6]
 800fb22:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 800fb26:	68fb      	ldr	r3, [r7, #12]
 800fb28:	88fa      	ldrh	r2, [r7, #6]
 800fb2a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800fb2e:	68fb      	ldr	r3, [r7, #12]
 800fb30:	2200      	movs	r2, #0
 800fb32:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800fb34:	68fb      	ldr	r3, [r7, #12]
 800fb36:	2200      	movs	r2, #0
 800fb38:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800fb3c:	68fb      	ldr	r3, [r7, #12]
 800fb3e:	2200      	movs	r2, #0
 800fb40:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 800fb44:	68fb      	ldr	r3, [r7, #12]
 800fb46:	2200      	movs	r2, #0
 800fb48:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 800fb4a:	68fb      	ldr	r3, [r7, #12]
 800fb4c:	2200      	movs	r2, #0
 800fb4e:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800fb50:	68fb      	ldr	r3, [r7, #12]
 800fb52:	689b      	ldr	r3, [r3, #8]
 800fb54:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800fb58:	d108      	bne.n	800fb6c <HAL_SPI_Transmit+0xd4>
  {
    SPI_1LINE_TX(hspi);
 800fb5a:	68fb      	ldr	r3, [r7, #12]
 800fb5c:	681b      	ldr	r3, [r3, #0]
 800fb5e:	681a      	ldr	r2, [r3, #0]
 800fb60:	68fb      	ldr	r3, [r7, #12]
 800fb62:	681b      	ldr	r3, [r3, #0]
 800fb64:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800fb68:	601a      	str	r2, [r3, #0]
 800fb6a:	e009      	b.n	800fb80 <HAL_SPI_Transmit+0xe8>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800fb6c:	68fb      	ldr	r3, [r7, #12]
 800fb6e:	681b      	ldr	r3, [r3, #0]
 800fb70:	68db      	ldr	r3, [r3, #12]
 800fb72:	f423 22c0 	bic.w	r2, r3, #393216	; 0x60000
 800fb76:	68fb      	ldr	r3, [r7, #12]
 800fb78:	681b      	ldr	r3, [r3, #0]
 800fb7a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800fb7e:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800fb80:	68fb      	ldr	r3, [r7, #12]
 800fb82:	681b      	ldr	r3, [r3, #0]
 800fb84:	685a      	ldr	r2, [r3, #4]
 800fb86:	4b96      	ldr	r3, [pc, #600]	; (800fde0 <HAL_SPI_Transmit+0x348>)
 800fb88:	4013      	ands	r3, r2
 800fb8a:	88f9      	ldrh	r1, [r7, #6]
 800fb8c:	68fa      	ldr	r2, [r7, #12]
 800fb8e:	6812      	ldr	r2, [r2, #0]
 800fb90:	430b      	orrs	r3, r1
 800fb92:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800fb94:	68fb      	ldr	r3, [r7, #12]
 800fb96:	681b      	ldr	r3, [r3, #0]
 800fb98:	681a      	ldr	r2, [r3, #0]
 800fb9a:	68fb      	ldr	r3, [r7, #12]
 800fb9c:	681b      	ldr	r3, [r3, #0]
 800fb9e:	f042 0201 	orr.w	r2, r2, #1
 800fba2:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800fba4:	68fb      	ldr	r3, [r7, #12]
 800fba6:	685b      	ldr	r3, [r3, #4]
 800fba8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800fbac:	d107      	bne.n	800fbbe <HAL_SPI_Transmit+0x126>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800fbae:	68fb      	ldr	r3, [r7, #12]
 800fbb0:	681b      	ldr	r3, [r3, #0]
 800fbb2:	681a      	ldr	r2, [r3, #0]
 800fbb4:	68fb      	ldr	r3, [r7, #12]
 800fbb6:	681b      	ldr	r3, [r3, #0]
 800fbb8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800fbbc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800fbbe:	68fb      	ldr	r3, [r7, #12]
 800fbc0:	68db      	ldr	r3, [r3, #12]
 800fbc2:	2b0f      	cmp	r3, #15
 800fbc4:	d947      	bls.n	800fc56 <HAL_SPI_Transmit+0x1be>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800fbc6:	e03f      	b.n	800fc48 <HAL_SPI_Transmit+0x1b0>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800fbc8:	68fb      	ldr	r3, [r7, #12]
 800fbca:	681b      	ldr	r3, [r3, #0]
 800fbcc:	695b      	ldr	r3, [r3, #20]
 800fbce:	f003 0302 	and.w	r3, r3, #2
 800fbd2:	2b02      	cmp	r3, #2
 800fbd4:	d114      	bne.n	800fc00 <HAL_SPI_Transmit+0x168>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800fbd6:	68fb      	ldr	r3, [r7, #12]
 800fbd8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800fbda:	68fb      	ldr	r3, [r7, #12]
 800fbdc:	681b      	ldr	r3, [r3, #0]
 800fbde:	6812      	ldr	r2, [r2, #0]
 800fbe0:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800fbe2:	68fb      	ldr	r3, [r7, #12]
 800fbe4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fbe6:	1d1a      	adds	r2, r3, #4
 800fbe8:	68fb      	ldr	r3, [r7, #12]
 800fbea:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 800fbec:	68fb      	ldr	r3, [r7, #12]
 800fbee:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fbf2:	b29b      	uxth	r3, r3
 800fbf4:	3b01      	subs	r3, #1
 800fbf6:	b29a      	uxth	r2, r3
 800fbf8:	68fb      	ldr	r3, [r7, #12]
 800fbfa:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800fbfe:	e023      	b.n	800fc48 <HAL_SPI_Transmit+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800fc00:	f7f4 faa4 	bl	800414c <HAL_GetTick>
 800fc04:	4602      	mov	r2, r0
 800fc06:	697b      	ldr	r3, [r7, #20]
 800fc08:	1ad3      	subs	r3, r2, r3
 800fc0a:	683a      	ldr	r2, [r7, #0]
 800fc0c:	429a      	cmp	r2, r3
 800fc0e:	d803      	bhi.n	800fc18 <HAL_SPI_Transmit+0x180>
 800fc10:	683b      	ldr	r3, [r7, #0]
 800fc12:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc16:	d102      	bne.n	800fc1e <HAL_SPI_Transmit+0x186>
 800fc18:	683b      	ldr	r3, [r7, #0]
 800fc1a:	2b00      	cmp	r3, #0
 800fc1c:	d114      	bne.n	800fc48 <HAL_SPI_Transmit+0x1b0>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800fc1e:	68f8      	ldr	r0, [r7, #12]
 800fc20:	f000 fac6 	bl	80101b0 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800fc24:	68fb      	ldr	r3, [r7, #12]
 800fc26:	2200      	movs	r2, #0
 800fc28:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800fc2c:	68fb      	ldr	r3, [r7, #12]
 800fc2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800fc32:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800fc36:	68fb      	ldr	r3, [r7, #12]
 800fc38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800fc3c:	68fb      	ldr	r3, [r7, #12]
 800fc3e:	2201      	movs	r2, #1
 800fc40:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800fc44:	2303      	movs	r3, #3
 800fc46:	e11e      	b.n	800fe86 <HAL_SPI_Transmit+0x3ee>
    while (hspi->TxXferCount > 0UL)
 800fc48:	68fb      	ldr	r3, [r7, #12]
 800fc4a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fc4e:	b29b      	uxth	r3, r3
 800fc50:	2b00      	cmp	r3, #0
 800fc52:	d1b9      	bne.n	800fbc8 <HAL_SPI_Transmit+0x130>
 800fc54:	e0f1      	b.n	800fe3a <HAL_SPI_Transmit+0x3a2>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800fc56:	68fb      	ldr	r3, [r7, #12]
 800fc58:	68db      	ldr	r3, [r3, #12]
 800fc5a:	2b07      	cmp	r3, #7
 800fc5c:	f240 80e6 	bls.w	800fe2c <HAL_SPI_Transmit+0x394>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800fc60:	e05d      	b.n	800fd1e <HAL_SPI_Transmit+0x286>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800fc62:	68fb      	ldr	r3, [r7, #12]
 800fc64:	681b      	ldr	r3, [r3, #0]
 800fc66:	695b      	ldr	r3, [r3, #20]
 800fc68:	f003 0302 	and.w	r3, r3, #2
 800fc6c:	2b02      	cmp	r3, #2
 800fc6e:	d132      	bne.n	800fcd6 <HAL_SPI_Transmit+0x23e>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800fc70:	68fb      	ldr	r3, [r7, #12]
 800fc72:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fc76:	b29b      	uxth	r3, r3
 800fc78:	2b01      	cmp	r3, #1
 800fc7a:	d918      	bls.n	800fcae <HAL_SPI_Transmit+0x216>
 800fc7c:	68fb      	ldr	r3, [r7, #12]
 800fc7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fc80:	2b00      	cmp	r3, #0
 800fc82:	d014      	beq.n	800fcae <HAL_SPI_Transmit+0x216>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800fc84:	68fb      	ldr	r3, [r7, #12]
 800fc86:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800fc88:	68fb      	ldr	r3, [r7, #12]
 800fc8a:	681b      	ldr	r3, [r3, #0]
 800fc8c:	6812      	ldr	r2, [r2, #0]
 800fc8e:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800fc90:	68fb      	ldr	r3, [r7, #12]
 800fc92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fc94:	1d1a      	adds	r2, r3, #4
 800fc96:	68fb      	ldr	r3, [r7, #12]
 800fc98:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800fc9a:	68fb      	ldr	r3, [r7, #12]
 800fc9c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fca0:	b29b      	uxth	r3, r3
 800fca2:	3b02      	subs	r3, #2
 800fca4:	b29a      	uxth	r2, r3
 800fca6:	68fb      	ldr	r3, [r7, #12]
 800fca8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800fcac:	e037      	b.n	800fd1e <HAL_SPI_Transmit+0x286>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800fcae:	68fb      	ldr	r3, [r7, #12]
 800fcb0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fcb2:	881a      	ldrh	r2, [r3, #0]
 800fcb4:	69fb      	ldr	r3, [r7, #28]
 800fcb6:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800fcb8:	68fb      	ldr	r3, [r7, #12]
 800fcba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fcbc:	1c9a      	adds	r2, r3, #2
 800fcbe:	68fb      	ldr	r3, [r7, #12]
 800fcc0:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800fcc2:	68fb      	ldr	r3, [r7, #12]
 800fcc4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fcc8:	b29b      	uxth	r3, r3
 800fcca:	3b01      	subs	r3, #1
 800fccc:	b29a      	uxth	r2, r3
 800fcce:	68fb      	ldr	r3, [r7, #12]
 800fcd0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800fcd4:	e023      	b.n	800fd1e <HAL_SPI_Transmit+0x286>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800fcd6:	f7f4 fa39 	bl	800414c <HAL_GetTick>
 800fcda:	4602      	mov	r2, r0
 800fcdc:	697b      	ldr	r3, [r7, #20]
 800fcde:	1ad3      	subs	r3, r2, r3
 800fce0:	683a      	ldr	r2, [r7, #0]
 800fce2:	429a      	cmp	r2, r3
 800fce4:	d803      	bhi.n	800fcee <HAL_SPI_Transmit+0x256>
 800fce6:	683b      	ldr	r3, [r7, #0]
 800fce8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fcec:	d102      	bne.n	800fcf4 <HAL_SPI_Transmit+0x25c>
 800fcee:	683b      	ldr	r3, [r7, #0]
 800fcf0:	2b00      	cmp	r3, #0
 800fcf2:	d114      	bne.n	800fd1e <HAL_SPI_Transmit+0x286>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800fcf4:	68f8      	ldr	r0, [r7, #12]
 800fcf6:	f000 fa5b 	bl	80101b0 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800fcfa:	68fb      	ldr	r3, [r7, #12]
 800fcfc:	2200      	movs	r2, #0
 800fcfe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800fd02:	68fb      	ldr	r3, [r7, #12]
 800fd04:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800fd08:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800fd0c:	68fb      	ldr	r3, [r7, #12]
 800fd0e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800fd12:	68fb      	ldr	r3, [r7, #12]
 800fd14:	2201      	movs	r2, #1
 800fd16:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800fd1a:	2303      	movs	r3, #3
 800fd1c:	e0b3      	b.n	800fe86 <HAL_SPI_Transmit+0x3ee>
    while (hspi->TxXferCount > 0UL)
 800fd1e:	68fb      	ldr	r3, [r7, #12]
 800fd20:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fd24:	b29b      	uxth	r3, r3
 800fd26:	2b00      	cmp	r3, #0
 800fd28:	d19b      	bne.n	800fc62 <HAL_SPI_Transmit+0x1ca>
 800fd2a:	e086      	b.n	800fe3a <HAL_SPI_Transmit+0x3a2>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800fd2c:	68fb      	ldr	r3, [r7, #12]
 800fd2e:	681b      	ldr	r3, [r3, #0]
 800fd30:	695b      	ldr	r3, [r3, #20]
 800fd32:	f003 0302 	and.w	r3, r3, #2
 800fd36:	2b02      	cmp	r3, #2
 800fd38:	d154      	bne.n	800fde4 <HAL_SPI_Transmit+0x34c>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800fd3a:	68fb      	ldr	r3, [r7, #12]
 800fd3c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fd40:	b29b      	uxth	r3, r3
 800fd42:	2b03      	cmp	r3, #3
 800fd44:	d918      	bls.n	800fd78 <HAL_SPI_Transmit+0x2e0>
 800fd46:	68fb      	ldr	r3, [r7, #12]
 800fd48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fd4a:	2b40      	cmp	r3, #64	; 0x40
 800fd4c:	d914      	bls.n	800fd78 <HAL_SPI_Transmit+0x2e0>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800fd4e:	68fb      	ldr	r3, [r7, #12]
 800fd50:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800fd52:	68fb      	ldr	r3, [r7, #12]
 800fd54:	681b      	ldr	r3, [r3, #0]
 800fd56:	6812      	ldr	r2, [r2, #0]
 800fd58:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800fd5a:	68fb      	ldr	r3, [r7, #12]
 800fd5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fd5e:	1d1a      	adds	r2, r3, #4
 800fd60:	68fb      	ldr	r3, [r7, #12]
 800fd62:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800fd64:	68fb      	ldr	r3, [r7, #12]
 800fd66:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fd6a:	b29b      	uxth	r3, r3
 800fd6c:	3b04      	subs	r3, #4
 800fd6e:	b29a      	uxth	r2, r3
 800fd70:	68fb      	ldr	r3, [r7, #12]
 800fd72:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800fd76:	e059      	b.n	800fe2c <HAL_SPI_Transmit+0x394>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800fd78:	68fb      	ldr	r3, [r7, #12]
 800fd7a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fd7e:	b29b      	uxth	r3, r3
 800fd80:	2b01      	cmp	r3, #1
 800fd82:	d917      	bls.n	800fdb4 <HAL_SPI_Transmit+0x31c>
 800fd84:	68fb      	ldr	r3, [r7, #12]
 800fd86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fd88:	2b00      	cmp	r3, #0
 800fd8a:	d013      	beq.n	800fdb4 <HAL_SPI_Transmit+0x31c>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800fd8c:	68fb      	ldr	r3, [r7, #12]
 800fd8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fd90:	881a      	ldrh	r2, [r3, #0]
 800fd92:	69fb      	ldr	r3, [r7, #28]
 800fd94:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800fd96:	68fb      	ldr	r3, [r7, #12]
 800fd98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fd9a:	1c9a      	adds	r2, r3, #2
 800fd9c:	68fb      	ldr	r3, [r7, #12]
 800fd9e:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800fda0:	68fb      	ldr	r3, [r7, #12]
 800fda2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fda6:	b29b      	uxth	r3, r3
 800fda8:	3b02      	subs	r3, #2
 800fdaa:	b29a      	uxth	r2, r3
 800fdac:	68fb      	ldr	r3, [r7, #12]
 800fdae:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800fdb2:	e03b      	b.n	800fe2c <HAL_SPI_Transmit+0x394>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800fdb4:	68fb      	ldr	r3, [r7, #12]
 800fdb6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800fdb8:	68fb      	ldr	r3, [r7, #12]
 800fdba:	681b      	ldr	r3, [r3, #0]
 800fdbc:	3320      	adds	r3, #32
 800fdbe:	7812      	ldrb	r2, [r2, #0]
 800fdc0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800fdc2:	68fb      	ldr	r3, [r7, #12]
 800fdc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fdc6:	1c5a      	adds	r2, r3, #1
 800fdc8:	68fb      	ldr	r3, [r7, #12]
 800fdca:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800fdcc:	68fb      	ldr	r3, [r7, #12]
 800fdce:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fdd2:	b29b      	uxth	r3, r3
 800fdd4:	3b01      	subs	r3, #1
 800fdd6:	b29a      	uxth	r2, r3
 800fdd8:	68fb      	ldr	r3, [r7, #12]
 800fdda:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800fdde:	e025      	b.n	800fe2c <HAL_SPI_Transmit+0x394>
 800fde0:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800fde4:	f7f4 f9b2 	bl	800414c <HAL_GetTick>
 800fde8:	4602      	mov	r2, r0
 800fdea:	697b      	ldr	r3, [r7, #20]
 800fdec:	1ad3      	subs	r3, r2, r3
 800fdee:	683a      	ldr	r2, [r7, #0]
 800fdf0:	429a      	cmp	r2, r3
 800fdf2:	d803      	bhi.n	800fdfc <HAL_SPI_Transmit+0x364>
 800fdf4:	683b      	ldr	r3, [r7, #0]
 800fdf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fdfa:	d102      	bne.n	800fe02 <HAL_SPI_Transmit+0x36a>
 800fdfc:	683b      	ldr	r3, [r7, #0]
 800fdfe:	2b00      	cmp	r3, #0
 800fe00:	d114      	bne.n	800fe2c <HAL_SPI_Transmit+0x394>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800fe02:	68f8      	ldr	r0, [r7, #12]
 800fe04:	f000 f9d4 	bl	80101b0 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800fe08:	68fb      	ldr	r3, [r7, #12]
 800fe0a:	2200      	movs	r2, #0
 800fe0c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800fe10:	68fb      	ldr	r3, [r7, #12]
 800fe12:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800fe16:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800fe1a:	68fb      	ldr	r3, [r7, #12]
 800fe1c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800fe20:	68fb      	ldr	r3, [r7, #12]
 800fe22:	2201      	movs	r2, #1
 800fe24:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800fe28:	2303      	movs	r3, #3
 800fe2a:	e02c      	b.n	800fe86 <HAL_SPI_Transmit+0x3ee>
    while (hspi->TxXferCount > 0UL)
 800fe2c:	68fb      	ldr	r3, [r7, #12]
 800fe2e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fe32:	b29b      	uxth	r3, r3
 800fe34:	2b00      	cmp	r3, #0
 800fe36:	f47f af79 	bne.w	800fd2c <HAL_SPI_Transmit+0x294>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800fe3a:	697b      	ldr	r3, [r7, #20]
 800fe3c:	9300      	str	r3, [sp, #0]
 800fe3e:	683b      	ldr	r3, [r7, #0]
 800fe40:	2200      	movs	r2, #0
 800fe42:	2108      	movs	r1, #8
 800fe44:	68f8      	ldr	r0, [r7, #12]
 800fe46:	f000 fa53 	bl	80102f0 <SPI_WaitOnFlagUntilTimeout>
 800fe4a:	4603      	mov	r3, r0
 800fe4c:	2b00      	cmp	r3, #0
 800fe4e:	d007      	beq.n	800fe60 <HAL_SPI_Transmit+0x3c8>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800fe50:	68fb      	ldr	r3, [r7, #12]
 800fe52:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800fe56:	f043 0220 	orr.w	r2, r3, #32
 800fe5a:	68fb      	ldr	r3, [r7, #12]
 800fe5c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800fe60:	68f8      	ldr	r0, [r7, #12]
 800fe62:	f000 f9a5 	bl	80101b0 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800fe66:	68fb      	ldr	r3, [r7, #12]
 800fe68:	2200      	movs	r2, #0
 800fe6a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800fe6e:	68fb      	ldr	r3, [r7, #12]
 800fe70:	2201      	movs	r2, #1
 800fe72:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800fe76:	68fb      	ldr	r3, [r7, #12]
 800fe78:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800fe7c:	2b00      	cmp	r3, #0
 800fe7e:	d001      	beq.n	800fe84 <HAL_SPI_Transmit+0x3ec>
  {
    return HAL_ERROR;
 800fe80:	2301      	movs	r3, #1
 800fe82:	e000      	b.n	800fe86 <HAL_SPI_Transmit+0x3ee>
  }
  return errorcode;
 800fe84:	7efb      	ldrb	r3, [r7, #27]
}
 800fe86:	4618      	mov	r0, r3
 800fe88:	3720      	adds	r7, #32
 800fe8a:	46bd      	mov	sp, r7
 800fe8c:	bd80      	pop	{r7, pc}
 800fe8e:	bf00      	nop

0800fe90 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800fe90:	b580      	push	{r7, lr}
 800fe92:	b088      	sub	sp, #32
 800fe94:	af00      	add	r7, sp, #0
 800fe96:	60f8      	str	r0, [r7, #12]
 800fe98:	60b9      	str	r1, [r7, #8]
 800fe9a:	603b      	str	r3, [r7, #0]
 800fe9c:	4613      	mov	r3, r2
 800fe9e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800fea0:	2300      	movs	r3, #0
 800fea2:	77fb      	strb	r3, [r7, #31]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800fea4:	68fb      	ldr	r3, [r7, #12]
 800fea6:	681b      	ldr	r3, [r3, #0]
 800fea8:	3330      	adds	r3, #48	; 0x30
 800feaa:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 800feac:	68fb      	ldr	r3, [r7, #12]
 800feae:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800feb2:	2b01      	cmp	r3, #1
 800feb4:	d101      	bne.n	800feba <HAL_SPI_Receive+0x2a>
 800feb6:	2302      	movs	r3, #2
 800feb8:	e173      	b.n	80101a2 <HAL_SPI_Receive+0x312>
 800feba:	68fb      	ldr	r3, [r7, #12]
 800febc:	2201      	movs	r2, #1
 800febe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800fec2:	f7f4 f943 	bl	800414c <HAL_GetTick>
 800fec6:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800fec8:	68fb      	ldr	r3, [r7, #12]
 800feca:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800fece:	b2db      	uxtb	r3, r3
 800fed0:	2b01      	cmp	r3, #1
 800fed2:	d007      	beq.n	800fee4 <HAL_SPI_Receive+0x54>
  {
    errorcode = HAL_BUSY;
 800fed4:	2302      	movs	r3, #2
 800fed6:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800fed8:	68fb      	ldr	r3, [r7, #12]
 800feda:	2200      	movs	r2, #0
 800fedc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800fee0:	7ffb      	ldrb	r3, [r7, #31]
 800fee2:	e15e      	b.n	80101a2 <HAL_SPI_Receive+0x312>
  }

  if ((pData == NULL) || (Size == 0UL))
 800fee4:	68bb      	ldr	r3, [r7, #8]
 800fee6:	2b00      	cmp	r3, #0
 800fee8:	d002      	beq.n	800fef0 <HAL_SPI_Receive+0x60>
 800feea:	88fb      	ldrh	r3, [r7, #6]
 800feec:	2b00      	cmp	r3, #0
 800feee:	d107      	bne.n	800ff00 <HAL_SPI_Receive+0x70>
  {
    errorcode = HAL_ERROR;
 800fef0:	2301      	movs	r3, #1
 800fef2:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800fef4:	68fb      	ldr	r3, [r7, #12]
 800fef6:	2200      	movs	r2, #0
 800fef8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800fefc:	7ffb      	ldrb	r3, [r7, #31]
 800fefe:	e150      	b.n	80101a2 <HAL_SPI_Receive+0x312>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800ff00:	68fb      	ldr	r3, [r7, #12]
 800ff02:	2204      	movs	r2, #4
 800ff04:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ff08:	68fb      	ldr	r3, [r7, #12]
 800ff0a:	2200      	movs	r2, #0
 800ff0c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800ff10:	68fb      	ldr	r3, [r7, #12]
 800ff12:	68ba      	ldr	r2, [r7, #8]
 800ff14:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 800ff16:	68fb      	ldr	r3, [r7, #12]
 800ff18:	88fa      	ldrh	r2, [r7, #6]
 800ff1a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 800ff1e:	68fb      	ldr	r3, [r7, #12]
 800ff20:	88fa      	ldrh	r2, [r7, #6]
 800ff22:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800ff26:	68fb      	ldr	r3, [r7, #12]
 800ff28:	2200      	movs	r2, #0
 800ff2a:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 800ff2c:	68fb      	ldr	r3, [r7, #12]
 800ff2e:	2200      	movs	r2, #0
 800ff30:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 800ff34:	68fb      	ldr	r3, [r7, #12]
 800ff36:	2200      	movs	r2, #0
 800ff38:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxISR       = NULL;
 800ff3c:	68fb      	ldr	r3, [r7, #12]
 800ff3e:	2200      	movs	r2, #0
 800ff40:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800ff42:	68fb      	ldr	r3, [r7, #12]
 800ff44:	2200      	movs	r2, #0
 800ff46:	675a      	str	r2, [r3, #116]	; 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ff48:	68fb      	ldr	r3, [r7, #12]
 800ff4a:	689b      	ldr	r3, [r3, #8]
 800ff4c:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800ff50:	d108      	bne.n	800ff64 <HAL_SPI_Receive+0xd4>
  {
    SPI_1LINE_RX(hspi);
 800ff52:	68fb      	ldr	r3, [r7, #12]
 800ff54:	681b      	ldr	r3, [r3, #0]
 800ff56:	681a      	ldr	r2, [r3, #0]
 800ff58:	68fb      	ldr	r3, [r7, #12]
 800ff5a:	681b      	ldr	r3, [r3, #0]
 800ff5c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800ff60:	601a      	str	r2, [r3, #0]
 800ff62:	e009      	b.n	800ff78 <HAL_SPI_Receive+0xe8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 800ff64:	68fb      	ldr	r3, [r7, #12]
 800ff66:	681b      	ldr	r3, [r3, #0]
 800ff68:	68db      	ldr	r3, [r3, #12]
 800ff6a:	f423 22c0 	bic.w	r2, r3, #393216	; 0x60000
 800ff6e:	68fb      	ldr	r3, [r7, #12]
 800ff70:	681b      	ldr	r3, [r3, #0]
 800ff72:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800ff76:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800ff78:	68fb      	ldr	r3, [r7, #12]
 800ff7a:	681b      	ldr	r3, [r3, #0]
 800ff7c:	685a      	ldr	r2, [r3, #4]
 800ff7e:	4b8b      	ldr	r3, [pc, #556]	; (80101ac <HAL_SPI_Receive+0x31c>)
 800ff80:	4013      	ands	r3, r2
 800ff82:	88f9      	ldrh	r1, [r7, #6]
 800ff84:	68fa      	ldr	r2, [r7, #12]
 800ff86:	6812      	ldr	r2, [r2, #0]
 800ff88:	430b      	orrs	r3, r1
 800ff8a:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800ff8c:	68fb      	ldr	r3, [r7, #12]
 800ff8e:	681b      	ldr	r3, [r3, #0]
 800ff90:	681a      	ldr	r2, [r3, #0]
 800ff92:	68fb      	ldr	r3, [r7, #12]
 800ff94:	681b      	ldr	r3, [r3, #0]
 800ff96:	f042 0201 	orr.w	r2, r2, #1
 800ff9a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ff9c:	68fb      	ldr	r3, [r7, #12]
 800ff9e:	685b      	ldr	r3, [r3, #4]
 800ffa0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ffa4:	d107      	bne.n	800ffb6 <HAL_SPI_Receive+0x126>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800ffa6:	68fb      	ldr	r3, [r7, #12]
 800ffa8:	681b      	ldr	r3, [r3, #0]
 800ffaa:	681a      	ldr	r2, [r3, #0]
 800ffac:	68fb      	ldr	r3, [r7, #12]
 800ffae:	681b      	ldr	r3, [r3, #0]
 800ffb0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ffb4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800ffb6:	68fb      	ldr	r3, [r7, #12]
 800ffb8:	68db      	ldr	r3, [r3, #12]
 800ffba:	2b0f      	cmp	r3, #15
 800ffbc:	d948      	bls.n	8010050 <HAL_SPI_Receive+0x1c0>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800ffbe:	e040      	b.n	8010042 <HAL_SPI_Receive+0x1b2>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 800ffc0:	68fb      	ldr	r3, [r7, #12]
 800ffc2:	681b      	ldr	r3, [r3, #0]
 800ffc4:	695a      	ldr	r2, [r3, #20]
 800ffc6:	f248 0308 	movw	r3, #32776	; 0x8008
 800ffca:	4013      	ands	r3, r2
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	d014      	beq.n	800fffa <HAL_SPI_Receive+0x16a>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800ffd0:	68fb      	ldr	r3, [r7, #12]
 800ffd2:	681a      	ldr	r2, [r3, #0]
 800ffd4:	68fb      	ldr	r3, [r7, #12]
 800ffd6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ffd8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800ffda:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800ffdc:	68fb      	ldr	r3, [r7, #12]
 800ffde:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ffe0:	1d1a      	adds	r2, r3, #4
 800ffe2:	68fb      	ldr	r3, [r7, #12]
 800ffe4:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800ffe6:	68fb      	ldr	r3, [r7, #12]
 800ffe8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800ffec:	b29b      	uxth	r3, r3
 800ffee:	3b01      	subs	r3, #1
 800fff0:	b29a      	uxth	r2, r3
 800fff2:	68fb      	ldr	r3, [r7, #12]
 800fff4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800fff8:	e023      	b.n	8010042 <HAL_SPI_Receive+0x1b2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800fffa:	f7f4 f8a7 	bl	800414c <HAL_GetTick>
 800fffe:	4602      	mov	r2, r0
 8010000:	697b      	ldr	r3, [r7, #20]
 8010002:	1ad3      	subs	r3, r2, r3
 8010004:	683a      	ldr	r2, [r7, #0]
 8010006:	429a      	cmp	r2, r3
 8010008:	d803      	bhi.n	8010012 <HAL_SPI_Receive+0x182>
 801000a:	683b      	ldr	r3, [r7, #0]
 801000c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010010:	d102      	bne.n	8010018 <HAL_SPI_Receive+0x188>
 8010012:	683b      	ldr	r3, [r7, #0]
 8010014:	2b00      	cmp	r3, #0
 8010016:	d114      	bne.n	8010042 <HAL_SPI_Receive+0x1b2>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8010018:	68f8      	ldr	r0, [r7, #12]
 801001a:	f000 f8c9 	bl	80101b0 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 801001e:	68fb      	ldr	r3, [r7, #12]
 8010020:	2200      	movs	r2, #0
 8010022:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8010026:	68fb      	ldr	r3, [r7, #12]
 8010028:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801002c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8010030:	68fb      	ldr	r3, [r7, #12]
 8010032:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8010036:	68fb      	ldr	r3, [r7, #12]
 8010038:	2201      	movs	r2, #1
 801003a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 801003e:	2303      	movs	r3, #3
 8010040:	e0af      	b.n	80101a2 <HAL_SPI_Receive+0x312>
    while (hspi->RxXferCount > 0UL)
 8010042:	68fb      	ldr	r3, [r7, #12]
 8010044:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8010048:	b29b      	uxth	r3, r3
 801004a:	2b00      	cmp	r3, #0
 801004c:	d1b8      	bne.n	800ffc0 <HAL_SPI_Receive+0x130>
 801004e:	e095      	b.n	801017c <HAL_SPI_Receive+0x2ec>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8010050:	68fb      	ldr	r3, [r7, #12]
 8010052:	68db      	ldr	r3, [r3, #12]
 8010054:	2b07      	cmp	r3, #7
 8010056:	f240 808b 	bls.w	8010170 <HAL_SPI_Receive+0x2e0>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 801005a:	e03f      	b.n	80100dc <HAL_SPI_Receive+0x24c>
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 801005c:	68fb      	ldr	r3, [r7, #12]
 801005e:	681b      	ldr	r3, [r3, #0]
 8010060:	695b      	ldr	r3, [r3, #20]
 8010062:	f003 0301 	and.w	r3, r3, #1
 8010066:	2b01      	cmp	r3, #1
 8010068:	d114      	bne.n	8010094 <HAL_SPI_Receive+0x204>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 801006a:	68fb      	ldr	r3, [r7, #12]
 801006c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801006e:	69ba      	ldr	r2, [r7, #24]
 8010070:	8812      	ldrh	r2, [r2, #0]
 8010072:	b292      	uxth	r2, r2
 8010074:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8010076:	68fb      	ldr	r3, [r7, #12]
 8010078:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801007a:	1c9a      	adds	r2, r3, #2
 801007c:	68fb      	ldr	r3, [r7, #12]
 801007e:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 8010080:	68fb      	ldr	r3, [r7, #12]
 8010082:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8010086:	b29b      	uxth	r3, r3
 8010088:	3b01      	subs	r3, #1
 801008a:	b29a      	uxth	r2, r3
 801008c:	68fb      	ldr	r3, [r7, #12]
 801008e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8010092:	e023      	b.n	80100dc <HAL_SPI_Receive+0x24c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8010094:	f7f4 f85a 	bl	800414c <HAL_GetTick>
 8010098:	4602      	mov	r2, r0
 801009a:	697b      	ldr	r3, [r7, #20]
 801009c:	1ad3      	subs	r3, r2, r3
 801009e:	683a      	ldr	r2, [r7, #0]
 80100a0:	429a      	cmp	r2, r3
 80100a2:	d803      	bhi.n	80100ac <HAL_SPI_Receive+0x21c>
 80100a4:	683b      	ldr	r3, [r7, #0]
 80100a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80100aa:	d102      	bne.n	80100b2 <HAL_SPI_Receive+0x222>
 80100ac:	683b      	ldr	r3, [r7, #0]
 80100ae:	2b00      	cmp	r3, #0
 80100b0:	d114      	bne.n	80100dc <HAL_SPI_Receive+0x24c>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80100b2:	68f8      	ldr	r0, [r7, #12]
 80100b4:	f000 f87c 	bl	80101b0 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80100b8:	68fb      	ldr	r3, [r7, #12]
 80100ba:	2200      	movs	r2, #0
 80100bc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80100c0:	68fb      	ldr	r3, [r7, #12]
 80100c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80100c6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80100ca:	68fb      	ldr	r3, [r7, #12]
 80100cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80100d0:	68fb      	ldr	r3, [r7, #12]
 80100d2:	2201      	movs	r2, #1
 80100d4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 80100d8:	2303      	movs	r3, #3
 80100da:	e062      	b.n	80101a2 <HAL_SPI_Receive+0x312>
    while (hspi->RxXferCount > 0UL)
 80100dc:	68fb      	ldr	r3, [r7, #12]
 80100de:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80100e2:	b29b      	uxth	r3, r3
 80100e4:	2b00      	cmp	r3, #0
 80100e6:	d1b9      	bne.n	801005c <HAL_SPI_Receive+0x1cc>
 80100e8:	e048      	b.n	801017c <HAL_SPI_Receive+0x2ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80100ea:	68fb      	ldr	r3, [r7, #12]
 80100ec:	681b      	ldr	r3, [r3, #0]
 80100ee:	695b      	ldr	r3, [r3, #20]
 80100f0:	f003 0301 	and.w	r3, r3, #1
 80100f4:	2b01      	cmp	r3, #1
 80100f6:	d117      	bne.n	8010128 <HAL_SPI_Receive+0x298>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80100f8:	68fb      	ldr	r3, [r7, #12]
 80100fa:	681b      	ldr	r3, [r3, #0]
 80100fc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8010100:	68fb      	ldr	r3, [r7, #12]
 8010102:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8010104:	7812      	ldrb	r2, [r2, #0]
 8010106:	b2d2      	uxtb	r2, r2
 8010108:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 801010a:	68fb      	ldr	r3, [r7, #12]
 801010c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801010e:	1c5a      	adds	r2, r3, #1
 8010110:	68fb      	ldr	r3, [r7, #12]
 8010112:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 8010114:	68fb      	ldr	r3, [r7, #12]
 8010116:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 801011a:	b29b      	uxth	r3, r3
 801011c:	3b01      	subs	r3, #1
 801011e:	b29a      	uxth	r2, r3
 8010120:	68fb      	ldr	r3, [r7, #12]
 8010122:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8010126:	e023      	b.n	8010170 <HAL_SPI_Receive+0x2e0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8010128:	f7f4 f810 	bl	800414c <HAL_GetTick>
 801012c:	4602      	mov	r2, r0
 801012e:	697b      	ldr	r3, [r7, #20]
 8010130:	1ad3      	subs	r3, r2, r3
 8010132:	683a      	ldr	r2, [r7, #0]
 8010134:	429a      	cmp	r2, r3
 8010136:	d803      	bhi.n	8010140 <HAL_SPI_Receive+0x2b0>
 8010138:	683b      	ldr	r3, [r7, #0]
 801013a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801013e:	d102      	bne.n	8010146 <HAL_SPI_Receive+0x2b6>
 8010140:	683b      	ldr	r3, [r7, #0]
 8010142:	2b00      	cmp	r3, #0
 8010144:	d114      	bne.n	8010170 <HAL_SPI_Receive+0x2e0>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8010146:	68f8      	ldr	r0, [r7, #12]
 8010148:	f000 f832 	bl	80101b0 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 801014c:	68fb      	ldr	r3, [r7, #12]
 801014e:	2200      	movs	r2, #0
 8010150:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8010154:	68fb      	ldr	r3, [r7, #12]
 8010156:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801015a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 801015e:	68fb      	ldr	r3, [r7, #12]
 8010160:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8010164:	68fb      	ldr	r3, [r7, #12]
 8010166:	2201      	movs	r2, #1
 8010168:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 801016c:	2303      	movs	r3, #3
 801016e:	e018      	b.n	80101a2 <HAL_SPI_Receive+0x312>
    while (hspi->RxXferCount > 0UL)
 8010170:	68fb      	ldr	r3, [r7, #12]
 8010172:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8010176:	b29b      	uxth	r3, r3
 8010178:	2b00      	cmp	r3, #0
 801017a:	d1b6      	bne.n	80100ea <HAL_SPI_Receive+0x25a>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 801017c:	68f8      	ldr	r0, [r7, #12]
 801017e:	f000 f817 	bl	80101b0 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8010182:	68fb      	ldr	r3, [r7, #12]
 8010184:	2200      	movs	r2, #0
 8010186:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 801018a:	68fb      	ldr	r3, [r7, #12]
 801018c:	2201      	movs	r2, #1
 801018e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8010192:	68fb      	ldr	r3, [r7, #12]
 8010194:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8010198:	2b00      	cmp	r3, #0
 801019a:	d001      	beq.n	80101a0 <HAL_SPI_Receive+0x310>
  {
    return HAL_ERROR;
 801019c:	2301      	movs	r3, #1
 801019e:	e000      	b.n	80101a2 <HAL_SPI_Receive+0x312>
  }
  return errorcode;
 80101a0:	7ffb      	ldrb	r3, [r7, #31]
}
 80101a2:	4618      	mov	r0, r3
 80101a4:	3720      	adds	r7, #32
 80101a6:	46bd      	mov	sp, r7
 80101a8:	bd80      	pop	{r7, pc}
 80101aa:	bf00      	nop
 80101ac:	ffff0000 	.word	0xffff0000

080101b0 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 80101b0:	b480      	push	{r7}
 80101b2:	b085      	sub	sp, #20
 80101b4:	af00      	add	r7, sp, #0
 80101b6:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 80101b8:	687b      	ldr	r3, [r7, #4]
 80101ba:	681b      	ldr	r3, [r3, #0]
 80101bc:	695b      	ldr	r3, [r3, #20]
 80101be:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80101c0:	687b      	ldr	r3, [r7, #4]
 80101c2:	681b      	ldr	r3, [r3, #0]
 80101c4:	699a      	ldr	r2, [r3, #24]
 80101c6:	687b      	ldr	r3, [r7, #4]
 80101c8:	681b      	ldr	r3, [r3, #0]
 80101ca:	f042 0208 	orr.w	r2, r2, #8
 80101ce:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80101d0:	687b      	ldr	r3, [r7, #4]
 80101d2:	681b      	ldr	r3, [r3, #0]
 80101d4:	699a      	ldr	r2, [r3, #24]
 80101d6:	687b      	ldr	r3, [r7, #4]
 80101d8:	681b      	ldr	r3, [r3, #0]
 80101da:	f042 0210 	orr.w	r2, r2, #16
 80101de:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80101e0:	687b      	ldr	r3, [r7, #4]
 80101e2:	681b      	ldr	r3, [r3, #0]
 80101e4:	681a      	ldr	r2, [r3, #0]
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	681b      	ldr	r3, [r3, #0]
 80101ea:	f022 0201 	bic.w	r2, r2, #1
 80101ee:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80101f0:	687b      	ldr	r3, [r7, #4]
 80101f2:	681b      	ldr	r3, [r3, #0]
 80101f4:	6919      	ldr	r1, [r3, #16]
 80101f6:	687b      	ldr	r3, [r7, #4]
 80101f8:	681a      	ldr	r2, [r3, #0]
 80101fa:	4b3c      	ldr	r3, [pc, #240]	; (80102ec <SPI_CloseTransfer+0x13c>)
 80101fc:	400b      	ands	r3, r1
 80101fe:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8010200:	687b      	ldr	r3, [r7, #4]
 8010202:	681b      	ldr	r3, [r3, #0]
 8010204:	689a      	ldr	r2, [r3, #8]
 8010206:	687b      	ldr	r3, [r7, #4]
 8010208:	681b      	ldr	r3, [r3, #0]
 801020a:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 801020e:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8010210:	687b      	ldr	r3, [r7, #4]
 8010212:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8010216:	b2db      	uxtb	r3, r3
 8010218:	2b04      	cmp	r3, #4
 801021a:	d014      	beq.n	8010246 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 801021c:	68fb      	ldr	r3, [r7, #12]
 801021e:	f003 0320 	and.w	r3, r3, #32
 8010222:	2b00      	cmp	r3, #0
 8010224:	d00f      	beq.n	8010246 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8010226:	687b      	ldr	r3, [r7, #4]
 8010228:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801022c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8010230:	687b      	ldr	r3, [r7, #4]
 8010232:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8010236:	687b      	ldr	r3, [r7, #4]
 8010238:	681b      	ldr	r3, [r3, #0]
 801023a:	699a      	ldr	r2, [r3, #24]
 801023c:	687b      	ldr	r3, [r7, #4]
 801023e:	681b      	ldr	r3, [r3, #0]
 8010240:	f042 0220 	orr.w	r2, r2, #32
 8010244:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8010246:	687b      	ldr	r3, [r7, #4]
 8010248:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 801024c:	b2db      	uxtb	r3, r3
 801024e:	2b03      	cmp	r3, #3
 8010250:	d014      	beq.n	801027c <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8010252:	68fb      	ldr	r3, [r7, #12]
 8010254:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010258:	2b00      	cmp	r3, #0
 801025a:	d00f      	beq.n	801027c <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 801025c:	687b      	ldr	r3, [r7, #4]
 801025e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8010262:	f043 0204 	orr.w	r2, r3, #4
 8010266:	687b      	ldr	r3, [r7, #4]
 8010268:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 801026c:	687b      	ldr	r3, [r7, #4]
 801026e:	681b      	ldr	r3, [r3, #0]
 8010270:	699a      	ldr	r2, [r3, #24]
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	681b      	ldr	r3, [r3, #0]
 8010276:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801027a:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 801027c:	68fb      	ldr	r3, [r7, #12]
 801027e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8010282:	2b00      	cmp	r3, #0
 8010284:	d00f      	beq.n	80102a6 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8010286:	687b      	ldr	r3, [r7, #4]
 8010288:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801028c:	f043 0201 	orr.w	r2, r3, #1
 8010290:	687b      	ldr	r3, [r7, #4]
 8010292:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8010296:	687b      	ldr	r3, [r7, #4]
 8010298:	681b      	ldr	r3, [r3, #0]
 801029a:	699a      	ldr	r2, [r3, #24]
 801029c:	687b      	ldr	r3, [r7, #4]
 801029e:	681b      	ldr	r3, [r3, #0]
 80102a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80102a4:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 80102a6:	68fb      	ldr	r3, [r7, #12]
 80102a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80102ac:	2b00      	cmp	r3, #0
 80102ae:	d00f      	beq.n	80102d0 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80102b0:	687b      	ldr	r3, [r7, #4]
 80102b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80102b6:	f043 0208 	orr.w	r2, r3, #8
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	681b      	ldr	r3, [r3, #0]
 80102c4:	699a      	ldr	r2, [r3, #24]
 80102c6:	687b      	ldr	r3, [r7, #4]
 80102c8:	681b      	ldr	r3, [r3, #0]
 80102ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80102ce:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80102d0:	687b      	ldr	r3, [r7, #4]
 80102d2:	2200      	movs	r2, #0
 80102d4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	2200      	movs	r2, #0
 80102dc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 80102e0:	bf00      	nop
 80102e2:	3714      	adds	r7, #20
 80102e4:	46bd      	mov	sp, r7
 80102e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102ea:	4770      	bx	lr
 80102ec:	fffffc90 	.word	0xfffffc90

080102f0 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80102f0:	b580      	push	{r7, lr}
 80102f2:	b084      	sub	sp, #16
 80102f4:	af00      	add	r7, sp, #0
 80102f6:	60f8      	str	r0, [r7, #12]
 80102f8:	60b9      	str	r1, [r7, #8]
 80102fa:	603b      	str	r3, [r7, #0]
 80102fc:	4613      	mov	r3, r2
 80102fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8010300:	e010      	b.n	8010324 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8010302:	f7f3 ff23 	bl	800414c <HAL_GetTick>
 8010306:	4602      	mov	r2, r0
 8010308:	69bb      	ldr	r3, [r7, #24]
 801030a:	1ad3      	subs	r3, r2, r3
 801030c:	683a      	ldr	r2, [r7, #0]
 801030e:	429a      	cmp	r2, r3
 8010310:	d803      	bhi.n	801031a <SPI_WaitOnFlagUntilTimeout+0x2a>
 8010312:	683b      	ldr	r3, [r7, #0]
 8010314:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010318:	d102      	bne.n	8010320 <SPI_WaitOnFlagUntilTimeout+0x30>
 801031a:	683b      	ldr	r3, [r7, #0]
 801031c:	2b00      	cmp	r3, #0
 801031e:	d101      	bne.n	8010324 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8010320:	2303      	movs	r3, #3
 8010322:	e00f      	b.n	8010344 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8010324:	68fb      	ldr	r3, [r7, #12]
 8010326:	681b      	ldr	r3, [r3, #0]
 8010328:	695a      	ldr	r2, [r3, #20]
 801032a:	68bb      	ldr	r3, [r7, #8]
 801032c:	4013      	ands	r3, r2
 801032e:	68ba      	ldr	r2, [r7, #8]
 8010330:	429a      	cmp	r2, r3
 8010332:	bf0c      	ite	eq
 8010334:	2301      	moveq	r3, #1
 8010336:	2300      	movne	r3, #0
 8010338:	b2db      	uxtb	r3, r3
 801033a:	461a      	mov	r2, r3
 801033c:	79fb      	ldrb	r3, [r7, #7]
 801033e:	429a      	cmp	r2, r3
 8010340:	d0df      	beq.n	8010302 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8010342:	2300      	movs	r3, #0
}
 8010344:	4618      	mov	r0, r3
 8010346:	3710      	adds	r7, #16
 8010348:	46bd      	mov	sp, r7
 801034a:	bd80      	pop	{r7, pc}

0801034c <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 801034c:	b480      	push	{r7}
 801034e:	b085      	sub	sp, #20
 8010350:	af00      	add	r7, sp, #0
 8010352:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8010354:	687b      	ldr	r3, [r7, #4]
 8010356:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010358:	095b      	lsrs	r3, r3, #5
 801035a:	3301      	adds	r3, #1
 801035c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 801035e:	687b      	ldr	r3, [r7, #4]
 8010360:	68db      	ldr	r3, [r3, #12]
 8010362:	3301      	adds	r3, #1
 8010364:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8010366:	68bb      	ldr	r3, [r7, #8]
 8010368:	3307      	adds	r3, #7
 801036a:	08db      	lsrs	r3, r3, #3
 801036c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 801036e:	68bb      	ldr	r3, [r7, #8]
 8010370:	68fa      	ldr	r2, [r7, #12]
 8010372:	fb02 f303 	mul.w	r3, r2, r3
}
 8010376:	4618      	mov	r0, r3
 8010378:	3714      	adds	r7, #20
 801037a:	46bd      	mov	sp, r7
 801037c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010380:	4770      	bx	lr

08010382 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8010382:	b580      	push	{r7, lr}
 8010384:	b082      	sub	sp, #8
 8010386:	af00      	add	r7, sp, #0
 8010388:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 801038a:	687b      	ldr	r3, [r7, #4]
 801038c:	2b00      	cmp	r3, #0
 801038e:	d101      	bne.n	8010394 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8010390:	2301      	movs	r3, #1
 8010392:	e049      	b.n	8010428 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8010394:	687b      	ldr	r3, [r7, #4]
 8010396:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 801039a:	b2db      	uxtb	r3, r3
 801039c:	2b00      	cmp	r3, #0
 801039e:	d106      	bne.n	80103ae <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80103a0:	687b      	ldr	r3, [r7, #4]
 80103a2:	2200      	movs	r2, #0
 80103a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80103a8:	6878      	ldr	r0, [r7, #4]
 80103aa:	f7f3 fa91 	bl	80038d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80103ae:	687b      	ldr	r3, [r7, #4]
 80103b0:	2202      	movs	r2, #2
 80103b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80103b6:	687b      	ldr	r3, [r7, #4]
 80103b8:	681a      	ldr	r2, [r3, #0]
 80103ba:	687b      	ldr	r3, [r7, #4]
 80103bc:	3304      	adds	r3, #4
 80103be:	4619      	mov	r1, r3
 80103c0:	4610      	mov	r0, r2
 80103c2:	f000 ff29 	bl	8011218 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80103c6:	687b      	ldr	r3, [r7, #4]
 80103c8:	2201      	movs	r2, #1
 80103ca:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80103ce:	687b      	ldr	r3, [r7, #4]
 80103d0:	2201      	movs	r2, #1
 80103d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80103d6:	687b      	ldr	r3, [r7, #4]
 80103d8:	2201      	movs	r2, #1
 80103da:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80103de:	687b      	ldr	r3, [r7, #4]
 80103e0:	2201      	movs	r2, #1
 80103e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80103e6:	687b      	ldr	r3, [r7, #4]
 80103e8:	2201      	movs	r2, #1
 80103ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80103ee:	687b      	ldr	r3, [r7, #4]
 80103f0:	2201      	movs	r2, #1
 80103f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80103f6:	687b      	ldr	r3, [r7, #4]
 80103f8:	2201      	movs	r2, #1
 80103fa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80103fe:	687b      	ldr	r3, [r7, #4]
 8010400:	2201      	movs	r2, #1
 8010402:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010406:	687b      	ldr	r3, [r7, #4]
 8010408:	2201      	movs	r2, #1
 801040a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801040e:	687b      	ldr	r3, [r7, #4]
 8010410:	2201      	movs	r2, #1
 8010412:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8010416:	687b      	ldr	r3, [r7, #4]
 8010418:	2201      	movs	r2, #1
 801041a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 801041e:	687b      	ldr	r3, [r7, #4]
 8010420:	2201      	movs	r2, #1
 8010422:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8010426:	2300      	movs	r3, #0
}
 8010428:	4618      	mov	r0, r3
 801042a:	3708      	adds	r7, #8
 801042c:	46bd      	mov	sp, r7
 801042e:	bd80      	pop	{r7, pc}

08010430 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8010430:	b580      	push	{r7, lr}
 8010432:	b082      	sub	sp, #8
 8010434:	af00      	add	r7, sp, #0
 8010436:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8010438:	687b      	ldr	r3, [r7, #4]
 801043a:	2b00      	cmp	r3, #0
 801043c:	d101      	bne.n	8010442 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 801043e:	2301      	movs	r3, #1
 8010440:	e049      	b.n	80104d6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8010442:	687b      	ldr	r3, [r7, #4]
 8010444:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8010448:	b2db      	uxtb	r3, r3
 801044a:	2b00      	cmp	r3, #0
 801044c:	d106      	bne.n	801045c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	2200      	movs	r2, #0
 8010452:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8010456:	6878      	ldr	r0, [r7, #4]
 8010458:	f7f3 f8a4 	bl	80035a4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801045c:	687b      	ldr	r3, [r7, #4]
 801045e:	2202      	movs	r2, #2
 8010460:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8010464:	687b      	ldr	r3, [r7, #4]
 8010466:	681a      	ldr	r2, [r3, #0]
 8010468:	687b      	ldr	r3, [r7, #4]
 801046a:	3304      	adds	r3, #4
 801046c:	4619      	mov	r1, r3
 801046e:	4610      	mov	r0, r2
 8010470:	f000 fed2 	bl	8011218 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	2201      	movs	r2, #1
 8010478:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801047c:	687b      	ldr	r3, [r7, #4]
 801047e:	2201      	movs	r2, #1
 8010480:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8010484:	687b      	ldr	r3, [r7, #4]
 8010486:	2201      	movs	r2, #1
 8010488:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 801048c:	687b      	ldr	r3, [r7, #4]
 801048e:	2201      	movs	r2, #1
 8010490:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8010494:	687b      	ldr	r3, [r7, #4]
 8010496:	2201      	movs	r2, #1
 8010498:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 801049c:	687b      	ldr	r3, [r7, #4]
 801049e:	2201      	movs	r2, #1
 80104a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80104a4:	687b      	ldr	r3, [r7, #4]
 80104a6:	2201      	movs	r2, #1
 80104a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80104ac:	687b      	ldr	r3, [r7, #4]
 80104ae:	2201      	movs	r2, #1
 80104b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80104b4:	687b      	ldr	r3, [r7, #4]
 80104b6:	2201      	movs	r2, #1
 80104b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80104bc:	687b      	ldr	r3, [r7, #4]
 80104be:	2201      	movs	r2, #1
 80104c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80104c4:	687b      	ldr	r3, [r7, #4]
 80104c6:	2201      	movs	r2, #1
 80104c8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80104cc:	687b      	ldr	r3, [r7, #4]
 80104ce:	2201      	movs	r2, #1
 80104d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80104d4:	2300      	movs	r3, #0
}
 80104d6:	4618      	mov	r0, r3
 80104d8:	3708      	adds	r7, #8
 80104da:	46bd      	mov	sp, r7
 80104dc:	bd80      	pop	{r7, pc}
	...

080104e0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80104e0:	b580      	push	{r7, lr}
 80104e2:	b084      	sub	sp, #16
 80104e4:	af00      	add	r7, sp, #0
 80104e6:	6078      	str	r0, [r7, #4]
 80104e8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80104ea:	683b      	ldr	r3, [r7, #0]
 80104ec:	2b00      	cmp	r3, #0
 80104ee:	d109      	bne.n	8010504 <HAL_TIM_PWM_Start+0x24>
 80104f0:	687b      	ldr	r3, [r7, #4]
 80104f2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80104f6:	b2db      	uxtb	r3, r3
 80104f8:	2b01      	cmp	r3, #1
 80104fa:	bf14      	ite	ne
 80104fc:	2301      	movne	r3, #1
 80104fe:	2300      	moveq	r3, #0
 8010500:	b2db      	uxtb	r3, r3
 8010502:	e03c      	b.n	801057e <HAL_TIM_PWM_Start+0x9e>
 8010504:	683b      	ldr	r3, [r7, #0]
 8010506:	2b04      	cmp	r3, #4
 8010508:	d109      	bne.n	801051e <HAL_TIM_PWM_Start+0x3e>
 801050a:	687b      	ldr	r3, [r7, #4]
 801050c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8010510:	b2db      	uxtb	r3, r3
 8010512:	2b01      	cmp	r3, #1
 8010514:	bf14      	ite	ne
 8010516:	2301      	movne	r3, #1
 8010518:	2300      	moveq	r3, #0
 801051a:	b2db      	uxtb	r3, r3
 801051c:	e02f      	b.n	801057e <HAL_TIM_PWM_Start+0x9e>
 801051e:	683b      	ldr	r3, [r7, #0]
 8010520:	2b08      	cmp	r3, #8
 8010522:	d109      	bne.n	8010538 <HAL_TIM_PWM_Start+0x58>
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 801052a:	b2db      	uxtb	r3, r3
 801052c:	2b01      	cmp	r3, #1
 801052e:	bf14      	ite	ne
 8010530:	2301      	movne	r3, #1
 8010532:	2300      	moveq	r3, #0
 8010534:	b2db      	uxtb	r3, r3
 8010536:	e022      	b.n	801057e <HAL_TIM_PWM_Start+0x9e>
 8010538:	683b      	ldr	r3, [r7, #0]
 801053a:	2b0c      	cmp	r3, #12
 801053c:	d109      	bne.n	8010552 <HAL_TIM_PWM_Start+0x72>
 801053e:	687b      	ldr	r3, [r7, #4]
 8010540:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8010544:	b2db      	uxtb	r3, r3
 8010546:	2b01      	cmp	r3, #1
 8010548:	bf14      	ite	ne
 801054a:	2301      	movne	r3, #1
 801054c:	2300      	moveq	r3, #0
 801054e:	b2db      	uxtb	r3, r3
 8010550:	e015      	b.n	801057e <HAL_TIM_PWM_Start+0x9e>
 8010552:	683b      	ldr	r3, [r7, #0]
 8010554:	2b10      	cmp	r3, #16
 8010556:	d109      	bne.n	801056c <HAL_TIM_PWM_Start+0x8c>
 8010558:	687b      	ldr	r3, [r7, #4]
 801055a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801055e:	b2db      	uxtb	r3, r3
 8010560:	2b01      	cmp	r3, #1
 8010562:	bf14      	ite	ne
 8010564:	2301      	movne	r3, #1
 8010566:	2300      	moveq	r3, #0
 8010568:	b2db      	uxtb	r3, r3
 801056a:	e008      	b.n	801057e <HAL_TIM_PWM_Start+0x9e>
 801056c:	687b      	ldr	r3, [r7, #4]
 801056e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8010572:	b2db      	uxtb	r3, r3
 8010574:	2b01      	cmp	r3, #1
 8010576:	bf14      	ite	ne
 8010578:	2301      	movne	r3, #1
 801057a:	2300      	moveq	r3, #0
 801057c:	b2db      	uxtb	r3, r3
 801057e:	2b00      	cmp	r3, #0
 8010580:	d001      	beq.n	8010586 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8010582:	2301      	movs	r3, #1
 8010584:	e0ab      	b.n	80106de <HAL_TIM_PWM_Start+0x1fe>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8010586:	683b      	ldr	r3, [r7, #0]
 8010588:	2b00      	cmp	r3, #0
 801058a:	d104      	bne.n	8010596 <HAL_TIM_PWM_Start+0xb6>
 801058c:	687b      	ldr	r3, [r7, #4]
 801058e:	2202      	movs	r2, #2
 8010590:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8010594:	e023      	b.n	80105de <HAL_TIM_PWM_Start+0xfe>
 8010596:	683b      	ldr	r3, [r7, #0]
 8010598:	2b04      	cmp	r3, #4
 801059a:	d104      	bne.n	80105a6 <HAL_TIM_PWM_Start+0xc6>
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	2202      	movs	r2, #2
 80105a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80105a4:	e01b      	b.n	80105de <HAL_TIM_PWM_Start+0xfe>
 80105a6:	683b      	ldr	r3, [r7, #0]
 80105a8:	2b08      	cmp	r3, #8
 80105aa:	d104      	bne.n	80105b6 <HAL_TIM_PWM_Start+0xd6>
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	2202      	movs	r2, #2
 80105b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80105b4:	e013      	b.n	80105de <HAL_TIM_PWM_Start+0xfe>
 80105b6:	683b      	ldr	r3, [r7, #0]
 80105b8:	2b0c      	cmp	r3, #12
 80105ba:	d104      	bne.n	80105c6 <HAL_TIM_PWM_Start+0xe6>
 80105bc:	687b      	ldr	r3, [r7, #4]
 80105be:	2202      	movs	r2, #2
 80105c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80105c4:	e00b      	b.n	80105de <HAL_TIM_PWM_Start+0xfe>
 80105c6:	683b      	ldr	r3, [r7, #0]
 80105c8:	2b10      	cmp	r3, #16
 80105ca:	d104      	bne.n	80105d6 <HAL_TIM_PWM_Start+0xf6>
 80105cc:	687b      	ldr	r3, [r7, #4]
 80105ce:	2202      	movs	r2, #2
 80105d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80105d4:	e003      	b.n	80105de <HAL_TIM_PWM_Start+0xfe>
 80105d6:	687b      	ldr	r3, [r7, #4]
 80105d8:	2202      	movs	r2, #2
 80105da:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	681b      	ldr	r3, [r3, #0]
 80105e2:	2201      	movs	r2, #1
 80105e4:	6839      	ldr	r1, [r7, #0]
 80105e6:	4618      	mov	r0, r3
 80105e8:	f001 f992 	bl	8011910 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80105ec:	687b      	ldr	r3, [r7, #4]
 80105ee:	681b      	ldr	r3, [r3, #0]
 80105f0:	4a3d      	ldr	r2, [pc, #244]	; (80106e8 <HAL_TIM_PWM_Start+0x208>)
 80105f2:	4293      	cmp	r3, r2
 80105f4:	d013      	beq.n	801061e <HAL_TIM_PWM_Start+0x13e>
 80105f6:	687b      	ldr	r3, [r7, #4]
 80105f8:	681b      	ldr	r3, [r3, #0]
 80105fa:	4a3c      	ldr	r2, [pc, #240]	; (80106ec <HAL_TIM_PWM_Start+0x20c>)
 80105fc:	4293      	cmp	r3, r2
 80105fe:	d00e      	beq.n	801061e <HAL_TIM_PWM_Start+0x13e>
 8010600:	687b      	ldr	r3, [r7, #4]
 8010602:	681b      	ldr	r3, [r3, #0]
 8010604:	4a3a      	ldr	r2, [pc, #232]	; (80106f0 <HAL_TIM_PWM_Start+0x210>)
 8010606:	4293      	cmp	r3, r2
 8010608:	d009      	beq.n	801061e <HAL_TIM_PWM_Start+0x13e>
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	681b      	ldr	r3, [r3, #0]
 801060e:	4a39      	ldr	r2, [pc, #228]	; (80106f4 <HAL_TIM_PWM_Start+0x214>)
 8010610:	4293      	cmp	r3, r2
 8010612:	d004      	beq.n	801061e <HAL_TIM_PWM_Start+0x13e>
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	681b      	ldr	r3, [r3, #0]
 8010618:	4a37      	ldr	r2, [pc, #220]	; (80106f8 <HAL_TIM_PWM_Start+0x218>)
 801061a:	4293      	cmp	r3, r2
 801061c:	d101      	bne.n	8010622 <HAL_TIM_PWM_Start+0x142>
 801061e:	2301      	movs	r3, #1
 8010620:	e000      	b.n	8010624 <HAL_TIM_PWM_Start+0x144>
 8010622:	2300      	movs	r3, #0
 8010624:	2b00      	cmp	r3, #0
 8010626:	d007      	beq.n	8010638 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8010628:	687b      	ldr	r3, [r7, #4]
 801062a:	681b      	ldr	r3, [r3, #0]
 801062c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801062e:	687b      	ldr	r3, [r7, #4]
 8010630:	681b      	ldr	r3, [r3, #0]
 8010632:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8010636:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	681b      	ldr	r3, [r3, #0]
 801063c:	4a2a      	ldr	r2, [pc, #168]	; (80106e8 <HAL_TIM_PWM_Start+0x208>)
 801063e:	4293      	cmp	r3, r2
 8010640:	d02c      	beq.n	801069c <HAL_TIM_PWM_Start+0x1bc>
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	681b      	ldr	r3, [r3, #0]
 8010646:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801064a:	d027      	beq.n	801069c <HAL_TIM_PWM_Start+0x1bc>
 801064c:	687b      	ldr	r3, [r7, #4]
 801064e:	681b      	ldr	r3, [r3, #0]
 8010650:	4a2a      	ldr	r2, [pc, #168]	; (80106fc <HAL_TIM_PWM_Start+0x21c>)
 8010652:	4293      	cmp	r3, r2
 8010654:	d022      	beq.n	801069c <HAL_TIM_PWM_Start+0x1bc>
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	681b      	ldr	r3, [r3, #0]
 801065a:	4a29      	ldr	r2, [pc, #164]	; (8010700 <HAL_TIM_PWM_Start+0x220>)
 801065c:	4293      	cmp	r3, r2
 801065e:	d01d      	beq.n	801069c <HAL_TIM_PWM_Start+0x1bc>
 8010660:	687b      	ldr	r3, [r7, #4]
 8010662:	681b      	ldr	r3, [r3, #0]
 8010664:	4a27      	ldr	r2, [pc, #156]	; (8010704 <HAL_TIM_PWM_Start+0x224>)
 8010666:	4293      	cmp	r3, r2
 8010668:	d018      	beq.n	801069c <HAL_TIM_PWM_Start+0x1bc>
 801066a:	687b      	ldr	r3, [r7, #4]
 801066c:	681b      	ldr	r3, [r3, #0]
 801066e:	4a1f      	ldr	r2, [pc, #124]	; (80106ec <HAL_TIM_PWM_Start+0x20c>)
 8010670:	4293      	cmp	r3, r2
 8010672:	d013      	beq.n	801069c <HAL_TIM_PWM_Start+0x1bc>
 8010674:	687b      	ldr	r3, [r7, #4]
 8010676:	681b      	ldr	r3, [r3, #0]
 8010678:	4a23      	ldr	r2, [pc, #140]	; (8010708 <HAL_TIM_PWM_Start+0x228>)
 801067a:	4293      	cmp	r3, r2
 801067c:	d00e      	beq.n	801069c <HAL_TIM_PWM_Start+0x1bc>
 801067e:	687b      	ldr	r3, [r7, #4]
 8010680:	681b      	ldr	r3, [r3, #0]
 8010682:	4a1b      	ldr	r2, [pc, #108]	; (80106f0 <HAL_TIM_PWM_Start+0x210>)
 8010684:	4293      	cmp	r3, r2
 8010686:	d009      	beq.n	801069c <HAL_TIM_PWM_Start+0x1bc>
 8010688:	687b      	ldr	r3, [r7, #4]
 801068a:	681b      	ldr	r3, [r3, #0]
 801068c:	4a1f      	ldr	r2, [pc, #124]	; (801070c <HAL_TIM_PWM_Start+0x22c>)
 801068e:	4293      	cmp	r3, r2
 8010690:	d004      	beq.n	801069c <HAL_TIM_PWM_Start+0x1bc>
 8010692:	687b      	ldr	r3, [r7, #4]
 8010694:	681b      	ldr	r3, [r3, #0]
 8010696:	4a1e      	ldr	r2, [pc, #120]	; (8010710 <HAL_TIM_PWM_Start+0x230>)
 8010698:	4293      	cmp	r3, r2
 801069a:	d115      	bne.n	80106c8 <HAL_TIM_PWM_Start+0x1e8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801069c:	687b      	ldr	r3, [r7, #4]
 801069e:	681b      	ldr	r3, [r3, #0]
 80106a0:	689a      	ldr	r2, [r3, #8]
 80106a2:	4b1c      	ldr	r3, [pc, #112]	; (8010714 <HAL_TIM_PWM_Start+0x234>)
 80106a4:	4013      	ands	r3, r2
 80106a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80106a8:	68fb      	ldr	r3, [r7, #12]
 80106aa:	2b06      	cmp	r3, #6
 80106ac:	d015      	beq.n	80106da <HAL_TIM_PWM_Start+0x1fa>
 80106ae:	68fb      	ldr	r3, [r7, #12]
 80106b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80106b4:	d011      	beq.n	80106da <HAL_TIM_PWM_Start+0x1fa>
    {
      __HAL_TIM_ENABLE(htim);
 80106b6:	687b      	ldr	r3, [r7, #4]
 80106b8:	681b      	ldr	r3, [r3, #0]
 80106ba:	681a      	ldr	r2, [r3, #0]
 80106bc:	687b      	ldr	r3, [r7, #4]
 80106be:	681b      	ldr	r3, [r3, #0]
 80106c0:	f042 0201 	orr.w	r2, r2, #1
 80106c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80106c6:	e008      	b.n	80106da <HAL_TIM_PWM_Start+0x1fa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80106c8:	687b      	ldr	r3, [r7, #4]
 80106ca:	681b      	ldr	r3, [r3, #0]
 80106cc:	681a      	ldr	r2, [r3, #0]
 80106ce:	687b      	ldr	r3, [r7, #4]
 80106d0:	681b      	ldr	r3, [r3, #0]
 80106d2:	f042 0201 	orr.w	r2, r2, #1
 80106d6:	601a      	str	r2, [r3, #0]
 80106d8:	e000      	b.n	80106dc <HAL_TIM_PWM_Start+0x1fc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80106da:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80106dc:	2300      	movs	r3, #0
}
 80106de:	4618      	mov	r0, r3
 80106e0:	3710      	adds	r7, #16
 80106e2:	46bd      	mov	sp, r7
 80106e4:	bd80      	pop	{r7, pc}
 80106e6:	bf00      	nop
 80106e8:	40010000 	.word	0x40010000
 80106ec:	40010400 	.word	0x40010400
 80106f0:	40014000 	.word	0x40014000
 80106f4:	40014400 	.word	0x40014400
 80106f8:	40014800 	.word	0x40014800
 80106fc:	40000400 	.word	0x40000400
 8010700:	40000800 	.word	0x40000800
 8010704:	40000c00 	.word	0x40000c00
 8010708:	40001800 	.word	0x40001800
 801070c:	4000e000 	.word	0x4000e000
 8010710:	4000e400 	.word	0x4000e400
 8010714:	00010007 	.word	0x00010007

08010718 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8010718:	b580      	push	{r7, lr}
 801071a:	b086      	sub	sp, #24
 801071c:	af00      	add	r7, sp, #0
 801071e:	60f8      	str	r0, [r7, #12]
 8010720:	60b9      	str	r1, [r7, #8]
 8010722:	607a      	str	r2, [r7, #4]
 8010724:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8010726:	2300      	movs	r3, #0
 8010728:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 801072a:	68bb      	ldr	r3, [r7, #8]
 801072c:	2b00      	cmp	r3, #0
 801072e:	d109      	bne.n	8010744 <HAL_TIM_PWM_Start_DMA+0x2c>
 8010730:	68fb      	ldr	r3, [r7, #12]
 8010732:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8010736:	b2db      	uxtb	r3, r3
 8010738:	2b02      	cmp	r3, #2
 801073a:	bf0c      	ite	eq
 801073c:	2301      	moveq	r3, #1
 801073e:	2300      	movne	r3, #0
 8010740:	b2db      	uxtb	r3, r3
 8010742:	e03c      	b.n	80107be <HAL_TIM_PWM_Start_DMA+0xa6>
 8010744:	68bb      	ldr	r3, [r7, #8]
 8010746:	2b04      	cmp	r3, #4
 8010748:	d109      	bne.n	801075e <HAL_TIM_PWM_Start_DMA+0x46>
 801074a:	68fb      	ldr	r3, [r7, #12]
 801074c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8010750:	b2db      	uxtb	r3, r3
 8010752:	2b02      	cmp	r3, #2
 8010754:	bf0c      	ite	eq
 8010756:	2301      	moveq	r3, #1
 8010758:	2300      	movne	r3, #0
 801075a:	b2db      	uxtb	r3, r3
 801075c:	e02f      	b.n	80107be <HAL_TIM_PWM_Start_DMA+0xa6>
 801075e:	68bb      	ldr	r3, [r7, #8]
 8010760:	2b08      	cmp	r3, #8
 8010762:	d109      	bne.n	8010778 <HAL_TIM_PWM_Start_DMA+0x60>
 8010764:	68fb      	ldr	r3, [r7, #12]
 8010766:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 801076a:	b2db      	uxtb	r3, r3
 801076c:	2b02      	cmp	r3, #2
 801076e:	bf0c      	ite	eq
 8010770:	2301      	moveq	r3, #1
 8010772:	2300      	movne	r3, #0
 8010774:	b2db      	uxtb	r3, r3
 8010776:	e022      	b.n	80107be <HAL_TIM_PWM_Start_DMA+0xa6>
 8010778:	68bb      	ldr	r3, [r7, #8]
 801077a:	2b0c      	cmp	r3, #12
 801077c:	d109      	bne.n	8010792 <HAL_TIM_PWM_Start_DMA+0x7a>
 801077e:	68fb      	ldr	r3, [r7, #12]
 8010780:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8010784:	b2db      	uxtb	r3, r3
 8010786:	2b02      	cmp	r3, #2
 8010788:	bf0c      	ite	eq
 801078a:	2301      	moveq	r3, #1
 801078c:	2300      	movne	r3, #0
 801078e:	b2db      	uxtb	r3, r3
 8010790:	e015      	b.n	80107be <HAL_TIM_PWM_Start_DMA+0xa6>
 8010792:	68bb      	ldr	r3, [r7, #8]
 8010794:	2b10      	cmp	r3, #16
 8010796:	d109      	bne.n	80107ac <HAL_TIM_PWM_Start_DMA+0x94>
 8010798:	68fb      	ldr	r3, [r7, #12]
 801079a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801079e:	b2db      	uxtb	r3, r3
 80107a0:	2b02      	cmp	r3, #2
 80107a2:	bf0c      	ite	eq
 80107a4:	2301      	moveq	r3, #1
 80107a6:	2300      	movne	r3, #0
 80107a8:	b2db      	uxtb	r3, r3
 80107aa:	e008      	b.n	80107be <HAL_TIM_PWM_Start_DMA+0xa6>
 80107ac:	68fb      	ldr	r3, [r7, #12]
 80107ae:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80107b2:	b2db      	uxtb	r3, r3
 80107b4:	2b02      	cmp	r3, #2
 80107b6:	bf0c      	ite	eq
 80107b8:	2301      	moveq	r3, #1
 80107ba:	2300      	movne	r3, #0
 80107bc:	b2db      	uxtb	r3, r3
 80107be:	2b00      	cmp	r3, #0
 80107c0:	d001      	beq.n	80107c6 <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 80107c2:	2302      	movs	r3, #2
 80107c4:	e1ba      	b.n	8010b3c <HAL_TIM_PWM_Start_DMA+0x424>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 80107c6:	68bb      	ldr	r3, [r7, #8]
 80107c8:	2b00      	cmp	r3, #0
 80107ca:	d109      	bne.n	80107e0 <HAL_TIM_PWM_Start_DMA+0xc8>
 80107cc:	68fb      	ldr	r3, [r7, #12]
 80107ce:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80107d2:	b2db      	uxtb	r3, r3
 80107d4:	2b01      	cmp	r3, #1
 80107d6:	bf0c      	ite	eq
 80107d8:	2301      	moveq	r3, #1
 80107da:	2300      	movne	r3, #0
 80107dc:	b2db      	uxtb	r3, r3
 80107de:	e03c      	b.n	801085a <HAL_TIM_PWM_Start_DMA+0x142>
 80107e0:	68bb      	ldr	r3, [r7, #8]
 80107e2:	2b04      	cmp	r3, #4
 80107e4:	d109      	bne.n	80107fa <HAL_TIM_PWM_Start_DMA+0xe2>
 80107e6:	68fb      	ldr	r3, [r7, #12]
 80107e8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80107ec:	b2db      	uxtb	r3, r3
 80107ee:	2b01      	cmp	r3, #1
 80107f0:	bf0c      	ite	eq
 80107f2:	2301      	moveq	r3, #1
 80107f4:	2300      	movne	r3, #0
 80107f6:	b2db      	uxtb	r3, r3
 80107f8:	e02f      	b.n	801085a <HAL_TIM_PWM_Start_DMA+0x142>
 80107fa:	68bb      	ldr	r3, [r7, #8]
 80107fc:	2b08      	cmp	r3, #8
 80107fe:	d109      	bne.n	8010814 <HAL_TIM_PWM_Start_DMA+0xfc>
 8010800:	68fb      	ldr	r3, [r7, #12]
 8010802:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010806:	b2db      	uxtb	r3, r3
 8010808:	2b01      	cmp	r3, #1
 801080a:	bf0c      	ite	eq
 801080c:	2301      	moveq	r3, #1
 801080e:	2300      	movne	r3, #0
 8010810:	b2db      	uxtb	r3, r3
 8010812:	e022      	b.n	801085a <HAL_TIM_PWM_Start_DMA+0x142>
 8010814:	68bb      	ldr	r3, [r7, #8]
 8010816:	2b0c      	cmp	r3, #12
 8010818:	d109      	bne.n	801082e <HAL_TIM_PWM_Start_DMA+0x116>
 801081a:	68fb      	ldr	r3, [r7, #12]
 801081c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8010820:	b2db      	uxtb	r3, r3
 8010822:	2b01      	cmp	r3, #1
 8010824:	bf0c      	ite	eq
 8010826:	2301      	moveq	r3, #1
 8010828:	2300      	movne	r3, #0
 801082a:	b2db      	uxtb	r3, r3
 801082c:	e015      	b.n	801085a <HAL_TIM_PWM_Start_DMA+0x142>
 801082e:	68bb      	ldr	r3, [r7, #8]
 8010830:	2b10      	cmp	r3, #16
 8010832:	d109      	bne.n	8010848 <HAL_TIM_PWM_Start_DMA+0x130>
 8010834:	68fb      	ldr	r3, [r7, #12]
 8010836:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801083a:	b2db      	uxtb	r3, r3
 801083c:	2b01      	cmp	r3, #1
 801083e:	bf0c      	ite	eq
 8010840:	2301      	moveq	r3, #1
 8010842:	2300      	movne	r3, #0
 8010844:	b2db      	uxtb	r3, r3
 8010846:	e008      	b.n	801085a <HAL_TIM_PWM_Start_DMA+0x142>
 8010848:	68fb      	ldr	r3, [r7, #12]
 801084a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801084e:	b2db      	uxtb	r3, r3
 8010850:	2b01      	cmp	r3, #1
 8010852:	bf0c      	ite	eq
 8010854:	2301      	moveq	r3, #1
 8010856:	2300      	movne	r3, #0
 8010858:	b2db      	uxtb	r3, r3
 801085a:	2b00      	cmp	r3, #0
 801085c:	d034      	beq.n	80108c8 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	2b00      	cmp	r3, #0
 8010862:	d002      	beq.n	801086a <HAL_TIM_PWM_Start_DMA+0x152>
 8010864:	887b      	ldrh	r3, [r7, #2]
 8010866:	2b00      	cmp	r3, #0
 8010868:	d101      	bne.n	801086e <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 801086a:	2301      	movs	r3, #1
 801086c:	e166      	b.n	8010b3c <HAL_TIM_PWM_Start_DMA+0x424>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 801086e:	68bb      	ldr	r3, [r7, #8]
 8010870:	2b00      	cmp	r3, #0
 8010872:	d104      	bne.n	801087e <HAL_TIM_PWM_Start_DMA+0x166>
 8010874:	68fb      	ldr	r3, [r7, #12]
 8010876:	2202      	movs	r2, #2
 8010878:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 801087c:	e026      	b.n	80108cc <HAL_TIM_PWM_Start_DMA+0x1b4>
 801087e:	68bb      	ldr	r3, [r7, #8]
 8010880:	2b04      	cmp	r3, #4
 8010882:	d104      	bne.n	801088e <HAL_TIM_PWM_Start_DMA+0x176>
 8010884:	68fb      	ldr	r3, [r7, #12]
 8010886:	2202      	movs	r2, #2
 8010888:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 801088c:	e01e      	b.n	80108cc <HAL_TIM_PWM_Start_DMA+0x1b4>
 801088e:	68bb      	ldr	r3, [r7, #8]
 8010890:	2b08      	cmp	r3, #8
 8010892:	d104      	bne.n	801089e <HAL_TIM_PWM_Start_DMA+0x186>
 8010894:	68fb      	ldr	r3, [r7, #12]
 8010896:	2202      	movs	r2, #2
 8010898:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 801089c:	e016      	b.n	80108cc <HAL_TIM_PWM_Start_DMA+0x1b4>
 801089e:	68bb      	ldr	r3, [r7, #8]
 80108a0:	2b0c      	cmp	r3, #12
 80108a2:	d104      	bne.n	80108ae <HAL_TIM_PWM_Start_DMA+0x196>
 80108a4:	68fb      	ldr	r3, [r7, #12]
 80108a6:	2202      	movs	r2, #2
 80108a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80108ac:	e00e      	b.n	80108cc <HAL_TIM_PWM_Start_DMA+0x1b4>
 80108ae:	68bb      	ldr	r3, [r7, #8]
 80108b0:	2b10      	cmp	r3, #16
 80108b2:	d104      	bne.n	80108be <HAL_TIM_PWM_Start_DMA+0x1a6>
 80108b4:	68fb      	ldr	r3, [r7, #12]
 80108b6:	2202      	movs	r2, #2
 80108b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80108bc:	e006      	b.n	80108cc <HAL_TIM_PWM_Start_DMA+0x1b4>
 80108be:	68fb      	ldr	r3, [r7, #12]
 80108c0:	2202      	movs	r2, #2
 80108c2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80108c6:	e001      	b.n	80108cc <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 80108c8:	2301      	movs	r3, #1
 80108ca:	e137      	b.n	8010b3c <HAL_TIM_PWM_Start_DMA+0x424>
  }

  switch (Channel)
 80108cc:	68bb      	ldr	r3, [r7, #8]
 80108ce:	2b0c      	cmp	r3, #12
 80108d0:	f200 80ae 	bhi.w	8010a30 <HAL_TIM_PWM_Start_DMA+0x318>
 80108d4:	a201      	add	r2, pc, #4	; (adr r2, 80108dc <HAL_TIM_PWM_Start_DMA+0x1c4>)
 80108d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80108da:	bf00      	nop
 80108dc:	08010911 	.word	0x08010911
 80108e0:	08010a31 	.word	0x08010a31
 80108e4:	08010a31 	.word	0x08010a31
 80108e8:	08010a31 	.word	0x08010a31
 80108ec:	08010959 	.word	0x08010959
 80108f0:	08010a31 	.word	0x08010a31
 80108f4:	08010a31 	.word	0x08010a31
 80108f8:	08010a31 	.word	0x08010a31
 80108fc:	080109a1 	.word	0x080109a1
 8010900:	08010a31 	.word	0x08010a31
 8010904:	08010a31 	.word	0x08010a31
 8010908:	08010a31 	.word	0x08010a31
 801090c:	080109e9 	.word	0x080109e9
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8010910:	68fb      	ldr	r3, [r7, #12]
 8010912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010914:	4a8b      	ldr	r2, [pc, #556]	; (8010b44 <HAL_TIM_PWM_Start_DMA+0x42c>)
 8010916:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8010918:	68fb      	ldr	r3, [r7, #12]
 801091a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801091c:	4a8a      	ldr	r2, [pc, #552]	; (8010b48 <HAL_TIM_PWM_Start_DMA+0x430>)
 801091e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8010920:	68fb      	ldr	r3, [r7, #12]
 8010922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010924:	4a89      	ldr	r2, [pc, #548]	; (8010b4c <HAL_TIM_PWM_Start_DMA+0x434>)
 8010926:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8010928:	68fb      	ldr	r3, [r7, #12]
 801092a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 801092c:	6879      	ldr	r1, [r7, #4]
 801092e:	68fb      	ldr	r3, [r7, #12]
 8010930:	681b      	ldr	r3, [r3, #0]
 8010932:	3334      	adds	r3, #52	; 0x34
 8010934:	461a      	mov	r2, r3
 8010936:	887b      	ldrh	r3, [r7, #2]
 8010938:	f7f6 f872 	bl	8006a20 <HAL_DMA_Start_IT>
 801093c:	4603      	mov	r3, r0
 801093e:	2b00      	cmp	r3, #0
 8010940:	d001      	beq.n	8010946 <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8010942:	2301      	movs	r3, #1
 8010944:	e0fa      	b.n	8010b3c <HAL_TIM_PWM_Start_DMA+0x424>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8010946:	68fb      	ldr	r3, [r7, #12]
 8010948:	681b      	ldr	r3, [r3, #0]
 801094a:	68da      	ldr	r2, [r3, #12]
 801094c:	68fb      	ldr	r3, [r7, #12]
 801094e:	681b      	ldr	r3, [r3, #0]
 8010950:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8010954:	60da      	str	r2, [r3, #12]
      break;
 8010956:	e06e      	b.n	8010a36 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8010958:	68fb      	ldr	r3, [r7, #12]
 801095a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801095c:	4a79      	ldr	r2, [pc, #484]	; (8010b44 <HAL_TIM_PWM_Start_DMA+0x42c>)
 801095e:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8010960:	68fb      	ldr	r3, [r7, #12]
 8010962:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010964:	4a78      	ldr	r2, [pc, #480]	; (8010b48 <HAL_TIM_PWM_Start_DMA+0x430>)
 8010966:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8010968:	68fb      	ldr	r3, [r7, #12]
 801096a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801096c:	4a77      	ldr	r2, [pc, #476]	; (8010b4c <HAL_TIM_PWM_Start_DMA+0x434>)
 801096e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8010970:	68fb      	ldr	r3, [r7, #12]
 8010972:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8010974:	6879      	ldr	r1, [r7, #4]
 8010976:	68fb      	ldr	r3, [r7, #12]
 8010978:	681b      	ldr	r3, [r3, #0]
 801097a:	3338      	adds	r3, #56	; 0x38
 801097c:	461a      	mov	r2, r3
 801097e:	887b      	ldrh	r3, [r7, #2]
 8010980:	f7f6 f84e 	bl	8006a20 <HAL_DMA_Start_IT>
 8010984:	4603      	mov	r3, r0
 8010986:	2b00      	cmp	r3, #0
 8010988:	d001      	beq.n	801098e <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 801098a:	2301      	movs	r3, #1
 801098c:	e0d6      	b.n	8010b3c <HAL_TIM_PWM_Start_DMA+0x424>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 801098e:	68fb      	ldr	r3, [r7, #12]
 8010990:	681b      	ldr	r3, [r3, #0]
 8010992:	68da      	ldr	r2, [r3, #12]
 8010994:	68fb      	ldr	r3, [r7, #12]
 8010996:	681b      	ldr	r3, [r3, #0]
 8010998:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 801099c:	60da      	str	r2, [r3, #12]
      break;
 801099e:	e04a      	b.n	8010a36 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80109a0:	68fb      	ldr	r3, [r7, #12]
 80109a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80109a4:	4a67      	ldr	r2, [pc, #412]	; (8010b44 <HAL_TIM_PWM_Start_DMA+0x42c>)
 80109a6:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80109a8:	68fb      	ldr	r3, [r7, #12]
 80109aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80109ac:	4a66      	ldr	r2, [pc, #408]	; (8010b48 <HAL_TIM_PWM_Start_DMA+0x430>)
 80109ae:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80109b0:	68fb      	ldr	r3, [r7, #12]
 80109b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80109b4:	4a65      	ldr	r2, [pc, #404]	; (8010b4c <HAL_TIM_PWM_Start_DMA+0x434>)
 80109b6:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 80109b8:	68fb      	ldr	r3, [r7, #12]
 80109ba:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80109bc:	6879      	ldr	r1, [r7, #4]
 80109be:	68fb      	ldr	r3, [r7, #12]
 80109c0:	681b      	ldr	r3, [r3, #0]
 80109c2:	333c      	adds	r3, #60	; 0x3c
 80109c4:	461a      	mov	r2, r3
 80109c6:	887b      	ldrh	r3, [r7, #2]
 80109c8:	f7f6 f82a 	bl	8006a20 <HAL_DMA_Start_IT>
 80109cc:	4603      	mov	r3, r0
 80109ce:	2b00      	cmp	r3, #0
 80109d0:	d001      	beq.n	80109d6 <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80109d2:	2301      	movs	r3, #1
 80109d4:	e0b2      	b.n	8010b3c <HAL_TIM_PWM_Start_DMA+0x424>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80109d6:	68fb      	ldr	r3, [r7, #12]
 80109d8:	681b      	ldr	r3, [r3, #0]
 80109da:	68da      	ldr	r2, [r3, #12]
 80109dc:	68fb      	ldr	r3, [r7, #12]
 80109de:	681b      	ldr	r3, [r3, #0]
 80109e0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80109e4:	60da      	str	r2, [r3, #12]
      break;
 80109e6:	e026      	b.n	8010a36 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80109e8:	68fb      	ldr	r3, [r7, #12]
 80109ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80109ec:	4a55      	ldr	r2, [pc, #340]	; (8010b44 <HAL_TIM_PWM_Start_DMA+0x42c>)
 80109ee:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80109f0:	68fb      	ldr	r3, [r7, #12]
 80109f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80109f4:	4a54      	ldr	r2, [pc, #336]	; (8010b48 <HAL_TIM_PWM_Start_DMA+0x430>)
 80109f6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80109f8:	68fb      	ldr	r3, [r7, #12]
 80109fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80109fc:	4a53      	ldr	r2, [pc, #332]	; (8010b4c <HAL_TIM_PWM_Start_DMA+0x434>)
 80109fe:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8010a00:	68fb      	ldr	r3, [r7, #12]
 8010a02:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8010a04:	6879      	ldr	r1, [r7, #4]
 8010a06:	68fb      	ldr	r3, [r7, #12]
 8010a08:	681b      	ldr	r3, [r3, #0]
 8010a0a:	3340      	adds	r3, #64	; 0x40
 8010a0c:	461a      	mov	r2, r3
 8010a0e:	887b      	ldrh	r3, [r7, #2]
 8010a10:	f7f6 f806 	bl	8006a20 <HAL_DMA_Start_IT>
 8010a14:	4603      	mov	r3, r0
 8010a16:	2b00      	cmp	r3, #0
 8010a18:	d001      	beq.n	8010a1e <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8010a1a:	2301      	movs	r3, #1
 8010a1c:	e08e      	b.n	8010b3c <HAL_TIM_PWM_Start_DMA+0x424>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8010a1e:	68fb      	ldr	r3, [r7, #12]
 8010a20:	681b      	ldr	r3, [r3, #0]
 8010a22:	68da      	ldr	r2, [r3, #12]
 8010a24:	68fb      	ldr	r3, [r7, #12]
 8010a26:	681b      	ldr	r3, [r3, #0]
 8010a28:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8010a2c:	60da      	str	r2, [r3, #12]
      break;
 8010a2e:	e002      	b.n	8010a36 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 8010a30:	2301      	movs	r3, #1
 8010a32:	75fb      	strb	r3, [r7, #23]
      break;
 8010a34:	bf00      	nop
  }

  if (status == HAL_OK)
 8010a36:	7dfb      	ldrb	r3, [r7, #23]
 8010a38:	2b00      	cmp	r3, #0
 8010a3a:	d17e      	bne.n	8010b3a <HAL_TIM_PWM_Start_DMA+0x422>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8010a3c:	68fb      	ldr	r3, [r7, #12]
 8010a3e:	681b      	ldr	r3, [r3, #0]
 8010a40:	2201      	movs	r2, #1
 8010a42:	68b9      	ldr	r1, [r7, #8]
 8010a44:	4618      	mov	r0, r3
 8010a46:	f000 ff63 	bl	8011910 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8010a4a:	68fb      	ldr	r3, [r7, #12]
 8010a4c:	681b      	ldr	r3, [r3, #0]
 8010a4e:	4a40      	ldr	r2, [pc, #256]	; (8010b50 <HAL_TIM_PWM_Start_DMA+0x438>)
 8010a50:	4293      	cmp	r3, r2
 8010a52:	d013      	beq.n	8010a7c <HAL_TIM_PWM_Start_DMA+0x364>
 8010a54:	68fb      	ldr	r3, [r7, #12]
 8010a56:	681b      	ldr	r3, [r3, #0]
 8010a58:	4a3e      	ldr	r2, [pc, #248]	; (8010b54 <HAL_TIM_PWM_Start_DMA+0x43c>)
 8010a5a:	4293      	cmp	r3, r2
 8010a5c:	d00e      	beq.n	8010a7c <HAL_TIM_PWM_Start_DMA+0x364>
 8010a5e:	68fb      	ldr	r3, [r7, #12]
 8010a60:	681b      	ldr	r3, [r3, #0]
 8010a62:	4a3d      	ldr	r2, [pc, #244]	; (8010b58 <HAL_TIM_PWM_Start_DMA+0x440>)
 8010a64:	4293      	cmp	r3, r2
 8010a66:	d009      	beq.n	8010a7c <HAL_TIM_PWM_Start_DMA+0x364>
 8010a68:	68fb      	ldr	r3, [r7, #12]
 8010a6a:	681b      	ldr	r3, [r3, #0]
 8010a6c:	4a3b      	ldr	r2, [pc, #236]	; (8010b5c <HAL_TIM_PWM_Start_DMA+0x444>)
 8010a6e:	4293      	cmp	r3, r2
 8010a70:	d004      	beq.n	8010a7c <HAL_TIM_PWM_Start_DMA+0x364>
 8010a72:	68fb      	ldr	r3, [r7, #12]
 8010a74:	681b      	ldr	r3, [r3, #0]
 8010a76:	4a3a      	ldr	r2, [pc, #232]	; (8010b60 <HAL_TIM_PWM_Start_DMA+0x448>)
 8010a78:	4293      	cmp	r3, r2
 8010a7a:	d101      	bne.n	8010a80 <HAL_TIM_PWM_Start_DMA+0x368>
 8010a7c:	2301      	movs	r3, #1
 8010a7e:	e000      	b.n	8010a82 <HAL_TIM_PWM_Start_DMA+0x36a>
 8010a80:	2300      	movs	r3, #0
 8010a82:	2b00      	cmp	r3, #0
 8010a84:	d007      	beq.n	8010a96 <HAL_TIM_PWM_Start_DMA+0x37e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8010a86:	68fb      	ldr	r3, [r7, #12]
 8010a88:	681b      	ldr	r3, [r3, #0]
 8010a8a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010a8c:	68fb      	ldr	r3, [r7, #12]
 8010a8e:	681b      	ldr	r3, [r3, #0]
 8010a90:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8010a94:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010a96:	68fb      	ldr	r3, [r7, #12]
 8010a98:	681b      	ldr	r3, [r3, #0]
 8010a9a:	4a2d      	ldr	r2, [pc, #180]	; (8010b50 <HAL_TIM_PWM_Start_DMA+0x438>)
 8010a9c:	4293      	cmp	r3, r2
 8010a9e:	d02c      	beq.n	8010afa <HAL_TIM_PWM_Start_DMA+0x3e2>
 8010aa0:	68fb      	ldr	r3, [r7, #12]
 8010aa2:	681b      	ldr	r3, [r3, #0]
 8010aa4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010aa8:	d027      	beq.n	8010afa <HAL_TIM_PWM_Start_DMA+0x3e2>
 8010aaa:	68fb      	ldr	r3, [r7, #12]
 8010aac:	681b      	ldr	r3, [r3, #0]
 8010aae:	4a2d      	ldr	r2, [pc, #180]	; (8010b64 <HAL_TIM_PWM_Start_DMA+0x44c>)
 8010ab0:	4293      	cmp	r3, r2
 8010ab2:	d022      	beq.n	8010afa <HAL_TIM_PWM_Start_DMA+0x3e2>
 8010ab4:	68fb      	ldr	r3, [r7, #12]
 8010ab6:	681b      	ldr	r3, [r3, #0]
 8010ab8:	4a2b      	ldr	r2, [pc, #172]	; (8010b68 <HAL_TIM_PWM_Start_DMA+0x450>)
 8010aba:	4293      	cmp	r3, r2
 8010abc:	d01d      	beq.n	8010afa <HAL_TIM_PWM_Start_DMA+0x3e2>
 8010abe:	68fb      	ldr	r3, [r7, #12]
 8010ac0:	681b      	ldr	r3, [r3, #0]
 8010ac2:	4a2a      	ldr	r2, [pc, #168]	; (8010b6c <HAL_TIM_PWM_Start_DMA+0x454>)
 8010ac4:	4293      	cmp	r3, r2
 8010ac6:	d018      	beq.n	8010afa <HAL_TIM_PWM_Start_DMA+0x3e2>
 8010ac8:	68fb      	ldr	r3, [r7, #12]
 8010aca:	681b      	ldr	r3, [r3, #0]
 8010acc:	4a21      	ldr	r2, [pc, #132]	; (8010b54 <HAL_TIM_PWM_Start_DMA+0x43c>)
 8010ace:	4293      	cmp	r3, r2
 8010ad0:	d013      	beq.n	8010afa <HAL_TIM_PWM_Start_DMA+0x3e2>
 8010ad2:	68fb      	ldr	r3, [r7, #12]
 8010ad4:	681b      	ldr	r3, [r3, #0]
 8010ad6:	4a26      	ldr	r2, [pc, #152]	; (8010b70 <HAL_TIM_PWM_Start_DMA+0x458>)
 8010ad8:	4293      	cmp	r3, r2
 8010ada:	d00e      	beq.n	8010afa <HAL_TIM_PWM_Start_DMA+0x3e2>
 8010adc:	68fb      	ldr	r3, [r7, #12]
 8010ade:	681b      	ldr	r3, [r3, #0]
 8010ae0:	4a1d      	ldr	r2, [pc, #116]	; (8010b58 <HAL_TIM_PWM_Start_DMA+0x440>)
 8010ae2:	4293      	cmp	r3, r2
 8010ae4:	d009      	beq.n	8010afa <HAL_TIM_PWM_Start_DMA+0x3e2>
 8010ae6:	68fb      	ldr	r3, [r7, #12]
 8010ae8:	681b      	ldr	r3, [r3, #0]
 8010aea:	4a22      	ldr	r2, [pc, #136]	; (8010b74 <HAL_TIM_PWM_Start_DMA+0x45c>)
 8010aec:	4293      	cmp	r3, r2
 8010aee:	d004      	beq.n	8010afa <HAL_TIM_PWM_Start_DMA+0x3e2>
 8010af0:	68fb      	ldr	r3, [r7, #12]
 8010af2:	681b      	ldr	r3, [r3, #0]
 8010af4:	4a20      	ldr	r2, [pc, #128]	; (8010b78 <HAL_TIM_PWM_Start_DMA+0x460>)
 8010af6:	4293      	cmp	r3, r2
 8010af8:	d115      	bne.n	8010b26 <HAL_TIM_PWM_Start_DMA+0x40e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8010afa:	68fb      	ldr	r3, [r7, #12]
 8010afc:	681b      	ldr	r3, [r3, #0]
 8010afe:	689a      	ldr	r2, [r3, #8]
 8010b00:	4b1e      	ldr	r3, [pc, #120]	; (8010b7c <HAL_TIM_PWM_Start_DMA+0x464>)
 8010b02:	4013      	ands	r3, r2
 8010b04:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010b06:	693b      	ldr	r3, [r7, #16]
 8010b08:	2b06      	cmp	r3, #6
 8010b0a:	d015      	beq.n	8010b38 <HAL_TIM_PWM_Start_DMA+0x420>
 8010b0c:	693b      	ldr	r3, [r7, #16]
 8010b0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010b12:	d011      	beq.n	8010b38 <HAL_TIM_PWM_Start_DMA+0x420>
      {
        __HAL_TIM_ENABLE(htim);
 8010b14:	68fb      	ldr	r3, [r7, #12]
 8010b16:	681b      	ldr	r3, [r3, #0]
 8010b18:	681a      	ldr	r2, [r3, #0]
 8010b1a:	68fb      	ldr	r3, [r7, #12]
 8010b1c:	681b      	ldr	r3, [r3, #0]
 8010b1e:	f042 0201 	orr.w	r2, r2, #1
 8010b22:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010b24:	e008      	b.n	8010b38 <HAL_TIM_PWM_Start_DMA+0x420>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8010b26:	68fb      	ldr	r3, [r7, #12]
 8010b28:	681b      	ldr	r3, [r3, #0]
 8010b2a:	681a      	ldr	r2, [r3, #0]
 8010b2c:	68fb      	ldr	r3, [r7, #12]
 8010b2e:	681b      	ldr	r3, [r3, #0]
 8010b30:	f042 0201 	orr.w	r2, r2, #1
 8010b34:	601a      	str	r2, [r3, #0]
 8010b36:	e000      	b.n	8010b3a <HAL_TIM_PWM_Start_DMA+0x422>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010b38:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8010b3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8010b3c:	4618      	mov	r0, r3
 8010b3e:	3718      	adds	r7, #24
 8010b40:	46bd      	mov	sp, r7
 8010b42:	bd80      	pop	{r7, pc}
 8010b44:	08011107 	.word	0x08011107
 8010b48:	080111af 	.word	0x080111af
 8010b4c:	08011075 	.word	0x08011075
 8010b50:	40010000 	.word	0x40010000
 8010b54:	40010400 	.word	0x40010400
 8010b58:	40014000 	.word	0x40014000
 8010b5c:	40014400 	.word	0x40014400
 8010b60:	40014800 	.word	0x40014800
 8010b64:	40000400 	.word	0x40000400
 8010b68:	40000800 	.word	0x40000800
 8010b6c:	40000c00 	.word	0x40000c00
 8010b70:	40001800 	.word	0x40001800
 8010b74:	4000e000 	.word	0x4000e000
 8010b78:	4000e400 	.word	0x4000e400
 8010b7c:	00010007 	.word	0x00010007

08010b80 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8010b80:	b580      	push	{r7, lr}
 8010b82:	b082      	sub	sp, #8
 8010b84:	af00      	add	r7, sp, #0
 8010b86:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8010b88:	687b      	ldr	r3, [r7, #4]
 8010b8a:	681b      	ldr	r3, [r3, #0]
 8010b8c:	691b      	ldr	r3, [r3, #16]
 8010b8e:	f003 0302 	and.w	r3, r3, #2
 8010b92:	2b02      	cmp	r3, #2
 8010b94:	d122      	bne.n	8010bdc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8010b96:	687b      	ldr	r3, [r7, #4]
 8010b98:	681b      	ldr	r3, [r3, #0]
 8010b9a:	68db      	ldr	r3, [r3, #12]
 8010b9c:	f003 0302 	and.w	r3, r3, #2
 8010ba0:	2b02      	cmp	r3, #2
 8010ba2:	d11b      	bne.n	8010bdc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8010ba4:	687b      	ldr	r3, [r7, #4]
 8010ba6:	681b      	ldr	r3, [r3, #0]
 8010ba8:	f06f 0202 	mvn.w	r2, #2
 8010bac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8010bae:	687b      	ldr	r3, [r7, #4]
 8010bb0:	2201      	movs	r2, #1
 8010bb2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8010bb4:	687b      	ldr	r3, [r7, #4]
 8010bb6:	681b      	ldr	r3, [r3, #0]
 8010bb8:	699b      	ldr	r3, [r3, #24]
 8010bba:	f003 0303 	and.w	r3, r3, #3
 8010bbe:	2b00      	cmp	r3, #0
 8010bc0:	d003      	beq.n	8010bca <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8010bc2:	6878      	ldr	r0, [r7, #4]
 8010bc4:	f000 fa24 	bl	8011010 <HAL_TIM_IC_CaptureCallback>
 8010bc8:	e005      	b.n	8010bd6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8010bca:	6878      	ldr	r0, [r7, #4]
 8010bcc:	f000 fa16 	bl	8010ffc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010bd0:	6878      	ldr	r0, [r7, #4]
 8010bd2:	f000 fa27 	bl	8011024 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010bd6:	687b      	ldr	r3, [r7, #4]
 8010bd8:	2200      	movs	r2, #0
 8010bda:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8010bdc:	687b      	ldr	r3, [r7, #4]
 8010bde:	681b      	ldr	r3, [r3, #0]
 8010be0:	691b      	ldr	r3, [r3, #16]
 8010be2:	f003 0304 	and.w	r3, r3, #4
 8010be6:	2b04      	cmp	r3, #4
 8010be8:	d122      	bne.n	8010c30 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8010bea:	687b      	ldr	r3, [r7, #4]
 8010bec:	681b      	ldr	r3, [r3, #0]
 8010bee:	68db      	ldr	r3, [r3, #12]
 8010bf0:	f003 0304 	and.w	r3, r3, #4
 8010bf4:	2b04      	cmp	r3, #4
 8010bf6:	d11b      	bne.n	8010c30 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8010bf8:	687b      	ldr	r3, [r7, #4]
 8010bfa:	681b      	ldr	r3, [r3, #0]
 8010bfc:	f06f 0204 	mvn.w	r2, #4
 8010c00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8010c02:	687b      	ldr	r3, [r7, #4]
 8010c04:	2202      	movs	r2, #2
 8010c06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8010c08:	687b      	ldr	r3, [r7, #4]
 8010c0a:	681b      	ldr	r3, [r3, #0]
 8010c0c:	699b      	ldr	r3, [r3, #24]
 8010c0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8010c12:	2b00      	cmp	r3, #0
 8010c14:	d003      	beq.n	8010c1e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010c16:	6878      	ldr	r0, [r7, #4]
 8010c18:	f000 f9fa 	bl	8011010 <HAL_TIM_IC_CaptureCallback>
 8010c1c:	e005      	b.n	8010c2a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010c1e:	6878      	ldr	r0, [r7, #4]
 8010c20:	f000 f9ec 	bl	8010ffc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010c24:	6878      	ldr	r0, [r7, #4]
 8010c26:	f000 f9fd 	bl	8011024 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010c2a:	687b      	ldr	r3, [r7, #4]
 8010c2c:	2200      	movs	r2, #0
 8010c2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8010c30:	687b      	ldr	r3, [r7, #4]
 8010c32:	681b      	ldr	r3, [r3, #0]
 8010c34:	691b      	ldr	r3, [r3, #16]
 8010c36:	f003 0308 	and.w	r3, r3, #8
 8010c3a:	2b08      	cmp	r3, #8
 8010c3c:	d122      	bne.n	8010c84 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8010c3e:	687b      	ldr	r3, [r7, #4]
 8010c40:	681b      	ldr	r3, [r3, #0]
 8010c42:	68db      	ldr	r3, [r3, #12]
 8010c44:	f003 0308 	and.w	r3, r3, #8
 8010c48:	2b08      	cmp	r3, #8
 8010c4a:	d11b      	bne.n	8010c84 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8010c4c:	687b      	ldr	r3, [r7, #4]
 8010c4e:	681b      	ldr	r3, [r3, #0]
 8010c50:	f06f 0208 	mvn.w	r2, #8
 8010c54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8010c56:	687b      	ldr	r3, [r7, #4]
 8010c58:	2204      	movs	r2, #4
 8010c5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8010c5c:	687b      	ldr	r3, [r7, #4]
 8010c5e:	681b      	ldr	r3, [r3, #0]
 8010c60:	69db      	ldr	r3, [r3, #28]
 8010c62:	f003 0303 	and.w	r3, r3, #3
 8010c66:	2b00      	cmp	r3, #0
 8010c68:	d003      	beq.n	8010c72 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010c6a:	6878      	ldr	r0, [r7, #4]
 8010c6c:	f000 f9d0 	bl	8011010 <HAL_TIM_IC_CaptureCallback>
 8010c70:	e005      	b.n	8010c7e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010c72:	6878      	ldr	r0, [r7, #4]
 8010c74:	f000 f9c2 	bl	8010ffc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010c78:	6878      	ldr	r0, [r7, #4]
 8010c7a:	f000 f9d3 	bl	8011024 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010c7e:	687b      	ldr	r3, [r7, #4]
 8010c80:	2200      	movs	r2, #0
 8010c82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8010c84:	687b      	ldr	r3, [r7, #4]
 8010c86:	681b      	ldr	r3, [r3, #0]
 8010c88:	691b      	ldr	r3, [r3, #16]
 8010c8a:	f003 0310 	and.w	r3, r3, #16
 8010c8e:	2b10      	cmp	r3, #16
 8010c90:	d122      	bne.n	8010cd8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8010c92:	687b      	ldr	r3, [r7, #4]
 8010c94:	681b      	ldr	r3, [r3, #0]
 8010c96:	68db      	ldr	r3, [r3, #12]
 8010c98:	f003 0310 	and.w	r3, r3, #16
 8010c9c:	2b10      	cmp	r3, #16
 8010c9e:	d11b      	bne.n	8010cd8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8010ca0:	687b      	ldr	r3, [r7, #4]
 8010ca2:	681b      	ldr	r3, [r3, #0]
 8010ca4:	f06f 0210 	mvn.w	r2, #16
 8010ca8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8010caa:	687b      	ldr	r3, [r7, #4]
 8010cac:	2208      	movs	r2, #8
 8010cae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8010cb0:	687b      	ldr	r3, [r7, #4]
 8010cb2:	681b      	ldr	r3, [r3, #0]
 8010cb4:	69db      	ldr	r3, [r3, #28]
 8010cb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8010cba:	2b00      	cmp	r3, #0
 8010cbc:	d003      	beq.n	8010cc6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010cbe:	6878      	ldr	r0, [r7, #4]
 8010cc0:	f000 f9a6 	bl	8011010 <HAL_TIM_IC_CaptureCallback>
 8010cc4:	e005      	b.n	8010cd2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010cc6:	6878      	ldr	r0, [r7, #4]
 8010cc8:	f000 f998 	bl	8010ffc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010ccc:	6878      	ldr	r0, [r7, #4]
 8010cce:	f000 f9a9 	bl	8011024 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010cd2:	687b      	ldr	r3, [r7, #4]
 8010cd4:	2200      	movs	r2, #0
 8010cd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8010cd8:	687b      	ldr	r3, [r7, #4]
 8010cda:	681b      	ldr	r3, [r3, #0]
 8010cdc:	691b      	ldr	r3, [r3, #16]
 8010cde:	f003 0301 	and.w	r3, r3, #1
 8010ce2:	2b01      	cmp	r3, #1
 8010ce4:	d10e      	bne.n	8010d04 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8010ce6:	687b      	ldr	r3, [r7, #4]
 8010ce8:	681b      	ldr	r3, [r3, #0]
 8010cea:	68db      	ldr	r3, [r3, #12]
 8010cec:	f003 0301 	and.w	r3, r3, #1
 8010cf0:	2b01      	cmp	r3, #1
 8010cf2:	d107      	bne.n	8010d04 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8010cf4:	687b      	ldr	r3, [r7, #4]
 8010cf6:	681b      	ldr	r3, [r3, #0]
 8010cf8:	f06f 0201 	mvn.w	r2, #1
 8010cfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8010cfe:	6878      	ldr	r0, [r7, #4]
 8010d00:	f000 f972 	bl	8010fe8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8010d04:	687b      	ldr	r3, [r7, #4]
 8010d06:	681b      	ldr	r3, [r3, #0]
 8010d08:	691b      	ldr	r3, [r3, #16]
 8010d0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010d0e:	2b80      	cmp	r3, #128	; 0x80
 8010d10:	d10e      	bne.n	8010d30 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8010d12:	687b      	ldr	r3, [r7, #4]
 8010d14:	681b      	ldr	r3, [r3, #0]
 8010d16:	68db      	ldr	r3, [r3, #12]
 8010d18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010d1c:	2b80      	cmp	r3, #128	; 0x80
 8010d1e:	d107      	bne.n	8010d30 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8010d20:	687b      	ldr	r3, [r7, #4]
 8010d22:	681b      	ldr	r3, [r3, #0]
 8010d24:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8010d28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8010d2a:	6878      	ldr	r0, [r7, #4]
 8010d2c:	f000 febc 	bl	8011aa8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8010d30:	687b      	ldr	r3, [r7, #4]
 8010d32:	681b      	ldr	r3, [r3, #0]
 8010d34:	691b      	ldr	r3, [r3, #16]
 8010d36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010d3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010d3e:	d10e      	bne.n	8010d5e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8010d40:	687b      	ldr	r3, [r7, #4]
 8010d42:	681b      	ldr	r3, [r3, #0]
 8010d44:	68db      	ldr	r3, [r3, #12]
 8010d46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010d4a:	2b80      	cmp	r3, #128	; 0x80
 8010d4c:	d107      	bne.n	8010d5e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8010d4e:	687b      	ldr	r3, [r7, #4]
 8010d50:	681b      	ldr	r3, [r3, #0]
 8010d52:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8010d56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8010d58:	6878      	ldr	r0, [r7, #4]
 8010d5a:	f000 feaf 	bl	8011abc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8010d5e:	687b      	ldr	r3, [r7, #4]
 8010d60:	681b      	ldr	r3, [r3, #0]
 8010d62:	691b      	ldr	r3, [r3, #16]
 8010d64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010d68:	2b40      	cmp	r3, #64	; 0x40
 8010d6a:	d10e      	bne.n	8010d8a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8010d6c:	687b      	ldr	r3, [r7, #4]
 8010d6e:	681b      	ldr	r3, [r3, #0]
 8010d70:	68db      	ldr	r3, [r3, #12]
 8010d72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010d76:	2b40      	cmp	r3, #64	; 0x40
 8010d78:	d107      	bne.n	8010d8a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8010d7a:	687b      	ldr	r3, [r7, #4]
 8010d7c:	681b      	ldr	r3, [r3, #0]
 8010d7e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8010d82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8010d84:	6878      	ldr	r0, [r7, #4]
 8010d86:	f000 f961 	bl	801104c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8010d8a:	687b      	ldr	r3, [r7, #4]
 8010d8c:	681b      	ldr	r3, [r3, #0]
 8010d8e:	691b      	ldr	r3, [r3, #16]
 8010d90:	f003 0320 	and.w	r3, r3, #32
 8010d94:	2b20      	cmp	r3, #32
 8010d96:	d10e      	bne.n	8010db6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8010d98:	687b      	ldr	r3, [r7, #4]
 8010d9a:	681b      	ldr	r3, [r3, #0]
 8010d9c:	68db      	ldr	r3, [r3, #12]
 8010d9e:	f003 0320 	and.w	r3, r3, #32
 8010da2:	2b20      	cmp	r3, #32
 8010da4:	d107      	bne.n	8010db6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8010da6:	687b      	ldr	r3, [r7, #4]
 8010da8:	681b      	ldr	r3, [r3, #0]
 8010daa:	f06f 0220 	mvn.w	r2, #32
 8010dae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8010db0:	6878      	ldr	r0, [r7, #4]
 8010db2:	f000 fe6f 	bl	8011a94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8010db6:	bf00      	nop
 8010db8:	3708      	adds	r7, #8
 8010dba:	46bd      	mov	sp, r7
 8010dbc:	bd80      	pop	{r7, pc}
	...

08010dc0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8010dc0:	b580      	push	{r7, lr}
 8010dc2:	b086      	sub	sp, #24
 8010dc4:	af00      	add	r7, sp, #0
 8010dc6:	60f8      	str	r0, [r7, #12]
 8010dc8:	60b9      	str	r1, [r7, #8]
 8010dca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8010dcc:	2300      	movs	r3, #0
 8010dce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8010dd0:	68fb      	ldr	r3, [r7, #12]
 8010dd2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8010dd6:	2b01      	cmp	r3, #1
 8010dd8:	d101      	bne.n	8010dde <HAL_TIM_PWM_ConfigChannel+0x1e>
 8010dda:	2302      	movs	r3, #2
 8010ddc:	e0ff      	b.n	8010fde <HAL_TIM_PWM_ConfigChannel+0x21e>
 8010dde:	68fb      	ldr	r3, [r7, #12]
 8010de0:	2201      	movs	r2, #1
 8010de2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8010de6:	687b      	ldr	r3, [r7, #4]
 8010de8:	2b14      	cmp	r3, #20
 8010dea:	f200 80f0 	bhi.w	8010fce <HAL_TIM_PWM_ConfigChannel+0x20e>
 8010dee:	a201      	add	r2, pc, #4	; (adr r2, 8010df4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8010df0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010df4:	08010e49 	.word	0x08010e49
 8010df8:	08010fcf 	.word	0x08010fcf
 8010dfc:	08010fcf 	.word	0x08010fcf
 8010e00:	08010fcf 	.word	0x08010fcf
 8010e04:	08010e89 	.word	0x08010e89
 8010e08:	08010fcf 	.word	0x08010fcf
 8010e0c:	08010fcf 	.word	0x08010fcf
 8010e10:	08010fcf 	.word	0x08010fcf
 8010e14:	08010ecb 	.word	0x08010ecb
 8010e18:	08010fcf 	.word	0x08010fcf
 8010e1c:	08010fcf 	.word	0x08010fcf
 8010e20:	08010fcf 	.word	0x08010fcf
 8010e24:	08010f0b 	.word	0x08010f0b
 8010e28:	08010fcf 	.word	0x08010fcf
 8010e2c:	08010fcf 	.word	0x08010fcf
 8010e30:	08010fcf 	.word	0x08010fcf
 8010e34:	08010f4d 	.word	0x08010f4d
 8010e38:	08010fcf 	.word	0x08010fcf
 8010e3c:	08010fcf 	.word	0x08010fcf
 8010e40:	08010fcf 	.word	0x08010fcf
 8010e44:	08010f8d 	.word	0x08010f8d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8010e48:	68fb      	ldr	r3, [r7, #12]
 8010e4a:	681b      	ldr	r3, [r3, #0]
 8010e4c:	68b9      	ldr	r1, [r7, #8]
 8010e4e:	4618      	mov	r0, r3
 8010e50:	f000 fa88 	bl	8011364 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8010e54:	68fb      	ldr	r3, [r7, #12]
 8010e56:	681b      	ldr	r3, [r3, #0]
 8010e58:	699a      	ldr	r2, [r3, #24]
 8010e5a:	68fb      	ldr	r3, [r7, #12]
 8010e5c:	681b      	ldr	r3, [r3, #0]
 8010e5e:	f042 0208 	orr.w	r2, r2, #8
 8010e62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8010e64:	68fb      	ldr	r3, [r7, #12]
 8010e66:	681b      	ldr	r3, [r3, #0]
 8010e68:	699a      	ldr	r2, [r3, #24]
 8010e6a:	68fb      	ldr	r3, [r7, #12]
 8010e6c:	681b      	ldr	r3, [r3, #0]
 8010e6e:	f022 0204 	bic.w	r2, r2, #4
 8010e72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8010e74:	68fb      	ldr	r3, [r7, #12]
 8010e76:	681b      	ldr	r3, [r3, #0]
 8010e78:	6999      	ldr	r1, [r3, #24]
 8010e7a:	68bb      	ldr	r3, [r7, #8]
 8010e7c:	691a      	ldr	r2, [r3, #16]
 8010e7e:	68fb      	ldr	r3, [r7, #12]
 8010e80:	681b      	ldr	r3, [r3, #0]
 8010e82:	430a      	orrs	r2, r1
 8010e84:	619a      	str	r2, [r3, #24]
      break;
 8010e86:	e0a5      	b.n	8010fd4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8010e88:	68fb      	ldr	r3, [r7, #12]
 8010e8a:	681b      	ldr	r3, [r3, #0]
 8010e8c:	68b9      	ldr	r1, [r7, #8]
 8010e8e:	4618      	mov	r0, r3
 8010e90:	f000 faf8 	bl	8011484 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8010e94:	68fb      	ldr	r3, [r7, #12]
 8010e96:	681b      	ldr	r3, [r3, #0]
 8010e98:	699a      	ldr	r2, [r3, #24]
 8010e9a:	68fb      	ldr	r3, [r7, #12]
 8010e9c:	681b      	ldr	r3, [r3, #0]
 8010e9e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8010ea2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8010ea4:	68fb      	ldr	r3, [r7, #12]
 8010ea6:	681b      	ldr	r3, [r3, #0]
 8010ea8:	699a      	ldr	r2, [r3, #24]
 8010eaa:	68fb      	ldr	r3, [r7, #12]
 8010eac:	681b      	ldr	r3, [r3, #0]
 8010eae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8010eb2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8010eb4:	68fb      	ldr	r3, [r7, #12]
 8010eb6:	681b      	ldr	r3, [r3, #0]
 8010eb8:	6999      	ldr	r1, [r3, #24]
 8010eba:	68bb      	ldr	r3, [r7, #8]
 8010ebc:	691b      	ldr	r3, [r3, #16]
 8010ebe:	021a      	lsls	r2, r3, #8
 8010ec0:	68fb      	ldr	r3, [r7, #12]
 8010ec2:	681b      	ldr	r3, [r3, #0]
 8010ec4:	430a      	orrs	r2, r1
 8010ec6:	619a      	str	r2, [r3, #24]
      break;
 8010ec8:	e084      	b.n	8010fd4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8010eca:	68fb      	ldr	r3, [r7, #12]
 8010ecc:	681b      	ldr	r3, [r3, #0]
 8010ece:	68b9      	ldr	r1, [r7, #8]
 8010ed0:	4618      	mov	r0, r3
 8010ed2:	f000 fb61 	bl	8011598 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8010ed6:	68fb      	ldr	r3, [r7, #12]
 8010ed8:	681b      	ldr	r3, [r3, #0]
 8010eda:	69da      	ldr	r2, [r3, #28]
 8010edc:	68fb      	ldr	r3, [r7, #12]
 8010ede:	681b      	ldr	r3, [r3, #0]
 8010ee0:	f042 0208 	orr.w	r2, r2, #8
 8010ee4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8010ee6:	68fb      	ldr	r3, [r7, #12]
 8010ee8:	681b      	ldr	r3, [r3, #0]
 8010eea:	69da      	ldr	r2, [r3, #28]
 8010eec:	68fb      	ldr	r3, [r7, #12]
 8010eee:	681b      	ldr	r3, [r3, #0]
 8010ef0:	f022 0204 	bic.w	r2, r2, #4
 8010ef4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8010ef6:	68fb      	ldr	r3, [r7, #12]
 8010ef8:	681b      	ldr	r3, [r3, #0]
 8010efa:	69d9      	ldr	r1, [r3, #28]
 8010efc:	68bb      	ldr	r3, [r7, #8]
 8010efe:	691a      	ldr	r2, [r3, #16]
 8010f00:	68fb      	ldr	r3, [r7, #12]
 8010f02:	681b      	ldr	r3, [r3, #0]
 8010f04:	430a      	orrs	r2, r1
 8010f06:	61da      	str	r2, [r3, #28]
      break;
 8010f08:	e064      	b.n	8010fd4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8010f0a:	68fb      	ldr	r3, [r7, #12]
 8010f0c:	681b      	ldr	r3, [r3, #0]
 8010f0e:	68b9      	ldr	r1, [r7, #8]
 8010f10:	4618      	mov	r0, r3
 8010f12:	f000 fbc9 	bl	80116a8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8010f16:	68fb      	ldr	r3, [r7, #12]
 8010f18:	681b      	ldr	r3, [r3, #0]
 8010f1a:	69da      	ldr	r2, [r3, #28]
 8010f1c:	68fb      	ldr	r3, [r7, #12]
 8010f1e:	681b      	ldr	r3, [r3, #0]
 8010f20:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8010f24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8010f26:	68fb      	ldr	r3, [r7, #12]
 8010f28:	681b      	ldr	r3, [r3, #0]
 8010f2a:	69da      	ldr	r2, [r3, #28]
 8010f2c:	68fb      	ldr	r3, [r7, #12]
 8010f2e:	681b      	ldr	r3, [r3, #0]
 8010f30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8010f34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8010f36:	68fb      	ldr	r3, [r7, #12]
 8010f38:	681b      	ldr	r3, [r3, #0]
 8010f3a:	69d9      	ldr	r1, [r3, #28]
 8010f3c:	68bb      	ldr	r3, [r7, #8]
 8010f3e:	691b      	ldr	r3, [r3, #16]
 8010f40:	021a      	lsls	r2, r3, #8
 8010f42:	68fb      	ldr	r3, [r7, #12]
 8010f44:	681b      	ldr	r3, [r3, #0]
 8010f46:	430a      	orrs	r2, r1
 8010f48:	61da      	str	r2, [r3, #28]
      break;
 8010f4a:	e043      	b.n	8010fd4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8010f4c:	68fb      	ldr	r3, [r7, #12]
 8010f4e:	681b      	ldr	r3, [r3, #0]
 8010f50:	68b9      	ldr	r1, [r7, #8]
 8010f52:	4618      	mov	r0, r3
 8010f54:	f000 fc12 	bl	801177c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8010f58:	68fb      	ldr	r3, [r7, #12]
 8010f5a:	681b      	ldr	r3, [r3, #0]
 8010f5c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010f5e:	68fb      	ldr	r3, [r7, #12]
 8010f60:	681b      	ldr	r3, [r3, #0]
 8010f62:	f042 0208 	orr.w	r2, r2, #8
 8010f66:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8010f68:	68fb      	ldr	r3, [r7, #12]
 8010f6a:	681b      	ldr	r3, [r3, #0]
 8010f6c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010f6e:	68fb      	ldr	r3, [r7, #12]
 8010f70:	681b      	ldr	r3, [r3, #0]
 8010f72:	f022 0204 	bic.w	r2, r2, #4
 8010f76:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8010f78:	68fb      	ldr	r3, [r7, #12]
 8010f7a:	681b      	ldr	r3, [r3, #0]
 8010f7c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8010f7e:	68bb      	ldr	r3, [r7, #8]
 8010f80:	691a      	ldr	r2, [r3, #16]
 8010f82:	68fb      	ldr	r3, [r7, #12]
 8010f84:	681b      	ldr	r3, [r3, #0]
 8010f86:	430a      	orrs	r2, r1
 8010f88:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8010f8a:	e023      	b.n	8010fd4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8010f8c:	68fb      	ldr	r3, [r7, #12]
 8010f8e:	681b      	ldr	r3, [r3, #0]
 8010f90:	68b9      	ldr	r1, [r7, #8]
 8010f92:	4618      	mov	r0, r3
 8010f94:	f000 fc56 	bl	8011844 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8010f98:	68fb      	ldr	r3, [r7, #12]
 8010f9a:	681b      	ldr	r3, [r3, #0]
 8010f9c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010f9e:	68fb      	ldr	r3, [r7, #12]
 8010fa0:	681b      	ldr	r3, [r3, #0]
 8010fa2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8010fa6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8010fa8:	68fb      	ldr	r3, [r7, #12]
 8010faa:	681b      	ldr	r3, [r3, #0]
 8010fac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010fae:	68fb      	ldr	r3, [r7, #12]
 8010fb0:	681b      	ldr	r3, [r3, #0]
 8010fb2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8010fb6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8010fb8:	68fb      	ldr	r3, [r7, #12]
 8010fba:	681b      	ldr	r3, [r3, #0]
 8010fbc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8010fbe:	68bb      	ldr	r3, [r7, #8]
 8010fc0:	691b      	ldr	r3, [r3, #16]
 8010fc2:	021a      	lsls	r2, r3, #8
 8010fc4:	68fb      	ldr	r3, [r7, #12]
 8010fc6:	681b      	ldr	r3, [r3, #0]
 8010fc8:	430a      	orrs	r2, r1
 8010fca:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8010fcc:	e002      	b.n	8010fd4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8010fce:	2301      	movs	r3, #1
 8010fd0:	75fb      	strb	r3, [r7, #23]
      break;
 8010fd2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8010fd4:	68fb      	ldr	r3, [r7, #12]
 8010fd6:	2200      	movs	r2, #0
 8010fd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8010fdc:	7dfb      	ldrb	r3, [r7, #23]
}
 8010fde:	4618      	mov	r0, r3
 8010fe0:	3718      	adds	r7, #24
 8010fe2:	46bd      	mov	sp, r7
 8010fe4:	bd80      	pop	{r7, pc}
 8010fe6:	bf00      	nop

08010fe8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8010fe8:	b480      	push	{r7}
 8010fea:	b083      	sub	sp, #12
 8010fec:	af00      	add	r7, sp, #0
 8010fee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8010ff0:	bf00      	nop
 8010ff2:	370c      	adds	r7, #12
 8010ff4:	46bd      	mov	sp, r7
 8010ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ffa:	4770      	bx	lr

08010ffc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8010ffc:	b480      	push	{r7}
 8010ffe:	b083      	sub	sp, #12
 8011000:	af00      	add	r7, sp, #0
 8011002:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8011004:	bf00      	nop
 8011006:	370c      	adds	r7, #12
 8011008:	46bd      	mov	sp, r7
 801100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801100e:	4770      	bx	lr

08011010 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8011010:	b480      	push	{r7}
 8011012:	b083      	sub	sp, #12
 8011014:	af00      	add	r7, sp, #0
 8011016:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8011018:	bf00      	nop
 801101a:	370c      	adds	r7, #12
 801101c:	46bd      	mov	sp, r7
 801101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011022:	4770      	bx	lr

08011024 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8011024:	b480      	push	{r7}
 8011026:	b083      	sub	sp, #12
 8011028:	af00      	add	r7, sp, #0
 801102a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 801102c:	bf00      	nop
 801102e:	370c      	adds	r7, #12
 8011030:	46bd      	mov	sp, r7
 8011032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011036:	4770      	bx	lr

08011038 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8011038:	b480      	push	{r7}
 801103a:	b083      	sub	sp, #12
 801103c:	af00      	add	r7, sp, #0
 801103e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8011040:	bf00      	nop
 8011042:	370c      	adds	r7, #12
 8011044:	46bd      	mov	sp, r7
 8011046:	f85d 7b04 	ldr.w	r7, [sp], #4
 801104a:	4770      	bx	lr

0801104c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 801104c:	b480      	push	{r7}
 801104e:	b083      	sub	sp, #12
 8011050:	af00      	add	r7, sp, #0
 8011052:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8011054:	bf00      	nop
 8011056:	370c      	adds	r7, #12
 8011058:	46bd      	mov	sp, r7
 801105a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801105e:	4770      	bx	lr

08011060 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8011060:	b480      	push	{r7}
 8011062:	b083      	sub	sp, #12
 8011064:	af00      	add	r7, sp, #0
 8011066:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8011068:	bf00      	nop
 801106a:	370c      	adds	r7, #12
 801106c:	46bd      	mov	sp, r7
 801106e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011072:	4770      	bx	lr

08011074 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8011074:	b580      	push	{r7, lr}
 8011076:	b084      	sub	sp, #16
 8011078:	af00      	add	r7, sp, #0
 801107a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801107c:	687b      	ldr	r3, [r7, #4]
 801107e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011080:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8011082:	68fb      	ldr	r3, [r7, #12]
 8011084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011086:	687a      	ldr	r2, [r7, #4]
 8011088:	429a      	cmp	r2, r3
 801108a:	d107      	bne.n	801109c <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 801108c:	68fb      	ldr	r3, [r7, #12]
 801108e:	2201      	movs	r2, #1
 8011090:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8011092:	68fb      	ldr	r3, [r7, #12]
 8011094:	2201      	movs	r2, #1
 8011096:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 801109a:	e02a      	b.n	80110f2 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 801109c:	68fb      	ldr	r3, [r7, #12]
 801109e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80110a0:	687a      	ldr	r2, [r7, #4]
 80110a2:	429a      	cmp	r2, r3
 80110a4:	d107      	bne.n	80110b6 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80110a6:	68fb      	ldr	r3, [r7, #12]
 80110a8:	2202      	movs	r2, #2
 80110aa:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80110ac:	68fb      	ldr	r3, [r7, #12]
 80110ae:	2201      	movs	r2, #1
 80110b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80110b4:	e01d      	b.n	80110f2 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80110b6:	68fb      	ldr	r3, [r7, #12]
 80110b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80110ba:	687a      	ldr	r2, [r7, #4]
 80110bc:	429a      	cmp	r2, r3
 80110be:	d107      	bne.n	80110d0 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80110c0:	68fb      	ldr	r3, [r7, #12]
 80110c2:	2204      	movs	r2, #4
 80110c4:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80110c6:	68fb      	ldr	r3, [r7, #12]
 80110c8:	2201      	movs	r2, #1
 80110ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80110ce:	e010      	b.n	80110f2 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80110d0:	68fb      	ldr	r3, [r7, #12]
 80110d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80110d4:	687a      	ldr	r2, [r7, #4]
 80110d6:	429a      	cmp	r2, r3
 80110d8:	d107      	bne.n	80110ea <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80110da:	68fb      	ldr	r3, [r7, #12]
 80110dc:	2208      	movs	r2, #8
 80110de:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80110e0:	68fb      	ldr	r3, [r7, #12]
 80110e2:	2201      	movs	r2, #1
 80110e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80110e8:	e003      	b.n	80110f2 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 80110ea:	68fb      	ldr	r3, [r7, #12]
 80110ec:	2201      	movs	r2, #1
 80110ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 80110f2:	68f8      	ldr	r0, [r7, #12]
 80110f4:	f7ff ffb4 	bl	8011060 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80110f8:	68fb      	ldr	r3, [r7, #12]
 80110fa:	2200      	movs	r2, #0
 80110fc:	771a      	strb	r2, [r3, #28]
}
 80110fe:	bf00      	nop
 8011100:	3710      	adds	r7, #16
 8011102:	46bd      	mov	sp, r7
 8011104:	bd80      	pop	{r7, pc}

08011106 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8011106:	b580      	push	{r7, lr}
 8011108:	b084      	sub	sp, #16
 801110a:	af00      	add	r7, sp, #0
 801110c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801110e:	687b      	ldr	r3, [r7, #4]
 8011110:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011112:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8011114:	68fb      	ldr	r3, [r7, #12]
 8011116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011118:	687a      	ldr	r2, [r7, #4]
 801111a:	429a      	cmp	r2, r3
 801111c:	d10b      	bne.n	8011136 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 801111e:	68fb      	ldr	r3, [r7, #12]
 8011120:	2201      	movs	r2, #1
 8011122:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8011124:	687b      	ldr	r3, [r7, #4]
 8011126:	69db      	ldr	r3, [r3, #28]
 8011128:	2b00      	cmp	r3, #0
 801112a:	d136      	bne.n	801119a <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 801112c:	68fb      	ldr	r3, [r7, #12]
 801112e:	2201      	movs	r2, #1
 8011130:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8011134:	e031      	b.n	801119a <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8011136:	68fb      	ldr	r3, [r7, #12]
 8011138:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801113a:	687a      	ldr	r2, [r7, #4]
 801113c:	429a      	cmp	r2, r3
 801113e:	d10b      	bne.n	8011158 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8011140:	68fb      	ldr	r3, [r7, #12]
 8011142:	2202      	movs	r2, #2
 8011144:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8011146:	687b      	ldr	r3, [r7, #4]
 8011148:	69db      	ldr	r3, [r3, #28]
 801114a:	2b00      	cmp	r3, #0
 801114c:	d125      	bne.n	801119a <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 801114e:	68fb      	ldr	r3, [r7, #12]
 8011150:	2201      	movs	r2, #1
 8011152:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8011156:	e020      	b.n	801119a <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8011158:	68fb      	ldr	r3, [r7, #12]
 801115a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801115c:	687a      	ldr	r2, [r7, #4]
 801115e:	429a      	cmp	r2, r3
 8011160:	d10b      	bne.n	801117a <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8011162:	68fb      	ldr	r3, [r7, #12]
 8011164:	2204      	movs	r2, #4
 8011166:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8011168:	687b      	ldr	r3, [r7, #4]
 801116a:	69db      	ldr	r3, [r3, #28]
 801116c:	2b00      	cmp	r3, #0
 801116e:	d114      	bne.n	801119a <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8011170:	68fb      	ldr	r3, [r7, #12]
 8011172:	2201      	movs	r2, #1
 8011174:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8011178:	e00f      	b.n	801119a <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 801117a:	68fb      	ldr	r3, [r7, #12]
 801117c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801117e:	687a      	ldr	r2, [r7, #4]
 8011180:	429a      	cmp	r2, r3
 8011182:	d10a      	bne.n	801119a <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8011184:	68fb      	ldr	r3, [r7, #12]
 8011186:	2208      	movs	r2, #8
 8011188:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 801118a:	687b      	ldr	r3, [r7, #4]
 801118c:	69db      	ldr	r3, [r3, #28]
 801118e:	2b00      	cmp	r3, #0
 8011190:	d103      	bne.n	801119a <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8011192:	68fb      	ldr	r3, [r7, #12]
 8011194:	2201      	movs	r2, #1
 8011196:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 801119a:	68f8      	ldr	r0, [r7, #12]
 801119c:	f7ff ff42 	bl	8011024 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80111a0:	68fb      	ldr	r3, [r7, #12]
 80111a2:	2200      	movs	r2, #0
 80111a4:	771a      	strb	r2, [r3, #28]
}
 80111a6:	bf00      	nop
 80111a8:	3710      	adds	r7, #16
 80111aa:	46bd      	mov	sp, r7
 80111ac:	bd80      	pop	{r7, pc}

080111ae <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80111ae:	b580      	push	{r7, lr}
 80111b0:	b084      	sub	sp, #16
 80111b2:	af00      	add	r7, sp, #0
 80111b4:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80111b6:	687b      	ldr	r3, [r7, #4]
 80111b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80111ba:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80111bc:	68fb      	ldr	r3, [r7, #12]
 80111be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80111c0:	687a      	ldr	r2, [r7, #4]
 80111c2:	429a      	cmp	r2, r3
 80111c4:	d103      	bne.n	80111ce <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80111c6:	68fb      	ldr	r3, [r7, #12]
 80111c8:	2201      	movs	r2, #1
 80111ca:	771a      	strb	r2, [r3, #28]
 80111cc:	e019      	b.n	8011202 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80111ce:	68fb      	ldr	r3, [r7, #12]
 80111d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80111d2:	687a      	ldr	r2, [r7, #4]
 80111d4:	429a      	cmp	r2, r3
 80111d6:	d103      	bne.n	80111e0 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80111d8:	68fb      	ldr	r3, [r7, #12]
 80111da:	2202      	movs	r2, #2
 80111dc:	771a      	strb	r2, [r3, #28]
 80111de:	e010      	b.n	8011202 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80111e0:	68fb      	ldr	r3, [r7, #12]
 80111e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80111e4:	687a      	ldr	r2, [r7, #4]
 80111e6:	429a      	cmp	r2, r3
 80111e8:	d103      	bne.n	80111f2 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80111ea:	68fb      	ldr	r3, [r7, #12]
 80111ec:	2204      	movs	r2, #4
 80111ee:	771a      	strb	r2, [r3, #28]
 80111f0:	e007      	b.n	8011202 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80111f2:	68fb      	ldr	r3, [r7, #12]
 80111f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80111f6:	687a      	ldr	r2, [r7, #4]
 80111f8:	429a      	cmp	r2, r3
 80111fa:	d102      	bne.n	8011202 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80111fc:	68fb      	ldr	r3, [r7, #12]
 80111fe:	2208      	movs	r2, #8
 8011200:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8011202:	68f8      	ldr	r0, [r7, #12]
 8011204:	f7ff ff18 	bl	8011038 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8011208:	68fb      	ldr	r3, [r7, #12]
 801120a:	2200      	movs	r2, #0
 801120c:	771a      	strb	r2, [r3, #28]
}
 801120e:	bf00      	nop
 8011210:	3710      	adds	r7, #16
 8011212:	46bd      	mov	sp, r7
 8011214:	bd80      	pop	{r7, pc}
	...

08011218 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8011218:	b480      	push	{r7}
 801121a:	b085      	sub	sp, #20
 801121c:	af00      	add	r7, sp, #0
 801121e:	6078      	str	r0, [r7, #4]
 8011220:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8011222:	687b      	ldr	r3, [r7, #4]
 8011224:	681b      	ldr	r3, [r3, #0]
 8011226:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8011228:	687b      	ldr	r3, [r7, #4]
 801122a:	4a44      	ldr	r2, [pc, #272]	; (801133c <TIM_Base_SetConfig+0x124>)
 801122c:	4293      	cmp	r3, r2
 801122e:	d013      	beq.n	8011258 <TIM_Base_SetConfig+0x40>
 8011230:	687b      	ldr	r3, [r7, #4]
 8011232:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8011236:	d00f      	beq.n	8011258 <TIM_Base_SetConfig+0x40>
 8011238:	687b      	ldr	r3, [r7, #4]
 801123a:	4a41      	ldr	r2, [pc, #260]	; (8011340 <TIM_Base_SetConfig+0x128>)
 801123c:	4293      	cmp	r3, r2
 801123e:	d00b      	beq.n	8011258 <TIM_Base_SetConfig+0x40>
 8011240:	687b      	ldr	r3, [r7, #4]
 8011242:	4a40      	ldr	r2, [pc, #256]	; (8011344 <TIM_Base_SetConfig+0x12c>)
 8011244:	4293      	cmp	r3, r2
 8011246:	d007      	beq.n	8011258 <TIM_Base_SetConfig+0x40>
 8011248:	687b      	ldr	r3, [r7, #4]
 801124a:	4a3f      	ldr	r2, [pc, #252]	; (8011348 <TIM_Base_SetConfig+0x130>)
 801124c:	4293      	cmp	r3, r2
 801124e:	d003      	beq.n	8011258 <TIM_Base_SetConfig+0x40>
 8011250:	687b      	ldr	r3, [r7, #4]
 8011252:	4a3e      	ldr	r2, [pc, #248]	; (801134c <TIM_Base_SetConfig+0x134>)
 8011254:	4293      	cmp	r3, r2
 8011256:	d108      	bne.n	801126a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8011258:	68fb      	ldr	r3, [r7, #12]
 801125a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801125e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8011260:	683b      	ldr	r3, [r7, #0]
 8011262:	685b      	ldr	r3, [r3, #4]
 8011264:	68fa      	ldr	r2, [r7, #12]
 8011266:	4313      	orrs	r3, r2
 8011268:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801126a:	687b      	ldr	r3, [r7, #4]
 801126c:	4a33      	ldr	r2, [pc, #204]	; (801133c <TIM_Base_SetConfig+0x124>)
 801126e:	4293      	cmp	r3, r2
 8011270:	d027      	beq.n	80112c2 <TIM_Base_SetConfig+0xaa>
 8011272:	687b      	ldr	r3, [r7, #4]
 8011274:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8011278:	d023      	beq.n	80112c2 <TIM_Base_SetConfig+0xaa>
 801127a:	687b      	ldr	r3, [r7, #4]
 801127c:	4a30      	ldr	r2, [pc, #192]	; (8011340 <TIM_Base_SetConfig+0x128>)
 801127e:	4293      	cmp	r3, r2
 8011280:	d01f      	beq.n	80112c2 <TIM_Base_SetConfig+0xaa>
 8011282:	687b      	ldr	r3, [r7, #4]
 8011284:	4a2f      	ldr	r2, [pc, #188]	; (8011344 <TIM_Base_SetConfig+0x12c>)
 8011286:	4293      	cmp	r3, r2
 8011288:	d01b      	beq.n	80112c2 <TIM_Base_SetConfig+0xaa>
 801128a:	687b      	ldr	r3, [r7, #4]
 801128c:	4a2e      	ldr	r2, [pc, #184]	; (8011348 <TIM_Base_SetConfig+0x130>)
 801128e:	4293      	cmp	r3, r2
 8011290:	d017      	beq.n	80112c2 <TIM_Base_SetConfig+0xaa>
 8011292:	687b      	ldr	r3, [r7, #4]
 8011294:	4a2d      	ldr	r2, [pc, #180]	; (801134c <TIM_Base_SetConfig+0x134>)
 8011296:	4293      	cmp	r3, r2
 8011298:	d013      	beq.n	80112c2 <TIM_Base_SetConfig+0xaa>
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	4a2c      	ldr	r2, [pc, #176]	; (8011350 <TIM_Base_SetConfig+0x138>)
 801129e:	4293      	cmp	r3, r2
 80112a0:	d00f      	beq.n	80112c2 <TIM_Base_SetConfig+0xaa>
 80112a2:	687b      	ldr	r3, [r7, #4]
 80112a4:	4a2b      	ldr	r2, [pc, #172]	; (8011354 <TIM_Base_SetConfig+0x13c>)
 80112a6:	4293      	cmp	r3, r2
 80112a8:	d00b      	beq.n	80112c2 <TIM_Base_SetConfig+0xaa>
 80112aa:	687b      	ldr	r3, [r7, #4]
 80112ac:	4a2a      	ldr	r2, [pc, #168]	; (8011358 <TIM_Base_SetConfig+0x140>)
 80112ae:	4293      	cmp	r3, r2
 80112b0:	d007      	beq.n	80112c2 <TIM_Base_SetConfig+0xaa>
 80112b2:	687b      	ldr	r3, [r7, #4]
 80112b4:	4a29      	ldr	r2, [pc, #164]	; (801135c <TIM_Base_SetConfig+0x144>)
 80112b6:	4293      	cmp	r3, r2
 80112b8:	d003      	beq.n	80112c2 <TIM_Base_SetConfig+0xaa>
 80112ba:	687b      	ldr	r3, [r7, #4]
 80112bc:	4a28      	ldr	r2, [pc, #160]	; (8011360 <TIM_Base_SetConfig+0x148>)
 80112be:	4293      	cmp	r3, r2
 80112c0:	d108      	bne.n	80112d4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80112c2:	68fb      	ldr	r3, [r7, #12]
 80112c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80112c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80112ca:	683b      	ldr	r3, [r7, #0]
 80112cc:	68db      	ldr	r3, [r3, #12]
 80112ce:	68fa      	ldr	r2, [r7, #12]
 80112d0:	4313      	orrs	r3, r2
 80112d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80112d4:	68fb      	ldr	r3, [r7, #12]
 80112d6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80112da:	683b      	ldr	r3, [r7, #0]
 80112dc:	695b      	ldr	r3, [r3, #20]
 80112de:	4313      	orrs	r3, r2
 80112e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80112e2:	687b      	ldr	r3, [r7, #4]
 80112e4:	68fa      	ldr	r2, [r7, #12]
 80112e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80112e8:	683b      	ldr	r3, [r7, #0]
 80112ea:	689a      	ldr	r2, [r3, #8]
 80112ec:	687b      	ldr	r3, [r7, #4]
 80112ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80112f0:	683b      	ldr	r3, [r7, #0]
 80112f2:	681a      	ldr	r2, [r3, #0]
 80112f4:	687b      	ldr	r3, [r7, #4]
 80112f6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80112f8:	687b      	ldr	r3, [r7, #4]
 80112fa:	4a10      	ldr	r2, [pc, #64]	; (801133c <TIM_Base_SetConfig+0x124>)
 80112fc:	4293      	cmp	r3, r2
 80112fe:	d00f      	beq.n	8011320 <TIM_Base_SetConfig+0x108>
 8011300:	687b      	ldr	r3, [r7, #4]
 8011302:	4a12      	ldr	r2, [pc, #72]	; (801134c <TIM_Base_SetConfig+0x134>)
 8011304:	4293      	cmp	r3, r2
 8011306:	d00b      	beq.n	8011320 <TIM_Base_SetConfig+0x108>
 8011308:	687b      	ldr	r3, [r7, #4]
 801130a:	4a11      	ldr	r2, [pc, #68]	; (8011350 <TIM_Base_SetConfig+0x138>)
 801130c:	4293      	cmp	r3, r2
 801130e:	d007      	beq.n	8011320 <TIM_Base_SetConfig+0x108>
 8011310:	687b      	ldr	r3, [r7, #4]
 8011312:	4a10      	ldr	r2, [pc, #64]	; (8011354 <TIM_Base_SetConfig+0x13c>)
 8011314:	4293      	cmp	r3, r2
 8011316:	d003      	beq.n	8011320 <TIM_Base_SetConfig+0x108>
 8011318:	687b      	ldr	r3, [r7, #4]
 801131a:	4a0f      	ldr	r2, [pc, #60]	; (8011358 <TIM_Base_SetConfig+0x140>)
 801131c:	4293      	cmp	r3, r2
 801131e:	d103      	bne.n	8011328 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8011320:	683b      	ldr	r3, [r7, #0]
 8011322:	691a      	ldr	r2, [r3, #16]
 8011324:	687b      	ldr	r3, [r7, #4]
 8011326:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8011328:	687b      	ldr	r3, [r7, #4]
 801132a:	2201      	movs	r2, #1
 801132c:	615a      	str	r2, [r3, #20]
}
 801132e:	bf00      	nop
 8011330:	3714      	adds	r7, #20
 8011332:	46bd      	mov	sp, r7
 8011334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011338:	4770      	bx	lr
 801133a:	bf00      	nop
 801133c:	40010000 	.word	0x40010000
 8011340:	40000400 	.word	0x40000400
 8011344:	40000800 	.word	0x40000800
 8011348:	40000c00 	.word	0x40000c00
 801134c:	40010400 	.word	0x40010400
 8011350:	40014000 	.word	0x40014000
 8011354:	40014400 	.word	0x40014400
 8011358:	40014800 	.word	0x40014800
 801135c:	4000e000 	.word	0x4000e000
 8011360:	4000e400 	.word	0x4000e400

08011364 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8011364:	b480      	push	{r7}
 8011366:	b087      	sub	sp, #28
 8011368:	af00      	add	r7, sp, #0
 801136a:	6078      	str	r0, [r7, #4]
 801136c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801136e:	687b      	ldr	r3, [r7, #4]
 8011370:	6a1b      	ldr	r3, [r3, #32]
 8011372:	f023 0201 	bic.w	r2, r3, #1
 8011376:	687b      	ldr	r3, [r7, #4]
 8011378:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801137a:	687b      	ldr	r3, [r7, #4]
 801137c:	6a1b      	ldr	r3, [r3, #32]
 801137e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8011380:	687b      	ldr	r3, [r7, #4]
 8011382:	685b      	ldr	r3, [r3, #4]
 8011384:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8011386:	687b      	ldr	r3, [r7, #4]
 8011388:	699b      	ldr	r3, [r3, #24]
 801138a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 801138c:	68fa      	ldr	r2, [r7, #12]
 801138e:	4b37      	ldr	r3, [pc, #220]	; (801146c <TIM_OC1_SetConfig+0x108>)
 8011390:	4013      	ands	r3, r2
 8011392:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8011394:	68fb      	ldr	r3, [r7, #12]
 8011396:	f023 0303 	bic.w	r3, r3, #3
 801139a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 801139c:	683b      	ldr	r3, [r7, #0]
 801139e:	681b      	ldr	r3, [r3, #0]
 80113a0:	68fa      	ldr	r2, [r7, #12]
 80113a2:	4313      	orrs	r3, r2
 80113a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80113a6:	697b      	ldr	r3, [r7, #20]
 80113a8:	f023 0302 	bic.w	r3, r3, #2
 80113ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80113ae:	683b      	ldr	r3, [r7, #0]
 80113b0:	689b      	ldr	r3, [r3, #8]
 80113b2:	697a      	ldr	r2, [r7, #20]
 80113b4:	4313      	orrs	r3, r2
 80113b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80113b8:	687b      	ldr	r3, [r7, #4]
 80113ba:	4a2d      	ldr	r2, [pc, #180]	; (8011470 <TIM_OC1_SetConfig+0x10c>)
 80113bc:	4293      	cmp	r3, r2
 80113be:	d00f      	beq.n	80113e0 <TIM_OC1_SetConfig+0x7c>
 80113c0:	687b      	ldr	r3, [r7, #4]
 80113c2:	4a2c      	ldr	r2, [pc, #176]	; (8011474 <TIM_OC1_SetConfig+0x110>)
 80113c4:	4293      	cmp	r3, r2
 80113c6:	d00b      	beq.n	80113e0 <TIM_OC1_SetConfig+0x7c>
 80113c8:	687b      	ldr	r3, [r7, #4]
 80113ca:	4a2b      	ldr	r2, [pc, #172]	; (8011478 <TIM_OC1_SetConfig+0x114>)
 80113cc:	4293      	cmp	r3, r2
 80113ce:	d007      	beq.n	80113e0 <TIM_OC1_SetConfig+0x7c>
 80113d0:	687b      	ldr	r3, [r7, #4]
 80113d2:	4a2a      	ldr	r2, [pc, #168]	; (801147c <TIM_OC1_SetConfig+0x118>)
 80113d4:	4293      	cmp	r3, r2
 80113d6:	d003      	beq.n	80113e0 <TIM_OC1_SetConfig+0x7c>
 80113d8:	687b      	ldr	r3, [r7, #4]
 80113da:	4a29      	ldr	r2, [pc, #164]	; (8011480 <TIM_OC1_SetConfig+0x11c>)
 80113dc:	4293      	cmp	r3, r2
 80113de:	d10c      	bne.n	80113fa <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80113e0:	697b      	ldr	r3, [r7, #20]
 80113e2:	f023 0308 	bic.w	r3, r3, #8
 80113e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80113e8:	683b      	ldr	r3, [r7, #0]
 80113ea:	68db      	ldr	r3, [r3, #12]
 80113ec:	697a      	ldr	r2, [r7, #20]
 80113ee:	4313      	orrs	r3, r2
 80113f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80113f2:	697b      	ldr	r3, [r7, #20]
 80113f4:	f023 0304 	bic.w	r3, r3, #4
 80113f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80113fa:	687b      	ldr	r3, [r7, #4]
 80113fc:	4a1c      	ldr	r2, [pc, #112]	; (8011470 <TIM_OC1_SetConfig+0x10c>)
 80113fe:	4293      	cmp	r3, r2
 8011400:	d00f      	beq.n	8011422 <TIM_OC1_SetConfig+0xbe>
 8011402:	687b      	ldr	r3, [r7, #4]
 8011404:	4a1b      	ldr	r2, [pc, #108]	; (8011474 <TIM_OC1_SetConfig+0x110>)
 8011406:	4293      	cmp	r3, r2
 8011408:	d00b      	beq.n	8011422 <TIM_OC1_SetConfig+0xbe>
 801140a:	687b      	ldr	r3, [r7, #4]
 801140c:	4a1a      	ldr	r2, [pc, #104]	; (8011478 <TIM_OC1_SetConfig+0x114>)
 801140e:	4293      	cmp	r3, r2
 8011410:	d007      	beq.n	8011422 <TIM_OC1_SetConfig+0xbe>
 8011412:	687b      	ldr	r3, [r7, #4]
 8011414:	4a19      	ldr	r2, [pc, #100]	; (801147c <TIM_OC1_SetConfig+0x118>)
 8011416:	4293      	cmp	r3, r2
 8011418:	d003      	beq.n	8011422 <TIM_OC1_SetConfig+0xbe>
 801141a:	687b      	ldr	r3, [r7, #4]
 801141c:	4a18      	ldr	r2, [pc, #96]	; (8011480 <TIM_OC1_SetConfig+0x11c>)
 801141e:	4293      	cmp	r3, r2
 8011420:	d111      	bne.n	8011446 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8011422:	693b      	ldr	r3, [r7, #16]
 8011424:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8011428:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 801142a:	693b      	ldr	r3, [r7, #16]
 801142c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8011430:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8011432:	683b      	ldr	r3, [r7, #0]
 8011434:	695b      	ldr	r3, [r3, #20]
 8011436:	693a      	ldr	r2, [r7, #16]
 8011438:	4313      	orrs	r3, r2
 801143a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 801143c:	683b      	ldr	r3, [r7, #0]
 801143e:	699b      	ldr	r3, [r3, #24]
 8011440:	693a      	ldr	r2, [r7, #16]
 8011442:	4313      	orrs	r3, r2
 8011444:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8011446:	687b      	ldr	r3, [r7, #4]
 8011448:	693a      	ldr	r2, [r7, #16]
 801144a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 801144c:	687b      	ldr	r3, [r7, #4]
 801144e:	68fa      	ldr	r2, [r7, #12]
 8011450:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8011452:	683b      	ldr	r3, [r7, #0]
 8011454:	685a      	ldr	r2, [r3, #4]
 8011456:	687b      	ldr	r3, [r7, #4]
 8011458:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801145a:	687b      	ldr	r3, [r7, #4]
 801145c:	697a      	ldr	r2, [r7, #20]
 801145e:	621a      	str	r2, [r3, #32]
}
 8011460:	bf00      	nop
 8011462:	371c      	adds	r7, #28
 8011464:	46bd      	mov	sp, r7
 8011466:	f85d 7b04 	ldr.w	r7, [sp], #4
 801146a:	4770      	bx	lr
 801146c:	fffeff8f 	.word	0xfffeff8f
 8011470:	40010000 	.word	0x40010000
 8011474:	40010400 	.word	0x40010400
 8011478:	40014000 	.word	0x40014000
 801147c:	40014400 	.word	0x40014400
 8011480:	40014800 	.word	0x40014800

08011484 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8011484:	b480      	push	{r7}
 8011486:	b087      	sub	sp, #28
 8011488:	af00      	add	r7, sp, #0
 801148a:	6078      	str	r0, [r7, #4]
 801148c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801148e:	687b      	ldr	r3, [r7, #4]
 8011490:	6a1b      	ldr	r3, [r3, #32]
 8011492:	f023 0210 	bic.w	r2, r3, #16
 8011496:	687b      	ldr	r3, [r7, #4]
 8011498:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801149a:	687b      	ldr	r3, [r7, #4]
 801149c:	6a1b      	ldr	r3, [r3, #32]
 801149e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80114a0:	687b      	ldr	r3, [r7, #4]
 80114a2:	685b      	ldr	r3, [r3, #4]
 80114a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80114a6:	687b      	ldr	r3, [r7, #4]
 80114a8:	699b      	ldr	r3, [r3, #24]
 80114aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80114ac:	68fa      	ldr	r2, [r7, #12]
 80114ae:	4b34      	ldr	r3, [pc, #208]	; (8011580 <TIM_OC2_SetConfig+0xfc>)
 80114b0:	4013      	ands	r3, r2
 80114b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80114b4:	68fb      	ldr	r3, [r7, #12]
 80114b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80114ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80114bc:	683b      	ldr	r3, [r7, #0]
 80114be:	681b      	ldr	r3, [r3, #0]
 80114c0:	021b      	lsls	r3, r3, #8
 80114c2:	68fa      	ldr	r2, [r7, #12]
 80114c4:	4313      	orrs	r3, r2
 80114c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80114c8:	697b      	ldr	r3, [r7, #20]
 80114ca:	f023 0320 	bic.w	r3, r3, #32
 80114ce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80114d0:	683b      	ldr	r3, [r7, #0]
 80114d2:	689b      	ldr	r3, [r3, #8]
 80114d4:	011b      	lsls	r3, r3, #4
 80114d6:	697a      	ldr	r2, [r7, #20]
 80114d8:	4313      	orrs	r3, r2
 80114da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80114dc:	687b      	ldr	r3, [r7, #4]
 80114de:	4a29      	ldr	r2, [pc, #164]	; (8011584 <TIM_OC2_SetConfig+0x100>)
 80114e0:	4293      	cmp	r3, r2
 80114e2:	d003      	beq.n	80114ec <TIM_OC2_SetConfig+0x68>
 80114e4:	687b      	ldr	r3, [r7, #4]
 80114e6:	4a28      	ldr	r2, [pc, #160]	; (8011588 <TIM_OC2_SetConfig+0x104>)
 80114e8:	4293      	cmp	r3, r2
 80114ea:	d10d      	bne.n	8011508 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80114ec:	697b      	ldr	r3, [r7, #20]
 80114ee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80114f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80114f4:	683b      	ldr	r3, [r7, #0]
 80114f6:	68db      	ldr	r3, [r3, #12]
 80114f8:	011b      	lsls	r3, r3, #4
 80114fa:	697a      	ldr	r2, [r7, #20]
 80114fc:	4313      	orrs	r3, r2
 80114fe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8011500:	697b      	ldr	r3, [r7, #20]
 8011502:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011506:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8011508:	687b      	ldr	r3, [r7, #4]
 801150a:	4a1e      	ldr	r2, [pc, #120]	; (8011584 <TIM_OC2_SetConfig+0x100>)
 801150c:	4293      	cmp	r3, r2
 801150e:	d00f      	beq.n	8011530 <TIM_OC2_SetConfig+0xac>
 8011510:	687b      	ldr	r3, [r7, #4]
 8011512:	4a1d      	ldr	r2, [pc, #116]	; (8011588 <TIM_OC2_SetConfig+0x104>)
 8011514:	4293      	cmp	r3, r2
 8011516:	d00b      	beq.n	8011530 <TIM_OC2_SetConfig+0xac>
 8011518:	687b      	ldr	r3, [r7, #4]
 801151a:	4a1c      	ldr	r2, [pc, #112]	; (801158c <TIM_OC2_SetConfig+0x108>)
 801151c:	4293      	cmp	r3, r2
 801151e:	d007      	beq.n	8011530 <TIM_OC2_SetConfig+0xac>
 8011520:	687b      	ldr	r3, [r7, #4]
 8011522:	4a1b      	ldr	r2, [pc, #108]	; (8011590 <TIM_OC2_SetConfig+0x10c>)
 8011524:	4293      	cmp	r3, r2
 8011526:	d003      	beq.n	8011530 <TIM_OC2_SetConfig+0xac>
 8011528:	687b      	ldr	r3, [r7, #4]
 801152a:	4a1a      	ldr	r2, [pc, #104]	; (8011594 <TIM_OC2_SetConfig+0x110>)
 801152c:	4293      	cmp	r3, r2
 801152e:	d113      	bne.n	8011558 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8011530:	693b      	ldr	r3, [r7, #16]
 8011532:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8011536:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8011538:	693b      	ldr	r3, [r7, #16]
 801153a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801153e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8011540:	683b      	ldr	r3, [r7, #0]
 8011542:	695b      	ldr	r3, [r3, #20]
 8011544:	009b      	lsls	r3, r3, #2
 8011546:	693a      	ldr	r2, [r7, #16]
 8011548:	4313      	orrs	r3, r2
 801154a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 801154c:	683b      	ldr	r3, [r7, #0]
 801154e:	699b      	ldr	r3, [r3, #24]
 8011550:	009b      	lsls	r3, r3, #2
 8011552:	693a      	ldr	r2, [r7, #16]
 8011554:	4313      	orrs	r3, r2
 8011556:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8011558:	687b      	ldr	r3, [r7, #4]
 801155a:	693a      	ldr	r2, [r7, #16]
 801155c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 801155e:	687b      	ldr	r3, [r7, #4]
 8011560:	68fa      	ldr	r2, [r7, #12]
 8011562:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8011564:	683b      	ldr	r3, [r7, #0]
 8011566:	685a      	ldr	r2, [r3, #4]
 8011568:	687b      	ldr	r3, [r7, #4]
 801156a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801156c:	687b      	ldr	r3, [r7, #4]
 801156e:	697a      	ldr	r2, [r7, #20]
 8011570:	621a      	str	r2, [r3, #32]
}
 8011572:	bf00      	nop
 8011574:	371c      	adds	r7, #28
 8011576:	46bd      	mov	sp, r7
 8011578:	f85d 7b04 	ldr.w	r7, [sp], #4
 801157c:	4770      	bx	lr
 801157e:	bf00      	nop
 8011580:	feff8fff 	.word	0xfeff8fff
 8011584:	40010000 	.word	0x40010000
 8011588:	40010400 	.word	0x40010400
 801158c:	40014000 	.word	0x40014000
 8011590:	40014400 	.word	0x40014400
 8011594:	40014800 	.word	0x40014800

08011598 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8011598:	b480      	push	{r7}
 801159a:	b087      	sub	sp, #28
 801159c:	af00      	add	r7, sp, #0
 801159e:	6078      	str	r0, [r7, #4]
 80115a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80115a2:	687b      	ldr	r3, [r7, #4]
 80115a4:	6a1b      	ldr	r3, [r3, #32]
 80115a6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80115aa:	687b      	ldr	r3, [r7, #4]
 80115ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80115ae:	687b      	ldr	r3, [r7, #4]
 80115b0:	6a1b      	ldr	r3, [r3, #32]
 80115b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80115b4:	687b      	ldr	r3, [r7, #4]
 80115b6:	685b      	ldr	r3, [r3, #4]
 80115b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80115ba:	687b      	ldr	r3, [r7, #4]
 80115bc:	69db      	ldr	r3, [r3, #28]
 80115be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80115c0:	68fa      	ldr	r2, [r7, #12]
 80115c2:	4b33      	ldr	r3, [pc, #204]	; (8011690 <TIM_OC3_SetConfig+0xf8>)
 80115c4:	4013      	ands	r3, r2
 80115c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80115c8:	68fb      	ldr	r3, [r7, #12]
 80115ca:	f023 0303 	bic.w	r3, r3, #3
 80115ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80115d0:	683b      	ldr	r3, [r7, #0]
 80115d2:	681b      	ldr	r3, [r3, #0]
 80115d4:	68fa      	ldr	r2, [r7, #12]
 80115d6:	4313      	orrs	r3, r2
 80115d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80115da:	697b      	ldr	r3, [r7, #20]
 80115dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80115e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80115e2:	683b      	ldr	r3, [r7, #0]
 80115e4:	689b      	ldr	r3, [r3, #8]
 80115e6:	021b      	lsls	r3, r3, #8
 80115e8:	697a      	ldr	r2, [r7, #20]
 80115ea:	4313      	orrs	r3, r2
 80115ec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80115ee:	687b      	ldr	r3, [r7, #4]
 80115f0:	4a28      	ldr	r2, [pc, #160]	; (8011694 <TIM_OC3_SetConfig+0xfc>)
 80115f2:	4293      	cmp	r3, r2
 80115f4:	d003      	beq.n	80115fe <TIM_OC3_SetConfig+0x66>
 80115f6:	687b      	ldr	r3, [r7, #4]
 80115f8:	4a27      	ldr	r2, [pc, #156]	; (8011698 <TIM_OC3_SetConfig+0x100>)
 80115fa:	4293      	cmp	r3, r2
 80115fc:	d10d      	bne.n	801161a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80115fe:	697b      	ldr	r3, [r7, #20]
 8011600:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8011604:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8011606:	683b      	ldr	r3, [r7, #0]
 8011608:	68db      	ldr	r3, [r3, #12]
 801160a:	021b      	lsls	r3, r3, #8
 801160c:	697a      	ldr	r2, [r7, #20]
 801160e:	4313      	orrs	r3, r2
 8011610:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8011612:	697b      	ldr	r3, [r7, #20]
 8011614:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8011618:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801161a:	687b      	ldr	r3, [r7, #4]
 801161c:	4a1d      	ldr	r2, [pc, #116]	; (8011694 <TIM_OC3_SetConfig+0xfc>)
 801161e:	4293      	cmp	r3, r2
 8011620:	d00f      	beq.n	8011642 <TIM_OC3_SetConfig+0xaa>
 8011622:	687b      	ldr	r3, [r7, #4]
 8011624:	4a1c      	ldr	r2, [pc, #112]	; (8011698 <TIM_OC3_SetConfig+0x100>)
 8011626:	4293      	cmp	r3, r2
 8011628:	d00b      	beq.n	8011642 <TIM_OC3_SetConfig+0xaa>
 801162a:	687b      	ldr	r3, [r7, #4]
 801162c:	4a1b      	ldr	r2, [pc, #108]	; (801169c <TIM_OC3_SetConfig+0x104>)
 801162e:	4293      	cmp	r3, r2
 8011630:	d007      	beq.n	8011642 <TIM_OC3_SetConfig+0xaa>
 8011632:	687b      	ldr	r3, [r7, #4]
 8011634:	4a1a      	ldr	r2, [pc, #104]	; (80116a0 <TIM_OC3_SetConfig+0x108>)
 8011636:	4293      	cmp	r3, r2
 8011638:	d003      	beq.n	8011642 <TIM_OC3_SetConfig+0xaa>
 801163a:	687b      	ldr	r3, [r7, #4]
 801163c:	4a19      	ldr	r2, [pc, #100]	; (80116a4 <TIM_OC3_SetConfig+0x10c>)
 801163e:	4293      	cmp	r3, r2
 8011640:	d113      	bne.n	801166a <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8011642:	693b      	ldr	r3, [r7, #16]
 8011644:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011648:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 801164a:	693b      	ldr	r3, [r7, #16]
 801164c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8011650:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8011652:	683b      	ldr	r3, [r7, #0]
 8011654:	695b      	ldr	r3, [r3, #20]
 8011656:	011b      	lsls	r3, r3, #4
 8011658:	693a      	ldr	r2, [r7, #16]
 801165a:	4313      	orrs	r3, r2
 801165c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 801165e:	683b      	ldr	r3, [r7, #0]
 8011660:	699b      	ldr	r3, [r3, #24]
 8011662:	011b      	lsls	r3, r3, #4
 8011664:	693a      	ldr	r2, [r7, #16]
 8011666:	4313      	orrs	r3, r2
 8011668:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801166a:	687b      	ldr	r3, [r7, #4]
 801166c:	693a      	ldr	r2, [r7, #16]
 801166e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8011670:	687b      	ldr	r3, [r7, #4]
 8011672:	68fa      	ldr	r2, [r7, #12]
 8011674:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8011676:	683b      	ldr	r3, [r7, #0]
 8011678:	685a      	ldr	r2, [r3, #4]
 801167a:	687b      	ldr	r3, [r7, #4]
 801167c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801167e:	687b      	ldr	r3, [r7, #4]
 8011680:	697a      	ldr	r2, [r7, #20]
 8011682:	621a      	str	r2, [r3, #32]
}
 8011684:	bf00      	nop
 8011686:	371c      	adds	r7, #28
 8011688:	46bd      	mov	sp, r7
 801168a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801168e:	4770      	bx	lr
 8011690:	fffeff8f 	.word	0xfffeff8f
 8011694:	40010000 	.word	0x40010000
 8011698:	40010400 	.word	0x40010400
 801169c:	40014000 	.word	0x40014000
 80116a0:	40014400 	.word	0x40014400
 80116a4:	40014800 	.word	0x40014800

080116a8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80116a8:	b480      	push	{r7}
 80116aa:	b087      	sub	sp, #28
 80116ac:	af00      	add	r7, sp, #0
 80116ae:	6078      	str	r0, [r7, #4]
 80116b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80116b2:	687b      	ldr	r3, [r7, #4]
 80116b4:	6a1b      	ldr	r3, [r3, #32]
 80116b6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80116ba:	687b      	ldr	r3, [r7, #4]
 80116bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80116be:	687b      	ldr	r3, [r7, #4]
 80116c0:	6a1b      	ldr	r3, [r3, #32]
 80116c2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80116c4:	687b      	ldr	r3, [r7, #4]
 80116c6:	685b      	ldr	r3, [r3, #4]
 80116c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80116ca:	687b      	ldr	r3, [r7, #4]
 80116cc:	69db      	ldr	r3, [r3, #28]
 80116ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80116d0:	68fa      	ldr	r2, [r7, #12]
 80116d2:	4b24      	ldr	r3, [pc, #144]	; (8011764 <TIM_OC4_SetConfig+0xbc>)
 80116d4:	4013      	ands	r3, r2
 80116d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80116d8:	68fb      	ldr	r3, [r7, #12]
 80116da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80116de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80116e0:	683b      	ldr	r3, [r7, #0]
 80116e2:	681b      	ldr	r3, [r3, #0]
 80116e4:	021b      	lsls	r3, r3, #8
 80116e6:	68fa      	ldr	r2, [r7, #12]
 80116e8:	4313      	orrs	r3, r2
 80116ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80116ec:	693b      	ldr	r3, [r7, #16]
 80116ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80116f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80116f4:	683b      	ldr	r3, [r7, #0]
 80116f6:	689b      	ldr	r3, [r3, #8]
 80116f8:	031b      	lsls	r3, r3, #12
 80116fa:	693a      	ldr	r2, [r7, #16]
 80116fc:	4313      	orrs	r3, r2
 80116fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8011700:	687b      	ldr	r3, [r7, #4]
 8011702:	4a19      	ldr	r2, [pc, #100]	; (8011768 <TIM_OC4_SetConfig+0xc0>)
 8011704:	4293      	cmp	r3, r2
 8011706:	d00f      	beq.n	8011728 <TIM_OC4_SetConfig+0x80>
 8011708:	687b      	ldr	r3, [r7, #4]
 801170a:	4a18      	ldr	r2, [pc, #96]	; (801176c <TIM_OC4_SetConfig+0xc4>)
 801170c:	4293      	cmp	r3, r2
 801170e:	d00b      	beq.n	8011728 <TIM_OC4_SetConfig+0x80>
 8011710:	687b      	ldr	r3, [r7, #4]
 8011712:	4a17      	ldr	r2, [pc, #92]	; (8011770 <TIM_OC4_SetConfig+0xc8>)
 8011714:	4293      	cmp	r3, r2
 8011716:	d007      	beq.n	8011728 <TIM_OC4_SetConfig+0x80>
 8011718:	687b      	ldr	r3, [r7, #4]
 801171a:	4a16      	ldr	r2, [pc, #88]	; (8011774 <TIM_OC4_SetConfig+0xcc>)
 801171c:	4293      	cmp	r3, r2
 801171e:	d003      	beq.n	8011728 <TIM_OC4_SetConfig+0x80>
 8011720:	687b      	ldr	r3, [r7, #4]
 8011722:	4a15      	ldr	r2, [pc, #84]	; (8011778 <TIM_OC4_SetConfig+0xd0>)
 8011724:	4293      	cmp	r3, r2
 8011726:	d109      	bne.n	801173c <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8011728:	697b      	ldr	r3, [r7, #20]
 801172a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 801172e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8011730:	683b      	ldr	r3, [r7, #0]
 8011732:	695b      	ldr	r3, [r3, #20]
 8011734:	019b      	lsls	r3, r3, #6
 8011736:	697a      	ldr	r2, [r7, #20]
 8011738:	4313      	orrs	r3, r2
 801173a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801173c:	687b      	ldr	r3, [r7, #4]
 801173e:	697a      	ldr	r2, [r7, #20]
 8011740:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8011742:	687b      	ldr	r3, [r7, #4]
 8011744:	68fa      	ldr	r2, [r7, #12]
 8011746:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8011748:	683b      	ldr	r3, [r7, #0]
 801174a:	685a      	ldr	r2, [r3, #4]
 801174c:	687b      	ldr	r3, [r7, #4]
 801174e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8011750:	687b      	ldr	r3, [r7, #4]
 8011752:	693a      	ldr	r2, [r7, #16]
 8011754:	621a      	str	r2, [r3, #32]
}
 8011756:	bf00      	nop
 8011758:	371c      	adds	r7, #28
 801175a:	46bd      	mov	sp, r7
 801175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011760:	4770      	bx	lr
 8011762:	bf00      	nop
 8011764:	feff8fff 	.word	0xfeff8fff
 8011768:	40010000 	.word	0x40010000
 801176c:	40010400 	.word	0x40010400
 8011770:	40014000 	.word	0x40014000
 8011774:	40014400 	.word	0x40014400
 8011778:	40014800 	.word	0x40014800

0801177c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 801177c:	b480      	push	{r7}
 801177e:	b087      	sub	sp, #28
 8011780:	af00      	add	r7, sp, #0
 8011782:	6078      	str	r0, [r7, #4]
 8011784:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8011786:	687b      	ldr	r3, [r7, #4]
 8011788:	6a1b      	ldr	r3, [r3, #32]
 801178a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 801178e:	687b      	ldr	r3, [r7, #4]
 8011790:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8011792:	687b      	ldr	r3, [r7, #4]
 8011794:	6a1b      	ldr	r3, [r3, #32]
 8011796:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8011798:	687b      	ldr	r3, [r7, #4]
 801179a:	685b      	ldr	r3, [r3, #4]
 801179c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 801179e:	687b      	ldr	r3, [r7, #4]
 80117a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80117a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80117a4:	68fa      	ldr	r2, [r7, #12]
 80117a6:	4b21      	ldr	r3, [pc, #132]	; (801182c <TIM_OC5_SetConfig+0xb0>)
 80117a8:	4013      	ands	r3, r2
 80117aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80117ac:	683b      	ldr	r3, [r7, #0]
 80117ae:	681b      	ldr	r3, [r3, #0]
 80117b0:	68fa      	ldr	r2, [r7, #12]
 80117b2:	4313      	orrs	r3, r2
 80117b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80117b6:	693b      	ldr	r3, [r7, #16]
 80117b8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80117bc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80117be:	683b      	ldr	r3, [r7, #0]
 80117c0:	689b      	ldr	r3, [r3, #8]
 80117c2:	041b      	lsls	r3, r3, #16
 80117c4:	693a      	ldr	r2, [r7, #16]
 80117c6:	4313      	orrs	r3, r2
 80117c8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80117ca:	687b      	ldr	r3, [r7, #4]
 80117cc:	4a18      	ldr	r2, [pc, #96]	; (8011830 <TIM_OC5_SetConfig+0xb4>)
 80117ce:	4293      	cmp	r3, r2
 80117d0:	d00f      	beq.n	80117f2 <TIM_OC5_SetConfig+0x76>
 80117d2:	687b      	ldr	r3, [r7, #4]
 80117d4:	4a17      	ldr	r2, [pc, #92]	; (8011834 <TIM_OC5_SetConfig+0xb8>)
 80117d6:	4293      	cmp	r3, r2
 80117d8:	d00b      	beq.n	80117f2 <TIM_OC5_SetConfig+0x76>
 80117da:	687b      	ldr	r3, [r7, #4]
 80117dc:	4a16      	ldr	r2, [pc, #88]	; (8011838 <TIM_OC5_SetConfig+0xbc>)
 80117de:	4293      	cmp	r3, r2
 80117e0:	d007      	beq.n	80117f2 <TIM_OC5_SetConfig+0x76>
 80117e2:	687b      	ldr	r3, [r7, #4]
 80117e4:	4a15      	ldr	r2, [pc, #84]	; (801183c <TIM_OC5_SetConfig+0xc0>)
 80117e6:	4293      	cmp	r3, r2
 80117e8:	d003      	beq.n	80117f2 <TIM_OC5_SetConfig+0x76>
 80117ea:	687b      	ldr	r3, [r7, #4]
 80117ec:	4a14      	ldr	r2, [pc, #80]	; (8011840 <TIM_OC5_SetConfig+0xc4>)
 80117ee:	4293      	cmp	r3, r2
 80117f0:	d109      	bne.n	8011806 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80117f2:	697b      	ldr	r3, [r7, #20]
 80117f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80117f8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80117fa:	683b      	ldr	r3, [r7, #0]
 80117fc:	695b      	ldr	r3, [r3, #20]
 80117fe:	021b      	lsls	r3, r3, #8
 8011800:	697a      	ldr	r2, [r7, #20]
 8011802:	4313      	orrs	r3, r2
 8011804:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8011806:	687b      	ldr	r3, [r7, #4]
 8011808:	697a      	ldr	r2, [r7, #20]
 801180a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 801180c:	687b      	ldr	r3, [r7, #4]
 801180e:	68fa      	ldr	r2, [r7, #12]
 8011810:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8011812:	683b      	ldr	r3, [r7, #0]
 8011814:	685a      	ldr	r2, [r3, #4]
 8011816:	687b      	ldr	r3, [r7, #4]
 8011818:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801181a:	687b      	ldr	r3, [r7, #4]
 801181c:	693a      	ldr	r2, [r7, #16]
 801181e:	621a      	str	r2, [r3, #32]
}
 8011820:	bf00      	nop
 8011822:	371c      	adds	r7, #28
 8011824:	46bd      	mov	sp, r7
 8011826:	f85d 7b04 	ldr.w	r7, [sp], #4
 801182a:	4770      	bx	lr
 801182c:	fffeff8f 	.word	0xfffeff8f
 8011830:	40010000 	.word	0x40010000
 8011834:	40010400 	.word	0x40010400
 8011838:	40014000 	.word	0x40014000
 801183c:	40014400 	.word	0x40014400
 8011840:	40014800 	.word	0x40014800

08011844 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8011844:	b480      	push	{r7}
 8011846:	b087      	sub	sp, #28
 8011848:	af00      	add	r7, sp, #0
 801184a:	6078      	str	r0, [r7, #4]
 801184c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 801184e:	687b      	ldr	r3, [r7, #4]
 8011850:	6a1b      	ldr	r3, [r3, #32]
 8011852:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8011856:	687b      	ldr	r3, [r7, #4]
 8011858:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801185a:	687b      	ldr	r3, [r7, #4]
 801185c:	6a1b      	ldr	r3, [r3, #32]
 801185e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8011860:	687b      	ldr	r3, [r7, #4]
 8011862:	685b      	ldr	r3, [r3, #4]
 8011864:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8011866:	687b      	ldr	r3, [r7, #4]
 8011868:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801186a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 801186c:	68fa      	ldr	r2, [r7, #12]
 801186e:	4b22      	ldr	r3, [pc, #136]	; (80118f8 <TIM_OC6_SetConfig+0xb4>)
 8011870:	4013      	ands	r3, r2
 8011872:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8011874:	683b      	ldr	r3, [r7, #0]
 8011876:	681b      	ldr	r3, [r3, #0]
 8011878:	021b      	lsls	r3, r3, #8
 801187a:	68fa      	ldr	r2, [r7, #12]
 801187c:	4313      	orrs	r3, r2
 801187e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8011880:	693b      	ldr	r3, [r7, #16]
 8011882:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8011886:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8011888:	683b      	ldr	r3, [r7, #0]
 801188a:	689b      	ldr	r3, [r3, #8]
 801188c:	051b      	lsls	r3, r3, #20
 801188e:	693a      	ldr	r2, [r7, #16]
 8011890:	4313      	orrs	r3, r2
 8011892:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8011894:	687b      	ldr	r3, [r7, #4]
 8011896:	4a19      	ldr	r2, [pc, #100]	; (80118fc <TIM_OC6_SetConfig+0xb8>)
 8011898:	4293      	cmp	r3, r2
 801189a:	d00f      	beq.n	80118bc <TIM_OC6_SetConfig+0x78>
 801189c:	687b      	ldr	r3, [r7, #4]
 801189e:	4a18      	ldr	r2, [pc, #96]	; (8011900 <TIM_OC6_SetConfig+0xbc>)
 80118a0:	4293      	cmp	r3, r2
 80118a2:	d00b      	beq.n	80118bc <TIM_OC6_SetConfig+0x78>
 80118a4:	687b      	ldr	r3, [r7, #4]
 80118a6:	4a17      	ldr	r2, [pc, #92]	; (8011904 <TIM_OC6_SetConfig+0xc0>)
 80118a8:	4293      	cmp	r3, r2
 80118aa:	d007      	beq.n	80118bc <TIM_OC6_SetConfig+0x78>
 80118ac:	687b      	ldr	r3, [r7, #4]
 80118ae:	4a16      	ldr	r2, [pc, #88]	; (8011908 <TIM_OC6_SetConfig+0xc4>)
 80118b0:	4293      	cmp	r3, r2
 80118b2:	d003      	beq.n	80118bc <TIM_OC6_SetConfig+0x78>
 80118b4:	687b      	ldr	r3, [r7, #4]
 80118b6:	4a15      	ldr	r2, [pc, #84]	; (801190c <TIM_OC6_SetConfig+0xc8>)
 80118b8:	4293      	cmp	r3, r2
 80118ba:	d109      	bne.n	80118d0 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80118bc:	697b      	ldr	r3, [r7, #20]
 80118be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80118c2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80118c4:	683b      	ldr	r3, [r7, #0]
 80118c6:	695b      	ldr	r3, [r3, #20]
 80118c8:	029b      	lsls	r3, r3, #10
 80118ca:	697a      	ldr	r2, [r7, #20]
 80118cc:	4313      	orrs	r3, r2
 80118ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80118d0:	687b      	ldr	r3, [r7, #4]
 80118d2:	697a      	ldr	r2, [r7, #20]
 80118d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80118d6:	687b      	ldr	r3, [r7, #4]
 80118d8:	68fa      	ldr	r2, [r7, #12]
 80118da:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80118dc:	683b      	ldr	r3, [r7, #0]
 80118de:	685a      	ldr	r2, [r3, #4]
 80118e0:	687b      	ldr	r3, [r7, #4]
 80118e2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80118e4:	687b      	ldr	r3, [r7, #4]
 80118e6:	693a      	ldr	r2, [r7, #16]
 80118e8:	621a      	str	r2, [r3, #32]
}
 80118ea:	bf00      	nop
 80118ec:	371c      	adds	r7, #28
 80118ee:	46bd      	mov	sp, r7
 80118f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118f4:	4770      	bx	lr
 80118f6:	bf00      	nop
 80118f8:	feff8fff 	.word	0xfeff8fff
 80118fc:	40010000 	.word	0x40010000
 8011900:	40010400 	.word	0x40010400
 8011904:	40014000 	.word	0x40014000
 8011908:	40014400 	.word	0x40014400
 801190c:	40014800 	.word	0x40014800

08011910 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8011910:	b480      	push	{r7}
 8011912:	b087      	sub	sp, #28
 8011914:	af00      	add	r7, sp, #0
 8011916:	60f8      	str	r0, [r7, #12]
 8011918:	60b9      	str	r1, [r7, #8]
 801191a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 801191c:	68bb      	ldr	r3, [r7, #8]
 801191e:	f003 031f 	and.w	r3, r3, #31
 8011922:	2201      	movs	r2, #1
 8011924:	fa02 f303 	lsl.w	r3, r2, r3
 8011928:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 801192a:	68fb      	ldr	r3, [r7, #12]
 801192c:	6a1a      	ldr	r2, [r3, #32]
 801192e:	697b      	ldr	r3, [r7, #20]
 8011930:	43db      	mvns	r3, r3
 8011932:	401a      	ands	r2, r3
 8011934:	68fb      	ldr	r3, [r7, #12]
 8011936:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8011938:	68fb      	ldr	r3, [r7, #12]
 801193a:	6a1a      	ldr	r2, [r3, #32]
 801193c:	68bb      	ldr	r3, [r7, #8]
 801193e:	f003 031f 	and.w	r3, r3, #31
 8011942:	6879      	ldr	r1, [r7, #4]
 8011944:	fa01 f303 	lsl.w	r3, r1, r3
 8011948:	431a      	orrs	r2, r3
 801194a:	68fb      	ldr	r3, [r7, #12]
 801194c:	621a      	str	r2, [r3, #32]
}
 801194e:	bf00      	nop
 8011950:	371c      	adds	r7, #28
 8011952:	46bd      	mov	sp, r7
 8011954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011958:	4770      	bx	lr
	...

0801195c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 801195c:	b480      	push	{r7}
 801195e:	b085      	sub	sp, #20
 8011960:	af00      	add	r7, sp, #0
 8011962:	6078      	str	r0, [r7, #4]
 8011964:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8011966:	687b      	ldr	r3, [r7, #4]
 8011968:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 801196c:	2b01      	cmp	r3, #1
 801196e:	d101      	bne.n	8011974 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8011970:	2302      	movs	r3, #2
 8011972:	e077      	b.n	8011a64 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 8011974:	687b      	ldr	r3, [r7, #4]
 8011976:	2201      	movs	r2, #1
 8011978:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 801197c:	687b      	ldr	r3, [r7, #4]
 801197e:	2202      	movs	r2, #2
 8011980:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8011984:	687b      	ldr	r3, [r7, #4]
 8011986:	681b      	ldr	r3, [r3, #0]
 8011988:	685b      	ldr	r3, [r3, #4]
 801198a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	681b      	ldr	r3, [r3, #0]
 8011990:	689b      	ldr	r3, [r3, #8]
 8011992:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8011994:	687b      	ldr	r3, [r7, #4]
 8011996:	681b      	ldr	r3, [r3, #0]
 8011998:	4a35      	ldr	r2, [pc, #212]	; (8011a70 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 801199a:	4293      	cmp	r3, r2
 801199c:	d004      	beq.n	80119a8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 801199e:	687b      	ldr	r3, [r7, #4]
 80119a0:	681b      	ldr	r3, [r3, #0]
 80119a2:	4a34      	ldr	r2, [pc, #208]	; (8011a74 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80119a4:	4293      	cmp	r3, r2
 80119a6:	d108      	bne.n	80119ba <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80119a8:	68fb      	ldr	r3, [r7, #12]
 80119aa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80119ae:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80119b0:	683b      	ldr	r3, [r7, #0]
 80119b2:	685b      	ldr	r3, [r3, #4]
 80119b4:	68fa      	ldr	r2, [r7, #12]
 80119b6:	4313      	orrs	r3, r2
 80119b8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80119ba:	68fb      	ldr	r3, [r7, #12]
 80119bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80119c0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80119c2:	683b      	ldr	r3, [r7, #0]
 80119c4:	681b      	ldr	r3, [r3, #0]
 80119c6:	68fa      	ldr	r2, [r7, #12]
 80119c8:	4313      	orrs	r3, r2
 80119ca:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80119cc:	687b      	ldr	r3, [r7, #4]
 80119ce:	681b      	ldr	r3, [r3, #0]
 80119d0:	68fa      	ldr	r2, [r7, #12]
 80119d2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80119d4:	687b      	ldr	r3, [r7, #4]
 80119d6:	681b      	ldr	r3, [r3, #0]
 80119d8:	4a25      	ldr	r2, [pc, #148]	; (8011a70 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80119da:	4293      	cmp	r3, r2
 80119dc:	d02c      	beq.n	8011a38 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80119de:	687b      	ldr	r3, [r7, #4]
 80119e0:	681b      	ldr	r3, [r3, #0]
 80119e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80119e6:	d027      	beq.n	8011a38 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80119e8:	687b      	ldr	r3, [r7, #4]
 80119ea:	681b      	ldr	r3, [r3, #0]
 80119ec:	4a22      	ldr	r2, [pc, #136]	; (8011a78 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80119ee:	4293      	cmp	r3, r2
 80119f0:	d022      	beq.n	8011a38 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80119f2:	687b      	ldr	r3, [r7, #4]
 80119f4:	681b      	ldr	r3, [r3, #0]
 80119f6:	4a21      	ldr	r2, [pc, #132]	; (8011a7c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80119f8:	4293      	cmp	r3, r2
 80119fa:	d01d      	beq.n	8011a38 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80119fc:	687b      	ldr	r3, [r7, #4]
 80119fe:	681b      	ldr	r3, [r3, #0]
 8011a00:	4a1f      	ldr	r2, [pc, #124]	; (8011a80 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8011a02:	4293      	cmp	r3, r2
 8011a04:	d018      	beq.n	8011a38 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8011a06:	687b      	ldr	r3, [r7, #4]
 8011a08:	681b      	ldr	r3, [r3, #0]
 8011a0a:	4a1a      	ldr	r2, [pc, #104]	; (8011a74 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8011a0c:	4293      	cmp	r3, r2
 8011a0e:	d013      	beq.n	8011a38 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8011a10:	687b      	ldr	r3, [r7, #4]
 8011a12:	681b      	ldr	r3, [r3, #0]
 8011a14:	4a1b      	ldr	r2, [pc, #108]	; (8011a84 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8011a16:	4293      	cmp	r3, r2
 8011a18:	d00e      	beq.n	8011a38 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8011a1a:	687b      	ldr	r3, [r7, #4]
 8011a1c:	681b      	ldr	r3, [r3, #0]
 8011a1e:	4a1a      	ldr	r2, [pc, #104]	; (8011a88 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 8011a20:	4293      	cmp	r3, r2
 8011a22:	d009      	beq.n	8011a38 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8011a24:	687b      	ldr	r3, [r7, #4]
 8011a26:	681b      	ldr	r3, [r3, #0]
 8011a28:	4a18      	ldr	r2, [pc, #96]	; (8011a8c <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 8011a2a:	4293      	cmp	r3, r2
 8011a2c:	d004      	beq.n	8011a38 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8011a2e:	687b      	ldr	r3, [r7, #4]
 8011a30:	681b      	ldr	r3, [r3, #0]
 8011a32:	4a17      	ldr	r2, [pc, #92]	; (8011a90 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 8011a34:	4293      	cmp	r3, r2
 8011a36:	d10c      	bne.n	8011a52 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8011a38:	68bb      	ldr	r3, [r7, #8]
 8011a3a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8011a3e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8011a40:	683b      	ldr	r3, [r7, #0]
 8011a42:	689b      	ldr	r3, [r3, #8]
 8011a44:	68ba      	ldr	r2, [r7, #8]
 8011a46:	4313      	orrs	r3, r2
 8011a48:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8011a4a:	687b      	ldr	r3, [r7, #4]
 8011a4c:	681b      	ldr	r3, [r3, #0]
 8011a4e:	68ba      	ldr	r2, [r7, #8]
 8011a50:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8011a52:	687b      	ldr	r3, [r7, #4]
 8011a54:	2201      	movs	r2, #1
 8011a56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8011a5a:	687b      	ldr	r3, [r7, #4]
 8011a5c:	2200      	movs	r2, #0
 8011a5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8011a62:	2300      	movs	r3, #0
}
 8011a64:	4618      	mov	r0, r3
 8011a66:	3714      	adds	r7, #20
 8011a68:	46bd      	mov	sp, r7
 8011a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a6e:	4770      	bx	lr
 8011a70:	40010000 	.word	0x40010000
 8011a74:	40010400 	.word	0x40010400
 8011a78:	40000400 	.word	0x40000400
 8011a7c:	40000800 	.word	0x40000800
 8011a80:	40000c00 	.word	0x40000c00
 8011a84:	40001800 	.word	0x40001800
 8011a88:	40014000 	.word	0x40014000
 8011a8c:	4000e000 	.word	0x4000e000
 8011a90:	4000e400 	.word	0x4000e400

08011a94 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8011a94:	b480      	push	{r7}
 8011a96:	b083      	sub	sp, #12
 8011a98:	af00      	add	r7, sp, #0
 8011a9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8011a9c:	bf00      	nop
 8011a9e:	370c      	adds	r7, #12
 8011aa0:	46bd      	mov	sp, r7
 8011aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011aa6:	4770      	bx	lr

08011aa8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8011aa8:	b480      	push	{r7}
 8011aaa:	b083      	sub	sp, #12
 8011aac:	af00      	add	r7, sp, #0
 8011aae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8011ab0:	bf00      	nop
 8011ab2:	370c      	adds	r7, #12
 8011ab4:	46bd      	mov	sp, r7
 8011ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011aba:	4770      	bx	lr

08011abc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8011abc:	b480      	push	{r7}
 8011abe:	b083      	sub	sp, #12
 8011ac0:	af00      	add	r7, sp, #0
 8011ac2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8011ac4:	bf00      	nop
 8011ac6:	370c      	adds	r7, #12
 8011ac8:	46bd      	mov	sp, r7
 8011aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ace:	4770      	bx	lr

08011ad0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8011ad0:	b580      	push	{r7, lr}
 8011ad2:	b082      	sub	sp, #8
 8011ad4:	af00      	add	r7, sp, #0
 8011ad6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8011ad8:	687b      	ldr	r3, [r7, #4]
 8011ada:	2b00      	cmp	r3, #0
 8011adc:	d101      	bne.n	8011ae2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8011ade:	2301      	movs	r3, #1
 8011ae0:	e042      	b.n	8011b68 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8011ae2:	687b      	ldr	r3, [r7, #4]
 8011ae4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011ae8:	2b00      	cmp	r3, #0
 8011aea:	d106      	bne.n	8011afa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8011aec:	687b      	ldr	r3, [r7, #4]
 8011aee:	2200      	movs	r2, #0
 8011af0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8011af4:	6878      	ldr	r0, [r7, #4]
 8011af6:	f7f1 ffe9 	bl	8003acc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8011afa:	687b      	ldr	r3, [r7, #4]
 8011afc:	2224      	movs	r2, #36	; 0x24
 8011afe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8011b02:	687b      	ldr	r3, [r7, #4]
 8011b04:	681b      	ldr	r3, [r3, #0]
 8011b06:	681a      	ldr	r2, [r3, #0]
 8011b08:	687b      	ldr	r3, [r7, #4]
 8011b0a:	681b      	ldr	r3, [r3, #0]
 8011b0c:	f022 0201 	bic.w	r2, r2, #1
 8011b10:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8011b12:	6878      	ldr	r0, [r7, #4]
 8011b14:	f000 f82c 	bl	8011b70 <UART_SetConfig>
 8011b18:	4603      	mov	r3, r0
 8011b1a:	2b01      	cmp	r3, #1
 8011b1c:	d101      	bne.n	8011b22 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8011b1e:	2301      	movs	r3, #1
 8011b20:	e022      	b.n	8011b68 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8011b22:	687b      	ldr	r3, [r7, #4]
 8011b24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011b26:	2b00      	cmp	r3, #0
 8011b28:	d002      	beq.n	8011b30 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8011b2a:	6878      	ldr	r0, [r7, #4]
 8011b2c:	f000 fe8c 	bl	8012848 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8011b30:	687b      	ldr	r3, [r7, #4]
 8011b32:	681b      	ldr	r3, [r3, #0]
 8011b34:	685a      	ldr	r2, [r3, #4]
 8011b36:	687b      	ldr	r3, [r7, #4]
 8011b38:	681b      	ldr	r3, [r3, #0]
 8011b3a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8011b3e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8011b40:	687b      	ldr	r3, [r7, #4]
 8011b42:	681b      	ldr	r3, [r3, #0]
 8011b44:	689a      	ldr	r2, [r3, #8]
 8011b46:	687b      	ldr	r3, [r7, #4]
 8011b48:	681b      	ldr	r3, [r3, #0]
 8011b4a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8011b4e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8011b50:	687b      	ldr	r3, [r7, #4]
 8011b52:	681b      	ldr	r3, [r3, #0]
 8011b54:	681a      	ldr	r2, [r3, #0]
 8011b56:	687b      	ldr	r3, [r7, #4]
 8011b58:	681b      	ldr	r3, [r3, #0]
 8011b5a:	f042 0201 	orr.w	r2, r2, #1
 8011b5e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8011b60:	6878      	ldr	r0, [r7, #4]
 8011b62:	f000 ff13 	bl	801298c <UART_CheckIdleState>
 8011b66:	4603      	mov	r3, r0
}
 8011b68:	4618      	mov	r0, r3
 8011b6a:	3708      	adds	r7, #8
 8011b6c:	46bd      	mov	sp, r7
 8011b6e:	bd80      	pop	{r7, pc}

08011b70 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8011b70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8011b74:	b092      	sub	sp, #72	; 0x48
 8011b76:	af00      	add	r7, sp, #0
 8011b78:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8011b7a:	2300      	movs	r3, #0
 8011b7c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8011b80:	697b      	ldr	r3, [r7, #20]
 8011b82:	689a      	ldr	r2, [r3, #8]
 8011b84:	697b      	ldr	r3, [r7, #20]
 8011b86:	691b      	ldr	r3, [r3, #16]
 8011b88:	431a      	orrs	r2, r3
 8011b8a:	697b      	ldr	r3, [r7, #20]
 8011b8c:	695b      	ldr	r3, [r3, #20]
 8011b8e:	431a      	orrs	r2, r3
 8011b90:	697b      	ldr	r3, [r7, #20]
 8011b92:	69db      	ldr	r3, [r3, #28]
 8011b94:	4313      	orrs	r3, r2
 8011b96:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8011b98:	697b      	ldr	r3, [r7, #20]
 8011b9a:	681b      	ldr	r3, [r3, #0]
 8011b9c:	681a      	ldr	r2, [r3, #0]
 8011b9e:	4bbe      	ldr	r3, [pc, #760]	; (8011e98 <UART_SetConfig+0x328>)
 8011ba0:	4013      	ands	r3, r2
 8011ba2:	697a      	ldr	r2, [r7, #20]
 8011ba4:	6812      	ldr	r2, [r2, #0]
 8011ba6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8011ba8:	430b      	orrs	r3, r1
 8011baa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8011bac:	697b      	ldr	r3, [r7, #20]
 8011bae:	681b      	ldr	r3, [r3, #0]
 8011bb0:	685b      	ldr	r3, [r3, #4]
 8011bb2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8011bb6:	697b      	ldr	r3, [r7, #20]
 8011bb8:	68da      	ldr	r2, [r3, #12]
 8011bba:	697b      	ldr	r3, [r7, #20]
 8011bbc:	681b      	ldr	r3, [r3, #0]
 8011bbe:	430a      	orrs	r2, r1
 8011bc0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8011bc2:	697b      	ldr	r3, [r7, #20]
 8011bc4:	699b      	ldr	r3, [r3, #24]
 8011bc6:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8011bc8:	697b      	ldr	r3, [r7, #20]
 8011bca:	681b      	ldr	r3, [r3, #0]
 8011bcc:	4ab3      	ldr	r2, [pc, #716]	; (8011e9c <UART_SetConfig+0x32c>)
 8011bce:	4293      	cmp	r3, r2
 8011bd0:	d004      	beq.n	8011bdc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8011bd2:	697b      	ldr	r3, [r7, #20]
 8011bd4:	6a1b      	ldr	r3, [r3, #32]
 8011bd6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8011bd8:	4313      	orrs	r3, r2
 8011bda:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8011bdc:	697b      	ldr	r3, [r7, #20]
 8011bde:	681b      	ldr	r3, [r3, #0]
 8011be0:	689a      	ldr	r2, [r3, #8]
 8011be2:	4baf      	ldr	r3, [pc, #700]	; (8011ea0 <UART_SetConfig+0x330>)
 8011be4:	4013      	ands	r3, r2
 8011be6:	697a      	ldr	r2, [r7, #20]
 8011be8:	6812      	ldr	r2, [r2, #0]
 8011bea:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8011bec:	430b      	orrs	r3, r1
 8011bee:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8011bf0:	697b      	ldr	r3, [r7, #20]
 8011bf2:	681b      	ldr	r3, [r3, #0]
 8011bf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011bf6:	f023 010f 	bic.w	r1, r3, #15
 8011bfa:	697b      	ldr	r3, [r7, #20]
 8011bfc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011bfe:	697b      	ldr	r3, [r7, #20]
 8011c00:	681b      	ldr	r3, [r3, #0]
 8011c02:	430a      	orrs	r2, r1
 8011c04:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8011c06:	697b      	ldr	r3, [r7, #20]
 8011c08:	681b      	ldr	r3, [r3, #0]
 8011c0a:	4aa6      	ldr	r2, [pc, #664]	; (8011ea4 <UART_SetConfig+0x334>)
 8011c0c:	4293      	cmp	r3, r2
 8011c0e:	d177      	bne.n	8011d00 <UART_SetConfig+0x190>
 8011c10:	4ba5      	ldr	r3, [pc, #660]	; (8011ea8 <UART_SetConfig+0x338>)
 8011c12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011c14:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8011c18:	2b28      	cmp	r3, #40	; 0x28
 8011c1a:	d86d      	bhi.n	8011cf8 <UART_SetConfig+0x188>
 8011c1c:	a201      	add	r2, pc, #4	; (adr r2, 8011c24 <UART_SetConfig+0xb4>)
 8011c1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011c22:	bf00      	nop
 8011c24:	08011cc9 	.word	0x08011cc9
 8011c28:	08011cf9 	.word	0x08011cf9
 8011c2c:	08011cf9 	.word	0x08011cf9
 8011c30:	08011cf9 	.word	0x08011cf9
 8011c34:	08011cf9 	.word	0x08011cf9
 8011c38:	08011cf9 	.word	0x08011cf9
 8011c3c:	08011cf9 	.word	0x08011cf9
 8011c40:	08011cf9 	.word	0x08011cf9
 8011c44:	08011cd1 	.word	0x08011cd1
 8011c48:	08011cf9 	.word	0x08011cf9
 8011c4c:	08011cf9 	.word	0x08011cf9
 8011c50:	08011cf9 	.word	0x08011cf9
 8011c54:	08011cf9 	.word	0x08011cf9
 8011c58:	08011cf9 	.word	0x08011cf9
 8011c5c:	08011cf9 	.word	0x08011cf9
 8011c60:	08011cf9 	.word	0x08011cf9
 8011c64:	08011cd9 	.word	0x08011cd9
 8011c68:	08011cf9 	.word	0x08011cf9
 8011c6c:	08011cf9 	.word	0x08011cf9
 8011c70:	08011cf9 	.word	0x08011cf9
 8011c74:	08011cf9 	.word	0x08011cf9
 8011c78:	08011cf9 	.word	0x08011cf9
 8011c7c:	08011cf9 	.word	0x08011cf9
 8011c80:	08011cf9 	.word	0x08011cf9
 8011c84:	08011ce1 	.word	0x08011ce1
 8011c88:	08011cf9 	.word	0x08011cf9
 8011c8c:	08011cf9 	.word	0x08011cf9
 8011c90:	08011cf9 	.word	0x08011cf9
 8011c94:	08011cf9 	.word	0x08011cf9
 8011c98:	08011cf9 	.word	0x08011cf9
 8011c9c:	08011cf9 	.word	0x08011cf9
 8011ca0:	08011cf9 	.word	0x08011cf9
 8011ca4:	08011ce9 	.word	0x08011ce9
 8011ca8:	08011cf9 	.word	0x08011cf9
 8011cac:	08011cf9 	.word	0x08011cf9
 8011cb0:	08011cf9 	.word	0x08011cf9
 8011cb4:	08011cf9 	.word	0x08011cf9
 8011cb8:	08011cf9 	.word	0x08011cf9
 8011cbc:	08011cf9 	.word	0x08011cf9
 8011cc0:	08011cf9 	.word	0x08011cf9
 8011cc4:	08011cf1 	.word	0x08011cf1
 8011cc8:	2301      	movs	r3, #1
 8011cca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011cce:	e326      	b.n	801231e <UART_SetConfig+0x7ae>
 8011cd0:	2304      	movs	r3, #4
 8011cd2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011cd6:	e322      	b.n	801231e <UART_SetConfig+0x7ae>
 8011cd8:	2308      	movs	r3, #8
 8011cda:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011cde:	e31e      	b.n	801231e <UART_SetConfig+0x7ae>
 8011ce0:	2310      	movs	r3, #16
 8011ce2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011ce6:	e31a      	b.n	801231e <UART_SetConfig+0x7ae>
 8011ce8:	2320      	movs	r3, #32
 8011cea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011cee:	e316      	b.n	801231e <UART_SetConfig+0x7ae>
 8011cf0:	2340      	movs	r3, #64	; 0x40
 8011cf2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011cf6:	e312      	b.n	801231e <UART_SetConfig+0x7ae>
 8011cf8:	2380      	movs	r3, #128	; 0x80
 8011cfa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011cfe:	e30e      	b.n	801231e <UART_SetConfig+0x7ae>
 8011d00:	697b      	ldr	r3, [r7, #20]
 8011d02:	681b      	ldr	r3, [r3, #0]
 8011d04:	4a69      	ldr	r2, [pc, #420]	; (8011eac <UART_SetConfig+0x33c>)
 8011d06:	4293      	cmp	r3, r2
 8011d08:	d130      	bne.n	8011d6c <UART_SetConfig+0x1fc>
 8011d0a:	4b67      	ldr	r3, [pc, #412]	; (8011ea8 <UART_SetConfig+0x338>)
 8011d0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011d0e:	f003 0307 	and.w	r3, r3, #7
 8011d12:	2b05      	cmp	r3, #5
 8011d14:	d826      	bhi.n	8011d64 <UART_SetConfig+0x1f4>
 8011d16:	a201      	add	r2, pc, #4	; (adr r2, 8011d1c <UART_SetConfig+0x1ac>)
 8011d18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011d1c:	08011d35 	.word	0x08011d35
 8011d20:	08011d3d 	.word	0x08011d3d
 8011d24:	08011d45 	.word	0x08011d45
 8011d28:	08011d4d 	.word	0x08011d4d
 8011d2c:	08011d55 	.word	0x08011d55
 8011d30:	08011d5d 	.word	0x08011d5d
 8011d34:	2300      	movs	r3, #0
 8011d36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011d3a:	e2f0      	b.n	801231e <UART_SetConfig+0x7ae>
 8011d3c:	2304      	movs	r3, #4
 8011d3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011d42:	e2ec      	b.n	801231e <UART_SetConfig+0x7ae>
 8011d44:	2308      	movs	r3, #8
 8011d46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011d4a:	e2e8      	b.n	801231e <UART_SetConfig+0x7ae>
 8011d4c:	2310      	movs	r3, #16
 8011d4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011d52:	e2e4      	b.n	801231e <UART_SetConfig+0x7ae>
 8011d54:	2320      	movs	r3, #32
 8011d56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011d5a:	e2e0      	b.n	801231e <UART_SetConfig+0x7ae>
 8011d5c:	2340      	movs	r3, #64	; 0x40
 8011d5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011d62:	e2dc      	b.n	801231e <UART_SetConfig+0x7ae>
 8011d64:	2380      	movs	r3, #128	; 0x80
 8011d66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011d6a:	e2d8      	b.n	801231e <UART_SetConfig+0x7ae>
 8011d6c:	697b      	ldr	r3, [r7, #20]
 8011d6e:	681b      	ldr	r3, [r3, #0]
 8011d70:	4a4f      	ldr	r2, [pc, #316]	; (8011eb0 <UART_SetConfig+0x340>)
 8011d72:	4293      	cmp	r3, r2
 8011d74:	d130      	bne.n	8011dd8 <UART_SetConfig+0x268>
 8011d76:	4b4c      	ldr	r3, [pc, #304]	; (8011ea8 <UART_SetConfig+0x338>)
 8011d78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011d7a:	f003 0307 	and.w	r3, r3, #7
 8011d7e:	2b05      	cmp	r3, #5
 8011d80:	d826      	bhi.n	8011dd0 <UART_SetConfig+0x260>
 8011d82:	a201      	add	r2, pc, #4	; (adr r2, 8011d88 <UART_SetConfig+0x218>)
 8011d84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011d88:	08011da1 	.word	0x08011da1
 8011d8c:	08011da9 	.word	0x08011da9
 8011d90:	08011db1 	.word	0x08011db1
 8011d94:	08011db9 	.word	0x08011db9
 8011d98:	08011dc1 	.word	0x08011dc1
 8011d9c:	08011dc9 	.word	0x08011dc9
 8011da0:	2300      	movs	r3, #0
 8011da2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011da6:	e2ba      	b.n	801231e <UART_SetConfig+0x7ae>
 8011da8:	2304      	movs	r3, #4
 8011daa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011dae:	e2b6      	b.n	801231e <UART_SetConfig+0x7ae>
 8011db0:	2308      	movs	r3, #8
 8011db2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011db6:	e2b2      	b.n	801231e <UART_SetConfig+0x7ae>
 8011db8:	2310      	movs	r3, #16
 8011dba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011dbe:	e2ae      	b.n	801231e <UART_SetConfig+0x7ae>
 8011dc0:	2320      	movs	r3, #32
 8011dc2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011dc6:	e2aa      	b.n	801231e <UART_SetConfig+0x7ae>
 8011dc8:	2340      	movs	r3, #64	; 0x40
 8011dca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011dce:	e2a6      	b.n	801231e <UART_SetConfig+0x7ae>
 8011dd0:	2380      	movs	r3, #128	; 0x80
 8011dd2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011dd6:	e2a2      	b.n	801231e <UART_SetConfig+0x7ae>
 8011dd8:	697b      	ldr	r3, [r7, #20]
 8011dda:	681b      	ldr	r3, [r3, #0]
 8011ddc:	4a35      	ldr	r2, [pc, #212]	; (8011eb4 <UART_SetConfig+0x344>)
 8011dde:	4293      	cmp	r3, r2
 8011de0:	d130      	bne.n	8011e44 <UART_SetConfig+0x2d4>
 8011de2:	4b31      	ldr	r3, [pc, #196]	; (8011ea8 <UART_SetConfig+0x338>)
 8011de4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011de6:	f003 0307 	and.w	r3, r3, #7
 8011dea:	2b05      	cmp	r3, #5
 8011dec:	d826      	bhi.n	8011e3c <UART_SetConfig+0x2cc>
 8011dee:	a201      	add	r2, pc, #4	; (adr r2, 8011df4 <UART_SetConfig+0x284>)
 8011df0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011df4:	08011e0d 	.word	0x08011e0d
 8011df8:	08011e15 	.word	0x08011e15
 8011dfc:	08011e1d 	.word	0x08011e1d
 8011e00:	08011e25 	.word	0x08011e25
 8011e04:	08011e2d 	.word	0x08011e2d
 8011e08:	08011e35 	.word	0x08011e35
 8011e0c:	2300      	movs	r3, #0
 8011e0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011e12:	e284      	b.n	801231e <UART_SetConfig+0x7ae>
 8011e14:	2304      	movs	r3, #4
 8011e16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011e1a:	e280      	b.n	801231e <UART_SetConfig+0x7ae>
 8011e1c:	2308      	movs	r3, #8
 8011e1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011e22:	e27c      	b.n	801231e <UART_SetConfig+0x7ae>
 8011e24:	2310      	movs	r3, #16
 8011e26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011e2a:	e278      	b.n	801231e <UART_SetConfig+0x7ae>
 8011e2c:	2320      	movs	r3, #32
 8011e2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011e32:	e274      	b.n	801231e <UART_SetConfig+0x7ae>
 8011e34:	2340      	movs	r3, #64	; 0x40
 8011e36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011e3a:	e270      	b.n	801231e <UART_SetConfig+0x7ae>
 8011e3c:	2380      	movs	r3, #128	; 0x80
 8011e3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011e42:	e26c      	b.n	801231e <UART_SetConfig+0x7ae>
 8011e44:	697b      	ldr	r3, [r7, #20]
 8011e46:	681b      	ldr	r3, [r3, #0]
 8011e48:	4a1b      	ldr	r2, [pc, #108]	; (8011eb8 <UART_SetConfig+0x348>)
 8011e4a:	4293      	cmp	r3, r2
 8011e4c:	d142      	bne.n	8011ed4 <UART_SetConfig+0x364>
 8011e4e:	4b16      	ldr	r3, [pc, #88]	; (8011ea8 <UART_SetConfig+0x338>)
 8011e50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011e52:	f003 0307 	and.w	r3, r3, #7
 8011e56:	2b05      	cmp	r3, #5
 8011e58:	d838      	bhi.n	8011ecc <UART_SetConfig+0x35c>
 8011e5a:	a201      	add	r2, pc, #4	; (adr r2, 8011e60 <UART_SetConfig+0x2f0>)
 8011e5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011e60:	08011e79 	.word	0x08011e79
 8011e64:	08011e81 	.word	0x08011e81
 8011e68:	08011e89 	.word	0x08011e89
 8011e6c:	08011e91 	.word	0x08011e91
 8011e70:	08011ebd 	.word	0x08011ebd
 8011e74:	08011ec5 	.word	0x08011ec5
 8011e78:	2300      	movs	r3, #0
 8011e7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011e7e:	e24e      	b.n	801231e <UART_SetConfig+0x7ae>
 8011e80:	2304      	movs	r3, #4
 8011e82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011e86:	e24a      	b.n	801231e <UART_SetConfig+0x7ae>
 8011e88:	2308      	movs	r3, #8
 8011e8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011e8e:	e246      	b.n	801231e <UART_SetConfig+0x7ae>
 8011e90:	2310      	movs	r3, #16
 8011e92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011e96:	e242      	b.n	801231e <UART_SetConfig+0x7ae>
 8011e98:	cfff69f3 	.word	0xcfff69f3
 8011e9c:	58000c00 	.word	0x58000c00
 8011ea0:	11fff4ff 	.word	0x11fff4ff
 8011ea4:	40011000 	.word	0x40011000
 8011ea8:	58024400 	.word	0x58024400
 8011eac:	40004400 	.word	0x40004400
 8011eb0:	40004800 	.word	0x40004800
 8011eb4:	40004c00 	.word	0x40004c00
 8011eb8:	40005000 	.word	0x40005000
 8011ebc:	2320      	movs	r3, #32
 8011ebe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011ec2:	e22c      	b.n	801231e <UART_SetConfig+0x7ae>
 8011ec4:	2340      	movs	r3, #64	; 0x40
 8011ec6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011eca:	e228      	b.n	801231e <UART_SetConfig+0x7ae>
 8011ecc:	2380      	movs	r3, #128	; 0x80
 8011ece:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011ed2:	e224      	b.n	801231e <UART_SetConfig+0x7ae>
 8011ed4:	697b      	ldr	r3, [r7, #20]
 8011ed6:	681b      	ldr	r3, [r3, #0]
 8011ed8:	4ab1      	ldr	r2, [pc, #708]	; (80121a0 <UART_SetConfig+0x630>)
 8011eda:	4293      	cmp	r3, r2
 8011edc:	d176      	bne.n	8011fcc <UART_SetConfig+0x45c>
 8011ede:	4bb1      	ldr	r3, [pc, #708]	; (80121a4 <UART_SetConfig+0x634>)
 8011ee0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011ee2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8011ee6:	2b28      	cmp	r3, #40	; 0x28
 8011ee8:	d86c      	bhi.n	8011fc4 <UART_SetConfig+0x454>
 8011eea:	a201      	add	r2, pc, #4	; (adr r2, 8011ef0 <UART_SetConfig+0x380>)
 8011eec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011ef0:	08011f95 	.word	0x08011f95
 8011ef4:	08011fc5 	.word	0x08011fc5
 8011ef8:	08011fc5 	.word	0x08011fc5
 8011efc:	08011fc5 	.word	0x08011fc5
 8011f00:	08011fc5 	.word	0x08011fc5
 8011f04:	08011fc5 	.word	0x08011fc5
 8011f08:	08011fc5 	.word	0x08011fc5
 8011f0c:	08011fc5 	.word	0x08011fc5
 8011f10:	08011f9d 	.word	0x08011f9d
 8011f14:	08011fc5 	.word	0x08011fc5
 8011f18:	08011fc5 	.word	0x08011fc5
 8011f1c:	08011fc5 	.word	0x08011fc5
 8011f20:	08011fc5 	.word	0x08011fc5
 8011f24:	08011fc5 	.word	0x08011fc5
 8011f28:	08011fc5 	.word	0x08011fc5
 8011f2c:	08011fc5 	.word	0x08011fc5
 8011f30:	08011fa5 	.word	0x08011fa5
 8011f34:	08011fc5 	.word	0x08011fc5
 8011f38:	08011fc5 	.word	0x08011fc5
 8011f3c:	08011fc5 	.word	0x08011fc5
 8011f40:	08011fc5 	.word	0x08011fc5
 8011f44:	08011fc5 	.word	0x08011fc5
 8011f48:	08011fc5 	.word	0x08011fc5
 8011f4c:	08011fc5 	.word	0x08011fc5
 8011f50:	08011fad 	.word	0x08011fad
 8011f54:	08011fc5 	.word	0x08011fc5
 8011f58:	08011fc5 	.word	0x08011fc5
 8011f5c:	08011fc5 	.word	0x08011fc5
 8011f60:	08011fc5 	.word	0x08011fc5
 8011f64:	08011fc5 	.word	0x08011fc5
 8011f68:	08011fc5 	.word	0x08011fc5
 8011f6c:	08011fc5 	.word	0x08011fc5
 8011f70:	08011fb5 	.word	0x08011fb5
 8011f74:	08011fc5 	.word	0x08011fc5
 8011f78:	08011fc5 	.word	0x08011fc5
 8011f7c:	08011fc5 	.word	0x08011fc5
 8011f80:	08011fc5 	.word	0x08011fc5
 8011f84:	08011fc5 	.word	0x08011fc5
 8011f88:	08011fc5 	.word	0x08011fc5
 8011f8c:	08011fc5 	.word	0x08011fc5
 8011f90:	08011fbd 	.word	0x08011fbd
 8011f94:	2301      	movs	r3, #1
 8011f96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011f9a:	e1c0      	b.n	801231e <UART_SetConfig+0x7ae>
 8011f9c:	2304      	movs	r3, #4
 8011f9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011fa2:	e1bc      	b.n	801231e <UART_SetConfig+0x7ae>
 8011fa4:	2308      	movs	r3, #8
 8011fa6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011faa:	e1b8      	b.n	801231e <UART_SetConfig+0x7ae>
 8011fac:	2310      	movs	r3, #16
 8011fae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011fb2:	e1b4      	b.n	801231e <UART_SetConfig+0x7ae>
 8011fb4:	2320      	movs	r3, #32
 8011fb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011fba:	e1b0      	b.n	801231e <UART_SetConfig+0x7ae>
 8011fbc:	2340      	movs	r3, #64	; 0x40
 8011fbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011fc2:	e1ac      	b.n	801231e <UART_SetConfig+0x7ae>
 8011fc4:	2380      	movs	r3, #128	; 0x80
 8011fc6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011fca:	e1a8      	b.n	801231e <UART_SetConfig+0x7ae>
 8011fcc:	697b      	ldr	r3, [r7, #20]
 8011fce:	681b      	ldr	r3, [r3, #0]
 8011fd0:	4a75      	ldr	r2, [pc, #468]	; (80121a8 <UART_SetConfig+0x638>)
 8011fd2:	4293      	cmp	r3, r2
 8011fd4:	d130      	bne.n	8012038 <UART_SetConfig+0x4c8>
 8011fd6:	4b73      	ldr	r3, [pc, #460]	; (80121a4 <UART_SetConfig+0x634>)
 8011fd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011fda:	f003 0307 	and.w	r3, r3, #7
 8011fde:	2b05      	cmp	r3, #5
 8011fe0:	d826      	bhi.n	8012030 <UART_SetConfig+0x4c0>
 8011fe2:	a201      	add	r2, pc, #4	; (adr r2, 8011fe8 <UART_SetConfig+0x478>)
 8011fe4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011fe8:	08012001 	.word	0x08012001
 8011fec:	08012009 	.word	0x08012009
 8011ff0:	08012011 	.word	0x08012011
 8011ff4:	08012019 	.word	0x08012019
 8011ff8:	08012021 	.word	0x08012021
 8011ffc:	08012029 	.word	0x08012029
 8012000:	2300      	movs	r3, #0
 8012002:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012006:	e18a      	b.n	801231e <UART_SetConfig+0x7ae>
 8012008:	2304      	movs	r3, #4
 801200a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801200e:	e186      	b.n	801231e <UART_SetConfig+0x7ae>
 8012010:	2308      	movs	r3, #8
 8012012:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012016:	e182      	b.n	801231e <UART_SetConfig+0x7ae>
 8012018:	2310      	movs	r3, #16
 801201a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801201e:	e17e      	b.n	801231e <UART_SetConfig+0x7ae>
 8012020:	2320      	movs	r3, #32
 8012022:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012026:	e17a      	b.n	801231e <UART_SetConfig+0x7ae>
 8012028:	2340      	movs	r3, #64	; 0x40
 801202a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801202e:	e176      	b.n	801231e <UART_SetConfig+0x7ae>
 8012030:	2380      	movs	r3, #128	; 0x80
 8012032:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012036:	e172      	b.n	801231e <UART_SetConfig+0x7ae>
 8012038:	697b      	ldr	r3, [r7, #20]
 801203a:	681b      	ldr	r3, [r3, #0]
 801203c:	4a5b      	ldr	r2, [pc, #364]	; (80121ac <UART_SetConfig+0x63c>)
 801203e:	4293      	cmp	r3, r2
 8012040:	d130      	bne.n	80120a4 <UART_SetConfig+0x534>
 8012042:	4b58      	ldr	r3, [pc, #352]	; (80121a4 <UART_SetConfig+0x634>)
 8012044:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012046:	f003 0307 	and.w	r3, r3, #7
 801204a:	2b05      	cmp	r3, #5
 801204c:	d826      	bhi.n	801209c <UART_SetConfig+0x52c>
 801204e:	a201      	add	r2, pc, #4	; (adr r2, 8012054 <UART_SetConfig+0x4e4>)
 8012050:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012054:	0801206d 	.word	0x0801206d
 8012058:	08012075 	.word	0x08012075
 801205c:	0801207d 	.word	0x0801207d
 8012060:	08012085 	.word	0x08012085
 8012064:	0801208d 	.word	0x0801208d
 8012068:	08012095 	.word	0x08012095
 801206c:	2300      	movs	r3, #0
 801206e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012072:	e154      	b.n	801231e <UART_SetConfig+0x7ae>
 8012074:	2304      	movs	r3, #4
 8012076:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801207a:	e150      	b.n	801231e <UART_SetConfig+0x7ae>
 801207c:	2308      	movs	r3, #8
 801207e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012082:	e14c      	b.n	801231e <UART_SetConfig+0x7ae>
 8012084:	2310      	movs	r3, #16
 8012086:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801208a:	e148      	b.n	801231e <UART_SetConfig+0x7ae>
 801208c:	2320      	movs	r3, #32
 801208e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012092:	e144      	b.n	801231e <UART_SetConfig+0x7ae>
 8012094:	2340      	movs	r3, #64	; 0x40
 8012096:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801209a:	e140      	b.n	801231e <UART_SetConfig+0x7ae>
 801209c:	2380      	movs	r3, #128	; 0x80
 801209e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80120a2:	e13c      	b.n	801231e <UART_SetConfig+0x7ae>
 80120a4:	697b      	ldr	r3, [r7, #20]
 80120a6:	681b      	ldr	r3, [r3, #0]
 80120a8:	4a41      	ldr	r2, [pc, #260]	; (80121b0 <UART_SetConfig+0x640>)
 80120aa:	4293      	cmp	r3, r2
 80120ac:	f040 8082 	bne.w	80121b4 <UART_SetConfig+0x644>
 80120b0:	4b3c      	ldr	r3, [pc, #240]	; (80121a4 <UART_SetConfig+0x634>)
 80120b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80120b4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80120b8:	2b28      	cmp	r3, #40	; 0x28
 80120ba:	d86d      	bhi.n	8012198 <UART_SetConfig+0x628>
 80120bc:	a201      	add	r2, pc, #4	; (adr r2, 80120c4 <UART_SetConfig+0x554>)
 80120be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80120c2:	bf00      	nop
 80120c4:	08012169 	.word	0x08012169
 80120c8:	08012199 	.word	0x08012199
 80120cc:	08012199 	.word	0x08012199
 80120d0:	08012199 	.word	0x08012199
 80120d4:	08012199 	.word	0x08012199
 80120d8:	08012199 	.word	0x08012199
 80120dc:	08012199 	.word	0x08012199
 80120e0:	08012199 	.word	0x08012199
 80120e4:	08012171 	.word	0x08012171
 80120e8:	08012199 	.word	0x08012199
 80120ec:	08012199 	.word	0x08012199
 80120f0:	08012199 	.word	0x08012199
 80120f4:	08012199 	.word	0x08012199
 80120f8:	08012199 	.word	0x08012199
 80120fc:	08012199 	.word	0x08012199
 8012100:	08012199 	.word	0x08012199
 8012104:	08012179 	.word	0x08012179
 8012108:	08012199 	.word	0x08012199
 801210c:	08012199 	.word	0x08012199
 8012110:	08012199 	.word	0x08012199
 8012114:	08012199 	.word	0x08012199
 8012118:	08012199 	.word	0x08012199
 801211c:	08012199 	.word	0x08012199
 8012120:	08012199 	.word	0x08012199
 8012124:	08012181 	.word	0x08012181
 8012128:	08012199 	.word	0x08012199
 801212c:	08012199 	.word	0x08012199
 8012130:	08012199 	.word	0x08012199
 8012134:	08012199 	.word	0x08012199
 8012138:	08012199 	.word	0x08012199
 801213c:	08012199 	.word	0x08012199
 8012140:	08012199 	.word	0x08012199
 8012144:	08012189 	.word	0x08012189
 8012148:	08012199 	.word	0x08012199
 801214c:	08012199 	.word	0x08012199
 8012150:	08012199 	.word	0x08012199
 8012154:	08012199 	.word	0x08012199
 8012158:	08012199 	.word	0x08012199
 801215c:	08012199 	.word	0x08012199
 8012160:	08012199 	.word	0x08012199
 8012164:	08012191 	.word	0x08012191
 8012168:	2301      	movs	r3, #1
 801216a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801216e:	e0d6      	b.n	801231e <UART_SetConfig+0x7ae>
 8012170:	2304      	movs	r3, #4
 8012172:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012176:	e0d2      	b.n	801231e <UART_SetConfig+0x7ae>
 8012178:	2308      	movs	r3, #8
 801217a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801217e:	e0ce      	b.n	801231e <UART_SetConfig+0x7ae>
 8012180:	2310      	movs	r3, #16
 8012182:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012186:	e0ca      	b.n	801231e <UART_SetConfig+0x7ae>
 8012188:	2320      	movs	r3, #32
 801218a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801218e:	e0c6      	b.n	801231e <UART_SetConfig+0x7ae>
 8012190:	2340      	movs	r3, #64	; 0x40
 8012192:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012196:	e0c2      	b.n	801231e <UART_SetConfig+0x7ae>
 8012198:	2380      	movs	r3, #128	; 0x80
 801219a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801219e:	e0be      	b.n	801231e <UART_SetConfig+0x7ae>
 80121a0:	40011400 	.word	0x40011400
 80121a4:	58024400 	.word	0x58024400
 80121a8:	40007800 	.word	0x40007800
 80121ac:	40007c00 	.word	0x40007c00
 80121b0:	40011800 	.word	0x40011800
 80121b4:	697b      	ldr	r3, [r7, #20]
 80121b6:	681b      	ldr	r3, [r3, #0]
 80121b8:	4aad      	ldr	r2, [pc, #692]	; (8012470 <UART_SetConfig+0x900>)
 80121ba:	4293      	cmp	r3, r2
 80121bc:	d176      	bne.n	80122ac <UART_SetConfig+0x73c>
 80121be:	4bad      	ldr	r3, [pc, #692]	; (8012474 <UART_SetConfig+0x904>)
 80121c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80121c2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80121c6:	2b28      	cmp	r3, #40	; 0x28
 80121c8:	d86c      	bhi.n	80122a4 <UART_SetConfig+0x734>
 80121ca:	a201      	add	r2, pc, #4	; (adr r2, 80121d0 <UART_SetConfig+0x660>)
 80121cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80121d0:	08012275 	.word	0x08012275
 80121d4:	080122a5 	.word	0x080122a5
 80121d8:	080122a5 	.word	0x080122a5
 80121dc:	080122a5 	.word	0x080122a5
 80121e0:	080122a5 	.word	0x080122a5
 80121e4:	080122a5 	.word	0x080122a5
 80121e8:	080122a5 	.word	0x080122a5
 80121ec:	080122a5 	.word	0x080122a5
 80121f0:	0801227d 	.word	0x0801227d
 80121f4:	080122a5 	.word	0x080122a5
 80121f8:	080122a5 	.word	0x080122a5
 80121fc:	080122a5 	.word	0x080122a5
 8012200:	080122a5 	.word	0x080122a5
 8012204:	080122a5 	.word	0x080122a5
 8012208:	080122a5 	.word	0x080122a5
 801220c:	080122a5 	.word	0x080122a5
 8012210:	08012285 	.word	0x08012285
 8012214:	080122a5 	.word	0x080122a5
 8012218:	080122a5 	.word	0x080122a5
 801221c:	080122a5 	.word	0x080122a5
 8012220:	080122a5 	.word	0x080122a5
 8012224:	080122a5 	.word	0x080122a5
 8012228:	080122a5 	.word	0x080122a5
 801222c:	080122a5 	.word	0x080122a5
 8012230:	0801228d 	.word	0x0801228d
 8012234:	080122a5 	.word	0x080122a5
 8012238:	080122a5 	.word	0x080122a5
 801223c:	080122a5 	.word	0x080122a5
 8012240:	080122a5 	.word	0x080122a5
 8012244:	080122a5 	.word	0x080122a5
 8012248:	080122a5 	.word	0x080122a5
 801224c:	080122a5 	.word	0x080122a5
 8012250:	08012295 	.word	0x08012295
 8012254:	080122a5 	.word	0x080122a5
 8012258:	080122a5 	.word	0x080122a5
 801225c:	080122a5 	.word	0x080122a5
 8012260:	080122a5 	.word	0x080122a5
 8012264:	080122a5 	.word	0x080122a5
 8012268:	080122a5 	.word	0x080122a5
 801226c:	080122a5 	.word	0x080122a5
 8012270:	0801229d 	.word	0x0801229d
 8012274:	2301      	movs	r3, #1
 8012276:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801227a:	e050      	b.n	801231e <UART_SetConfig+0x7ae>
 801227c:	2304      	movs	r3, #4
 801227e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012282:	e04c      	b.n	801231e <UART_SetConfig+0x7ae>
 8012284:	2308      	movs	r3, #8
 8012286:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801228a:	e048      	b.n	801231e <UART_SetConfig+0x7ae>
 801228c:	2310      	movs	r3, #16
 801228e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012292:	e044      	b.n	801231e <UART_SetConfig+0x7ae>
 8012294:	2320      	movs	r3, #32
 8012296:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801229a:	e040      	b.n	801231e <UART_SetConfig+0x7ae>
 801229c:	2340      	movs	r3, #64	; 0x40
 801229e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80122a2:	e03c      	b.n	801231e <UART_SetConfig+0x7ae>
 80122a4:	2380      	movs	r3, #128	; 0x80
 80122a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80122aa:	e038      	b.n	801231e <UART_SetConfig+0x7ae>
 80122ac:	697b      	ldr	r3, [r7, #20]
 80122ae:	681b      	ldr	r3, [r3, #0]
 80122b0:	4a71      	ldr	r2, [pc, #452]	; (8012478 <UART_SetConfig+0x908>)
 80122b2:	4293      	cmp	r3, r2
 80122b4:	d130      	bne.n	8012318 <UART_SetConfig+0x7a8>
 80122b6:	4b6f      	ldr	r3, [pc, #444]	; (8012474 <UART_SetConfig+0x904>)
 80122b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80122ba:	f003 0307 	and.w	r3, r3, #7
 80122be:	2b05      	cmp	r3, #5
 80122c0:	d826      	bhi.n	8012310 <UART_SetConfig+0x7a0>
 80122c2:	a201      	add	r2, pc, #4	; (adr r2, 80122c8 <UART_SetConfig+0x758>)
 80122c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80122c8:	080122e1 	.word	0x080122e1
 80122cc:	080122e9 	.word	0x080122e9
 80122d0:	080122f1 	.word	0x080122f1
 80122d4:	080122f9 	.word	0x080122f9
 80122d8:	08012301 	.word	0x08012301
 80122dc:	08012309 	.word	0x08012309
 80122e0:	2302      	movs	r3, #2
 80122e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80122e6:	e01a      	b.n	801231e <UART_SetConfig+0x7ae>
 80122e8:	2304      	movs	r3, #4
 80122ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80122ee:	e016      	b.n	801231e <UART_SetConfig+0x7ae>
 80122f0:	2308      	movs	r3, #8
 80122f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80122f6:	e012      	b.n	801231e <UART_SetConfig+0x7ae>
 80122f8:	2310      	movs	r3, #16
 80122fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80122fe:	e00e      	b.n	801231e <UART_SetConfig+0x7ae>
 8012300:	2320      	movs	r3, #32
 8012302:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012306:	e00a      	b.n	801231e <UART_SetConfig+0x7ae>
 8012308:	2340      	movs	r3, #64	; 0x40
 801230a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801230e:	e006      	b.n	801231e <UART_SetConfig+0x7ae>
 8012310:	2380      	movs	r3, #128	; 0x80
 8012312:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012316:	e002      	b.n	801231e <UART_SetConfig+0x7ae>
 8012318:	2380      	movs	r3, #128	; 0x80
 801231a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 801231e:	697b      	ldr	r3, [r7, #20]
 8012320:	681b      	ldr	r3, [r3, #0]
 8012322:	4a55      	ldr	r2, [pc, #340]	; (8012478 <UART_SetConfig+0x908>)
 8012324:	4293      	cmp	r3, r2
 8012326:	f040 80f8 	bne.w	801251a <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801232a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 801232e:	2b20      	cmp	r3, #32
 8012330:	dc46      	bgt.n	80123c0 <UART_SetConfig+0x850>
 8012332:	2b02      	cmp	r3, #2
 8012334:	db75      	blt.n	8012422 <UART_SetConfig+0x8b2>
 8012336:	3b02      	subs	r3, #2
 8012338:	2b1e      	cmp	r3, #30
 801233a:	d872      	bhi.n	8012422 <UART_SetConfig+0x8b2>
 801233c:	a201      	add	r2, pc, #4	; (adr r2, 8012344 <UART_SetConfig+0x7d4>)
 801233e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012342:	bf00      	nop
 8012344:	080123c7 	.word	0x080123c7
 8012348:	08012423 	.word	0x08012423
 801234c:	080123cf 	.word	0x080123cf
 8012350:	08012423 	.word	0x08012423
 8012354:	08012423 	.word	0x08012423
 8012358:	08012423 	.word	0x08012423
 801235c:	080123df 	.word	0x080123df
 8012360:	08012423 	.word	0x08012423
 8012364:	08012423 	.word	0x08012423
 8012368:	08012423 	.word	0x08012423
 801236c:	08012423 	.word	0x08012423
 8012370:	08012423 	.word	0x08012423
 8012374:	08012423 	.word	0x08012423
 8012378:	08012423 	.word	0x08012423
 801237c:	080123ef 	.word	0x080123ef
 8012380:	08012423 	.word	0x08012423
 8012384:	08012423 	.word	0x08012423
 8012388:	08012423 	.word	0x08012423
 801238c:	08012423 	.word	0x08012423
 8012390:	08012423 	.word	0x08012423
 8012394:	08012423 	.word	0x08012423
 8012398:	08012423 	.word	0x08012423
 801239c:	08012423 	.word	0x08012423
 80123a0:	08012423 	.word	0x08012423
 80123a4:	08012423 	.word	0x08012423
 80123a8:	08012423 	.word	0x08012423
 80123ac:	08012423 	.word	0x08012423
 80123b0:	08012423 	.word	0x08012423
 80123b4:	08012423 	.word	0x08012423
 80123b8:	08012423 	.word	0x08012423
 80123bc:	08012415 	.word	0x08012415
 80123c0:	2b40      	cmp	r3, #64	; 0x40
 80123c2:	d02a      	beq.n	801241a <UART_SetConfig+0x8aa>
 80123c4:	e02d      	b.n	8012422 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80123c6:	f7fb f86b 	bl	800d4a0 <HAL_RCCEx_GetD3PCLK1Freq>
 80123ca:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80123cc:	e02f      	b.n	801242e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80123ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80123d2:	4618      	mov	r0, r3
 80123d4:	f7fb f87a 	bl	800d4cc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80123d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80123da:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80123dc:	e027      	b.n	801242e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80123de:	f107 0318 	add.w	r3, r7, #24
 80123e2:	4618      	mov	r0, r3
 80123e4:	f7fb f9c6 	bl	800d774 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80123e8:	69fb      	ldr	r3, [r7, #28]
 80123ea:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80123ec:	e01f      	b.n	801242e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80123ee:	4b21      	ldr	r3, [pc, #132]	; (8012474 <UART_SetConfig+0x904>)
 80123f0:	681b      	ldr	r3, [r3, #0]
 80123f2:	f003 0320 	and.w	r3, r3, #32
 80123f6:	2b00      	cmp	r3, #0
 80123f8:	d009      	beq.n	801240e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80123fa:	4b1e      	ldr	r3, [pc, #120]	; (8012474 <UART_SetConfig+0x904>)
 80123fc:	681b      	ldr	r3, [r3, #0]
 80123fe:	08db      	lsrs	r3, r3, #3
 8012400:	f003 0303 	and.w	r3, r3, #3
 8012404:	4a1d      	ldr	r2, [pc, #116]	; (801247c <UART_SetConfig+0x90c>)
 8012406:	fa22 f303 	lsr.w	r3, r2, r3
 801240a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 801240c:	e00f      	b.n	801242e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 801240e:	4b1b      	ldr	r3, [pc, #108]	; (801247c <UART_SetConfig+0x90c>)
 8012410:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8012412:	e00c      	b.n	801242e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8012414:	4b1a      	ldr	r3, [pc, #104]	; (8012480 <UART_SetConfig+0x910>)
 8012416:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8012418:	e009      	b.n	801242e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801241a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 801241e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8012420:	e005      	b.n	801242e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8012422:	2300      	movs	r3, #0
 8012424:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8012426:	2301      	movs	r3, #1
 8012428:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 801242c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 801242e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012430:	2b00      	cmp	r3, #0
 8012432:	f000 81ee 	beq.w	8012812 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8012436:	697b      	ldr	r3, [r7, #20]
 8012438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801243a:	4a12      	ldr	r2, [pc, #72]	; (8012484 <UART_SetConfig+0x914>)
 801243c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012440:	461a      	mov	r2, r3
 8012442:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012444:	fbb3 f3f2 	udiv	r3, r3, r2
 8012448:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801244a:	697b      	ldr	r3, [r7, #20]
 801244c:	685a      	ldr	r2, [r3, #4]
 801244e:	4613      	mov	r3, r2
 8012450:	005b      	lsls	r3, r3, #1
 8012452:	4413      	add	r3, r2
 8012454:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012456:	429a      	cmp	r2, r3
 8012458:	d305      	bcc.n	8012466 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 801245a:	697b      	ldr	r3, [r7, #20]
 801245c:	685b      	ldr	r3, [r3, #4]
 801245e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8012460:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012462:	429a      	cmp	r2, r3
 8012464:	d910      	bls.n	8012488 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8012466:	2301      	movs	r3, #1
 8012468:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 801246c:	e1d1      	b.n	8012812 <UART_SetConfig+0xca2>
 801246e:	bf00      	nop
 8012470:	40011c00 	.word	0x40011c00
 8012474:	58024400 	.word	0x58024400
 8012478:	58000c00 	.word	0x58000c00
 801247c:	03d09000 	.word	0x03d09000
 8012480:	003d0900 	.word	0x003d0900
 8012484:	0801ffe8 	.word	0x0801ffe8
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8012488:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801248a:	2200      	movs	r2, #0
 801248c:	60bb      	str	r3, [r7, #8]
 801248e:	60fa      	str	r2, [r7, #12]
 8012490:	697b      	ldr	r3, [r7, #20]
 8012492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012494:	4ac0      	ldr	r2, [pc, #768]	; (8012798 <UART_SetConfig+0xc28>)
 8012496:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801249a:	b29b      	uxth	r3, r3
 801249c:	2200      	movs	r2, #0
 801249e:	603b      	str	r3, [r7, #0]
 80124a0:	607a      	str	r2, [r7, #4]
 80124a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80124a6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80124aa:	f7ee f955 	bl	8000758 <__aeabi_uldivmod>
 80124ae:	4602      	mov	r2, r0
 80124b0:	460b      	mov	r3, r1
 80124b2:	4610      	mov	r0, r2
 80124b4:	4619      	mov	r1, r3
 80124b6:	f04f 0200 	mov.w	r2, #0
 80124ba:	f04f 0300 	mov.w	r3, #0
 80124be:	020b      	lsls	r3, r1, #8
 80124c0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80124c4:	0202      	lsls	r2, r0, #8
 80124c6:	6979      	ldr	r1, [r7, #20]
 80124c8:	6849      	ldr	r1, [r1, #4]
 80124ca:	0849      	lsrs	r1, r1, #1
 80124cc:	2000      	movs	r0, #0
 80124ce:	460c      	mov	r4, r1
 80124d0:	4605      	mov	r5, r0
 80124d2:	eb12 0804 	adds.w	r8, r2, r4
 80124d6:	eb43 0905 	adc.w	r9, r3, r5
 80124da:	697b      	ldr	r3, [r7, #20]
 80124dc:	685b      	ldr	r3, [r3, #4]
 80124de:	2200      	movs	r2, #0
 80124e0:	469a      	mov	sl, r3
 80124e2:	4693      	mov	fp, r2
 80124e4:	4652      	mov	r2, sl
 80124e6:	465b      	mov	r3, fp
 80124e8:	4640      	mov	r0, r8
 80124ea:	4649      	mov	r1, r9
 80124ec:	f7ee f934 	bl	8000758 <__aeabi_uldivmod>
 80124f0:	4602      	mov	r2, r0
 80124f2:	460b      	mov	r3, r1
 80124f4:	4613      	mov	r3, r2
 80124f6:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80124f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80124fa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80124fe:	d308      	bcc.n	8012512 <UART_SetConfig+0x9a2>
 8012500:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012502:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8012506:	d204      	bcs.n	8012512 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8012508:	697b      	ldr	r3, [r7, #20]
 801250a:	681b      	ldr	r3, [r3, #0]
 801250c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801250e:	60da      	str	r2, [r3, #12]
 8012510:	e17f      	b.n	8012812 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8012512:	2301      	movs	r3, #1
 8012514:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8012518:	e17b      	b.n	8012812 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801251a:	697b      	ldr	r3, [r7, #20]
 801251c:	69db      	ldr	r3, [r3, #28]
 801251e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8012522:	f040 80bd 	bne.w	80126a0 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8012526:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 801252a:	2b20      	cmp	r3, #32
 801252c:	dc48      	bgt.n	80125c0 <UART_SetConfig+0xa50>
 801252e:	2b00      	cmp	r3, #0
 8012530:	db7b      	blt.n	801262a <UART_SetConfig+0xaba>
 8012532:	2b20      	cmp	r3, #32
 8012534:	d879      	bhi.n	801262a <UART_SetConfig+0xaba>
 8012536:	a201      	add	r2, pc, #4	; (adr r2, 801253c <UART_SetConfig+0x9cc>)
 8012538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801253c:	080125c7 	.word	0x080125c7
 8012540:	080125cf 	.word	0x080125cf
 8012544:	0801262b 	.word	0x0801262b
 8012548:	0801262b 	.word	0x0801262b
 801254c:	080125d7 	.word	0x080125d7
 8012550:	0801262b 	.word	0x0801262b
 8012554:	0801262b 	.word	0x0801262b
 8012558:	0801262b 	.word	0x0801262b
 801255c:	080125e7 	.word	0x080125e7
 8012560:	0801262b 	.word	0x0801262b
 8012564:	0801262b 	.word	0x0801262b
 8012568:	0801262b 	.word	0x0801262b
 801256c:	0801262b 	.word	0x0801262b
 8012570:	0801262b 	.word	0x0801262b
 8012574:	0801262b 	.word	0x0801262b
 8012578:	0801262b 	.word	0x0801262b
 801257c:	080125f7 	.word	0x080125f7
 8012580:	0801262b 	.word	0x0801262b
 8012584:	0801262b 	.word	0x0801262b
 8012588:	0801262b 	.word	0x0801262b
 801258c:	0801262b 	.word	0x0801262b
 8012590:	0801262b 	.word	0x0801262b
 8012594:	0801262b 	.word	0x0801262b
 8012598:	0801262b 	.word	0x0801262b
 801259c:	0801262b 	.word	0x0801262b
 80125a0:	0801262b 	.word	0x0801262b
 80125a4:	0801262b 	.word	0x0801262b
 80125a8:	0801262b 	.word	0x0801262b
 80125ac:	0801262b 	.word	0x0801262b
 80125b0:	0801262b 	.word	0x0801262b
 80125b4:	0801262b 	.word	0x0801262b
 80125b8:	0801262b 	.word	0x0801262b
 80125bc:	0801261d 	.word	0x0801261d
 80125c0:	2b40      	cmp	r3, #64	; 0x40
 80125c2:	d02e      	beq.n	8012622 <UART_SetConfig+0xab2>
 80125c4:	e031      	b.n	801262a <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80125c6:	f7f9 f8cd 	bl	800b764 <HAL_RCC_GetPCLK1Freq>
 80125ca:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80125cc:	e033      	b.n	8012636 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80125ce:	f7f9 f8df 	bl	800b790 <HAL_RCC_GetPCLK2Freq>
 80125d2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80125d4:	e02f      	b.n	8012636 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80125d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80125da:	4618      	mov	r0, r3
 80125dc:	f7fa ff76 	bl	800d4cc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80125e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80125e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80125e4:	e027      	b.n	8012636 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80125e6:	f107 0318 	add.w	r3, r7, #24
 80125ea:	4618      	mov	r0, r3
 80125ec:	f7fb f8c2 	bl	800d774 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80125f0:	69fb      	ldr	r3, [r7, #28]
 80125f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80125f4:	e01f      	b.n	8012636 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80125f6:	4b69      	ldr	r3, [pc, #420]	; (801279c <UART_SetConfig+0xc2c>)
 80125f8:	681b      	ldr	r3, [r3, #0]
 80125fa:	f003 0320 	and.w	r3, r3, #32
 80125fe:	2b00      	cmp	r3, #0
 8012600:	d009      	beq.n	8012616 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8012602:	4b66      	ldr	r3, [pc, #408]	; (801279c <UART_SetConfig+0xc2c>)
 8012604:	681b      	ldr	r3, [r3, #0]
 8012606:	08db      	lsrs	r3, r3, #3
 8012608:	f003 0303 	and.w	r3, r3, #3
 801260c:	4a64      	ldr	r2, [pc, #400]	; (80127a0 <UART_SetConfig+0xc30>)
 801260e:	fa22 f303 	lsr.w	r3, r2, r3
 8012612:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8012614:	e00f      	b.n	8012636 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8012616:	4b62      	ldr	r3, [pc, #392]	; (80127a0 <UART_SetConfig+0xc30>)
 8012618:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801261a:	e00c      	b.n	8012636 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801261c:	4b61      	ldr	r3, [pc, #388]	; (80127a4 <UART_SetConfig+0xc34>)
 801261e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8012620:	e009      	b.n	8012636 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8012622:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8012626:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8012628:	e005      	b.n	8012636 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 801262a:	2300      	movs	r3, #0
 801262c:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 801262e:	2301      	movs	r3, #1
 8012630:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8012634:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8012636:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012638:	2b00      	cmp	r3, #0
 801263a:	f000 80ea 	beq.w	8012812 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801263e:	697b      	ldr	r3, [r7, #20]
 8012640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012642:	4a55      	ldr	r2, [pc, #340]	; (8012798 <UART_SetConfig+0xc28>)
 8012644:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012648:	461a      	mov	r2, r3
 801264a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801264c:	fbb3 f3f2 	udiv	r3, r3, r2
 8012650:	005a      	lsls	r2, r3, #1
 8012652:	697b      	ldr	r3, [r7, #20]
 8012654:	685b      	ldr	r3, [r3, #4]
 8012656:	085b      	lsrs	r3, r3, #1
 8012658:	441a      	add	r2, r3
 801265a:	697b      	ldr	r3, [r7, #20]
 801265c:	685b      	ldr	r3, [r3, #4]
 801265e:	fbb2 f3f3 	udiv	r3, r2, r3
 8012662:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8012664:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012666:	2b0f      	cmp	r3, #15
 8012668:	d916      	bls.n	8012698 <UART_SetConfig+0xb28>
 801266a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801266c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012670:	d212      	bcs.n	8012698 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8012672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012674:	b29b      	uxth	r3, r3
 8012676:	f023 030f 	bic.w	r3, r3, #15
 801267a:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 801267c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801267e:	085b      	lsrs	r3, r3, #1
 8012680:	b29b      	uxth	r3, r3
 8012682:	f003 0307 	and.w	r3, r3, #7
 8012686:	b29a      	uxth	r2, r3
 8012688:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801268a:	4313      	orrs	r3, r2
 801268c:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 801268e:	697b      	ldr	r3, [r7, #20]
 8012690:	681b      	ldr	r3, [r3, #0]
 8012692:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8012694:	60da      	str	r2, [r3, #12]
 8012696:	e0bc      	b.n	8012812 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8012698:	2301      	movs	r3, #1
 801269a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 801269e:	e0b8      	b.n	8012812 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 80126a0:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80126a4:	2b20      	cmp	r3, #32
 80126a6:	dc4b      	bgt.n	8012740 <UART_SetConfig+0xbd0>
 80126a8:	2b00      	cmp	r3, #0
 80126aa:	f2c0 8087 	blt.w	80127bc <UART_SetConfig+0xc4c>
 80126ae:	2b20      	cmp	r3, #32
 80126b0:	f200 8084 	bhi.w	80127bc <UART_SetConfig+0xc4c>
 80126b4:	a201      	add	r2, pc, #4	; (adr r2, 80126bc <UART_SetConfig+0xb4c>)
 80126b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80126ba:	bf00      	nop
 80126bc:	08012747 	.word	0x08012747
 80126c0:	0801274f 	.word	0x0801274f
 80126c4:	080127bd 	.word	0x080127bd
 80126c8:	080127bd 	.word	0x080127bd
 80126cc:	08012757 	.word	0x08012757
 80126d0:	080127bd 	.word	0x080127bd
 80126d4:	080127bd 	.word	0x080127bd
 80126d8:	080127bd 	.word	0x080127bd
 80126dc:	08012767 	.word	0x08012767
 80126e0:	080127bd 	.word	0x080127bd
 80126e4:	080127bd 	.word	0x080127bd
 80126e8:	080127bd 	.word	0x080127bd
 80126ec:	080127bd 	.word	0x080127bd
 80126f0:	080127bd 	.word	0x080127bd
 80126f4:	080127bd 	.word	0x080127bd
 80126f8:	080127bd 	.word	0x080127bd
 80126fc:	08012777 	.word	0x08012777
 8012700:	080127bd 	.word	0x080127bd
 8012704:	080127bd 	.word	0x080127bd
 8012708:	080127bd 	.word	0x080127bd
 801270c:	080127bd 	.word	0x080127bd
 8012710:	080127bd 	.word	0x080127bd
 8012714:	080127bd 	.word	0x080127bd
 8012718:	080127bd 	.word	0x080127bd
 801271c:	080127bd 	.word	0x080127bd
 8012720:	080127bd 	.word	0x080127bd
 8012724:	080127bd 	.word	0x080127bd
 8012728:	080127bd 	.word	0x080127bd
 801272c:	080127bd 	.word	0x080127bd
 8012730:	080127bd 	.word	0x080127bd
 8012734:	080127bd 	.word	0x080127bd
 8012738:	080127bd 	.word	0x080127bd
 801273c:	080127af 	.word	0x080127af
 8012740:	2b40      	cmp	r3, #64	; 0x40
 8012742:	d037      	beq.n	80127b4 <UART_SetConfig+0xc44>
 8012744:	e03a      	b.n	80127bc <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8012746:	f7f9 f80d 	bl	800b764 <HAL_RCC_GetPCLK1Freq>
 801274a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 801274c:	e03c      	b.n	80127c8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801274e:	f7f9 f81f 	bl	800b790 <HAL_RCC_GetPCLK2Freq>
 8012752:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8012754:	e038      	b.n	80127c8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8012756:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801275a:	4618      	mov	r0, r3
 801275c:	f7fa feb6 	bl	800d4cc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8012760:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012762:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8012764:	e030      	b.n	80127c8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8012766:	f107 0318 	add.w	r3, r7, #24
 801276a:	4618      	mov	r0, r3
 801276c:	f7fb f802 	bl	800d774 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8012770:	69fb      	ldr	r3, [r7, #28]
 8012772:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8012774:	e028      	b.n	80127c8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8012776:	4b09      	ldr	r3, [pc, #36]	; (801279c <UART_SetConfig+0xc2c>)
 8012778:	681b      	ldr	r3, [r3, #0]
 801277a:	f003 0320 	and.w	r3, r3, #32
 801277e:	2b00      	cmp	r3, #0
 8012780:	d012      	beq.n	80127a8 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8012782:	4b06      	ldr	r3, [pc, #24]	; (801279c <UART_SetConfig+0xc2c>)
 8012784:	681b      	ldr	r3, [r3, #0]
 8012786:	08db      	lsrs	r3, r3, #3
 8012788:	f003 0303 	and.w	r3, r3, #3
 801278c:	4a04      	ldr	r2, [pc, #16]	; (80127a0 <UART_SetConfig+0xc30>)
 801278e:	fa22 f303 	lsr.w	r3, r2, r3
 8012792:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8012794:	e018      	b.n	80127c8 <UART_SetConfig+0xc58>
 8012796:	bf00      	nop
 8012798:	0801ffe8 	.word	0x0801ffe8
 801279c:	58024400 	.word	0x58024400
 80127a0:	03d09000 	.word	0x03d09000
 80127a4:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 80127a8:	4b24      	ldr	r3, [pc, #144]	; (801283c <UART_SetConfig+0xccc>)
 80127aa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80127ac:	e00c      	b.n	80127c8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80127ae:	4b24      	ldr	r3, [pc, #144]	; (8012840 <UART_SetConfig+0xcd0>)
 80127b0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80127b2:	e009      	b.n	80127c8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80127b4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80127b8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80127ba:	e005      	b.n	80127c8 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 80127bc:	2300      	movs	r3, #0
 80127be:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80127c0:	2301      	movs	r3, #1
 80127c2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80127c6:	bf00      	nop
    }

    if (pclk != 0U)
 80127c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80127ca:	2b00      	cmp	r3, #0
 80127cc:	d021      	beq.n	8012812 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80127ce:	697b      	ldr	r3, [r7, #20]
 80127d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80127d2:	4a1c      	ldr	r2, [pc, #112]	; (8012844 <UART_SetConfig+0xcd4>)
 80127d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80127d8:	461a      	mov	r2, r3
 80127da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80127dc:	fbb3 f2f2 	udiv	r2, r3, r2
 80127e0:	697b      	ldr	r3, [r7, #20]
 80127e2:	685b      	ldr	r3, [r3, #4]
 80127e4:	085b      	lsrs	r3, r3, #1
 80127e6:	441a      	add	r2, r3
 80127e8:	697b      	ldr	r3, [r7, #20]
 80127ea:	685b      	ldr	r3, [r3, #4]
 80127ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80127f0:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80127f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80127f4:	2b0f      	cmp	r3, #15
 80127f6:	d909      	bls.n	801280c <UART_SetConfig+0xc9c>
 80127f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80127fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80127fe:	d205      	bcs.n	801280c <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8012800:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012802:	b29a      	uxth	r2, r3
 8012804:	697b      	ldr	r3, [r7, #20]
 8012806:	681b      	ldr	r3, [r3, #0]
 8012808:	60da      	str	r2, [r3, #12]
 801280a:	e002      	b.n	8012812 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 801280c:	2301      	movs	r3, #1
 801280e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8012812:	697b      	ldr	r3, [r7, #20]
 8012814:	2201      	movs	r2, #1
 8012816:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 801281a:	697b      	ldr	r3, [r7, #20]
 801281c:	2201      	movs	r2, #1
 801281e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8012822:	697b      	ldr	r3, [r7, #20]
 8012824:	2200      	movs	r2, #0
 8012826:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8012828:	697b      	ldr	r3, [r7, #20]
 801282a:	2200      	movs	r2, #0
 801282c:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 801282e:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8012832:	4618      	mov	r0, r3
 8012834:	3748      	adds	r7, #72	; 0x48
 8012836:	46bd      	mov	sp, r7
 8012838:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801283c:	03d09000 	.word	0x03d09000
 8012840:	003d0900 	.word	0x003d0900
 8012844:	0801ffe8 	.word	0x0801ffe8

08012848 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8012848:	b480      	push	{r7}
 801284a:	b083      	sub	sp, #12
 801284c:	af00      	add	r7, sp, #0
 801284e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8012850:	687b      	ldr	r3, [r7, #4]
 8012852:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012854:	f003 0301 	and.w	r3, r3, #1
 8012858:	2b00      	cmp	r3, #0
 801285a:	d00a      	beq.n	8012872 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 801285c:	687b      	ldr	r3, [r7, #4]
 801285e:	681b      	ldr	r3, [r3, #0]
 8012860:	685b      	ldr	r3, [r3, #4]
 8012862:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8012866:	687b      	ldr	r3, [r7, #4]
 8012868:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801286a:	687b      	ldr	r3, [r7, #4]
 801286c:	681b      	ldr	r3, [r3, #0]
 801286e:	430a      	orrs	r2, r1
 8012870:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8012872:	687b      	ldr	r3, [r7, #4]
 8012874:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012876:	f003 0302 	and.w	r3, r3, #2
 801287a:	2b00      	cmp	r3, #0
 801287c:	d00a      	beq.n	8012894 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 801287e:	687b      	ldr	r3, [r7, #4]
 8012880:	681b      	ldr	r3, [r3, #0]
 8012882:	685b      	ldr	r3, [r3, #4]
 8012884:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8012888:	687b      	ldr	r3, [r7, #4]
 801288a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801288c:	687b      	ldr	r3, [r7, #4]
 801288e:	681b      	ldr	r3, [r3, #0]
 8012890:	430a      	orrs	r2, r1
 8012892:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8012894:	687b      	ldr	r3, [r7, #4]
 8012896:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012898:	f003 0304 	and.w	r3, r3, #4
 801289c:	2b00      	cmp	r3, #0
 801289e:	d00a      	beq.n	80128b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80128a0:	687b      	ldr	r3, [r7, #4]
 80128a2:	681b      	ldr	r3, [r3, #0]
 80128a4:	685b      	ldr	r3, [r3, #4]
 80128a6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80128aa:	687b      	ldr	r3, [r7, #4]
 80128ac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80128ae:	687b      	ldr	r3, [r7, #4]
 80128b0:	681b      	ldr	r3, [r3, #0]
 80128b2:	430a      	orrs	r2, r1
 80128b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80128b6:	687b      	ldr	r3, [r7, #4]
 80128b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80128ba:	f003 0308 	and.w	r3, r3, #8
 80128be:	2b00      	cmp	r3, #0
 80128c0:	d00a      	beq.n	80128d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80128c2:	687b      	ldr	r3, [r7, #4]
 80128c4:	681b      	ldr	r3, [r3, #0]
 80128c6:	685b      	ldr	r3, [r3, #4]
 80128c8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80128cc:	687b      	ldr	r3, [r7, #4]
 80128ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80128d0:	687b      	ldr	r3, [r7, #4]
 80128d2:	681b      	ldr	r3, [r3, #0]
 80128d4:	430a      	orrs	r2, r1
 80128d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80128d8:	687b      	ldr	r3, [r7, #4]
 80128da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80128dc:	f003 0310 	and.w	r3, r3, #16
 80128e0:	2b00      	cmp	r3, #0
 80128e2:	d00a      	beq.n	80128fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80128e4:	687b      	ldr	r3, [r7, #4]
 80128e6:	681b      	ldr	r3, [r3, #0]
 80128e8:	689b      	ldr	r3, [r3, #8]
 80128ea:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80128ee:	687b      	ldr	r3, [r7, #4]
 80128f0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80128f2:	687b      	ldr	r3, [r7, #4]
 80128f4:	681b      	ldr	r3, [r3, #0]
 80128f6:	430a      	orrs	r2, r1
 80128f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80128fa:	687b      	ldr	r3, [r7, #4]
 80128fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80128fe:	f003 0320 	and.w	r3, r3, #32
 8012902:	2b00      	cmp	r3, #0
 8012904:	d00a      	beq.n	801291c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8012906:	687b      	ldr	r3, [r7, #4]
 8012908:	681b      	ldr	r3, [r3, #0]
 801290a:	689b      	ldr	r3, [r3, #8]
 801290c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8012910:	687b      	ldr	r3, [r7, #4]
 8012912:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8012914:	687b      	ldr	r3, [r7, #4]
 8012916:	681b      	ldr	r3, [r3, #0]
 8012918:	430a      	orrs	r2, r1
 801291a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 801291c:	687b      	ldr	r3, [r7, #4]
 801291e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012920:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012924:	2b00      	cmp	r3, #0
 8012926:	d01a      	beq.n	801295e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8012928:	687b      	ldr	r3, [r7, #4]
 801292a:	681b      	ldr	r3, [r3, #0]
 801292c:	685b      	ldr	r3, [r3, #4]
 801292e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8012932:	687b      	ldr	r3, [r7, #4]
 8012934:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8012936:	687b      	ldr	r3, [r7, #4]
 8012938:	681b      	ldr	r3, [r3, #0]
 801293a:	430a      	orrs	r2, r1
 801293c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801293e:	687b      	ldr	r3, [r7, #4]
 8012940:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012942:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8012946:	d10a      	bne.n	801295e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8012948:	687b      	ldr	r3, [r7, #4]
 801294a:	681b      	ldr	r3, [r3, #0]
 801294c:	685b      	ldr	r3, [r3, #4]
 801294e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8012952:	687b      	ldr	r3, [r7, #4]
 8012954:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8012956:	687b      	ldr	r3, [r7, #4]
 8012958:	681b      	ldr	r3, [r3, #0]
 801295a:	430a      	orrs	r2, r1
 801295c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801295e:	687b      	ldr	r3, [r7, #4]
 8012960:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012962:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012966:	2b00      	cmp	r3, #0
 8012968:	d00a      	beq.n	8012980 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801296a:	687b      	ldr	r3, [r7, #4]
 801296c:	681b      	ldr	r3, [r3, #0]
 801296e:	685b      	ldr	r3, [r3, #4]
 8012970:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8012974:	687b      	ldr	r3, [r7, #4]
 8012976:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8012978:	687b      	ldr	r3, [r7, #4]
 801297a:	681b      	ldr	r3, [r3, #0]
 801297c:	430a      	orrs	r2, r1
 801297e:	605a      	str	r2, [r3, #4]
  }
}
 8012980:	bf00      	nop
 8012982:	370c      	adds	r7, #12
 8012984:	46bd      	mov	sp, r7
 8012986:	f85d 7b04 	ldr.w	r7, [sp], #4
 801298a:	4770      	bx	lr

0801298c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 801298c:	b580      	push	{r7, lr}
 801298e:	b098      	sub	sp, #96	; 0x60
 8012990:	af02      	add	r7, sp, #8
 8012992:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012994:	687b      	ldr	r3, [r7, #4]
 8012996:	2200      	movs	r2, #0
 8012998:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 801299c:	f7f1 fbd6 	bl	800414c <HAL_GetTick>
 80129a0:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80129a2:	687b      	ldr	r3, [r7, #4]
 80129a4:	681b      	ldr	r3, [r3, #0]
 80129a6:	681b      	ldr	r3, [r3, #0]
 80129a8:	f003 0308 	and.w	r3, r3, #8
 80129ac:	2b08      	cmp	r3, #8
 80129ae:	d12f      	bne.n	8012a10 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80129b0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80129b4:	9300      	str	r3, [sp, #0]
 80129b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80129b8:	2200      	movs	r2, #0
 80129ba:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80129be:	6878      	ldr	r0, [r7, #4]
 80129c0:	f000 f88e 	bl	8012ae0 <UART_WaitOnFlagUntilTimeout>
 80129c4:	4603      	mov	r3, r0
 80129c6:	2b00      	cmp	r3, #0
 80129c8:	d022      	beq.n	8012a10 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80129ca:	687b      	ldr	r3, [r7, #4]
 80129cc:	681b      	ldr	r3, [r3, #0]
 80129ce:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80129d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80129d2:	e853 3f00 	ldrex	r3, [r3]
 80129d6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80129d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80129da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80129de:	653b      	str	r3, [r7, #80]	; 0x50
 80129e0:	687b      	ldr	r3, [r7, #4]
 80129e2:	681b      	ldr	r3, [r3, #0]
 80129e4:	461a      	mov	r2, r3
 80129e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80129e8:	647b      	str	r3, [r7, #68]	; 0x44
 80129ea:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80129ec:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80129ee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80129f0:	e841 2300 	strex	r3, r2, [r1]
 80129f4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80129f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80129f8:	2b00      	cmp	r3, #0
 80129fa:	d1e6      	bne.n	80129ca <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80129fc:	687b      	ldr	r3, [r7, #4]
 80129fe:	2220      	movs	r2, #32
 8012a00:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8012a04:	687b      	ldr	r3, [r7, #4]
 8012a06:	2200      	movs	r2, #0
 8012a08:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8012a0c:	2303      	movs	r3, #3
 8012a0e:	e063      	b.n	8012ad8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8012a10:	687b      	ldr	r3, [r7, #4]
 8012a12:	681b      	ldr	r3, [r3, #0]
 8012a14:	681b      	ldr	r3, [r3, #0]
 8012a16:	f003 0304 	and.w	r3, r3, #4
 8012a1a:	2b04      	cmp	r3, #4
 8012a1c:	d149      	bne.n	8012ab2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8012a1e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8012a22:	9300      	str	r3, [sp, #0]
 8012a24:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8012a26:	2200      	movs	r2, #0
 8012a28:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8012a2c:	6878      	ldr	r0, [r7, #4]
 8012a2e:	f000 f857 	bl	8012ae0 <UART_WaitOnFlagUntilTimeout>
 8012a32:	4603      	mov	r3, r0
 8012a34:	2b00      	cmp	r3, #0
 8012a36:	d03c      	beq.n	8012ab2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8012a38:	687b      	ldr	r3, [r7, #4]
 8012a3a:	681b      	ldr	r3, [r3, #0]
 8012a3c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a40:	e853 3f00 	ldrex	r3, [r3]
 8012a44:	623b      	str	r3, [r7, #32]
   return(result);
 8012a46:	6a3b      	ldr	r3, [r7, #32]
 8012a48:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8012a4c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8012a4e:	687b      	ldr	r3, [r7, #4]
 8012a50:	681b      	ldr	r3, [r3, #0]
 8012a52:	461a      	mov	r2, r3
 8012a54:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012a56:	633b      	str	r3, [r7, #48]	; 0x30
 8012a58:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012a5a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8012a5c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012a5e:	e841 2300 	strex	r3, r2, [r1]
 8012a62:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8012a64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a66:	2b00      	cmp	r3, #0
 8012a68:	d1e6      	bne.n	8012a38 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012a6a:	687b      	ldr	r3, [r7, #4]
 8012a6c:	681b      	ldr	r3, [r3, #0]
 8012a6e:	3308      	adds	r3, #8
 8012a70:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012a72:	693b      	ldr	r3, [r7, #16]
 8012a74:	e853 3f00 	ldrex	r3, [r3]
 8012a78:	60fb      	str	r3, [r7, #12]
   return(result);
 8012a7a:	68fb      	ldr	r3, [r7, #12]
 8012a7c:	f023 0301 	bic.w	r3, r3, #1
 8012a80:	64bb      	str	r3, [r7, #72]	; 0x48
 8012a82:	687b      	ldr	r3, [r7, #4]
 8012a84:	681b      	ldr	r3, [r3, #0]
 8012a86:	3308      	adds	r3, #8
 8012a88:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8012a8a:	61fa      	str	r2, [r7, #28]
 8012a8c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012a8e:	69b9      	ldr	r1, [r7, #24]
 8012a90:	69fa      	ldr	r2, [r7, #28]
 8012a92:	e841 2300 	strex	r3, r2, [r1]
 8012a96:	617b      	str	r3, [r7, #20]
   return(result);
 8012a98:	697b      	ldr	r3, [r7, #20]
 8012a9a:	2b00      	cmp	r3, #0
 8012a9c:	d1e5      	bne.n	8012a6a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8012a9e:	687b      	ldr	r3, [r7, #4]
 8012aa0:	2220      	movs	r2, #32
 8012aa2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8012aa6:	687b      	ldr	r3, [r7, #4]
 8012aa8:	2200      	movs	r2, #0
 8012aaa:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8012aae:	2303      	movs	r3, #3
 8012ab0:	e012      	b.n	8012ad8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8012ab2:	687b      	ldr	r3, [r7, #4]
 8012ab4:	2220      	movs	r2, #32
 8012ab6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8012aba:	687b      	ldr	r3, [r7, #4]
 8012abc:	2220      	movs	r2, #32
 8012abe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012ac2:	687b      	ldr	r3, [r7, #4]
 8012ac4:	2200      	movs	r2, #0
 8012ac6:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8012ac8:	687b      	ldr	r3, [r7, #4]
 8012aca:	2200      	movs	r2, #0
 8012acc:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8012ace:	687b      	ldr	r3, [r7, #4]
 8012ad0:	2200      	movs	r2, #0
 8012ad2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8012ad6:	2300      	movs	r3, #0
}
 8012ad8:	4618      	mov	r0, r3
 8012ada:	3758      	adds	r7, #88	; 0x58
 8012adc:	46bd      	mov	sp, r7
 8012ade:	bd80      	pop	{r7, pc}

08012ae0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8012ae0:	b580      	push	{r7, lr}
 8012ae2:	b084      	sub	sp, #16
 8012ae4:	af00      	add	r7, sp, #0
 8012ae6:	60f8      	str	r0, [r7, #12]
 8012ae8:	60b9      	str	r1, [r7, #8]
 8012aea:	603b      	str	r3, [r7, #0]
 8012aec:	4613      	mov	r3, r2
 8012aee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8012af0:	e049      	b.n	8012b86 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8012af2:	69bb      	ldr	r3, [r7, #24]
 8012af4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012af8:	d045      	beq.n	8012b86 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8012afa:	f7f1 fb27 	bl	800414c <HAL_GetTick>
 8012afe:	4602      	mov	r2, r0
 8012b00:	683b      	ldr	r3, [r7, #0]
 8012b02:	1ad3      	subs	r3, r2, r3
 8012b04:	69ba      	ldr	r2, [r7, #24]
 8012b06:	429a      	cmp	r2, r3
 8012b08:	d302      	bcc.n	8012b10 <UART_WaitOnFlagUntilTimeout+0x30>
 8012b0a:	69bb      	ldr	r3, [r7, #24]
 8012b0c:	2b00      	cmp	r3, #0
 8012b0e:	d101      	bne.n	8012b14 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8012b10:	2303      	movs	r3, #3
 8012b12:	e048      	b.n	8012ba6 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8012b14:	68fb      	ldr	r3, [r7, #12]
 8012b16:	681b      	ldr	r3, [r3, #0]
 8012b18:	681b      	ldr	r3, [r3, #0]
 8012b1a:	f003 0304 	and.w	r3, r3, #4
 8012b1e:	2b00      	cmp	r3, #0
 8012b20:	d031      	beq.n	8012b86 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8012b22:	68fb      	ldr	r3, [r7, #12]
 8012b24:	681b      	ldr	r3, [r3, #0]
 8012b26:	69db      	ldr	r3, [r3, #28]
 8012b28:	f003 0308 	and.w	r3, r3, #8
 8012b2c:	2b08      	cmp	r3, #8
 8012b2e:	d110      	bne.n	8012b52 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8012b30:	68fb      	ldr	r3, [r7, #12]
 8012b32:	681b      	ldr	r3, [r3, #0]
 8012b34:	2208      	movs	r2, #8
 8012b36:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8012b38:	68f8      	ldr	r0, [r7, #12]
 8012b3a:	f000 f839 	bl	8012bb0 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8012b3e:	68fb      	ldr	r3, [r7, #12]
 8012b40:	2208      	movs	r2, #8
 8012b42:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8012b46:	68fb      	ldr	r3, [r7, #12]
 8012b48:	2200      	movs	r2, #0
 8012b4a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 8012b4e:	2301      	movs	r3, #1
 8012b50:	e029      	b.n	8012ba6 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8012b52:	68fb      	ldr	r3, [r7, #12]
 8012b54:	681b      	ldr	r3, [r3, #0]
 8012b56:	69db      	ldr	r3, [r3, #28]
 8012b58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8012b5c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8012b60:	d111      	bne.n	8012b86 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8012b62:	68fb      	ldr	r3, [r7, #12]
 8012b64:	681b      	ldr	r3, [r3, #0]
 8012b66:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8012b6a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8012b6c:	68f8      	ldr	r0, [r7, #12]
 8012b6e:	f000 f81f 	bl	8012bb0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8012b72:	68fb      	ldr	r3, [r7, #12]
 8012b74:	2220      	movs	r2, #32
 8012b76:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8012b7a:	68fb      	ldr	r3, [r7, #12]
 8012b7c:	2200      	movs	r2, #0
 8012b7e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8012b82:	2303      	movs	r3, #3
 8012b84:	e00f      	b.n	8012ba6 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8012b86:	68fb      	ldr	r3, [r7, #12]
 8012b88:	681b      	ldr	r3, [r3, #0]
 8012b8a:	69da      	ldr	r2, [r3, #28]
 8012b8c:	68bb      	ldr	r3, [r7, #8]
 8012b8e:	4013      	ands	r3, r2
 8012b90:	68ba      	ldr	r2, [r7, #8]
 8012b92:	429a      	cmp	r2, r3
 8012b94:	bf0c      	ite	eq
 8012b96:	2301      	moveq	r3, #1
 8012b98:	2300      	movne	r3, #0
 8012b9a:	b2db      	uxtb	r3, r3
 8012b9c:	461a      	mov	r2, r3
 8012b9e:	79fb      	ldrb	r3, [r7, #7]
 8012ba0:	429a      	cmp	r2, r3
 8012ba2:	d0a6      	beq.n	8012af2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8012ba4:	2300      	movs	r3, #0
}
 8012ba6:	4618      	mov	r0, r3
 8012ba8:	3710      	adds	r7, #16
 8012baa:	46bd      	mov	sp, r7
 8012bac:	bd80      	pop	{r7, pc}
	...

08012bb0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8012bb0:	b480      	push	{r7}
 8012bb2:	b095      	sub	sp, #84	; 0x54
 8012bb4:	af00      	add	r7, sp, #0
 8012bb6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8012bb8:	687b      	ldr	r3, [r7, #4]
 8012bba:	681b      	ldr	r3, [r3, #0]
 8012bbc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012bbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012bc0:	e853 3f00 	ldrex	r3, [r3]
 8012bc4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8012bc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012bc8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8012bcc:	64fb      	str	r3, [r7, #76]	; 0x4c
 8012bce:	687b      	ldr	r3, [r7, #4]
 8012bd0:	681b      	ldr	r3, [r3, #0]
 8012bd2:	461a      	mov	r2, r3
 8012bd4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012bd6:	643b      	str	r3, [r7, #64]	; 0x40
 8012bd8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012bda:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8012bdc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8012bde:	e841 2300 	strex	r3, r2, [r1]
 8012be2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8012be4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012be6:	2b00      	cmp	r3, #0
 8012be8:	d1e6      	bne.n	8012bb8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8012bea:	687b      	ldr	r3, [r7, #4]
 8012bec:	681b      	ldr	r3, [r3, #0]
 8012bee:	3308      	adds	r3, #8
 8012bf0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012bf2:	6a3b      	ldr	r3, [r7, #32]
 8012bf4:	e853 3f00 	ldrex	r3, [r3]
 8012bf8:	61fb      	str	r3, [r7, #28]
   return(result);
 8012bfa:	69fa      	ldr	r2, [r7, #28]
 8012bfc:	4b1e      	ldr	r3, [pc, #120]	; (8012c78 <UART_EndRxTransfer+0xc8>)
 8012bfe:	4013      	ands	r3, r2
 8012c00:	64bb      	str	r3, [r7, #72]	; 0x48
 8012c02:	687b      	ldr	r3, [r7, #4]
 8012c04:	681b      	ldr	r3, [r3, #0]
 8012c06:	3308      	adds	r3, #8
 8012c08:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8012c0a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8012c0c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012c0e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8012c10:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012c12:	e841 2300 	strex	r3, r2, [r1]
 8012c16:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8012c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012c1a:	2b00      	cmp	r3, #0
 8012c1c:	d1e5      	bne.n	8012bea <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8012c1e:	687b      	ldr	r3, [r7, #4]
 8012c20:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012c22:	2b01      	cmp	r3, #1
 8012c24:	d118      	bne.n	8012c58 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8012c26:	687b      	ldr	r3, [r7, #4]
 8012c28:	681b      	ldr	r3, [r3, #0]
 8012c2a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012c2c:	68fb      	ldr	r3, [r7, #12]
 8012c2e:	e853 3f00 	ldrex	r3, [r3]
 8012c32:	60bb      	str	r3, [r7, #8]
   return(result);
 8012c34:	68bb      	ldr	r3, [r7, #8]
 8012c36:	f023 0310 	bic.w	r3, r3, #16
 8012c3a:	647b      	str	r3, [r7, #68]	; 0x44
 8012c3c:	687b      	ldr	r3, [r7, #4]
 8012c3e:	681b      	ldr	r3, [r3, #0]
 8012c40:	461a      	mov	r2, r3
 8012c42:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012c44:	61bb      	str	r3, [r7, #24]
 8012c46:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012c48:	6979      	ldr	r1, [r7, #20]
 8012c4a:	69ba      	ldr	r2, [r7, #24]
 8012c4c:	e841 2300 	strex	r3, r2, [r1]
 8012c50:	613b      	str	r3, [r7, #16]
   return(result);
 8012c52:	693b      	ldr	r3, [r7, #16]
 8012c54:	2b00      	cmp	r3, #0
 8012c56:	d1e6      	bne.n	8012c26 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8012c58:	687b      	ldr	r3, [r7, #4]
 8012c5a:	2220      	movs	r2, #32
 8012c5c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012c60:	687b      	ldr	r3, [r7, #4]
 8012c62:	2200      	movs	r2, #0
 8012c64:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8012c66:	687b      	ldr	r3, [r7, #4]
 8012c68:	2200      	movs	r2, #0
 8012c6a:	675a      	str	r2, [r3, #116]	; 0x74
}
 8012c6c:	bf00      	nop
 8012c6e:	3754      	adds	r7, #84	; 0x54
 8012c70:	46bd      	mov	sp, r7
 8012c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c76:	4770      	bx	lr
 8012c78:	effffffe 	.word	0xeffffffe

08012c7c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8012c7c:	b480      	push	{r7}
 8012c7e:	b085      	sub	sp, #20
 8012c80:	af00      	add	r7, sp, #0
 8012c82:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012c84:	687b      	ldr	r3, [r7, #4]
 8012c86:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8012c8a:	2b01      	cmp	r3, #1
 8012c8c:	d101      	bne.n	8012c92 <HAL_UARTEx_DisableFifoMode+0x16>
 8012c8e:	2302      	movs	r3, #2
 8012c90:	e027      	b.n	8012ce2 <HAL_UARTEx_DisableFifoMode+0x66>
 8012c92:	687b      	ldr	r3, [r7, #4]
 8012c94:	2201      	movs	r2, #1
 8012c96:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012c9a:	687b      	ldr	r3, [r7, #4]
 8012c9c:	2224      	movs	r2, #36	; 0x24
 8012c9e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012ca2:	687b      	ldr	r3, [r7, #4]
 8012ca4:	681b      	ldr	r3, [r3, #0]
 8012ca6:	681b      	ldr	r3, [r3, #0]
 8012ca8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012caa:	687b      	ldr	r3, [r7, #4]
 8012cac:	681b      	ldr	r3, [r3, #0]
 8012cae:	681a      	ldr	r2, [r3, #0]
 8012cb0:	687b      	ldr	r3, [r7, #4]
 8012cb2:	681b      	ldr	r3, [r3, #0]
 8012cb4:	f022 0201 	bic.w	r2, r2, #1
 8012cb8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8012cba:	68fb      	ldr	r3, [r7, #12]
 8012cbc:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8012cc0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8012cc2:	687b      	ldr	r3, [r7, #4]
 8012cc4:	2200      	movs	r2, #0
 8012cc6:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012cc8:	687b      	ldr	r3, [r7, #4]
 8012cca:	681b      	ldr	r3, [r3, #0]
 8012ccc:	68fa      	ldr	r2, [r7, #12]
 8012cce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012cd0:	687b      	ldr	r3, [r7, #4]
 8012cd2:	2220      	movs	r2, #32
 8012cd4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012cd8:	687b      	ldr	r3, [r7, #4]
 8012cda:	2200      	movs	r2, #0
 8012cdc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8012ce0:	2300      	movs	r3, #0
}
 8012ce2:	4618      	mov	r0, r3
 8012ce4:	3714      	adds	r7, #20
 8012ce6:	46bd      	mov	sp, r7
 8012ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cec:	4770      	bx	lr

08012cee <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8012cee:	b580      	push	{r7, lr}
 8012cf0:	b084      	sub	sp, #16
 8012cf2:	af00      	add	r7, sp, #0
 8012cf4:	6078      	str	r0, [r7, #4]
 8012cf6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012cf8:	687b      	ldr	r3, [r7, #4]
 8012cfa:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8012cfe:	2b01      	cmp	r3, #1
 8012d00:	d101      	bne.n	8012d06 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8012d02:	2302      	movs	r3, #2
 8012d04:	e02d      	b.n	8012d62 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8012d06:	687b      	ldr	r3, [r7, #4]
 8012d08:	2201      	movs	r2, #1
 8012d0a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012d0e:	687b      	ldr	r3, [r7, #4]
 8012d10:	2224      	movs	r2, #36	; 0x24
 8012d12:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012d16:	687b      	ldr	r3, [r7, #4]
 8012d18:	681b      	ldr	r3, [r3, #0]
 8012d1a:	681b      	ldr	r3, [r3, #0]
 8012d1c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012d1e:	687b      	ldr	r3, [r7, #4]
 8012d20:	681b      	ldr	r3, [r3, #0]
 8012d22:	681a      	ldr	r2, [r3, #0]
 8012d24:	687b      	ldr	r3, [r7, #4]
 8012d26:	681b      	ldr	r3, [r3, #0]
 8012d28:	f022 0201 	bic.w	r2, r2, #1
 8012d2c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8012d2e:	687b      	ldr	r3, [r7, #4]
 8012d30:	681b      	ldr	r3, [r3, #0]
 8012d32:	689b      	ldr	r3, [r3, #8]
 8012d34:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8012d38:	687b      	ldr	r3, [r7, #4]
 8012d3a:	681b      	ldr	r3, [r3, #0]
 8012d3c:	683a      	ldr	r2, [r7, #0]
 8012d3e:	430a      	orrs	r2, r1
 8012d40:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8012d42:	6878      	ldr	r0, [r7, #4]
 8012d44:	f000 f850 	bl	8012de8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012d48:	687b      	ldr	r3, [r7, #4]
 8012d4a:	681b      	ldr	r3, [r3, #0]
 8012d4c:	68fa      	ldr	r2, [r7, #12]
 8012d4e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012d50:	687b      	ldr	r3, [r7, #4]
 8012d52:	2220      	movs	r2, #32
 8012d54:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012d58:	687b      	ldr	r3, [r7, #4]
 8012d5a:	2200      	movs	r2, #0
 8012d5c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8012d60:	2300      	movs	r3, #0
}
 8012d62:	4618      	mov	r0, r3
 8012d64:	3710      	adds	r7, #16
 8012d66:	46bd      	mov	sp, r7
 8012d68:	bd80      	pop	{r7, pc}

08012d6a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8012d6a:	b580      	push	{r7, lr}
 8012d6c:	b084      	sub	sp, #16
 8012d6e:	af00      	add	r7, sp, #0
 8012d70:	6078      	str	r0, [r7, #4]
 8012d72:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012d74:	687b      	ldr	r3, [r7, #4]
 8012d76:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8012d7a:	2b01      	cmp	r3, #1
 8012d7c:	d101      	bne.n	8012d82 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8012d7e:	2302      	movs	r3, #2
 8012d80:	e02d      	b.n	8012dde <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8012d82:	687b      	ldr	r3, [r7, #4]
 8012d84:	2201      	movs	r2, #1
 8012d86:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012d8a:	687b      	ldr	r3, [r7, #4]
 8012d8c:	2224      	movs	r2, #36	; 0x24
 8012d8e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012d92:	687b      	ldr	r3, [r7, #4]
 8012d94:	681b      	ldr	r3, [r3, #0]
 8012d96:	681b      	ldr	r3, [r3, #0]
 8012d98:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012d9a:	687b      	ldr	r3, [r7, #4]
 8012d9c:	681b      	ldr	r3, [r3, #0]
 8012d9e:	681a      	ldr	r2, [r3, #0]
 8012da0:	687b      	ldr	r3, [r7, #4]
 8012da2:	681b      	ldr	r3, [r3, #0]
 8012da4:	f022 0201 	bic.w	r2, r2, #1
 8012da8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8012daa:	687b      	ldr	r3, [r7, #4]
 8012dac:	681b      	ldr	r3, [r3, #0]
 8012dae:	689b      	ldr	r3, [r3, #8]
 8012db0:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8012db4:	687b      	ldr	r3, [r7, #4]
 8012db6:	681b      	ldr	r3, [r3, #0]
 8012db8:	683a      	ldr	r2, [r7, #0]
 8012dba:	430a      	orrs	r2, r1
 8012dbc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8012dbe:	6878      	ldr	r0, [r7, #4]
 8012dc0:	f000 f812 	bl	8012de8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012dc4:	687b      	ldr	r3, [r7, #4]
 8012dc6:	681b      	ldr	r3, [r3, #0]
 8012dc8:	68fa      	ldr	r2, [r7, #12]
 8012dca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012dcc:	687b      	ldr	r3, [r7, #4]
 8012dce:	2220      	movs	r2, #32
 8012dd0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012dd4:	687b      	ldr	r3, [r7, #4]
 8012dd6:	2200      	movs	r2, #0
 8012dd8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8012ddc:	2300      	movs	r3, #0
}
 8012dde:	4618      	mov	r0, r3
 8012de0:	3710      	adds	r7, #16
 8012de2:	46bd      	mov	sp, r7
 8012de4:	bd80      	pop	{r7, pc}
	...

08012de8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8012de8:	b480      	push	{r7}
 8012dea:	b085      	sub	sp, #20
 8012dec:	af00      	add	r7, sp, #0
 8012dee:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8012df0:	687b      	ldr	r3, [r7, #4]
 8012df2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8012df4:	2b00      	cmp	r3, #0
 8012df6:	d108      	bne.n	8012e0a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8012df8:	687b      	ldr	r3, [r7, #4]
 8012dfa:	2201      	movs	r2, #1
 8012dfc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8012e00:	687b      	ldr	r3, [r7, #4]
 8012e02:	2201      	movs	r2, #1
 8012e04:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8012e08:	e031      	b.n	8012e6e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8012e0a:	2310      	movs	r3, #16
 8012e0c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8012e0e:	2310      	movs	r3, #16
 8012e10:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8012e12:	687b      	ldr	r3, [r7, #4]
 8012e14:	681b      	ldr	r3, [r3, #0]
 8012e16:	689b      	ldr	r3, [r3, #8]
 8012e18:	0e5b      	lsrs	r3, r3, #25
 8012e1a:	b2db      	uxtb	r3, r3
 8012e1c:	f003 0307 	and.w	r3, r3, #7
 8012e20:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8012e22:	687b      	ldr	r3, [r7, #4]
 8012e24:	681b      	ldr	r3, [r3, #0]
 8012e26:	689b      	ldr	r3, [r3, #8]
 8012e28:	0f5b      	lsrs	r3, r3, #29
 8012e2a:	b2db      	uxtb	r3, r3
 8012e2c:	f003 0307 	and.w	r3, r3, #7
 8012e30:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012e32:	7bbb      	ldrb	r3, [r7, #14]
 8012e34:	7b3a      	ldrb	r2, [r7, #12]
 8012e36:	4911      	ldr	r1, [pc, #68]	; (8012e7c <UARTEx_SetNbDataToProcess+0x94>)
 8012e38:	5c8a      	ldrb	r2, [r1, r2]
 8012e3a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8012e3e:	7b3a      	ldrb	r2, [r7, #12]
 8012e40:	490f      	ldr	r1, [pc, #60]	; (8012e80 <UARTEx_SetNbDataToProcess+0x98>)
 8012e42:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012e44:	fb93 f3f2 	sdiv	r3, r3, r2
 8012e48:	b29a      	uxth	r2, r3
 8012e4a:	687b      	ldr	r3, [r7, #4]
 8012e4c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8012e50:	7bfb      	ldrb	r3, [r7, #15]
 8012e52:	7b7a      	ldrb	r2, [r7, #13]
 8012e54:	4909      	ldr	r1, [pc, #36]	; (8012e7c <UARTEx_SetNbDataToProcess+0x94>)
 8012e56:	5c8a      	ldrb	r2, [r1, r2]
 8012e58:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8012e5c:	7b7a      	ldrb	r2, [r7, #13]
 8012e5e:	4908      	ldr	r1, [pc, #32]	; (8012e80 <UARTEx_SetNbDataToProcess+0x98>)
 8012e60:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8012e62:	fb93 f3f2 	sdiv	r3, r3, r2
 8012e66:	b29a      	uxth	r2, r3
 8012e68:	687b      	ldr	r3, [r7, #4]
 8012e6a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8012e6e:	bf00      	nop
 8012e70:	3714      	adds	r7, #20
 8012e72:	46bd      	mov	sp, r7
 8012e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e78:	4770      	bx	lr
 8012e7a:	bf00      	nop
 8012e7c:	08020000 	.word	0x08020000
 8012e80:	08020008 	.word	0x08020008

08012e84 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8012e84:	b084      	sub	sp, #16
 8012e86:	b480      	push	{r7}
 8012e88:	b085      	sub	sp, #20
 8012e8a:	af00      	add	r7, sp, #0
 8012e8c:	6078      	str	r0, [r7, #4]
 8012e8e:	f107 001c 	add.w	r0, r7, #28
 8012e92:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8012e96:	2300      	movs	r3, #0
 8012e98:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 8012e9a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 8012e9c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 8012e9e:	431a      	orrs	r2, r3
             Init.BusWide             | \
 8012ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockPowerSave      | \
 8012ea2:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 8012ea4:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.BusWide             | \
 8012ea6:	431a      	orrs	r2, r3
             Init.ClockDiv
 8012ea8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.HardwareFlowControl | \
 8012eaa:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 8012eac:	68fa      	ldr	r2, [r7, #12]
 8012eae:	4313      	orrs	r3, r2
 8012eb0:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 8012eb2:	687b      	ldr	r3, [r7, #4]
 8012eb4:	685a      	ldr	r2, [r3, #4]
 8012eb6:	4b07      	ldr	r3, [pc, #28]	; (8012ed4 <SDMMC_Init+0x50>)
 8012eb8:	4013      	ands	r3, r2
 8012eba:	68fa      	ldr	r2, [r7, #12]
 8012ebc:	431a      	orrs	r2, r3
 8012ebe:	687b      	ldr	r3, [r7, #4]
 8012ec0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8012ec2:	2300      	movs	r3, #0
}
 8012ec4:	4618      	mov	r0, r3
 8012ec6:	3714      	adds	r7, #20
 8012ec8:	46bd      	mov	sp, r7
 8012eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ece:	b004      	add	sp, #16
 8012ed0:	4770      	bx	lr
 8012ed2:	bf00      	nop
 8012ed4:	ffc02c00 	.word	0xffc02c00

08012ed8 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8012ed8:	b480      	push	{r7}
 8012eda:	b083      	sub	sp, #12
 8012edc:	af00      	add	r7, sp, #0
 8012ede:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 8012ee0:	687b      	ldr	r3, [r7, #4]
 8012ee2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8012ee6:	4618      	mov	r0, r3
 8012ee8:	370c      	adds	r7, #12
 8012eea:	46bd      	mov	sp, r7
 8012eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ef0:	4770      	bx	lr

08012ef2 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 8012ef2:	b480      	push	{r7}
 8012ef4:	b083      	sub	sp, #12
 8012ef6:	af00      	add	r7, sp, #0
 8012ef8:	6078      	str	r0, [r7, #4]
 8012efa:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 8012efc:	683b      	ldr	r3, [r7, #0]
 8012efe:	681a      	ldr	r2, [r3, #0]
 8012f00:	687b      	ldr	r3, [r7, #4]
 8012f02:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8012f06:	2300      	movs	r3, #0
}
 8012f08:	4618      	mov	r0, r3
 8012f0a:	370c      	adds	r7, #12
 8012f0c:	46bd      	mov	sp, r7
 8012f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f12:	4770      	bx	lr

08012f14 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 8012f14:	b480      	push	{r7}
 8012f16:	b083      	sub	sp, #12
 8012f18:	af00      	add	r7, sp, #0
 8012f1a:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 8012f1c:	687b      	ldr	r3, [r7, #4]
 8012f1e:	681b      	ldr	r3, [r3, #0]
 8012f20:	f043 0203 	orr.w	r2, r3, #3
 8012f24:	687b      	ldr	r3, [r7, #4]
 8012f26:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8012f28:	2300      	movs	r3, #0
}
 8012f2a:	4618      	mov	r0, r3
 8012f2c:	370c      	adds	r7, #12
 8012f2e:	46bd      	mov	sp, r7
 8012f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f34:	4770      	bx	lr

08012f36 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 8012f36:	b480      	push	{r7}
 8012f38:	b083      	sub	sp, #12
 8012f3a:	af00      	add	r7, sp, #0
 8012f3c:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8012f3e:	687b      	ldr	r3, [r7, #4]
 8012f40:	681b      	ldr	r3, [r3, #0]
 8012f42:	f003 0303 	and.w	r3, r3, #3
}
 8012f46:	4618      	mov	r0, r3
 8012f48:	370c      	adds	r7, #12
 8012f4a:	46bd      	mov	sp, r7
 8012f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f50:	4770      	bx	lr
	...

08012f54 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8012f54:	b480      	push	{r7}
 8012f56:	b085      	sub	sp, #20
 8012f58:	af00      	add	r7, sp, #0
 8012f5a:	6078      	str	r0, [r7, #4]
 8012f5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8012f5e:	2300      	movs	r3, #0
 8012f60:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8012f62:	683b      	ldr	r3, [r7, #0]
 8012f64:	681a      	ldr	r2, [r3, #0]
 8012f66:	687b      	ldr	r3, [r7, #4]
 8012f68:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8012f6a:	683b      	ldr	r3, [r7, #0]
 8012f6c:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 8012f6e:	683b      	ldr	r3, [r7, #0]
 8012f70:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8012f72:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 8012f74:	683b      	ldr	r3, [r7, #0]
 8012f76:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 8012f78:	431a      	orrs	r2, r3
                       Command->CPSM);
 8012f7a:	683b      	ldr	r3, [r7, #0]
 8012f7c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 8012f7e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8012f80:	68fa      	ldr	r2, [r7, #12]
 8012f82:	4313      	orrs	r3, r2
 8012f84:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8012f86:	687b      	ldr	r3, [r7, #4]
 8012f88:	68da      	ldr	r2, [r3, #12]
 8012f8a:	4b06      	ldr	r3, [pc, #24]	; (8012fa4 <SDMMC_SendCommand+0x50>)
 8012f8c:	4013      	ands	r3, r2
 8012f8e:	68fa      	ldr	r2, [r7, #12]
 8012f90:	431a      	orrs	r2, r3
 8012f92:	687b      	ldr	r3, [r7, #4]
 8012f94:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8012f96:	2300      	movs	r3, #0
}
 8012f98:	4618      	mov	r0, r3
 8012f9a:	3714      	adds	r7, #20
 8012f9c:	46bd      	mov	sp, r7
 8012f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fa2:	4770      	bx	lr
 8012fa4:	fffee0c0 	.word	0xfffee0c0

08012fa8 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8012fa8:	b480      	push	{r7}
 8012faa:	b083      	sub	sp, #12
 8012fac:	af00      	add	r7, sp, #0
 8012fae:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8012fb0:	687b      	ldr	r3, [r7, #4]
 8012fb2:	691b      	ldr	r3, [r3, #16]
 8012fb4:	b2db      	uxtb	r3, r3
}
 8012fb6:	4618      	mov	r0, r3
 8012fb8:	370c      	adds	r7, #12
 8012fba:	46bd      	mov	sp, r7
 8012fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fc0:	4770      	bx	lr

08012fc2 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8012fc2:	b480      	push	{r7}
 8012fc4:	b085      	sub	sp, #20
 8012fc6:	af00      	add	r7, sp, #0
 8012fc8:	6078      	str	r0, [r7, #4]
 8012fca:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8012fcc:	687b      	ldr	r3, [r7, #4]
 8012fce:	3314      	adds	r3, #20
 8012fd0:	461a      	mov	r2, r3
 8012fd2:	683b      	ldr	r3, [r7, #0]
 8012fd4:	4413      	add	r3, r2
 8012fd6:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 8012fd8:	68fb      	ldr	r3, [r7, #12]
 8012fda:	681b      	ldr	r3, [r3, #0]
}
 8012fdc:	4618      	mov	r0, r3
 8012fde:	3714      	adds	r7, #20
 8012fe0:	46bd      	mov	sp, r7
 8012fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fe6:	4770      	bx	lr

08012fe8 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef *Data)
{
 8012fe8:	b480      	push	{r7}
 8012fea:	b085      	sub	sp, #20
 8012fec:	af00      	add	r7, sp, #0
 8012fee:	6078      	str	r0, [r7, #4]
 8012ff0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8012ff2:	2300      	movs	r3, #0
 8012ff4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8012ff6:	683b      	ldr	r3, [r7, #0]
 8012ff8:	681a      	ldr	r2, [r3, #0]
 8012ffa:	687b      	ldr	r3, [r7, #4]
 8012ffc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8012ffe:	683b      	ldr	r3, [r7, #0]
 8013000:	685a      	ldr	r2, [r3, #4]
 8013002:	687b      	ldr	r3, [r7, #4]
 8013004:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8013006:	683b      	ldr	r3, [r7, #0]
 8013008:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 801300a:	683b      	ldr	r3, [r7, #0]
 801300c:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 801300e:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 8013010:	683b      	ldr	r3, [r7, #0]
 8013012:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 8013014:	431a      	orrs	r2, r3
                       Data->DPSM);
 8013016:	683b      	ldr	r3, [r7, #0]
 8013018:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 801301a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 801301c:	68fa      	ldr	r2, [r7, #12]
 801301e:	4313      	orrs	r3, r2
 8013020:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8013022:	687b      	ldr	r3, [r7, #4]
 8013024:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013026:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 801302a:	68fb      	ldr	r3, [r7, #12]
 801302c:	431a      	orrs	r2, r3
 801302e:	687b      	ldr	r3, [r7, #4]
 8013030:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8013032:	2300      	movs	r3, #0

}
 8013034:	4618      	mov	r0, r3
 8013036:	3714      	adds	r7, #20
 8013038:	46bd      	mov	sp, r7
 801303a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801303e:	4770      	bx	lr

08013040 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8013040:	b580      	push	{r7, lr}
 8013042:	b088      	sub	sp, #32
 8013044:	af00      	add	r7, sp, #0
 8013046:	6078      	str	r0, [r7, #4]
 8013048:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 801304a:	683b      	ldr	r3, [r7, #0]
 801304c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 801304e:	2310      	movs	r3, #16
 8013050:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013052:	f44f 7380 	mov.w	r3, #256	; 0x100
 8013056:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013058:	2300      	movs	r3, #0
 801305a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801305c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013060:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013062:	f107 0308 	add.w	r3, r7, #8
 8013066:	4619      	mov	r1, r3
 8013068:	6878      	ldr	r0, [r7, #4]
 801306a:	f7ff ff73 	bl	8012f54 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 801306e:	f241 3288 	movw	r2, #5000	; 0x1388
 8013072:	2110      	movs	r1, #16
 8013074:	6878      	ldr	r0, [r7, #4]
 8013076:	f000 fa5f 	bl	8013538 <SDMMC_GetCmdResp1>
 801307a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801307c:	69fb      	ldr	r3, [r7, #28]
}
 801307e:	4618      	mov	r0, r3
 8013080:	3720      	adds	r7, #32
 8013082:	46bd      	mov	sp, r7
 8013084:	bd80      	pop	{r7, pc}

08013086 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8013086:	b580      	push	{r7, lr}
 8013088:	b088      	sub	sp, #32
 801308a:	af00      	add	r7, sp, #0
 801308c:	6078      	str	r0, [r7, #4]
 801308e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8013090:	683b      	ldr	r3, [r7, #0]
 8013092:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8013094:	2311      	movs	r3, #17
 8013096:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013098:	f44f 7380 	mov.w	r3, #256	; 0x100
 801309c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801309e:	2300      	movs	r3, #0
 80130a0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80130a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80130a6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80130a8:	f107 0308 	add.w	r3, r7, #8
 80130ac:	4619      	mov	r1, r3
 80130ae:	6878      	ldr	r0, [r7, #4]
 80130b0:	f7ff ff50 	bl	8012f54 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 80130b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80130b8:	2111      	movs	r1, #17
 80130ba:	6878      	ldr	r0, [r7, #4]
 80130bc:	f000 fa3c 	bl	8013538 <SDMMC_GetCmdResp1>
 80130c0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80130c2:	69fb      	ldr	r3, [r7, #28]
}
 80130c4:	4618      	mov	r0, r3
 80130c6:	3720      	adds	r7, #32
 80130c8:	46bd      	mov	sp, r7
 80130ca:	bd80      	pop	{r7, pc}

080130cc <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 80130cc:	b580      	push	{r7, lr}
 80130ce:	b088      	sub	sp, #32
 80130d0:	af00      	add	r7, sp, #0
 80130d2:	6078      	str	r0, [r7, #4]
 80130d4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80130d6:	683b      	ldr	r3, [r7, #0]
 80130d8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80130da:	2312      	movs	r3, #18
 80130dc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80130de:	f44f 7380 	mov.w	r3, #256	; 0x100
 80130e2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80130e4:	2300      	movs	r3, #0
 80130e6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80130e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80130ec:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80130ee:	f107 0308 	add.w	r3, r7, #8
 80130f2:	4619      	mov	r1, r3
 80130f4:	6878      	ldr	r0, [r7, #4]
 80130f6:	f7ff ff2d 	bl	8012f54 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 80130fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80130fe:	2112      	movs	r1, #18
 8013100:	6878      	ldr	r0, [r7, #4]
 8013102:	f000 fa19 	bl	8013538 <SDMMC_GetCmdResp1>
 8013106:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013108:	69fb      	ldr	r3, [r7, #28]
}
 801310a:	4618      	mov	r0, r3
 801310c:	3720      	adds	r7, #32
 801310e:	46bd      	mov	sp, r7
 8013110:	bd80      	pop	{r7, pc}

08013112 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8013112:	b580      	push	{r7, lr}
 8013114:	b088      	sub	sp, #32
 8013116:	af00      	add	r7, sp, #0
 8013118:	6078      	str	r0, [r7, #4]
 801311a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 801311c:	683b      	ldr	r3, [r7, #0]
 801311e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8013120:	2318      	movs	r3, #24
 8013122:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013124:	f44f 7380 	mov.w	r3, #256	; 0x100
 8013128:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801312a:	2300      	movs	r3, #0
 801312c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801312e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013132:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013134:	f107 0308 	add.w	r3, r7, #8
 8013138:	4619      	mov	r1, r3
 801313a:	6878      	ldr	r0, [r7, #4]
 801313c:	f7ff ff0a 	bl	8012f54 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8013140:	f241 3288 	movw	r2, #5000	; 0x1388
 8013144:	2118      	movs	r1, #24
 8013146:	6878      	ldr	r0, [r7, #4]
 8013148:	f000 f9f6 	bl	8013538 <SDMMC_GetCmdResp1>
 801314c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801314e:	69fb      	ldr	r3, [r7, #28]
}
 8013150:	4618      	mov	r0, r3
 8013152:	3720      	adds	r7, #32
 8013154:	46bd      	mov	sp, r7
 8013156:	bd80      	pop	{r7, pc}

08013158 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8013158:	b580      	push	{r7, lr}
 801315a:	b088      	sub	sp, #32
 801315c:	af00      	add	r7, sp, #0
 801315e:	6078      	str	r0, [r7, #4]
 8013160:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8013162:	683b      	ldr	r3, [r7, #0]
 8013164:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8013166:	2319      	movs	r3, #25
 8013168:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801316a:	f44f 7380 	mov.w	r3, #256	; 0x100
 801316e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013170:	2300      	movs	r3, #0
 8013172:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013174:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013178:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801317a:	f107 0308 	add.w	r3, r7, #8
 801317e:	4619      	mov	r1, r3
 8013180:	6878      	ldr	r0, [r7, #4]
 8013182:	f7ff fee7 	bl	8012f54 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8013186:	f241 3288 	movw	r2, #5000	; 0x1388
 801318a:	2119      	movs	r1, #25
 801318c:	6878      	ldr	r0, [r7, #4]
 801318e:	f000 f9d3 	bl	8013538 <SDMMC_GetCmdResp1>
 8013192:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013194:	69fb      	ldr	r3, [r7, #28]
}
 8013196:	4618      	mov	r0, r3
 8013198:	3720      	adds	r7, #32
 801319a:	46bd      	mov	sp, r7
 801319c:	bd80      	pop	{r7, pc}
	...

080131a0 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 80131a0:	b580      	push	{r7, lr}
 80131a2:	b088      	sub	sp, #32
 80131a4:	af00      	add	r7, sp, #0
 80131a6:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80131a8:	2300      	movs	r3, #0
 80131aa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80131ac:	230c      	movs	r3, #12
 80131ae:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80131b0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80131b4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80131b6:	2300      	movs	r3, #0
 80131b8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80131ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80131be:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 80131c0:	687b      	ldr	r3, [r7, #4]
 80131c2:	68db      	ldr	r3, [r3, #12]
 80131c4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80131c8:	687b      	ldr	r3, [r7, #4]
 80131ca:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 80131cc:	687b      	ldr	r3, [r7, #4]
 80131ce:	68db      	ldr	r3, [r3, #12]
 80131d0:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80131d4:	687b      	ldr	r3, [r7, #4]
 80131d6:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80131d8:	f107 0308 	add.w	r3, r7, #8
 80131dc:	4619      	mov	r1, r3
 80131de:	6878      	ldr	r0, [r7, #4]
 80131e0:	f7ff feb8 	bl	8012f54 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 80131e4:	4a0b      	ldr	r2, [pc, #44]	; (8013214 <SDMMC_CmdStopTransfer+0x74>)
 80131e6:	210c      	movs	r1, #12
 80131e8:	6878      	ldr	r0, [r7, #4]
 80131ea:	f000 f9a5 	bl	8013538 <SDMMC_GetCmdResp1>
 80131ee:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 80131f0:	687b      	ldr	r3, [r7, #4]
 80131f2:	68db      	ldr	r3, [r3, #12]
 80131f4:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80131f8:	687b      	ldr	r3, [r7, #4]
 80131fa:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 80131fc:	69fb      	ldr	r3, [r7, #28]
 80131fe:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8013202:	d101      	bne.n	8013208 <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 8013204:	2300      	movs	r3, #0
 8013206:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 8013208:	69fb      	ldr	r3, [r7, #28]
}
 801320a:	4618      	mov	r0, r3
 801320c:	3720      	adds	r7, #32
 801320e:	46bd      	mov	sp, r7
 8013210:	bd80      	pop	{r7, pc}
 8013212:	bf00      	nop
 8013214:	05f5e100 	.word	0x05f5e100

08013218 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 8013218:	b580      	push	{r7, lr}
 801321a:	b088      	sub	sp, #32
 801321c:	af00      	add	r7, sp, #0
 801321e:	6078      	str	r0, [r7, #4]
 8013220:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8013222:	683b      	ldr	r3, [r7, #0]
 8013224:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8013226:	2307      	movs	r3, #7
 8013228:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801322a:	f44f 7380 	mov.w	r3, #256	; 0x100
 801322e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013230:	2300      	movs	r3, #0
 8013232:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013234:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013238:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801323a:	f107 0308 	add.w	r3, r7, #8
 801323e:	4619      	mov	r1, r3
 8013240:	6878      	ldr	r0, [r7, #4]
 8013242:	f7ff fe87 	bl	8012f54 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8013246:	f241 3288 	movw	r2, #5000	; 0x1388
 801324a:	2107      	movs	r1, #7
 801324c:	6878      	ldr	r0, [r7, #4]
 801324e:	f000 f973 	bl	8013538 <SDMMC_GetCmdResp1>
 8013252:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013254:	69fb      	ldr	r3, [r7, #28]
}
 8013256:	4618      	mov	r0, r3
 8013258:	3720      	adds	r7, #32
 801325a:	46bd      	mov	sp, r7
 801325c:	bd80      	pop	{r7, pc}

0801325e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 801325e:	b580      	push	{r7, lr}
 8013260:	b088      	sub	sp, #32
 8013262:	af00      	add	r7, sp, #0
 8013264:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8013266:	2300      	movs	r3, #0
 8013268:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 801326a:	2300      	movs	r3, #0
 801326c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 801326e:	2300      	movs	r3, #0
 8013270:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013272:	2300      	movs	r3, #0
 8013274:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013276:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801327a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801327c:	f107 0308 	add.w	r3, r7, #8
 8013280:	4619      	mov	r1, r3
 8013282:	6878      	ldr	r0, [r7, #4]
 8013284:	f7ff fe66 	bl	8012f54 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8013288:	6878      	ldr	r0, [r7, #4]
 801328a:	f000 fb97 	bl	80139bc <SDMMC_GetCmdError>
 801328e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013290:	69fb      	ldr	r3, [r7, #28]
}
 8013292:	4618      	mov	r0, r3
 8013294:	3720      	adds	r7, #32
 8013296:	46bd      	mov	sp, r7
 8013298:	bd80      	pop	{r7, pc}

0801329a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 801329a:	b580      	push	{r7, lr}
 801329c:	b088      	sub	sp, #32
 801329e:	af00      	add	r7, sp, #0
 80132a0:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80132a2:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 80132a6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80132a8:	2308      	movs	r3, #8
 80132aa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80132ac:	f44f 7380 	mov.w	r3, #256	; 0x100
 80132b0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80132b2:	2300      	movs	r3, #0
 80132b4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80132b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80132ba:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80132bc:	f107 0308 	add.w	r3, r7, #8
 80132c0:	4619      	mov	r1, r3
 80132c2:	6878      	ldr	r0, [r7, #4]
 80132c4:	f7ff fe46 	bl	8012f54 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 80132c8:	6878      	ldr	r0, [r7, #4]
 80132ca:	f000 fb29 	bl	8013920 <SDMMC_GetCmdResp7>
 80132ce:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80132d0:	69fb      	ldr	r3, [r7, #28]
}
 80132d2:	4618      	mov	r0, r3
 80132d4:	3720      	adds	r7, #32
 80132d6:	46bd      	mov	sp, r7
 80132d8:	bd80      	pop	{r7, pc}

080132da <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80132da:	b580      	push	{r7, lr}
 80132dc:	b088      	sub	sp, #32
 80132de:	af00      	add	r7, sp, #0
 80132e0:	6078      	str	r0, [r7, #4]
 80132e2:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80132e4:	683b      	ldr	r3, [r7, #0]
 80132e6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80132e8:	2337      	movs	r3, #55	; 0x37
 80132ea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80132ec:	f44f 7380 	mov.w	r3, #256	; 0x100
 80132f0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80132f2:	2300      	movs	r3, #0
 80132f4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80132f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80132fa:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80132fc:	f107 0308 	add.w	r3, r7, #8
 8013300:	4619      	mov	r1, r3
 8013302:	6878      	ldr	r0, [r7, #4]
 8013304:	f7ff fe26 	bl	8012f54 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8013308:	f241 3288 	movw	r2, #5000	; 0x1388
 801330c:	2137      	movs	r1, #55	; 0x37
 801330e:	6878      	ldr	r0, [r7, #4]
 8013310:	f000 f912 	bl	8013538 <SDMMC_GetCmdResp1>
 8013314:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013316:	69fb      	ldr	r3, [r7, #28]
}
 8013318:	4618      	mov	r0, r3
 801331a:	3720      	adds	r7, #32
 801331c:	46bd      	mov	sp, r7
 801331e:	bd80      	pop	{r7, pc}

08013320 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8013320:	b580      	push	{r7, lr}
 8013322:	b088      	sub	sp, #32
 8013324:	af00      	add	r7, sp, #0
 8013326:	6078      	str	r0, [r7, #4]
 8013328:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 801332a:	683b      	ldr	r3, [r7, #0]
 801332c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 801332e:	2329      	movs	r3, #41	; 0x29
 8013330:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013332:	f44f 7380 	mov.w	r3, #256	; 0x100
 8013336:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013338:	2300      	movs	r3, #0
 801333a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801333c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013340:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013342:	f107 0308 	add.w	r3, r7, #8
 8013346:	4619      	mov	r1, r3
 8013348:	6878      	ldr	r0, [r7, #4]
 801334a:	f7ff fe03 	bl	8012f54 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 801334e:	6878      	ldr	r0, [r7, #4]
 8013350:	f000 fa2e 	bl	80137b0 <SDMMC_GetCmdResp3>
 8013354:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013356:	69fb      	ldr	r3, [r7, #28]
}
 8013358:	4618      	mov	r0, r3
 801335a:	3720      	adds	r7, #32
 801335c:	46bd      	mov	sp, r7
 801335e:	bd80      	pop	{r7, pc}

08013360 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8013360:	b580      	push	{r7, lr}
 8013362:	b088      	sub	sp, #32
 8013364:	af00      	add	r7, sp, #0
 8013366:	6078      	str	r0, [r7, #4]
 8013368:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 801336a:	683b      	ldr	r3, [r7, #0]
 801336c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 801336e:	2306      	movs	r3, #6
 8013370:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013372:	f44f 7380 	mov.w	r3, #256	; 0x100
 8013376:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013378:	2300      	movs	r3, #0
 801337a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801337c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013380:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013382:	f107 0308 	add.w	r3, r7, #8
 8013386:	4619      	mov	r1, r3
 8013388:	6878      	ldr	r0, [r7, #4]
 801338a:	f7ff fde3 	bl	8012f54 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 801338e:	f241 3288 	movw	r2, #5000	; 0x1388
 8013392:	2106      	movs	r1, #6
 8013394:	6878      	ldr	r0, [r7, #4]
 8013396:	f000 f8cf 	bl	8013538 <SDMMC_GetCmdResp1>
 801339a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801339c:	69fb      	ldr	r3, [r7, #28]
}
 801339e:	4618      	mov	r0, r3
 80133a0:	3720      	adds	r7, #32
 80133a2:	46bd      	mov	sp, r7
 80133a4:	bd80      	pop	{r7, pc}

080133a6 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 80133a6:	b580      	push	{r7, lr}
 80133a8:	b088      	sub	sp, #32
 80133aa:	af00      	add	r7, sp, #0
 80133ac:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 80133ae:	2300      	movs	r3, #0
 80133b0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80133b2:	2333      	movs	r3, #51	; 0x33
 80133b4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80133b6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80133ba:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80133bc:	2300      	movs	r3, #0
 80133be:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80133c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80133c4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80133c6:	f107 0308 	add.w	r3, r7, #8
 80133ca:	4619      	mov	r1, r3
 80133cc:	6878      	ldr	r0, [r7, #4]
 80133ce:	f7ff fdc1 	bl	8012f54 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 80133d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80133d6:	2133      	movs	r1, #51	; 0x33
 80133d8:	6878      	ldr	r0, [r7, #4]
 80133da:	f000 f8ad 	bl	8013538 <SDMMC_GetCmdResp1>
 80133de:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80133e0:	69fb      	ldr	r3, [r7, #28]
}
 80133e2:	4618      	mov	r0, r3
 80133e4:	3720      	adds	r7, #32
 80133e6:	46bd      	mov	sp, r7
 80133e8:	bd80      	pop	{r7, pc}

080133ea <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 80133ea:	b580      	push	{r7, lr}
 80133ec:	b088      	sub	sp, #32
 80133ee:	af00      	add	r7, sp, #0
 80133f0:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80133f2:	2300      	movs	r3, #0
 80133f4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80133f6:	2302      	movs	r3, #2
 80133f8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 80133fa:	f44f 7340 	mov.w	r3, #768	; 0x300
 80133fe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013400:	2300      	movs	r3, #0
 8013402:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013404:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013408:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801340a:	f107 0308 	add.w	r3, r7, #8
 801340e:	4619      	mov	r1, r3
 8013410:	6878      	ldr	r0, [r7, #4]
 8013412:	f7ff fd9f 	bl	8012f54 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8013416:	6878      	ldr	r0, [r7, #4]
 8013418:	f000 f980 	bl	801371c <SDMMC_GetCmdResp2>
 801341c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801341e:	69fb      	ldr	r3, [r7, #28]
}
 8013420:	4618      	mov	r0, r3
 8013422:	3720      	adds	r7, #32
 8013424:	46bd      	mov	sp, r7
 8013426:	bd80      	pop	{r7, pc}

08013428 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8013428:	b580      	push	{r7, lr}
 801342a:	b088      	sub	sp, #32
 801342c:	af00      	add	r7, sp, #0
 801342e:	6078      	str	r0, [r7, #4]
 8013430:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8013432:	683b      	ldr	r3, [r7, #0]
 8013434:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8013436:	2309      	movs	r3, #9
 8013438:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 801343a:	f44f 7340 	mov.w	r3, #768	; 0x300
 801343e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013440:	2300      	movs	r3, #0
 8013442:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013444:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013448:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801344a:	f107 0308 	add.w	r3, r7, #8
 801344e:	4619      	mov	r1, r3
 8013450:	6878      	ldr	r0, [r7, #4]
 8013452:	f7ff fd7f 	bl	8012f54 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8013456:	6878      	ldr	r0, [r7, #4]
 8013458:	f000 f960 	bl	801371c <SDMMC_GetCmdResp2>
 801345c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801345e:	69fb      	ldr	r3, [r7, #28]
}
 8013460:	4618      	mov	r0, r3
 8013462:	3720      	adds	r7, #32
 8013464:	46bd      	mov	sp, r7
 8013466:	bd80      	pop	{r7, pc}

08013468 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8013468:	b580      	push	{r7, lr}
 801346a:	b088      	sub	sp, #32
 801346c:	af00      	add	r7, sp, #0
 801346e:	6078      	str	r0, [r7, #4]
 8013470:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8013472:	2300      	movs	r3, #0
 8013474:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8013476:	2303      	movs	r3, #3
 8013478:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801347a:	f44f 7380 	mov.w	r3, #256	; 0x100
 801347e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013480:	2300      	movs	r3, #0
 8013482:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013484:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013488:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801348a:	f107 0308 	add.w	r3, r7, #8
 801348e:	4619      	mov	r1, r3
 8013490:	6878      	ldr	r0, [r7, #4]
 8013492:	f7ff fd5f 	bl	8012f54 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8013496:	683a      	ldr	r2, [r7, #0]
 8013498:	2103      	movs	r1, #3
 801349a:	6878      	ldr	r0, [r7, #4]
 801349c:	f000 f9c8 	bl	8013830 <SDMMC_GetCmdResp6>
 80134a0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80134a2:	69fb      	ldr	r3, [r7, #28]
}
 80134a4:	4618      	mov	r0, r3
 80134a6:	3720      	adds	r7, #32
 80134a8:	46bd      	mov	sp, r7
 80134aa:	bd80      	pop	{r7, pc}

080134ac <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80134ac:	b580      	push	{r7, lr}
 80134ae:	b088      	sub	sp, #32
 80134b0:	af00      	add	r7, sp, #0
 80134b2:	6078      	str	r0, [r7, #4]
 80134b4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 80134b6:	683b      	ldr	r3, [r7, #0]
 80134b8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80134ba:	230d      	movs	r3, #13
 80134bc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80134be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80134c2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80134c4:	2300      	movs	r3, #0
 80134c6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80134c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80134cc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80134ce:	f107 0308 	add.w	r3, r7, #8
 80134d2:	4619      	mov	r1, r3
 80134d4:	6878      	ldr	r0, [r7, #4]
 80134d6:	f7ff fd3d 	bl	8012f54 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 80134da:	f241 3288 	movw	r2, #5000	; 0x1388
 80134de:	210d      	movs	r1, #13
 80134e0:	6878      	ldr	r0, [r7, #4]
 80134e2:	f000 f829 	bl	8013538 <SDMMC_GetCmdResp1>
 80134e6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80134e8:	69fb      	ldr	r3, [r7, #28]
}
 80134ea:	4618      	mov	r0, r3
 80134ec:	3720      	adds	r7, #32
 80134ee:	46bd      	mov	sp, r7
 80134f0:	bd80      	pop	{r7, pc}

080134f2 <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 80134f2:	b580      	push	{r7, lr}
 80134f4:	b088      	sub	sp, #32
 80134f6:	af00      	add	r7, sp, #0
 80134f8:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 80134fa:	2300      	movs	r3, #0
 80134fc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 80134fe:	230d      	movs	r3, #13
 8013500:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013502:	f44f 7380 	mov.w	r3, #256	; 0x100
 8013506:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013508:	2300      	movs	r3, #0
 801350a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801350c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013510:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013512:	f107 0308 	add.w	r3, r7, #8
 8013516:	4619      	mov	r1, r3
 8013518:	6878      	ldr	r0, [r7, #4]
 801351a:	f7ff fd1b 	bl	8012f54 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 801351e:	f241 3288 	movw	r2, #5000	; 0x1388
 8013522:	210d      	movs	r1, #13
 8013524:	6878      	ldr	r0, [r7, #4]
 8013526:	f000 f807 	bl	8013538 <SDMMC_GetCmdResp1>
 801352a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801352c:	69fb      	ldr	r3, [r7, #28]
}
 801352e:	4618      	mov	r0, r3
 8013530:	3720      	adds	r7, #32
 8013532:	46bd      	mov	sp, r7
 8013534:	bd80      	pop	{r7, pc}
	...

08013538 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8013538:	b580      	push	{r7, lr}
 801353a:	b088      	sub	sp, #32
 801353c:	af00      	add	r7, sp, #0
 801353e:	60f8      	str	r0, [r7, #12]
 8013540:	460b      	mov	r3, r1
 8013542:	607a      	str	r2, [r7, #4]
 8013544:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 8013546:	4b70      	ldr	r3, [pc, #448]	; (8013708 <SDMMC_GetCmdResp1+0x1d0>)
 8013548:	681b      	ldr	r3, [r3, #0]
 801354a:	4a70      	ldr	r2, [pc, #448]	; (801370c <SDMMC_GetCmdResp1+0x1d4>)
 801354c:	fba2 2303 	umull	r2, r3, r2, r3
 8013550:	0a5a      	lsrs	r2, r3, #9
 8013552:	687b      	ldr	r3, [r7, #4]
 8013554:	fb02 f303 	mul.w	r3, r2, r3
 8013558:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 801355a:	69fb      	ldr	r3, [r7, #28]
 801355c:	1e5a      	subs	r2, r3, #1
 801355e:	61fa      	str	r2, [r7, #28]
 8013560:	2b00      	cmp	r3, #0
 8013562:	d102      	bne.n	801356a <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8013564:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8013568:	e0c9      	b.n	80136fe <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 801356a:	68fb      	ldr	r3, [r7, #12]
 801356c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801356e:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 8013570:	69ba      	ldr	r2, [r7, #24]
 8013572:	4b67      	ldr	r3, [pc, #412]	; (8013710 <SDMMC_GetCmdResp1+0x1d8>)
 8013574:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8013576:	2b00      	cmp	r3, #0
 8013578:	d0ef      	beq.n	801355a <SDMMC_GetCmdResp1+0x22>
 801357a:	69bb      	ldr	r3, [r7, #24]
 801357c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8013580:	2b00      	cmp	r3, #0
 8013582:	d1ea      	bne.n	801355a <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8013584:	68fb      	ldr	r3, [r7, #12]
 8013586:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013588:	f003 0304 	and.w	r3, r3, #4
 801358c:	2b00      	cmp	r3, #0
 801358e:	d004      	beq.n	801359a <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8013590:	68fb      	ldr	r3, [r7, #12]
 8013592:	2204      	movs	r2, #4
 8013594:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8013596:	2304      	movs	r3, #4
 8013598:	e0b1      	b.n	80136fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 801359a:	68fb      	ldr	r3, [r7, #12]
 801359c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801359e:	f003 0301 	and.w	r3, r3, #1
 80135a2:	2b00      	cmp	r3, #0
 80135a4:	d004      	beq.n	80135b0 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80135a6:	68fb      	ldr	r3, [r7, #12]
 80135a8:	2201      	movs	r2, #1
 80135aa:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80135ac:	2301      	movs	r3, #1
 80135ae:	e0a6      	b.n	80136fe <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80135b0:	68fb      	ldr	r3, [r7, #12]
 80135b2:	4a58      	ldr	r2, [pc, #352]	; (8013714 <SDMMC_GetCmdResp1+0x1dc>)
 80135b4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80135b6:	68f8      	ldr	r0, [r7, #12]
 80135b8:	f7ff fcf6 	bl	8012fa8 <SDMMC_GetCommandResponse>
 80135bc:	4603      	mov	r3, r0
 80135be:	461a      	mov	r2, r3
 80135c0:	7afb      	ldrb	r3, [r7, #11]
 80135c2:	4293      	cmp	r3, r2
 80135c4:	d001      	beq.n	80135ca <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80135c6:	2301      	movs	r3, #1
 80135c8:	e099      	b.n	80136fe <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80135ca:	2100      	movs	r1, #0
 80135cc:	68f8      	ldr	r0, [r7, #12]
 80135ce:	f7ff fcf8 	bl	8012fc2 <SDMMC_GetResponse>
 80135d2:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80135d4:	697a      	ldr	r2, [r7, #20]
 80135d6:	4b50      	ldr	r3, [pc, #320]	; (8013718 <SDMMC_GetCmdResp1+0x1e0>)
 80135d8:	4013      	ands	r3, r2
 80135da:	2b00      	cmp	r3, #0
 80135dc:	d101      	bne.n	80135e2 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 80135de:	2300      	movs	r3, #0
 80135e0:	e08d      	b.n	80136fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80135e2:	697b      	ldr	r3, [r7, #20]
 80135e4:	2b00      	cmp	r3, #0
 80135e6:	da02      	bge.n	80135ee <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80135e8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80135ec:	e087      	b.n	80136fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80135ee:	697b      	ldr	r3, [r7, #20]
 80135f0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80135f4:	2b00      	cmp	r3, #0
 80135f6:	d001      	beq.n	80135fc <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80135f8:	2340      	movs	r3, #64	; 0x40
 80135fa:	e080      	b.n	80136fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80135fc:	697b      	ldr	r3, [r7, #20]
 80135fe:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8013602:	2b00      	cmp	r3, #0
 8013604:	d001      	beq.n	801360a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8013606:	2380      	movs	r3, #128	; 0x80
 8013608:	e079      	b.n	80136fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 801360a:	697b      	ldr	r3, [r7, #20]
 801360c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8013610:	2b00      	cmp	r3, #0
 8013612:	d002      	beq.n	801361a <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8013614:	f44f 7380 	mov.w	r3, #256	; 0x100
 8013618:	e071      	b.n	80136fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 801361a:	697b      	ldr	r3, [r7, #20]
 801361c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8013620:	2b00      	cmp	r3, #0
 8013622:	d002      	beq.n	801362a <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8013624:	f44f 7300 	mov.w	r3, #512	; 0x200
 8013628:	e069      	b.n	80136fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 801362a:	697b      	ldr	r3, [r7, #20]
 801362c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8013630:	2b00      	cmp	r3, #0
 8013632:	d002      	beq.n	801363a <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8013634:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013638:	e061      	b.n	80136fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 801363a:	697b      	ldr	r3, [r7, #20]
 801363c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8013640:	2b00      	cmp	r3, #0
 8013642:	d002      	beq.n	801364a <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8013644:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8013648:	e059      	b.n	80136fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 801364a:	697b      	ldr	r3, [r7, #20]
 801364c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8013650:	2b00      	cmp	r3, #0
 8013652:	d002      	beq.n	801365a <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8013654:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013658:	e051      	b.n	80136fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 801365a:	697b      	ldr	r3, [r7, #20]
 801365c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8013660:	2b00      	cmp	r3, #0
 8013662:	d002      	beq.n	801366a <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8013664:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8013668:	e049      	b.n	80136fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 801366a:	697b      	ldr	r3, [r7, #20]
 801366c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8013670:	2b00      	cmp	r3, #0
 8013672:	d002      	beq.n	801367a <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8013674:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8013678:	e041      	b.n	80136fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 801367a:	697b      	ldr	r3, [r7, #20]
 801367c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8013680:	2b00      	cmp	r3, #0
 8013682:	d002      	beq.n	801368a <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8013684:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8013688:	e039      	b.n	80136fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 801368a:	697b      	ldr	r3, [r7, #20]
 801368c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8013690:	2b00      	cmp	r3, #0
 8013692:	d002      	beq.n	801369a <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8013694:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8013698:	e031      	b.n	80136fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 801369a:	697b      	ldr	r3, [r7, #20]
 801369c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80136a0:	2b00      	cmp	r3, #0
 80136a2:	d002      	beq.n	80136aa <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80136a4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80136a8:	e029      	b.n	80136fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80136aa:	697b      	ldr	r3, [r7, #20]
 80136ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80136b0:	2b00      	cmp	r3, #0
 80136b2:	d002      	beq.n	80136ba <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80136b4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80136b8:	e021      	b.n	80136fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80136ba:	697b      	ldr	r3, [r7, #20]
 80136bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80136c0:	2b00      	cmp	r3, #0
 80136c2:	d002      	beq.n	80136ca <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80136c4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80136c8:	e019      	b.n	80136fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80136ca:	697b      	ldr	r3, [r7, #20]
 80136cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80136d0:	2b00      	cmp	r3, #0
 80136d2:	d002      	beq.n	80136da <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80136d4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80136d8:	e011      	b.n	80136fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80136da:	697b      	ldr	r3, [r7, #20]
 80136dc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80136e0:	2b00      	cmp	r3, #0
 80136e2:	d002      	beq.n	80136ea <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 80136e4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80136e8:	e009      	b.n	80136fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80136ea:	697b      	ldr	r3, [r7, #20]
 80136ec:	f003 0308 	and.w	r3, r3, #8
 80136f0:	2b00      	cmp	r3, #0
 80136f2:	d002      	beq.n	80136fa <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80136f4:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80136f8:	e001      	b.n	80136fe <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80136fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80136fe:	4618      	mov	r0, r3
 8013700:	3720      	adds	r7, #32
 8013702:	46bd      	mov	sp, r7
 8013704:	bd80      	pop	{r7, pc}
 8013706:	bf00      	nop
 8013708:	24000000 	.word	0x24000000
 801370c:	10624dd3 	.word	0x10624dd3
 8013710:	00200045 	.word	0x00200045
 8013714:	002000c5 	.word	0x002000c5
 8013718:	fdffe008 	.word	0xfdffe008

0801371c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 801371c:	b480      	push	{r7}
 801371e:	b085      	sub	sp, #20
 8013720:	af00      	add	r7, sp, #0
 8013722:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8013724:	4b1f      	ldr	r3, [pc, #124]	; (80137a4 <SDMMC_GetCmdResp2+0x88>)
 8013726:	681b      	ldr	r3, [r3, #0]
 8013728:	4a1f      	ldr	r2, [pc, #124]	; (80137a8 <SDMMC_GetCmdResp2+0x8c>)
 801372a:	fba2 2303 	umull	r2, r3, r2, r3
 801372e:	0a5b      	lsrs	r3, r3, #9
 8013730:	f241 3288 	movw	r2, #5000	; 0x1388
 8013734:	fb02 f303 	mul.w	r3, r2, r3
 8013738:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 801373a:	68fb      	ldr	r3, [r7, #12]
 801373c:	1e5a      	subs	r2, r3, #1
 801373e:	60fa      	str	r2, [r7, #12]
 8013740:	2b00      	cmp	r3, #0
 8013742:	d102      	bne.n	801374a <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8013744:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8013748:	e026      	b.n	8013798 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 801374a:	687b      	ldr	r3, [r7, #4]
 801374c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801374e:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013750:	68bb      	ldr	r3, [r7, #8]
 8013752:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8013756:	2b00      	cmp	r3, #0
 8013758:	d0ef      	beq.n	801373a <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 801375a:	68bb      	ldr	r3, [r7, #8]
 801375c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013760:	2b00      	cmp	r3, #0
 8013762:	d1ea      	bne.n	801373a <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8013764:	687b      	ldr	r3, [r7, #4]
 8013766:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013768:	f003 0304 	and.w	r3, r3, #4
 801376c:	2b00      	cmp	r3, #0
 801376e:	d004      	beq.n	801377a <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8013770:	687b      	ldr	r3, [r7, #4]
 8013772:	2204      	movs	r2, #4
 8013774:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8013776:	2304      	movs	r3, #4
 8013778:	e00e      	b.n	8013798 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 801377a:	687b      	ldr	r3, [r7, #4]
 801377c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801377e:	f003 0301 	and.w	r3, r3, #1
 8013782:	2b00      	cmp	r3, #0
 8013784:	d004      	beq.n	8013790 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8013786:	687b      	ldr	r3, [r7, #4]
 8013788:	2201      	movs	r2, #1
 801378a:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 801378c:	2301      	movs	r3, #1
 801378e:	e003      	b.n	8013798 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8013790:	687b      	ldr	r3, [r7, #4]
 8013792:	4a06      	ldr	r2, [pc, #24]	; (80137ac <SDMMC_GetCmdResp2+0x90>)
 8013794:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8013796:	2300      	movs	r3, #0
}
 8013798:	4618      	mov	r0, r3
 801379a:	3714      	adds	r7, #20
 801379c:	46bd      	mov	sp, r7
 801379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137a2:	4770      	bx	lr
 80137a4:	24000000 	.word	0x24000000
 80137a8:	10624dd3 	.word	0x10624dd3
 80137ac:	002000c5 	.word	0x002000c5

080137b0 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 80137b0:	b480      	push	{r7}
 80137b2:	b085      	sub	sp, #20
 80137b4:	af00      	add	r7, sp, #0
 80137b6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80137b8:	4b1a      	ldr	r3, [pc, #104]	; (8013824 <SDMMC_GetCmdResp3+0x74>)
 80137ba:	681b      	ldr	r3, [r3, #0]
 80137bc:	4a1a      	ldr	r2, [pc, #104]	; (8013828 <SDMMC_GetCmdResp3+0x78>)
 80137be:	fba2 2303 	umull	r2, r3, r2, r3
 80137c2:	0a5b      	lsrs	r3, r3, #9
 80137c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80137c8:	fb02 f303 	mul.w	r3, r2, r3
 80137cc:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80137ce:	68fb      	ldr	r3, [r7, #12]
 80137d0:	1e5a      	subs	r2, r3, #1
 80137d2:	60fa      	str	r2, [r7, #12]
 80137d4:	2b00      	cmp	r3, #0
 80137d6:	d102      	bne.n	80137de <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80137d8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80137dc:	e01b      	b.n	8013816 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 80137de:	687b      	ldr	r3, [r7, #4]
 80137e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80137e2:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80137e4:	68bb      	ldr	r3, [r7, #8]
 80137e6:	f003 0345 	and.w	r3, r3, #69	; 0x45
 80137ea:	2b00      	cmp	r3, #0
 80137ec:	d0ef      	beq.n	80137ce <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80137ee:	68bb      	ldr	r3, [r7, #8]
 80137f0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80137f4:	2b00      	cmp	r3, #0
 80137f6:	d1ea      	bne.n	80137ce <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80137f8:	687b      	ldr	r3, [r7, #4]
 80137fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80137fc:	f003 0304 	and.w	r3, r3, #4
 8013800:	2b00      	cmp	r3, #0
 8013802:	d004      	beq.n	801380e <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8013804:	687b      	ldr	r3, [r7, #4]
 8013806:	2204      	movs	r2, #4
 8013808:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801380a:	2304      	movs	r3, #4
 801380c:	e003      	b.n	8013816 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 801380e:	687b      	ldr	r3, [r7, #4]
 8013810:	4a06      	ldr	r2, [pc, #24]	; (801382c <SDMMC_GetCmdResp3+0x7c>)
 8013812:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8013814:	2300      	movs	r3, #0
}
 8013816:	4618      	mov	r0, r3
 8013818:	3714      	adds	r7, #20
 801381a:	46bd      	mov	sp, r7
 801381c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013820:	4770      	bx	lr
 8013822:	bf00      	nop
 8013824:	24000000 	.word	0x24000000
 8013828:	10624dd3 	.word	0x10624dd3
 801382c:	002000c5 	.word	0x002000c5

08013830 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8013830:	b580      	push	{r7, lr}
 8013832:	b088      	sub	sp, #32
 8013834:	af00      	add	r7, sp, #0
 8013836:	60f8      	str	r0, [r7, #12]
 8013838:	460b      	mov	r3, r1
 801383a:	607a      	str	r2, [r7, #4]
 801383c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 801383e:	4b35      	ldr	r3, [pc, #212]	; (8013914 <SDMMC_GetCmdResp6+0xe4>)
 8013840:	681b      	ldr	r3, [r3, #0]
 8013842:	4a35      	ldr	r2, [pc, #212]	; (8013918 <SDMMC_GetCmdResp6+0xe8>)
 8013844:	fba2 2303 	umull	r2, r3, r2, r3
 8013848:	0a5b      	lsrs	r3, r3, #9
 801384a:	f241 3288 	movw	r2, #5000	; 0x1388
 801384e:	fb02 f303 	mul.w	r3, r2, r3
 8013852:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8013854:	69fb      	ldr	r3, [r7, #28]
 8013856:	1e5a      	subs	r2, r3, #1
 8013858:	61fa      	str	r2, [r7, #28]
 801385a:	2b00      	cmp	r3, #0
 801385c:	d102      	bne.n	8013864 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 801385e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8013862:	e052      	b.n	801390a <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8013864:	68fb      	ldr	r3, [r7, #12]
 8013866:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013868:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801386a:	69bb      	ldr	r3, [r7, #24]
 801386c:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8013870:	2b00      	cmp	r3, #0
 8013872:	d0ef      	beq.n	8013854 <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8013874:	69bb      	ldr	r3, [r7, #24]
 8013876:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801387a:	2b00      	cmp	r3, #0
 801387c:	d1ea      	bne.n	8013854 <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 801387e:	68fb      	ldr	r3, [r7, #12]
 8013880:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013882:	f003 0304 	and.w	r3, r3, #4
 8013886:	2b00      	cmp	r3, #0
 8013888:	d004      	beq.n	8013894 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 801388a:	68fb      	ldr	r3, [r7, #12]
 801388c:	2204      	movs	r2, #4
 801388e:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8013890:	2304      	movs	r3, #4
 8013892:	e03a      	b.n	801390a <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8013894:	68fb      	ldr	r3, [r7, #12]
 8013896:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013898:	f003 0301 	and.w	r3, r3, #1
 801389c:	2b00      	cmp	r3, #0
 801389e:	d004      	beq.n	80138aa <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80138a0:	68fb      	ldr	r3, [r7, #12]
 80138a2:	2201      	movs	r2, #1
 80138a4:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80138a6:	2301      	movs	r3, #1
 80138a8:	e02f      	b.n	801390a <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80138aa:	68f8      	ldr	r0, [r7, #12]
 80138ac:	f7ff fb7c 	bl	8012fa8 <SDMMC_GetCommandResponse>
 80138b0:	4603      	mov	r3, r0
 80138b2:	461a      	mov	r2, r3
 80138b4:	7afb      	ldrb	r3, [r7, #11]
 80138b6:	4293      	cmp	r3, r2
 80138b8:	d001      	beq.n	80138be <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80138ba:	2301      	movs	r3, #1
 80138bc:	e025      	b.n	801390a <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80138be:	68fb      	ldr	r3, [r7, #12]
 80138c0:	4a16      	ldr	r2, [pc, #88]	; (801391c <SDMMC_GetCmdResp6+0xec>)
 80138c2:	639a      	str	r2, [r3, #56]	; 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80138c4:	2100      	movs	r1, #0
 80138c6:	68f8      	ldr	r0, [r7, #12]
 80138c8:	f7ff fb7b 	bl	8012fc2 <SDMMC_GetResponse>
 80138cc:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 80138ce:	697b      	ldr	r3, [r7, #20]
 80138d0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80138d4:	2b00      	cmp	r3, #0
 80138d6:	d106      	bne.n	80138e6 <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 80138d8:	697b      	ldr	r3, [r7, #20]
 80138da:	0c1b      	lsrs	r3, r3, #16
 80138dc:	b29a      	uxth	r2, r3
 80138de:	687b      	ldr	r3, [r7, #4]
 80138e0:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 80138e2:	2300      	movs	r3, #0
 80138e4:	e011      	b.n	801390a <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80138e6:	697b      	ldr	r3, [r7, #20]
 80138e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80138ec:	2b00      	cmp	r3, #0
 80138ee:	d002      	beq.n	80138f6 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80138f0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80138f4:	e009      	b.n	801390a <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80138f6:	697b      	ldr	r3, [r7, #20]
 80138f8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80138fc:	2b00      	cmp	r3, #0
 80138fe:	d002      	beq.n	8013906 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8013900:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013904:	e001      	b.n	801390a <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8013906:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 801390a:	4618      	mov	r0, r3
 801390c:	3720      	adds	r7, #32
 801390e:	46bd      	mov	sp, r7
 8013910:	bd80      	pop	{r7, pc}
 8013912:	bf00      	nop
 8013914:	24000000 	.word	0x24000000
 8013918:	10624dd3 	.word	0x10624dd3
 801391c:	002000c5 	.word	0x002000c5

08013920 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8013920:	b480      	push	{r7}
 8013922:	b085      	sub	sp, #20
 8013924:	af00      	add	r7, sp, #0
 8013926:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8013928:	4b22      	ldr	r3, [pc, #136]	; (80139b4 <SDMMC_GetCmdResp7+0x94>)
 801392a:	681b      	ldr	r3, [r3, #0]
 801392c:	4a22      	ldr	r2, [pc, #136]	; (80139b8 <SDMMC_GetCmdResp7+0x98>)
 801392e:	fba2 2303 	umull	r2, r3, r2, r3
 8013932:	0a5b      	lsrs	r3, r3, #9
 8013934:	f241 3288 	movw	r2, #5000	; 0x1388
 8013938:	fb02 f303 	mul.w	r3, r2, r3
 801393c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 801393e:	68fb      	ldr	r3, [r7, #12]
 8013940:	1e5a      	subs	r2, r3, #1
 8013942:	60fa      	str	r2, [r7, #12]
 8013944:	2b00      	cmp	r3, #0
 8013946:	d102      	bne.n	801394e <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8013948:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 801394c:	e02c      	b.n	80139a8 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 801394e:	687b      	ldr	r3, [r7, #4]
 8013950:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013952:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013954:	68bb      	ldr	r3, [r7, #8]
 8013956:	f003 0345 	and.w	r3, r3, #69	; 0x45
 801395a:	2b00      	cmp	r3, #0
 801395c:	d0ef      	beq.n	801393e <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 801395e:	68bb      	ldr	r3, [r7, #8]
 8013960:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013964:	2b00      	cmp	r3, #0
 8013966:	d1ea      	bne.n	801393e <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8013968:	687b      	ldr	r3, [r7, #4]
 801396a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801396c:	f003 0304 	and.w	r3, r3, #4
 8013970:	2b00      	cmp	r3, #0
 8013972:	d004      	beq.n	801397e <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8013974:	687b      	ldr	r3, [r7, #4]
 8013976:	2204      	movs	r2, #4
 8013978:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801397a:	2304      	movs	r3, #4
 801397c:	e014      	b.n	80139a8 <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 801397e:	687b      	ldr	r3, [r7, #4]
 8013980:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013982:	f003 0301 	and.w	r3, r3, #1
 8013986:	2b00      	cmp	r3, #0
 8013988:	d004      	beq.n	8013994 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 801398a:	687b      	ldr	r3, [r7, #4]
 801398c:	2201      	movs	r2, #1
 801398e:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8013990:	2301      	movs	r3, #1
 8013992:	e009      	b.n	80139a8 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8013994:	687b      	ldr	r3, [r7, #4]
 8013996:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013998:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801399c:	2b00      	cmp	r3, #0
 801399e:	d002      	beq.n	80139a6 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 80139a0:	687b      	ldr	r3, [r7, #4]
 80139a2:	2240      	movs	r2, #64	; 0x40
 80139a4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80139a6:	2300      	movs	r3, #0

}
 80139a8:	4618      	mov	r0, r3
 80139aa:	3714      	adds	r7, #20
 80139ac:	46bd      	mov	sp, r7
 80139ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139b2:	4770      	bx	lr
 80139b4:	24000000 	.word	0x24000000
 80139b8:	10624dd3 	.word	0x10624dd3

080139bc <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 80139bc:	b480      	push	{r7}
 80139be:	b085      	sub	sp, #20
 80139c0:	af00      	add	r7, sp, #0
 80139c2:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80139c4:	4b11      	ldr	r3, [pc, #68]	; (8013a0c <SDMMC_GetCmdError+0x50>)
 80139c6:	681b      	ldr	r3, [r3, #0]
 80139c8:	4a11      	ldr	r2, [pc, #68]	; (8013a10 <SDMMC_GetCmdError+0x54>)
 80139ca:	fba2 2303 	umull	r2, r3, r2, r3
 80139ce:	0a5b      	lsrs	r3, r3, #9
 80139d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80139d4:	fb02 f303 	mul.w	r3, r2, r3
 80139d8:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80139da:	68fb      	ldr	r3, [r7, #12]
 80139dc:	1e5a      	subs	r2, r3, #1
 80139de:	60fa      	str	r2, [r7, #12]
 80139e0:	2b00      	cmp	r3, #0
 80139e2:	d102      	bne.n	80139ea <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80139e4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80139e8:	e009      	b.n	80139fe <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 80139ea:	687b      	ldr	r3, [r7, #4]
 80139ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80139ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80139f2:	2b00      	cmp	r3, #0
 80139f4:	d0f1      	beq.n	80139da <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80139f6:	687b      	ldr	r3, [r7, #4]
 80139f8:	4a06      	ldr	r2, [pc, #24]	; (8013a14 <SDMMC_GetCmdError+0x58>)
 80139fa:	639a      	str	r2, [r3, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 80139fc:	2300      	movs	r3, #0
}
 80139fe:	4618      	mov	r0, r3
 8013a00:	3714      	adds	r7, #20
 8013a02:	46bd      	mov	sp, r7
 8013a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a08:	4770      	bx	lr
 8013a0a:	bf00      	nop
 8013a0c:	24000000 	.word	0x24000000
 8013a10:	10624dd3 	.word	0x10624dd3
 8013a14:	002000c5 	.word	0x002000c5

08013a18 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8013a18:	b084      	sub	sp, #16
 8013a1a:	b580      	push	{r7, lr}
 8013a1c:	b084      	sub	sp, #16
 8013a1e:	af00      	add	r7, sp, #0
 8013a20:	6078      	str	r0, [r7, #4]
 8013a22:	f107 001c 	add.w	r0, r7, #28
 8013a26:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8013a2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013a2c:	2b01      	cmp	r3, #1
 8013a2e:	d120      	bne.n	8013a72 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8013a30:	687b      	ldr	r3, [r7, #4]
 8013a32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013a34:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8013a38:	687b      	ldr	r3, [r7, #4]
 8013a3a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8013a3c:	687b      	ldr	r3, [r7, #4]
 8013a3e:	68da      	ldr	r2, [r3, #12]
 8013a40:	4b2a      	ldr	r3, [pc, #168]	; (8013aec <USB_CoreInit+0xd4>)
 8013a42:	4013      	ands	r3, r2
 8013a44:	687a      	ldr	r2, [r7, #4]
 8013a46:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8013a48:	687b      	ldr	r3, [r7, #4]
 8013a4a:	68db      	ldr	r3, [r3, #12]
 8013a4c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8013a50:	687b      	ldr	r3, [r7, #4]
 8013a52:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8013a54:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013a56:	2b01      	cmp	r3, #1
 8013a58:	d105      	bne.n	8013a66 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8013a5a:	687b      	ldr	r3, [r7, #4]
 8013a5c:	68db      	ldr	r3, [r3, #12]
 8013a5e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8013a62:	687b      	ldr	r3, [r7, #4]
 8013a64:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8013a66:	6878      	ldr	r0, [r7, #4]
 8013a68:	f001 faf8 	bl	801505c <USB_CoreReset>
 8013a6c:	4603      	mov	r3, r0
 8013a6e:	73fb      	strb	r3, [r7, #15]
 8013a70:	e01a      	b.n	8013aa8 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8013a72:	687b      	ldr	r3, [r7, #4]
 8013a74:	68db      	ldr	r3, [r3, #12]
 8013a76:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8013a7a:	687b      	ldr	r3, [r7, #4]
 8013a7c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8013a7e:	6878      	ldr	r0, [r7, #4]
 8013a80:	f001 faec 	bl	801505c <USB_CoreReset>
 8013a84:	4603      	mov	r3, r0
 8013a86:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8013a88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013a8a:	2b00      	cmp	r3, #0
 8013a8c:	d106      	bne.n	8013a9c <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8013a8e:	687b      	ldr	r3, [r7, #4]
 8013a90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013a92:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8013a96:	687b      	ldr	r3, [r7, #4]
 8013a98:	639a      	str	r2, [r3, #56]	; 0x38
 8013a9a:	e005      	b.n	8013aa8 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8013a9c:	687b      	ldr	r3, [r7, #4]
 8013a9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013aa0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8013aa4:	687b      	ldr	r3, [r7, #4]
 8013aa6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8013aa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013aaa:	2b01      	cmp	r3, #1
 8013aac:	d116      	bne.n	8013adc <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8013aae:	687b      	ldr	r3, [r7, #4]
 8013ab0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8013ab2:	b29a      	uxth	r2, r3
 8013ab4:	687b      	ldr	r3, [r7, #4]
 8013ab6:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8013ab8:	687b      	ldr	r3, [r7, #4]
 8013aba:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8013abc:	4b0c      	ldr	r3, [pc, #48]	; (8013af0 <USB_CoreInit+0xd8>)
 8013abe:	4313      	orrs	r3, r2
 8013ac0:	687a      	ldr	r2, [r7, #4]
 8013ac2:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8013ac4:	687b      	ldr	r3, [r7, #4]
 8013ac6:	689b      	ldr	r3, [r3, #8]
 8013ac8:	f043 0206 	orr.w	r2, r3, #6
 8013acc:	687b      	ldr	r3, [r7, #4]
 8013ace:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8013ad0:	687b      	ldr	r3, [r7, #4]
 8013ad2:	689b      	ldr	r3, [r3, #8]
 8013ad4:	f043 0220 	orr.w	r2, r3, #32
 8013ad8:	687b      	ldr	r3, [r7, #4]
 8013ada:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8013adc:	7bfb      	ldrb	r3, [r7, #15]
}
 8013ade:	4618      	mov	r0, r3
 8013ae0:	3710      	adds	r7, #16
 8013ae2:	46bd      	mov	sp, r7
 8013ae4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8013ae8:	b004      	add	sp, #16
 8013aea:	4770      	bx	lr
 8013aec:	ffbdffbf 	.word	0xffbdffbf
 8013af0:	03ee0000 	.word	0x03ee0000

08013af4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8013af4:	b480      	push	{r7}
 8013af6:	b087      	sub	sp, #28
 8013af8:	af00      	add	r7, sp, #0
 8013afa:	60f8      	str	r0, [r7, #12]
 8013afc:	60b9      	str	r1, [r7, #8]
 8013afe:	4613      	mov	r3, r2
 8013b00:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8013b02:	79fb      	ldrb	r3, [r7, #7]
 8013b04:	2b02      	cmp	r3, #2
 8013b06:	d165      	bne.n	8013bd4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8013b08:	68bb      	ldr	r3, [r7, #8]
 8013b0a:	4a41      	ldr	r2, [pc, #260]	; (8013c10 <USB_SetTurnaroundTime+0x11c>)
 8013b0c:	4293      	cmp	r3, r2
 8013b0e:	d906      	bls.n	8013b1e <USB_SetTurnaroundTime+0x2a>
 8013b10:	68bb      	ldr	r3, [r7, #8]
 8013b12:	4a40      	ldr	r2, [pc, #256]	; (8013c14 <USB_SetTurnaroundTime+0x120>)
 8013b14:	4293      	cmp	r3, r2
 8013b16:	d202      	bcs.n	8013b1e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8013b18:	230f      	movs	r3, #15
 8013b1a:	617b      	str	r3, [r7, #20]
 8013b1c:	e062      	b.n	8013be4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8013b1e:	68bb      	ldr	r3, [r7, #8]
 8013b20:	4a3c      	ldr	r2, [pc, #240]	; (8013c14 <USB_SetTurnaroundTime+0x120>)
 8013b22:	4293      	cmp	r3, r2
 8013b24:	d306      	bcc.n	8013b34 <USB_SetTurnaroundTime+0x40>
 8013b26:	68bb      	ldr	r3, [r7, #8]
 8013b28:	4a3b      	ldr	r2, [pc, #236]	; (8013c18 <USB_SetTurnaroundTime+0x124>)
 8013b2a:	4293      	cmp	r3, r2
 8013b2c:	d202      	bcs.n	8013b34 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8013b2e:	230e      	movs	r3, #14
 8013b30:	617b      	str	r3, [r7, #20]
 8013b32:	e057      	b.n	8013be4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8013b34:	68bb      	ldr	r3, [r7, #8]
 8013b36:	4a38      	ldr	r2, [pc, #224]	; (8013c18 <USB_SetTurnaroundTime+0x124>)
 8013b38:	4293      	cmp	r3, r2
 8013b3a:	d306      	bcc.n	8013b4a <USB_SetTurnaroundTime+0x56>
 8013b3c:	68bb      	ldr	r3, [r7, #8]
 8013b3e:	4a37      	ldr	r2, [pc, #220]	; (8013c1c <USB_SetTurnaroundTime+0x128>)
 8013b40:	4293      	cmp	r3, r2
 8013b42:	d202      	bcs.n	8013b4a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8013b44:	230d      	movs	r3, #13
 8013b46:	617b      	str	r3, [r7, #20]
 8013b48:	e04c      	b.n	8013be4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8013b4a:	68bb      	ldr	r3, [r7, #8]
 8013b4c:	4a33      	ldr	r2, [pc, #204]	; (8013c1c <USB_SetTurnaroundTime+0x128>)
 8013b4e:	4293      	cmp	r3, r2
 8013b50:	d306      	bcc.n	8013b60 <USB_SetTurnaroundTime+0x6c>
 8013b52:	68bb      	ldr	r3, [r7, #8]
 8013b54:	4a32      	ldr	r2, [pc, #200]	; (8013c20 <USB_SetTurnaroundTime+0x12c>)
 8013b56:	4293      	cmp	r3, r2
 8013b58:	d802      	bhi.n	8013b60 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8013b5a:	230c      	movs	r3, #12
 8013b5c:	617b      	str	r3, [r7, #20]
 8013b5e:	e041      	b.n	8013be4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8013b60:	68bb      	ldr	r3, [r7, #8]
 8013b62:	4a2f      	ldr	r2, [pc, #188]	; (8013c20 <USB_SetTurnaroundTime+0x12c>)
 8013b64:	4293      	cmp	r3, r2
 8013b66:	d906      	bls.n	8013b76 <USB_SetTurnaroundTime+0x82>
 8013b68:	68bb      	ldr	r3, [r7, #8]
 8013b6a:	4a2e      	ldr	r2, [pc, #184]	; (8013c24 <USB_SetTurnaroundTime+0x130>)
 8013b6c:	4293      	cmp	r3, r2
 8013b6e:	d802      	bhi.n	8013b76 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8013b70:	230b      	movs	r3, #11
 8013b72:	617b      	str	r3, [r7, #20]
 8013b74:	e036      	b.n	8013be4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8013b76:	68bb      	ldr	r3, [r7, #8]
 8013b78:	4a2a      	ldr	r2, [pc, #168]	; (8013c24 <USB_SetTurnaroundTime+0x130>)
 8013b7a:	4293      	cmp	r3, r2
 8013b7c:	d906      	bls.n	8013b8c <USB_SetTurnaroundTime+0x98>
 8013b7e:	68bb      	ldr	r3, [r7, #8]
 8013b80:	4a29      	ldr	r2, [pc, #164]	; (8013c28 <USB_SetTurnaroundTime+0x134>)
 8013b82:	4293      	cmp	r3, r2
 8013b84:	d802      	bhi.n	8013b8c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8013b86:	230a      	movs	r3, #10
 8013b88:	617b      	str	r3, [r7, #20]
 8013b8a:	e02b      	b.n	8013be4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8013b8c:	68bb      	ldr	r3, [r7, #8]
 8013b8e:	4a26      	ldr	r2, [pc, #152]	; (8013c28 <USB_SetTurnaroundTime+0x134>)
 8013b90:	4293      	cmp	r3, r2
 8013b92:	d906      	bls.n	8013ba2 <USB_SetTurnaroundTime+0xae>
 8013b94:	68bb      	ldr	r3, [r7, #8]
 8013b96:	4a25      	ldr	r2, [pc, #148]	; (8013c2c <USB_SetTurnaroundTime+0x138>)
 8013b98:	4293      	cmp	r3, r2
 8013b9a:	d202      	bcs.n	8013ba2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8013b9c:	2309      	movs	r3, #9
 8013b9e:	617b      	str	r3, [r7, #20]
 8013ba0:	e020      	b.n	8013be4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8013ba2:	68bb      	ldr	r3, [r7, #8]
 8013ba4:	4a21      	ldr	r2, [pc, #132]	; (8013c2c <USB_SetTurnaroundTime+0x138>)
 8013ba6:	4293      	cmp	r3, r2
 8013ba8:	d306      	bcc.n	8013bb8 <USB_SetTurnaroundTime+0xc4>
 8013baa:	68bb      	ldr	r3, [r7, #8]
 8013bac:	4a20      	ldr	r2, [pc, #128]	; (8013c30 <USB_SetTurnaroundTime+0x13c>)
 8013bae:	4293      	cmp	r3, r2
 8013bb0:	d802      	bhi.n	8013bb8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8013bb2:	2308      	movs	r3, #8
 8013bb4:	617b      	str	r3, [r7, #20]
 8013bb6:	e015      	b.n	8013be4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8013bb8:	68bb      	ldr	r3, [r7, #8]
 8013bba:	4a1d      	ldr	r2, [pc, #116]	; (8013c30 <USB_SetTurnaroundTime+0x13c>)
 8013bbc:	4293      	cmp	r3, r2
 8013bbe:	d906      	bls.n	8013bce <USB_SetTurnaroundTime+0xda>
 8013bc0:	68bb      	ldr	r3, [r7, #8]
 8013bc2:	4a1c      	ldr	r2, [pc, #112]	; (8013c34 <USB_SetTurnaroundTime+0x140>)
 8013bc4:	4293      	cmp	r3, r2
 8013bc6:	d202      	bcs.n	8013bce <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8013bc8:	2307      	movs	r3, #7
 8013bca:	617b      	str	r3, [r7, #20]
 8013bcc:	e00a      	b.n	8013be4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8013bce:	2306      	movs	r3, #6
 8013bd0:	617b      	str	r3, [r7, #20]
 8013bd2:	e007      	b.n	8013be4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8013bd4:	79fb      	ldrb	r3, [r7, #7]
 8013bd6:	2b00      	cmp	r3, #0
 8013bd8:	d102      	bne.n	8013be0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8013bda:	2309      	movs	r3, #9
 8013bdc:	617b      	str	r3, [r7, #20]
 8013bde:	e001      	b.n	8013be4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8013be0:	2309      	movs	r3, #9
 8013be2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8013be4:	68fb      	ldr	r3, [r7, #12]
 8013be6:	68db      	ldr	r3, [r3, #12]
 8013be8:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8013bec:	68fb      	ldr	r3, [r7, #12]
 8013bee:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8013bf0:	68fb      	ldr	r3, [r7, #12]
 8013bf2:	68da      	ldr	r2, [r3, #12]
 8013bf4:	697b      	ldr	r3, [r7, #20]
 8013bf6:	029b      	lsls	r3, r3, #10
 8013bf8:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8013bfc:	431a      	orrs	r2, r3
 8013bfe:	68fb      	ldr	r3, [r7, #12]
 8013c00:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8013c02:	2300      	movs	r3, #0
}
 8013c04:	4618      	mov	r0, r3
 8013c06:	371c      	adds	r7, #28
 8013c08:	46bd      	mov	sp, r7
 8013c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c0e:	4770      	bx	lr
 8013c10:	00d8acbf 	.word	0x00d8acbf
 8013c14:	00e4e1c0 	.word	0x00e4e1c0
 8013c18:	00f42400 	.word	0x00f42400
 8013c1c:	01067380 	.word	0x01067380
 8013c20:	011a499f 	.word	0x011a499f
 8013c24:	01312cff 	.word	0x01312cff
 8013c28:	014ca43f 	.word	0x014ca43f
 8013c2c:	016e3600 	.word	0x016e3600
 8013c30:	01a6ab1f 	.word	0x01a6ab1f
 8013c34:	01e84800 	.word	0x01e84800

08013c38 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8013c38:	b480      	push	{r7}
 8013c3a:	b083      	sub	sp, #12
 8013c3c:	af00      	add	r7, sp, #0
 8013c3e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8013c40:	687b      	ldr	r3, [r7, #4]
 8013c42:	689b      	ldr	r3, [r3, #8]
 8013c44:	f043 0201 	orr.w	r2, r3, #1
 8013c48:	687b      	ldr	r3, [r7, #4]
 8013c4a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8013c4c:	2300      	movs	r3, #0
}
 8013c4e:	4618      	mov	r0, r3
 8013c50:	370c      	adds	r7, #12
 8013c52:	46bd      	mov	sp, r7
 8013c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c58:	4770      	bx	lr

08013c5a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8013c5a:	b480      	push	{r7}
 8013c5c:	b083      	sub	sp, #12
 8013c5e:	af00      	add	r7, sp, #0
 8013c60:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8013c62:	687b      	ldr	r3, [r7, #4]
 8013c64:	689b      	ldr	r3, [r3, #8]
 8013c66:	f023 0201 	bic.w	r2, r3, #1
 8013c6a:	687b      	ldr	r3, [r7, #4]
 8013c6c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8013c6e:	2300      	movs	r3, #0
}
 8013c70:	4618      	mov	r0, r3
 8013c72:	370c      	adds	r7, #12
 8013c74:	46bd      	mov	sp, r7
 8013c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c7a:	4770      	bx	lr

08013c7c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8013c7c:	b580      	push	{r7, lr}
 8013c7e:	b084      	sub	sp, #16
 8013c80:	af00      	add	r7, sp, #0
 8013c82:	6078      	str	r0, [r7, #4]
 8013c84:	460b      	mov	r3, r1
 8013c86:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8013c88:	2300      	movs	r3, #0
 8013c8a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8013c8c:	687b      	ldr	r3, [r7, #4]
 8013c8e:	68db      	ldr	r3, [r3, #12]
 8013c90:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8013c94:	687b      	ldr	r3, [r7, #4]
 8013c96:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8013c98:	78fb      	ldrb	r3, [r7, #3]
 8013c9a:	2b01      	cmp	r3, #1
 8013c9c:	d115      	bne.n	8013cca <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8013c9e:	687b      	ldr	r3, [r7, #4]
 8013ca0:	68db      	ldr	r3, [r3, #12]
 8013ca2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8013ca6:	687b      	ldr	r3, [r7, #4]
 8013ca8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8013caa:	2001      	movs	r0, #1
 8013cac:	f7f0 fa5a 	bl	8004164 <HAL_Delay>
      ms++;
 8013cb0:	68fb      	ldr	r3, [r7, #12]
 8013cb2:	3301      	adds	r3, #1
 8013cb4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8013cb6:	6878      	ldr	r0, [r7, #4]
 8013cb8:	f001 f93f 	bl	8014f3a <USB_GetMode>
 8013cbc:	4603      	mov	r3, r0
 8013cbe:	2b01      	cmp	r3, #1
 8013cc0:	d01e      	beq.n	8013d00 <USB_SetCurrentMode+0x84>
 8013cc2:	68fb      	ldr	r3, [r7, #12]
 8013cc4:	2b31      	cmp	r3, #49	; 0x31
 8013cc6:	d9f0      	bls.n	8013caa <USB_SetCurrentMode+0x2e>
 8013cc8:	e01a      	b.n	8013d00 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8013cca:	78fb      	ldrb	r3, [r7, #3]
 8013ccc:	2b00      	cmp	r3, #0
 8013cce:	d115      	bne.n	8013cfc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8013cd0:	687b      	ldr	r3, [r7, #4]
 8013cd2:	68db      	ldr	r3, [r3, #12]
 8013cd4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8013cd8:	687b      	ldr	r3, [r7, #4]
 8013cda:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8013cdc:	2001      	movs	r0, #1
 8013cde:	f7f0 fa41 	bl	8004164 <HAL_Delay>
      ms++;
 8013ce2:	68fb      	ldr	r3, [r7, #12]
 8013ce4:	3301      	adds	r3, #1
 8013ce6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8013ce8:	6878      	ldr	r0, [r7, #4]
 8013cea:	f001 f926 	bl	8014f3a <USB_GetMode>
 8013cee:	4603      	mov	r3, r0
 8013cf0:	2b00      	cmp	r3, #0
 8013cf2:	d005      	beq.n	8013d00 <USB_SetCurrentMode+0x84>
 8013cf4:	68fb      	ldr	r3, [r7, #12]
 8013cf6:	2b31      	cmp	r3, #49	; 0x31
 8013cf8:	d9f0      	bls.n	8013cdc <USB_SetCurrentMode+0x60>
 8013cfa:	e001      	b.n	8013d00 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8013cfc:	2301      	movs	r3, #1
 8013cfe:	e005      	b.n	8013d0c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8013d00:	68fb      	ldr	r3, [r7, #12]
 8013d02:	2b32      	cmp	r3, #50	; 0x32
 8013d04:	d101      	bne.n	8013d0a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8013d06:	2301      	movs	r3, #1
 8013d08:	e000      	b.n	8013d0c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8013d0a:	2300      	movs	r3, #0
}
 8013d0c:	4618      	mov	r0, r3
 8013d0e:	3710      	adds	r7, #16
 8013d10:	46bd      	mov	sp, r7
 8013d12:	bd80      	pop	{r7, pc}

08013d14 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8013d14:	b084      	sub	sp, #16
 8013d16:	b580      	push	{r7, lr}
 8013d18:	b086      	sub	sp, #24
 8013d1a:	af00      	add	r7, sp, #0
 8013d1c:	6078      	str	r0, [r7, #4]
 8013d1e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8013d22:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8013d26:	2300      	movs	r3, #0
 8013d28:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013d2a:	687b      	ldr	r3, [r7, #4]
 8013d2c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8013d2e:	2300      	movs	r3, #0
 8013d30:	613b      	str	r3, [r7, #16]
 8013d32:	e009      	b.n	8013d48 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8013d34:	687a      	ldr	r2, [r7, #4]
 8013d36:	693b      	ldr	r3, [r7, #16]
 8013d38:	3340      	adds	r3, #64	; 0x40
 8013d3a:	009b      	lsls	r3, r3, #2
 8013d3c:	4413      	add	r3, r2
 8013d3e:	2200      	movs	r2, #0
 8013d40:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8013d42:	693b      	ldr	r3, [r7, #16]
 8013d44:	3301      	adds	r3, #1
 8013d46:	613b      	str	r3, [r7, #16]
 8013d48:	693b      	ldr	r3, [r7, #16]
 8013d4a:	2b0e      	cmp	r3, #14
 8013d4c:	d9f2      	bls.n	8013d34 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8013d4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013d50:	2b00      	cmp	r3, #0
 8013d52:	d11c      	bne.n	8013d8e <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8013d54:	68fb      	ldr	r3, [r7, #12]
 8013d56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013d5a:	685b      	ldr	r3, [r3, #4]
 8013d5c:	68fa      	ldr	r2, [r7, #12]
 8013d5e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8013d62:	f043 0302 	orr.w	r3, r3, #2
 8013d66:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8013d68:	687b      	ldr	r3, [r7, #4]
 8013d6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013d6c:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8013d70:	687b      	ldr	r3, [r7, #4]
 8013d72:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8013d74:	687b      	ldr	r3, [r7, #4]
 8013d76:	681b      	ldr	r3, [r3, #0]
 8013d78:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8013d7c:	687b      	ldr	r3, [r7, #4]
 8013d7e:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8013d80:	687b      	ldr	r3, [r7, #4]
 8013d82:	681b      	ldr	r3, [r3, #0]
 8013d84:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8013d88:	687b      	ldr	r3, [r7, #4]
 8013d8a:	601a      	str	r2, [r3, #0]
 8013d8c:	e005      	b.n	8013d9a <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8013d8e:	687b      	ldr	r3, [r7, #4]
 8013d90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013d92:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8013d96:	687b      	ldr	r3, [r7, #4]
 8013d98:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8013d9a:	68fb      	ldr	r3, [r7, #12]
 8013d9c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8013da0:	461a      	mov	r2, r3
 8013da2:	2300      	movs	r3, #0
 8013da4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8013da6:	68fb      	ldr	r3, [r7, #12]
 8013da8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013dac:	4619      	mov	r1, r3
 8013dae:	68fb      	ldr	r3, [r7, #12]
 8013db0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013db4:	461a      	mov	r2, r3
 8013db6:	680b      	ldr	r3, [r1, #0]
 8013db8:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8013dba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013dbc:	2b01      	cmp	r3, #1
 8013dbe:	d10c      	bne.n	8013dda <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8013dc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013dc2:	2b00      	cmp	r3, #0
 8013dc4:	d104      	bne.n	8013dd0 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8013dc6:	2100      	movs	r1, #0
 8013dc8:	6878      	ldr	r0, [r7, #4]
 8013dca:	f000 f965 	bl	8014098 <USB_SetDevSpeed>
 8013dce:	e008      	b.n	8013de2 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8013dd0:	2101      	movs	r1, #1
 8013dd2:	6878      	ldr	r0, [r7, #4]
 8013dd4:	f000 f960 	bl	8014098 <USB_SetDevSpeed>
 8013dd8:	e003      	b.n	8013de2 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8013dda:	2103      	movs	r1, #3
 8013ddc:	6878      	ldr	r0, [r7, #4]
 8013dde:	f000 f95b 	bl	8014098 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8013de2:	2110      	movs	r1, #16
 8013de4:	6878      	ldr	r0, [r7, #4]
 8013de6:	f000 f8f3 	bl	8013fd0 <USB_FlushTxFifo>
 8013dea:	4603      	mov	r3, r0
 8013dec:	2b00      	cmp	r3, #0
 8013dee:	d001      	beq.n	8013df4 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8013df0:	2301      	movs	r3, #1
 8013df2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8013df4:	6878      	ldr	r0, [r7, #4]
 8013df6:	f000 f91f 	bl	8014038 <USB_FlushRxFifo>
 8013dfa:	4603      	mov	r3, r0
 8013dfc:	2b00      	cmp	r3, #0
 8013dfe:	d001      	beq.n	8013e04 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8013e00:	2301      	movs	r3, #1
 8013e02:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8013e04:	68fb      	ldr	r3, [r7, #12]
 8013e06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013e0a:	461a      	mov	r2, r3
 8013e0c:	2300      	movs	r3, #0
 8013e0e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8013e10:	68fb      	ldr	r3, [r7, #12]
 8013e12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013e16:	461a      	mov	r2, r3
 8013e18:	2300      	movs	r3, #0
 8013e1a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8013e1c:	68fb      	ldr	r3, [r7, #12]
 8013e1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013e22:	461a      	mov	r2, r3
 8013e24:	2300      	movs	r3, #0
 8013e26:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8013e28:	2300      	movs	r3, #0
 8013e2a:	613b      	str	r3, [r7, #16]
 8013e2c:	e043      	b.n	8013eb6 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8013e2e:	693b      	ldr	r3, [r7, #16]
 8013e30:	015a      	lsls	r2, r3, #5
 8013e32:	68fb      	ldr	r3, [r7, #12]
 8013e34:	4413      	add	r3, r2
 8013e36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013e3a:	681b      	ldr	r3, [r3, #0]
 8013e3c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8013e40:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8013e44:	d118      	bne.n	8013e78 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8013e46:	693b      	ldr	r3, [r7, #16]
 8013e48:	2b00      	cmp	r3, #0
 8013e4a:	d10a      	bne.n	8013e62 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8013e4c:	693b      	ldr	r3, [r7, #16]
 8013e4e:	015a      	lsls	r2, r3, #5
 8013e50:	68fb      	ldr	r3, [r7, #12]
 8013e52:	4413      	add	r3, r2
 8013e54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013e58:	461a      	mov	r2, r3
 8013e5a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8013e5e:	6013      	str	r3, [r2, #0]
 8013e60:	e013      	b.n	8013e8a <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8013e62:	693b      	ldr	r3, [r7, #16]
 8013e64:	015a      	lsls	r2, r3, #5
 8013e66:	68fb      	ldr	r3, [r7, #12]
 8013e68:	4413      	add	r3, r2
 8013e6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013e6e:	461a      	mov	r2, r3
 8013e70:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8013e74:	6013      	str	r3, [r2, #0]
 8013e76:	e008      	b.n	8013e8a <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8013e78:	693b      	ldr	r3, [r7, #16]
 8013e7a:	015a      	lsls	r2, r3, #5
 8013e7c:	68fb      	ldr	r3, [r7, #12]
 8013e7e:	4413      	add	r3, r2
 8013e80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013e84:	461a      	mov	r2, r3
 8013e86:	2300      	movs	r3, #0
 8013e88:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8013e8a:	693b      	ldr	r3, [r7, #16]
 8013e8c:	015a      	lsls	r2, r3, #5
 8013e8e:	68fb      	ldr	r3, [r7, #12]
 8013e90:	4413      	add	r3, r2
 8013e92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013e96:	461a      	mov	r2, r3
 8013e98:	2300      	movs	r3, #0
 8013e9a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8013e9c:	693b      	ldr	r3, [r7, #16]
 8013e9e:	015a      	lsls	r2, r3, #5
 8013ea0:	68fb      	ldr	r3, [r7, #12]
 8013ea2:	4413      	add	r3, r2
 8013ea4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013ea8:	461a      	mov	r2, r3
 8013eaa:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8013eae:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8013eb0:	693b      	ldr	r3, [r7, #16]
 8013eb2:	3301      	adds	r3, #1
 8013eb4:	613b      	str	r3, [r7, #16]
 8013eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013eb8:	693a      	ldr	r2, [r7, #16]
 8013eba:	429a      	cmp	r2, r3
 8013ebc:	d3b7      	bcc.n	8013e2e <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8013ebe:	2300      	movs	r3, #0
 8013ec0:	613b      	str	r3, [r7, #16]
 8013ec2:	e043      	b.n	8013f4c <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8013ec4:	693b      	ldr	r3, [r7, #16]
 8013ec6:	015a      	lsls	r2, r3, #5
 8013ec8:	68fb      	ldr	r3, [r7, #12]
 8013eca:	4413      	add	r3, r2
 8013ecc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013ed0:	681b      	ldr	r3, [r3, #0]
 8013ed2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8013ed6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8013eda:	d118      	bne.n	8013f0e <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8013edc:	693b      	ldr	r3, [r7, #16]
 8013ede:	2b00      	cmp	r3, #0
 8013ee0:	d10a      	bne.n	8013ef8 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8013ee2:	693b      	ldr	r3, [r7, #16]
 8013ee4:	015a      	lsls	r2, r3, #5
 8013ee6:	68fb      	ldr	r3, [r7, #12]
 8013ee8:	4413      	add	r3, r2
 8013eea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013eee:	461a      	mov	r2, r3
 8013ef0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8013ef4:	6013      	str	r3, [r2, #0]
 8013ef6:	e013      	b.n	8013f20 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8013ef8:	693b      	ldr	r3, [r7, #16]
 8013efa:	015a      	lsls	r2, r3, #5
 8013efc:	68fb      	ldr	r3, [r7, #12]
 8013efe:	4413      	add	r3, r2
 8013f00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013f04:	461a      	mov	r2, r3
 8013f06:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8013f0a:	6013      	str	r3, [r2, #0]
 8013f0c:	e008      	b.n	8013f20 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8013f0e:	693b      	ldr	r3, [r7, #16]
 8013f10:	015a      	lsls	r2, r3, #5
 8013f12:	68fb      	ldr	r3, [r7, #12]
 8013f14:	4413      	add	r3, r2
 8013f16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013f1a:	461a      	mov	r2, r3
 8013f1c:	2300      	movs	r3, #0
 8013f1e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8013f20:	693b      	ldr	r3, [r7, #16]
 8013f22:	015a      	lsls	r2, r3, #5
 8013f24:	68fb      	ldr	r3, [r7, #12]
 8013f26:	4413      	add	r3, r2
 8013f28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013f2c:	461a      	mov	r2, r3
 8013f2e:	2300      	movs	r3, #0
 8013f30:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8013f32:	693b      	ldr	r3, [r7, #16]
 8013f34:	015a      	lsls	r2, r3, #5
 8013f36:	68fb      	ldr	r3, [r7, #12]
 8013f38:	4413      	add	r3, r2
 8013f3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013f3e:	461a      	mov	r2, r3
 8013f40:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8013f44:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8013f46:	693b      	ldr	r3, [r7, #16]
 8013f48:	3301      	adds	r3, #1
 8013f4a:	613b      	str	r3, [r7, #16]
 8013f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013f4e:	693a      	ldr	r2, [r7, #16]
 8013f50:	429a      	cmp	r2, r3
 8013f52:	d3b7      	bcc.n	8013ec4 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8013f54:	68fb      	ldr	r3, [r7, #12]
 8013f56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013f5a:	691b      	ldr	r3, [r3, #16]
 8013f5c:	68fa      	ldr	r2, [r7, #12]
 8013f5e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8013f62:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8013f66:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8013f68:	687b      	ldr	r3, [r7, #4]
 8013f6a:	2200      	movs	r2, #0
 8013f6c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8013f6e:	687b      	ldr	r3, [r7, #4]
 8013f70:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8013f74:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8013f76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013f78:	2b00      	cmp	r3, #0
 8013f7a:	d105      	bne.n	8013f88 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8013f7c:	687b      	ldr	r3, [r7, #4]
 8013f7e:	699b      	ldr	r3, [r3, #24]
 8013f80:	f043 0210 	orr.w	r2, r3, #16
 8013f84:	687b      	ldr	r3, [r7, #4]
 8013f86:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8013f88:	687b      	ldr	r3, [r7, #4]
 8013f8a:	699a      	ldr	r2, [r3, #24]
 8013f8c:	4b0e      	ldr	r3, [pc, #56]	; (8013fc8 <USB_DevInit+0x2b4>)
 8013f8e:	4313      	orrs	r3, r2
 8013f90:	687a      	ldr	r2, [r7, #4]
 8013f92:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8013f94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013f96:	2b00      	cmp	r3, #0
 8013f98:	d005      	beq.n	8013fa6 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8013f9a:	687b      	ldr	r3, [r7, #4]
 8013f9c:	699b      	ldr	r3, [r3, #24]
 8013f9e:	f043 0208 	orr.w	r2, r3, #8
 8013fa2:	687b      	ldr	r3, [r7, #4]
 8013fa4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8013fa6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013fa8:	2b01      	cmp	r3, #1
 8013faa:	d105      	bne.n	8013fb8 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8013fac:	687b      	ldr	r3, [r7, #4]
 8013fae:	699a      	ldr	r2, [r3, #24]
 8013fb0:	4b06      	ldr	r3, [pc, #24]	; (8013fcc <USB_DevInit+0x2b8>)
 8013fb2:	4313      	orrs	r3, r2
 8013fb4:	687a      	ldr	r2, [r7, #4]
 8013fb6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8013fb8:	7dfb      	ldrb	r3, [r7, #23]
}
 8013fba:	4618      	mov	r0, r3
 8013fbc:	3718      	adds	r7, #24
 8013fbe:	46bd      	mov	sp, r7
 8013fc0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8013fc4:	b004      	add	sp, #16
 8013fc6:	4770      	bx	lr
 8013fc8:	803c3800 	.word	0x803c3800
 8013fcc:	40000004 	.word	0x40000004

08013fd0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8013fd0:	b480      	push	{r7}
 8013fd2:	b085      	sub	sp, #20
 8013fd4:	af00      	add	r7, sp, #0
 8013fd6:	6078      	str	r0, [r7, #4]
 8013fd8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8013fda:	2300      	movs	r3, #0
 8013fdc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8013fde:	68fb      	ldr	r3, [r7, #12]
 8013fe0:	3301      	adds	r3, #1
 8013fe2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8013fe4:	68fb      	ldr	r3, [r7, #12]
 8013fe6:	4a13      	ldr	r2, [pc, #76]	; (8014034 <USB_FlushTxFifo+0x64>)
 8013fe8:	4293      	cmp	r3, r2
 8013fea:	d901      	bls.n	8013ff0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8013fec:	2303      	movs	r3, #3
 8013fee:	e01b      	b.n	8014028 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8013ff0:	687b      	ldr	r3, [r7, #4]
 8013ff2:	691b      	ldr	r3, [r3, #16]
 8013ff4:	2b00      	cmp	r3, #0
 8013ff6:	daf2      	bge.n	8013fde <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8013ff8:	2300      	movs	r3, #0
 8013ffa:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8013ffc:	683b      	ldr	r3, [r7, #0]
 8013ffe:	019b      	lsls	r3, r3, #6
 8014000:	f043 0220 	orr.w	r2, r3, #32
 8014004:	687b      	ldr	r3, [r7, #4]
 8014006:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8014008:	68fb      	ldr	r3, [r7, #12]
 801400a:	3301      	adds	r3, #1
 801400c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 801400e:	68fb      	ldr	r3, [r7, #12]
 8014010:	4a08      	ldr	r2, [pc, #32]	; (8014034 <USB_FlushTxFifo+0x64>)
 8014012:	4293      	cmp	r3, r2
 8014014:	d901      	bls.n	801401a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8014016:	2303      	movs	r3, #3
 8014018:	e006      	b.n	8014028 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 801401a:	687b      	ldr	r3, [r7, #4]
 801401c:	691b      	ldr	r3, [r3, #16]
 801401e:	f003 0320 	and.w	r3, r3, #32
 8014022:	2b20      	cmp	r3, #32
 8014024:	d0f0      	beq.n	8014008 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8014026:	2300      	movs	r3, #0
}
 8014028:	4618      	mov	r0, r3
 801402a:	3714      	adds	r7, #20
 801402c:	46bd      	mov	sp, r7
 801402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014032:	4770      	bx	lr
 8014034:	00030d40 	.word	0x00030d40

08014038 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8014038:	b480      	push	{r7}
 801403a:	b085      	sub	sp, #20
 801403c:	af00      	add	r7, sp, #0
 801403e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8014040:	2300      	movs	r3, #0
 8014042:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8014044:	68fb      	ldr	r3, [r7, #12]
 8014046:	3301      	adds	r3, #1
 8014048:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 801404a:	68fb      	ldr	r3, [r7, #12]
 801404c:	4a11      	ldr	r2, [pc, #68]	; (8014094 <USB_FlushRxFifo+0x5c>)
 801404e:	4293      	cmp	r3, r2
 8014050:	d901      	bls.n	8014056 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8014052:	2303      	movs	r3, #3
 8014054:	e018      	b.n	8014088 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8014056:	687b      	ldr	r3, [r7, #4]
 8014058:	691b      	ldr	r3, [r3, #16]
 801405a:	2b00      	cmp	r3, #0
 801405c:	daf2      	bge.n	8014044 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 801405e:	2300      	movs	r3, #0
 8014060:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8014062:	687b      	ldr	r3, [r7, #4]
 8014064:	2210      	movs	r2, #16
 8014066:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8014068:	68fb      	ldr	r3, [r7, #12]
 801406a:	3301      	adds	r3, #1
 801406c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 801406e:	68fb      	ldr	r3, [r7, #12]
 8014070:	4a08      	ldr	r2, [pc, #32]	; (8014094 <USB_FlushRxFifo+0x5c>)
 8014072:	4293      	cmp	r3, r2
 8014074:	d901      	bls.n	801407a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8014076:	2303      	movs	r3, #3
 8014078:	e006      	b.n	8014088 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 801407a:	687b      	ldr	r3, [r7, #4]
 801407c:	691b      	ldr	r3, [r3, #16]
 801407e:	f003 0310 	and.w	r3, r3, #16
 8014082:	2b10      	cmp	r3, #16
 8014084:	d0f0      	beq.n	8014068 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8014086:	2300      	movs	r3, #0
}
 8014088:	4618      	mov	r0, r3
 801408a:	3714      	adds	r7, #20
 801408c:	46bd      	mov	sp, r7
 801408e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014092:	4770      	bx	lr
 8014094:	00030d40 	.word	0x00030d40

08014098 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8014098:	b480      	push	{r7}
 801409a:	b085      	sub	sp, #20
 801409c:	af00      	add	r7, sp, #0
 801409e:	6078      	str	r0, [r7, #4]
 80140a0:	460b      	mov	r3, r1
 80140a2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80140a4:	687b      	ldr	r3, [r7, #4]
 80140a6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80140a8:	68fb      	ldr	r3, [r7, #12]
 80140aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80140ae:	681a      	ldr	r2, [r3, #0]
 80140b0:	78fb      	ldrb	r3, [r7, #3]
 80140b2:	68f9      	ldr	r1, [r7, #12]
 80140b4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80140b8:	4313      	orrs	r3, r2
 80140ba:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80140bc:	2300      	movs	r3, #0
}
 80140be:	4618      	mov	r0, r3
 80140c0:	3714      	adds	r7, #20
 80140c2:	46bd      	mov	sp, r7
 80140c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140c8:	4770      	bx	lr

080140ca <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80140ca:	b480      	push	{r7}
 80140cc:	b087      	sub	sp, #28
 80140ce:	af00      	add	r7, sp, #0
 80140d0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80140d2:	687b      	ldr	r3, [r7, #4]
 80140d4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80140d6:	693b      	ldr	r3, [r7, #16]
 80140d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80140dc:	689b      	ldr	r3, [r3, #8]
 80140de:	f003 0306 	and.w	r3, r3, #6
 80140e2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80140e4:	68fb      	ldr	r3, [r7, #12]
 80140e6:	2b00      	cmp	r3, #0
 80140e8:	d102      	bne.n	80140f0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80140ea:	2300      	movs	r3, #0
 80140ec:	75fb      	strb	r3, [r7, #23]
 80140ee:	e00a      	b.n	8014106 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80140f0:	68fb      	ldr	r3, [r7, #12]
 80140f2:	2b02      	cmp	r3, #2
 80140f4:	d002      	beq.n	80140fc <USB_GetDevSpeed+0x32>
 80140f6:	68fb      	ldr	r3, [r7, #12]
 80140f8:	2b06      	cmp	r3, #6
 80140fa:	d102      	bne.n	8014102 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80140fc:	2302      	movs	r3, #2
 80140fe:	75fb      	strb	r3, [r7, #23]
 8014100:	e001      	b.n	8014106 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8014102:	230f      	movs	r3, #15
 8014104:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8014106:	7dfb      	ldrb	r3, [r7, #23]
}
 8014108:	4618      	mov	r0, r3
 801410a:	371c      	adds	r7, #28
 801410c:	46bd      	mov	sp, r7
 801410e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014112:	4770      	bx	lr

08014114 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8014114:	b480      	push	{r7}
 8014116:	b085      	sub	sp, #20
 8014118:	af00      	add	r7, sp, #0
 801411a:	6078      	str	r0, [r7, #4]
 801411c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801411e:	687b      	ldr	r3, [r7, #4]
 8014120:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014122:	683b      	ldr	r3, [r7, #0]
 8014124:	781b      	ldrb	r3, [r3, #0]
 8014126:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8014128:	683b      	ldr	r3, [r7, #0]
 801412a:	785b      	ldrb	r3, [r3, #1]
 801412c:	2b01      	cmp	r3, #1
 801412e:	d139      	bne.n	80141a4 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8014130:	68fb      	ldr	r3, [r7, #12]
 8014132:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014136:	69da      	ldr	r2, [r3, #28]
 8014138:	683b      	ldr	r3, [r7, #0]
 801413a:	781b      	ldrb	r3, [r3, #0]
 801413c:	f003 030f 	and.w	r3, r3, #15
 8014140:	2101      	movs	r1, #1
 8014142:	fa01 f303 	lsl.w	r3, r1, r3
 8014146:	b29b      	uxth	r3, r3
 8014148:	68f9      	ldr	r1, [r7, #12]
 801414a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801414e:	4313      	orrs	r3, r2
 8014150:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8014152:	68bb      	ldr	r3, [r7, #8]
 8014154:	015a      	lsls	r2, r3, #5
 8014156:	68fb      	ldr	r3, [r7, #12]
 8014158:	4413      	add	r3, r2
 801415a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801415e:	681b      	ldr	r3, [r3, #0]
 8014160:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8014164:	2b00      	cmp	r3, #0
 8014166:	d153      	bne.n	8014210 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014168:	68bb      	ldr	r3, [r7, #8]
 801416a:	015a      	lsls	r2, r3, #5
 801416c:	68fb      	ldr	r3, [r7, #12]
 801416e:	4413      	add	r3, r2
 8014170:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014174:	681a      	ldr	r2, [r3, #0]
 8014176:	683b      	ldr	r3, [r7, #0]
 8014178:	689b      	ldr	r3, [r3, #8]
 801417a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 801417e:	683b      	ldr	r3, [r7, #0]
 8014180:	791b      	ldrb	r3, [r3, #4]
 8014182:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014184:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8014186:	68bb      	ldr	r3, [r7, #8]
 8014188:	059b      	lsls	r3, r3, #22
 801418a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 801418c:	431a      	orrs	r2, r3
 801418e:	68bb      	ldr	r3, [r7, #8]
 8014190:	0159      	lsls	r1, r3, #5
 8014192:	68fb      	ldr	r3, [r7, #12]
 8014194:	440b      	add	r3, r1
 8014196:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801419a:	4619      	mov	r1, r3
 801419c:	4b20      	ldr	r3, [pc, #128]	; (8014220 <USB_ActivateEndpoint+0x10c>)
 801419e:	4313      	orrs	r3, r2
 80141a0:	600b      	str	r3, [r1, #0]
 80141a2:	e035      	b.n	8014210 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80141a4:	68fb      	ldr	r3, [r7, #12]
 80141a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80141aa:	69da      	ldr	r2, [r3, #28]
 80141ac:	683b      	ldr	r3, [r7, #0]
 80141ae:	781b      	ldrb	r3, [r3, #0]
 80141b0:	f003 030f 	and.w	r3, r3, #15
 80141b4:	2101      	movs	r1, #1
 80141b6:	fa01 f303 	lsl.w	r3, r1, r3
 80141ba:	041b      	lsls	r3, r3, #16
 80141bc:	68f9      	ldr	r1, [r7, #12]
 80141be:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80141c2:	4313      	orrs	r3, r2
 80141c4:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80141c6:	68bb      	ldr	r3, [r7, #8]
 80141c8:	015a      	lsls	r2, r3, #5
 80141ca:	68fb      	ldr	r3, [r7, #12]
 80141cc:	4413      	add	r3, r2
 80141ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80141d2:	681b      	ldr	r3, [r3, #0]
 80141d4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80141d8:	2b00      	cmp	r3, #0
 80141da:	d119      	bne.n	8014210 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80141dc:	68bb      	ldr	r3, [r7, #8]
 80141de:	015a      	lsls	r2, r3, #5
 80141e0:	68fb      	ldr	r3, [r7, #12]
 80141e2:	4413      	add	r3, r2
 80141e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80141e8:	681a      	ldr	r2, [r3, #0]
 80141ea:	683b      	ldr	r3, [r7, #0]
 80141ec:	689b      	ldr	r3, [r3, #8]
 80141ee:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80141f2:	683b      	ldr	r3, [r7, #0]
 80141f4:	791b      	ldrb	r3, [r3, #4]
 80141f6:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80141f8:	430b      	orrs	r3, r1
 80141fa:	431a      	orrs	r2, r3
 80141fc:	68bb      	ldr	r3, [r7, #8]
 80141fe:	0159      	lsls	r1, r3, #5
 8014200:	68fb      	ldr	r3, [r7, #12]
 8014202:	440b      	add	r3, r1
 8014204:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014208:	4619      	mov	r1, r3
 801420a:	4b05      	ldr	r3, [pc, #20]	; (8014220 <USB_ActivateEndpoint+0x10c>)
 801420c:	4313      	orrs	r3, r2
 801420e:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8014210:	2300      	movs	r3, #0
}
 8014212:	4618      	mov	r0, r3
 8014214:	3714      	adds	r7, #20
 8014216:	46bd      	mov	sp, r7
 8014218:	f85d 7b04 	ldr.w	r7, [sp], #4
 801421c:	4770      	bx	lr
 801421e:	bf00      	nop
 8014220:	10008000 	.word	0x10008000

08014224 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8014224:	b480      	push	{r7}
 8014226:	b085      	sub	sp, #20
 8014228:	af00      	add	r7, sp, #0
 801422a:	6078      	str	r0, [r7, #4]
 801422c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801422e:	687b      	ldr	r3, [r7, #4]
 8014230:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014232:	683b      	ldr	r3, [r7, #0]
 8014234:	781b      	ldrb	r3, [r3, #0]
 8014236:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8014238:	683b      	ldr	r3, [r7, #0]
 801423a:	785b      	ldrb	r3, [r3, #1]
 801423c:	2b01      	cmp	r3, #1
 801423e:	d161      	bne.n	8014304 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8014240:	68bb      	ldr	r3, [r7, #8]
 8014242:	015a      	lsls	r2, r3, #5
 8014244:	68fb      	ldr	r3, [r7, #12]
 8014246:	4413      	add	r3, r2
 8014248:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801424c:	681b      	ldr	r3, [r3, #0]
 801424e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8014252:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8014256:	d11f      	bne.n	8014298 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8014258:	68bb      	ldr	r3, [r7, #8]
 801425a:	015a      	lsls	r2, r3, #5
 801425c:	68fb      	ldr	r3, [r7, #12]
 801425e:	4413      	add	r3, r2
 8014260:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014264:	681b      	ldr	r3, [r3, #0]
 8014266:	68ba      	ldr	r2, [r7, #8]
 8014268:	0151      	lsls	r1, r2, #5
 801426a:	68fa      	ldr	r2, [r7, #12]
 801426c:	440a      	add	r2, r1
 801426e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014272:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8014276:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8014278:	68bb      	ldr	r3, [r7, #8]
 801427a:	015a      	lsls	r2, r3, #5
 801427c:	68fb      	ldr	r3, [r7, #12]
 801427e:	4413      	add	r3, r2
 8014280:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014284:	681b      	ldr	r3, [r3, #0]
 8014286:	68ba      	ldr	r2, [r7, #8]
 8014288:	0151      	lsls	r1, r2, #5
 801428a:	68fa      	ldr	r2, [r7, #12]
 801428c:	440a      	add	r2, r1
 801428e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014292:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8014296:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8014298:	68fb      	ldr	r3, [r7, #12]
 801429a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801429e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80142a0:	683b      	ldr	r3, [r7, #0]
 80142a2:	781b      	ldrb	r3, [r3, #0]
 80142a4:	f003 030f 	and.w	r3, r3, #15
 80142a8:	2101      	movs	r1, #1
 80142aa:	fa01 f303 	lsl.w	r3, r1, r3
 80142ae:	b29b      	uxth	r3, r3
 80142b0:	43db      	mvns	r3, r3
 80142b2:	68f9      	ldr	r1, [r7, #12]
 80142b4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80142b8:	4013      	ands	r3, r2
 80142ba:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80142bc:	68fb      	ldr	r3, [r7, #12]
 80142be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80142c2:	69da      	ldr	r2, [r3, #28]
 80142c4:	683b      	ldr	r3, [r7, #0]
 80142c6:	781b      	ldrb	r3, [r3, #0]
 80142c8:	f003 030f 	and.w	r3, r3, #15
 80142cc:	2101      	movs	r1, #1
 80142ce:	fa01 f303 	lsl.w	r3, r1, r3
 80142d2:	b29b      	uxth	r3, r3
 80142d4:	43db      	mvns	r3, r3
 80142d6:	68f9      	ldr	r1, [r7, #12]
 80142d8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80142dc:	4013      	ands	r3, r2
 80142de:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80142e0:	68bb      	ldr	r3, [r7, #8]
 80142e2:	015a      	lsls	r2, r3, #5
 80142e4:	68fb      	ldr	r3, [r7, #12]
 80142e6:	4413      	add	r3, r2
 80142e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80142ec:	681a      	ldr	r2, [r3, #0]
 80142ee:	68bb      	ldr	r3, [r7, #8]
 80142f0:	0159      	lsls	r1, r3, #5
 80142f2:	68fb      	ldr	r3, [r7, #12]
 80142f4:	440b      	add	r3, r1
 80142f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80142fa:	4619      	mov	r1, r3
 80142fc:	4b35      	ldr	r3, [pc, #212]	; (80143d4 <USB_DeactivateEndpoint+0x1b0>)
 80142fe:	4013      	ands	r3, r2
 8014300:	600b      	str	r3, [r1, #0]
 8014302:	e060      	b.n	80143c6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014304:	68bb      	ldr	r3, [r7, #8]
 8014306:	015a      	lsls	r2, r3, #5
 8014308:	68fb      	ldr	r3, [r7, #12]
 801430a:	4413      	add	r3, r2
 801430c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014310:	681b      	ldr	r3, [r3, #0]
 8014312:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8014316:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 801431a:	d11f      	bne.n	801435c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 801431c:	68bb      	ldr	r3, [r7, #8]
 801431e:	015a      	lsls	r2, r3, #5
 8014320:	68fb      	ldr	r3, [r7, #12]
 8014322:	4413      	add	r3, r2
 8014324:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014328:	681b      	ldr	r3, [r3, #0]
 801432a:	68ba      	ldr	r2, [r7, #8]
 801432c:	0151      	lsls	r1, r2, #5
 801432e:	68fa      	ldr	r2, [r7, #12]
 8014330:	440a      	add	r2, r1
 8014332:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014336:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 801433a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 801433c:	68bb      	ldr	r3, [r7, #8]
 801433e:	015a      	lsls	r2, r3, #5
 8014340:	68fb      	ldr	r3, [r7, #12]
 8014342:	4413      	add	r3, r2
 8014344:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014348:	681b      	ldr	r3, [r3, #0]
 801434a:	68ba      	ldr	r2, [r7, #8]
 801434c:	0151      	lsls	r1, r2, #5
 801434e:	68fa      	ldr	r2, [r7, #12]
 8014350:	440a      	add	r2, r1
 8014352:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014356:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 801435a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 801435c:	68fb      	ldr	r3, [r7, #12]
 801435e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014362:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8014364:	683b      	ldr	r3, [r7, #0]
 8014366:	781b      	ldrb	r3, [r3, #0]
 8014368:	f003 030f 	and.w	r3, r3, #15
 801436c:	2101      	movs	r1, #1
 801436e:	fa01 f303 	lsl.w	r3, r1, r3
 8014372:	041b      	lsls	r3, r3, #16
 8014374:	43db      	mvns	r3, r3
 8014376:	68f9      	ldr	r1, [r7, #12]
 8014378:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801437c:	4013      	ands	r3, r2
 801437e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8014380:	68fb      	ldr	r3, [r7, #12]
 8014382:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014386:	69da      	ldr	r2, [r3, #28]
 8014388:	683b      	ldr	r3, [r7, #0]
 801438a:	781b      	ldrb	r3, [r3, #0]
 801438c:	f003 030f 	and.w	r3, r3, #15
 8014390:	2101      	movs	r1, #1
 8014392:	fa01 f303 	lsl.w	r3, r1, r3
 8014396:	041b      	lsls	r3, r3, #16
 8014398:	43db      	mvns	r3, r3
 801439a:	68f9      	ldr	r1, [r7, #12]
 801439c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80143a0:	4013      	ands	r3, r2
 80143a2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80143a4:	68bb      	ldr	r3, [r7, #8]
 80143a6:	015a      	lsls	r2, r3, #5
 80143a8:	68fb      	ldr	r3, [r7, #12]
 80143aa:	4413      	add	r3, r2
 80143ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80143b0:	681a      	ldr	r2, [r3, #0]
 80143b2:	68bb      	ldr	r3, [r7, #8]
 80143b4:	0159      	lsls	r1, r3, #5
 80143b6:	68fb      	ldr	r3, [r7, #12]
 80143b8:	440b      	add	r3, r1
 80143ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80143be:	4619      	mov	r1, r3
 80143c0:	4b05      	ldr	r3, [pc, #20]	; (80143d8 <USB_DeactivateEndpoint+0x1b4>)
 80143c2:	4013      	ands	r3, r2
 80143c4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80143c6:	2300      	movs	r3, #0
}
 80143c8:	4618      	mov	r0, r3
 80143ca:	3714      	adds	r7, #20
 80143cc:	46bd      	mov	sp, r7
 80143ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143d2:	4770      	bx	lr
 80143d4:	ec337800 	.word	0xec337800
 80143d8:	eff37800 	.word	0xeff37800

080143dc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80143dc:	b580      	push	{r7, lr}
 80143de:	b08a      	sub	sp, #40	; 0x28
 80143e0:	af02      	add	r7, sp, #8
 80143e2:	60f8      	str	r0, [r7, #12]
 80143e4:	60b9      	str	r1, [r7, #8]
 80143e6:	4613      	mov	r3, r2
 80143e8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80143ea:	68fb      	ldr	r3, [r7, #12]
 80143ec:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80143ee:	68bb      	ldr	r3, [r7, #8]
 80143f0:	781b      	ldrb	r3, [r3, #0]
 80143f2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80143f4:	68bb      	ldr	r3, [r7, #8]
 80143f6:	785b      	ldrb	r3, [r3, #1]
 80143f8:	2b01      	cmp	r3, #1
 80143fa:	f040 8181 	bne.w	8014700 <USB_EPStartXfer+0x324>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80143fe:	68bb      	ldr	r3, [r7, #8]
 8014400:	691b      	ldr	r3, [r3, #16]
 8014402:	2b00      	cmp	r3, #0
 8014404:	d132      	bne.n	801446c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8014406:	69bb      	ldr	r3, [r7, #24]
 8014408:	015a      	lsls	r2, r3, #5
 801440a:	69fb      	ldr	r3, [r7, #28]
 801440c:	4413      	add	r3, r2
 801440e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014412:	691a      	ldr	r2, [r3, #16]
 8014414:	69bb      	ldr	r3, [r7, #24]
 8014416:	0159      	lsls	r1, r3, #5
 8014418:	69fb      	ldr	r3, [r7, #28]
 801441a:	440b      	add	r3, r1
 801441c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014420:	4619      	mov	r1, r3
 8014422:	4ba5      	ldr	r3, [pc, #660]	; (80146b8 <USB_EPStartXfer+0x2dc>)
 8014424:	4013      	ands	r3, r2
 8014426:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8014428:	69bb      	ldr	r3, [r7, #24]
 801442a:	015a      	lsls	r2, r3, #5
 801442c:	69fb      	ldr	r3, [r7, #28]
 801442e:	4413      	add	r3, r2
 8014430:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014434:	691b      	ldr	r3, [r3, #16]
 8014436:	69ba      	ldr	r2, [r7, #24]
 8014438:	0151      	lsls	r1, r2, #5
 801443a:	69fa      	ldr	r2, [r7, #28]
 801443c:	440a      	add	r2, r1
 801443e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014442:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8014446:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8014448:	69bb      	ldr	r3, [r7, #24]
 801444a:	015a      	lsls	r2, r3, #5
 801444c:	69fb      	ldr	r3, [r7, #28]
 801444e:	4413      	add	r3, r2
 8014450:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014454:	691a      	ldr	r2, [r3, #16]
 8014456:	69bb      	ldr	r3, [r7, #24]
 8014458:	0159      	lsls	r1, r3, #5
 801445a:	69fb      	ldr	r3, [r7, #28]
 801445c:	440b      	add	r3, r1
 801445e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014462:	4619      	mov	r1, r3
 8014464:	4b95      	ldr	r3, [pc, #596]	; (80146bc <USB_EPStartXfer+0x2e0>)
 8014466:	4013      	ands	r3, r2
 8014468:	610b      	str	r3, [r1, #16]
 801446a:	e092      	b.n	8014592 <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 801446c:	69bb      	ldr	r3, [r7, #24]
 801446e:	015a      	lsls	r2, r3, #5
 8014470:	69fb      	ldr	r3, [r7, #28]
 8014472:	4413      	add	r3, r2
 8014474:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014478:	691a      	ldr	r2, [r3, #16]
 801447a:	69bb      	ldr	r3, [r7, #24]
 801447c:	0159      	lsls	r1, r3, #5
 801447e:	69fb      	ldr	r3, [r7, #28]
 8014480:	440b      	add	r3, r1
 8014482:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014486:	4619      	mov	r1, r3
 8014488:	4b8c      	ldr	r3, [pc, #560]	; (80146bc <USB_EPStartXfer+0x2e0>)
 801448a:	4013      	ands	r3, r2
 801448c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 801448e:	69bb      	ldr	r3, [r7, #24]
 8014490:	015a      	lsls	r2, r3, #5
 8014492:	69fb      	ldr	r3, [r7, #28]
 8014494:	4413      	add	r3, r2
 8014496:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801449a:	691a      	ldr	r2, [r3, #16]
 801449c:	69bb      	ldr	r3, [r7, #24]
 801449e:	0159      	lsls	r1, r3, #5
 80144a0:	69fb      	ldr	r3, [r7, #28]
 80144a2:	440b      	add	r3, r1
 80144a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80144a8:	4619      	mov	r1, r3
 80144aa:	4b83      	ldr	r3, [pc, #524]	; (80146b8 <USB_EPStartXfer+0x2dc>)
 80144ac:	4013      	ands	r3, r2
 80144ae:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 80144b0:	69bb      	ldr	r3, [r7, #24]
 80144b2:	2b00      	cmp	r3, #0
 80144b4:	d11a      	bne.n	80144ec <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80144b6:	68bb      	ldr	r3, [r7, #8]
 80144b8:	691a      	ldr	r2, [r3, #16]
 80144ba:	68bb      	ldr	r3, [r7, #8]
 80144bc:	689b      	ldr	r3, [r3, #8]
 80144be:	429a      	cmp	r2, r3
 80144c0:	d903      	bls.n	80144ca <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80144c2:	68bb      	ldr	r3, [r7, #8]
 80144c4:	689a      	ldr	r2, [r3, #8]
 80144c6:	68bb      	ldr	r3, [r7, #8]
 80144c8:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80144ca:	69bb      	ldr	r3, [r7, #24]
 80144cc:	015a      	lsls	r2, r3, #5
 80144ce:	69fb      	ldr	r3, [r7, #28]
 80144d0:	4413      	add	r3, r2
 80144d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80144d6:	691b      	ldr	r3, [r3, #16]
 80144d8:	69ba      	ldr	r2, [r7, #24]
 80144da:	0151      	lsls	r1, r2, #5
 80144dc:	69fa      	ldr	r2, [r7, #28]
 80144de:	440a      	add	r2, r1
 80144e0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80144e4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80144e8:	6113      	str	r3, [r2, #16]
 80144ea:	e01b      	b.n	8014524 <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80144ec:	69bb      	ldr	r3, [r7, #24]
 80144ee:	015a      	lsls	r2, r3, #5
 80144f0:	69fb      	ldr	r3, [r7, #28]
 80144f2:	4413      	add	r3, r2
 80144f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80144f8:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80144fa:	68bb      	ldr	r3, [r7, #8]
 80144fc:	6919      	ldr	r1, [r3, #16]
 80144fe:	68bb      	ldr	r3, [r7, #8]
 8014500:	689b      	ldr	r3, [r3, #8]
 8014502:	440b      	add	r3, r1
 8014504:	1e59      	subs	r1, r3, #1
 8014506:	68bb      	ldr	r3, [r7, #8]
 8014508:	689b      	ldr	r3, [r3, #8]
 801450a:	fbb1 f3f3 	udiv	r3, r1, r3
 801450e:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8014510:	4b6b      	ldr	r3, [pc, #428]	; (80146c0 <USB_EPStartXfer+0x2e4>)
 8014512:	400b      	ands	r3, r1
 8014514:	69b9      	ldr	r1, [r7, #24]
 8014516:	0148      	lsls	r0, r1, #5
 8014518:	69f9      	ldr	r1, [r7, #28]
 801451a:	4401      	add	r1, r0
 801451c:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8014520:	4313      	orrs	r3, r2
 8014522:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8014524:	69bb      	ldr	r3, [r7, #24]
 8014526:	015a      	lsls	r2, r3, #5
 8014528:	69fb      	ldr	r3, [r7, #28]
 801452a:	4413      	add	r3, r2
 801452c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014530:	691a      	ldr	r2, [r3, #16]
 8014532:	68bb      	ldr	r3, [r7, #8]
 8014534:	691b      	ldr	r3, [r3, #16]
 8014536:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801453a:	69b9      	ldr	r1, [r7, #24]
 801453c:	0148      	lsls	r0, r1, #5
 801453e:	69f9      	ldr	r1, [r7, #28]
 8014540:	4401      	add	r1, r0
 8014542:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8014546:	4313      	orrs	r3, r2
 8014548:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 801454a:	68bb      	ldr	r3, [r7, #8]
 801454c:	791b      	ldrb	r3, [r3, #4]
 801454e:	2b01      	cmp	r3, #1
 8014550:	d11f      	bne.n	8014592 <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8014552:	69bb      	ldr	r3, [r7, #24]
 8014554:	015a      	lsls	r2, r3, #5
 8014556:	69fb      	ldr	r3, [r7, #28]
 8014558:	4413      	add	r3, r2
 801455a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801455e:	691b      	ldr	r3, [r3, #16]
 8014560:	69ba      	ldr	r2, [r7, #24]
 8014562:	0151      	lsls	r1, r2, #5
 8014564:	69fa      	ldr	r2, [r7, #28]
 8014566:	440a      	add	r2, r1
 8014568:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801456c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8014570:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8014572:	69bb      	ldr	r3, [r7, #24]
 8014574:	015a      	lsls	r2, r3, #5
 8014576:	69fb      	ldr	r3, [r7, #28]
 8014578:	4413      	add	r3, r2
 801457a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801457e:	691b      	ldr	r3, [r3, #16]
 8014580:	69ba      	ldr	r2, [r7, #24]
 8014582:	0151      	lsls	r1, r2, #5
 8014584:	69fa      	ldr	r2, [r7, #28]
 8014586:	440a      	add	r2, r1
 8014588:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801458c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8014590:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8014592:	79fb      	ldrb	r3, [r7, #7]
 8014594:	2b01      	cmp	r3, #1
 8014596:	d14b      	bne.n	8014630 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8014598:	68bb      	ldr	r3, [r7, #8]
 801459a:	69db      	ldr	r3, [r3, #28]
 801459c:	2b00      	cmp	r3, #0
 801459e:	d009      	beq.n	80145b4 <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80145a0:	69bb      	ldr	r3, [r7, #24]
 80145a2:	015a      	lsls	r2, r3, #5
 80145a4:	69fb      	ldr	r3, [r7, #28]
 80145a6:	4413      	add	r3, r2
 80145a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80145ac:	461a      	mov	r2, r3
 80145ae:	68bb      	ldr	r3, [r7, #8]
 80145b0:	69db      	ldr	r3, [r3, #28]
 80145b2:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80145b4:	68bb      	ldr	r3, [r7, #8]
 80145b6:	791b      	ldrb	r3, [r3, #4]
 80145b8:	2b01      	cmp	r3, #1
 80145ba:	d128      	bne.n	801460e <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80145bc:	69fb      	ldr	r3, [r7, #28]
 80145be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80145c2:	689b      	ldr	r3, [r3, #8]
 80145c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80145c8:	2b00      	cmp	r3, #0
 80145ca:	d110      	bne.n	80145ee <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80145cc:	69bb      	ldr	r3, [r7, #24]
 80145ce:	015a      	lsls	r2, r3, #5
 80145d0:	69fb      	ldr	r3, [r7, #28]
 80145d2:	4413      	add	r3, r2
 80145d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80145d8:	681b      	ldr	r3, [r3, #0]
 80145da:	69ba      	ldr	r2, [r7, #24]
 80145dc:	0151      	lsls	r1, r2, #5
 80145de:	69fa      	ldr	r2, [r7, #28]
 80145e0:	440a      	add	r2, r1
 80145e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80145e6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80145ea:	6013      	str	r3, [r2, #0]
 80145ec:	e00f      	b.n	801460e <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80145ee:	69bb      	ldr	r3, [r7, #24]
 80145f0:	015a      	lsls	r2, r3, #5
 80145f2:	69fb      	ldr	r3, [r7, #28]
 80145f4:	4413      	add	r3, r2
 80145f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80145fa:	681b      	ldr	r3, [r3, #0]
 80145fc:	69ba      	ldr	r2, [r7, #24]
 80145fe:	0151      	lsls	r1, r2, #5
 8014600:	69fa      	ldr	r2, [r7, #28]
 8014602:	440a      	add	r2, r1
 8014604:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014608:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801460c:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 801460e:	69bb      	ldr	r3, [r7, #24]
 8014610:	015a      	lsls	r2, r3, #5
 8014612:	69fb      	ldr	r3, [r7, #28]
 8014614:	4413      	add	r3, r2
 8014616:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801461a:	681b      	ldr	r3, [r3, #0]
 801461c:	69ba      	ldr	r2, [r7, #24]
 801461e:	0151      	lsls	r1, r2, #5
 8014620:	69fa      	ldr	r2, [r7, #28]
 8014622:	440a      	add	r2, r1
 8014624:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014628:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 801462c:	6013      	str	r3, [r2, #0]
 801462e:	e16a      	b.n	8014906 <USB_EPStartXfer+0x52a>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8014630:	69bb      	ldr	r3, [r7, #24]
 8014632:	015a      	lsls	r2, r3, #5
 8014634:	69fb      	ldr	r3, [r7, #28]
 8014636:	4413      	add	r3, r2
 8014638:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801463c:	681b      	ldr	r3, [r3, #0]
 801463e:	69ba      	ldr	r2, [r7, #24]
 8014640:	0151      	lsls	r1, r2, #5
 8014642:	69fa      	ldr	r2, [r7, #28]
 8014644:	440a      	add	r2, r1
 8014646:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801464a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 801464e:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8014650:	68bb      	ldr	r3, [r7, #8]
 8014652:	791b      	ldrb	r3, [r3, #4]
 8014654:	2b01      	cmp	r3, #1
 8014656:	d015      	beq.n	8014684 <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8014658:	68bb      	ldr	r3, [r7, #8]
 801465a:	691b      	ldr	r3, [r3, #16]
 801465c:	2b00      	cmp	r3, #0
 801465e:	f000 8152 	beq.w	8014906 <USB_EPStartXfer+0x52a>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8014662:	69fb      	ldr	r3, [r7, #28]
 8014664:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014668:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801466a:	68bb      	ldr	r3, [r7, #8]
 801466c:	781b      	ldrb	r3, [r3, #0]
 801466e:	f003 030f 	and.w	r3, r3, #15
 8014672:	2101      	movs	r1, #1
 8014674:	fa01 f303 	lsl.w	r3, r1, r3
 8014678:	69f9      	ldr	r1, [r7, #28]
 801467a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801467e:	4313      	orrs	r3, r2
 8014680:	634b      	str	r3, [r1, #52]	; 0x34
 8014682:	e140      	b.n	8014906 <USB_EPStartXfer+0x52a>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8014684:	69fb      	ldr	r3, [r7, #28]
 8014686:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801468a:	689b      	ldr	r3, [r3, #8]
 801468c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8014690:	2b00      	cmp	r3, #0
 8014692:	d117      	bne.n	80146c4 <USB_EPStartXfer+0x2e8>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8014694:	69bb      	ldr	r3, [r7, #24]
 8014696:	015a      	lsls	r2, r3, #5
 8014698:	69fb      	ldr	r3, [r7, #28]
 801469a:	4413      	add	r3, r2
 801469c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80146a0:	681b      	ldr	r3, [r3, #0]
 80146a2:	69ba      	ldr	r2, [r7, #24]
 80146a4:	0151      	lsls	r1, r2, #5
 80146a6:	69fa      	ldr	r2, [r7, #28]
 80146a8:	440a      	add	r2, r1
 80146aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80146ae:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80146b2:	6013      	str	r3, [r2, #0]
 80146b4:	e016      	b.n	80146e4 <USB_EPStartXfer+0x308>
 80146b6:	bf00      	nop
 80146b8:	e007ffff 	.word	0xe007ffff
 80146bc:	fff80000 	.word	0xfff80000
 80146c0:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80146c4:	69bb      	ldr	r3, [r7, #24]
 80146c6:	015a      	lsls	r2, r3, #5
 80146c8:	69fb      	ldr	r3, [r7, #28]
 80146ca:	4413      	add	r3, r2
 80146cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80146d0:	681b      	ldr	r3, [r3, #0]
 80146d2:	69ba      	ldr	r2, [r7, #24]
 80146d4:	0151      	lsls	r1, r2, #5
 80146d6:	69fa      	ldr	r2, [r7, #28]
 80146d8:	440a      	add	r2, r1
 80146da:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80146de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80146e2:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80146e4:	68bb      	ldr	r3, [r7, #8]
 80146e6:	68d9      	ldr	r1, [r3, #12]
 80146e8:	68bb      	ldr	r3, [r7, #8]
 80146ea:	781a      	ldrb	r2, [r3, #0]
 80146ec:	68bb      	ldr	r3, [r7, #8]
 80146ee:	691b      	ldr	r3, [r3, #16]
 80146f0:	b298      	uxth	r0, r3
 80146f2:	79fb      	ldrb	r3, [r7, #7]
 80146f4:	9300      	str	r3, [sp, #0]
 80146f6:	4603      	mov	r3, r0
 80146f8:	68f8      	ldr	r0, [r7, #12]
 80146fa:	f000 f9b9 	bl	8014a70 <USB_WritePacket>
 80146fe:	e102      	b.n	8014906 <USB_EPStartXfer+0x52a>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8014700:	69bb      	ldr	r3, [r7, #24]
 8014702:	015a      	lsls	r2, r3, #5
 8014704:	69fb      	ldr	r3, [r7, #28]
 8014706:	4413      	add	r3, r2
 8014708:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801470c:	691a      	ldr	r2, [r3, #16]
 801470e:	69bb      	ldr	r3, [r7, #24]
 8014710:	0159      	lsls	r1, r3, #5
 8014712:	69fb      	ldr	r3, [r7, #28]
 8014714:	440b      	add	r3, r1
 8014716:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801471a:	4619      	mov	r1, r3
 801471c:	4b7c      	ldr	r3, [pc, #496]	; (8014910 <USB_EPStartXfer+0x534>)
 801471e:	4013      	ands	r3, r2
 8014720:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8014722:	69bb      	ldr	r3, [r7, #24]
 8014724:	015a      	lsls	r2, r3, #5
 8014726:	69fb      	ldr	r3, [r7, #28]
 8014728:	4413      	add	r3, r2
 801472a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801472e:	691a      	ldr	r2, [r3, #16]
 8014730:	69bb      	ldr	r3, [r7, #24]
 8014732:	0159      	lsls	r1, r3, #5
 8014734:	69fb      	ldr	r3, [r7, #28]
 8014736:	440b      	add	r3, r1
 8014738:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801473c:	4619      	mov	r1, r3
 801473e:	4b75      	ldr	r3, [pc, #468]	; (8014914 <USB_EPStartXfer+0x538>)
 8014740:	4013      	ands	r3, r2
 8014742:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8014744:	69bb      	ldr	r3, [r7, #24]
 8014746:	2b00      	cmp	r3, #0
 8014748:	d12f      	bne.n	80147aa <USB_EPStartXfer+0x3ce>
    {
      if (ep->xfer_len > 0U)
 801474a:	68bb      	ldr	r3, [r7, #8]
 801474c:	691b      	ldr	r3, [r3, #16]
 801474e:	2b00      	cmp	r3, #0
 8014750:	d003      	beq.n	801475a <USB_EPStartXfer+0x37e>
      {
        ep->xfer_len = ep->maxpacket;
 8014752:	68bb      	ldr	r3, [r7, #8]
 8014754:	689a      	ldr	r2, [r3, #8]
 8014756:	68bb      	ldr	r3, [r7, #8]
 8014758:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 801475a:	68bb      	ldr	r3, [r7, #8]
 801475c:	689a      	ldr	r2, [r3, #8]
 801475e:	68bb      	ldr	r3, [r7, #8]
 8014760:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8014762:	69bb      	ldr	r3, [r7, #24]
 8014764:	015a      	lsls	r2, r3, #5
 8014766:	69fb      	ldr	r3, [r7, #28]
 8014768:	4413      	add	r3, r2
 801476a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801476e:	691a      	ldr	r2, [r3, #16]
 8014770:	68bb      	ldr	r3, [r7, #8]
 8014772:	6a1b      	ldr	r3, [r3, #32]
 8014774:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014778:	69b9      	ldr	r1, [r7, #24]
 801477a:	0148      	lsls	r0, r1, #5
 801477c:	69f9      	ldr	r1, [r7, #28]
 801477e:	4401      	add	r1, r0
 8014780:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8014784:	4313      	orrs	r3, r2
 8014786:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8014788:	69bb      	ldr	r3, [r7, #24]
 801478a:	015a      	lsls	r2, r3, #5
 801478c:	69fb      	ldr	r3, [r7, #28]
 801478e:	4413      	add	r3, r2
 8014790:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014794:	691b      	ldr	r3, [r3, #16]
 8014796:	69ba      	ldr	r2, [r7, #24]
 8014798:	0151      	lsls	r1, r2, #5
 801479a:	69fa      	ldr	r2, [r7, #28]
 801479c:	440a      	add	r2, r1
 801479e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80147a2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80147a6:	6113      	str	r3, [r2, #16]
 80147a8:	e05f      	b.n	801486a <USB_EPStartXfer+0x48e>
    }
    else
    {
      if (ep->xfer_len == 0U)
 80147aa:	68bb      	ldr	r3, [r7, #8]
 80147ac:	691b      	ldr	r3, [r3, #16]
 80147ae:	2b00      	cmp	r3, #0
 80147b0:	d123      	bne.n	80147fa <USB_EPStartXfer+0x41e>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80147b2:	69bb      	ldr	r3, [r7, #24]
 80147b4:	015a      	lsls	r2, r3, #5
 80147b6:	69fb      	ldr	r3, [r7, #28]
 80147b8:	4413      	add	r3, r2
 80147ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80147be:	691a      	ldr	r2, [r3, #16]
 80147c0:	68bb      	ldr	r3, [r7, #8]
 80147c2:	689b      	ldr	r3, [r3, #8]
 80147c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80147c8:	69b9      	ldr	r1, [r7, #24]
 80147ca:	0148      	lsls	r0, r1, #5
 80147cc:	69f9      	ldr	r1, [r7, #28]
 80147ce:	4401      	add	r1, r0
 80147d0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80147d4:	4313      	orrs	r3, r2
 80147d6:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80147d8:	69bb      	ldr	r3, [r7, #24]
 80147da:	015a      	lsls	r2, r3, #5
 80147dc:	69fb      	ldr	r3, [r7, #28]
 80147de:	4413      	add	r3, r2
 80147e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80147e4:	691b      	ldr	r3, [r3, #16]
 80147e6:	69ba      	ldr	r2, [r7, #24]
 80147e8:	0151      	lsls	r1, r2, #5
 80147ea:	69fa      	ldr	r2, [r7, #28]
 80147ec:	440a      	add	r2, r1
 80147ee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80147f2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80147f6:	6113      	str	r3, [r2, #16]
 80147f8:	e037      	b.n	801486a <USB_EPStartXfer+0x48e>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80147fa:	68bb      	ldr	r3, [r7, #8]
 80147fc:	691a      	ldr	r2, [r3, #16]
 80147fe:	68bb      	ldr	r3, [r7, #8]
 8014800:	689b      	ldr	r3, [r3, #8]
 8014802:	4413      	add	r3, r2
 8014804:	1e5a      	subs	r2, r3, #1
 8014806:	68bb      	ldr	r3, [r7, #8]
 8014808:	689b      	ldr	r3, [r3, #8]
 801480a:	fbb2 f3f3 	udiv	r3, r2, r3
 801480e:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8014810:	68bb      	ldr	r3, [r7, #8]
 8014812:	689b      	ldr	r3, [r3, #8]
 8014814:	8afa      	ldrh	r2, [r7, #22]
 8014816:	fb03 f202 	mul.w	r2, r3, r2
 801481a:	68bb      	ldr	r3, [r7, #8]
 801481c:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 801481e:	69bb      	ldr	r3, [r7, #24]
 8014820:	015a      	lsls	r2, r3, #5
 8014822:	69fb      	ldr	r3, [r7, #28]
 8014824:	4413      	add	r3, r2
 8014826:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801482a:	691a      	ldr	r2, [r3, #16]
 801482c:	8afb      	ldrh	r3, [r7, #22]
 801482e:	04d9      	lsls	r1, r3, #19
 8014830:	4b39      	ldr	r3, [pc, #228]	; (8014918 <USB_EPStartXfer+0x53c>)
 8014832:	400b      	ands	r3, r1
 8014834:	69b9      	ldr	r1, [r7, #24]
 8014836:	0148      	lsls	r0, r1, #5
 8014838:	69f9      	ldr	r1, [r7, #28]
 801483a:	4401      	add	r1, r0
 801483c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8014840:	4313      	orrs	r3, r2
 8014842:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8014844:	69bb      	ldr	r3, [r7, #24]
 8014846:	015a      	lsls	r2, r3, #5
 8014848:	69fb      	ldr	r3, [r7, #28]
 801484a:	4413      	add	r3, r2
 801484c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014850:	691a      	ldr	r2, [r3, #16]
 8014852:	68bb      	ldr	r3, [r7, #8]
 8014854:	6a1b      	ldr	r3, [r3, #32]
 8014856:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801485a:	69b9      	ldr	r1, [r7, #24]
 801485c:	0148      	lsls	r0, r1, #5
 801485e:	69f9      	ldr	r1, [r7, #28]
 8014860:	4401      	add	r1, r0
 8014862:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8014866:	4313      	orrs	r3, r2
 8014868:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 801486a:	79fb      	ldrb	r3, [r7, #7]
 801486c:	2b01      	cmp	r3, #1
 801486e:	d10d      	bne.n	801488c <USB_EPStartXfer+0x4b0>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8014870:	68bb      	ldr	r3, [r7, #8]
 8014872:	68db      	ldr	r3, [r3, #12]
 8014874:	2b00      	cmp	r3, #0
 8014876:	d009      	beq.n	801488c <USB_EPStartXfer+0x4b0>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8014878:	68bb      	ldr	r3, [r7, #8]
 801487a:	68d9      	ldr	r1, [r3, #12]
 801487c:	69bb      	ldr	r3, [r7, #24]
 801487e:	015a      	lsls	r2, r3, #5
 8014880:	69fb      	ldr	r3, [r7, #28]
 8014882:	4413      	add	r3, r2
 8014884:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014888:	460a      	mov	r2, r1
 801488a:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 801488c:	68bb      	ldr	r3, [r7, #8]
 801488e:	791b      	ldrb	r3, [r3, #4]
 8014890:	2b01      	cmp	r3, #1
 8014892:	d128      	bne.n	80148e6 <USB_EPStartXfer+0x50a>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8014894:	69fb      	ldr	r3, [r7, #28]
 8014896:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801489a:	689b      	ldr	r3, [r3, #8]
 801489c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80148a0:	2b00      	cmp	r3, #0
 80148a2:	d110      	bne.n	80148c6 <USB_EPStartXfer+0x4ea>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80148a4:	69bb      	ldr	r3, [r7, #24]
 80148a6:	015a      	lsls	r2, r3, #5
 80148a8:	69fb      	ldr	r3, [r7, #28]
 80148aa:	4413      	add	r3, r2
 80148ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80148b0:	681b      	ldr	r3, [r3, #0]
 80148b2:	69ba      	ldr	r2, [r7, #24]
 80148b4:	0151      	lsls	r1, r2, #5
 80148b6:	69fa      	ldr	r2, [r7, #28]
 80148b8:	440a      	add	r2, r1
 80148ba:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80148be:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80148c2:	6013      	str	r3, [r2, #0]
 80148c4:	e00f      	b.n	80148e6 <USB_EPStartXfer+0x50a>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80148c6:	69bb      	ldr	r3, [r7, #24]
 80148c8:	015a      	lsls	r2, r3, #5
 80148ca:	69fb      	ldr	r3, [r7, #28]
 80148cc:	4413      	add	r3, r2
 80148ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80148d2:	681b      	ldr	r3, [r3, #0]
 80148d4:	69ba      	ldr	r2, [r7, #24]
 80148d6:	0151      	lsls	r1, r2, #5
 80148d8:	69fa      	ldr	r2, [r7, #28]
 80148da:	440a      	add	r2, r1
 80148dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80148e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80148e4:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80148e6:	69bb      	ldr	r3, [r7, #24]
 80148e8:	015a      	lsls	r2, r3, #5
 80148ea:	69fb      	ldr	r3, [r7, #28]
 80148ec:	4413      	add	r3, r2
 80148ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80148f2:	681b      	ldr	r3, [r3, #0]
 80148f4:	69ba      	ldr	r2, [r7, #24]
 80148f6:	0151      	lsls	r1, r2, #5
 80148f8:	69fa      	ldr	r2, [r7, #28]
 80148fa:	440a      	add	r2, r1
 80148fc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014900:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8014904:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8014906:	2300      	movs	r3, #0
}
 8014908:	4618      	mov	r0, r3
 801490a:	3720      	adds	r7, #32
 801490c:	46bd      	mov	sp, r7
 801490e:	bd80      	pop	{r7, pc}
 8014910:	fff80000 	.word	0xfff80000
 8014914:	e007ffff 	.word	0xe007ffff
 8014918:	1ff80000 	.word	0x1ff80000

0801491c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 801491c:	b480      	push	{r7}
 801491e:	b087      	sub	sp, #28
 8014920:	af00      	add	r7, sp, #0
 8014922:	6078      	str	r0, [r7, #4]
 8014924:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8014926:	2300      	movs	r3, #0
 8014928:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 801492a:	2300      	movs	r3, #0
 801492c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801492e:	687b      	ldr	r3, [r7, #4]
 8014930:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8014932:	683b      	ldr	r3, [r7, #0]
 8014934:	785b      	ldrb	r3, [r3, #1]
 8014936:	2b01      	cmp	r3, #1
 8014938:	d14a      	bne.n	80149d0 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801493a:	683b      	ldr	r3, [r7, #0]
 801493c:	781b      	ldrb	r3, [r3, #0]
 801493e:	015a      	lsls	r2, r3, #5
 8014940:	693b      	ldr	r3, [r7, #16]
 8014942:	4413      	add	r3, r2
 8014944:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014948:	681b      	ldr	r3, [r3, #0]
 801494a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801494e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8014952:	f040 8086 	bne.w	8014a62 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8014956:	683b      	ldr	r3, [r7, #0]
 8014958:	781b      	ldrb	r3, [r3, #0]
 801495a:	015a      	lsls	r2, r3, #5
 801495c:	693b      	ldr	r3, [r7, #16]
 801495e:	4413      	add	r3, r2
 8014960:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014964:	681b      	ldr	r3, [r3, #0]
 8014966:	683a      	ldr	r2, [r7, #0]
 8014968:	7812      	ldrb	r2, [r2, #0]
 801496a:	0151      	lsls	r1, r2, #5
 801496c:	693a      	ldr	r2, [r7, #16]
 801496e:	440a      	add	r2, r1
 8014970:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014974:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8014978:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 801497a:	683b      	ldr	r3, [r7, #0]
 801497c:	781b      	ldrb	r3, [r3, #0]
 801497e:	015a      	lsls	r2, r3, #5
 8014980:	693b      	ldr	r3, [r7, #16]
 8014982:	4413      	add	r3, r2
 8014984:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014988:	681b      	ldr	r3, [r3, #0]
 801498a:	683a      	ldr	r2, [r7, #0]
 801498c:	7812      	ldrb	r2, [r2, #0]
 801498e:	0151      	lsls	r1, r2, #5
 8014990:	693a      	ldr	r2, [r7, #16]
 8014992:	440a      	add	r2, r1
 8014994:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014998:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 801499c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 801499e:	68fb      	ldr	r3, [r7, #12]
 80149a0:	3301      	adds	r3, #1
 80149a2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80149a4:	68fb      	ldr	r3, [r7, #12]
 80149a6:	f242 7210 	movw	r2, #10000	; 0x2710
 80149aa:	4293      	cmp	r3, r2
 80149ac:	d902      	bls.n	80149b4 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80149ae:	2301      	movs	r3, #1
 80149b0:	75fb      	strb	r3, [r7, #23]
          break;
 80149b2:	e056      	b.n	8014a62 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80149b4:	683b      	ldr	r3, [r7, #0]
 80149b6:	781b      	ldrb	r3, [r3, #0]
 80149b8:	015a      	lsls	r2, r3, #5
 80149ba:	693b      	ldr	r3, [r7, #16]
 80149bc:	4413      	add	r3, r2
 80149be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80149c2:	681b      	ldr	r3, [r3, #0]
 80149c4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80149c8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80149cc:	d0e7      	beq.n	801499e <USB_EPStopXfer+0x82>
 80149ce:	e048      	b.n	8014a62 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80149d0:	683b      	ldr	r3, [r7, #0]
 80149d2:	781b      	ldrb	r3, [r3, #0]
 80149d4:	015a      	lsls	r2, r3, #5
 80149d6:	693b      	ldr	r3, [r7, #16]
 80149d8:	4413      	add	r3, r2
 80149da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80149de:	681b      	ldr	r3, [r3, #0]
 80149e0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80149e4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80149e8:	d13b      	bne.n	8014a62 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80149ea:	683b      	ldr	r3, [r7, #0]
 80149ec:	781b      	ldrb	r3, [r3, #0]
 80149ee:	015a      	lsls	r2, r3, #5
 80149f0:	693b      	ldr	r3, [r7, #16]
 80149f2:	4413      	add	r3, r2
 80149f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80149f8:	681b      	ldr	r3, [r3, #0]
 80149fa:	683a      	ldr	r2, [r7, #0]
 80149fc:	7812      	ldrb	r2, [r2, #0]
 80149fe:	0151      	lsls	r1, r2, #5
 8014a00:	693a      	ldr	r2, [r7, #16]
 8014a02:	440a      	add	r2, r1
 8014a04:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014a08:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8014a0c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8014a0e:	683b      	ldr	r3, [r7, #0]
 8014a10:	781b      	ldrb	r3, [r3, #0]
 8014a12:	015a      	lsls	r2, r3, #5
 8014a14:	693b      	ldr	r3, [r7, #16]
 8014a16:	4413      	add	r3, r2
 8014a18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014a1c:	681b      	ldr	r3, [r3, #0]
 8014a1e:	683a      	ldr	r2, [r7, #0]
 8014a20:	7812      	ldrb	r2, [r2, #0]
 8014a22:	0151      	lsls	r1, r2, #5
 8014a24:	693a      	ldr	r2, [r7, #16]
 8014a26:	440a      	add	r2, r1
 8014a28:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014a2c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8014a30:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8014a32:	68fb      	ldr	r3, [r7, #12]
 8014a34:	3301      	adds	r3, #1
 8014a36:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8014a38:	68fb      	ldr	r3, [r7, #12]
 8014a3a:	f242 7210 	movw	r2, #10000	; 0x2710
 8014a3e:	4293      	cmp	r3, r2
 8014a40:	d902      	bls.n	8014a48 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8014a42:	2301      	movs	r3, #1
 8014a44:	75fb      	strb	r3, [r7, #23]
          break;
 8014a46:	e00c      	b.n	8014a62 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8014a48:	683b      	ldr	r3, [r7, #0]
 8014a4a:	781b      	ldrb	r3, [r3, #0]
 8014a4c:	015a      	lsls	r2, r3, #5
 8014a4e:	693b      	ldr	r3, [r7, #16]
 8014a50:	4413      	add	r3, r2
 8014a52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014a56:	681b      	ldr	r3, [r3, #0]
 8014a58:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8014a5c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8014a60:	d0e7      	beq.n	8014a32 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8014a62:	7dfb      	ldrb	r3, [r7, #23]
}
 8014a64:	4618      	mov	r0, r3
 8014a66:	371c      	adds	r7, #28
 8014a68:	46bd      	mov	sp, r7
 8014a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a6e:	4770      	bx	lr

08014a70 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8014a70:	b480      	push	{r7}
 8014a72:	b089      	sub	sp, #36	; 0x24
 8014a74:	af00      	add	r7, sp, #0
 8014a76:	60f8      	str	r0, [r7, #12]
 8014a78:	60b9      	str	r1, [r7, #8]
 8014a7a:	4611      	mov	r1, r2
 8014a7c:	461a      	mov	r2, r3
 8014a7e:	460b      	mov	r3, r1
 8014a80:	71fb      	strb	r3, [r7, #7]
 8014a82:	4613      	mov	r3, r2
 8014a84:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014a86:	68fb      	ldr	r3, [r7, #12]
 8014a88:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8014a8a:	68bb      	ldr	r3, [r7, #8]
 8014a8c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8014a8e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8014a92:	2b00      	cmp	r3, #0
 8014a94:	d123      	bne.n	8014ade <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8014a96:	88bb      	ldrh	r3, [r7, #4]
 8014a98:	3303      	adds	r3, #3
 8014a9a:	089b      	lsrs	r3, r3, #2
 8014a9c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8014a9e:	2300      	movs	r3, #0
 8014aa0:	61bb      	str	r3, [r7, #24]
 8014aa2:	e018      	b.n	8014ad6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8014aa4:	79fb      	ldrb	r3, [r7, #7]
 8014aa6:	031a      	lsls	r2, r3, #12
 8014aa8:	697b      	ldr	r3, [r7, #20]
 8014aaa:	4413      	add	r3, r2
 8014aac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8014ab0:	461a      	mov	r2, r3
 8014ab2:	69fb      	ldr	r3, [r7, #28]
 8014ab4:	681b      	ldr	r3, [r3, #0]
 8014ab6:	6013      	str	r3, [r2, #0]
      pSrc++;
 8014ab8:	69fb      	ldr	r3, [r7, #28]
 8014aba:	3301      	adds	r3, #1
 8014abc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8014abe:	69fb      	ldr	r3, [r7, #28]
 8014ac0:	3301      	adds	r3, #1
 8014ac2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8014ac4:	69fb      	ldr	r3, [r7, #28]
 8014ac6:	3301      	adds	r3, #1
 8014ac8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8014aca:	69fb      	ldr	r3, [r7, #28]
 8014acc:	3301      	adds	r3, #1
 8014ace:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8014ad0:	69bb      	ldr	r3, [r7, #24]
 8014ad2:	3301      	adds	r3, #1
 8014ad4:	61bb      	str	r3, [r7, #24]
 8014ad6:	69ba      	ldr	r2, [r7, #24]
 8014ad8:	693b      	ldr	r3, [r7, #16]
 8014ada:	429a      	cmp	r2, r3
 8014adc:	d3e2      	bcc.n	8014aa4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8014ade:	2300      	movs	r3, #0
}
 8014ae0:	4618      	mov	r0, r3
 8014ae2:	3724      	adds	r7, #36	; 0x24
 8014ae4:	46bd      	mov	sp, r7
 8014ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014aea:	4770      	bx	lr

08014aec <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8014aec:	b480      	push	{r7}
 8014aee:	b08b      	sub	sp, #44	; 0x2c
 8014af0:	af00      	add	r7, sp, #0
 8014af2:	60f8      	str	r0, [r7, #12]
 8014af4:	60b9      	str	r1, [r7, #8]
 8014af6:	4613      	mov	r3, r2
 8014af8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014afa:	68fb      	ldr	r3, [r7, #12]
 8014afc:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8014afe:	68bb      	ldr	r3, [r7, #8]
 8014b00:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8014b02:	88fb      	ldrh	r3, [r7, #6]
 8014b04:	089b      	lsrs	r3, r3, #2
 8014b06:	b29b      	uxth	r3, r3
 8014b08:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8014b0a:	88fb      	ldrh	r3, [r7, #6]
 8014b0c:	f003 0303 	and.w	r3, r3, #3
 8014b10:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8014b12:	2300      	movs	r3, #0
 8014b14:	623b      	str	r3, [r7, #32]
 8014b16:	e014      	b.n	8014b42 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8014b18:	69bb      	ldr	r3, [r7, #24]
 8014b1a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8014b1e:	681a      	ldr	r2, [r3, #0]
 8014b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014b22:	601a      	str	r2, [r3, #0]
    pDest++;
 8014b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014b26:	3301      	adds	r3, #1
 8014b28:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8014b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014b2c:	3301      	adds	r3, #1
 8014b2e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8014b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014b32:	3301      	adds	r3, #1
 8014b34:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8014b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014b38:	3301      	adds	r3, #1
 8014b3a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8014b3c:	6a3b      	ldr	r3, [r7, #32]
 8014b3e:	3301      	adds	r3, #1
 8014b40:	623b      	str	r3, [r7, #32]
 8014b42:	6a3a      	ldr	r2, [r7, #32]
 8014b44:	697b      	ldr	r3, [r7, #20]
 8014b46:	429a      	cmp	r2, r3
 8014b48:	d3e6      	bcc.n	8014b18 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8014b4a:	8bfb      	ldrh	r3, [r7, #30]
 8014b4c:	2b00      	cmp	r3, #0
 8014b4e:	d01e      	beq.n	8014b8e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8014b50:	2300      	movs	r3, #0
 8014b52:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8014b54:	69bb      	ldr	r3, [r7, #24]
 8014b56:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8014b5a:	461a      	mov	r2, r3
 8014b5c:	f107 0310 	add.w	r3, r7, #16
 8014b60:	6812      	ldr	r2, [r2, #0]
 8014b62:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8014b64:	693a      	ldr	r2, [r7, #16]
 8014b66:	6a3b      	ldr	r3, [r7, #32]
 8014b68:	b2db      	uxtb	r3, r3
 8014b6a:	00db      	lsls	r3, r3, #3
 8014b6c:	fa22 f303 	lsr.w	r3, r2, r3
 8014b70:	b2da      	uxtb	r2, r3
 8014b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014b74:	701a      	strb	r2, [r3, #0]
      i++;
 8014b76:	6a3b      	ldr	r3, [r7, #32]
 8014b78:	3301      	adds	r3, #1
 8014b7a:	623b      	str	r3, [r7, #32]
      pDest++;
 8014b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014b7e:	3301      	adds	r3, #1
 8014b80:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8014b82:	8bfb      	ldrh	r3, [r7, #30]
 8014b84:	3b01      	subs	r3, #1
 8014b86:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8014b88:	8bfb      	ldrh	r3, [r7, #30]
 8014b8a:	2b00      	cmp	r3, #0
 8014b8c:	d1ea      	bne.n	8014b64 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8014b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8014b90:	4618      	mov	r0, r3
 8014b92:	372c      	adds	r7, #44	; 0x2c
 8014b94:	46bd      	mov	sp, r7
 8014b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b9a:	4770      	bx	lr

08014b9c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8014b9c:	b480      	push	{r7}
 8014b9e:	b085      	sub	sp, #20
 8014ba0:	af00      	add	r7, sp, #0
 8014ba2:	6078      	str	r0, [r7, #4]
 8014ba4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014ba6:	687b      	ldr	r3, [r7, #4]
 8014ba8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014baa:	683b      	ldr	r3, [r7, #0]
 8014bac:	781b      	ldrb	r3, [r3, #0]
 8014bae:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8014bb0:	683b      	ldr	r3, [r7, #0]
 8014bb2:	785b      	ldrb	r3, [r3, #1]
 8014bb4:	2b01      	cmp	r3, #1
 8014bb6:	d12c      	bne.n	8014c12 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8014bb8:	68bb      	ldr	r3, [r7, #8]
 8014bba:	015a      	lsls	r2, r3, #5
 8014bbc:	68fb      	ldr	r3, [r7, #12]
 8014bbe:	4413      	add	r3, r2
 8014bc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014bc4:	681b      	ldr	r3, [r3, #0]
 8014bc6:	2b00      	cmp	r3, #0
 8014bc8:	db12      	blt.n	8014bf0 <USB_EPSetStall+0x54>
 8014bca:	68bb      	ldr	r3, [r7, #8]
 8014bcc:	2b00      	cmp	r3, #0
 8014bce:	d00f      	beq.n	8014bf0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8014bd0:	68bb      	ldr	r3, [r7, #8]
 8014bd2:	015a      	lsls	r2, r3, #5
 8014bd4:	68fb      	ldr	r3, [r7, #12]
 8014bd6:	4413      	add	r3, r2
 8014bd8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014bdc:	681b      	ldr	r3, [r3, #0]
 8014bde:	68ba      	ldr	r2, [r7, #8]
 8014be0:	0151      	lsls	r1, r2, #5
 8014be2:	68fa      	ldr	r2, [r7, #12]
 8014be4:	440a      	add	r2, r1
 8014be6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014bea:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8014bee:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8014bf0:	68bb      	ldr	r3, [r7, #8]
 8014bf2:	015a      	lsls	r2, r3, #5
 8014bf4:	68fb      	ldr	r3, [r7, #12]
 8014bf6:	4413      	add	r3, r2
 8014bf8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014bfc:	681b      	ldr	r3, [r3, #0]
 8014bfe:	68ba      	ldr	r2, [r7, #8]
 8014c00:	0151      	lsls	r1, r2, #5
 8014c02:	68fa      	ldr	r2, [r7, #12]
 8014c04:	440a      	add	r2, r1
 8014c06:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014c0a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8014c0e:	6013      	str	r3, [r2, #0]
 8014c10:	e02b      	b.n	8014c6a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8014c12:	68bb      	ldr	r3, [r7, #8]
 8014c14:	015a      	lsls	r2, r3, #5
 8014c16:	68fb      	ldr	r3, [r7, #12]
 8014c18:	4413      	add	r3, r2
 8014c1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014c1e:	681b      	ldr	r3, [r3, #0]
 8014c20:	2b00      	cmp	r3, #0
 8014c22:	db12      	blt.n	8014c4a <USB_EPSetStall+0xae>
 8014c24:	68bb      	ldr	r3, [r7, #8]
 8014c26:	2b00      	cmp	r3, #0
 8014c28:	d00f      	beq.n	8014c4a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8014c2a:	68bb      	ldr	r3, [r7, #8]
 8014c2c:	015a      	lsls	r2, r3, #5
 8014c2e:	68fb      	ldr	r3, [r7, #12]
 8014c30:	4413      	add	r3, r2
 8014c32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014c36:	681b      	ldr	r3, [r3, #0]
 8014c38:	68ba      	ldr	r2, [r7, #8]
 8014c3a:	0151      	lsls	r1, r2, #5
 8014c3c:	68fa      	ldr	r2, [r7, #12]
 8014c3e:	440a      	add	r2, r1
 8014c40:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014c44:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8014c48:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8014c4a:	68bb      	ldr	r3, [r7, #8]
 8014c4c:	015a      	lsls	r2, r3, #5
 8014c4e:	68fb      	ldr	r3, [r7, #12]
 8014c50:	4413      	add	r3, r2
 8014c52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014c56:	681b      	ldr	r3, [r3, #0]
 8014c58:	68ba      	ldr	r2, [r7, #8]
 8014c5a:	0151      	lsls	r1, r2, #5
 8014c5c:	68fa      	ldr	r2, [r7, #12]
 8014c5e:	440a      	add	r2, r1
 8014c60:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014c64:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8014c68:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8014c6a:	2300      	movs	r3, #0
}
 8014c6c:	4618      	mov	r0, r3
 8014c6e:	3714      	adds	r7, #20
 8014c70:	46bd      	mov	sp, r7
 8014c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c76:	4770      	bx	lr

08014c78 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8014c78:	b480      	push	{r7}
 8014c7a:	b085      	sub	sp, #20
 8014c7c:	af00      	add	r7, sp, #0
 8014c7e:	6078      	str	r0, [r7, #4]
 8014c80:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014c82:	687b      	ldr	r3, [r7, #4]
 8014c84:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014c86:	683b      	ldr	r3, [r7, #0]
 8014c88:	781b      	ldrb	r3, [r3, #0]
 8014c8a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8014c8c:	683b      	ldr	r3, [r7, #0]
 8014c8e:	785b      	ldrb	r3, [r3, #1]
 8014c90:	2b01      	cmp	r3, #1
 8014c92:	d128      	bne.n	8014ce6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8014c94:	68bb      	ldr	r3, [r7, #8]
 8014c96:	015a      	lsls	r2, r3, #5
 8014c98:	68fb      	ldr	r3, [r7, #12]
 8014c9a:	4413      	add	r3, r2
 8014c9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014ca0:	681b      	ldr	r3, [r3, #0]
 8014ca2:	68ba      	ldr	r2, [r7, #8]
 8014ca4:	0151      	lsls	r1, r2, #5
 8014ca6:	68fa      	ldr	r2, [r7, #12]
 8014ca8:	440a      	add	r2, r1
 8014caa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014cae:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8014cb2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8014cb4:	683b      	ldr	r3, [r7, #0]
 8014cb6:	791b      	ldrb	r3, [r3, #4]
 8014cb8:	2b03      	cmp	r3, #3
 8014cba:	d003      	beq.n	8014cc4 <USB_EPClearStall+0x4c>
 8014cbc:	683b      	ldr	r3, [r7, #0]
 8014cbe:	791b      	ldrb	r3, [r3, #4]
 8014cc0:	2b02      	cmp	r3, #2
 8014cc2:	d138      	bne.n	8014d36 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8014cc4:	68bb      	ldr	r3, [r7, #8]
 8014cc6:	015a      	lsls	r2, r3, #5
 8014cc8:	68fb      	ldr	r3, [r7, #12]
 8014cca:	4413      	add	r3, r2
 8014ccc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014cd0:	681b      	ldr	r3, [r3, #0]
 8014cd2:	68ba      	ldr	r2, [r7, #8]
 8014cd4:	0151      	lsls	r1, r2, #5
 8014cd6:	68fa      	ldr	r2, [r7, #12]
 8014cd8:	440a      	add	r2, r1
 8014cda:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014cde:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8014ce2:	6013      	str	r3, [r2, #0]
 8014ce4:	e027      	b.n	8014d36 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8014ce6:	68bb      	ldr	r3, [r7, #8]
 8014ce8:	015a      	lsls	r2, r3, #5
 8014cea:	68fb      	ldr	r3, [r7, #12]
 8014cec:	4413      	add	r3, r2
 8014cee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014cf2:	681b      	ldr	r3, [r3, #0]
 8014cf4:	68ba      	ldr	r2, [r7, #8]
 8014cf6:	0151      	lsls	r1, r2, #5
 8014cf8:	68fa      	ldr	r2, [r7, #12]
 8014cfa:	440a      	add	r2, r1
 8014cfc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014d00:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8014d04:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8014d06:	683b      	ldr	r3, [r7, #0]
 8014d08:	791b      	ldrb	r3, [r3, #4]
 8014d0a:	2b03      	cmp	r3, #3
 8014d0c:	d003      	beq.n	8014d16 <USB_EPClearStall+0x9e>
 8014d0e:	683b      	ldr	r3, [r7, #0]
 8014d10:	791b      	ldrb	r3, [r3, #4]
 8014d12:	2b02      	cmp	r3, #2
 8014d14:	d10f      	bne.n	8014d36 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8014d16:	68bb      	ldr	r3, [r7, #8]
 8014d18:	015a      	lsls	r2, r3, #5
 8014d1a:	68fb      	ldr	r3, [r7, #12]
 8014d1c:	4413      	add	r3, r2
 8014d1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014d22:	681b      	ldr	r3, [r3, #0]
 8014d24:	68ba      	ldr	r2, [r7, #8]
 8014d26:	0151      	lsls	r1, r2, #5
 8014d28:	68fa      	ldr	r2, [r7, #12]
 8014d2a:	440a      	add	r2, r1
 8014d2c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014d30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8014d34:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8014d36:	2300      	movs	r3, #0
}
 8014d38:	4618      	mov	r0, r3
 8014d3a:	3714      	adds	r7, #20
 8014d3c:	46bd      	mov	sp, r7
 8014d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d42:	4770      	bx	lr

08014d44 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8014d44:	b480      	push	{r7}
 8014d46:	b085      	sub	sp, #20
 8014d48:	af00      	add	r7, sp, #0
 8014d4a:	6078      	str	r0, [r7, #4]
 8014d4c:	460b      	mov	r3, r1
 8014d4e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014d50:	687b      	ldr	r3, [r7, #4]
 8014d52:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8014d54:	68fb      	ldr	r3, [r7, #12]
 8014d56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014d5a:	681b      	ldr	r3, [r3, #0]
 8014d5c:	68fa      	ldr	r2, [r7, #12]
 8014d5e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8014d62:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8014d66:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8014d68:	68fb      	ldr	r3, [r7, #12]
 8014d6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014d6e:	681a      	ldr	r2, [r3, #0]
 8014d70:	78fb      	ldrb	r3, [r7, #3]
 8014d72:	011b      	lsls	r3, r3, #4
 8014d74:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8014d78:	68f9      	ldr	r1, [r7, #12]
 8014d7a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8014d7e:	4313      	orrs	r3, r2
 8014d80:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8014d82:	2300      	movs	r3, #0
}
 8014d84:	4618      	mov	r0, r3
 8014d86:	3714      	adds	r7, #20
 8014d88:	46bd      	mov	sp, r7
 8014d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d8e:	4770      	bx	lr

08014d90 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8014d90:	b480      	push	{r7}
 8014d92:	b085      	sub	sp, #20
 8014d94:	af00      	add	r7, sp, #0
 8014d96:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014d98:	687b      	ldr	r3, [r7, #4]
 8014d9a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8014d9c:	68fb      	ldr	r3, [r7, #12]
 8014d9e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8014da2:	681b      	ldr	r3, [r3, #0]
 8014da4:	68fa      	ldr	r2, [r7, #12]
 8014da6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8014daa:	f023 0303 	bic.w	r3, r3, #3
 8014dae:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8014db0:	68fb      	ldr	r3, [r7, #12]
 8014db2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014db6:	685b      	ldr	r3, [r3, #4]
 8014db8:	68fa      	ldr	r2, [r7, #12]
 8014dba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8014dbe:	f023 0302 	bic.w	r3, r3, #2
 8014dc2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8014dc4:	2300      	movs	r3, #0
}
 8014dc6:	4618      	mov	r0, r3
 8014dc8:	3714      	adds	r7, #20
 8014dca:	46bd      	mov	sp, r7
 8014dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014dd0:	4770      	bx	lr

08014dd2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8014dd2:	b480      	push	{r7}
 8014dd4:	b085      	sub	sp, #20
 8014dd6:	af00      	add	r7, sp, #0
 8014dd8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014dda:	687b      	ldr	r3, [r7, #4]
 8014ddc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8014dde:	68fb      	ldr	r3, [r7, #12]
 8014de0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8014de4:	681b      	ldr	r3, [r3, #0]
 8014de6:	68fa      	ldr	r2, [r7, #12]
 8014de8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8014dec:	f023 0303 	bic.w	r3, r3, #3
 8014df0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8014df2:	68fb      	ldr	r3, [r7, #12]
 8014df4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014df8:	685b      	ldr	r3, [r3, #4]
 8014dfa:	68fa      	ldr	r2, [r7, #12]
 8014dfc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8014e00:	f043 0302 	orr.w	r3, r3, #2
 8014e04:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8014e06:	2300      	movs	r3, #0
}
 8014e08:	4618      	mov	r0, r3
 8014e0a:	3714      	adds	r7, #20
 8014e0c:	46bd      	mov	sp, r7
 8014e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e12:	4770      	bx	lr

08014e14 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8014e14:	b480      	push	{r7}
 8014e16:	b085      	sub	sp, #20
 8014e18:	af00      	add	r7, sp, #0
 8014e1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8014e1c:	687b      	ldr	r3, [r7, #4]
 8014e1e:	695b      	ldr	r3, [r3, #20]
 8014e20:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8014e22:	687b      	ldr	r3, [r7, #4]
 8014e24:	699b      	ldr	r3, [r3, #24]
 8014e26:	68fa      	ldr	r2, [r7, #12]
 8014e28:	4013      	ands	r3, r2
 8014e2a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8014e2c:	68fb      	ldr	r3, [r7, #12]
}
 8014e2e:	4618      	mov	r0, r3
 8014e30:	3714      	adds	r7, #20
 8014e32:	46bd      	mov	sp, r7
 8014e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e38:	4770      	bx	lr

08014e3a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8014e3a:	b480      	push	{r7}
 8014e3c:	b085      	sub	sp, #20
 8014e3e:	af00      	add	r7, sp, #0
 8014e40:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014e42:	687b      	ldr	r3, [r7, #4]
 8014e44:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8014e46:	68fb      	ldr	r3, [r7, #12]
 8014e48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014e4c:	699b      	ldr	r3, [r3, #24]
 8014e4e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8014e50:	68fb      	ldr	r3, [r7, #12]
 8014e52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014e56:	69db      	ldr	r3, [r3, #28]
 8014e58:	68ba      	ldr	r2, [r7, #8]
 8014e5a:	4013      	ands	r3, r2
 8014e5c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8014e5e:	68bb      	ldr	r3, [r7, #8]
 8014e60:	0c1b      	lsrs	r3, r3, #16
}
 8014e62:	4618      	mov	r0, r3
 8014e64:	3714      	adds	r7, #20
 8014e66:	46bd      	mov	sp, r7
 8014e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e6c:	4770      	bx	lr

08014e6e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8014e6e:	b480      	push	{r7}
 8014e70:	b085      	sub	sp, #20
 8014e72:	af00      	add	r7, sp, #0
 8014e74:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014e76:	687b      	ldr	r3, [r7, #4]
 8014e78:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8014e7a:	68fb      	ldr	r3, [r7, #12]
 8014e7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014e80:	699b      	ldr	r3, [r3, #24]
 8014e82:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8014e84:	68fb      	ldr	r3, [r7, #12]
 8014e86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014e8a:	69db      	ldr	r3, [r3, #28]
 8014e8c:	68ba      	ldr	r2, [r7, #8]
 8014e8e:	4013      	ands	r3, r2
 8014e90:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8014e92:	68bb      	ldr	r3, [r7, #8]
 8014e94:	b29b      	uxth	r3, r3
}
 8014e96:	4618      	mov	r0, r3
 8014e98:	3714      	adds	r7, #20
 8014e9a:	46bd      	mov	sp, r7
 8014e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ea0:	4770      	bx	lr

08014ea2 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8014ea2:	b480      	push	{r7}
 8014ea4:	b085      	sub	sp, #20
 8014ea6:	af00      	add	r7, sp, #0
 8014ea8:	6078      	str	r0, [r7, #4]
 8014eaa:	460b      	mov	r3, r1
 8014eac:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014eae:	687b      	ldr	r3, [r7, #4]
 8014eb0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8014eb2:	78fb      	ldrb	r3, [r7, #3]
 8014eb4:	015a      	lsls	r2, r3, #5
 8014eb6:	68fb      	ldr	r3, [r7, #12]
 8014eb8:	4413      	add	r3, r2
 8014eba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014ebe:	689b      	ldr	r3, [r3, #8]
 8014ec0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8014ec2:	68fb      	ldr	r3, [r7, #12]
 8014ec4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014ec8:	695b      	ldr	r3, [r3, #20]
 8014eca:	68ba      	ldr	r2, [r7, #8]
 8014ecc:	4013      	ands	r3, r2
 8014ece:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8014ed0:	68bb      	ldr	r3, [r7, #8]
}
 8014ed2:	4618      	mov	r0, r3
 8014ed4:	3714      	adds	r7, #20
 8014ed6:	46bd      	mov	sp, r7
 8014ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014edc:	4770      	bx	lr

08014ede <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8014ede:	b480      	push	{r7}
 8014ee0:	b087      	sub	sp, #28
 8014ee2:	af00      	add	r7, sp, #0
 8014ee4:	6078      	str	r0, [r7, #4]
 8014ee6:	460b      	mov	r3, r1
 8014ee8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014eea:	687b      	ldr	r3, [r7, #4]
 8014eec:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8014eee:	697b      	ldr	r3, [r7, #20]
 8014ef0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014ef4:	691b      	ldr	r3, [r3, #16]
 8014ef6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8014ef8:	697b      	ldr	r3, [r7, #20]
 8014efa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014efe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014f00:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8014f02:	78fb      	ldrb	r3, [r7, #3]
 8014f04:	f003 030f 	and.w	r3, r3, #15
 8014f08:	68fa      	ldr	r2, [r7, #12]
 8014f0a:	fa22 f303 	lsr.w	r3, r2, r3
 8014f0e:	01db      	lsls	r3, r3, #7
 8014f10:	b2db      	uxtb	r3, r3
 8014f12:	693a      	ldr	r2, [r7, #16]
 8014f14:	4313      	orrs	r3, r2
 8014f16:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8014f18:	78fb      	ldrb	r3, [r7, #3]
 8014f1a:	015a      	lsls	r2, r3, #5
 8014f1c:	697b      	ldr	r3, [r7, #20]
 8014f1e:	4413      	add	r3, r2
 8014f20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014f24:	689b      	ldr	r3, [r3, #8]
 8014f26:	693a      	ldr	r2, [r7, #16]
 8014f28:	4013      	ands	r3, r2
 8014f2a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8014f2c:	68bb      	ldr	r3, [r7, #8]
}
 8014f2e:	4618      	mov	r0, r3
 8014f30:	371c      	adds	r7, #28
 8014f32:	46bd      	mov	sp, r7
 8014f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f38:	4770      	bx	lr

08014f3a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8014f3a:	b480      	push	{r7}
 8014f3c:	b083      	sub	sp, #12
 8014f3e:	af00      	add	r7, sp, #0
 8014f40:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8014f42:	687b      	ldr	r3, [r7, #4]
 8014f44:	695b      	ldr	r3, [r3, #20]
 8014f46:	f003 0301 	and.w	r3, r3, #1
}
 8014f4a:	4618      	mov	r0, r3
 8014f4c:	370c      	adds	r7, #12
 8014f4e:	46bd      	mov	sp, r7
 8014f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f54:	4770      	bx	lr
	...

08014f58 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8014f58:	b480      	push	{r7}
 8014f5a:	b085      	sub	sp, #20
 8014f5c:	af00      	add	r7, sp, #0
 8014f5e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014f60:	687b      	ldr	r3, [r7, #4]
 8014f62:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8014f64:	68fb      	ldr	r3, [r7, #12]
 8014f66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014f6a:	681a      	ldr	r2, [r3, #0]
 8014f6c:	68fb      	ldr	r3, [r7, #12]
 8014f6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014f72:	4619      	mov	r1, r3
 8014f74:	4b09      	ldr	r3, [pc, #36]	; (8014f9c <USB_ActivateSetup+0x44>)
 8014f76:	4013      	ands	r3, r2
 8014f78:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8014f7a:	68fb      	ldr	r3, [r7, #12]
 8014f7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014f80:	685b      	ldr	r3, [r3, #4]
 8014f82:	68fa      	ldr	r2, [r7, #12]
 8014f84:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8014f88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8014f8c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8014f8e:	2300      	movs	r3, #0
}
 8014f90:	4618      	mov	r0, r3
 8014f92:	3714      	adds	r7, #20
 8014f94:	46bd      	mov	sp, r7
 8014f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f9a:	4770      	bx	lr
 8014f9c:	fffff800 	.word	0xfffff800

08014fa0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8014fa0:	b480      	push	{r7}
 8014fa2:	b087      	sub	sp, #28
 8014fa4:	af00      	add	r7, sp, #0
 8014fa6:	60f8      	str	r0, [r7, #12]
 8014fa8:	460b      	mov	r3, r1
 8014faa:	607a      	str	r2, [r7, #4]
 8014fac:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014fae:	68fb      	ldr	r3, [r7, #12]
 8014fb0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8014fb2:	68fb      	ldr	r3, [r7, #12]
 8014fb4:	333c      	adds	r3, #60	; 0x3c
 8014fb6:	3304      	adds	r3, #4
 8014fb8:	681b      	ldr	r3, [r3, #0]
 8014fba:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8014fbc:	693b      	ldr	r3, [r7, #16]
 8014fbe:	4a26      	ldr	r2, [pc, #152]	; (8015058 <USB_EP0_OutStart+0xb8>)
 8014fc0:	4293      	cmp	r3, r2
 8014fc2:	d90a      	bls.n	8014fda <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014fc4:	697b      	ldr	r3, [r7, #20]
 8014fc6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014fca:	681b      	ldr	r3, [r3, #0]
 8014fcc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8014fd0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8014fd4:	d101      	bne.n	8014fda <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8014fd6:	2300      	movs	r3, #0
 8014fd8:	e037      	b.n	801504a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8014fda:	697b      	ldr	r3, [r7, #20]
 8014fdc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014fe0:	461a      	mov	r2, r3
 8014fe2:	2300      	movs	r3, #0
 8014fe4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8014fe6:	697b      	ldr	r3, [r7, #20]
 8014fe8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014fec:	691b      	ldr	r3, [r3, #16]
 8014fee:	697a      	ldr	r2, [r7, #20]
 8014ff0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014ff4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8014ff8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8014ffa:	697b      	ldr	r3, [r7, #20]
 8014ffc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015000:	691b      	ldr	r3, [r3, #16]
 8015002:	697a      	ldr	r2, [r7, #20]
 8015004:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8015008:	f043 0318 	orr.w	r3, r3, #24
 801500c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 801500e:	697b      	ldr	r3, [r7, #20]
 8015010:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015014:	691b      	ldr	r3, [r3, #16]
 8015016:	697a      	ldr	r2, [r7, #20]
 8015018:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801501c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8015020:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8015022:	7afb      	ldrb	r3, [r7, #11]
 8015024:	2b01      	cmp	r3, #1
 8015026:	d10f      	bne.n	8015048 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8015028:	697b      	ldr	r3, [r7, #20]
 801502a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801502e:	461a      	mov	r2, r3
 8015030:	687b      	ldr	r3, [r7, #4]
 8015032:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8015034:	697b      	ldr	r3, [r7, #20]
 8015036:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801503a:	681b      	ldr	r3, [r3, #0]
 801503c:	697a      	ldr	r2, [r7, #20]
 801503e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8015042:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8015046:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8015048:	2300      	movs	r3, #0
}
 801504a:	4618      	mov	r0, r3
 801504c:	371c      	adds	r7, #28
 801504e:	46bd      	mov	sp, r7
 8015050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015054:	4770      	bx	lr
 8015056:	bf00      	nop
 8015058:	4f54300a 	.word	0x4f54300a

0801505c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 801505c:	b480      	push	{r7}
 801505e:	b085      	sub	sp, #20
 8015060:	af00      	add	r7, sp, #0
 8015062:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8015064:	2300      	movs	r3, #0
 8015066:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8015068:	68fb      	ldr	r3, [r7, #12]
 801506a:	3301      	adds	r3, #1
 801506c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 801506e:	68fb      	ldr	r3, [r7, #12]
 8015070:	4a13      	ldr	r2, [pc, #76]	; (80150c0 <USB_CoreReset+0x64>)
 8015072:	4293      	cmp	r3, r2
 8015074:	d901      	bls.n	801507a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8015076:	2303      	movs	r3, #3
 8015078:	e01b      	b.n	80150b2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801507a:	687b      	ldr	r3, [r7, #4]
 801507c:	691b      	ldr	r3, [r3, #16]
 801507e:	2b00      	cmp	r3, #0
 8015080:	daf2      	bge.n	8015068 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8015082:	2300      	movs	r3, #0
 8015084:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8015086:	687b      	ldr	r3, [r7, #4]
 8015088:	691b      	ldr	r3, [r3, #16]
 801508a:	f043 0201 	orr.w	r2, r3, #1
 801508e:	687b      	ldr	r3, [r7, #4]
 8015090:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8015092:	68fb      	ldr	r3, [r7, #12]
 8015094:	3301      	adds	r3, #1
 8015096:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8015098:	68fb      	ldr	r3, [r7, #12]
 801509a:	4a09      	ldr	r2, [pc, #36]	; (80150c0 <USB_CoreReset+0x64>)
 801509c:	4293      	cmp	r3, r2
 801509e:	d901      	bls.n	80150a4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80150a0:	2303      	movs	r3, #3
 80150a2:	e006      	b.n	80150b2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80150a4:	687b      	ldr	r3, [r7, #4]
 80150a6:	691b      	ldr	r3, [r3, #16]
 80150a8:	f003 0301 	and.w	r3, r3, #1
 80150ac:	2b01      	cmp	r3, #1
 80150ae:	d0f0      	beq.n	8015092 <USB_CoreReset+0x36>

  return HAL_OK;
 80150b0:	2300      	movs	r3, #0
}
 80150b2:	4618      	mov	r0, r3
 80150b4:	3714      	adds	r7, #20
 80150b6:	46bd      	mov	sp, r7
 80150b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80150bc:	4770      	bx	lr
 80150be:	bf00      	nop
 80150c0:	00030d40 	.word	0x00030d40

080150c4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80150c4:	b580      	push	{r7, lr}
 80150c6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 80150c8:	4904      	ldr	r1, [pc, #16]	; (80150dc <MX_FATFS_Init+0x18>)
 80150ca:	4805      	ldr	r0, [pc, #20]	; (80150e0 <MX_FATFS_Init+0x1c>)
 80150cc:	f005 f904 	bl	801a2d8 <FATFS_LinkDriver>
 80150d0:	4603      	mov	r3, r0
 80150d2:	461a      	mov	r2, r3
 80150d4:	4b03      	ldr	r3, [pc, #12]	; (80150e4 <MX_FATFS_Init+0x20>)
 80150d6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80150d8:	bf00      	nop
 80150da:	bd80      	pop	{r7, pc}
 80150dc:	24001698 	.word	0x24001698
 80150e0:	08020010 	.word	0x08020010
 80150e4:	24001694 	.word	0x24001694

080150e8 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80150e8:	b480      	push	{r7}
 80150ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80150ec:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80150ee:	4618      	mov	r0, r3
 80150f0:	46bd      	mov	sp, r7
 80150f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80150f6:	4770      	bx	lr

080150f8 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 80150f8:	b580      	push	{r7, lr}
 80150fa:	b082      	sub	sp, #8
 80150fc:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 80150fe:	2300      	movs	r3, #0
 8015100:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8015102:	f000 f885 	bl	8015210 <BSP_SD_IsDetected>
 8015106:	4603      	mov	r3, r0
 8015108:	2b01      	cmp	r3, #1
 801510a:	d001      	beq.n	8015110 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 801510c:	2302      	movs	r3, #2
 801510e:	e012      	b.n	8015136 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd2);
 8015110:	480b      	ldr	r0, [pc, #44]	; (8015140 <BSP_SD_Init+0x48>)
 8015112:	f7f8 ff39 	bl	800df88 <HAL_SD_Init>
 8015116:	4603      	mov	r3, r0
 8015118:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 801511a:	79fb      	ldrb	r3, [r7, #7]
 801511c:	2b00      	cmp	r3, #0
 801511e:	d109      	bne.n	8015134 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd2, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8015120:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8015124:	4806      	ldr	r0, [pc, #24]	; (8015140 <BSP_SD_Init+0x48>)
 8015126:	f7f9 fdef 	bl	800ed08 <HAL_SD_ConfigWideBusOperation>
 801512a:	4603      	mov	r3, r0
 801512c:	2b00      	cmp	r3, #0
 801512e:	d001      	beq.n	8015134 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8015130:	2301      	movs	r3, #1
 8015132:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8015134:	79fb      	ldrb	r3, [r7, #7]
}
 8015136:	4618      	mov	r0, r3
 8015138:	3708      	adds	r7, #8
 801513a:	46bd      	mov	sp, r7
 801513c:	bd80      	pop	{r7, pc}
 801513e:	bf00      	nop
 8015140:	24000f30 	.word	0x24000f30

08015144 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8015144:	b580      	push	{r7, lr}
 8015146:	b086      	sub	sp, #24
 8015148:	af00      	add	r7, sp, #0
 801514a:	60f8      	str	r0, [r7, #12]
 801514c:	60b9      	str	r1, [r7, #8]
 801514e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8015150:	2300      	movs	r3, #0
 8015152:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd2, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8015154:	687b      	ldr	r3, [r7, #4]
 8015156:	68ba      	ldr	r2, [r7, #8]
 8015158:	68f9      	ldr	r1, [r7, #12]
 801515a:	4806      	ldr	r0, [pc, #24]	; (8015174 <BSP_SD_ReadBlocks_DMA+0x30>)
 801515c:	f7f9 f834 	bl	800e1c8 <HAL_SD_ReadBlocks_DMA>
 8015160:	4603      	mov	r3, r0
 8015162:	2b00      	cmp	r3, #0
 8015164:	d001      	beq.n	801516a <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8015166:	2301      	movs	r3, #1
 8015168:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 801516a:	7dfb      	ldrb	r3, [r7, #23]
}
 801516c:	4618      	mov	r0, r3
 801516e:	3718      	adds	r7, #24
 8015170:	46bd      	mov	sp, r7
 8015172:	bd80      	pop	{r7, pc}
 8015174:	24000f30 	.word	0x24000f30

08015178 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8015178:	b580      	push	{r7, lr}
 801517a:	b086      	sub	sp, #24
 801517c:	af00      	add	r7, sp, #0
 801517e:	60f8      	str	r0, [r7, #12]
 8015180:	60b9      	str	r1, [r7, #8]
 8015182:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8015184:	2300      	movs	r3, #0
 8015186:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd2, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8015188:	687b      	ldr	r3, [r7, #4]
 801518a:	68ba      	ldr	r2, [r7, #8]
 801518c:	68f9      	ldr	r1, [r7, #12]
 801518e:	4806      	ldr	r0, [pc, #24]	; (80151a8 <BSP_SD_WriteBlocks_DMA+0x30>)
 8015190:	f7f9 f8c2 	bl	800e318 <HAL_SD_WriteBlocks_DMA>
 8015194:	4603      	mov	r3, r0
 8015196:	2b00      	cmp	r3, #0
 8015198:	d001      	beq.n	801519e <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 801519a:	2301      	movs	r3, #1
 801519c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 801519e:	7dfb      	ldrb	r3, [r7, #23]
}
 80151a0:	4618      	mov	r0, r3
 80151a2:	3718      	adds	r7, #24
 80151a4:	46bd      	mov	sp, r7
 80151a6:	bd80      	pop	{r7, pc}
 80151a8:	24000f30 	.word	0x24000f30

080151ac <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 80151ac:	b580      	push	{r7, lr}
 80151ae:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd2) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 80151b0:	4805      	ldr	r0, [pc, #20]	; (80151c8 <BSP_SD_GetCardState+0x1c>)
 80151b2:	f7f9 febb 	bl	800ef2c <HAL_SD_GetCardState>
 80151b6:	4603      	mov	r3, r0
 80151b8:	2b04      	cmp	r3, #4
 80151ba:	bf14      	ite	ne
 80151bc:	2301      	movne	r3, #1
 80151be:	2300      	moveq	r3, #0
 80151c0:	b2db      	uxtb	r3, r3
}
 80151c2:	4618      	mov	r0, r3
 80151c4:	bd80      	pop	{r7, pc}
 80151c6:	bf00      	nop
 80151c8:	24000f30 	.word	0x24000f30

080151cc <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 80151cc:	b580      	push	{r7, lr}
 80151ce:	b082      	sub	sp, #8
 80151d0:	af00      	add	r7, sp, #0
 80151d2:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd2, CardInfo);
 80151d4:	6879      	ldr	r1, [r7, #4]
 80151d6:	4803      	ldr	r0, [pc, #12]	; (80151e4 <BSP_SD_GetCardInfo+0x18>)
 80151d8:	f7f9 fd6a 	bl	800ecb0 <HAL_SD_GetCardInfo>
}
 80151dc:	bf00      	nop
 80151de:	3708      	adds	r7, #8
 80151e0:	46bd      	mov	sp, r7
 80151e2:	bd80      	pop	{r7, pc}
 80151e4:	24000f30 	.word	0x24000f30

080151e8 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 80151e8:	b580      	push	{r7, lr}
 80151ea:	b082      	sub	sp, #8
 80151ec:	af00      	add	r7, sp, #0
 80151ee:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 80151f0:	f000 f984 	bl	80154fc <BSP_SD_WriteCpltCallback>
}
 80151f4:	bf00      	nop
 80151f6:	3708      	adds	r7, #8
 80151f8:	46bd      	mov	sp, r7
 80151fa:	bd80      	pop	{r7, pc}

080151fc <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 80151fc:	b580      	push	{r7, lr}
 80151fe:	b082      	sub	sp, #8
 8015200:	af00      	add	r7, sp, #0
 8015202:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8015204:	f000 f986 	bl	8015514 <BSP_SD_ReadCpltCallback>
}
 8015208:	bf00      	nop
 801520a:	3708      	adds	r7, #8
 801520c:	46bd      	mov	sp, r7
 801520e:	bd80      	pop	{r7, pc}

08015210 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8015210:	b480      	push	{r7}
 8015212:	b083      	sub	sp, #12
 8015214:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8015216:	2301      	movs	r3, #1
 8015218:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN IsDetectedSection */
  /* user code can be inserted here */
  /* USER CODE END IsDetectedSection */

  return status;
 801521a:	79fb      	ldrb	r3, [r7, #7]
 801521c:	b2db      	uxtb	r3, r3
}
 801521e:	4618      	mov	r0, r3
 8015220:	370c      	adds	r7, #12
 8015222:	46bd      	mov	sp, r7
 8015224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015228:	4770      	bx	lr

0801522a <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 801522a:	b580      	push	{r7, lr}
 801522c:	b084      	sub	sp, #16
 801522e:	af00      	add	r7, sp, #0
 8015230:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 8015232:	f7ee ff8b 	bl	800414c <HAL_GetTick>
 8015236:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 8015238:	e006      	b.n	8015248 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 801523a:	f7ff ffb7 	bl	80151ac <BSP_SD_GetCardState>
 801523e:	4603      	mov	r3, r0
 8015240:	2b00      	cmp	r3, #0
 8015242:	d101      	bne.n	8015248 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8015244:	2300      	movs	r3, #0
 8015246:	e009      	b.n	801525c <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 8015248:	f7ee ff80 	bl	800414c <HAL_GetTick>
 801524c:	4602      	mov	r2, r0
 801524e:	68fb      	ldr	r3, [r7, #12]
 8015250:	1ad3      	subs	r3, r2, r3
 8015252:	687a      	ldr	r2, [r7, #4]
 8015254:	429a      	cmp	r2, r3
 8015256:	d8f0      	bhi.n	801523a <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8015258:	f04f 33ff 	mov.w	r3, #4294967295
}
 801525c:	4618      	mov	r0, r3
 801525e:	3710      	adds	r7, #16
 8015260:	46bd      	mov	sp, r7
 8015262:	bd80      	pop	{r7, pc}

08015264 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8015264:	b580      	push	{r7, lr}
 8015266:	b082      	sub	sp, #8
 8015268:	af00      	add	r7, sp, #0
 801526a:	4603      	mov	r3, r0
 801526c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 801526e:	4b0b      	ldr	r3, [pc, #44]	; (801529c <SD_CheckStatus+0x38>)
 8015270:	2201      	movs	r2, #1
 8015272:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8015274:	f7ff ff9a 	bl	80151ac <BSP_SD_GetCardState>
 8015278:	4603      	mov	r3, r0
 801527a:	2b00      	cmp	r3, #0
 801527c:	d107      	bne.n	801528e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 801527e:	4b07      	ldr	r3, [pc, #28]	; (801529c <SD_CheckStatus+0x38>)
 8015280:	781b      	ldrb	r3, [r3, #0]
 8015282:	b2db      	uxtb	r3, r3
 8015284:	f023 0301 	bic.w	r3, r3, #1
 8015288:	b2da      	uxtb	r2, r3
 801528a:	4b04      	ldr	r3, [pc, #16]	; (801529c <SD_CheckStatus+0x38>)
 801528c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 801528e:	4b03      	ldr	r3, [pc, #12]	; (801529c <SD_CheckStatus+0x38>)
 8015290:	781b      	ldrb	r3, [r3, #0]
 8015292:	b2db      	uxtb	r3, r3
}
 8015294:	4618      	mov	r0, r3
 8015296:	3708      	adds	r7, #8
 8015298:	46bd      	mov	sp, r7
 801529a:	bd80      	pop	{r7, pc}
 801529c:	2400000d 	.word	0x2400000d

080152a0 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80152a0:	b580      	push	{r7, lr}
 80152a2:	b082      	sub	sp, #8
 80152a4:	af00      	add	r7, sp, #0
 80152a6:	4603      	mov	r3, r0
 80152a8:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 80152aa:	f7ff ff25 	bl	80150f8 <BSP_SD_Init>
 80152ae:	4603      	mov	r3, r0
 80152b0:	2b00      	cmp	r3, #0
 80152b2:	d107      	bne.n	80152c4 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 80152b4:	79fb      	ldrb	r3, [r7, #7]
 80152b6:	4618      	mov	r0, r3
 80152b8:	f7ff ffd4 	bl	8015264 <SD_CheckStatus>
 80152bc:	4603      	mov	r3, r0
 80152be:	461a      	mov	r2, r3
 80152c0:	4b04      	ldr	r3, [pc, #16]	; (80152d4 <SD_initialize+0x34>)
 80152c2:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 80152c4:	4b03      	ldr	r3, [pc, #12]	; (80152d4 <SD_initialize+0x34>)
 80152c6:	781b      	ldrb	r3, [r3, #0]
 80152c8:	b2db      	uxtb	r3, r3
}
 80152ca:	4618      	mov	r0, r3
 80152cc:	3708      	adds	r7, #8
 80152ce:	46bd      	mov	sp, r7
 80152d0:	bd80      	pop	{r7, pc}
 80152d2:	bf00      	nop
 80152d4:	2400000d 	.word	0x2400000d

080152d8 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 80152d8:	b580      	push	{r7, lr}
 80152da:	b082      	sub	sp, #8
 80152dc:	af00      	add	r7, sp, #0
 80152de:	4603      	mov	r3, r0
 80152e0:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 80152e2:	79fb      	ldrb	r3, [r7, #7]
 80152e4:	4618      	mov	r0, r3
 80152e6:	f7ff ffbd 	bl	8015264 <SD_CheckStatus>
 80152ea:	4603      	mov	r3, r0
}
 80152ec:	4618      	mov	r0, r3
 80152ee:	3708      	adds	r7, #8
 80152f0:	46bd      	mov	sp, r7
 80152f2:	bd80      	pop	{r7, pc}

080152f4 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 80152f4:	b580      	push	{r7, lr}
 80152f6:	b086      	sub	sp, #24
 80152f8:	af00      	add	r7, sp, #0
 80152fa:	60b9      	str	r1, [r7, #8]
 80152fc:	607a      	str	r2, [r7, #4]
 80152fe:	603b      	str	r3, [r7, #0]
 8015300:	4603      	mov	r3, r0
 8015302:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8015304:	2301      	movs	r3, #1
 8015306:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8015308:	f247 5030 	movw	r0, #30000	; 0x7530
 801530c:	f7ff ff8d 	bl	801522a <SD_CheckStatusWithTimeout>
 8015310:	4603      	mov	r3, r0
 8015312:	2b00      	cmp	r3, #0
 8015314:	da01      	bge.n	801531a <SD_read+0x26>
  {
    return res;
 8015316:	7dfb      	ldrb	r3, [r7, #23]
 8015318:	e03b      	b.n	8015392 <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 801531a:	683a      	ldr	r2, [r7, #0]
 801531c:	6879      	ldr	r1, [r7, #4]
 801531e:	68b8      	ldr	r0, [r7, #8]
 8015320:	f7ff ff10 	bl	8015144 <BSP_SD_ReadBlocks_DMA>
 8015324:	4603      	mov	r3, r0
 8015326:	2b00      	cmp	r3, #0
 8015328:	d132      	bne.n	8015390 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 801532a:	4b1c      	ldr	r3, [pc, #112]	; (801539c <SD_read+0xa8>)
 801532c:	2200      	movs	r2, #0
 801532e:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 8015330:	f7ee ff0c 	bl	800414c <HAL_GetTick>
 8015334:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8015336:	bf00      	nop
 8015338:	4b18      	ldr	r3, [pc, #96]	; (801539c <SD_read+0xa8>)
 801533a:	681b      	ldr	r3, [r3, #0]
 801533c:	2b00      	cmp	r3, #0
 801533e:	d108      	bne.n	8015352 <SD_read+0x5e>
 8015340:	f7ee ff04 	bl	800414c <HAL_GetTick>
 8015344:	4602      	mov	r2, r0
 8015346:	693b      	ldr	r3, [r7, #16]
 8015348:	1ad3      	subs	r3, r2, r3
 801534a:	f247 522f 	movw	r2, #29999	; 0x752f
 801534e:	4293      	cmp	r3, r2
 8015350:	d9f2      	bls.n	8015338 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 8015352:	4b12      	ldr	r3, [pc, #72]	; (801539c <SD_read+0xa8>)
 8015354:	681b      	ldr	r3, [r3, #0]
 8015356:	2b00      	cmp	r3, #0
 8015358:	d102      	bne.n	8015360 <SD_read+0x6c>
      {
        res = RES_ERROR;
 801535a:	2301      	movs	r3, #1
 801535c:	75fb      	strb	r3, [r7, #23]
 801535e:	e017      	b.n	8015390 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 8015360:	4b0e      	ldr	r3, [pc, #56]	; (801539c <SD_read+0xa8>)
 8015362:	2200      	movs	r2, #0
 8015364:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8015366:	f7ee fef1 	bl	800414c <HAL_GetTick>
 801536a:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 801536c:	e007      	b.n	801537e <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 801536e:	f7ff ff1d 	bl	80151ac <BSP_SD_GetCardState>
 8015372:	4603      	mov	r3, r0
 8015374:	2b00      	cmp	r3, #0
 8015376:	d102      	bne.n	801537e <SD_read+0x8a>
          {
            res = RES_OK;
 8015378:	2300      	movs	r3, #0
 801537a:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 801537c:	e008      	b.n	8015390 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 801537e:	f7ee fee5 	bl	800414c <HAL_GetTick>
 8015382:	4602      	mov	r2, r0
 8015384:	693b      	ldr	r3, [r7, #16]
 8015386:	1ad3      	subs	r3, r2, r3
 8015388:	f247 522f 	movw	r2, #29999	; 0x752f
 801538c:	4293      	cmp	r3, r2
 801538e:	d9ee      	bls.n	801536e <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 8015390:	7dfb      	ldrb	r3, [r7, #23]
}
 8015392:	4618      	mov	r0, r3
 8015394:	3718      	adds	r7, #24
 8015396:	46bd      	mov	sp, r7
 8015398:	bd80      	pop	{r7, pc}
 801539a:	bf00      	nop
 801539c:	240016a0 	.word	0x240016a0

080153a0 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80153a0:	b580      	push	{r7, lr}
 80153a2:	b086      	sub	sp, #24
 80153a4:	af00      	add	r7, sp, #0
 80153a6:	60b9      	str	r1, [r7, #8]
 80153a8:	607a      	str	r2, [r7, #4]
 80153aa:	603b      	str	r3, [r7, #0]
 80153ac:	4603      	mov	r3, r0
 80153ae:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80153b0:	2301      	movs	r3, #1
 80153b2:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 80153b4:	4b24      	ldr	r3, [pc, #144]	; (8015448 <SD_write+0xa8>)
 80153b6:	2200      	movs	r2, #0
 80153b8:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80153ba:	f247 5030 	movw	r0, #30000	; 0x7530
 80153be:	f7ff ff34 	bl	801522a <SD_CheckStatusWithTimeout>
 80153c2:	4603      	mov	r3, r0
 80153c4:	2b00      	cmp	r3, #0
 80153c6:	da01      	bge.n	80153cc <SD_write+0x2c>
  {
    return res;
 80153c8:	7dfb      	ldrb	r3, [r7, #23]
 80153ca:	e038      	b.n	801543e <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 80153cc:	683a      	ldr	r2, [r7, #0]
 80153ce:	6879      	ldr	r1, [r7, #4]
 80153d0:	68b8      	ldr	r0, [r7, #8]
 80153d2:	f7ff fed1 	bl	8015178 <BSP_SD_WriteBlocks_DMA>
 80153d6:	4603      	mov	r3, r0
 80153d8:	2b00      	cmp	r3, #0
 80153da:	d12f      	bne.n	801543c <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 80153dc:	f7ee feb6 	bl	800414c <HAL_GetTick>
 80153e0:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 80153e2:	bf00      	nop
 80153e4:	4b18      	ldr	r3, [pc, #96]	; (8015448 <SD_write+0xa8>)
 80153e6:	681b      	ldr	r3, [r3, #0]
 80153e8:	2b00      	cmp	r3, #0
 80153ea:	d108      	bne.n	80153fe <SD_write+0x5e>
 80153ec:	f7ee feae 	bl	800414c <HAL_GetTick>
 80153f0:	4602      	mov	r2, r0
 80153f2:	693b      	ldr	r3, [r7, #16]
 80153f4:	1ad3      	subs	r3, r2, r3
 80153f6:	f247 522f 	movw	r2, #29999	; 0x752f
 80153fa:	4293      	cmp	r3, r2
 80153fc:	d9f2      	bls.n	80153e4 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 80153fe:	4b12      	ldr	r3, [pc, #72]	; (8015448 <SD_write+0xa8>)
 8015400:	681b      	ldr	r3, [r3, #0]
 8015402:	2b00      	cmp	r3, #0
 8015404:	d102      	bne.n	801540c <SD_write+0x6c>
      {
        res = RES_ERROR;
 8015406:	2301      	movs	r3, #1
 8015408:	75fb      	strb	r3, [r7, #23]
 801540a:	e017      	b.n	801543c <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 801540c:	4b0e      	ldr	r3, [pc, #56]	; (8015448 <SD_write+0xa8>)
 801540e:	2200      	movs	r2, #0
 8015410:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8015412:	f7ee fe9b 	bl	800414c <HAL_GetTick>
 8015416:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8015418:	e007      	b.n	801542a <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 801541a:	f7ff fec7 	bl	80151ac <BSP_SD_GetCardState>
 801541e:	4603      	mov	r3, r0
 8015420:	2b00      	cmp	r3, #0
 8015422:	d102      	bne.n	801542a <SD_write+0x8a>
          {
            res = RES_OK;
 8015424:	2300      	movs	r3, #0
 8015426:	75fb      	strb	r3, [r7, #23]
            break;
 8015428:	e008      	b.n	801543c <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 801542a:	f7ee fe8f 	bl	800414c <HAL_GetTick>
 801542e:	4602      	mov	r2, r0
 8015430:	693b      	ldr	r3, [r7, #16]
 8015432:	1ad3      	subs	r3, r2, r3
 8015434:	f247 522f 	movw	r2, #29999	; 0x752f
 8015438:	4293      	cmp	r3, r2
 801543a:	d9ee      	bls.n	801541a <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 801543c:	7dfb      	ldrb	r3, [r7, #23]
}
 801543e:	4618      	mov	r0, r3
 8015440:	3718      	adds	r7, #24
 8015442:	46bd      	mov	sp, r7
 8015444:	bd80      	pop	{r7, pc}
 8015446:	bf00      	nop
 8015448:	2400169c 	.word	0x2400169c

0801544c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 801544c:	b580      	push	{r7, lr}
 801544e:	b08c      	sub	sp, #48	; 0x30
 8015450:	af00      	add	r7, sp, #0
 8015452:	4603      	mov	r3, r0
 8015454:	603a      	str	r2, [r7, #0]
 8015456:	71fb      	strb	r3, [r7, #7]
 8015458:	460b      	mov	r3, r1
 801545a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 801545c:	2301      	movs	r3, #1
 801545e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8015462:	4b25      	ldr	r3, [pc, #148]	; (80154f8 <SD_ioctl+0xac>)
 8015464:	781b      	ldrb	r3, [r3, #0]
 8015466:	b2db      	uxtb	r3, r3
 8015468:	f003 0301 	and.w	r3, r3, #1
 801546c:	2b00      	cmp	r3, #0
 801546e:	d001      	beq.n	8015474 <SD_ioctl+0x28>
 8015470:	2303      	movs	r3, #3
 8015472:	e03c      	b.n	80154ee <SD_ioctl+0xa2>

  switch (cmd)
 8015474:	79bb      	ldrb	r3, [r7, #6]
 8015476:	2b03      	cmp	r3, #3
 8015478:	d834      	bhi.n	80154e4 <SD_ioctl+0x98>
 801547a:	a201      	add	r2, pc, #4	; (adr r2, 8015480 <SD_ioctl+0x34>)
 801547c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015480:	08015491 	.word	0x08015491
 8015484:	08015499 	.word	0x08015499
 8015488:	080154b1 	.word	0x080154b1
 801548c:	080154cb 	.word	0x080154cb
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8015490:	2300      	movs	r3, #0
 8015492:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8015496:	e028      	b.n	80154ea <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8015498:	f107 0308 	add.w	r3, r7, #8
 801549c:	4618      	mov	r0, r3
 801549e:	f7ff fe95 	bl	80151cc <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80154a2:	6a3a      	ldr	r2, [r7, #32]
 80154a4:	683b      	ldr	r3, [r7, #0]
 80154a6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80154a8:	2300      	movs	r3, #0
 80154aa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80154ae:	e01c      	b.n	80154ea <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80154b0:	f107 0308 	add.w	r3, r7, #8
 80154b4:	4618      	mov	r0, r3
 80154b6:	f7ff fe89 	bl	80151cc <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80154ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80154bc:	b29a      	uxth	r2, r3
 80154be:	683b      	ldr	r3, [r7, #0]
 80154c0:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 80154c2:	2300      	movs	r3, #0
 80154c4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80154c8:	e00f      	b.n	80154ea <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80154ca:	f107 0308 	add.w	r3, r7, #8
 80154ce:	4618      	mov	r0, r3
 80154d0:	f7ff fe7c 	bl	80151cc <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 80154d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80154d6:	0a5a      	lsrs	r2, r3, #9
 80154d8:	683b      	ldr	r3, [r7, #0]
 80154da:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80154dc:	2300      	movs	r3, #0
 80154de:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80154e2:	e002      	b.n	80154ea <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 80154e4:	2304      	movs	r3, #4
 80154e6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 80154ea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80154ee:	4618      	mov	r0, r3
 80154f0:	3730      	adds	r7, #48	; 0x30
 80154f2:	46bd      	mov	sp, r7
 80154f4:	bd80      	pop	{r7, pc}
 80154f6:	bf00      	nop
 80154f8:	2400000d 	.word	0x2400000d

080154fc <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 80154fc:	b480      	push	{r7}
 80154fe:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 8015500:	4b03      	ldr	r3, [pc, #12]	; (8015510 <BSP_SD_WriteCpltCallback+0x14>)
 8015502:	2201      	movs	r2, #1
 8015504:	601a      	str	r2, [r3, #0]
}
 8015506:	bf00      	nop
 8015508:	46bd      	mov	sp, r7
 801550a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801550e:	4770      	bx	lr
 8015510:	2400169c 	.word	0x2400169c

08015514 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8015514:	b480      	push	{r7}
 8015516:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 8015518:	4b03      	ldr	r3, [pc, #12]	; (8015528 <BSP_SD_ReadCpltCallback+0x14>)
 801551a:	2201      	movs	r2, #1
 801551c:	601a      	str	r2, [r3, #0]
}
 801551e:	bf00      	nop
 8015520:	46bd      	mov	sp, r7
 8015522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015526:	4770      	bx	lr
 8015528:	240016a0 	.word	0x240016a0

0801552c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801552c:	b580      	push	{r7, lr}
 801552e:	b084      	sub	sp, #16
 8015530:	af00      	add	r7, sp, #0
 8015532:	6078      	str	r0, [r7, #4]
 8015534:	460b      	mov	r3, r1
 8015536:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8015538:	f44f 7007 	mov.w	r0, #540	; 0x21c
 801553c:	f005 fc72 	bl	801ae24 <USBD_static_malloc>
 8015540:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8015542:	68fb      	ldr	r3, [r7, #12]
 8015544:	2b00      	cmp	r3, #0
 8015546:	d109      	bne.n	801555c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8015548:	687b      	ldr	r3, [r7, #4]
 801554a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801554e:	687b      	ldr	r3, [r7, #4]
 8015550:	32b0      	adds	r2, #176	; 0xb0
 8015552:	2100      	movs	r1, #0
 8015554:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8015558:	2302      	movs	r3, #2
 801555a:	e0d4      	b.n	8015706 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 801555c:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8015560:	2100      	movs	r1, #0
 8015562:	68f8      	ldr	r0, [r7, #12]
 8015564:	f006 fc35 	bl	801bdd2 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8015568:	687b      	ldr	r3, [r7, #4]
 801556a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801556e:	687b      	ldr	r3, [r7, #4]
 8015570:	32b0      	adds	r2, #176	; 0xb0
 8015572:	68f9      	ldr	r1, [r7, #12]
 8015574:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8015578:	687b      	ldr	r3, [r7, #4]
 801557a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801557e:	687b      	ldr	r3, [r7, #4]
 8015580:	32b0      	adds	r2, #176	; 0xb0
 8015582:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8015586:	687b      	ldr	r3, [r7, #4]
 8015588:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801558c:	687b      	ldr	r3, [r7, #4]
 801558e:	7c1b      	ldrb	r3, [r3, #16]
 8015590:	2b00      	cmp	r3, #0
 8015592:	d138      	bne.n	8015606 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8015594:	4b5e      	ldr	r3, [pc, #376]	; (8015710 <USBD_CDC_Init+0x1e4>)
 8015596:	7819      	ldrb	r1, [r3, #0]
 8015598:	f44f 7300 	mov.w	r3, #512	; 0x200
 801559c:	2202      	movs	r2, #2
 801559e:	6878      	ldr	r0, [r7, #4]
 80155a0:	f005 fb1d 	bl	801abde <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80155a4:	4b5a      	ldr	r3, [pc, #360]	; (8015710 <USBD_CDC_Init+0x1e4>)
 80155a6:	781b      	ldrb	r3, [r3, #0]
 80155a8:	f003 020f 	and.w	r2, r3, #15
 80155ac:	6879      	ldr	r1, [r7, #4]
 80155ae:	4613      	mov	r3, r2
 80155b0:	009b      	lsls	r3, r3, #2
 80155b2:	4413      	add	r3, r2
 80155b4:	009b      	lsls	r3, r3, #2
 80155b6:	440b      	add	r3, r1
 80155b8:	3324      	adds	r3, #36	; 0x24
 80155ba:	2201      	movs	r2, #1
 80155bc:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80155be:	4b55      	ldr	r3, [pc, #340]	; (8015714 <USBD_CDC_Init+0x1e8>)
 80155c0:	7819      	ldrb	r1, [r3, #0]
 80155c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80155c6:	2202      	movs	r2, #2
 80155c8:	6878      	ldr	r0, [r7, #4]
 80155ca:	f005 fb08 	bl	801abde <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80155ce:	4b51      	ldr	r3, [pc, #324]	; (8015714 <USBD_CDC_Init+0x1e8>)
 80155d0:	781b      	ldrb	r3, [r3, #0]
 80155d2:	f003 020f 	and.w	r2, r3, #15
 80155d6:	6879      	ldr	r1, [r7, #4]
 80155d8:	4613      	mov	r3, r2
 80155da:	009b      	lsls	r3, r3, #2
 80155dc:	4413      	add	r3, r2
 80155de:	009b      	lsls	r3, r3, #2
 80155e0:	440b      	add	r3, r1
 80155e2:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80155e6:	2201      	movs	r2, #1
 80155e8:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80155ea:	4b4b      	ldr	r3, [pc, #300]	; (8015718 <USBD_CDC_Init+0x1ec>)
 80155ec:	781b      	ldrb	r3, [r3, #0]
 80155ee:	f003 020f 	and.w	r2, r3, #15
 80155f2:	6879      	ldr	r1, [r7, #4]
 80155f4:	4613      	mov	r3, r2
 80155f6:	009b      	lsls	r3, r3, #2
 80155f8:	4413      	add	r3, r2
 80155fa:	009b      	lsls	r3, r3, #2
 80155fc:	440b      	add	r3, r1
 80155fe:	3326      	adds	r3, #38	; 0x26
 8015600:	2210      	movs	r2, #16
 8015602:	801a      	strh	r2, [r3, #0]
 8015604:	e035      	b.n	8015672 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8015606:	4b42      	ldr	r3, [pc, #264]	; (8015710 <USBD_CDC_Init+0x1e4>)
 8015608:	7819      	ldrb	r1, [r3, #0]
 801560a:	2340      	movs	r3, #64	; 0x40
 801560c:	2202      	movs	r2, #2
 801560e:	6878      	ldr	r0, [r7, #4]
 8015610:	f005 fae5 	bl	801abde <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8015614:	4b3e      	ldr	r3, [pc, #248]	; (8015710 <USBD_CDC_Init+0x1e4>)
 8015616:	781b      	ldrb	r3, [r3, #0]
 8015618:	f003 020f 	and.w	r2, r3, #15
 801561c:	6879      	ldr	r1, [r7, #4]
 801561e:	4613      	mov	r3, r2
 8015620:	009b      	lsls	r3, r3, #2
 8015622:	4413      	add	r3, r2
 8015624:	009b      	lsls	r3, r3, #2
 8015626:	440b      	add	r3, r1
 8015628:	3324      	adds	r3, #36	; 0x24
 801562a:	2201      	movs	r2, #1
 801562c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 801562e:	4b39      	ldr	r3, [pc, #228]	; (8015714 <USBD_CDC_Init+0x1e8>)
 8015630:	7819      	ldrb	r1, [r3, #0]
 8015632:	2340      	movs	r3, #64	; 0x40
 8015634:	2202      	movs	r2, #2
 8015636:	6878      	ldr	r0, [r7, #4]
 8015638:	f005 fad1 	bl	801abde <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 801563c:	4b35      	ldr	r3, [pc, #212]	; (8015714 <USBD_CDC_Init+0x1e8>)
 801563e:	781b      	ldrb	r3, [r3, #0]
 8015640:	f003 020f 	and.w	r2, r3, #15
 8015644:	6879      	ldr	r1, [r7, #4]
 8015646:	4613      	mov	r3, r2
 8015648:	009b      	lsls	r3, r3, #2
 801564a:	4413      	add	r3, r2
 801564c:	009b      	lsls	r3, r3, #2
 801564e:	440b      	add	r3, r1
 8015650:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8015654:	2201      	movs	r2, #1
 8015656:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8015658:	4b2f      	ldr	r3, [pc, #188]	; (8015718 <USBD_CDC_Init+0x1ec>)
 801565a:	781b      	ldrb	r3, [r3, #0]
 801565c:	f003 020f 	and.w	r2, r3, #15
 8015660:	6879      	ldr	r1, [r7, #4]
 8015662:	4613      	mov	r3, r2
 8015664:	009b      	lsls	r3, r3, #2
 8015666:	4413      	add	r3, r2
 8015668:	009b      	lsls	r3, r3, #2
 801566a:	440b      	add	r3, r1
 801566c:	3326      	adds	r3, #38	; 0x26
 801566e:	2210      	movs	r2, #16
 8015670:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8015672:	4b29      	ldr	r3, [pc, #164]	; (8015718 <USBD_CDC_Init+0x1ec>)
 8015674:	7819      	ldrb	r1, [r3, #0]
 8015676:	2308      	movs	r3, #8
 8015678:	2203      	movs	r2, #3
 801567a:	6878      	ldr	r0, [r7, #4]
 801567c:	f005 faaf 	bl	801abde <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8015680:	4b25      	ldr	r3, [pc, #148]	; (8015718 <USBD_CDC_Init+0x1ec>)
 8015682:	781b      	ldrb	r3, [r3, #0]
 8015684:	f003 020f 	and.w	r2, r3, #15
 8015688:	6879      	ldr	r1, [r7, #4]
 801568a:	4613      	mov	r3, r2
 801568c:	009b      	lsls	r3, r3, #2
 801568e:	4413      	add	r3, r2
 8015690:	009b      	lsls	r3, r3, #2
 8015692:	440b      	add	r3, r1
 8015694:	3324      	adds	r3, #36	; 0x24
 8015696:	2201      	movs	r2, #1
 8015698:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 801569a:	68fb      	ldr	r3, [r7, #12]
 801569c:	2200      	movs	r2, #0
 801569e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80156a2:	687b      	ldr	r3, [r7, #4]
 80156a4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80156a8:	687a      	ldr	r2, [r7, #4]
 80156aa:	33b0      	adds	r3, #176	; 0xb0
 80156ac:	009b      	lsls	r3, r3, #2
 80156ae:	4413      	add	r3, r2
 80156b0:	685b      	ldr	r3, [r3, #4]
 80156b2:	681b      	ldr	r3, [r3, #0]
 80156b4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80156b6:	68fb      	ldr	r3, [r7, #12]
 80156b8:	2200      	movs	r2, #0
 80156ba:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 80156be:	68fb      	ldr	r3, [r7, #12]
 80156c0:	2200      	movs	r2, #0
 80156c2:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 80156c6:	68fb      	ldr	r3, [r7, #12]
 80156c8:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80156cc:	2b00      	cmp	r3, #0
 80156ce:	d101      	bne.n	80156d4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80156d0:	2302      	movs	r3, #2
 80156d2:	e018      	b.n	8015706 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80156d4:	687b      	ldr	r3, [r7, #4]
 80156d6:	7c1b      	ldrb	r3, [r3, #16]
 80156d8:	2b00      	cmp	r3, #0
 80156da:	d10a      	bne.n	80156f2 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80156dc:	4b0d      	ldr	r3, [pc, #52]	; (8015714 <USBD_CDC_Init+0x1e8>)
 80156de:	7819      	ldrb	r1, [r3, #0]
 80156e0:	68fb      	ldr	r3, [r7, #12]
 80156e2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80156e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80156ea:	6878      	ldr	r0, [r7, #4]
 80156ec:	f005 fb66 	bl	801adbc <USBD_LL_PrepareReceive>
 80156f0:	e008      	b.n	8015704 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80156f2:	4b08      	ldr	r3, [pc, #32]	; (8015714 <USBD_CDC_Init+0x1e8>)
 80156f4:	7819      	ldrb	r1, [r3, #0]
 80156f6:	68fb      	ldr	r3, [r7, #12]
 80156f8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80156fc:	2340      	movs	r3, #64	; 0x40
 80156fe:	6878      	ldr	r0, [r7, #4]
 8015700:	f005 fb5c 	bl	801adbc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8015704:	2300      	movs	r3, #0
}
 8015706:	4618      	mov	r0, r3
 8015708:	3710      	adds	r7, #16
 801570a:	46bd      	mov	sp, r7
 801570c:	bd80      	pop	{r7, pc}
 801570e:	bf00      	nop
 8015710:	24000097 	.word	0x24000097
 8015714:	24000098 	.word	0x24000098
 8015718:	24000099 	.word	0x24000099

0801571c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801571c:	b580      	push	{r7, lr}
 801571e:	b082      	sub	sp, #8
 8015720:	af00      	add	r7, sp, #0
 8015722:	6078      	str	r0, [r7, #4]
 8015724:	460b      	mov	r3, r1
 8015726:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8015728:	4b3a      	ldr	r3, [pc, #232]	; (8015814 <USBD_CDC_DeInit+0xf8>)
 801572a:	781b      	ldrb	r3, [r3, #0]
 801572c:	4619      	mov	r1, r3
 801572e:	6878      	ldr	r0, [r7, #4]
 8015730:	f005 fa7b 	bl	801ac2a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8015734:	4b37      	ldr	r3, [pc, #220]	; (8015814 <USBD_CDC_DeInit+0xf8>)
 8015736:	781b      	ldrb	r3, [r3, #0]
 8015738:	f003 020f 	and.w	r2, r3, #15
 801573c:	6879      	ldr	r1, [r7, #4]
 801573e:	4613      	mov	r3, r2
 8015740:	009b      	lsls	r3, r3, #2
 8015742:	4413      	add	r3, r2
 8015744:	009b      	lsls	r3, r3, #2
 8015746:	440b      	add	r3, r1
 8015748:	3324      	adds	r3, #36	; 0x24
 801574a:	2200      	movs	r2, #0
 801574c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 801574e:	4b32      	ldr	r3, [pc, #200]	; (8015818 <USBD_CDC_DeInit+0xfc>)
 8015750:	781b      	ldrb	r3, [r3, #0]
 8015752:	4619      	mov	r1, r3
 8015754:	6878      	ldr	r0, [r7, #4]
 8015756:	f005 fa68 	bl	801ac2a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 801575a:	4b2f      	ldr	r3, [pc, #188]	; (8015818 <USBD_CDC_DeInit+0xfc>)
 801575c:	781b      	ldrb	r3, [r3, #0]
 801575e:	f003 020f 	and.w	r2, r3, #15
 8015762:	6879      	ldr	r1, [r7, #4]
 8015764:	4613      	mov	r3, r2
 8015766:	009b      	lsls	r3, r3, #2
 8015768:	4413      	add	r3, r2
 801576a:	009b      	lsls	r3, r3, #2
 801576c:	440b      	add	r3, r1
 801576e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8015772:	2200      	movs	r2, #0
 8015774:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8015776:	4b29      	ldr	r3, [pc, #164]	; (801581c <USBD_CDC_DeInit+0x100>)
 8015778:	781b      	ldrb	r3, [r3, #0]
 801577a:	4619      	mov	r1, r3
 801577c:	6878      	ldr	r0, [r7, #4]
 801577e:	f005 fa54 	bl	801ac2a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8015782:	4b26      	ldr	r3, [pc, #152]	; (801581c <USBD_CDC_DeInit+0x100>)
 8015784:	781b      	ldrb	r3, [r3, #0]
 8015786:	f003 020f 	and.w	r2, r3, #15
 801578a:	6879      	ldr	r1, [r7, #4]
 801578c:	4613      	mov	r3, r2
 801578e:	009b      	lsls	r3, r3, #2
 8015790:	4413      	add	r3, r2
 8015792:	009b      	lsls	r3, r3, #2
 8015794:	440b      	add	r3, r1
 8015796:	3324      	adds	r3, #36	; 0x24
 8015798:	2200      	movs	r2, #0
 801579a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 801579c:	4b1f      	ldr	r3, [pc, #124]	; (801581c <USBD_CDC_DeInit+0x100>)
 801579e:	781b      	ldrb	r3, [r3, #0]
 80157a0:	f003 020f 	and.w	r2, r3, #15
 80157a4:	6879      	ldr	r1, [r7, #4]
 80157a6:	4613      	mov	r3, r2
 80157a8:	009b      	lsls	r3, r3, #2
 80157aa:	4413      	add	r3, r2
 80157ac:	009b      	lsls	r3, r3, #2
 80157ae:	440b      	add	r3, r1
 80157b0:	3326      	adds	r3, #38	; 0x26
 80157b2:	2200      	movs	r2, #0
 80157b4:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80157b6:	687b      	ldr	r3, [r7, #4]
 80157b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80157bc:	687b      	ldr	r3, [r7, #4]
 80157be:	32b0      	adds	r2, #176	; 0xb0
 80157c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80157c4:	2b00      	cmp	r3, #0
 80157c6:	d01f      	beq.n	8015808 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80157c8:	687b      	ldr	r3, [r7, #4]
 80157ca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80157ce:	687a      	ldr	r2, [r7, #4]
 80157d0:	33b0      	adds	r3, #176	; 0xb0
 80157d2:	009b      	lsls	r3, r3, #2
 80157d4:	4413      	add	r3, r2
 80157d6:	685b      	ldr	r3, [r3, #4]
 80157d8:	685b      	ldr	r3, [r3, #4]
 80157da:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80157dc:	687b      	ldr	r3, [r7, #4]
 80157de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80157e2:	687b      	ldr	r3, [r7, #4]
 80157e4:	32b0      	adds	r2, #176	; 0xb0
 80157e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80157ea:	4618      	mov	r0, r3
 80157ec:	f005 fb28 	bl	801ae40 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80157f0:	687b      	ldr	r3, [r7, #4]
 80157f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80157f6:	687b      	ldr	r3, [r7, #4]
 80157f8:	32b0      	adds	r2, #176	; 0xb0
 80157fa:	2100      	movs	r1, #0
 80157fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8015800:	687b      	ldr	r3, [r7, #4]
 8015802:	2200      	movs	r2, #0
 8015804:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8015808:	2300      	movs	r3, #0
}
 801580a:	4618      	mov	r0, r3
 801580c:	3708      	adds	r7, #8
 801580e:	46bd      	mov	sp, r7
 8015810:	bd80      	pop	{r7, pc}
 8015812:	bf00      	nop
 8015814:	24000097 	.word	0x24000097
 8015818:	24000098 	.word	0x24000098
 801581c:	24000099 	.word	0x24000099

08015820 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8015820:	b580      	push	{r7, lr}
 8015822:	b086      	sub	sp, #24
 8015824:	af00      	add	r7, sp, #0
 8015826:	6078      	str	r0, [r7, #4]
 8015828:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801582a:	687b      	ldr	r3, [r7, #4]
 801582c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015830:	687b      	ldr	r3, [r7, #4]
 8015832:	32b0      	adds	r2, #176	; 0xb0
 8015834:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015838:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 801583a:	2300      	movs	r3, #0
 801583c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 801583e:	2300      	movs	r3, #0
 8015840:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8015842:	2300      	movs	r3, #0
 8015844:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8015846:	693b      	ldr	r3, [r7, #16]
 8015848:	2b00      	cmp	r3, #0
 801584a:	d101      	bne.n	8015850 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 801584c:	2303      	movs	r3, #3
 801584e:	e0bf      	b.n	80159d0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8015850:	683b      	ldr	r3, [r7, #0]
 8015852:	781b      	ldrb	r3, [r3, #0]
 8015854:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8015858:	2b00      	cmp	r3, #0
 801585a:	d050      	beq.n	80158fe <USBD_CDC_Setup+0xde>
 801585c:	2b20      	cmp	r3, #32
 801585e:	f040 80af 	bne.w	80159c0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8015862:	683b      	ldr	r3, [r7, #0]
 8015864:	88db      	ldrh	r3, [r3, #6]
 8015866:	2b00      	cmp	r3, #0
 8015868:	d03a      	beq.n	80158e0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 801586a:	683b      	ldr	r3, [r7, #0]
 801586c:	781b      	ldrb	r3, [r3, #0]
 801586e:	b25b      	sxtb	r3, r3
 8015870:	2b00      	cmp	r3, #0
 8015872:	da1b      	bge.n	80158ac <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8015874:	687b      	ldr	r3, [r7, #4]
 8015876:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 801587a:	687a      	ldr	r2, [r7, #4]
 801587c:	33b0      	adds	r3, #176	; 0xb0
 801587e:	009b      	lsls	r3, r3, #2
 8015880:	4413      	add	r3, r2
 8015882:	685b      	ldr	r3, [r3, #4]
 8015884:	689b      	ldr	r3, [r3, #8]
 8015886:	683a      	ldr	r2, [r7, #0]
 8015888:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 801588a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 801588c:	683a      	ldr	r2, [r7, #0]
 801588e:	88d2      	ldrh	r2, [r2, #6]
 8015890:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8015892:	683b      	ldr	r3, [r7, #0]
 8015894:	88db      	ldrh	r3, [r3, #6]
 8015896:	2b07      	cmp	r3, #7
 8015898:	bf28      	it	cs
 801589a:	2307      	movcs	r3, #7
 801589c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 801589e:	693b      	ldr	r3, [r7, #16]
 80158a0:	89fa      	ldrh	r2, [r7, #14]
 80158a2:	4619      	mov	r1, r3
 80158a4:	6878      	ldr	r0, [r7, #4]
 80158a6:	f001 fd89 	bl	80173bc <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80158aa:	e090      	b.n	80159ce <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80158ac:	683b      	ldr	r3, [r7, #0]
 80158ae:	785a      	ldrb	r2, [r3, #1]
 80158b0:	693b      	ldr	r3, [r7, #16]
 80158b2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80158b6:	683b      	ldr	r3, [r7, #0]
 80158b8:	88db      	ldrh	r3, [r3, #6]
 80158ba:	2b3f      	cmp	r3, #63	; 0x3f
 80158bc:	d803      	bhi.n	80158c6 <USBD_CDC_Setup+0xa6>
 80158be:	683b      	ldr	r3, [r7, #0]
 80158c0:	88db      	ldrh	r3, [r3, #6]
 80158c2:	b2da      	uxtb	r2, r3
 80158c4:	e000      	b.n	80158c8 <USBD_CDC_Setup+0xa8>
 80158c6:	2240      	movs	r2, #64	; 0x40
 80158c8:	693b      	ldr	r3, [r7, #16]
 80158ca:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80158ce:	6939      	ldr	r1, [r7, #16]
 80158d0:	693b      	ldr	r3, [r7, #16]
 80158d2:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 80158d6:	461a      	mov	r2, r3
 80158d8:	6878      	ldr	r0, [r7, #4]
 80158da:	f001 fd9b 	bl	8017414 <USBD_CtlPrepareRx>
      break;
 80158de:	e076      	b.n	80159ce <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80158e0:	687b      	ldr	r3, [r7, #4]
 80158e2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80158e6:	687a      	ldr	r2, [r7, #4]
 80158e8:	33b0      	adds	r3, #176	; 0xb0
 80158ea:	009b      	lsls	r3, r3, #2
 80158ec:	4413      	add	r3, r2
 80158ee:	685b      	ldr	r3, [r3, #4]
 80158f0:	689b      	ldr	r3, [r3, #8]
 80158f2:	683a      	ldr	r2, [r7, #0]
 80158f4:	7850      	ldrb	r0, [r2, #1]
 80158f6:	2200      	movs	r2, #0
 80158f8:	6839      	ldr	r1, [r7, #0]
 80158fa:	4798      	blx	r3
      break;
 80158fc:	e067      	b.n	80159ce <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80158fe:	683b      	ldr	r3, [r7, #0]
 8015900:	785b      	ldrb	r3, [r3, #1]
 8015902:	2b0b      	cmp	r3, #11
 8015904:	d851      	bhi.n	80159aa <USBD_CDC_Setup+0x18a>
 8015906:	a201      	add	r2, pc, #4	; (adr r2, 801590c <USBD_CDC_Setup+0xec>)
 8015908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801590c:	0801593d 	.word	0x0801593d
 8015910:	080159b9 	.word	0x080159b9
 8015914:	080159ab 	.word	0x080159ab
 8015918:	080159ab 	.word	0x080159ab
 801591c:	080159ab 	.word	0x080159ab
 8015920:	080159ab 	.word	0x080159ab
 8015924:	080159ab 	.word	0x080159ab
 8015928:	080159ab 	.word	0x080159ab
 801592c:	080159ab 	.word	0x080159ab
 8015930:	080159ab 	.word	0x080159ab
 8015934:	08015967 	.word	0x08015967
 8015938:	08015991 	.word	0x08015991
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801593c:	687b      	ldr	r3, [r7, #4]
 801593e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015942:	b2db      	uxtb	r3, r3
 8015944:	2b03      	cmp	r3, #3
 8015946:	d107      	bne.n	8015958 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8015948:	f107 030a 	add.w	r3, r7, #10
 801594c:	2202      	movs	r2, #2
 801594e:	4619      	mov	r1, r3
 8015950:	6878      	ldr	r0, [r7, #4]
 8015952:	f001 fd33 	bl	80173bc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8015956:	e032      	b.n	80159be <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8015958:	6839      	ldr	r1, [r7, #0]
 801595a:	6878      	ldr	r0, [r7, #4]
 801595c:	f001 fcbd 	bl	80172da <USBD_CtlError>
            ret = USBD_FAIL;
 8015960:	2303      	movs	r3, #3
 8015962:	75fb      	strb	r3, [r7, #23]
          break;
 8015964:	e02b      	b.n	80159be <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015966:	687b      	ldr	r3, [r7, #4]
 8015968:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801596c:	b2db      	uxtb	r3, r3
 801596e:	2b03      	cmp	r3, #3
 8015970:	d107      	bne.n	8015982 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8015972:	f107 030d 	add.w	r3, r7, #13
 8015976:	2201      	movs	r2, #1
 8015978:	4619      	mov	r1, r3
 801597a:	6878      	ldr	r0, [r7, #4]
 801597c:	f001 fd1e 	bl	80173bc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8015980:	e01d      	b.n	80159be <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8015982:	6839      	ldr	r1, [r7, #0]
 8015984:	6878      	ldr	r0, [r7, #4]
 8015986:	f001 fca8 	bl	80172da <USBD_CtlError>
            ret = USBD_FAIL;
 801598a:	2303      	movs	r3, #3
 801598c:	75fb      	strb	r3, [r7, #23]
          break;
 801598e:	e016      	b.n	80159be <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8015990:	687b      	ldr	r3, [r7, #4]
 8015992:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015996:	b2db      	uxtb	r3, r3
 8015998:	2b03      	cmp	r3, #3
 801599a:	d00f      	beq.n	80159bc <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 801599c:	6839      	ldr	r1, [r7, #0]
 801599e:	6878      	ldr	r0, [r7, #4]
 80159a0:	f001 fc9b 	bl	80172da <USBD_CtlError>
            ret = USBD_FAIL;
 80159a4:	2303      	movs	r3, #3
 80159a6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80159a8:	e008      	b.n	80159bc <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80159aa:	6839      	ldr	r1, [r7, #0]
 80159ac:	6878      	ldr	r0, [r7, #4]
 80159ae:	f001 fc94 	bl	80172da <USBD_CtlError>
          ret = USBD_FAIL;
 80159b2:	2303      	movs	r3, #3
 80159b4:	75fb      	strb	r3, [r7, #23]
          break;
 80159b6:	e002      	b.n	80159be <USBD_CDC_Setup+0x19e>
          break;
 80159b8:	bf00      	nop
 80159ba:	e008      	b.n	80159ce <USBD_CDC_Setup+0x1ae>
          break;
 80159bc:	bf00      	nop
      }
      break;
 80159be:	e006      	b.n	80159ce <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80159c0:	6839      	ldr	r1, [r7, #0]
 80159c2:	6878      	ldr	r0, [r7, #4]
 80159c4:	f001 fc89 	bl	80172da <USBD_CtlError>
      ret = USBD_FAIL;
 80159c8:	2303      	movs	r3, #3
 80159ca:	75fb      	strb	r3, [r7, #23]
      break;
 80159cc:	bf00      	nop
  }

  return (uint8_t)ret;
 80159ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80159d0:	4618      	mov	r0, r3
 80159d2:	3718      	adds	r7, #24
 80159d4:	46bd      	mov	sp, r7
 80159d6:	bd80      	pop	{r7, pc}

080159d8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80159d8:	b580      	push	{r7, lr}
 80159da:	b084      	sub	sp, #16
 80159dc:	af00      	add	r7, sp, #0
 80159de:	6078      	str	r0, [r7, #4]
 80159e0:	460b      	mov	r3, r1
 80159e2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80159e4:	687b      	ldr	r3, [r7, #4]
 80159e6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80159ea:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80159ec:	687b      	ldr	r3, [r7, #4]
 80159ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80159f2:	687b      	ldr	r3, [r7, #4]
 80159f4:	32b0      	adds	r2, #176	; 0xb0
 80159f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80159fa:	2b00      	cmp	r3, #0
 80159fc:	d101      	bne.n	8015a02 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80159fe:	2303      	movs	r3, #3
 8015a00:	e065      	b.n	8015ace <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015a02:	687b      	ldr	r3, [r7, #4]
 8015a04:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015a08:	687b      	ldr	r3, [r7, #4]
 8015a0a:	32b0      	adds	r2, #176	; 0xb0
 8015a0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015a10:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8015a12:	78fb      	ldrb	r3, [r7, #3]
 8015a14:	f003 020f 	and.w	r2, r3, #15
 8015a18:	6879      	ldr	r1, [r7, #4]
 8015a1a:	4613      	mov	r3, r2
 8015a1c:	009b      	lsls	r3, r3, #2
 8015a1e:	4413      	add	r3, r2
 8015a20:	009b      	lsls	r3, r3, #2
 8015a22:	440b      	add	r3, r1
 8015a24:	3318      	adds	r3, #24
 8015a26:	681b      	ldr	r3, [r3, #0]
 8015a28:	2b00      	cmp	r3, #0
 8015a2a:	d02f      	beq.n	8015a8c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8015a2c:	78fb      	ldrb	r3, [r7, #3]
 8015a2e:	f003 020f 	and.w	r2, r3, #15
 8015a32:	6879      	ldr	r1, [r7, #4]
 8015a34:	4613      	mov	r3, r2
 8015a36:	009b      	lsls	r3, r3, #2
 8015a38:	4413      	add	r3, r2
 8015a3a:	009b      	lsls	r3, r3, #2
 8015a3c:	440b      	add	r3, r1
 8015a3e:	3318      	adds	r3, #24
 8015a40:	681a      	ldr	r2, [r3, #0]
 8015a42:	78fb      	ldrb	r3, [r7, #3]
 8015a44:	f003 010f 	and.w	r1, r3, #15
 8015a48:	68f8      	ldr	r0, [r7, #12]
 8015a4a:	460b      	mov	r3, r1
 8015a4c:	00db      	lsls	r3, r3, #3
 8015a4e:	440b      	add	r3, r1
 8015a50:	009b      	lsls	r3, r3, #2
 8015a52:	4403      	add	r3, r0
 8015a54:	3344      	adds	r3, #68	; 0x44
 8015a56:	681b      	ldr	r3, [r3, #0]
 8015a58:	fbb2 f1f3 	udiv	r1, r2, r3
 8015a5c:	fb01 f303 	mul.w	r3, r1, r3
 8015a60:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8015a62:	2b00      	cmp	r3, #0
 8015a64:	d112      	bne.n	8015a8c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8015a66:	78fb      	ldrb	r3, [r7, #3]
 8015a68:	f003 020f 	and.w	r2, r3, #15
 8015a6c:	6879      	ldr	r1, [r7, #4]
 8015a6e:	4613      	mov	r3, r2
 8015a70:	009b      	lsls	r3, r3, #2
 8015a72:	4413      	add	r3, r2
 8015a74:	009b      	lsls	r3, r3, #2
 8015a76:	440b      	add	r3, r1
 8015a78:	3318      	adds	r3, #24
 8015a7a:	2200      	movs	r2, #0
 8015a7c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8015a7e:	78f9      	ldrb	r1, [r7, #3]
 8015a80:	2300      	movs	r3, #0
 8015a82:	2200      	movs	r2, #0
 8015a84:	6878      	ldr	r0, [r7, #4]
 8015a86:	f005 f978 	bl	801ad7a <USBD_LL_Transmit>
 8015a8a:	e01f      	b.n	8015acc <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8015a8c:	68bb      	ldr	r3, [r7, #8]
 8015a8e:	2200      	movs	r2, #0
 8015a90:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8015a94:	687b      	ldr	r3, [r7, #4]
 8015a96:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8015a9a:	687a      	ldr	r2, [r7, #4]
 8015a9c:	33b0      	adds	r3, #176	; 0xb0
 8015a9e:	009b      	lsls	r3, r3, #2
 8015aa0:	4413      	add	r3, r2
 8015aa2:	685b      	ldr	r3, [r3, #4]
 8015aa4:	691b      	ldr	r3, [r3, #16]
 8015aa6:	2b00      	cmp	r3, #0
 8015aa8:	d010      	beq.n	8015acc <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8015aaa:	687b      	ldr	r3, [r7, #4]
 8015aac:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8015ab0:	687a      	ldr	r2, [r7, #4]
 8015ab2:	33b0      	adds	r3, #176	; 0xb0
 8015ab4:	009b      	lsls	r3, r3, #2
 8015ab6:	4413      	add	r3, r2
 8015ab8:	685b      	ldr	r3, [r3, #4]
 8015aba:	691b      	ldr	r3, [r3, #16]
 8015abc:	68ba      	ldr	r2, [r7, #8]
 8015abe:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8015ac2:	68ba      	ldr	r2, [r7, #8]
 8015ac4:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8015ac8:	78fa      	ldrb	r2, [r7, #3]
 8015aca:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8015acc:	2300      	movs	r3, #0
}
 8015ace:	4618      	mov	r0, r3
 8015ad0:	3710      	adds	r7, #16
 8015ad2:	46bd      	mov	sp, r7
 8015ad4:	bd80      	pop	{r7, pc}

08015ad6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8015ad6:	b580      	push	{r7, lr}
 8015ad8:	b084      	sub	sp, #16
 8015ada:	af00      	add	r7, sp, #0
 8015adc:	6078      	str	r0, [r7, #4]
 8015ade:	460b      	mov	r3, r1
 8015ae0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015ae2:	687b      	ldr	r3, [r7, #4]
 8015ae4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015ae8:	687b      	ldr	r3, [r7, #4]
 8015aea:	32b0      	adds	r2, #176	; 0xb0
 8015aec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015af0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8015af2:	687b      	ldr	r3, [r7, #4]
 8015af4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015af8:	687b      	ldr	r3, [r7, #4]
 8015afa:	32b0      	adds	r2, #176	; 0xb0
 8015afc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015b00:	2b00      	cmp	r3, #0
 8015b02:	d101      	bne.n	8015b08 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8015b04:	2303      	movs	r3, #3
 8015b06:	e01a      	b.n	8015b3e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8015b08:	78fb      	ldrb	r3, [r7, #3]
 8015b0a:	4619      	mov	r1, r3
 8015b0c:	6878      	ldr	r0, [r7, #4]
 8015b0e:	f005 f976 	bl	801adfe <USBD_LL_GetRxDataSize>
 8015b12:	4602      	mov	r2, r0
 8015b14:	68fb      	ldr	r3, [r7, #12]
 8015b16:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8015b1a:	687b      	ldr	r3, [r7, #4]
 8015b1c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8015b20:	687a      	ldr	r2, [r7, #4]
 8015b22:	33b0      	adds	r3, #176	; 0xb0
 8015b24:	009b      	lsls	r3, r3, #2
 8015b26:	4413      	add	r3, r2
 8015b28:	685b      	ldr	r3, [r3, #4]
 8015b2a:	68db      	ldr	r3, [r3, #12]
 8015b2c:	68fa      	ldr	r2, [r7, #12]
 8015b2e:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8015b32:	68fa      	ldr	r2, [r7, #12]
 8015b34:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8015b38:	4611      	mov	r1, r2
 8015b3a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8015b3c:	2300      	movs	r3, #0
}
 8015b3e:	4618      	mov	r0, r3
 8015b40:	3710      	adds	r7, #16
 8015b42:	46bd      	mov	sp, r7
 8015b44:	bd80      	pop	{r7, pc}

08015b46 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8015b46:	b580      	push	{r7, lr}
 8015b48:	b084      	sub	sp, #16
 8015b4a:	af00      	add	r7, sp, #0
 8015b4c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015b4e:	687b      	ldr	r3, [r7, #4]
 8015b50:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015b54:	687b      	ldr	r3, [r7, #4]
 8015b56:	32b0      	adds	r2, #176	; 0xb0
 8015b58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015b5c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8015b5e:	68fb      	ldr	r3, [r7, #12]
 8015b60:	2b00      	cmp	r3, #0
 8015b62:	d101      	bne.n	8015b68 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8015b64:	2303      	movs	r3, #3
 8015b66:	e025      	b.n	8015bb4 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8015b68:	687b      	ldr	r3, [r7, #4]
 8015b6a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8015b6e:	687a      	ldr	r2, [r7, #4]
 8015b70:	33b0      	adds	r3, #176	; 0xb0
 8015b72:	009b      	lsls	r3, r3, #2
 8015b74:	4413      	add	r3, r2
 8015b76:	685b      	ldr	r3, [r3, #4]
 8015b78:	2b00      	cmp	r3, #0
 8015b7a:	d01a      	beq.n	8015bb2 <USBD_CDC_EP0_RxReady+0x6c>
 8015b7c:	68fb      	ldr	r3, [r7, #12]
 8015b7e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8015b82:	2bff      	cmp	r3, #255	; 0xff
 8015b84:	d015      	beq.n	8015bb2 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8015b86:	687b      	ldr	r3, [r7, #4]
 8015b88:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8015b8c:	687a      	ldr	r2, [r7, #4]
 8015b8e:	33b0      	adds	r3, #176	; 0xb0
 8015b90:	009b      	lsls	r3, r3, #2
 8015b92:	4413      	add	r3, r2
 8015b94:	685b      	ldr	r3, [r3, #4]
 8015b96:	689b      	ldr	r3, [r3, #8]
 8015b98:	68fa      	ldr	r2, [r7, #12]
 8015b9a:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8015b9e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8015ba0:	68fa      	ldr	r2, [r7, #12]
 8015ba2:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8015ba6:	b292      	uxth	r2, r2
 8015ba8:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8015baa:	68fb      	ldr	r3, [r7, #12]
 8015bac:	22ff      	movs	r2, #255	; 0xff
 8015bae:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8015bb2:	2300      	movs	r3, #0
}
 8015bb4:	4618      	mov	r0, r3
 8015bb6:	3710      	adds	r7, #16
 8015bb8:	46bd      	mov	sp, r7
 8015bba:	bd80      	pop	{r7, pc}

08015bbc <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8015bbc:	b580      	push	{r7, lr}
 8015bbe:	b086      	sub	sp, #24
 8015bc0:	af00      	add	r7, sp, #0
 8015bc2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8015bc4:	2182      	movs	r1, #130	; 0x82
 8015bc6:	4818      	ldr	r0, [pc, #96]	; (8015c28 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8015bc8:	f000 fd4f 	bl	801666a <USBD_GetEpDesc>
 8015bcc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8015bce:	2101      	movs	r1, #1
 8015bd0:	4815      	ldr	r0, [pc, #84]	; (8015c28 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8015bd2:	f000 fd4a 	bl	801666a <USBD_GetEpDesc>
 8015bd6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8015bd8:	2181      	movs	r1, #129	; 0x81
 8015bda:	4813      	ldr	r0, [pc, #76]	; (8015c28 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8015bdc:	f000 fd45 	bl	801666a <USBD_GetEpDesc>
 8015be0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8015be2:	697b      	ldr	r3, [r7, #20]
 8015be4:	2b00      	cmp	r3, #0
 8015be6:	d002      	beq.n	8015bee <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8015be8:	697b      	ldr	r3, [r7, #20]
 8015bea:	2210      	movs	r2, #16
 8015bec:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8015bee:	693b      	ldr	r3, [r7, #16]
 8015bf0:	2b00      	cmp	r3, #0
 8015bf2:	d006      	beq.n	8015c02 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8015bf4:	693b      	ldr	r3, [r7, #16]
 8015bf6:	2200      	movs	r2, #0
 8015bf8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8015bfc:	711a      	strb	r2, [r3, #4]
 8015bfe:	2200      	movs	r2, #0
 8015c00:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8015c02:	68fb      	ldr	r3, [r7, #12]
 8015c04:	2b00      	cmp	r3, #0
 8015c06:	d006      	beq.n	8015c16 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8015c08:	68fb      	ldr	r3, [r7, #12]
 8015c0a:	2200      	movs	r2, #0
 8015c0c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8015c10:	711a      	strb	r2, [r3, #4]
 8015c12:	2200      	movs	r2, #0
 8015c14:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8015c16:	687b      	ldr	r3, [r7, #4]
 8015c18:	2243      	movs	r2, #67	; 0x43
 8015c1a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8015c1c:	4b02      	ldr	r3, [pc, #8]	; (8015c28 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8015c1e:	4618      	mov	r0, r3
 8015c20:	3718      	adds	r7, #24
 8015c22:	46bd      	mov	sp, r7
 8015c24:	bd80      	pop	{r7, pc}
 8015c26:	bf00      	nop
 8015c28:	24000054 	.word	0x24000054

08015c2c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8015c2c:	b580      	push	{r7, lr}
 8015c2e:	b086      	sub	sp, #24
 8015c30:	af00      	add	r7, sp, #0
 8015c32:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8015c34:	2182      	movs	r1, #130	; 0x82
 8015c36:	4818      	ldr	r0, [pc, #96]	; (8015c98 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8015c38:	f000 fd17 	bl	801666a <USBD_GetEpDesc>
 8015c3c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8015c3e:	2101      	movs	r1, #1
 8015c40:	4815      	ldr	r0, [pc, #84]	; (8015c98 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8015c42:	f000 fd12 	bl	801666a <USBD_GetEpDesc>
 8015c46:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8015c48:	2181      	movs	r1, #129	; 0x81
 8015c4a:	4813      	ldr	r0, [pc, #76]	; (8015c98 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8015c4c:	f000 fd0d 	bl	801666a <USBD_GetEpDesc>
 8015c50:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8015c52:	697b      	ldr	r3, [r7, #20]
 8015c54:	2b00      	cmp	r3, #0
 8015c56:	d002      	beq.n	8015c5e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8015c58:	697b      	ldr	r3, [r7, #20]
 8015c5a:	2210      	movs	r2, #16
 8015c5c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8015c5e:	693b      	ldr	r3, [r7, #16]
 8015c60:	2b00      	cmp	r3, #0
 8015c62:	d006      	beq.n	8015c72 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8015c64:	693b      	ldr	r3, [r7, #16]
 8015c66:	2200      	movs	r2, #0
 8015c68:	711a      	strb	r2, [r3, #4]
 8015c6a:	2200      	movs	r2, #0
 8015c6c:	f042 0202 	orr.w	r2, r2, #2
 8015c70:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8015c72:	68fb      	ldr	r3, [r7, #12]
 8015c74:	2b00      	cmp	r3, #0
 8015c76:	d006      	beq.n	8015c86 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8015c78:	68fb      	ldr	r3, [r7, #12]
 8015c7a:	2200      	movs	r2, #0
 8015c7c:	711a      	strb	r2, [r3, #4]
 8015c7e:	2200      	movs	r2, #0
 8015c80:	f042 0202 	orr.w	r2, r2, #2
 8015c84:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8015c86:	687b      	ldr	r3, [r7, #4]
 8015c88:	2243      	movs	r2, #67	; 0x43
 8015c8a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8015c8c:	4b02      	ldr	r3, [pc, #8]	; (8015c98 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8015c8e:	4618      	mov	r0, r3
 8015c90:	3718      	adds	r7, #24
 8015c92:	46bd      	mov	sp, r7
 8015c94:	bd80      	pop	{r7, pc}
 8015c96:	bf00      	nop
 8015c98:	24000054 	.word	0x24000054

08015c9c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8015c9c:	b580      	push	{r7, lr}
 8015c9e:	b086      	sub	sp, #24
 8015ca0:	af00      	add	r7, sp, #0
 8015ca2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8015ca4:	2182      	movs	r1, #130	; 0x82
 8015ca6:	4818      	ldr	r0, [pc, #96]	; (8015d08 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8015ca8:	f000 fcdf 	bl	801666a <USBD_GetEpDesc>
 8015cac:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8015cae:	2101      	movs	r1, #1
 8015cb0:	4815      	ldr	r0, [pc, #84]	; (8015d08 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8015cb2:	f000 fcda 	bl	801666a <USBD_GetEpDesc>
 8015cb6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8015cb8:	2181      	movs	r1, #129	; 0x81
 8015cba:	4813      	ldr	r0, [pc, #76]	; (8015d08 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8015cbc:	f000 fcd5 	bl	801666a <USBD_GetEpDesc>
 8015cc0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8015cc2:	697b      	ldr	r3, [r7, #20]
 8015cc4:	2b00      	cmp	r3, #0
 8015cc6:	d002      	beq.n	8015cce <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8015cc8:	697b      	ldr	r3, [r7, #20]
 8015cca:	2210      	movs	r2, #16
 8015ccc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8015cce:	693b      	ldr	r3, [r7, #16]
 8015cd0:	2b00      	cmp	r3, #0
 8015cd2:	d006      	beq.n	8015ce2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8015cd4:	693b      	ldr	r3, [r7, #16]
 8015cd6:	2200      	movs	r2, #0
 8015cd8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8015cdc:	711a      	strb	r2, [r3, #4]
 8015cde:	2200      	movs	r2, #0
 8015ce0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8015ce2:	68fb      	ldr	r3, [r7, #12]
 8015ce4:	2b00      	cmp	r3, #0
 8015ce6:	d006      	beq.n	8015cf6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8015ce8:	68fb      	ldr	r3, [r7, #12]
 8015cea:	2200      	movs	r2, #0
 8015cec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8015cf0:	711a      	strb	r2, [r3, #4]
 8015cf2:	2200      	movs	r2, #0
 8015cf4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8015cf6:	687b      	ldr	r3, [r7, #4]
 8015cf8:	2243      	movs	r2, #67	; 0x43
 8015cfa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8015cfc:	4b02      	ldr	r3, [pc, #8]	; (8015d08 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8015cfe:	4618      	mov	r0, r3
 8015d00:	3718      	adds	r7, #24
 8015d02:	46bd      	mov	sp, r7
 8015d04:	bd80      	pop	{r7, pc}
 8015d06:	bf00      	nop
 8015d08:	24000054 	.word	0x24000054

08015d0c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8015d0c:	b480      	push	{r7}
 8015d0e:	b083      	sub	sp, #12
 8015d10:	af00      	add	r7, sp, #0
 8015d12:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8015d14:	687b      	ldr	r3, [r7, #4]
 8015d16:	220a      	movs	r2, #10
 8015d18:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8015d1a:	4b03      	ldr	r3, [pc, #12]	; (8015d28 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8015d1c:	4618      	mov	r0, r3
 8015d1e:	370c      	adds	r7, #12
 8015d20:	46bd      	mov	sp, r7
 8015d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d26:	4770      	bx	lr
 8015d28:	24000010 	.word	0x24000010

08015d2c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8015d2c:	b480      	push	{r7}
 8015d2e:	b083      	sub	sp, #12
 8015d30:	af00      	add	r7, sp, #0
 8015d32:	6078      	str	r0, [r7, #4]
 8015d34:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8015d36:	683b      	ldr	r3, [r7, #0]
 8015d38:	2b00      	cmp	r3, #0
 8015d3a:	d101      	bne.n	8015d40 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8015d3c:	2303      	movs	r3, #3
 8015d3e:	e009      	b.n	8015d54 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8015d40:	687b      	ldr	r3, [r7, #4]
 8015d42:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8015d46:	687a      	ldr	r2, [r7, #4]
 8015d48:	33b0      	adds	r3, #176	; 0xb0
 8015d4a:	009b      	lsls	r3, r3, #2
 8015d4c:	4413      	add	r3, r2
 8015d4e:	683a      	ldr	r2, [r7, #0]
 8015d50:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8015d52:	2300      	movs	r3, #0
}
 8015d54:	4618      	mov	r0, r3
 8015d56:	370c      	adds	r7, #12
 8015d58:	46bd      	mov	sp, r7
 8015d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d5e:	4770      	bx	lr

08015d60 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8015d60:	b480      	push	{r7}
 8015d62:	b087      	sub	sp, #28
 8015d64:	af00      	add	r7, sp, #0
 8015d66:	60f8      	str	r0, [r7, #12]
 8015d68:	60b9      	str	r1, [r7, #8]
 8015d6a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015d6c:	68fb      	ldr	r3, [r7, #12]
 8015d6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015d72:	68fb      	ldr	r3, [r7, #12]
 8015d74:	32b0      	adds	r2, #176	; 0xb0
 8015d76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015d7a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8015d7c:	697b      	ldr	r3, [r7, #20]
 8015d7e:	2b00      	cmp	r3, #0
 8015d80:	d101      	bne.n	8015d86 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8015d82:	2303      	movs	r3, #3
 8015d84:	e008      	b.n	8015d98 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8015d86:	697b      	ldr	r3, [r7, #20]
 8015d88:	68ba      	ldr	r2, [r7, #8]
 8015d8a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8015d8e:	697b      	ldr	r3, [r7, #20]
 8015d90:	687a      	ldr	r2, [r7, #4]
 8015d92:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8015d96:	2300      	movs	r3, #0
}
 8015d98:	4618      	mov	r0, r3
 8015d9a:	371c      	adds	r7, #28
 8015d9c:	46bd      	mov	sp, r7
 8015d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015da2:	4770      	bx	lr

08015da4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8015da4:	b480      	push	{r7}
 8015da6:	b085      	sub	sp, #20
 8015da8:	af00      	add	r7, sp, #0
 8015daa:	6078      	str	r0, [r7, #4]
 8015dac:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015dae:	687b      	ldr	r3, [r7, #4]
 8015db0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015db4:	687b      	ldr	r3, [r7, #4]
 8015db6:	32b0      	adds	r2, #176	; 0xb0
 8015db8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015dbc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8015dbe:	68fb      	ldr	r3, [r7, #12]
 8015dc0:	2b00      	cmp	r3, #0
 8015dc2:	d101      	bne.n	8015dc8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8015dc4:	2303      	movs	r3, #3
 8015dc6:	e004      	b.n	8015dd2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8015dc8:	68fb      	ldr	r3, [r7, #12]
 8015dca:	683a      	ldr	r2, [r7, #0]
 8015dcc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8015dd0:	2300      	movs	r3, #0
}
 8015dd2:	4618      	mov	r0, r3
 8015dd4:	3714      	adds	r7, #20
 8015dd6:	46bd      	mov	sp, r7
 8015dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ddc:	4770      	bx	lr
	...

08015de0 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8015de0:	b580      	push	{r7, lr}
 8015de2:	b084      	sub	sp, #16
 8015de4:	af00      	add	r7, sp, #0
 8015de6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015de8:	687b      	ldr	r3, [r7, #4]
 8015dea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015dee:	687b      	ldr	r3, [r7, #4]
 8015df0:	32b0      	adds	r2, #176	; 0xb0
 8015df2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015df6:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8015df8:	2301      	movs	r3, #1
 8015dfa:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8015dfc:	68bb      	ldr	r3, [r7, #8]
 8015dfe:	2b00      	cmp	r3, #0
 8015e00:	d101      	bne.n	8015e06 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8015e02:	2303      	movs	r3, #3
 8015e04:	e025      	b.n	8015e52 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8015e06:	68bb      	ldr	r3, [r7, #8]
 8015e08:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8015e0c:	2b00      	cmp	r3, #0
 8015e0e:	d11f      	bne.n	8015e50 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8015e10:	68bb      	ldr	r3, [r7, #8]
 8015e12:	2201      	movs	r2, #1
 8015e14:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8015e18:	4b10      	ldr	r3, [pc, #64]	; (8015e5c <USBD_CDC_TransmitPacket+0x7c>)
 8015e1a:	781b      	ldrb	r3, [r3, #0]
 8015e1c:	f003 020f 	and.w	r2, r3, #15
 8015e20:	68bb      	ldr	r3, [r7, #8]
 8015e22:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8015e26:	6878      	ldr	r0, [r7, #4]
 8015e28:	4613      	mov	r3, r2
 8015e2a:	009b      	lsls	r3, r3, #2
 8015e2c:	4413      	add	r3, r2
 8015e2e:	009b      	lsls	r3, r3, #2
 8015e30:	4403      	add	r3, r0
 8015e32:	3318      	adds	r3, #24
 8015e34:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8015e36:	4b09      	ldr	r3, [pc, #36]	; (8015e5c <USBD_CDC_TransmitPacket+0x7c>)
 8015e38:	7819      	ldrb	r1, [r3, #0]
 8015e3a:	68bb      	ldr	r3, [r7, #8]
 8015e3c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8015e40:	68bb      	ldr	r3, [r7, #8]
 8015e42:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8015e46:	6878      	ldr	r0, [r7, #4]
 8015e48:	f004 ff97 	bl	801ad7a <USBD_LL_Transmit>

    ret = USBD_OK;
 8015e4c:	2300      	movs	r3, #0
 8015e4e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8015e50:	7bfb      	ldrb	r3, [r7, #15]
}
 8015e52:	4618      	mov	r0, r3
 8015e54:	3710      	adds	r7, #16
 8015e56:	46bd      	mov	sp, r7
 8015e58:	bd80      	pop	{r7, pc}
 8015e5a:	bf00      	nop
 8015e5c:	24000097 	.word	0x24000097

08015e60 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8015e60:	b580      	push	{r7, lr}
 8015e62:	b084      	sub	sp, #16
 8015e64:	af00      	add	r7, sp, #0
 8015e66:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015e68:	687b      	ldr	r3, [r7, #4]
 8015e6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015e6e:	687b      	ldr	r3, [r7, #4]
 8015e70:	32b0      	adds	r2, #176	; 0xb0
 8015e72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015e76:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8015e78:	687b      	ldr	r3, [r7, #4]
 8015e7a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015e7e:	687b      	ldr	r3, [r7, #4]
 8015e80:	32b0      	adds	r2, #176	; 0xb0
 8015e82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015e86:	2b00      	cmp	r3, #0
 8015e88:	d101      	bne.n	8015e8e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8015e8a:	2303      	movs	r3, #3
 8015e8c:	e018      	b.n	8015ec0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015e8e:	687b      	ldr	r3, [r7, #4]
 8015e90:	7c1b      	ldrb	r3, [r3, #16]
 8015e92:	2b00      	cmp	r3, #0
 8015e94:	d10a      	bne.n	8015eac <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8015e96:	4b0c      	ldr	r3, [pc, #48]	; (8015ec8 <USBD_CDC_ReceivePacket+0x68>)
 8015e98:	7819      	ldrb	r1, [r3, #0]
 8015e9a:	68fb      	ldr	r3, [r7, #12]
 8015e9c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8015ea0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8015ea4:	6878      	ldr	r0, [r7, #4]
 8015ea6:	f004 ff89 	bl	801adbc <USBD_LL_PrepareReceive>
 8015eaa:	e008      	b.n	8015ebe <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8015eac:	4b06      	ldr	r3, [pc, #24]	; (8015ec8 <USBD_CDC_ReceivePacket+0x68>)
 8015eae:	7819      	ldrb	r1, [r3, #0]
 8015eb0:	68fb      	ldr	r3, [r7, #12]
 8015eb2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8015eb6:	2340      	movs	r3, #64	; 0x40
 8015eb8:	6878      	ldr	r0, [r7, #4]
 8015eba:	f004 ff7f 	bl	801adbc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8015ebe:	2300      	movs	r3, #0
}
 8015ec0:	4618      	mov	r0, r3
 8015ec2:	3710      	adds	r7, #16
 8015ec4:	46bd      	mov	sp, r7
 8015ec6:	bd80      	pop	{r7, pc}
 8015ec8:	24000098 	.word	0x24000098

08015ecc <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8015ecc:	b580      	push	{r7, lr}
 8015ece:	b086      	sub	sp, #24
 8015ed0:	af00      	add	r7, sp, #0
 8015ed2:	60f8      	str	r0, [r7, #12]
 8015ed4:	60b9      	str	r1, [r7, #8]
 8015ed6:	4613      	mov	r3, r2
 8015ed8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8015eda:	68fb      	ldr	r3, [r7, #12]
 8015edc:	2b00      	cmp	r3, #0
 8015ede:	d101      	bne.n	8015ee4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8015ee0:	2303      	movs	r3, #3
 8015ee2:	e01f      	b.n	8015f24 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8015ee4:	68fb      	ldr	r3, [r7, #12]
 8015ee6:	2200      	movs	r2, #0
 8015ee8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8015eec:	68fb      	ldr	r3, [r7, #12]
 8015eee:	2200      	movs	r2, #0
 8015ef0:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8015ef4:	68fb      	ldr	r3, [r7, #12]
 8015ef6:	2200      	movs	r2, #0
 8015ef8:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8015efc:	68bb      	ldr	r3, [r7, #8]
 8015efe:	2b00      	cmp	r3, #0
 8015f00:	d003      	beq.n	8015f0a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8015f02:	68fb      	ldr	r3, [r7, #12]
 8015f04:	68ba      	ldr	r2, [r7, #8]
 8015f06:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8015f0a:	68fb      	ldr	r3, [r7, #12]
 8015f0c:	2201      	movs	r2, #1
 8015f0e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8015f12:	68fb      	ldr	r3, [r7, #12]
 8015f14:	79fa      	ldrb	r2, [r7, #7]
 8015f16:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8015f18:	68f8      	ldr	r0, [r7, #12]
 8015f1a:	f004 fdf3 	bl	801ab04 <USBD_LL_Init>
 8015f1e:	4603      	mov	r3, r0
 8015f20:	75fb      	strb	r3, [r7, #23]

  return ret;
 8015f22:	7dfb      	ldrb	r3, [r7, #23]
}
 8015f24:	4618      	mov	r0, r3
 8015f26:	3718      	adds	r7, #24
 8015f28:	46bd      	mov	sp, r7
 8015f2a:	bd80      	pop	{r7, pc}

08015f2c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8015f2c:	b580      	push	{r7, lr}
 8015f2e:	b084      	sub	sp, #16
 8015f30:	af00      	add	r7, sp, #0
 8015f32:	6078      	str	r0, [r7, #4]
 8015f34:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8015f36:	2300      	movs	r3, #0
 8015f38:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8015f3a:	683b      	ldr	r3, [r7, #0]
 8015f3c:	2b00      	cmp	r3, #0
 8015f3e:	d101      	bne.n	8015f44 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8015f40:	2303      	movs	r3, #3
 8015f42:	e025      	b.n	8015f90 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8015f44:	687b      	ldr	r3, [r7, #4]
 8015f46:	683a      	ldr	r2, [r7, #0]
 8015f48:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8015f4c:	687b      	ldr	r3, [r7, #4]
 8015f4e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015f52:	687b      	ldr	r3, [r7, #4]
 8015f54:	32ae      	adds	r2, #174	; 0xae
 8015f56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015f5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015f5c:	2b00      	cmp	r3, #0
 8015f5e:	d00f      	beq.n	8015f80 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8015f60:	687b      	ldr	r3, [r7, #4]
 8015f62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015f66:	687b      	ldr	r3, [r7, #4]
 8015f68:	32ae      	adds	r2, #174	; 0xae
 8015f6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015f6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015f70:	f107 020e 	add.w	r2, r7, #14
 8015f74:	4610      	mov	r0, r2
 8015f76:	4798      	blx	r3
 8015f78:	4602      	mov	r2, r0
 8015f7a:	687b      	ldr	r3, [r7, #4]
 8015f7c:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8015f80:	687b      	ldr	r3, [r7, #4]
 8015f82:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8015f86:	1c5a      	adds	r2, r3, #1
 8015f88:	687b      	ldr	r3, [r7, #4]
 8015f8a:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8015f8e:	2300      	movs	r3, #0
}
 8015f90:	4618      	mov	r0, r3
 8015f92:	3710      	adds	r7, #16
 8015f94:	46bd      	mov	sp, r7
 8015f96:	bd80      	pop	{r7, pc}

08015f98 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8015f98:	b580      	push	{r7, lr}
 8015f9a:	b082      	sub	sp, #8
 8015f9c:	af00      	add	r7, sp, #0
 8015f9e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8015fa0:	6878      	ldr	r0, [r7, #4]
 8015fa2:	f004 fe01 	bl	801aba8 <USBD_LL_Start>
 8015fa6:	4603      	mov	r3, r0
}
 8015fa8:	4618      	mov	r0, r3
 8015faa:	3708      	adds	r7, #8
 8015fac:	46bd      	mov	sp, r7
 8015fae:	bd80      	pop	{r7, pc}

08015fb0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8015fb0:	b480      	push	{r7}
 8015fb2:	b083      	sub	sp, #12
 8015fb4:	af00      	add	r7, sp, #0
 8015fb6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8015fb8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8015fba:	4618      	mov	r0, r3
 8015fbc:	370c      	adds	r7, #12
 8015fbe:	46bd      	mov	sp, r7
 8015fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015fc4:	4770      	bx	lr

08015fc6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8015fc6:	b580      	push	{r7, lr}
 8015fc8:	b084      	sub	sp, #16
 8015fca:	af00      	add	r7, sp, #0
 8015fcc:	6078      	str	r0, [r7, #4]
 8015fce:	460b      	mov	r3, r1
 8015fd0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8015fd2:	2300      	movs	r3, #0
 8015fd4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8015fd6:	687b      	ldr	r3, [r7, #4]
 8015fd8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015fdc:	2b00      	cmp	r3, #0
 8015fde:	d009      	beq.n	8015ff4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8015fe0:	687b      	ldr	r3, [r7, #4]
 8015fe2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015fe6:	681b      	ldr	r3, [r3, #0]
 8015fe8:	78fa      	ldrb	r2, [r7, #3]
 8015fea:	4611      	mov	r1, r2
 8015fec:	6878      	ldr	r0, [r7, #4]
 8015fee:	4798      	blx	r3
 8015ff0:	4603      	mov	r3, r0
 8015ff2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8015ff4:	7bfb      	ldrb	r3, [r7, #15]
}
 8015ff6:	4618      	mov	r0, r3
 8015ff8:	3710      	adds	r7, #16
 8015ffa:	46bd      	mov	sp, r7
 8015ffc:	bd80      	pop	{r7, pc}

08015ffe <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8015ffe:	b580      	push	{r7, lr}
 8016000:	b084      	sub	sp, #16
 8016002:	af00      	add	r7, sp, #0
 8016004:	6078      	str	r0, [r7, #4]
 8016006:	460b      	mov	r3, r1
 8016008:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 801600a:	2300      	movs	r3, #0
 801600c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 801600e:	687b      	ldr	r3, [r7, #4]
 8016010:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016014:	685b      	ldr	r3, [r3, #4]
 8016016:	78fa      	ldrb	r2, [r7, #3]
 8016018:	4611      	mov	r1, r2
 801601a:	6878      	ldr	r0, [r7, #4]
 801601c:	4798      	blx	r3
 801601e:	4603      	mov	r3, r0
 8016020:	2b00      	cmp	r3, #0
 8016022:	d001      	beq.n	8016028 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8016024:	2303      	movs	r3, #3
 8016026:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8016028:	7bfb      	ldrb	r3, [r7, #15]
}
 801602a:	4618      	mov	r0, r3
 801602c:	3710      	adds	r7, #16
 801602e:	46bd      	mov	sp, r7
 8016030:	bd80      	pop	{r7, pc}

08016032 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8016032:	b580      	push	{r7, lr}
 8016034:	b084      	sub	sp, #16
 8016036:	af00      	add	r7, sp, #0
 8016038:	6078      	str	r0, [r7, #4]
 801603a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 801603c:	687b      	ldr	r3, [r7, #4]
 801603e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8016042:	6839      	ldr	r1, [r7, #0]
 8016044:	4618      	mov	r0, r3
 8016046:	f001 f90e 	bl	8017266 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 801604a:	687b      	ldr	r3, [r7, #4]
 801604c:	2201      	movs	r2, #1
 801604e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8016052:	687b      	ldr	r3, [r7, #4]
 8016054:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8016058:	461a      	mov	r2, r3
 801605a:	687b      	ldr	r3, [r7, #4]
 801605c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8016060:	687b      	ldr	r3, [r7, #4]
 8016062:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8016066:	f003 031f 	and.w	r3, r3, #31
 801606a:	2b02      	cmp	r3, #2
 801606c:	d01a      	beq.n	80160a4 <USBD_LL_SetupStage+0x72>
 801606e:	2b02      	cmp	r3, #2
 8016070:	d822      	bhi.n	80160b8 <USBD_LL_SetupStage+0x86>
 8016072:	2b00      	cmp	r3, #0
 8016074:	d002      	beq.n	801607c <USBD_LL_SetupStage+0x4a>
 8016076:	2b01      	cmp	r3, #1
 8016078:	d00a      	beq.n	8016090 <USBD_LL_SetupStage+0x5e>
 801607a:	e01d      	b.n	80160b8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 801607c:	687b      	ldr	r3, [r7, #4]
 801607e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8016082:	4619      	mov	r1, r3
 8016084:	6878      	ldr	r0, [r7, #4]
 8016086:	f000 fb65 	bl	8016754 <USBD_StdDevReq>
 801608a:	4603      	mov	r3, r0
 801608c:	73fb      	strb	r3, [r7, #15]
      break;
 801608e:	e020      	b.n	80160d2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8016090:	687b      	ldr	r3, [r7, #4]
 8016092:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8016096:	4619      	mov	r1, r3
 8016098:	6878      	ldr	r0, [r7, #4]
 801609a:	f000 fbcd 	bl	8016838 <USBD_StdItfReq>
 801609e:	4603      	mov	r3, r0
 80160a0:	73fb      	strb	r3, [r7, #15]
      break;
 80160a2:	e016      	b.n	80160d2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80160a4:	687b      	ldr	r3, [r7, #4]
 80160a6:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80160aa:	4619      	mov	r1, r3
 80160ac:	6878      	ldr	r0, [r7, #4]
 80160ae:	f000 fc2f 	bl	8016910 <USBD_StdEPReq>
 80160b2:	4603      	mov	r3, r0
 80160b4:	73fb      	strb	r3, [r7, #15]
      break;
 80160b6:	e00c      	b.n	80160d2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80160b8:	687b      	ldr	r3, [r7, #4]
 80160ba:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80160be:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80160c2:	b2db      	uxtb	r3, r3
 80160c4:	4619      	mov	r1, r3
 80160c6:	6878      	ldr	r0, [r7, #4]
 80160c8:	f004 fdce 	bl	801ac68 <USBD_LL_StallEP>
 80160cc:	4603      	mov	r3, r0
 80160ce:	73fb      	strb	r3, [r7, #15]
      break;
 80160d0:	bf00      	nop
  }

  return ret;
 80160d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80160d4:	4618      	mov	r0, r3
 80160d6:	3710      	adds	r7, #16
 80160d8:	46bd      	mov	sp, r7
 80160da:	bd80      	pop	{r7, pc}

080160dc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80160dc:	b580      	push	{r7, lr}
 80160de:	b086      	sub	sp, #24
 80160e0:	af00      	add	r7, sp, #0
 80160e2:	60f8      	str	r0, [r7, #12]
 80160e4:	460b      	mov	r3, r1
 80160e6:	607a      	str	r2, [r7, #4]
 80160e8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80160ea:	2300      	movs	r3, #0
 80160ec:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80160ee:	7afb      	ldrb	r3, [r7, #11]
 80160f0:	2b00      	cmp	r3, #0
 80160f2:	d16e      	bne.n	80161d2 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80160f4:	68fb      	ldr	r3, [r7, #12]
 80160f6:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80160fa:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80160fc:	68fb      	ldr	r3, [r7, #12]
 80160fe:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8016102:	2b03      	cmp	r3, #3
 8016104:	f040 8098 	bne.w	8016238 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8016108:	693b      	ldr	r3, [r7, #16]
 801610a:	689a      	ldr	r2, [r3, #8]
 801610c:	693b      	ldr	r3, [r7, #16]
 801610e:	68db      	ldr	r3, [r3, #12]
 8016110:	429a      	cmp	r2, r3
 8016112:	d913      	bls.n	801613c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8016114:	693b      	ldr	r3, [r7, #16]
 8016116:	689a      	ldr	r2, [r3, #8]
 8016118:	693b      	ldr	r3, [r7, #16]
 801611a:	68db      	ldr	r3, [r3, #12]
 801611c:	1ad2      	subs	r2, r2, r3
 801611e:	693b      	ldr	r3, [r7, #16]
 8016120:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8016122:	693b      	ldr	r3, [r7, #16]
 8016124:	68da      	ldr	r2, [r3, #12]
 8016126:	693b      	ldr	r3, [r7, #16]
 8016128:	689b      	ldr	r3, [r3, #8]
 801612a:	4293      	cmp	r3, r2
 801612c:	bf28      	it	cs
 801612e:	4613      	movcs	r3, r2
 8016130:	461a      	mov	r2, r3
 8016132:	6879      	ldr	r1, [r7, #4]
 8016134:	68f8      	ldr	r0, [r7, #12]
 8016136:	f001 f98a 	bl	801744e <USBD_CtlContinueRx>
 801613a:	e07d      	b.n	8016238 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 801613c:	68fb      	ldr	r3, [r7, #12]
 801613e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8016142:	f003 031f 	and.w	r3, r3, #31
 8016146:	2b02      	cmp	r3, #2
 8016148:	d014      	beq.n	8016174 <USBD_LL_DataOutStage+0x98>
 801614a:	2b02      	cmp	r3, #2
 801614c:	d81d      	bhi.n	801618a <USBD_LL_DataOutStage+0xae>
 801614e:	2b00      	cmp	r3, #0
 8016150:	d002      	beq.n	8016158 <USBD_LL_DataOutStage+0x7c>
 8016152:	2b01      	cmp	r3, #1
 8016154:	d003      	beq.n	801615e <USBD_LL_DataOutStage+0x82>
 8016156:	e018      	b.n	801618a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8016158:	2300      	movs	r3, #0
 801615a:	75bb      	strb	r3, [r7, #22]
            break;
 801615c:	e018      	b.n	8016190 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 801615e:	68fb      	ldr	r3, [r7, #12]
 8016160:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8016164:	b2db      	uxtb	r3, r3
 8016166:	4619      	mov	r1, r3
 8016168:	68f8      	ldr	r0, [r7, #12]
 801616a:	f000 fa64 	bl	8016636 <USBD_CoreFindIF>
 801616e:	4603      	mov	r3, r0
 8016170:	75bb      	strb	r3, [r7, #22]
            break;
 8016172:	e00d      	b.n	8016190 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8016174:	68fb      	ldr	r3, [r7, #12]
 8016176:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 801617a:	b2db      	uxtb	r3, r3
 801617c:	4619      	mov	r1, r3
 801617e:	68f8      	ldr	r0, [r7, #12]
 8016180:	f000 fa66 	bl	8016650 <USBD_CoreFindEP>
 8016184:	4603      	mov	r3, r0
 8016186:	75bb      	strb	r3, [r7, #22]
            break;
 8016188:	e002      	b.n	8016190 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 801618a:	2300      	movs	r3, #0
 801618c:	75bb      	strb	r3, [r7, #22]
            break;
 801618e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8016190:	7dbb      	ldrb	r3, [r7, #22]
 8016192:	2b00      	cmp	r3, #0
 8016194:	d119      	bne.n	80161ca <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016196:	68fb      	ldr	r3, [r7, #12]
 8016198:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801619c:	b2db      	uxtb	r3, r3
 801619e:	2b03      	cmp	r3, #3
 80161a0:	d113      	bne.n	80161ca <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80161a2:	7dba      	ldrb	r2, [r7, #22]
 80161a4:	68fb      	ldr	r3, [r7, #12]
 80161a6:	32ae      	adds	r2, #174	; 0xae
 80161a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80161ac:	691b      	ldr	r3, [r3, #16]
 80161ae:	2b00      	cmp	r3, #0
 80161b0:	d00b      	beq.n	80161ca <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80161b2:	7dba      	ldrb	r2, [r7, #22]
 80161b4:	68fb      	ldr	r3, [r7, #12]
 80161b6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80161ba:	7dba      	ldrb	r2, [r7, #22]
 80161bc:	68fb      	ldr	r3, [r7, #12]
 80161be:	32ae      	adds	r2, #174	; 0xae
 80161c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80161c4:	691b      	ldr	r3, [r3, #16]
 80161c6:	68f8      	ldr	r0, [r7, #12]
 80161c8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80161ca:	68f8      	ldr	r0, [r7, #12]
 80161cc:	f001 f950 	bl	8017470 <USBD_CtlSendStatus>
 80161d0:	e032      	b.n	8016238 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80161d2:	7afb      	ldrb	r3, [r7, #11]
 80161d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80161d8:	b2db      	uxtb	r3, r3
 80161da:	4619      	mov	r1, r3
 80161dc:	68f8      	ldr	r0, [r7, #12]
 80161de:	f000 fa37 	bl	8016650 <USBD_CoreFindEP>
 80161e2:	4603      	mov	r3, r0
 80161e4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80161e6:	7dbb      	ldrb	r3, [r7, #22]
 80161e8:	2bff      	cmp	r3, #255	; 0xff
 80161ea:	d025      	beq.n	8016238 <USBD_LL_DataOutStage+0x15c>
 80161ec:	7dbb      	ldrb	r3, [r7, #22]
 80161ee:	2b00      	cmp	r3, #0
 80161f0:	d122      	bne.n	8016238 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80161f2:	68fb      	ldr	r3, [r7, #12]
 80161f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80161f8:	b2db      	uxtb	r3, r3
 80161fa:	2b03      	cmp	r3, #3
 80161fc:	d117      	bne.n	801622e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80161fe:	7dba      	ldrb	r2, [r7, #22]
 8016200:	68fb      	ldr	r3, [r7, #12]
 8016202:	32ae      	adds	r2, #174	; 0xae
 8016204:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016208:	699b      	ldr	r3, [r3, #24]
 801620a:	2b00      	cmp	r3, #0
 801620c:	d00f      	beq.n	801622e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 801620e:	7dba      	ldrb	r2, [r7, #22]
 8016210:	68fb      	ldr	r3, [r7, #12]
 8016212:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8016216:	7dba      	ldrb	r2, [r7, #22]
 8016218:	68fb      	ldr	r3, [r7, #12]
 801621a:	32ae      	adds	r2, #174	; 0xae
 801621c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016220:	699b      	ldr	r3, [r3, #24]
 8016222:	7afa      	ldrb	r2, [r7, #11]
 8016224:	4611      	mov	r1, r2
 8016226:	68f8      	ldr	r0, [r7, #12]
 8016228:	4798      	blx	r3
 801622a:	4603      	mov	r3, r0
 801622c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 801622e:	7dfb      	ldrb	r3, [r7, #23]
 8016230:	2b00      	cmp	r3, #0
 8016232:	d001      	beq.n	8016238 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8016234:	7dfb      	ldrb	r3, [r7, #23]
 8016236:	e000      	b.n	801623a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8016238:	2300      	movs	r3, #0
}
 801623a:	4618      	mov	r0, r3
 801623c:	3718      	adds	r7, #24
 801623e:	46bd      	mov	sp, r7
 8016240:	bd80      	pop	{r7, pc}

08016242 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8016242:	b580      	push	{r7, lr}
 8016244:	b086      	sub	sp, #24
 8016246:	af00      	add	r7, sp, #0
 8016248:	60f8      	str	r0, [r7, #12]
 801624a:	460b      	mov	r3, r1
 801624c:	607a      	str	r2, [r7, #4]
 801624e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8016250:	7afb      	ldrb	r3, [r7, #11]
 8016252:	2b00      	cmp	r3, #0
 8016254:	d16f      	bne.n	8016336 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8016256:	68fb      	ldr	r3, [r7, #12]
 8016258:	3314      	adds	r3, #20
 801625a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 801625c:	68fb      	ldr	r3, [r7, #12]
 801625e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8016262:	2b02      	cmp	r3, #2
 8016264:	d15a      	bne.n	801631c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8016266:	693b      	ldr	r3, [r7, #16]
 8016268:	689a      	ldr	r2, [r3, #8]
 801626a:	693b      	ldr	r3, [r7, #16]
 801626c:	68db      	ldr	r3, [r3, #12]
 801626e:	429a      	cmp	r2, r3
 8016270:	d914      	bls.n	801629c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8016272:	693b      	ldr	r3, [r7, #16]
 8016274:	689a      	ldr	r2, [r3, #8]
 8016276:	693b      	ldr	r3, [r7, #16]
 8016278:	68db      	ldr	r3, [r3, #12]
 801627a:	1ad2      	subs	r2, r2, r3
 801627c:	693b      	ldr	r3, [r7, #16]
 801627e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8016280:	693b      	ldr	r3, [r7, #16]
 8016282:	689b      	ldr	r3, [r3, #8]
 8016284:	461a      	mov	r2, r3
 8016286:	6879      	ldr	r1, [r7, #4]
 8016288:	68f8      	ldr	r0, [r7, #12]
 801628a:	f001 f8b2 	bl	80173f2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801628e:	2300      	movs	r3, #0
 8016290:	2200      	movs	r2, #0
 8016292:	2100      	movs	r1, #0
 8016294:	68f8      	ldr	r0, [r7, #12]
 8016296:	f004 fd91 	bl	801adbc <USBD_LL_PrepareReceive>
 801629a:	e03f      	b.n	801631c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 801629c:	693b      	ldr	r3, [r7, #16]
 801629e:	68da      	ldr	r2, [r3, #12]
 80162a0:	693b      	ldr	r3, [r7, #16]
 80162a2:	689b      	ldr	r3, [r3, #8]
 80162a4:	429a      	cmp	r2, r3
 80162a6:	d11c      	bne.n	80162e2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80162a8:	693b      	ldr	r3, [r7, #16]
 80162aa:	685a      	ldr	r2, [r3, #4]
 80162ac:	693b      	ldr	r3, [r7, #16]
 80162ae:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80162b0:	429a      	cmp	r2, r3
 80162b2:	d316      	bcc.n	80162e2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80162b4:	693b      	ldr	r3, [r7, #16]
 80162b6:	685a      	ldr	r2, [r3, #4]
 80162b8:	68fb      	ldr	r3, [r7, #12]
 80162ba:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80162be:	429a      	cmp	r2, r3
 80162c0:	d20f      	bcs.n	80162e2 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80162c2:	2200      	movs	r2, #0
 80162c4:	2100      	movs	r1, #0
 80162c6:	68f8      	ldr	r0, [r7, #12]
 80162c8:	f001 f893 	bl	80173f2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80162cc:	68fb      	ldr	r3, [r7, #12]
 80162ce:	2200      	movs	r2, #0
 80162d0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80162d4:	2300      	movs	r3, #0
 80162d6:	2200      	movs	r2, #0
 80162d8:	2100      	movs	r1, #0
 80162da:	68f8      	ldr	r0, [r7, #12]
 80162dc:	f004 fd6e 	bl	801adbc <USBD_LL_PrepareReceive>
 80162e0:	e01c      	b.n	801631c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80162e2:	68fb      	ldr	r3, [r7, #12]
 80162e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80162e8:	b2db      	uxtb	r3, r3
 80162ea:	2b03      	cmp	r3, #3
 80162ec:	d10f      	bne.n	801630e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80162ee:	68fb      	ldr	r3, [r7, #12]
 80162f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80162f4:	68db      	ldr	r3, [r3, #12]
 80162f6:	2b00      	cmp	r3, #0
 80162f8:	d009      	beq.n	801630e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80162fa:	68fb      	ldr	r3, [r7, #12]
 80162fc:	2200      	movs	r2, #0
 80162fe:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8016302:	68fb      	ldr	r3, [r7, #12]
 8016304:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016308:	68db      	ldr	r3, [r3, #12]
 801630a:	68f8      	ldr	r0, [r7, #12]
 801630c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 801630e:	2180      	movs	r1, #128	; 0x80
 8016310:	68f8      	ldr	r0, [r7, #12]
 8016312:	f004 fca9 	bl	801ac68 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8016316:	68f8      	ldr	r0, [r7, #12]
 8016318:	f001 f8bd 	bl	8017496 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 801631c:	68fb      	ldr	r3, [r7, #12]
 801631e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8016322:	2b00      	cmp	r3, #0
 8016324:	d03a      	beq.n	801639c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8016326:	68f8      	ldr	r0, [r7, #12]
 8016328:	f7ff fe42 	bl	8015fb0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 801632c:	68fb      	ldr	r3, [r7, #12]
 801632e:	2200      	movs	r2, #0
 8016330:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8016334:	e032      	b.n	801639c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8016336:	7afb      	ldrb	r3, [r7, #11]
 8016338:	f063 037f 	orn	r3, r3, #127	; 0x7f
 801633c:	b2db      	uxtb	r3, r3
 801633e:	4619      	mov	r1, r3
 8016340:	68f8      	ldr	r0, [r7, #12]
 8016342:	f000 f985 	bl	8016650 <USBD_CoreFindEP>
 8016346:	4603      	mov	r3, r0
 8016348:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801634a:	7dfb      	ldrb	r3, [r7, #23]
 801634c:	2bff      	cmp	r3, #255	; 0xff
 801634e:	d025      	beq.n	801639c <USBD_LL_DataInStage+0x15a>
 8016350:	7dfb      	ldrb	r3, [r7, #23]
 8016352:	2b00      	cmp	r3, #0
 8016354:	d122      	bne.n	801639c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016356:	68fb      	ldr	r3, [r7, #12]
 8016358:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801635c:	b2db      	uxtb	r3, r3
 801635e:	2b03      	cmp	r3, #3
 8016360:	d11c      	bne.n	801639c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8016362:	7dfa      	ldrb	r2, [r7, #23]
 8016364:	68fb      	ldr	r3, [r7, #12]
 8016366:	32ae      	adds	r2, #174	; 0xae
 8016368:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801636c:	695b      	ldr	r3, [r3, #20]
 801636e:	2b00      	cmp	r3, #0
 8016370:	d014      	beq.n	801639c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8016372:	7dfa      	ldrb	r2, [r7, #23]
 8016374:	68fb      	ldr	r3, [r7, #12]
 8016376:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 801637a:	7dfa      	ldrb	r2, [r7, #23]
 801637c:	68fb      	ldr	r3, [r7, #12]
 801637e:	32ae      	adds	r2, #174	; 0xae
 8016380:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016384:	695b      	ldr	r3, [r3, #20]
 8016386:	7afa      	ldrb	r2, [r7, #11]
 8016388:	4611      	mov	r1, r2
 801638a:	68f8      	ldr	r0, [r7, #12]
 801638c:	4798      	blx	r3
 801638e:	4603      	mov	r3, r0
 8016390:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8016392:	7dbb      	ldrb	r3, [r7, #22]
 8016394:	2b00      	cmp	r3, #0
 8016396:	d001      	beq.n	801639c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8016398:	7dbb      	ldrb	r3, [r7, #22]
 801639a:	e000      	b.n	801639e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 801639c:	2300      	movs	r3, #0
}
 801639e:	4618      	mov	r0, r3
 80163a0:	3718      	adds	r7, #24
 80163a2:	46bd      	mov	sp, r7
 80163a4:	bd80      	pop	{r7, pc}

080163a6 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80163a6:	b580      	push	{r7, lr}
 80163a8:	b084      	sub	sp, #16
 80163aa:	af00      	add	r7, sp, #0
 80163ac:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80163ae:	2300      	movs	r3, #0
 80163b0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80163b2:	687b      	ldr	r3, [r7, #4]
 80163b4:	2201      	movs	r2, #1
 80163b6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80163ba:	687b      	ldr	r3, [r7, #4]
 80163bc:	2200      	movs	r2, #0
 80163be:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80163c2:	687b      	ldr	r3, [r7, #4]
 80163c4:	2200      	movs	r2, #0
 80163c6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80163c8:	687b      	ldr	r3, [r7, #4]
 80163ca:	2200      	movs	r2, #0
 80163cc:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 80163d0:	687b      	ldr	r3, [r7, #4]
 80163d2:	2200      	movs	r2, #0
 80163d4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80163d8:	687b      	ldr	r3, [r7, #4]
 80163da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80163de:	2b00      	cmp	r3, #0
 80163e0:	d014      	beq.n	801640c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80163e2:	687b      	ldr	r3, [r7, #4]
 80163e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80163e8:	685b      	ldr	r3, [r3, #4]
 80163ea:	2b00      	cmp	r3, #0
 80163ec:	d00e      	beq.n	801640c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80163ee:	687b      	ldr	r3, [r7, #4]
 80163f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80163f4:	685b      	ldr	r3, [r3, #4]
 80163f6:	687a      	ldr	r2, [r7, #4]
 80163f8:	6852      	ldr	r2, [r2, #4]
 80163fa:	b2d2      	uxtb	r2, r2
 80163fc:	4611      	mov	r1, r2
 80163fe:	6878      	ldr	r0, [r7, #4]
 8016400:	4798      	blx	r3
 8016402:	4603      	mov	r3, r0
 8016404:	2b00      	cmp	r3, #0
 8016406:	d001      	beq.n	801640c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8016408:	2303      	movs	r3, #3
 801640a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 801640c:	2340      	movs	r3, #64	; 0x40
 801640e:	2200      	movs	r2, #0
 8016410:	2100      	movs	r1, #0
 8016412:	6878      	ldr	r0, [r7, #4]
 8016414:	f004 fbe3 	bl	801abde <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8016418:	687b      	ldr	r3, [r7, #4]
 801641a:	2201      	movs	r2, #1
 801641c:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8016420:	687b      	ldr	r3, [r7, #4]
 8016422:	2240      	movs	r2, #64	; 0x40
 8016424:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8016428:	2340      	movs	r3, #64	; 0x40
 801642a:	2200      	movs	r2, #0
 801642c:	2180      	movs	r1, #128	; 0x80
 801642e:	6878      	ldr	r0, [r7, #4]
 8016430:	f004 fbd5 	bl	801abde <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8016434:	687b      	ldr	r3, [r7, #4]
 8016436:	2201      	movs	r2, #1
 8016438:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 801643a:	687b      	ldr	r3, [r7, #4]
 801643c:	2240      	movs	r2, #64	; 0x40
 801643e:	621a      	str	r2, [r3, #32]

  return ret;
 8016440:	7bfb      	ldrb	r3, [r7, #15]
}
 8016442:	4618      	mov	r0, r3
 8016444:	3710      	adds	r7, #16
 8016446:	46bd      	mov	sp, r7
 8016448:	bd80      	pop	{r7, pc}

0801644a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 801644a:	b480      	push	{r7}
 801644c:	b083      	sub	sp, #12
 801644e:	af00      	add	r7, sp, #0
 8016450:	6078      	str	r0, [r7, #4]
 8016452:	460b      	mov	r3, r1
 8016454:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8016456:	687b      	ldr	r3, [r7, #4]
 8016458:	78fa      	ldrb	r2, [r7, #3]
 801645a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 801645c:	2300      	movs	r3, #0
}
 801645e:	4618      	mov	r0, r3
 8016460:	370c      	adds	r7, #12
 8016462:	46bd      	mov	sp, r7
 8016464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016468:	4770      	bx	lr

0801646a <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 801646a:	b480      	push	{r7}
 801646c:	b083      	sub	sp, #12
 801646e:	af00      	add	r7, sp, #0
 8016470:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8016472:	687b      	ldr	r3, [r7, #4]
 8016474:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016478:	b2db      	uxtb	r3, r3
 801647a:	2b04      	cmp	r3, #4
 801647c:	d006      	beq.n	801648c <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 801647e:	687b      	ldr	r3, [r7, #4]
 8016480:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016484:	b2da      	uxtb	r2, r3
 8016486:	687b      	ldr	r3, [r7, #4]
 8016488:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 801648c:	687b      	ldr	r3, [r7, #4]
 801648e:	2204      	movs	r2, #4
 8016490:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8016494:	2300      	movs	r3, #0
}
 8016496:	4618      	mov	r0, r3
 8016498:	370c      	adds	r7, #12
 801649a:	46bd      	mov	sp, r7
 801649c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164a0:	4770      	bx	lr

080164a2 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80164a2:	b480      	push	{r7}
 80164a4:	b083      	sub	sp, #12
 80164a6:	af00      	add	r7, sp, #0
 80164a8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80164aa:	687b      	ldr	r3, [r7, #4]
 80164ac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80164b0:	b2db      	uxtb	r3, r3
 80164b2:	2b04      	cmp	r3, #4
 80164b4:	d106      	bne.n	80164c4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80164b6:	687b      	ldr	r3, [r7, #4]
 80164b8:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 80164bc:	b2da      	uxtb	r2, r3
 80164be:	687b      	ldr	r3, [r7, #4]
 80164c0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80164c4:	2300      	movs	r3, #0
}
 80164c6:	4618      	mov	r0, r3
 80164c8:	370c      	adds	r7, #12
 80164ca:	46bd      	mov	sp, r7
 80164cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164d0:	4770      	bx	lr

080164d2 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80164d2:	b580      	push	{r7, lr}
 80164d4:	b082      	sub	sp, #8
 80164d6:	af00      	add	r7, sp, #0
 80164d8:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80164da:	687b      	ldr	r3, [r7, #4]
 80164dc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80164e0:	b2db      	uxtb	r3, r3
 80164e2:	2b03      	cmp	r3, #3
 80164e4:	d110      	bne.n	8016508 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80164e6:	687b      	ldr	r3, [r7, #4]
 80164e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80164ec:	2b00      	cmp	r3, #0
 80164ee:	d00b      	beq.n	8016508 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80164f0:	687b      	ldr	r3, [r7, #4]
 80164f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80164f6:	69db      	ldr	r3, [r3, #28]
 80164f8:	2b00      	cmp	r3, #0
 80164fa:	d005      	beq.n	8016508 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80164fc:	687b      	ldr	r3, [r7, #4]
 80164fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016502:	69db      	ldr	r3, [r3, #28]
 8016504:	6878      	ldr	r0, [r7, #4]
 8016506:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8016508:	2300      	movs	r3, #0
}
 801650a:	4618      	mov	r0, r3
 801650c:	3708      	adds	r7, #8
 801650e:	46bd      	mov	sp, r7
 8016510:	bd80      	pop	{r7, pc}

08016512 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8016512:	b580      	push	{r7, lr}
 8016514:	b082      	sub	sp, #8
 8016516:	af00      	add	r7, sp, #0
 8016518:	6078      	str	r0, [r7, #4]
 801651a:	460b      	mov	r3, r1
 801651c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 801651e:	687b      	ldr	r3, [r7, #4]
 8016520:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8016524:	687b      	ldr	r3, [r7, #4]
 8016526:	32ae      	adds	r2, #174	; 0xae
 8016528:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801652c:	2b00      	cmp	r3, #0
 801652e:	d101      	bne.n	8016534 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8016530:	2303      	movs	r3, #3
 8016532:	e01c      	b.n	801656e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016534:	687b      	ldr	r3, [r7, #4]
 8016536:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801653a:	b2db      	uxtb	r3, r3
 801653c:	2b03      	cmp	r3, #3
 801653e:	d115      	bne.n	801656c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8016540:	687b      	ldr	r3, [r7, #4]
 8016542:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8016546:	687b      	ldr	r3, [r7, #4]
 8016548:	32ae      	adds	r2, #174	; 0xae
 801654a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801654e:	6a1b      	ldr	r3, [r3, #32]
 8016550:	2b00      	cmp	r3, #0
 8016552:	d00b      	beq.n	801656c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8016554:	687b      	ldr	r3, [r7, #4]
 8016556:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801655a:	687b      	ldr	r3, [r7, #4]
 801655c:	32ae      	adds	r2, #174	; 0xae
 801655e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016562:	6a1b      	ldr	r3, [r3, #32]
 8016564:	78fa      	ldrb	r2, [r7, #3]
 8016566:	4611      	mov	r1, r2
 8016568:	6878      	ldr	r0, [r7, #4]
 801656a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801656c:	2300      	movs	r3, #0
}
 801656e:	4618      	mov	r0, r3
 8016570:	3708      	adds	r7, #8
 8016572:	46bd      	mov	sp, r7
 8016574:	bd80      	pop	{r7, pc}

08016576 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8016576:	b580      	push	{r7, lr}
 8016578:	b082      	sub	sp, #8
 801657a:	af00      	add	r7, sp, #0
 801657c:	6078      	str	r0, [r7, #4]
 801657e:	460b      	mov	r3, r1
 8016580:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8016582:	687b      	ldr	r3, [r7, #4]
 8016584:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8016588:	687b      	ldr	r3, [r7, #4]
 801658a:	32ae      	adds	r2, #174	; 0xae
 801658c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016590:	2b00      	cmp	r3, #0
 8016592:	d101      	bne.n	8016598 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8016594:	2303      	movs	r3, #3
 8016596:	e01c      	b.n	80165d2 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016598:	687b      	ldr	r3, [r7, #4]
 801659a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801659e:	b2db      	uxtb	r3, r3
 80165a0:	2b03      	cmp	r3, #3
 80165a2:	d115      	bne.n	80165d0 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80165a4:	687b      	ldr	r3, [r7, #4]
 80165a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80165aa:	687b      	ldr	r3, [r7, #4]
 80165ac:	32ae      	adds	r2, #174	; 0xae
 80165ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80165b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80165b4:	2b00      	cmp	r3, #0
 80165b6:	d00b      	beq.n	80165d0 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80165b8:	687b      	ldr	r3, [r7, #4]
 80165ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80165be:	687b      	ldr	r3, [r7, #4]
 80165c0:	32ae      	adds	r2, #174	; 0xae
 80165c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80165c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80165c8:	78fa      	ldrb	r2, [r7, #3]
 80165ca:	4611      	mov	r1, r2
 80165cc:	6878      	ldr	r0, [r7, #4]
 80165ce:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80165d0:	2300      	movs	r3, #0
}
 80165d2:	4618      	mov	r0, r3
 80165d4:	3708      	adds	r7, #8
 80165d6:	46bd      	mov	sp, r7
 80165d8:	bd80      	pop	{r7, pc}

080165da <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80165da:	b480      	push	{r7}
 80165dc:	b083      	sub	sp, #12
 80165de:	af00      	add	r7, sp, #0
 80165e0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80165e2:	2300      	movs	r3, #0
}
 80165e4:	4618      	mov	r0, r3
 80165e6:	370c      	adds	r7, #12
 80165e8:	46bd      	mov	sp, r7
 80165ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165ee:	4770      	bx	lr

080165f0 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80165f0:	b580      	push	{r7, lr}
 80165f2:	b084      	sub	sp, #16
 80165f4:	af00      	add	r7, sp, #0
 80165f6:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80165f8:	2300      	movs	r3, #0
 80165fa:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80165fc:	687b      	ldr	r3, [r7, #4]
 80165fe:	2201      	movs	r2, #1
 8016600:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8016604:	687b      	ldr	r3, [r7, #4]
 8016606:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801660a:	2b00      	cmp	r3, #0
 801660c:	d00e      	beq.n	801662c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 801660e:	687b      	ldr	r3, [r7, #4]
 8016610:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016614:	685b      	ldr	r3, [r3, #4]
 8016616:	687a      	ldr	r2, [r7, #4]
 8016618:	6852      	ldr	r2, [r2, #4]
 801661a:	b2d2      	uxtb	r2, r2
 801661c:	4611      	mov	r1, r2
 801661e:	6878      	ldr	r0, [r7, #4]
 8016620:	4798      	blx	r3
 8016622:	4603      	mov	r3, r0
 8016624:	2b00      	cmp	r3, #0
 8016626:	d001      	beq.n	801662c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8016628:	2303      	movs	r3, #3
 801662a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 801662c:	7bfb      	ldrb	r3, [r7, #15]
}
 801662e:	4618      	mov	r0, r3
 8016630:	3710      	adds	r7, #16
 8016632:	46bd      	mov	sp, r7
 8016634:	bd80      	pop	{r7, pc}

08016636 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8016636:	b480      	push	{r7}
 8016638:	b083      	sub	sp, #12
 801663a:	af00      	add	r7, sp, #0
 801663c:	6078      	str	r0, [r7, #4]
 801663e:	460b      	mov	r3, r1
 8016640:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8016642:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8016644:	4618      	mov	r0, r3
 8016646:	370c      	adds	r7, #12
 8016648:	46bd      	mov	sp, r7
 801664a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801664e:	4770      	bx	lr

08016650 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8016650:	b480      	push	{r7}
 8016652:	b083      	sub	sp, #12
 8016654:	af00      	add	r7, sp, #0
 8016656:	6078      	str	r0, [r7, #4]
 8016658:	460b      	mov	r3, r1
 801665a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 801665c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 801665e:	4618      	mov	r0, r3
 8016660:	370c      	adds	r7, #12
 8016662:	46bd      	mov	sp, r7
 8016664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016668:	4770      	bx	lr

0801666a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 801666a:	b580      	push	{r7, lr}
 801666c:	b086      	sub	sp, #24
 801666e:	af00      	add	r7, sp, #0
 8016670:	6078      	str	r0, [r7, #4]
 8016672:	460b      	mov	r3, r1
 8016674:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8016676:	687b      	ldr	r3, [r7, #4]
 8016678:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 801667a:	687b      	ldr	r3, [r7, #4]
 801667c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 801667e:	2300      	movs	r3, #0
 8016680:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8016682:	68fb      	ldr	r3, [r7, #12]
 8016684:	885b      	ldrh	r3, [r3, #2]
 8016686:	b29a      	uxth	r2, r3
 8016688:	68fb      	ldr	r3, [r7, #12]
 801668a:	781b      	ldrb	r3, [r3, #0]
 801668c:	b29b      	uxth	r3, r3
 801668e:	429a      	cmp	r2, r3
 8016690:	d920      	bls.n	80166d4 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8016692:	68fb      	ldr	r3, [r7, #12]
 8016694:	781b      	ldrb	r3, [r3, #0]
 8016696:	b29b      	uxth	r3, r3
 8016698:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 801669a:	e013      	b.n	80166c4 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 801669c:	f107 030a 	add.w	r3, r7, #10
 80166a0:	4619      	mov	r1, r3
 80166a2:	6978      	ldr	r0, [r7, #20]
 80166a4:	f000 f81b 	bl	80166de <USBD_GetNextDesc>
 80166a8:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80166aa:	697b      	ldr	r3, [r7, #20]
 80166ac:	785b      	ldrb	r3, [r3, #1]
 80166ae:	2b05      	cmp	r3, #5
 80166b0:	d108      	bne.n	80166c4 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80166b2:	697b      	ldr	r3, [r7, #20]
 80166b4:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80166b6:	693b      	ldr	r3, [r7, #16]
 80166b8:	789b      	ldrb	r3, [r3, #2]
 80166ba:	78fa      	ldrb	r2, [r7, #3]
 80166bc:	429a      	cmp	r2, r3
 80166be:	d008      	beq.n	80166d2 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80166c0:	2300      	movs	r3, #0
 80166c2:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80166c4:	68fb      	ldr	r3, [r7, #12]
 80166c6:	885b      	ldrh	r3, [r3, #2]
 80166c8:	b29a      	uxth	r2, r3
 80166ca:	897b      	ldrh	r3, [r7, #10]
 80166cc:	429a      	cmp	r2, r3
 80166ce:	d8e5      	bhi.n	801669c <USBD_GetEpDesc+0x32>
 80166d0:	e000      	b.n	80166d4 <USBD_GetEpDesc+0x6a>
          break;
 80166d2:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80166d4:	693b      	ldr	r3, [r7, #16]
}
 80166d6:	4618      	mov	r0, r3
 80166d8:	3718      	adds	r7, #24
 80166da:	46bd      	mov	sp, r7
 80166dc:	bd80      	pop	{r7, pc}

080166de <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80166de:	b480      	push	{r7}
 80166e0:	b085      	sub	sp, #20
 80166e2:	af00      	add	r7, sp, #0
 80166e4:	6078      	str	r0, [r7, #4]
 80166e6:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80166e8:	687b      	ldr	r3, [r7, #4]
 80166ea:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80166ec:	683b      	ldr	r3, [r7, #0]
 80166ee:	881a      	ldrh	r2, [r3, #0]
 80166f0:	68fb      	ldr	r3, [r7, #12]
 80166f2:	781b      	ldrb	r3, [r3, #0]
 80166f4:	b29b      	uxth	r3, r3
 80166f6:	4413      	add	r3, r2
 80166f8:	b29a      	uxth	r2, r3
 80166fa:	683b      	ldr	r3, [r7, #0]
 80166fc:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80166fe:	68fb      	ldr	r3, [r7, #12]
 8016700:	781b      	ldrb	r3, [r3, #0]
 8016702:	461a      	mov	r2, r3
 8016704:	687b      	ldr	r3, [r7, #4]
 8016706:	4413      	add	r3, r2
 8016708:	60fb      	str	r3, [r7, #12]

  return (pnext);
 801670a:	68fb      	ldr	r3, [r7, #12]
}
 801670c:	4618      	mov	r0, r3
 801670e:	3714      	adds	r7, #20
 8016710:	46bd      	mov	sp, r7
 8016712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016716:	4770      	bx	lr

08016718 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8016718:	b480      	push	{r7}
 801671a:	b087      	sub	sp, #28
 801671c:	af00      	add	r7, sp, #0
 801671e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8016720:	687b      	ldr	r3, [r7, #4]
 8016722:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8016724:	697b      	ldr	r3, [r7, #20]
 8016726:	781b      	ldrb	r3, [r3, #0]
 8016728:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 801672a:	697b      	ldr	r3, [r7, #20]
 801672c:	3301      	adds	r3, #1
 801672e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8016730:	697b      	ldr	r3, [r7, #20]
 8016732:	781b      	ldrb	r3, [r3, #0]
 8016734:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8016736:	8a3b      	ldrh	r3, [r7, #16]
 8016738:	021b      	lsls	r3, r3, #8
 801673a:	b21a      	sxth	r2, r3
 801673c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8016740:	4313      	orrs	r3, r2
 8016742:	b21b      	sxth	r3, r3
 8016744:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8016746:	89fb      	ldrh	r3, [r7, #14]
}
 8016748:	4618      	mov	r0, r3
 801674a:	371c      	adds	r7, #28
 801674c:	46bd      	mov	sp, r7
 801674e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016752:	4770      	bx	lr

08016754 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016754:	b580      	push	{r7, lr}
 8016756:	b084      	sub	sp, #16
 8016758:	af00      	add	r7, sp, #0
 801675a:	6078      	str	r0, [r7, #4]
 801675c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801675e:	2300      	movs	r3, #0
 8016760:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8016762:	683b      	ldr	r3, [r7, #0]
 8016764:	781b      	ldrb	r3, [r3, #0]
 8016766:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801676a:	2b40      	cmp	r3, #64	; 0x40
 801676c:	d005      	beq.n	801677a <USBD_StdDevReq+0x26>
 801676e:	2b40      	cmp	r3, #64	; 0x40
 8016770:	d857      	bhi.n	8016822 <USBD_StdDevReq+0xce>
 8016772:	2b00      	cmp	r3, #0
 8016774:	d00f      	beq.n	8016796 <USBD_StdDevReq+0x42>
 8016776:	2b20      	cmp	r3, #32
 8016778:	d153      	bne.n	8016822 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 801677a:	687b      	ldr	r3, [r7, #4]
 801677c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8016780:	687b      	ldr	r3, [r7, #4]
 8016782:	32ae      	adds	r2, #174	; 0xae
 8016784:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016788:	689b      	ldr	r3, [r3, #8]
 801678a:	6839      	ldr	r1, [r7, #0]
 801678c:	6878      	ldr	r0, [r7, #4]
 801678e:	4798      	blx	r3
 8016790:	4603      	mov	r3, r0
 8016792:	73fb      	strb	r3, [r7, #15]
      break;
 8016794:	e04a      	b.n	801682c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8016796:	683b      	ldr	r3, [r7, #0]
 8016798:	785b      	ldrb	r3, [r3, #1]
 801679a:	2b09      	cmp	r3, #9
 801679c:	d83b      	bhi.n	8016816 <USBD_StdDevReq+0xc2>
 801679e:	a201      	add	r2, pc, #4	; (adr r2, 80167a4 <USBD_StdDevReq+0x50>)
 80167a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80167a4:	080167f9 	.word	0x080167f9
 80167a8:	0801680d 	.word	0x0801680d
 80167ac:	08016817 	.word	0x08016817
 80167b0:	08016803 	.word	0x08016803
 80167b4:	08016817 	.word	0x08016817
 80167b8:	080167d7 	.word	0x080167d7
 80167bc:	080167cd 	.word	0x080167cd
 80167c0:	08016817 	.word	0x08016817
 80167c4:	080167ef 	.word	0x080167ef
 80167c8:	080167e1 	.word	0x080167e1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80167cc:	6839      	ldr	r1, [r7, #0]
 80167ce:	6878      	ldr	r0, [r7, #4]
 80167d0:	f000 fa3c 	bl	8016c4c <USBD_GetDescriptor>
          break;
 80167d4:	e024      	b.n	8016820 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80167d6:	6839      	ldr	r1, [r7, #0]
 80167d8:	6878      	ldr	r0, [r7, #4]
 80167da:	f000 fba1 	bl	8016f20 <USBD_SetAddress>
          break;
 80167de:	e01f      	b.n	8016820 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80167e0:	6839      	ldr	r1, [r7, #0]
 80167e2:	6878      	ldr	r0, [r7, #4]
 80167e4:	f000 fbe0 	bl	8016fa8 <USBD_SetConfig>
 80167e8:	4603      	mov	r3, r0
 80167ea:	73fb      	strb	r3, [r7, #15]
          break;
 80167ec:	e018      	b.n	8016820 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80167ee:	6839      	ldr	r1, [r7, #0]
 80167f0:	6878      	ldr	r0, [r7, #4]
 80167f2:	f000 fc83 	bl	80170fc <USBD_GetConfig>
          break;
 80167f6:	e013      	b.n	8016820 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80167f8:	6839      	ldr	r1, [r7, #0]
 80167fa:	6878      	ldr	r0, [r7, #4]
 80167fc:	f000 fcb4 	bl	8017168 <USBD_GetStatus>
          break;
 8016800:	e00e      	b.n	8016820 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8016802:	6839      	ldr	r1, [r7, #0]
 8016804:	6878      	ldr	r0, [r7, #4]
 8016806:	f000 fce3 	bl	80171d0 <USBD_SetFeature>
          break;
 801680a:	e009      	b.n	8016820 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 801680c:	6839      	ldr	r1, [r7, #0]
 801680e:	6878      	ldr	r0, [r7, #4]
 8016810:	f000 fd07 	bl	8017222 <USBD_ClrFeature>
          break;
 8016814:	e004      	b.n	8016820 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8016816:	6839      	ldr	r1, [r7, #0]
 8016818:	6878      	ldr	r0, [r7, #4]
 801681a:	f000 fd5e 	bl	80172da <USBD_CtlError>
          break;
 801681e:	bf00      	nop
      }
      break;
 8016820:	e004      	b.n	801682c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8016822:	6839      	ldr	r1, [r7, #0]
 8016824:	6878      	ldr	r0, [r7, #4]
 8016826:	f000 fd58 	bl	80172da <USBD_CtlError>
      break;
 801682a:	bf00      	nop
  }

  return ret;
 801682c:	7bfb      	ldrb	r3, [r7, #15]
}
 801682e:	4618      	mov	r0, r3
 8016830:	3710      	adds	r7, #16
 8016832:	46bd      	mov	sp, r7
 8016834:	bd80      	pop	{r7, pc}
 8016836:	bf00      	nop

08016838 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016838:	b580      	push	{r7, lr}
 801683a:	b084      	sub	sp, #16
 801683c:	af00      	add	r7, sp, #0
 801683e:	6078      	str	r0, [r7, #4]
 8016840:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8016842:	2300      	movs	r3, #0
 8016844:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8016846:	683b      	ldr	r3, [r7, #0]
 8016848:	781b      	ldrb	r3, [r3, #0]
 801684a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801684e:	2b40      	cmp	r3, #64	; 0x40
 8016850:	d005      	beq.n	801685e <USBD_StdItfReq+0x26>
 8016852:	2b40      	cmp	r3, #64	; 0x40
 8016854:	d852      	bhi.n	80168fc <USBD_StdItfReq+0xc4>
 8016856:	2b00      	cmp	r3, #0
 8016858:	d001      	beq.n	801685e <USBD_StdItfReq+0x26>
 801685a:	2b20      	cmp	r3, #32
 801685c:	d14e      	bne.n	80168fc <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 801685e:	687b      	ldr	r3, [r7, #4]
 8016860:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016864:	b2db      	uxtb	r3, r3
 8016866:	3b01      	subs	r3, #1
 8016868:	2b02      	cmp	r3, #2
 801686a:	d840      	bhi.n	80168ee <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 801686c:	683b      	ldr	r3, [r7, #0]
 801686e:	889b      	ldrh	r3, [r3, #4]
 8016870:	b2db      	uxtb	r3, r3
 8016872:	2b01      	cmp	r3, #1
 8016874:	d836      	bhi.n	80168e4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8016876:	683b      	ldr	r3, [r7, #0]
 8016878:	889b      	ldrh	r3, [r3, #4]
 801687a:	b2db      	uxtb	r3, r3
 801687c:	4619      	mov	r1, r3
 801687e:	6878      	ldr	r0, [r7, #4]
 8016880:	f7ff fed9 	bl	8016636 <USBD_CoreFindIF>
 8016884:	4603      	mov	r3, r0
 8016886:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016888:	7bbb      	ldrb	r3, [r7, #14]
 801688a:	2bff      	cmp	r3, #255	; 0xff
 801688c:	d01d      	beq.n	80168ca <USBD_StdItfReq+0x92>
 801688e:	7bbb      	ldrb	r3, [r7, #14]
 8016890:	2b00      	cmp	r3, #0
 8016892:	d11a      	bne.n	80168ca <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8016894:	7bba      	ldrb	r2, [r7, #14]
 8016896:	687b      	ldr	r3, [r7, #4]
 8016898:	32ae      	adds	r2, #174	; 0xae
 801689a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801689e:	689b      	ldr	r3, [r3, #8]
 80168a0:	2b00      	cmp	r3, #0
 80168a2:	d00f      	beq.n	80168c4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80168a4:	7bba      	ldrb	r2, [r7, #14]
 80168a6:	687b      	ldr	r3, [r7, #4]
 80168a8:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80168ac:	7bba      	ldrb	r2, [r7, #14]
 80168ae:	687b      	ldr	r3, [r7, #4]
 80168b0:	32ae      	adds	r2, #174	; 0xae
 80168b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80168b6:	689b      	ldr	r3, [r3, #8]
 80168b8:	6839      	ldr	r1, [r7, #0]
 80168ba:	6878      	ldr	r0, [r7, #4]
 80168bc:	4798      	blx	r3
 80168be:	4603      	mov	r3, r0
 80168c0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80168c2:	e004      	b.n	80168ce <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80168c4:	2303      	movs	r3, #3
 80168c6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80168c8:	e001      	b.n	80168ce <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80168ca:	2303      	movs	r3, #3
 80168cc:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80168ce:	683b      	ldr	r3, [r7, #0]
 80168d0:	88db      	ldrh	r3, [r3, #6]
 80168d2:	2b00      	cmp	r3, #0
 80168d4:	d110      	bne.n	80168f8 <USBD_StdItfReq+0xc0>
 80168d6:	7bfb      	ldrb	r3, [r7, #15]
 80168d8:	2b00      	cmp	r3, #0
 80168da:	d10d      	bne.n	80168f8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80168dc:	6878      	ldr	r0, [r7, #4]
 80168de:	f000 fdc7 	bl	8017470 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80168e2:	e009      	b.n	80168f8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80168e4:	6839      	ldr	r1, [r7, #0]
 80168e6:	6878      	ldr	r0, [r7, #4]
 80168e8:	f000 fcf7 	bl	80172da <USBD_CtlError>
          break;
 80168ec:	e004      	b.n	80168f8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80168ee:	6839      	ldr	r1, [r7, #0]
 80168f0:	6878      	ldr	r0, [r7, #4]
 80168f2:	f000 fcf2 	bl	80172da <USBD_CtlError>
          break;
 80168f6:	e000      	b.n	80168fa <USBD_StdItfReq+0xc2>
          break;
 80168f8:	bf00      	nop
      }
      break;
 80168fa:	e004      	b.n	8016906 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80168fc:	6839      	ldr	r1, [r7, #0]
 80168fe:	6878      	ldr	r0, [r7, #4]
 8016900:	f000 fceb 	bl	80172da <USBD_CtlError>
      break;
 8016904:	bf00      	nop
  }

  return ret;
 8016906:	7bfb      	ldrb	r3, [r7, #15]
}
 8016908:	4618      	mov	r0, r3
 801690a:	3710      	adds	r7, #16
 801690c:	46bd      	mov	sp, r7
 801690e:	bd80      	pop	{r7, pc}

08016910 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016910:	b580      	push	{r7, lr}
 8016912:	b084      	sub	sp, #16
 8016914:	af00      	add	r7, sp, #0
 8016916:	6078      	str	r0, [r7, #4]
 8016918:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 801691a:	2300      	movs	r3, #0
 801691c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 801691e:	683b      	ldr	r3, [r7, #0]
 8016920:	889b      	ldrh	r3, [r3, #4]
 8016922:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8016924:	683b      	ldr	r3, [r7, #0]
 8016926:	781b      	ldrb	r3, [r3, #0]
 8016928:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801692c:	2b40      	cmp	r3, #64	; 0x40
 801692e:	d007      	beq.n	8016940 <USBD_StdEPReq+0x30>
 8016930:	2b40      	cmp	r3, #64	; 0x40
 8016932:	f200 817f 	bhi.w	8016c34 <USBD_StdEPReq+0x324>
 8016936:	2b00      	cmp	r3, #0
 8016938:	d02a      	beq.n	8016990 <USBD_StdEPReq+0x80>
 801693a:	2b20      	cmp	r3, #32
 801693c:	f040 817a 	bne.w	8016c34 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8016940:	7bbb      	ldrb	r3, [r7, #14]
 8016942:	4619      	mov	r1, r3
 8016944:	6878      	ldr	r0, [r7, #4]
 8016946:	f7ff fe83 	bl	8016650 <USBD_CoreFindEP>
 801694a:	4603      	mov	r3, r0
 801694c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801694e:	7b7b      	ldrb	r3, [r7, #13]
 8016950:	2bff      	cmp	r3, #255	; 0xff
 8016952:	f000 8174 	beq.w	8016c3e <USBD_StdEPReq+0x32e>
 8016956:	7b7b      	ldrb	r3, [r7, #13]
 8016958:	2b00      	cmp	r3, #0
 801695a:	f040 8170 	bne.w	8016c3e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 801695e:	7b7a      	ldrb	r2, [r7, #13]
 8016960:	687b      	ldr	r3, [r7, #4]
 8016962:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8016966:	7b7a      	ldrb	r2, [r7, #13]
 8016968:	687b      	ldr	r3, [r7, #4]
 801696a:	32ae      	adds	r2, #174	; 0xae
 801696c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016970:	689b      	ldr	r3, [r3, #8]
 8016972:	2b00      	cmp	r3, #0
 8016974:	f000 8163 	beq.w	8016c3e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8016978:	7b7a      	ldrb	r2, [r7, #13]
 801697a:	687b      	ldr	r3, [r7, #4]
 801697c:	32ae      	adds	r2, #174	; 0xae
 801697e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016982:	689b      	ldr	r3, [r3, #8]
 8016984:	6839      	ldr	r1, [r7, #0]
 8016986:	6878      	ldr	r0, [r7, #4]
 8016988:	4798      	blx	r3
 801698a:	4603      	mov	r3, r0
 801698c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 801698e:	e156      	b.n	8016c3e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8016990:	683b      	ldr	r3, [r7, #0]
 8016992:	785b      	ldrb	r3, [r3, #1]
 8016994:	2b03      	cmp	r3, #3
 8016996:	d008      	beq.n	80169aa <USBD_StdEPReq+0x9a>
 8016998:	2b03      	cmp	r3, #3
 801699a:	f300 8145 	bgt.w	8016c28 <USBD_StdEPReq+0x318>
 801699e:	2b00      	cmp	r3, #0
 80169a0:	f000 809b 	beq.w	8016ada <USBD_StdEPReq+0x1ca>
 80169a4:	2b01      	cmp	r3, #1
 80169a6:	d03c      	beq.n	8016a22 <USBD_StdEPReq+0x112>
 80169a8:	e13e      	b.n	8016c28 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80169aa:	687b      	ldr	r3, [r7, #4]
 80169ac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80169b0:	b2db      	uxtb	r3, r3
 80169b2:	2b02      	cmp	r3, #2
 80169b4:	d002      	beq.n	80169bc <USBD_StdEPReq+0xac>
 80169b6:	2b03      	cmp	r3, #3
 80169b8:	d016      	beq.n	80169e8 <USBD_StdEPReq+0xd8>
 80169ba:	e02c      	b.n	8016a16 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80169bc:	7bbb      	ldrb	r3, [r7, #14]
 80169be:	2b00      	cmp	r3, #0
 80169c0:	d00d      	beq.n	80169de <USBD_StdEPReq+0xce>
 80169c2:	7bbb      	ldrb	r3, [r7, #14]
 80169c4:	2b80      	cmp	r3, #128	; 0x80
 80169c6:	d00a      	beq.n	80169de <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80169c8:	7bbb      	ldrb	r3, [r7, #14]
 80169ca:	4619      	mov	r1, r3
 80169cc:	6878      	ldr	r0, [r7, #4]
 80169ce:	f004 f94b 	bl	801ac68 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80169d2:	2180      	movs	r1, #128	; 0x80
 80169d4:	6878      	ldr	r0, [r7, #4]
 80169d6:	f004 f947 	bl	801ac68 <USBD_LL_StallEP>
 80169da:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80169dc:	e020      	b.n	8016a20 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80169de:	6839      	ldr	r1, [r7, #0]
 80169e0:	6878      	ldr	r0, [r7, #4]
 80169e2:	f000 fc7a 	bl	80172da <USBD_CtlError>
              break;
 80169e6:	e01b      	b.n	8016a20 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80169e8:	683b      	ldr	r3, [r7, #0]
 80169ea:	885b      	ldrh	r3, [r3, #2]
 80169ec:	2b00      	cmp	r3, #0
 80169ee:	d10e      	bne.n	8016a0e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80169f0:	7bbb      	ldrb	r3, [r7, #14]
 80169f2:	2b00      	cmp	r3, #0
 80169f4:	d00b      	beq.n	8016a0e <USBD_StdEPReq+0xfe>
 80169f6:	7bbb      	ldrb	r3, [r7, #14]
 80169f8:	2b80      	cmp	r3, #128	; 0x80
 80169fa:	d008      	beq.n	8016a0e <USBD_StdEPReq+0xfe>
 80169fc:	683b      	ldr	r3, [r7, #0]
 80169fe:	88db      	ldrh	r3, [r3, #6]
 8016a00:	2b00      	cmp	r3, #0
 8016a02:	d104      	bne.n	8016a0e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8016a04:	7bbb      	ldrb	r3, [r7, #14]
 8016a06:	4619      	mov	r1, r3
 8016a08:	6878      	ldr	r0, [r7, #4]
 8016a0a:	f004 f92d 	bl	801ac68 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8016a0e:	6878      	ldr	r0, [r7, #4]
 8016a10:	f000 fd2e 	bl	8017470 <USBD_CtlSendStatus>

              break;
 8016a14:	e004      	b.n	8016a20 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8016a16:	6839      	ldr	r1, [r7, #0]
 8016a18:	6878      	ldr	r0, [r7, #4]
 8016a1a:	f000 fc5e 	bl	80172da <USBD_CtlError>
              break;
 8016a1e:	bf00      	nop
          }
          break;
 8016a20:	e107      	b.n	8016c32 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8016a22:	687b      	ldr	r3, [r7, #4]
 8016a24:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016a28:	b2db      	uxtb	r3, r3
 8016a2a:	2b02      	cmp	r3, #2
 8016a2c:	d002      	beq.n	8016a34 <USBD_StdEPReq+0x124>
 8016a2e:	2b03      	cmp	r3, #3
 8016a30:	d016      	beq.n	8016a60 <USBD_StdEPReq+0x150>
 8016a32:	e04b      	b.n	8016acc <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8016a34:	7bbb      	ldrb	r3, [r7, #14]
 8016a36:	2b00      	cmp	r3, #0
 8016a38:	d00d      	beq.n	8016a56 <USBD_StdEPReq+0x146>
 8016a3a:	7bbb      	ldrb	r3, [r7, #14]
 8016a3c:	2b80      	cmp	r3, #128	; 0x80
 8016a3e:	d00a      	beq.n	8016a56 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8016a40:	7bbb      	ldrb	r3, [r7, #14]
 8016a42:	4619      	mov	r1, r3
 8016a44:	6878      	ldr	r0, [r7, #4]
 8016a46:	f004 f90f 	bl	801ac68 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8016a4a:	2180      	movs	r1, #128	; 0x80
 8016a4c:	6878      	ldr	r0, [r7, #4]
 8016a4e:	f004 f90b 	bl	801ac68 <USBD_LL_StallEP>
 8016a52:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8016a54:	e040      	b.n	8016ad8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8016a56:	6839      	ldr	r1, [r7, #0]
 8016a58:	6878      	ldr	r0, [r7, #4]
 8016a5a:	f000 fc3e 	bl	80172da <USBD_CtlError>
              break;
 8016a5e:	e03b      	b.n	8016ad8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8016a60:	683b      	ldr	r3, [r7, #0]
 8016a62:	885b      	ldrh	r3, [r3, #2]
 8016a64:	2b00      	cmp	r3, #0
 8016a66:	d136      	bne.n	8016ad6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8016a68:	7bbb      	ldrb	r3, [r7, #14]
 8016a6a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8016a6e:	2b00      	cmp	r3, #0
 8016a70:	d004      	beq.n	8016a7c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8016a72:	7bbb      	ldrb	r3, [r7, #14]
 8016a74:	4619      	mov	r1, r3
 8016a76:	6878      	ldr	r0, [r7, #4]
 8016a78:	f004 f915 	bl	801aca6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8016a7c:	6878      	ldr	r0, [r7, #4]
 8016a7e:	f000 fcf7 	bl	8017470 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8016a82:	7bbb      	ldrb	r3, [r7, #14]
 8016a84:	4619      	mov	r1, r3
 8016a86:	6878      	ldr	r0, [r7, #4]
 8016a88:	f7ff fde2 	bl	8016650 <USBD_CoreFindEP>
 8016a8c:	4603      	mov	r3, r0
 8016a8e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016a90:	7b7b      	ldrb	r3, [r7, #13]
 8016a92:	2bff      	cmp	r3, #255	; 0xff
 8016a94:	d01f      	beq.n	8016ad6 <USBD_StdEPReq+0x1c6>
 8016a96:	7b7b      	ldrb	r3, [r7, #13]
 8016a98:	2b00      	cmp	r3, #0
 8016a9a:	d11c      	bne.n	8016ad6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8016a9c:	7b7a      	ldrb	r2, [r7, #13]
 8016a9e:	687b      	ldr	r3, [r7, #4]
 8016aa0:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8016aa4:	7b7a      	ldrb	r2, [r7, #13]
 8016aa6:	687b      	ldr	r3, [r7, #4]
 8016aa8:	32ae      	adds	r2, #174	; 0xae
 8016aaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016aae:	689b      	ldr	r3, [r3, #8]
 8016ab0:	2b00      	cmp	r3, #0
 8016ab2:	d010      	beq.n	8016ad6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8016ab4:	7b7a      	ldrb	r2, [r7, #13]
 8016ab6:	687b      	ldr	r3, [r7, #4]
 8016ab8:	32ae      	adds	r2, #174	; 0xae
 8016aba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016abe:	689b      	ldr	r3, [r3, #8]
 8016ac0:	6839      	ldr	r1, [r7, #0]
 8016ac2:	6878      	ldr	r0, [r7, #4]
 8016ac4:	4798      	blx	r3
 8016ac6:	4603      	mov	r3, r0
 8016ac8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8016aca:	e004      	b.n	8016ad6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8016acc:	6839      	ldr	r1, [r7, #0]
 8016ace:	6878      	ldr	r0, [r7, #4]
 8016ad0:	f000 fc03 	bl	80172da <USBD_CtlError>
              break;
 8016ad4:	e000      	b.n	8016ad8 <USBD_StdEPReq+0x1c8>
              break;
 8016ad6:	bf00      	nop
          }
          break;
 8016ad8:	e0ab      	b.n	8016c32 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8016ada:	687b      	ldr	r3, [r7, #4]
 8016adc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016ae0:	b2db      	uxtb	r3, r3
 8016ae2:	2b02      	cmp	r3, #2
 8016ae4:	d002      	beq.n	8016aec <USBD_StdEPReq+0x1dc>
 8016ae6:	2b03      	cmp	r3, #3
 8016ae8:	d032      	beq.n	8016b50 <USBD_StdEPReq+0x240>
 8016aea:	e097      	b.n	8016c1c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8016aec:	7bbb      	ldrb	r3, [r7, #14]
 8016aee:	2b00      	cmp	r3, #0
 8016af0:	d007      	beq.n	8016b02 <USBD_StdEPReq+0x1f2>
 8016af2:	7bbb      	ldrb	r3, [r7, #14]
 8016af4:	2b80      	cmp	r3, #128	; 0x80
 8016af6:	d004      	beq.n	8016b02 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8016af8:	6839      	ldr	r1, [r7, #0]
 8016afa:	6878      	ldr	r0, [r7, #4]
 8016afc:	f000 fbed 	bl	80172da <USBD_CtlError>
                break;
 8016b00:	e091      	b.n	8016c26 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8016b02:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8016b06:	2b00      	cmp	r3, #0
 8016b08:	da0b      	bge.n	8016b22 <USBD_StdEPReq+0x212>
 8016b0a:	7bbb      	ldrb	r3, [r7, #14]
 8016b0c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8016b10:	4613      	mov	r3, r2
 8016b12:	009b      	lsls	r3, r3, #2
 8016b14:	4413      	add	r3, r2
 8016b16:	009b      	lsls	r3, r3, #2
 8016b18:	3310      	adds	r3, #16
 8016b1a:	687a      	ldr	r2, [r7, #4]
 8016b1c:	4413      	add	r3, r2
 8016b1e:	3304      	adds	r3, #4
 8016b20:	e00b      	b.n	8016b3a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8016b22:	7bbb      	ldrb	r3, [r7, #14]
 8016b24:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8016b28:	4613      	mov	r3, r2
 8016b2a:	009b      	lsls	r3, r3, #2
 8016b2c:	4413      	add	r3, r2
 8016b2e:	009b      	lsls	r3, r3, #2
 8016b30:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8016b34:	687a      	ldr	r2, [r7, #4]
 8016b36:	4413      	add	r3, r2
 8016b38:	3304      	adds	r3, #4
 8016b3a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8016b3c:	68bb      	ldr	r3, [r7, #8]
 8016b3e:	2200      	movs	r2, #0
 8016b40:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8016b42:	68bb      	ldr	r3, [r7, #8]
 8016b44:	2202      	movs	r2, #2
 8016b46:	4619      	mov	r1, r3
 8016b48:	6878      	ldr	r0, [r7, #4]
 8016b4a:	f000 fc37 	bl	80173bc <USBD_CtlSendData>
              break;
 8016b4e:	e06a      	b.n	8016c26 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8016b50:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8016b54:	2b00      	cmp	r3, #0
 8016b56:	da11      	bge.n	8016b7c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8016b58:	7bbb      	ldrb	r3, [r7, #14]
 8016b5a:	f003 020f 	and.w	r2, r3, #15
 8016b5e:	6879      	ldr	r1, [r7, #4]
 8016b60:	4613      	mov	r3, r2
 8016b62:	009b      	lsls	r3, r3, #2
 8016b64:	4413      	add	r3, r2
 8016b66:	009b      	lsls	r3, r3, #2
 8016b68:	440b      	add	r3, r1
 8016b6a:	3324      	adds	r3, #36	; 0x24
 8016b6c:	881b      	ldrh	r3, [r3, #0]
 8016b6e:	2b00      	cmp	r3, #0
 8016b70:	d117      	bne.n	8016ba2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8016b72:	6839      	ldr	r1, [r7, #0]
 8016b74:	6878      	ldr	r0, [r7, #4]
 8016b76:	f000 fbb0 	bl	80172da <USBD_CtlError>
                  break;
 8016b7a:	e054      	b.n	8016c26 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8016b7c:	7bbb      	ldrb	r3, [r7, #14]
 8016b7e:	f003 020f 	and.w	r2, r3, #15
 8016b82:	6879      	ldr	r1, [r7, #4]
 8016b84:	4613      	mov	r3, r2
 8016b86:	009b      	lsls	r3, r3, #2
 8016b88:	4413      	add	r3, r2
 8016b8a:	009b      	lsls	r3, r3, #2
 8016b8c:	440b      	add	r3, r1
 8016b8e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8016b92:	881b      	ldrh	r3, [r3, #0]
 8016b94:	2b00      	cmp	r3, #0
 8016b96:	d104      	bne.n	8016ba2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8016b98:	6839      	ldr	r1, [r7, #0]
 8016b9a:	6878      	ldr	r0, [r7, #4]
 8016b9c:	f000 fb9d 	bl	80172da <USBD_CtlError>
                  break;
 8016ba0:	e041      	b.n	8016c26 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8016ba2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8016ba6:	2b00      	cmp	r3, #0
 8016ba8:	da0b      	bge.n	8016bc2 <USBD_StdEPReq+0x2b2>
 8016baa:	7bbb      	ldrb	r3, [r7, #14]
 8016bac:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8016bb0:	4613      	mov	r3, r2
 8016bb2:	009b      	lsls	r3, r3, #2
 8016bb4:	4413      	add	r3, r2
 8016bb6:	009b      	lsls	r3, r3, #2
 8016bb8:	3310      	adds	r3, #16
 8016bba:	687a      	ldr	r2, [r7, #4]
 8016bbc:	4413      	add	r3, r2
 8016bbe:	3304      	adds	r3, #4
 8016bc0:	e00b      	b.n	8016bda <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8016bc2:	7bbb      	ldrb	r3, [r7, #14]
 8016bc4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8016bc8:	4613      	mov	r3, r2
 8016bca:	009b      	lsls	r3, r3, #2
 8016bcc:	4413      	add	r3, r2
 8016bce:	009b      	lsls	r3, r3, #2
 8016bd0:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8016bd4:	687a      	ldr	r2, [r7, #4]
 8016bd6:	4413      	add	r3, r2
 8016bd8:	3304      	adds	r3, #4
 8016bda:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8016bdc:	7bbb      	ldrb	r3, [r7, #14]
 8016bde:	2b00      	cmp	r3, #0
 8016be0:	d002      	beq.n	8016be8 <USBD_StdEPReq+0x2d8>
 8016be2:	7bbb      	ldrb	r3, [r7, #14]
 8016be4:	2b80      	cmp	r3, #128	; 0x80
 8016be6:	d103      	bne.n	8016bf0 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8016be8:	68bb      	ldr	r3, [r7, #8]
 8016bea:	2200      	movs	r2, #0
 8016bec:	601a      	str	r2, [r3, #0]
 8016bee:	e00e      	b.n	8016c0e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8016bf0:	7bbb      	ldrb	r3, [r7, #14]
 8016bf2:	4619      	mov	r1, r3
 8016bf4:	6878      	ldr	r0, [r7, #4]
 8016bf6:	f004 f875 	bl	801ace4 <USBD_LL_IsStallEP>
 8016bfa:	4603      	mov	r3, r0
 8016bfc:	2b00      	cmp	r3, #0
 8016bfe:	d003      	beq.n	8016c08 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8016c00:	68bb      	ldr	r3, [r7, #8]
 8016c02:	2201      	movs	r2, #1
 8016c04:	601a      	str	r2, [r3, #0]
 8016c06:	e002      	b.n	8016c0e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8016c08:	68bb      	ldr	r3, [r7, #8]
 8016c0a:	2200      	movs	r2, #0
 8016c0c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8016c0e:	68bb      	ldr	r3, [r7, #8]
 8016c10:	2202      	movs	r2, #2
 8016c12:	4619      	mov	r1, r3
 8016c14:	6878      	ldr	r0, [r7, #4]
 8016c16:	f000 fbd1 	bl	80173bc <USBD_CtlSendData>
              break;
 8016c1a:	e004      	b.n	8016c26 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8016c1c:	6839      	ldr	r1, [r7, #0]
 8016c1e:	6878      	ldr	r0, [r7, #4]
 8016c20:	f000 fb5b 	bl	80172da <USBD_CtlError>
              break;
 8016c24:	bf00      	nop
          }
          break;
 8016c26:	e004      	b.n	8016c32 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8016c28:	6839      	ldr	r1, [r7, #0]
 8016c2a:	6878      	ldr	r0, [r7, #4]
 8016c2c:	f000 fb55 	bl	80172da <USBD_CtlError>
          break;
 8016c30:	bf00      	nop
      }
      break;
 8016c32:	e005      	b.n	8016c40 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8016c34:	6839      	ldr	r1, [r7, #0]
 8016c36:	6878      	ldr	r0, [r7, #4]
 8016c38:	f000 fb4f 	bl	80172da <USBD_CtlError>
      break;
 8016c3c:	e000      	b.n	8016c40 <USBD_StdEPReq+0x330>
      break;
 8016c3e:	bf00      	nop
  }

  return ret;
 8016c40:	7bfb      	ldrb	r3, [r7, #15]
}
 8016c42:	4618      	mov	r0, r3
 8016c44:	3710      	adds	r7, #16
 8016c46:	46bd      	mov	sp, r7
 8016c48:	bd80      	pop	{r7, pc}
	...

08016c4c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016c4c:	b580      	push	{r7, lr}
 8016c4e:	b084      	sub	sp, #16
 8016c50:	af00      	add	r7, sp, #0
 8016c52:	6078      	str	r0, [r7, #4]
 8016c54:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8016c56:	2300      	movs	r3, #0
 8016c58:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8016c5a:	2300      	movs	r3, #0
 8016c5c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8016c5e:	2300      	movs	r3, #0
 8016c60:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8016c62:	683b      	ldr	r3, [r7, #0]
 8016c64:	885b      	ldrh	r3, [r3, #2]
 8016c66:	0a1b      	lsrs	r3, r3, #8
 8016c68:	b29b      	uxth	r3, r3
 8016c6a:	3b01      	subs	r3, #1
 8016c6c:	2b06      	cmp	r3, #6
 8016c6e:	f200 8128 	bhi.w	8016ec2 <USBD_GetDescriptor+0x276>
 8016c72:	a201      	add	r2, pc, #4	; (adr r2, 8016c78 <USBD_GetDescriptor+0x2c>)
 8016c74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016c78:	08016c95 	.word	0x08016c95
 8016c7c:	08016cad 	.word	0x08016cad
 8016c80:	08016ced 	.word	0x08016ced
 8016c84:	08016ec3 	.word	0x08016ec3
 8016c88:	08016ec3 	.word	0x08016ec3
 8016c8c:	08016e63 	.word	0x08016e63
 8016c90:	08016e8f 	.word	0x08016e8f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8016c94:	687b      	ldr	r3, [r7, #4]
 8016c96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016c9a:	681b      	ldr	r3, [r3, #0]
 8016c9c:	687a      	ldr	r2, [r7, #4]
 8016c9e:	7c12      	ldrb	r2, [r2, #16]
 8016ca0:	f107 0108 	add.w	r1, r7, #8
 8016ca4:	4610      	mov	r0, r2
 8016ca6:	4798      	blx	r3
 8016ca8:	60f8      	str	r0, [r7, #12]
      break;
 8016caa:	e112      	b.n	8016ed2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8016cac:	687b      	ldr	r3, [r7, #4]
 8016cae:	7c1b      	ldrb	r3, [r3, #16]
 8016cb0:	2b00      	cmp	r3, #0
 8016cb2:	d10d      	bne.n	8016cd0 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8016cb4:	687b      	ldr	r3, [r7, #4]
 8016cb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016cba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016cbc:	f107 0208 	add.w	r2, r7, #8
 8016cc0:	4610      	mov	r0, r2
 8016cc2:	4798      	blx	r3
 8016cc4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8016cc6:	68fb      	ldr	r3, [r7, #12]
 8016cc8:	3301      	adds	r3, #1
 8016cca:	2202      	movs	r2, #2
 8016ccc:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8016cce:	e100      	b.n	8016ed2 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8016cd0:	687b      	ldr	r3, [r7, #4]
 8016cd2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016cd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016cd8:	f107 0208 	add.w	r2, r7, #8
 8016cdc:	4610      	mov	r0, r2
 8016cde:	4798      	blx	r3
 8016ce0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8016ce2:	68fb      	ldr	r3, [r7, #12]
 8016ce4:	3301      	adds	r3, #1
 8016ce6:	2202      	movs	r2, #2
 8016ce8:	701a      	strb	r2, [r3, #0]
      break;
 8016cea:	e0f2      	b.n	8016ed2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8016cec:	683b      	ldr	r3, [r7, #0]
 8016cee:	885b      	ldrh	r3, [r3, #2]
 8016cf0:	b2db      	uxtb	r3, r3
 8016cf2:	2b05      	cmp	r3, #5
 8016cf4:	f200 80ac 	bhi.w	8016e50 <USBD_GetDescriptor+0x204>
 8016cf8:	a201      	add	r2, pc, #4	; (adr r2, 8016d00 <USBD_GetDescriptor+0xb4>)
 8016cfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016cfe:	bf00      	nop
 8016d00:	08016d19 	.word	0x08016d19
 8016d04:	08016d4d 	.word	0x08016d4d
 8016d08:	08016d81 	.word	0x08016d81
 8016d0c:	08016db5 	.word	0x08016db5
 8016d10:	08016de9 	.word	0x08016de9
 8016d14:	08016e1d 	.word	0x08016e1d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8016d18:	687b      	ldr	r3, [r7, #4]
 8016d1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016d1e:	685b      	ldr	r3, [r3, #4]
 8016d20:	2b00      	cmp	r3, #0
 8016d22:	d00b      	beq.n	8016d3c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8016d24:	687b      	ldr	r3, [r7, #4]
 8016d26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016d2a:	685b      	ldr	r3, [r3, #4]
 8016d2c:	687a      	ldr	r2, [r7, #4]
 8016d2e:	7c12      	ldrb	r2, [r2, #16]
 8016d30:	f107 0108 	add.w	r1, r7, #8
 8016d34:	4610      	mov	r0, r2
 8016d36:	4798      	blx	r3
 8016d38:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016d3a:	e091      	b.n	8016e60 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8016d3c:	6839      	ldr	r1, [r7, #0]
 8016d3e:	6878      	ldr	r0, [r7, #4]
 8016d40:	f000 facb 	bl	80172da <USBD_CtlError>
            err++;
 8016d44:	7afb      	ldrb	r3, [r7, #11]
 8016d46:	3301      	adds	r3, #1
 8016d48:	72fb      	strb	r3, [r7, #11]
          break;
 8016d4a:	e089      	b.n	8016e60 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8016d4c:	687b      	ldr	r3, [r7, #4]
 8016d4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016d52:	689b      	ldr	r3, [r3, #8]
 8016d54:	2b00      	cmp	r3, #0
 8016d56:	d00b      	beq.n	8016d70 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8016d58:	687b      	ldr	r3, [r7, #4]
 8016d5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016d5e:	689b      	ldr	r3, [r3, #8]
 8016d60:	687a      	ldr	r2, [r7, #4]
 8016d62:	7c12      	ldrb	r2, [r2, #16]
 8016d64:	f107 0108 	add.w	r1, r7, #8
 8016d68:	4610      	mov	r0, r2
 8016d6a:	4798      	blx	r3
 8016d6c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016d6e:	e077      	b.n	8016e60 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8016d70:	6839      	ldr	r1, [r7, #0]
 8016d72:	6878      	ldr	r0, [r7, #4]
 8016d74:	f000 fab1 	bl	80172da <USBD_CtlError>
            err++;
 8016d78:	7afb      	ldrb	r3, [r7, #11]
 8016d7a:	3301      	adds	r3, #1
 8016d7c:	72fb      	strb	r3, [r7, #11]
          break;
 8016d7e:	e06f      	b.n	8016e60 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8016d80:	687b      	ldr	r3, [r7, #4]
 8016d82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016d86:	68db      	ldr	r3, [r3, #12]
 8016d88:	2b00      	cmp	r3, #0
 8016d8a:	d00b      	beq.n	8016da4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8016d8c:	687b      	ldr	r3, [r7, #4]
 8016d8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016d92:	68db      	ldr	r3, [r3, #12]
 8016d94:	687a      	ldr	r2, [r7, #4]
 8016d96:	7c12      	ldrb	r2, [r2, #16]
 8016d98:	f107 0108 	add.w	r1, r7, #8
 8016d9c:	4610      	mov	r0, r2
 8016d9e:	4798      	blx	r3
 8016da0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016da2:	e05d      	b.n	8016e60 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8016da4:	6839      	ldr	r1, [r7, #0]
 8016da6:	6878      	ldr	r0, [r7, #4]
 8016da8:	f000 fa97 	bl	80172da <USBD_CtlError>
            err++;
 8016dac:	7afb      	ldrb	r3, [r7, #11]
 8016dae:	3301      	adds	r3, #1
 8016db0:	72fb      	strb	r3, [r7, #11]
          break;
 8016db2:	e055      	b.n	8016e60 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8016db4:	687b      	ldr	r3, [r7, #4]
 8016db6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016dba:	691b      	ldr	r3, [r3, #16]
 8016dbc:	2b00      	cmp	r3, #0
 8016dbe:	d00b      	beq.n	8016dd8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8016dc0:	687b      	ldr	r3, [r7, #4]
 8016dc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016dc6:	691b      	ldr	r3, [r3, #16]
 8016dc8:	687a      	ldr	r2, [r7, #4]
 8016dca:	7c12      	ldrb	r2, [r2, #16]
 8016dcc:	f107 0108 	add.w	r1, r7, #8
 8016dd0:	4610      	mov	r0, r2
 8016dd2:	4798      	blx	r3
 8016dd4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016dd6:	e043      	b.n	8016e60 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8016dd8:	6839      	ldr	r1, [r7, #0]
 8016dda:	6878      	ldr	r0, [r7, #4]
 8016ddc:	f000 fa7d 	bl	80172da <USBD_CtlError>
            err++;
 8016de0:	7afb      	ldrb	r3, [r7, #11]
 8016de2:	3301      	adds	r3, #1
 8016de4:	72fb      	strb	r3, [r7, #11]
          break;
 8016de6:	e03b      	b.n	8016e60 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8016de8:	687b      	ldr	r3, [r7, #4]
 8016dea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016dee:	695b      	ldr	r3, [r3, #20]
 8016df0:	2b00      	cmp	r3, #0
 8016df2:	d00b      	beq.n	8016e0c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8016df4:	687b      	ldr	r3, [r7, #4]
 8016df6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016dfa:	695b      	ldr	r3, [r3, #20]
 8016dfc:	687a      	ldr	r2, [r7, #4]
 8016dfe:	7c12      	ldrb	r2, [r2, #16]
 8016e00:	f107 0108 	add.w	r1, r7, #8
 8016e04:	4610      	mov	r0, r2
 8016e06:	4798      	blx	r3
 8016e08:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016e0a:	e029      	b.n	8016e60 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8016e0c:	6839      	ldr	r1, [r7, #0]
 8016e0e:	6878      	ldr	r0, [r7, #4]
 8016e10:	f000 fa63 	bl	80172da <USBD_CtlError>
            err++;
 8016e14:	7afb      	ldrb	r3, [r7, #11]
 8016e16:	3301      	adds	r3, #1
 8016e18:	72fb      	strb	r3, [r7, #11]
          break;
 8016e1a:	e021      	b.n	8016e60 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8016e1c:	687b      	ldr	r3, [r7, #4]
 8016e1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016e22:	699b      	ldr	r3, [r3, #24]
 8016e24:	2b00      	cmp	r3, #0
 8016e26:	d00b      	beq.n	8016e40 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8016e28:	687b      	ldr	r3, [r7, #4]
 8016e2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016e2e:	699b      	ldr	r3, [r3, #24]
 8016e30:	687a      	ldr	r2, [r7, #4]
 8016e32:	7c12      	ldrb	r2, [r2, #16]
 8016e34:	f107 0108 	add.w	r1, r7, #8
 8016e38:	4610      	mov	r0, r2
 8016e3a:	4798      	blx	r3
 8016e3c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016e3e:	e00f      	b.n	8016e60 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8016e40:	6839      	ldr	r1, [r7, #0]
 8016e42:	6878      	ldr	r0, [r7, #4]
 8016e44:	f000 fa49 	bl	80172da <USBD_CtlError>
            err++;
 8016e48:	7afb      	ldrb	r3, [r7, #11]
 8016e4a:	3301      	adds	r3, #1
 8016e4c:	72fb      	strb	r3, [r7, #11]
          break;
 8016e4e:	e007      	b.n	8016e60 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8016e50:	6839      	ldr	r1, [r7, #0]
 8016e52:	6878      	ldr	r0, [r7, #4]
 8016e54:	f000 fa41 	bl	80172da <USBD_CtlError>
          err++;
 8016e58:	7afb      	ldrb	r3, [r7, #11]
 8016e5a:	3301      	adds	r3, #1
 8016e5c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8016e5e:	bf00      	nop
      }
      break;
 8016e60:	e037      	b.n	8016ed2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8016e62:	687b      	ldr	r3, [r7, #4]
 8016e64:	7c1b      	ldrb	r3, [r3, #16]
 8016e66:	2b00      	cmp	r3, #0
 8016e68:	d109      	bne.n	8016e7e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8016e6a:	687b      	ldr	r3, [r7, #4]
 8016e6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016e70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016e72:	f107 0208 	add.w	r2, r7, #8
 8016e76:	4610      	mov	r0, r2
 8016e78:	4798      	blx	r3
 8016e7a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8016e7c:	e029      	b.n	8016ed2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8016e7e:	6839      	ldr	r1, [r7, #0]
 8016e80:	6878      	ldr	r0, [r7, #4]
 8016e82:	f000 fa2a 	bl	80172da <USBD_CtlError>
        err++;
 8016e86:	7afb      	ldrb	r3, [r7, #11]
 8016e88:	3301      	adds	r3, #1
 8016e8a:	72fb      	strb	r3, [r7, #11]
      break;
 8016e8c:	e021      	b.n	8016ed2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8016e8e:	687b      	ldr	r3, [r7, #4]
 8016e90:	7c1b      	ldrb	r3, [r3, #16]
 8016e92:	2b00      	cmp	r3, #0
 8016e94:	d10d      	bne.n	8016eb2 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8016e96:	687b      	ldr	r3, [r7, #4]
 8016e98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016e9e:	f107 0208 	add.w	r2, r7, #8
 8016ea2:	4610      	mov	r0, r2
 8016ea4:	4798      	blx	r3
 8016ea6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8016ea8:	68fb      	ldr	r3, [r7, #12]
 8016eaa:	3301      	adds	r3, #1
 8016eac:	2207      	movs	r2, #7
 8016eae:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8016eb0:	e00f      	b.n	8016ed2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8016eb2:	6839      	ldr	r1, [r7, #0]
 8016eb4:	6878      	ldr	r0, [r7, #4]
 8016eb6:	f000 fa10 	bl	80172da <USBD_CtlError>
        err++;
 8016eba:	7afb      	ldrb	r3, [r7, #11]
 8016ebc:	3301      	adds	r3, #1
 8016ebe:	72fb      	strb	r3, [r7, #11]
      break;
 8016ec0:	e007      	b.n	8016ed2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8016ec2:	6839      	ldr	r1, [r7, #0]
 8016ec4:	6878      	ldr	r0, [r7, #4]
 8016ec6:	f000 fa08 	bl	80172da <USBD_CtlError>
      err++;
 8016eca:	7afb      	ldrb	r3, [r7, #11]
 8016ecc:	3301      	adds	r3, #1
 8016ece:	72fb      	strb	r3, [r7, #11]
      break;
 8016ed0:	bf00      	nop
  }

  if (err != 0U)
 8016ed2:	7afb      	ldrb	r3, [r7, #11]
 8016ed4:	2b00      	cmp	r3, #0
 8016ed6:	d11e      	bne.n	8016f16 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8016ed8:	683b      	ldr	r3, [r7, #0]
 8016eda:	88db      	ldrh	r3, [r3, #6]
 8016edc:	2b00      	cmp	r3, #0
 8016ede:	d016      	beq.n	8016f0e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8016ee0:	893b      	ldrh	r3, [r7, #8]
 8016ee2:	2b00      	cmp	r3, #0
 8016ee4:	d00e      	beq.n	8016f04 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8016ee6:	683b      	ldr	r3, [r7, #0]
 8016ee8:	88da      	ldrh	r2, [r3, #6]
 8016eea:	893b      	ldrh	r3, [r7, #8]
 8016eec:	4293      	cmp	r3, r2
 8016eee:	bf28      	it	cs
 8016ef0:	4613      	movcs	r3, r2
 8016ef2:	b29b      	uxth	r3, r3
 8016ef4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8016ef6:	893b      	ldrh	r3, [r7, #8]
 8016ef8:	461a      	mov	r2, r3
 8016efa:	68f9      	ldr	r1, [r7, #12]
 8016efc:	6878      	ldr	r0, [r7, #4]
 8016efe:	f000 fa5d 	bl	80173bc <USBD_CtlSendData>
 8016f02:	e009      	b.n	8016f18 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8016f04:	6839      	ldr	r1, [r7, #0]
 8016f06:	6878      	ldr	r0, [r7, #4]
 8016f08:	f000 f9e7 	bl	80172da <USBD_CtlError>
 8016f0c:	e004      	b.n	8016f18 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8016f0e:	6878      	ldr	r0, [r7, #4]
 8016f10:	f000 faae 	bl	8017470 <USBD_CtlSendStatus>
 8016f14:	e000      	b.n	8016f18 <USBD_GetDescriptor+0x2cc>
    return;
 8016f16:	bf00      	nop
  }
}
 8016f18:	3710      	adds	r7, #16
 8016f1a:	46bd      	mov	sp, r7
 8016f1c:	bd80      	pop	{r7, pc}
 8016f1e:	bf00      	nop

08016f20 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016f20:	b580      	push	{r7, lr}
 8016f22:	b084      	sub	sp, #16
 8016f24:	af00      	add	r7, sp, #0
 8016f26:	6078      	str	r0, [r7, #4]
 8016f28:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8016f2a:	683b      	ldr	r3, [r7, #0]
 8016f2c:	889b      	ldrh	r3, [r3, #4]
 8016f2e:	2b00      	cmp	r3, #0
 8016f30:	d131      	bne.n	8016f96 <USBD_SetAddress+0x76>
 8016f32:	683b      	ldr	r3, [r7, #0]
 8016f34:	88db      	ldrh	r3, [r3, #6]
 8016f36:	2b00      	cmp	r3, #0
 8016f38:	d12d      	bne.n	8016f96 <USBD_SetAddress+0x76>
 8016f3a:	683b      	ldr	r3, [r7, #0]
 8016f3c:	885b      	ldrh	r3, [r3, #2]
 8016f3e:	2b7f      	cmp	r3, #127	; 0x7f
 8016f40:	d829      	bhi.n	8016f96 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8016f42:	683b      	ldr	r3, [r7, #0]
 8016f44:	885b      	ldrh	r3, [r3, #2]
 8016f46:	b2db      	uxtb	r3, r3
 8016f48:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8016f4c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016f4e:	687b      	ldr	r3, [r7, #4]
 8016f50:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016f54:	b2db      	uxtb	r3, r3
 8016f56:	2b03      	cmp	r3, #3
 8016f58:	d104      	bne.n	8016f64 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8016f5a:	6839      	ldr	r1, [r7, #0]
 8016f5c:	6878      	ldr	r0, [r7, #4]
 8016f5e:	f000 f9bc 	bl	80172da <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016f62:	e01d      	b.n	8016fa0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8016f64:	687b      	ldr	r3, [r7, #4]
 8016f66:	7bfa      	ldrb	r2, [r7, #15]
 8016f68:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8016f6c:	7bfb      	ldrb	r3, [r7, #15]
 8016f6e:	4619      	mov	r1, r3
 8016f70:	6878      	ldr	r0, [r7, #4]
 8016f72:	f003 fee3 	bl	801ad3c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8016f76:	6878      	ldr	r0, [r7, #4]
 8016f78:	f000 fa7a 	bl	8017470 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8016f7c:	7bfb      	ldrb	r3, [r7, #15]
 8016f7e:	2b00      	cmp	r3, #0
 8016f80:	d004      	beq.n	8016f8c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8016f82:	687b      	ldr	r3, [r7, #4]
 8016f84:	2202      	movs	r2, #2
 8016f86:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016f8a:	e009      	b.n	8016fa0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8016f8c:	687b      	ldr	r3, [r7, #4]
 8016f8e:	2201      	movs	r2, #1
 8016f90:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016f94:	e004      	b.n	8016fa0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8016f96:	6839      	ldr	r1, [r7, #0]
 8016f98:	6878      	ldr	r0, [r7, #4]
 8016f9a:	f000 f99e 	bl	80172da <USBD_CtlError>
  }
}
 8016f9e:	bf00      	nop
 8016fa0:	bf00      	nop
 8016fa2:	3710      	adds	r7, #16
 8016fa4:	46bd      	mov	sp, r7
 8016fa6:	bd80      	pop	{r7, pc}

08016fa8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016fa8:	b580      	push	{r7, lr}
 8016faa:	b084      	sub	sp, #16
 8016fac:	af00      	add	r7, sp, #0
 8016fae:	6078      	str	r0, [r7, #4]
 8016fb0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8016fb2:	2300      	movs	r3, #0
 8016fb4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8016fb6:	683b      	ldr	r3, [r7, #0]
 8016fb8:	885b      	ldrh	r3, [r3, #2]
 8016fba:	b2da      	uxtb	r2, r3
 8016fbc:	4b4e      	ldr	r3, [pc, #312]	; (80170f8 <USBD_SetConfig+0x150>)
 8016fbe:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8016fc0:	4b4d      	ldr	r3, [pc, #308]	; (80170f8 <USBD_SetConfig+0x150>)
 8016fc2:	781b      	ldrb	r3, [r3, #0]
 8016fc4:	2b01      	cmp	r3, #1
 8016fc6:	d905      	bls.n	8016fd4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8016fc8:	6839      	ldr	r1, [r7, #0]
 8016fca:	6878      	ldr	r0, [r7, #4]
 8016fcc:	f000 f985 	bl	80172da <USBD_CtlError>
    return USBD_FAIL;
 8016fd0:	2303      	movs	r3, #3
 8016fd2:	e08c      	b.n	80170ee <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8016fd4:	687b      	ldr	r3, [r7, #4]
 8016fd6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016fda:	b2db      	uxtb	r3, r3
 8016fdc:	2b02      	cmp	r3, #2
 8016fde:	d002      	beq.n	8016fe6 <USBD_SetConfig+0x3e>
 8016fe0:	2b03      	cmp	r3, #3
 8016fe2:	d029      	beq.n	8017038 <USBD_SetConfig+0x90>
 8016fe4:	e075      	b.n	80170d2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8016fe6:	4b44      	ldr	r3, [pc, #272]	; (80170f8 <USBD_SetConfig+0x150>)
 8016fe8:	781b      	ldrb	r3, [r3, #0]
 8016fea:	2b00      	cmp	r3, #0
 8016fec:	d020      	beq.n	8017030 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8016fee:	4b42      	ldr	r3, [pc, #264]	; (80170f8 <USBD_SetConfig+0x150>)
 8016ff0:	781b      	ldrb	r3, [r3, #0]
 8016ff2:	461a      	mov	r2, r3
 8016ff4:	687b      	ldr	r3, [r7, #4]
 8016ff6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8016ff8:	4b3f      	ldr	r3, [pc, #252]	; (80170f8 <USBD_SetConfig+0x150>)
 8016ffa:	781b      	ldrb	r3, [r3, #0]
 8016ffc:	4619      	mov	r1, r3
 8016ffe:	6878      	ldr	r0, [r7, #4]
 8017000:	f7fe ffe1 	bl	8015fc6 <USBD_SetClassConfig>
 8017004:	4603      	mov	r3, r0
 8017006:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8017008:	7bfb      	ldrb	r3, [r7, #15]
 801700a:	2b00      	cmp	r3, #0
 801700c:	d008      	beq.n	8017020 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 801700e:	6839      	ldr	r1, [r7, #0]
 8017010:	6878      	ldr	r0, [r7, #4]
 8017012:	f000 f962 	bl	80172da <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8017016:	687b      	ldr	r3, [r7, #4]
 8017018:	2202      	movs	r2, #2
 801701a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801701e:	e065      	b.n	80170ec <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8017020:	6878      	ldr	r0, [r7, #4]
 8017022:	f000 fa25 	bl	8017470 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8017026:	687b      	ldr	r3, [r7, #4]
 8017028:	2203      	movs	r2, #3
 801702a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 801702e:	e05d      	b.n	80170ec <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8017030:	6878      	ldr	r0, [r7, #4]
 8017032:	f000 fa1d 	bl	8017470 <USBD_CtlSendStatus>
      break;
 8017036:	e059      	b.n	80170ec <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8017038:	4b2f      	ldr	r3, [pc, #188]	; (80170f8 <USBD_SetConfig+0x150>)
 801703a:	781b      	ldrb	r3, [r3, #0]
 801703c:	2b00      	cmp	r3, #0
 801703e:	d112      	bne.n	8017066 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8017040:	687b      	ldr	r3, [r7, #4]
 8017042:	2202      	movs	r2, #2
 8017044:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8017048:	4b2b      	ldr	r3, [pc, #172]	; (80170f8 <USBD_SetConfig+0x150>)
 801704a:	781b      	ldrb	r3, [r3, #0]
 801704c:	461a      	mov	r2, r3
 801704e:	687b      	ldr	r3, [r7, #4]
 8017050:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8017052:	4b29      	ldr	r3, [pc, #164]	; (80170f8 <USBD_SetConfig+0x150>)
 8017054:	781b      	ldrb	r3, [r3, #0]
 8017056:	4619      	mov	r1, r3
 8017058:	6878      	ldr	r0, [r7, #4]
 801705a:	f7fe ffd0 	bl	8015ffe <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 801705e:	6878      	ldr	r0, [r7, #4]
 8017060:	f000 fa06 	bl	8017470 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8017064:	e042      	b.n	80170ec <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8017066:	4b24      	ldr	r3, [pc, #144]	; (80170f8 <USBD_SetConfig+0x150>)
 8017068:	781b      	ldrb	r3, [r3, #0]
 801706a:	461a      	mov	r2, r3
 801706c:	687b      	ldr	r3, [r7, #4]
 801706e:	685b      	ldr	r3, [r3, #4]
 8017070:	429a      	cmp	r2, r3
 8017072:	d02a      	beq.n	80170ca <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8017074:	687b      	ldr	r3, [r7, #4]
 8017076:	685b      	ldr	r3, [r3, #4]
 8017078:	b2db      	uxtb	r3, r3
 801707a:	4619      	mov	r1, r3
 801707c:	6878      	ldr	r0, [r7, #4]
 801707e:	f7fe ffbe 	bl	8015ffe <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8017082:	4b1d      	ldr	r3, [pc, #116]	; (80170f8 <USBD_SetConfig+0x150>)
 8017084:	781b      	ldrb	r3, [r3, #0]
 8017086:	461a      	mov	r2, r3
 8017088:	687b      	ldr	r3, [r7, #4]
 801708a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 801708c:	4b1a      	ldr	r3, [pc, #104]	; (80170f8 <USBD_SetConfig+0x150>)
 801708e:	781b      	ldrb	r3, [r3, #0]
 8017090:	4619      	mov	r1, r3
 8017092:	6878      	ldr	r0, [r7, #4]
 8017094:	f7fe ff97 	bl	8015fc6 <USBD_SetClassConfig>
 8017098:	4603      	mov	r3, r0
 801709a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 801709c:	7bfb      	ldrb	r3, [r7, #15]
 801709e:	2b00      	cmp	r3, #0
 80170a0:	d00f      	beq.n	80170c2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80170a2:	6839      	ldr	r1, [r7, #0]
 80170a4:	6878      	ldr	r0, [r7, #4]
 80170a6:	f000 f918 	bl	80172da <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80170aa:	687b      	ldr	r3, [r7, #4]
 80170ac:	685b      	ldr	r3, [r3, #4]
 80170ae:	b2db      	uxtb	r3, r3
 80170b0:	4619      	mov	r1, r3
 80170b2:	6878      	ldr	r0, [r7, #4]
 80170b4:	f7fe ffa3 	bl	8015ffe <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80170b8:	687b      	ldr	r3, [r7, #4]
 80170ba:	2202      	movs	r2, #2
 80170bc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80170c0:	e014      	b.n	80170ec <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80170c2:	6878      	ldr	r0, [r7, #4]
 80170c4:	f000 f9d4 	bl	8017470 <USBD_CtlSendStatus>
      break;
 80170c8:	e010      	b.n	80170ec <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80170ca:	6878      	ldr	r0, [r7, #4]
 80170cc:	f000 f9d0 	bl	8017470 <USBD_CtlSendStatus>
      break;
 80170d0:	e00c      	b.n	80170ec <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80170d2:	6839      	ldr	r1, [r7, #0]
 80170d4:	6878      	ldr	r0, [r7, #4]
 80170d6:	f000 f900 	bl	80172da <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80170da:	4b07      	ldr	r3, [pc, #28]	; (80170f8 <USBD_SetConfig+0x150>)
 80170dc:	781b      	ldrb	r3, [r3, #0]
 80170de:	4619      	mov	r1, r3
 80170e0:	6878      	ldr	r0, [r7, #4]
 80170e2:	f7fe ff8c 	bl	8015ffe <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80170e6:	2303      	movs	r3, #3
 80170e8:	73fb      	strb	r3, [r7, #15]
      break;
 80170ea:	bf00      	nop
  }

  return ret;
 80170ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80170ee:	4618      	mov	r0, r3
 80170f0:	3710      	adds	r7, #16
 80170f2:	46bd      	mov	sp, r7
 80170f4:	bd80      	pop	{r7, pc}
 80170f6:	bf00      	nop
 80170f8:	240016a4 	.word	0x240016a4

080170fc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80170fc:	b580      	push	{r7, lr}
 80170fe:	b082      	sub	sp, #8
 8017100:	af00      	add	r7, sp, #0
 8017102:	6078      	str	r0, [r7, #4]
 8017104:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8017106:	683b      	ldr	r3, [r7, #0]
 8017108:	88db      	ldrh	r3, [r3, #6]
 801710a:	2b01      	cmp	r3, #1
 801710c:	d004      	beq.n	8017118 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 801710e:	6839      	ldr	r1, [r7, #0]
 8017110:	6878      	ldr	r0, [r7, #4]
 8017112:	f000 f8e2 	bl	80172da <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8017116:	e023      	b.n	8017160 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8017118:	687b      	ldr	r3, [r7, #4]
 801711a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801711e:	b2db      	uxtb	r3, r3
 8017120:	2b02      	cmp	r3, #2
 8017122:	dc02      	bgt.n	801712a <USBD_GetConfig+0x2e>
 8017124:	2b00      	cmp	r3, #0
 8017126:	dc03      	bgt.n	8017130 <USBD_GetConfig+0x34>
 8017128:	e015      	b.n	8017156 <USBD_GetConfig+0x5a>
 801712a:	2b03      	cmp	r3, #3
 801712c:	d00b      	beq.n	8017146 <USBD_GetConfig+0x4a>
 801712e:	e012      	b.n	8017156 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8017130:	687b      	ldr	r3, [r7, #4]
 8017132:	2200      	movs	r2, #0
 8017134:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8017136:	687b      	ldr	r3, [r7, #4]
 8017138:	3308      	adds	r3, #8
 801713a:	2201      	movs	r2, #1
 801713c:	4619      	mov	r1, r3
 801713e:	6878      	ldr	r0, [r7, #4]
 8017140:	f000 f93c 	bl	80173bc <USBD_CtlSendData>
        break;
 8017144:	e00c      	b.n	8017160 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8017146:	687b      	ldr	r3, [r7, #4]
 8017148:	3304      	adds	r3, #4
 801714a:	2201      	movs	r2, #1
 801714c:	4619      	mov	r1, r3
 801714e:	6878      	ldr	r0, [r7, #4]
 8017150:	f000 f934 	bl	80173bc <USBD_CtlSendData>
        break;
 8017154:	e004      	b.n	8017160 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8017156:	6839      	ldr	r1, [r7, #0]
 8017158:	6878      	ldr	r0, [r7, #4]
 801715a:	f000 f8be 	bl	80172da <USBD_CtlError>
        break;
 801715e:	bf00      	nop
}
 8017160:	bf00      	nop
 8017162:	3708      	adds	r7, #8
 8017164:	46bd      	mov	sp, r7
 8017166:	bd80      	pop	{r7, pc}

08017168 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017168:	b580      	push	{r7, lr}
 801716a:	b082      	sub	sp, #8
 801716c:	af00      	add	r7, sp, #0
 801716e:	6078      	str	r0, [r7, #4]
 8017170:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8017172:	687b      	ldr	r3, [r7, #4]
 8017174:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8017178:	b2db      	uxtb	r3, r3
 801717a:	3b01      	subs	r3, #1
 801717c:	2b02      	cmp	r3, #2
 801717e:	d81e      	bhi.n	80171be <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8017180:	683b      	ldr	r3, [r7, #0]
 8017182:	88db      	ldrh	r3, [r3, #6]
 8017184:	2b02      	cmp	r3, #2
 8017186:	d004      	beq.n	8017192 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8017188:	6839      	ldr	r1, [r7, #0]
 801718a:	6878      	ldr	r0, [r7, #4]
 801718c:	f000 f8a5 	bl	80172da <USBD_CtlError>
        break;
 8017190:	e01a      	b.n	80171c8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8017192:	687b      	ldr	r3, [r7, #4]
 8017194:	2201      	movs	r2, #1
 8017196:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8017198:	687b      	ldr	r3, [r7, #4]
 801719a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 801719e:	2b00      	cmp	r3, #0
 80171a0:	d005      	beq.n	80171ae <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80171a2:	687b      	ldr	r3, [r7, #4]
 80171a4:	68db      	ldr	r3, [r3, #12]
 80171a6:	f043 0202 	orr.w	r2, r3, #2
 80171aa:	687b      	ldr	r3, [r7, #4]
 80171ac:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80171ae:	687b      	ldr	r3, [r7, #4]
 80171b0:	330c      	adds	r3, #12
 80171b2:	2202      	movs	r2, #2
 80171b4:	4619      	mov	r1, r3
 80171b6:	6878      	ldr	r0, [r7, #4]
 80171b8:	f000 f900 	bl	80173bc <USBD_CtlSendData>
      break;
 80171bc:	e004      	b.n	80171c8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80171be:	6839      	ldr	r1, [r7, #0]
 80171c0:	6878      	ldr	r0, [r7, #4]
 80171c2:	f000 f88a 	bl	80172da <USBD_CtlError>
      break;
 80171c6:	bf00      	nop
  }
}
 80171c8:	bf00      	nop
 80171ca:	3708      	adds	r7, #8
 80171cc:	46bd      	mov	sp, r7
 80171ce:	bd80      	pop	{r7, pc}

080171d0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80171d0:	b580      	push	{r7, lr}
 80171d2:	b082      	sub	sp, #8
 80171d4:	af00      	add	r7, sp, #0
 80171d6:	6078      	str	r0, [r7, #4]
 80171d8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80171da:	683b      	ldr	r3, [r7, #0]
 80171dc:	885b      	ldrh	r3, [r3, #2]
 80171de:	2b01      	cmp	r3, #1
 80171e0:	d107      	bne.n	80171f2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80171e2:	687b      	ldr	r3, [r7, #4]
 80171e4:	2201      	movs	r2, #1
 80171e6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80171ea:	6878      	ldr	r0, [r7, #4]
 80171ec:	f000 f940 	bl	8017470 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80171f0:	e013      	b.n	801721a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80171f2:	683b      	ldr	r3, [r7, #0]
 80171f4:	885b      	ldrh	r3, [r3, #2]
 80171f6:	2b02      	cmp	r3, #2
 80171f8:	d10b      	bne.n	8017212 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80171fa:	683b      	ldr	r3, [r7, #0]
 80171fc:	889b      	ldrh	r3, [r3, #4]
 80171fe:	0a1b      	lsrs	r3, r3, #8
 8017200:	b29b      	uxth	r3, r3
 8017202:	b2da      	uxtb	r2, r3
 8017204:	687b      	ldr	r3, [r7, #4]
 8017206:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 801720a:	6878      	ldr	r0, [r7, #4]
 801720c:	f000 f930 	bl	8017470 <USBD_CtlSendStatus>
}
 8017210:	e003      	b.n	801721a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8017212:	6839      	ldr	r1, [r7, #0]
 8017214:	6878      	ldr	r0, [r7, #4]
 8017216:	f000 f860 	bl	80172da <USBD_CtlError>
}
 801721a:	bf00      	nop
 801721c:	3708      	adds	r7, #8
 801721e:	46bd      	mov	sp, r7
 8017220:	bd80      	pop	{r7, pc}

08017222 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017222:	b580      	push	{r7, lr}
 8017224:	b082      	sub	sp, #8
 8017226:	af00      	add	r7, sp, #0
 8017228:	6078      	str	r0, [r7, #4]
 801722a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801722c:	687b      	ldr	r3, [r7, #4]
 801722e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8017232:	b2db      	uxtb	r3, r3
 8017234:	3b01      	subs	r3, #1
 8017236:	2b02      	cmp	r3, #2
 8017238:	d80b      	bhi.n	8017252 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801723a:	683b      	ldr	r3, [r7, #0]
 801723c:	885b      	ldrh	r3, [r3, #2]
 801723e:	2b01      	cmp	r3, #1
 8017240:	d10c      	bne.n	801725c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8017242:	687b      	ldr	r3, [r7, #4]
 8017244:	2200      	movs	r2, #0
 8017246:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 801724a:	6878      	ldr	r0, [r7, #4]
 801724c:	f000 f910 	bl	8017470 <USBD_CtlSendStatus>
      }
      break;
 8017250:	e004      	b.n	801725c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8017252:	6839      	ldr	r1, [r7, #0]
 8017254:	6878      	ldr	r0, [r7, #4]
 8017256:	f000 f840 	bl	80172da <USBD_CtlError>
      break;
 801725a:	e000      	b.n	801725e <USBD_ClrFeature+0x3c>
      break;
 801725c:	bf00      	nop
  }
}
 801725e:	bf00      	nop
 8017260:	3708      	adds	r7, #8
 8017262:	46bd      	mov	sp, r7
 8017264:	bd80      	pop	{r7, pc}

08017266 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8017266:	b580      	push	{r7, lr}
 8017268:	b084      	sub	sp, #16
 801726a:	af00      	add	r7, sp, #0
 801726c:	6078      	str	r0, [r7, #4]
 801726e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8017270:	683b      	ldr	r3, [r7, #0]
 8017272:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8017274:	68fb      	ldr	r3, [r7, #12]
 8017276:	781a      	ldrb	r2, [r3, #0]
 8017278:	687b      	ldr	r3, [r7, #4]
 801727a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 801727c:	68fb      	ldr	r3, [r7, #12]
 801727e:	3301      	adds	r3, #1
 8017280:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8017282:	68fb      	ldr	r3, [r7, #12]
 8017284:	781a      	ldrb	r2, [r3, #0]
 8017286:	687b      	ldr	r3, [r7, #4]
 8017288:	705a      	strb	r2, [r3, #1]

  pbuff++;
 801728a:	68fb      	ldr	r3, [r7, #12]
 801728c:	3301      	adds	r3, #1
 801728e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8017290:	68f8      	ldr	r0, [r7, #12]
 8017292:	f7ff fa41 	bl	8016718 <SWAPBYTE>
 8017296:	4603      	mov	r3, r0
 8017298:	461a      	mov	r2, r3
 801729a:	687b      	ldr	r3, [r7, #4]
 801729c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 801729e:	68fb      	ldr	r3, [r7, #12]
 80172a0:	3301      	adds	r3, #1
 80172a2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80172a4:	68fb      	ldr	r3, [r7, #12]
 80172a6:	3301      	adds	r3, #1
 80172a8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80172aa:	68f8      	ldr	r0, [r7, #12]
 80172ac:	f7ff fa34 	bl	8016718 <SWAPBYTE>
 80172b0:	4603      	mov	r3, r0
 80172b2:	461a      	mov	r2, r3
 80172b4:	687b      	ldr	r3, [r7, #4]
 80172b6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80172b8:	68fb      	ldr	r3, [r7, #12]
 80172ba:	3301      	adds	r3, #1
 80172bc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80172be:	68fb      	ldr	r3, [r7, #12]
 80172c0:	3301      	adds	r3, #1
 80172c2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80172c4:	68f8      	ldr	r0, [r7, #12]
 80172c6:	f7ff fa27 	bl	8016718 <SWAPBYTE>
 80172ca:	4603      	mov	r3, r0
 80172cc:	461a      	mov	r2, r3
 80172ce:	687b      	ldr	r3, [r7, #4]
 80172d0:	80da      	strh	r2, [r3, #6]
}
 80172d2:	bf00      	nop
 80172d4:	3710      	adds	r7, #16
 80172d6:	46bd      	mov	sp, r7
 80172d8:	bd80      	pop	{r7, pc}

080172da <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80172da:	b580      	push	{r7, lr}
 80172dc:	b082      	sub	sp, #8
 80172de:	af00      	add	r7, sp, #0
 80172e0:	6078      	str	r0, [r7, #4]
 80172e2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80172e4:	2180      	movs	r1, #128	; 0x80
 80172e6:	6878      	ldr	r0, [r7, #4]
 80172e8:	f003 fcbe 	bl	801ac68 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80172ec:	2100      	movs	r1, #0
 80172ee:	6878      	ldr	r0, [r7, #4]
 80172f0:	f003 fcba 	bl	801ac68 <USBD_LL_StallEP>
}
 80172f4:	bf00      	nop
 80172f6:	3708      	adds	r7, #8
 80172f8:	46bd      	mov	sp, r7
 80172fa:	bd80      	pop	{r7, pc}

080172fc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80172fc:	b580      	push	{r7, lr}
 80172fe:	b086      	sub	sp, #24
 8017300:	af00      	add	r7, sp, #0
 8017302:	60f8      	str	r0, [r7, #12]
 8017304:	60b9      	str	r1, [r7, #8]
 8017306:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8017308:	2300      	movs	r3, #0
 801730a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 801730c:	68fb      	ldr	r3, [r7, #12]
 801730e:	2b00      	cmp	r3, #0
 8017310:	d036      	beq.n	8017380 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8017312:	68fb      	ldr	r3, [r7, #12]
 8017314:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8017316:	6938      	ldr	r0, [r7, #16]
 8017318:	f000 f836 	bl	8017388 <USBD_GetLen>
 801731c:	4603      	mov	r3, r0
 801731e:	3301      	adds	r3, #1
 8017320:	b29b      	uxth	r3, r3
 8017322:	005b      	lsls	r3, r3, #1
 8017324:	b29a      	uxth	r2, r3
 8017326:	687b      	ldr	r3, [r7, #4]
 8017328:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 801732a:	7dfb      	ldrb	r3, [r7, #23]
 801732c:	68ba      	ldr	r2, [r7, #8]
 801732e:	4413      	add	r3, r2
 8017330:	687a      	ldr	r2, [r7, #4]
 8017332:	7812      	ldrb	r2, [r2, #0]
 8017334:	701a      	strb	r2, [r3, #0]
  idx++;
 8017336:	7dfb      	ldrb	r3, [r7, #23]
 8017338:	3301      	adds	r3, #1
 801733a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 801733c:	7dfb      	ldrb	r3, [r7, #23]
 801733e:	68ba      	ldr	r2, [r7, #8]
 8017340:	4413      	add	r3, r2
 8017342:	2203      	movs	r2, #3
 8017344:	701a      	strb	r2, [r3, #0]
  idx++;
 8017346:	7dfb      	ldrb	r3, [r7, #23]
 8017348:	3301      	adds	r3, #1
 801734a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 801734c:	e013      	b.n	8017376 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 801734e:	7dfb      	ldrb	r3, [r7, #23]
 8017350:	68ba      	ldr	r2, [r7, #8]
 8017352:	4413      	add	r3, r2
 8017354:	693a      	ldr	r2, [r7, #16]
 8017356:	7812      	ldrb	r2, [r2, #0]
 8017358:	701a      	strb	r2, [r3, #0]
    pdesc++;
 801735a:	693b      	ldr	r3, [r7, #16]
 801735c:	3301      	adds	r3, #1
 801735e:	613b      	str	r3, [r7, #16]
    idx++;
 8017360:	7dfb      	ldrb	r3, [r7, #23]
 8017362:	3301      	adds	r3, #1
 8017364:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8017366:	7dfb      	ldrb	r3, [r7, #23]
 8017368:	68ba      	ldr	r2, [r7, #8]
 801736a:	4413      	add	r3, r2
 801736c:	2200      	movs	r2, #0
 801736e:	701a      	strb	r2, [r3, #0]
    idx++;
 8017370:	7dfb      	ldrb	r3, [r7, #23]
 8017372:	3301      	adds	r3, #1
 8017374:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8017376:	693b      	ldr	r3, [r7, #16]
 8017378:	781b      	ldrb	r3, [r3, #0]
 801737a:	2b00      	cmp	r3, #0
 801737c:	d1e7      	bne.n	801734e <USBD_GetString+0x52>
 801737e:	e000      	b.n	8017382 <USBD_GetString+0x86>
    return;
 8017380:	bf00      	nop
  }
}
 8017382:	3718      	adds	r7, #24
 8017384:	46bd      	mov	sp, r7
 8017386:	bd80      	pop	{r7, pc}

08017388 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8017388:	b480      	push	{r7}
 801738a:	b085      	sub	sp, #20
 801738c:	af00      	add	r7, sp, #0
 801738e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8017390:	2300      	movs	r3, #0
 8017392:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8017394:	687b      	ldr	r3, [r7, #4]
 8017396:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8017398:	e005      	b.n	80173a6 <USBD_GetLen+0x1e>
  {
    len++;
 801739a:	7bfb      	ldrb	r3, [r7, #15]
 801739c:	3301      	adds	r3, #1
 801739e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80173a0:	68bb      	ldr	r3, [r7, #8]
 80173a2:	3301      	adds	r3, #1
 80173a4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80173a6:	68bb      	ldr	r3, [r7, #8]
 80173a8:	781b      	ldrb	r3, [r3, #0]
 80173aa:	2b00      	cmp	r3, #0
 80173ac:	d1f5      	bne.n	801739a <USBD_GetLen+0x12>
  }

  return len;
 80173ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80173b0:	4618      	mov	r0, r3
 80173b2:	3714      	adds	r7, #20
 80173b4:	46bd      	mov	sp, r7
 80173b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80173ba:	4770      	bx	lr

080173bc <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80173bc:	b580      	push	{r7, lr}
 80173be:	b084      	sub	sp, #16
 80173c0:	af00      	add	r7, sp, #0
 80173c2:	60f8      	str	r0, [r7, #12]
 80173c4:	60b9      	str	r1, [r7, #8]
 80173c6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80173c8:	68fb      	ldr	r3, [r7, #12]
 80173ca:	2202      	movs	r2, #2
 80173cc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80173d0:	68fb      	ldr	r3, [r7, #12]
 80173d2:	687a      	ldr	r2, [r7, #4]
 80173d4:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80173d6:	68fb      	ldr	r3, [r7, #12]
 80173d8:	687a      	ldr	r2, [r7, #4]
 80173da:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80173dc:	687b      	ldr	r3, [r7, #4]
 80173de:	68ba      	ldr	r2, [r7, #8]
 80173e0:	2100      	movs	r1, #0
 80173e2:	68f8      	ldr	r0, [r7, #12]
 80173e4:	f003 fcc9 	bl	801ad7a <USBD_LL_Transmit>

  return USBD_OK;
 80173e8:	2300      	movs	r3, #0
}
 80173ea:	4618      	mov	r0, r3
 80173ec:	3710      	adds	r7, #16
 80173ee:	46bd      	mov	sp, r7
 80173f0:	bd80      	pop	{r7, pc}

080173f2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80173f2:	b580      	push	{r7, lr}
 80173f4:	b084      	sub	sp, #16
 80173f6:	af00      	add	r7, sp, #0
 80173f8:	60f8      	str	r0, [r7, #12]
 80173fa:	60b9      	str	r1, [r7, #8]
 80173fc:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80173fe:	687b      	ldr	r3, [r7, #4]
 8017400:	68ba      	ldr	r2, [r7, #8]
 8017402:	2100      	movs	r1, #0
 8017404:	68f8      	ldr	r0, [r7, #12]
 8017406:	f003 fcb8 	bl	801ad7a <USBD_LL_Transmit>

  return USBD_OK;
 801740a:	2300      	movs	r3, #0
}
 801740c:	4618      	mov	r0, r3
 801740e:	3710      	adds	r7, #16
 8017410:	46bd      	mov	sp, r7
 8017412:	bd80      	pop	{r7, pc}

08017414 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8017414:	b580      	push	{r7, lr}
 8017416:	b084      	sub	sp, #16
 8017418:	af00      	add	r7, sp, #0
 801741a:	60f8      	str	r0, [r7, #12]
 801741c:	60b9      	str	r1, [r7, #8]
 801741e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8017420:	68fb      	ldr	r3, [r7, #12]
 8017422:	2203      	movs	r2, #3
 8017424:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8017428:	68fb      	ldr	r3, [r7, #12]
 801742a:	687a      	ldr	r2, [r7, #4]
 801742c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8017430:	68fb      	ldr	r3, [r7, #12]
 8017432:	687a      	ldr	r2, [r7, #4]
 8017434:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8017438:	687b      	ldr	r3, [r7, #4]
 801743a:	68ba      	ldr	r2, [r7, #8]
 801743c:	2100      	movs	r1, #0
 801743e:	68f8      	ldr	r0, [r7, #12]
 8017440:	f003 fcbc 	bl	801adbc <USBD_LL_PrepareReceive>

  return USBD_OK;
 8017444:	2300      	movs	r3, #0
}
 8017446:	4618      	mov	r0, r3
 8017448:	3710      	adds	r7, #16
 801744a:	46bd      	mov	sp, r7
 801744c:	bd80      	pop	{r7, pc}

0801744e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 801744e:	b580      	push	{r7, lr}
 8017450:	b084      	sub	sp, #16
 8017452:	af00      	add	r7, sp, #0
 8017454:	60f8      	str	r0, [r7, #12]
 8017456:	60b9      	str	r1, [r7, #8]
 8017458:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801745a:	687b      	ldr	r3, [r7, #4]
 801745c:	68ba      	ldr	r2, [r7, #8]
 801745e:	2100      	movs	r1, #0
 8017460:	68f8      	ldr	r0, [r7, #12]
 8017462:	f003 fcab 	bl	801adbc <USBD_LL_PrepareReceive>

  return USBD_OK;
 8017466:	2300      	movs	r3, #0
}
 8017468:	4618      	mov	r0, r3
 801746a:	3710      	adds	r7, #16
 801746c:	46bd      	mov	sp, r7
 801746e:	bd80      	pop	{r7, pc}

08017470 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8017470:	b580      	push	{r7, lr}
 8017472:	b082      	sub	sp, #8
 8017474:	af00      	add	r7, sp, #0
 8017476:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8017478:	687b      	ldr	r3, [r7, #4]
 801747a:	2204      	movs	r2, #4
 801747c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8017480:	2300      	movs	r3, #0
 8017482:	2200      	movs	r2, #0
 8017484:	2100      	movs	r1, #0
 8017486:	6878      	ldr	r0, [r7, #4]
 8017488:	f003 fc77 	bl	801ad7a <USBD_LL_Transmit>

  return USBD_OK;
 801748c:	2300      	movs	r3, #0
}
 801748e:	4618      	mov	r0, r3
 8017490:	3708      	adds	r7, #8
 8017492:	46bd      	mov	sp, r7
 8017494:	bd80      	pop	{r7, pc}

08017496 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8017496:	b580      	push	{r7, lr}
 8017498:	b082      	sub	sp, #8
 801749a:	af00      	add	r7, sp, #0
 801749c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 801749e:	687b      	ldr	r3, [r7, #4]
 80174a0:	2205      	movs	r2, #5
 80174a2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80174a6:	2300      	movs	r3, #0
 80174a8:	2200      	movs	r2, #0
 80174aa:	2100      	movs	r1, #0
 80174ac:	6878      	ldr	r0, [r7, #4]
 80174ae:	f003 fc85 	bl	801adbc <USBD_LL_PrepareReceive>

  return USBD_OK;
 80174b2:	2300      	movs	r3, #0
}
 80174b4:	4618      	mov	r0, r3
 80174b6:	3708      	adds	r7, #8
 80174b8:	46bd      	mov	sp, r7
 80174ba:	bd80      	pop	{r7, pc}

080174bc <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80174bc:	b580      	push	{r7, lr}
 80174be:	b084      	sub	sp, #16
 80174c0:	af00      	add	r7, sp, #0
 80174c2:	4603      	mov	r3, r0
 80174c4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80174c6:	79fb      	ldrb	r3, [r7, #7]
 80174c8:	4a08      	ldr	r2, [pc, #32]	; (80174ec <disk_status+0x30>)
 80174ca:	009b      	lsls	r3, r3, #2
 80174cc:	4413      	add	r3, r2
 80174ce:	685b      	ldr	r3, [r3, #4]
 80174d0:	685b      	ldr	r3, [r3, #4]
 80174d2:	79fa      	ldrb	r2, [r7, #7]
 80174d4:	4905      	ldr	r1, [pc, #20]	; (80174ec <disk_status+0x30>)
 80174d6:	440a      	add	r2, r1
 80174d8:	7a12      	ldrb	r2, [r2, #8]
 80174da:	4610      	mov	r0, r2
 80174dc:	4798      	blx	r3
 80174de:	4603      	mov	r3, r0
 80174e0:	73fb      	strb	r3, [r7, #15]
  return stat;
 80174e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80174e4:	4618      	mov	r0, r3
 80174e6:	3710      	adds	r7, #16
 80174e8:	46bd      	mov	sp, r7
 80174ea:	bd80      	pop	{r7, pc}
 80174ec:	240018d0 	.word	0x240018d0

080174f0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80174f0:	b580      	push	{r7, lr}
 80174f2:	b084      	sub	sp, #16
 80174f4:	af00      	add	r7, sp, #0
 80174f6:	4603      	mov	r3, r0
 80174f8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80174fa:	2300      	movs	r3, #0
 80174fc:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80174fe:	79fb      	ldrb	r3, [r7, #7]
 8017500:	4a0d      	ldr	r2, [pc, #52]	; (8017538 <disk_initialize+0x48>)
 8017502:	5cd3      	ldrb	r3, [r2, r3]
 8017504:	2b00      	cmp	r3, #0
 8017506:	d111      	bne.n	801752c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8017508:	79fb      	ldrb	r3, [r7, #7]
 801750a:	4a0b      	ldr	r2, [pc, #44]	; (8017538 <disk_initialize+0x48>)
 801750c:	2101      	movs	r1, #1
 801750e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8017510:	79fb      	ldrb	r3, [r7, #7]
 8017512:	4a09      	ldr	r2, [pc, #36]	; (8017538 <disk_initialize+0x48>)
 8017514:	009b      	lsls	r3, r3, #2
 8017516:	4413      	add	r3, r2
 8017518:	685b      	ldr	r3, [r3, #4]
 801751a:	681b      	ldr	r3, [r3, #0]
 801751c:	79fa      	ldrb	r2, [r7, #7]
 801751e:	4906      	ldr	r1, [pc, #24]	; (8017538 <disk_initialize+0x48>)
 8017520:	440a      	add	r2, r1
 8017522:	7a12      	ldrb	r2, [r2, #8]
 8017524:	4610      	mov	r0, r2
 8017526:	4798      	blx	r3
 8017528:	4603      	mov	r3, r0
 801752a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 801752c:	7bfb      	ldrb	r3, [r7, #15]
}
 801752e:	4618      	mov	r0, r3
 8017530:	3710      	adds	r7, #16
 8017532:	46bd      	mov	sp, r7
 8017534:	bd80      	pop	{r7, pc}
 8017536:	bf00      	nop
 8017538:	240018d0 	.word	0x240018d0

0801753c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 801753c:	b590      	push	{r4, r7, lr}
 801753e:	b087      	sub	sp, #28
 8017540:	af00      	add	r7, sp, #0
 8017542:	60b9      	str	r1, [r7, #8]
 8017544:	607a      	str	r2, [r7, #4]
 8017546:	603b      	str	r3, [r7, #0]
 8017548:	4603      	mov	r3, r0
 801754a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 801754c:	7bfb      	ldrb	r3, [r7, #15]
 801754e:	4a0a      	ldr	r2, [pc, #40]	; (8017578 <disk_read+0x3c>)
 8017550:	009b      	lsls	r3, r3, #2
 8017552:	4413      	add	r3, r2
 8017554:	685b      	ldr	r3, [r3, #4]
 8017556:	689c      	ldr	r4, [r3, #8]
 8017558:	7bfb      	ldrb	r3, [r7, #15]
 801755a:	4a07      	ldr	r2, [pc, #28]	; (8017578 <disk_read+0x3c>)
 801755c:	4413      	add	r3, r2
 801755e:	7a18      	ldrb	r0, [r3, #8]
 8017560:	683b      	ldr	r3, [r7, #0]
 8017562:	687a      	ldr	r2, [r7, #4]
 8017564:	68b9      	ldr	r1, [r7, #8]
 8017566:	47a0      	blx	r4
 8017568:	4603      	mov	r3, r0
 801756a:	75fb      	strb	r3, [r7, #23]
  return res;
 801756c:	7dfb      	ldrb	r3, [r7, #23]
}
 801756e:	4618      	mov	r0, r3
 8017570:	371c      	adds	r7, #28
 8017572:	46bd      	mov	sp, r7
 8017574:	bd90      	pop	{r4, r7, pc}
 8017576:	bf00      	nop
 8017578:	240018d0 	.word	0x240018d0

0801757c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 801757c:	b590      	push	{r4, r7, lr}
 801757e:	b087      	sub	sp, #28
 8017580:	af00      	add	r7, sp, #0
 8017582:	60b9      	str	r1, [r7, #8]
 8017584:	607a      	str	r2, [r7, #4]
 8017586:	603b      	str	r3, [r7, #0]
 8017588:	4603      	mov	r3, r0
 801758a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 801758c:	7bfb      	ldrb	r3, [r7, #15]
 801758e:	4a0a      	ldr	r2, [pc, #40]	; (80175b8 <disk_write+0x3c>)
 8017590:	009b      	lsls	r3, r3, #2
 8017592:	4413      	add	r3, r2
 8017594:	685b      	ldr	r3, [r3, #4]
 8017596:	68dc      	ldr	r4, [r3, #12]
 8017598:	7bfb      	ldrb	r3, [r7, #15]
 801759a:	4a07      	ldr	r2, [pc, #28]	; (80175b8 <disk_write+0x3c>)
 801759c:	4413      	add	r3, r2
 801759e:	7a18      	ldrb	r0, [r3, #8]
 80175a0:	683b      	ldr	r3, [r7, #0]
 80175a2:	687a      	ldr	r2, [r7, #4]
 80175a4:	68b9      	ldr	r1, [r7, #8]
 80175a6:	47a0      	blx	r4
 80175a8:	4603      	mov	r3, r0
 80175aa:	75fb      	strb	r3, [r7, #23]
  return res;
 80175ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80175ae:	4618      	mov	r0, r3
 80175b0:	371c      	adds	r7, #28
 80175b2:	46bd      	mov	sp, r7
 80175b4:	bd90      	pop	{r4, r7, pc}
 80175b6:	bf00      	nop
 80175b8:	240018d0 	.word	0x240018d0

080175bc <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80175bc:	b580      	push	{r7, lr}
 80175be:	b084      	sub	sp, #16
 80175c0:	af00      	add	r7, sp, #0
 80175c2:	4603      	mov	r3, r0
 80175c4:	603a      	str	r2, [r7, #0]
 80175c6:	71fb      	strb	r3, [r7, #7]
 80175c8:	460b      	mov	r3, r1
 80175ca:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80175cc:	79fb      	ldrb	r3, [r7, #7]
 80175ce:	4a09      	ldr	r2, [pc, #36]	; (80175f4 <disk_ioctl+0x38>)
 80175d0:	009b      	lsls	r3, r3, #2
 80175d2:	4413      	add	r3, r2
 80175d4:	685b      	ldr	r3, [r3, #4]
 80175d6:	691b      	ldr	r3, [r3, #16]
 80175d8:	79fa      	ldrb	r2, [r7, #7]
 80175da:	4906      	ldr	r1, [pc, #24]	; (80175f4 <disk_ioctl+0x38>)
 80175dc:	440a      	add	r2, r1
 80175de:	7a10      	ldrb	r0, [r2, #8]
 80175e0:	79b9      	ldrb	r1, [r7, #6]
 80175e2:	683a      	ldr	r2, [r7, #0]
 80175e4:	4798      	blx	r3
 80175e6:	4603      	mov	r3, r0
 80175e8:	73fb      	strb	r3, [r7, #15]
  return res;
 80175ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80175ec:	4618      	mov	r0, r3
 80175ee:	3710      	adds	r7, #16
 80175f0:	46bd      	mov	sp, r7
 80175f2:	bd80      	pop	{r7, pc}
 80175f4:	240018d0 	.word	0x240018d0

080175f8 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80175f8:	b480      	push	{r7}
 80175fa:	b085      	sub	sp, #20
 80175fc:	af00      	add	r7, sp, #0
 80175fe:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8017600:	687b      	ldr	r3, [r7, #4]
 8017602:	3301      	adds	r3, #1
 8017604:	781b      	ldrb	r3, [r3, #0]
 8017606:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8017608:	89fb      	ldrh	r3, [r7, #14]
 801760a:	021b      	lsls	r3, r3, #8
 801760c:	b21a      	sxth	r2, r3
 801760e:	687b      	ldr	r3, [r7, #4]
 8017610:	781b      	ldrb	r3, [r3, #0]
 8017612:	b21b      	sxth	r3, r3
 8017614:	4313      	orrs	r3, r2
 8017616:	b21b      	sxth	r3, r3
 8017618:	81fb      	strh	r3, [r7, #14]
	return rv;
 801761a:	89fb      	ldrh	r3, [r7, #14]
}
 801761c:	4618      	mov	r0, r3
 801761e:	3714      	adds	r7, #20
 8017620:	46bd      	mov	sp, r7
 8017622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017626:	4770      	bx	lr

08017628 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8017628:	b480      	push	{r7}
 801762a:	b085      	sub	sp, #20
 801762c:	af00      	add	r7, sp, #0
 801762e:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8017630:	687b      	ldr	r3, [r7, #4]
 8017632:	3303      	adds	r3, #3
 8017634:	781b      	ldrb	r3, [r3, #0]
 8017636:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8017638:	68fb      	ldr	r3, [r7, #12]
 801763a:	021b      	lsls	r3, r3, #8
 801763c:	687a      	ldr	r2, [r7, #4]
 801763e:	3202      	adds	r2, #2
 8017640:	7812      	ldrb	r2, [r2, #0]
 8017642:	4313      	orrs	r3, r2
 8017644:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8017646:	68fb      	ldr	r3, [r7, #12]
 8017648:	021b      	lsls	r3, r3, #8
 801764a:	687a      	ldr	r2, [r7, #4]
 801764c:	3201      	adds	r2, #1
 801764e:	7812      	ldrb	r2, [r2, #0]
 8017650:	4313      	orrs	r3, r2
 8017652:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8017654:	68fb      	ldr	r3, [r7, #12]
 8017656:	021b      	lsls	r3, r3, #8
 8017658:	687a      	ldr	r2, [r7, #4]
 801765a:	7812      	ldrb	r2, [r2, #0]
 801765c:	4313      	orrs	r3, r2
 801765e:	60fb      	str	r3, [r7, #12]
	return rv;
 8017660:	68fb      	ldr	r3, [r7, #12]
}
 8017662:	4618      	mov	r0, r3
 8017664:	3714      	adds	r7, #20
 8017666:	46bd      	mov	sp, r7
 8017668:	f85d 7b04 	ldr.w	r7, [sp], #4
 801766c:	4770      	bx	lr

0801766e <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 801766e:	b480      	push	{r7}
 8017670:	b083      	sub	sp, #12
 8017672:	af00      	add	r7, sp, #0
 8017674:	6078      	str	r0, [r7, #4]
 8017676:	460b      	mov	r3, r1
 8017678:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 801767a:	687b      	ldr	r3, [r7, #4]
 801767c:	1c5a      	adds	r2, r3, #1
 801767e:	607a      	str	r2, [r7, #4]
 8017680:	887a      	ldrh	r2, [r7, #2]
 8017682:	b2d2      	uxtb	r2, r2
 8017684:	701a      	strb	r2, [r3, #0]
 8017686:	887b      	ldrh	r3, [r7, #2]
 8017688:	0a1b      	lsrs	r3, r3, #8
 801768a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 801768c:	687b      	ldr	r3, [r7, #4]
 801768e:	1c5a      	adds	r2, r3, #1
 8017690:	607a      	str	r2, [r7, #4]
 8017692:	887a      	ldrh	r2, [r7, #2]
 8017694:	b2d2      	uxtb	r2, r2
 8017696:	701a      	strb	r2, [r3, #0]
}
 8017698:	bf00      	nop
 801769a:	370c      	adds	r7, #12
 801769c:	46bd      	mov	sp, r7
 801769e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80176a2:	4770      	bx	lr

080176a4 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80176a4:	b480      	push	{r7}
 80176a6:	b083      	sub	sp, #12
 80176a8:	af00      	add	r7, sp, #0
 80176aa:	6078      	str	r0, [r7, #4]
 80176ac:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80176ae:	687b      	ldr	r3, [r7, #4]
 80176b0:	1c5a      	adds	r2, r3, #1
 80176b2:	607a      	str	r2, [r7, #4]
 80176b4:	683a      	ldr	r2, [r7, #0]
 80176b6:	b2d2      	uxtb	r2, r2
 80176b8:	701a      	strb	r2, [r3, #0]
 80176ba:	683b      	ldr	r3, [r7, #0]
 80176bc:	0a1b      	lsrs	r3, r3, #8
 80176be:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80176c0:	687b      	ldr	r3, [r7, #4]
 80176c2:	1c5a      	adds	r2, r3, #1
 80176c4:	607a      	str	r2, [r7, #4]
 80176c6:	683a      	ldr	r2, [r7, #0]
 80176c8:	b2d2      	uxtb	r2, r2
 80176ca:	701a      	strb	r2, [r3, #0]
 80176cc:	683b      	ldr	r3, [r7, #0]
 80176ce:	0a1b      	lsrs	r3, r3, #8
 80176d0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80176d2:	687b      	ldr	r3, [r7, #4]
 80176d4:	1c5a      	adds	r2, r3, #1
 80176d6:	607a      	str	r2, [r7, #4]
 80176d8:	683a      	ldr	r2, [r7, #0]
 80176da:	b2d2      	uxtb	r2, r2
 80176dc:	701a      	strb	r2, [r3, #0]
 80176de:	683b      	ldr	r3, [r7, #0]
 80176e0:	0a1b      	lsrs	r3, r3, #8
 80176e2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80176e4:	687b      	ldr	r3, [r7, #4]
 80176e6:	1c5a      	adds	r2, r3, #1
 80176e8:	607a      	str	r2, [r7, #4]
 80176ea:	683a      	ldr	r2, [r7, #0]
 80176ec:	b2d2      	uxtb	r2, r2
 80176ee:	701a      	strb	r2, [r3, #0]
}
 80176f0:	bf00      	nop
 80176f2:	370c      	adds	r7, #12
 80176f4:	46bd      	mov	sp, r7
 80176f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80176fa:	4770      	bx	lr

080176fc <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80176fc:	b480      	push	{r7}
 80176fe:	b087      	sub	sp, #28
 8017700:	af00      	add	r7, sp, #0
 8017702:	60f8      	str	r0, [r7, #12]
 8017704:	60b9      	str	r1, [r7, #8]
 8017706:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8017708:	68fb      	ldr	r3, [r7, #12]
 801770a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 801770c:	68bb      	ldr	r3, [r7, #8]
 801770e:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8017710:	687b      	ldr	r3, [r7, #4]
 8017712:	2b00      	cmp	r3, #0
 8017714:	d00d      	beq.n	8017732 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8017716:	693a      	ldr	r2, [r7, #16]
 8017718:	1c53      	adds	r3, r2, #1
 801771a:	613b      	str	r3, [r7, #16]
 801771c:	697b      	ldr	r3, [r7, #20]
 801771e:	1c59      	adds	r1, r3, #1
 8017720:	6179      	str	r1, [r7, #20]
 8017722:	7812      	ldrb	r2, [r2, #0]
 8017724:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8017726:	687b      	ldr	r3, [r7, #4]
 8017728:	3b01      	subs	r3, #1
 801772a:	607b      	str	r3, [r7, #4]
 801772c:	687b      	ldr	r3, [r7, #4]
 801772e:	2b00      	cmp	r3, #0
 8017730:	d1f1      	bne.n	8017716 <mem_cpy+0x1a>
	}
}
 8017732:	bf00      	nop
 8017734:	371c      	adds	r7, #28
 8017736:	46bd      	mov	sp, r7
 8017738:	f85d 7b04 	ldr.w	r7, [sp], #4
 801773c:	4770      	bx	lr

0801773e <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 801773e:	b480      	push	{r7}
 8017740:	b087      	sub	sp, #28
 8017742:	af00      	add	r7, sp, #0
 8017744:	60f8      	str	r0, [r7, #12]
 8017746:	60b9      	str	r1, [r7, #8]
 8017748:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 801774a:	68fb      	ldr	r3, [r7, #12]
 801774c:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 801774e:	697b      	ldr	r3, [r7, #20]
 8017750:	1c5a      	adds	r2, r3, #1
 8017752:	617a      	str	r2, [r7, #20]
 8017754:	68ba      	ldr	r2, [r7, #8]
 8017756:	b2d2      	uxtb	r2, r2
 8017758:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 801775a:	687b      	ldr	r3, [r7, #4]
 801775c:	3b01      	subs	r3, #1
 801775e:	607b      	str	r3, [r7, #4]
 8017760:	687b      	ldr	r3, [r7, #4]
 8017762:	2b00      	cmp	r3, #0
 8017764:	d1f3      	bne.n	801774e <mem_set+0x10>
}
 8017766:	bf00      	nop
 8017768:	bf00      	nop
 801776a:	371c      	adds	r7, #28
 801776c:	46bd      	mov	sp, r7
 801776e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017772:	4770      	bx	lr

08017774 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8017774:	b480      	push	{r7}
 8017776:	b089      	sub	sp, #36	; 0x24
 8017778:	af00      	add	r7, sp, #0
 801777a:	60f8      	str	r0, [r7, #12]
 801777c:	60b9      	str	r1, [r7, #8]
 801777e:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8017780:	68fb      	ldr	r3, [r7, #12]
 8017782:	61fb      	str	r3, [r7, #28]
 8017784:	68bb      	ldr	r3, [r7, #8]
 8017786:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8017788:	2300      	movs	r3, #0
 801778a:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 801778c:	69fb      	ldr	r3, [r7, #28]
 801778e:	1c5a      	adds	r2, r3, #1
 8017790:	61fa      	str	r2, [r7, #28]
 8017792:	781b      	ldrb	r3, [r3, #0]
 8017794:	4619      	mov	r1, r3
 8017796:	69bb      	ldr	r3, [r7, #24]
 8017798:	1c5a      	adds	r2, r3, #1
 801779a:	61ba      	str	r2, [r7, #24]
 801779c:	781b      	ldrb	r3, [r3, #0]
 801779e:	1acb      	subs	r3, r1, r3
 80177a0:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80177a2:	687b      	ldr	r3, [r7, #4]
 80177a4:	3b01      	subs	r3, #1
 80177a6:	607b      	str	r3, [r7, #4]
 80177a8:	687b      	ldr	r3, [r7, #4]
 80177aa:	2b00      	cmp	r3, #0
 80177ac:	d002      	beq.n	80177b4 <mem_cmp+0x40>
 80177ae:	697b      	ldr	r3, [r7, #20]
 80177b0:	2b00      	cmp	r3, #0
 80177b2:	d0eb      	beq.n	801778c <mem_cmp+0x18>

	return r;
 80177b4:	697b      	ldr	r3, [r7, #20]
}
 80177b6:	4618      	mov	r0, r3
 80177b8:	3724      	adds	r7, #36	; 0x24
 80177ba:	46bd      	mov	sp, r7
 80177bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80177c0:	4770      	bx	lr

080177c2 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80177c2:	b480      	push	{r7}
 80177c4:	b083      	sub	sp, #12
 80177c6:	af00      	add	r7, sp, #0
 80177c8:	6078      	str	r0, [r7, #4]
 80177ca:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80177cc:	e002      	b.n	80177d4 <chk_chr+0x12>
 80177ce:	687b      	ldr	r3, [r7, #4]
 80177d0:	3301      	adds	r3, #1
 80177d2:	607b      	str	r3, [r7, #4]
 80177d4:	687b      	ldr	r3, [r7, #4]
 80177d6:	781b      	ldrb	r3, [r3, #0]
 80177d8:	2b00      	cmp	r3, #0
 80177da:	d005      	beq.n	80177e8 <chk_chr+0x26>
 80177dc:	687b      	ldr	r3, [r7, #4]
 80177de:	781b      	ldrb	r3, [r3, #0]
 80177e0:	461a      	mov	r2, r3
 80177e2:	683b      	ldr	r3, [r7, #0]
 80177e4:	4293      	cmp	r3, r2
 80177e6:	d1f2      	bne.n	80177ce <chk_chr+0xc>
	return *str;
 80177e8:	687b      	ldr	r3, [r7, #4]
 80177ea:	781b      	ldrb	r3, [r3, #0]
}
 80177ec:	4618      	mov	r0, r3
 80177ee:	370c      	adds	r7, #12
 80177f0:	46bd      	mov	sp, r7
 80177f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80177f6:	4770      	bx	lr

080177f8 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80177f8:	b480      	push	{r7}
 80177fa:	b085      	sub	sp, #20
 80177fc:	af00      	add	r7, sp, #0
 80177fe:	6078      	str	r0, [r7, #4]
 8017800:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8017802:	2300      	movs	r3, #0
 8017804:	60bb      	str	r3, [r7, #8]
 8017806:	68bb      	ldr	r3, [r7, #8]
 8017808:	60fb      	str	r3, [r7, #12]
 801780a:	e029      	b.n	8017860 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 801780c:	4a27      	ldr	r2, [pc, #156]	; (80178ac <chk_lock+0xb4>)
 801780e:	68fb      	ldr	r3, [r7, #12]
 8017810:	011b      	lsls	r3, r3, #4
 8017812:	4413      	add	r3, r2
 8017814:	681b      	ldr	r3, [r3, #0]
 8017816:	2b00      	cmp	r3, #0
 8017818:	d01d      	beq.n	8017856 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 801781a:	4a24      	ldr	r2, [pc, #144]	; (80178ac <chk_lock+0xb4>)
 801781c:	68fb      	ldr	r3, [r7, #12]
 801781e:	011b      	lsls	r3, r3, #4
 8017820:	4413      	add	r3, r2
 8017822:	681a      	ldr	r2, [r3, #0]
 8017824:	687b      	ldr	r3, [r7, #4]
 8017826:	681b      	ldr	r3, [r3, #0]
 8017828:	429a      	cmp	r2, r3
 801782a:	d116      	bne.n	801785a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 801782c:	4a1f      	ldr	r2, [pc, #124]	; (80178ac <chk_lock+0xb4>)
 801782e:	68fb      	ldr	r3, [r7, #12]
 8017830:	011b      	lsls	r3, r3, #4
 8017832:	4413      	add	r3, r2
 8017834:	3304      	adds	r3, #4
 8017836:	681a      	ldr	r2, [r3, #0]
 8017838:	687b      	ldr	r3, [r7, #4]
 801783a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 801783c:	429a      	cmp	r2, r3
 801783e:	d10c      	bne.n	801785a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8017840:	4a1a      	ldr	r2, [pc, #104]	; (80178ac <chk_lock+0xb4>)
 8017842:	68fb      	ldr	r3, [r7, #12]
 8017844:	011b      	lsls	r3, r3, #4
 8017846:	4413      	add	r3, r2
 8017848:	3308      	adds	r3, #8
 801784a:	681a      	ldr	r2, [r3, #0]
 801784c:	687b      	ldr	r3, [r7, #4]
 801784e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8017850:	429a      	cmp	r2, r3
 8017852:	d102      	bne.n	801785a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8017854:	e007      	b.n	8017866 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8017856:	2301      	movs	r3, #1
 8017858:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 801785a:	68fb      	ldr	r3, [r7, #12]
 801785c:	3301      	adds	r3, #1
 801785e:	60fb      	str	r3, [r7, #12]
 8017860:	68fb      	ldr	r3, [r7, #12]
 8017862:	2b01      	cmp	r3, #1
 8017864:	d9d2      	bls.n	801780c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8017866:	68fb      	ldr	r3, [r7, #12]
 8017868:	2b02      	cmp	r3, #2
 801786a:	d109      	bne.n	8017880 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 801786c:	68bb      	ldr	r3, [r7, #8]
 801786e:	2b00      	cmp	r3, #0
 8017870:	d102      	bne.n	8017878 <chk_lock+0x80>
 8017872:	683b      	ldr	r3, [r7, #0]
 8017874:	2b02      	cmp	r3, #2
 8017876:	d101      	bne.n	801787c <chk_lock+0x84>
 8017878:	2300      	movs	r3, #0
 801787a:	e010      	b.n	801789e <chk_lock+0xa6>
 801787c:	2312      	movs	r3, #18
 801787e:	e00e      	b.n	801789e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8017880:	683b      	ldr	r3, [r7, #0]
 8017882:	2b00      	cmp	r3, #0
 8017884:	d108      	bne.n	8017898 <chk_lock+0xa0>
 8017886:	4a09      	ldr	r2, [pc, #36]	; (80178ac <chk_lock+0xb4>)
 8017888:	68fb      	ldr	r3, [r7, #12]
 801788a:	011b      	lsls	r3, r3, #4
 801788c:	4413      	add	r3, r2
 801788e:	330c      	adds	r3, #12
 8017890:	881b      	ldrh	r3, [r3, #0]
 8017892:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8017896:	d101      	bne.n	801789c <chk_lock+0xa4>
 8017898:	2310      	movs	r3, #16
 801789a:	e000      	b.n	801789e <chk_lock+0xa6>
 801789c:	2300      	movs	r3, #0
}
 801789e:	4618      	mov	r0, r3
 80178a0:	3714      	adds	r7, #20
 80178a2:	46bd      	mov	sp, r7
 80178a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178a8:	4770      	bx	lr
 80178aa:	bf00      	nop
 80178ac:	240016b0 	.word	0x240016b0

080178b0 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80178b0:	b480      	push	{r7}
 80178b2:	b083      	sub	sp, #12
 80178b4:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80178b6:	2300      	movs	r3, #0
 80178b8:	607b      	str	r3, [r7, #4]
 80178ba:	e002      	b.n	80178c2 <enq_lock+0x12>
 80178bc:	687b      	ldr	r3, [r7, #4]
 80178be:	3301      	adds	r3, #1
 80178c0:	607b      	str	r3, [r7, #4]
 80178c2:	687b      	ldr	r3, [r7, #4]
 80178c4:	2b01      	cmp	r3, #1
 80178c6:	d806      	bhi.n	80178d6 <enq_lock+0x26>
 80178c8:	4a09      	ldr	r2, [pc, #36]	; (80178f0 <enq_lock+0x40>)
 80178ca:	687b      	ldr	r3, [r7, #4]
 80178cc:	011b      	lsls	r3, r3, #4
 80178ce:	4413      	add	r3, r2
 80178d0:	681b      	ldr	r3, [r3, #0]
 80178d2:	2b00      	cmp	r3, #0
 80178d4:	d1f2      	bne.n	80178bc <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80178d6:	687b      	ldr	r3, [r7, #4]
 80178d8:	2b02      	cmp	r3, #2
 80178da:	bf14      	ite	ne
 80178dc:	2301      	movne	r3, #1
 80178de:	2300      	moveq	r3, #0
 80178e0:	b2db      	uxtb	r3, r3
}
 80178e2:	4618      	mov	r0, r3
 80178e4:	370c      	adds	r7, #12
 80178e6:	46bd      	mov	sp, r7
 80178e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178ec:	4770      	bx	lr
 80178ee:	bf00      	nop
 80178f0:	240016b0 	.word	0x240016b0

080178f4 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80178f4:	b480      	push	{r7}
 80178f6:	b085      	sub	sp, #20
 80178f8:	af00      	add	r7, sp, #0
 80178fa:	6078      	str	r0, [r7, #4]
 80178fc:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80178fe:	2300      	movs	r3, #0
 8017900:	60fb      	str	r3, [r7, #12]
 8017902:	e01f      	b.n	8017944 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8017904:	4a41      	ldr	r2, [pc, #260]	; (8017a0c <inc_lock+0x118>)
 8017906:	68fb      	ldr	r3, [r7, #12]
 8017908:	011b      	lsls	r3, r3, #4
 801790a:	4413      	add	r3, r2
 801790c:	681a      	ldr	r2, [r3, #0]
 801790e:	687b      	ldr	r3, [r7, #4]
 8017910:	681b      	ldr	r3, [r3, #0]
 8017912:	429a      	cmp	r2, r3
 8017914:	d113      	bne.n	801793e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8017916:	4a3d      	ldr	r2, [pc, #244]	; (8017a0c <inc_lock+0x118>)
 8017918:	68fb      	ldr	r3, [r7, #12]
 801791a:	011b      	lsls	r3, r3, #4
 801791c:	4413      	add	r3, r2
 801791e:	3304      	adds	r3, #4
 8017920:	681a      	ldr	r2, [r3, #0]
 8017922:	687b      	ldr	r3, [r7, #4]
 8017924:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8017926:	429a      	cmp	r2, r3
 8017928:	d109      	bne.n	801793e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 801792a:	4a38      	ldr	r2, [pc, #224]	; (8017a0c <inc_lock+0x118>)
 801792c:	68fb      	ldr	r3, [r7, #12]
 801792e:	011b      	lsls	r3, r3, #4
 8017930:	4413      	add	r3, r2
 8017932:	3308      	adds	r3, #8
 8017934:	681a      	ldr	r2, [r3, #0]
 8017936:	687b      	ldr	r3, [r7, #4]
 8017938:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 801793a:	429a      	cmp	r2, r3
 801793c:	d006      	beq.n	801794c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 801793e:	68fb      	ldr	r3, [r7, #12]
 8017940:	3301      	adds	r3, #1
 8017942:	60fb      	str	r3, [r7, #12]
 8017944:	68fb      	ldr	r3, [r7, #12]
 8017946:	2b01      	cmp	r3, #1
 8017948:	d9dc      	bls.n	8017904 <inc_lock+0x10>
 801794a:	e000      	b.n	801794e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 801794c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 801794e:	68fb      	ldr	r3, [r7, #12]
 8017950:	2b02      	cmp	r3, #2
 8017952:	d132      	bne.n	80179ba <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8017954:	2300      	movs	r3, #0
 8017956:	60fb      	str	r3, [r7, #12]
 8017958:	e002      	b.n	8017960 <inc_lock+0x6c>
 801795a:	68fb      	ldr	r3, [r7, #12]
 801795c:	3301      	adds	r3, #1
 801795e:	60fb      	str	r3, [r7, #12]
 8017960:	68fb      	ldr	r3, [r7, #12]
 8017962:	2b01      	cmp	r3, #1
 8017964:	d806      	bhi.n	8017974 <inc_lock+0x80>
 8017966:	4a29      	ldr	r2, [pc, #164]	; (8017a0c <inc_lock+0x118>)
 8017968:	68fb      	ldr	r3, [r7, #12]
 801796a:	011b      	lsls	r3, r3, #4
 801796c:	4413      	add	r3, r2
 801796e:	681b      	ldr	r3, [r3, #0]
 8017970:	2b00      	cmp	r3, #0
 8017972:	d1f2      	bne.n	801795a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8017974:	68fb      	ldr	r3, [r7, #12]
 8017976:	2b02      	cmp	r3, #2
 8017978:	d101      	bne.n	801797e <inc_lock+0x8a>
 801797a:	2300      	movs	r3, #0
 801797c:	e040      	b.n	8017a00 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 801797e:	687b      	ldr	r3, [r7, #4]
 8017980:	681a      	ldr	r2, [r3, #0]
 8017982:	4922      	ldr	r1, [pc, #136]	; (8017a0c <inc_lock+0x118>)
 8017984:	68fb      	ldr	r3, [r7, #12]
 8017986:	011b      	lsls	r3, r3, #4
 8017988:	440b      	add	r3, r1
 801798a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 801798c:	687b      	ldr	r3, [r7, #4]
 801798e:	689a      	ldr	r2, [r3, #8]
 8017990:	491e      	ldr	r1, [pc, #120]	; (8017a0c <inc_lock+0x118>)
 8017992:	68fb      	ldr	r3, [r7, #12]
 8017994:	011b      	lsls	r3, r3, #4
 8017996:	440b      	add	r3, r1
 8017998:	3304      	adds	r3, #4
 801799a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 801799c:	687b      	ldr	r3, [r7, #4]
 801799e:	695a      	ldr	r2, [r3, #20]
 80179a0:	491a      	ldr	r1, [pc, #104]	; (8017a0c <inc_lock+0x118>)
 80179a2:	68fb      	ldr	r3, [r7, #12]
 80179a4:	011b      	lsls	r3, r3, #4
 80179a6:	440b      	add	r3, r1
 80179a8:	3308      	adds	r3, #8
 80179aa:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80179ac:	4a17      	ldr	r2, [pc, #92]	; (8017a0c <inc_lock+0x118>)
 80179ae:	68fb      	ldr	r3, [r7, #12]
 80179b0:	011b      	lsls	r3, r3, #4
 80179b2:	4413      	add	r3, r2
 80179b4:	330c      	adds	r3, #12
 80179b6:	2200      	movs	r2, #0
 80179b8:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80179ba:	683b      	ldr	r3, [r7, #0]
 80179bc:	2b00      	cmp	r3, #0
 80179be:	d009      	beq.n	80179d4 <inc_lock+0xe0>
 80179c0:	4a12      	ldr	r2, [pc, #72]	; (8017a0c <inc_lock+0x118>)
 80179c2:	68fb      	ldr	r3, [r7, #12]
 80179c4:	011b      	lsls	r3, r3, #4
 80179c6:	4413      	add	r3, r2
 80179c8:	330c      	adds	r3, #12
 80179ca:	881b      	ldrh	r3, [r3, #0]
 80179cc:	2b00      	cmp	r3, #0
 80179ce:	d001      	beq.n	80179d4 <inc_lock+0xe0>
 80179d0:	2300      	movs	r3, #0
 80179d2:	e015      	b.n	8017a00 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80179d4:	683b      	ldr	r3, [r7, #0]
 80179d6:	2b00      	cmp	r3, #0
 80179d8:	d108      	bne.n	80179ec <inc_lock+0xf8>
 80179da:	4a0c      	ldr	r2, [pc, #48]	; (8017a0c <inc_lock+0x118>)
 80179dc:	68fb      	ldr	r3, [r7, #12]
 80179de:	011b      	lsls	r3, r3, #4
 80179e0:	4413      	add	r3, r2
 80179e2:	330c      	adds	r3, #12
 80179e4:	881b      	ldrh	r3, [r3, #0]
 80179e6:	3301      	adds	r3, #1
 80179e8:	b29a      	uxth	r2, r3
 80179ea:	e001      	b.n	80179f0 <inc_lock+0xfc>
 80179ec:	f44f 7280 	mov.w	r2, #256	; 0x100
 80179f0:	4906      	ldr	r1, [pc, #24]	; (8017a0c <inc_lock+0x118>)
 80179f2:	68fb      	ldr	r3, [r7, #12]
 80179f4:	011b      	lsls	r3, r3, #4
 80179f6:	440b      	add	r3, r1
 80179f8:	330c      	adds	r3, #12
 80179fa:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80179fc:	68fb      	ldr	r3, [r7, #12]
 80179fe:	3301      	adds	r3, #1
}
 8017a00:	4618      	mov	r0, r3
 8017a02:	3714      	adds	r7, #20
 8017a04:	46bd      	mov	sp, r7
 8017a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a0a:	4770      	bx	lr
 8017a0c:	240016b0 	.word	0x240016b0

08017a10 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8017a10:	b480      	push	{r7}
 8017a12:	b085      	sub	sp, #20
 8017a14:	af00      	add	r7, sp, #0
 8017a16:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8017a18:	687b      	ldr	r3, [r7, #4]
 8017a1a:	3b01      	subs	r3, #1
 8017a1c:	607b      	str	r3, [r7, #4]
 8017a1e:	687b      	ldr	r3, [r7, #4]
 8017a20:	2b01      	cmp	r3, #1
 8017a22:	d825      	bhi.n	8017a70 <dec_lock+0x60>
		n = Files[i].ctr;
 8017a24:	4a17      	ldr	r2, [pc, #92]	; (8017a84 <dec_lock+0x74>)
 8017a26:	687b      	ldr	r3, [r7, #4]
 8017a28:	011b      	lsls	r3, r3, #4
 8017a2a:	4413      	add	r3, r2
 8017a2c:	330c      	adds	r3, #12
 8017a2e:	881b      	ldrh	r3, [r3, #0]
 8017a30:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8017a32:	89fb      	ldrh	r3, [r7, #14]
 8017a34:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8017a38:	d101      	bne.n	8017a3e <dec_lock+0x2e>
 8017a3a:	2300      	movs	r3, #0
 8017a3c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8017a3e:	89fb      	ldrh	r3, [r7, #14]
 8017a40:	2b00      	cmp	r3, #0
 8017a42:	d002      	beq.n	8017a4a <dec_lock+0x3a>
 8017a44:	89fb      	ldrh	r3, [r7, #14]
 8017a46:	3b01      	subs	r3, #1
 8017a48:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8017a4a:	4a0e      	ldr	r2, [pc, #56]	; (8017a84 <dec_lock+0x74>)
 8017a4c:	687b      	ldr	r3, [r7, #4]
 8017a4e:	011b      	lsls	r3, r3, #4
 8017a50:	4413      	add	r3, r2
 8017a52:	330c      	adds	r3, #12
 8017a54:	89fa      	ldrh	r2, [r7, #14]
 8017a56:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8017a58:	89fb      	ldrh	r3, [r7, #14]
 8017a5a:	2b00      	cmp	r3, #0
 8017a5c:	d105      	bne.n	8017a6a <dec_lock+0x5a>
 8017a5e:	4a09      	ldr	r2, [pc, #36]	; (8017a84 <dec_lock+0x74>)
 8017a60:	687b      	ldr	r3, [r7, #4]
 8017a62:	011b      	lsls	r3, r3, #4
 8017a64:	4413      	add	r3, r2
 8017a66:	2200      	movs	r2, #0
 8017a68:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8017a6a:	2300      	movs	r3, #0
 8017a6c:	737b      	strb	r3, [r7, #13]
 8017a6e:	e001      	b.n	8017a74 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8017a70:	2302      	movs	r3, #2
 8017a72:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8017a74:	7b7b      	ldrb	r3, [r7, #13]
}
 8017a76:	4618      	mov	r0, r3
 8017a78:	3714      	adds	r7, #20
 8017a7a:	46bd      	mov	sp, r7
 8017a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a80:	4770      	bx	lr
 8017a82:	bf00      	nop
 8017a84:	240016b0 	.word	0x240016b0

08017a88 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8017a88:	b480      	push	{r7}
 8017a8a:	b085      	sub	sp, #20
 8017a8c:	af00      	add	r7, sp, #0
 8017a8e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8017a90:	2300      	movs	r3, #0
 8017a92:	60fb      	str	r3, [r7, #12]
 8017a94:	e010      	b.n	8017ab8 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8017a96:	4a0d      	ldr	r2, [pc, #52]	; (8017acc <clear_lock+0x44>)
 8017a98:	68fb      	ldr	r3, [r7, #12]
 8017a9a:	011b      	lsls	r3, r3, #4
 8017a9c:	4413      	add	r3, r2
 8017a9e:	681b      	ldr	r3, [r3, #0]
 8017aa0:	687a      	ldr	r2, [r7, #4]
 8017aa2:	429a      	cmp	r2, r3
 8017aa4:	d105      	bne.n	8017ab2 <clear_lock+0x2a>
 8017aa6:	4a09      	ldr	r2, [pc, #36]	; (8017acc <clear_lock+0x44>)
 8017aa8:	68fb      	ldr	r3, [r7, #12]
 8017aaa:	011b      	lsls	r3, r3, #4
 8017aac:	4413      	add	r3, r2
 8017aae:	2200      	movs	r2, #0
 8017ab0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8017ab2:	68fb      	ldr	r3, [r7, #12]
 8017ab4:	3301      	adds	r3, #1
 8017ab6:	60fb      	str	r3, [r7, #12]
 8017ab8:	68fb      	ldr	r3, [r7, #12]
 8017aba:	2b01      	cmp	r3, #1
 8017abc:	d9eb      	bls.n	8017a96 <clear_lock+0xe>
	}
}
 8017abe:	bf00      	nop
 8017ac0:	bf00      	nop
 8017ac2:	3714      	adds	r7, #20
 8017ac4:	46bd      	mov	sp, r7
 8017ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017aca:	4770      	bx	lr
 8017acc:	240016b0 	.word	0x240016b0

08017ad0 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8017ad0:	b580      	push	{r7, lr}
 8017ad2:	b086      	sub	sp, #24
 8017ad4:	af00      	add	r7, sp, #0
 8017ad6:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8017ad8:	2300      	movs	r3, #0
 8017ada:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8017adc:	687b      	ldr	r3, [r7, #4]
 8017ade:	78db      	ldrb	r3, [r3, #3]
 8017ae0:	2b00      	cmp	r3, #0
 8017ae2:	d034      	beq.n	8017b4e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8017ae4:	687b      	ldr	r3, [r7, #4]
 8017ae6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8017ae8:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8017aea:	687b      	ldr	r3, [r7, #4]
 8017aec:	7858      	ldrb	r0, [r3, #1]
 8017aee:	687b      	ldr	r3, [r7, #4]
 8017af0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8017af4:	2301      	movs	r3, #1
 8017af6:	697a      	ldr	r2, [r7, #20]
 8017af8:	f7ff fd40 	bl	801757c <disk_write>
 8017afc:	4603      	mov	r3, r0
 8017afe:	2b00      	cmp	r3, #0
 8017b00:	d002      	beq.n	8017b08 <sync_window+0x38>
			res = FR_DISK_ERR;
 8017b02:	2301      	movs	r3, #1
 8017b04:	73fb      	strb	r3, [r7, #15]
 8017b06:	e022      	b.n	8017b4e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8017b08:	687b      	ldr	r3, [r7, #4]
 8017b0a:	2200      	movs	r2, #0
 8017b0c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8017b0e:	687b      	ldr	r3, [r7, #4]
 8017b10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017b12:	697a      	ldr	r2, [r7, #20]
 8017b14:	1ad2      	subs	r2, r2, r3
 8017b16:	687b      	ldr	r3, [r7, #4]
 8017b18:	6a1b      	ldr	r3, [r3, #32]
 8017b1a:	429a      	cmp	r2, r3
 8017b1c:	d217      	bcs.n	8017b4e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8017b1e:	687b      	ldr	r3, [r7, #4]
 8017b20:	789b      	ldrb	r3, [r3, #2]
 8017b22:	613b      	str	r3, [r7, #16]
 8017b24:	e010      	b.n	8017b48 <sync_window+0x78>
					wsect += fs->fsize;
 8017b26:	687b      	ldr	r3, [r7, #4]
 8017b28:	6a1b      	ldr	r3, [r3, #32]
 8017b2a:	697a      	ldr	r2, [r7, #20]
 8017b2c:	4413      	add	r3, r2
 8017b2e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8017b30:	687b      	ldr	r3, [r7, #4]
 8017b32:	7858      	ldrb	r0, [r3, #1]
 8017b34:	687b      	ldr	r3, [r7, #4]
 8017b36:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8017b3a:	2301      	movs	r3, #1
 8017b3c:	697a      	ldr	r2, [r7, #20]
 8017b3e:	f7ff fd1d 	bl	801757c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8017b42:	693b      	ldr	r3, [r7, #16]
 8017b44:	3b01      	subs	r3, #1
 8017b46:	613b      	str	r3, [r7, #16]
 8017b48:	693b      	ldr	r3, [r7, #16]
 8017b4a:	2b01      	cmp	r3, #1
 8017b4c:	d8eb      	bhi.n	8017b26 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8017b4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8017b50:	4618      	mov	r0, r3
 8017b52:	3718      	adds	r7, #24
 8017b54:	46bd      	mov	sp, r7
 8017b56:	bd80      	pop	{r7, pc}

08017b58 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8017b58:	b580      	push	{r7, lr}
 8017b5a:	b084      	sub	sp, #16
 8017b5c:	af00      	add	r7, sp, #0
 8017b5e:	6078      	str	r0, [r7, #4]
 8017b60:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8017b62:	2300      	movs	r3, #0
 8017b64:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8017b66:	687b      	ldr	r3, [r7, #4]
 8017b68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8017b6a:	683a      	ldr	r2, [r7, #0]
 8017b6c:	429a      	cmp	r2, r3
 8017b6e:	d01b      	beq.n	8017ba8 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8017b70:	6878      	ldr	r0, [r7, #4]
 8017b72:	f7ff ffad 	bl	8017ad0 <sync_window>
 8017b76:	4603      	mov	r3, r0
 8017b78:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8017b7a:	7bfb      	ldrb	r3, [r7, #15]
 8017b7c:	2b00      	cmp	r3, #0
 8017b7e:	d113      	bne.n	8017ba8 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8017b80:	687b      	ldr	r3, [r7, #4]
 8017b82:	7858      	ldrb	r0, [r3, #1]
 8017b84:	687b      	ldr	r3, [r7, #4]
 8017b86:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8017b8a:	2301      	movs	r3, #1
 8017b8c:	683a      	ldr	r2, [r7, #0]
 8017b8e:	f7ff fcd5 	bl	801753c <disk_read>
 8017b92:	4603      	mov	r3, r0
 8017b94:	2b00      	cmp	r3, #0
 8017b96:	d004      	beq.n	8017ba2 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8017b98:	f04f 33ff 	mov.w	r3, #4294967295
 8017b9c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8017b9e:	2301      	movs	r3, #1
 8017ba0:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8017ba2:	687b      	ldr	r3, [r7, #4]
 8017ba4:	683a      	ldr	r2, [r7, #0]
 8017ba6:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 8017ba8:	7bfb      	ldrb	r3, [r7, #15]
}
 8017baa:	4618      	mov	r0, r3
 8017bac:	3710      	adds	r7, #16
 8017bae:	46bd      	mov	sp, r7
 8017bb0:	bd80      	pop	{r7, pc}
	...

08017bb4 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8017bb4:	b580      	push	{r7, lr}
 8017bb6:	b084      	sub	sp, #16
 8017bb8:	af00      	add	r7, sp, #0
 8017bba:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8017bbc:	6878      	ldr	r0, [r7, #4]
 8017bbe:	f7ff ff87 	bl	8017ad0 <sync_window>
 8017bc2:	4603      	mov	r3, r0
 8017bc4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8017bc6:	7bfb      	ldrb	r3, [r7, #15]
 8017bc8:	2b00      	cmp	r3, #0
 8017bca:	d159      	bne.n	8017c80 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8017bcc:	687b      	ldr	r3, [r7, #4]
 8017bce:	781b      	ldrb	r3, [r3, #0]
 8017bd0:	2b03      	cmp	r3, #3
 8017bd2:	d149      	bne.n	8017c68 <sync_fs+0xb4>
 8017bd4:	687b      	ldr	r3, [r7, #4]
 8017bd6:	791b      	ldrb	r3, [r3, #4]
 8017bd8:	2b01      	cmp	r3, #1
 8017bda:	d145      	bne.n	8017c68 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8017bdc:	687b      	ldr	r3, [r7, #4]
 8017bde:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8017be2:	687b      	ldr	r3, [r7, #4]
 8017be4:	899b      	ldrh	r3, [r3, #12]
 8017be6:	461a      	mov	r2, r3
 8017be8:	2100      	movs	r1, #0
 8017bea:	f7ff fda8 	bl	801773e <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8017bee:	687b      	ldr	r3, [r7, #4]
 8017bf0:	3338      	adds	r3, #56	; 0x38
 8017bf2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8017bf6:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8017bfa:	4618      	mov	r0, r3
 8017bfc:	f7ff fd37 	bl	801766e <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8017c00:	687b      	ldr	r3, [r7, #4]
 8017c02:	3338      	adds	r3, #56	; 0x38
 8017c04:	4921      	ldr	r1, [pc, #132]	; (8017c8c <sync_fs+0xd8>)
 8017c06:	4618      	mov	r0, r3
 8017c08:	f7ff fd4c 	bl	80176a4 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8017c0c:	687b      	ldr	r3, [r7, #4]
 8017c0e:	3338      	adds	r3, #56	; 0x38
 8017c10:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8017c14:	491e      	ldr	r1, [pc, #120]	; (8017c90 <sync_fs+0xdc>)
 8017c16:	4618      	mov	r0, r3
 8017c18:	f7ff fd44 	bl	80176a4 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8017c1c:	687b      	ldr	r3, [r7, #4]
 8017c1e:	3338      	adds	r3, #56	; 0x38
 8017c20:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8017c24:	687b      	ldr	r3, [r7, #4]
 8017c26:	699b      	ldr	r3, [r3, #24]
 8017c28:	4619      	mov	r1, r3
 8017c2a:	4610      	mov	r0, r2
 8017c2c:	f7ff fd3a 	bl	80176a4 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8017c30:	687b      	ldr	r3, [r7, #4]
 8017c32:	3338      	adds	r3, #56	; 0x38
 8017c34:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8017c38:	687b      	ldr	r3, [r7, #4]
 8017c3a:	695b      	ldr	r3, [r3, #20]
 8017c3c:	4619      	mov	r1, r3
 8017c3e:	4610      	mov	r0, r2
 8017c40:	f7ff fd30 	bl	80176a4 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8017c44:	687b      	ldr	r3, [r7, #4]
 8017c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017c48:	1c5a      	adds	r2, r3, #1
 8017c4a:	687b      	ldr	r3, [r7, #4]
 8017c4c:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8017c4e:	687b      	ldr	r3, [r7, #4]
 8017c50:	7858      	ldrb	r0, [r3, #1]
 8017c52:	687b      	ldr	r3, [r7, #4]
 8017c54:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8017c58:	687b      	ldr	r3, [r7, #4]
 8017c5a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8017c5c:	2301      	movs	r3, #1
 8017c5e:	f7ff fc8d 	bl	801757c <disk_write>
			fs->fsi_flag = 0;
 8017c62:	687b      	ldr	r3, [r7, #4]
 8017c64:	2200      	movs	r2, #0
 8017c66:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8017c68:	687b      	ldr	r3, [r7, #4]
 8017c6a:	785b      	ldrb	r3, [r3, #1]
 8017c6c:	2200      	movs	r2, #0
 8017c6e:	2100      	movs	r1, #0
 8017c70:	4618      	mov	r0, r3
 8017c72:	f7ff fca3 	bl	80175bc <disk_ioctl>
 8017c76:	4603      	mov	r3, r0
 8017c78:	2b00      	cmp	r3, #0
 8017c7a:	d001      	beq.n	8017c80 <sync_fs+0xcc>
 8017c7c:	2301      	movs	r3, #1
 8017c7e:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8017c80:	7bfb      	ldrb	r3, [r7, #15]
}
 8017c82:	4618      	mov	r0, r3
 8017c84:	3710      	adds	r7, #16
 8017c86:	46bd      	mov	sp, r7
 8017c88:	bd80      	pop	{r7, pc}
 8017c8a:	bf00      	nop
 8017c8c:	41615252 	.word	0x41615252
 8017c90:	61417272 	.word	0x61417272

08017c94 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8017c94:	b480      	push	{r7}
 8017c96:	b083      	sub	sp, #12
 8017c98:	af00      	add	r7, sp, #0
 8017c9a:	6078      	str	r0, [r7, #4]
 8017c9c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8017c9e:	683b      	ldr	r3, [r7, #0]
 8017ca0:	3b02      	subs	r3, #2
 8017ca2:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8017ca4:	687b      	ldr	r3, [r7, #4]
 8017ca6:	69db      	ldr	r3, [r3, #28]
 8017ca8:	3b02      	subs	r3, #2
 8017caa:	683a      	ldr	r2, [r7, #0]
 8017cac:	429a      	cmp	r2, r3
 8017cae:	d301      	bcc.n	8017cb4 <clust2sect+0x20>
 8017cb0:	2300      	movs	r3, #0
 8017cb2:	e008      	b.n	8017cc6 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8017cb4:	687b      	ldr	r3, [r7, #4]
 8017cb6:	895b      	ldrh	r3, [r3, #10]
 8017cb8:	461a      	mov	r2, r3
 8017cba:	683b      	ldr	r3, [r7, #0]
 8017cbc:	fb03 f202 	mul.w	r2, r3, r2
 8017cc0:	687b      	ldr	r3, [r7, #4]
 8017cc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017cc4:	4413      	add	r3, r2
}
 8017cc6:	4618      	mov	r0, r3
 8017cc8:	370c      	adds	r7, #12
 8017cca:	46bd      	mov	sp, r7
 8017ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017cd0:	4770      	bx	lr

08017cd2 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8017cd2:	b580      	push	{r7, lr}
 8017cd4:	b086      	sub	sp, #24
 8017cd6:	af00      	add	r7, sp, #0
 8017cd8:	6078      	str	r0, [r7, #4]
 8017cda:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8017cdc:	687b      	ldr	r3, [r7, #4]
 8017cde:	681b      	ldr	r3, [r3, #0]
 8017ce0:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8017ce2:	683b      	ldr	r3, [r7, #0]
 8017ce4:	2b01      	cmp	r3, #1
 8017ce6:	d904      	bls.n	8017cf2 <get_fat+0x20>
 8017ce8:	693b      	ldr	r3, [r7, #16]
 8017cea:	69db      	ldr	r3, [r3, #28]
 8017cec:	683a      	ldr	r2, [r7, #0]
 8017cee:	429a      	cmp	r2, r3
 8017cf0:	d302      	bcc.n	8017cf8 <get_fat+0x26>
		val = 1;	/* Internal error */
 8017cf2:	2301      	movs	r3, #1
 8017cf4:	617b      	str	r3, [r7, #20]
 8017cf6:	e0bb      	b.n	8017e70 <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8017cf8:	f04f 33ff 	mov.w	r3, #4294967295
 8017cfc:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8017cfe:	693b      	ldr	r3, [r7, #16]
 8017d00:	781b      	ldrb	r3, [r3, #0]
 8017d02:	2b03      	cmp	r3, #3
 8017d04:	f000 8083 	beq.w	8017e0e <get_fat+0x13c>
 8017d08:	2b03      	cmp	r3, #3
 8017d0a:	f300 80a7 	bgt.w	8017e5c <get_fat+0x18a>
 8017d0e:	2b01      	cmp	r3, #1
 8017d10:	d002      	beq.n	8017d18 <get_fat+0x46>
 8017d12:	2b02      	cmp	r3, #2
 8017d14:	d056      	beq.n	8017dc4 <get_fat+0xf2>
 8017d16:	e0a1      	b.n	8017e5c <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8017d18:	683b      	ldr	r3, [r7, #0]
 8017d1a:	60fb      	str	r3, [r7, #12]
 8017d1c:	68fb      	ldr	r3, [r7, #12]
 8017d1e:	085b      	lsrs	r3, r3, #1
 8017d20:	68fa      	ldr	r2, [r7, #12]
 8017d22:	4413      	add	r3, r2
 8017d24:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8017d26:	693b      	ldr	r3, [r7, #16]
 8017d28:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8017d2a:	693b      	ldr	r3, [r7, #16]
 8017d2c:	899b      	ldrh	r3, [r3, #12]
 8017d2e:	4619      	mov	r1, r3
 8017d30:	68fb      	ldr	r3, [r7, #12]
 8017d32:	fbb3 f3f1 	udiv	r3, r3, r1
 8017d36:	4413      	add	r3, r2
 8017d38:	4619      	mov	r1, r3
 8017d3a:	6938      	ldr	r0, [r7, #16]
 8017d3c:	f7ff ff0c 	bl	8017b58 <move_window>
 8017d40:	4603      	mov	r3, r0
 8017d42:	2b00      	cmp	r3, #0
 8017d44:	f040 808d 	bne.w	8017e62 <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 8017d48:	68fb      	ldr	r3, [r7, #12]
 8017d4a:	1c5a      	adds	r2, r3, #1
 8017d4c:	60fa      	str	r2, [r7, #12]
 8017d4e:	693a      	ldr	r2, [r7, #16]
 8017d50:	8992      	ldrh	r2, [r2, #12]
 8017d52:	fbb3 f1f2 	udiv	r1, r3, r2
 8017d56:	fb01 f202 	mul.w	r2, r1, r2
 8017d5a:	1a9b      	subs	r3, r3, r2
 8017d5c:	693a      	ldr	r2, [r7, #16]
 8017d5e:	4413      	add	r3, r2
 8017d60:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8017d64:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8017d66:	693b      	ldr	r3, [r7, #16]
 8017d68:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8017d6a:	693b      	ldr	r3, [r7, #16]
 8017d6c:	899b      	ldrh	r3, [r3, #12]
 8017d6e:	4619      	mov	r1, r3
 8017d70:	68fb      	ldr	r3, [r7, #12]
 8017d72:	fbb3 f3f1 	udiv	r3, r3, r1
 8017d76:	4413      	add	r3, r2
 8017d78:	4619      	mov	r1, r3
 8017d7a:	6938      	ldr	r0, [r7, #16]
 8017d7c:	f7ff feec 	bl	8017b58 <move_window>
 8017d80:	4603      	mov	r3, r0
 8017d82:	2b00      	cmp	r3, #0
 8017d84:	d16f      	bne.n	8017e66 <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 8017d86:	693b      	ldr	r3, [r7, #16]
 8017d88:	899b      	ldrh	r3, [r3, #12]
 8017d8a:	461a      	mov	r2, r3
 8017d8c:	68fb      	ldr	r3, [r7, #12]
 8017d8e:	fbb3 f1f2 	udiv	r1, r3, r2
 8017d92:	fb01 f202 	mul.w	r2, r1, r2
 8017d96:	1a9b      	subs	r3, r3, r2
 8017d98:	693a      	ldr	r2, [r7, #16]
 8017d9a:	4413      	add	r3, r2
 8017d9c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8017da0:	021b      	lsls	r3, r3, #8
 8017da2:	461a      	mov	r2, r3
 8017da4:	68bb      	ldr	r3, [r7, #8]
 8017da6:	4313      	orrs	r3, r2
 8017da8:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8017daa:	683b      	ldr	r3, [r7, #0]
 8017dac:	f003 0301 	and.w	r3, r3, #1
 8017db0:	2b00      	cmp	r3, #0
 8017db2:	d002      	beq.n	8017dba <get_fat+0xe8>
 8017db4:	68bb      	ldr	r3, [r7, #8]
 8017db6:	091b      	lsrs	r3, r3, #4
 8017db8:	e002      	b.n	8017dc0 <get_fat+0xee>
 8017dba:	68bb      	ldr	r3, [r7, #8]
 8017dbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8017dc0:	617b      	str	r3, [r7, #20]
			break;
 8017dc2:	e055      	b.n	8017e70 <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8017dc4:	693b      	ldr	r3, [r7, #16]
 8017dc6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8017dc8:	693b      	ldr	r3, [r7, #16]
 8017dca:	899b      	ldrh	r3, [r3, #12]
 8017dcc:	085b      	lsrs	r3, r3, #1
 8017dce:	b29b      	uxth	r3, r3
 8017dd0:	4619      	mov	r1, r3
 8017dd2:	683b      	ldr	r3, [r7, #0]
 8017dd4:	fbb3 f3f1 	udiv	r3, r3, r1
 8017dd8:	4413      	add	r3, r2
 8017dda:	4619      	mov	r1, r3
 8017ddc:	6938      	ldr	r0, [r7, #16]
 8017dde:	f7ff febb 	bl	8017b58 <move_window>
 8017de2:	4603      	mov	r3, r0
 8017de4:	2b00      	cmp	r3, #0
 8017de6:	d140      	bne.n	8017e6a <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8017de8:	693b      	ldr	r3, [r7, #16]
 8017dea:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8017dee:	683b      	ldr	r3, [r7, #0]
 8017df0:	005b      	lsls	r3, r3, #1
 8017df2:	693a      	ldr	r2, [r7, #16]
 8017df4:	8992      	ldrh	r2, [r2, #12]
 8017df6:	fbb3 f0f2 	udiv	r0, r3, r2
 8017dfa:	fb00 f202 	mul.w	r2, r0, r2
 8017dfe:	1a9b      	subs	r3, r3, r2
 8017e00:	440b      	add	r3, r1
 8017e02:	4618      	mov	r0, r3
 8017e04:	f7ff fbf8 	bl	80175f8 <ld_word>
 8017e08:	4603      	mov	r3, r0
 8017e0a:	617b      	str	r3, [r7, #20]
			break;
 8017e0c:	e030      	b.n	8017e70 <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8017e0e:	693b      	ldr	r3, [r7, #16]
 8017e10:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8017e12:	693b      	ldr	r3, [r7, #16]
 8017e14:	899b      	ldrh	r3, [r3, #12]
 8017e16:	089b      	lsrs	r3, r3, #2
 8017e18:	b29b      	uxth	r3, r3
 8017e1a:	4619      	mov	r1, r3
 8017e1c:	683b      	ldr	r3, [r7, #0]
 8017e1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8017e22:	4413      	add	r3, r2
 8017e24:	4619      	mov	r1, r3
 8017e26:	6938      	ldr	r0, [r7, #16]
 8017e28:	f7ff fe96 	bl	8017b58 <move_window>
 8017e2c:	4603      	mov	r3, r0
 8017e2e:	2b00      	cmp	r3, #0
 8017e30:	d11d      	bne.n	8017e6e <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8017e32:	693b      	ldr	r3, [r7, #16]
 8017e34:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8017e38:	683b      	ldr	r3, [r7, #0]
 8017e3a:	009b      	lsls	r3, r3, #2
 8017e3c:	693a      	ldr	r2, [r7, #16]
 8017e3e:	8992      	ldrh	r2, [r2, #12]
 8017e40:	fbb3 f0f2 	udiv	r0, r3, r2
 8017e44:	fb00 f202 	mul.w	r2, r0, r2
 8017e48:	1a9b      	subs	r3, r3, r2
 8017e4a:	440b      	add	r3, r1
 8017e4c:	4618      	mov	r0, r3
 8017e4e:	f7ff fbeb 	bl	8017628 <ld_dword>
 8017e52:	4603      	mov	r3, r0
 8017e54:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8017e58:	617b      	str	r3, [r7, #20]
			break;
 8017e5a:	e009      	b.n	8017e70 <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8017e5c:	2301      	movs	r3, #1
 8017e5e:	617b      	str	r3, [r7, #20]
 8017e60:	e006      	b.n	8017e70 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8017e62:	bf00      	nop
 8017e64:	e004      	b.n	8017e70 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8017e66:	bf00      	nop
 8017e68:	e002      	b.n	8017e70 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8017e6a:	bf00      	nop
 8017e6c:	e000      	b.n	8017e70 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8017e6e:	bf00      	nop
		}
	}

	return val;
 8017e70:	697b      	ldr	r3, [r7, #20]
}
 8017e72:	4618      	mov	r0, r3
 8017e74:	3718      	adds	r7, #24
 8017e76:	46bd      	mov	sp, r7
 8017e78:	bd80      	pop	{r7, pc}

08017e7a <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8017e7a:	b590      	push	{r4, r7, lr}
 8017e7c:	b089      	sub	sp, #36	; 0x24
 8017e7e:	af00      	add	r7, sp, #0
 8017e80:	60f8      	str	r0, [r7, #12]
 8017e82:	60b9      	str	r1, [r7, #8]
 8017e84:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8017e86:	2302      	movs	r3, #2
 8017e88:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8017e8a:	68bb      	ldr	r3, [r7, #8]
 8017e8c:	2b01      	cmp	r3, #1
 8017e8e:	f240 8109 	bls.w	80180a4 <put_fat+0x22a>
 8017e92:	68fb      	ldr	r3, [r7, #12]
 8017e94:	69db      	ldr	r3, [r3, #28]
 8017e96:	68ba      	ldr	r2, [r7, #8]
 8017e98:	429a      	cmp	r2, r3
 8017e9a:	f080 8103 	bcs.w	80180a4 <put_fat+0x22a>
		switch (fs->fs_type) {
 8017e9e:	68fb      	ldr	r3, [r7, #12]
 8017ea0:	781b      	ldrb	r3, [r3, #0]
 8017ea2:	2b03      	cmp	r3, #3
 8017ea4:	f000 80b6 	beq.w	8018014 <put_fat+0x19a>
 8017ea8:	2b03      	cmp	r3, #3
 8017eaa:	f300 80fb 	bgt.w	80180a4 <put_fat+0x22a>
 8017eae:	2b01      	cmp	r3, #1
 8017eb0:	d003      	beq.n	8017eba <put_fat+0x40>
 8017eb2:	2b02      	cmp	r3, #2
 8017eb4:	f000 8083 	beq.w	8017fbe <put_fat+0x144>
 8017eb8:	e0f4      	b.n	80180a4 <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8017eba:	68bb      	ldr	r3, [r7, #8]
 8017ebc:	61bb      	str	r3, [r7, #24]
 8017ebe:	69bb      	ldr	r3, [r7, #24]
 8017ec0:	085b      	lsrs	r3, r3, #1
 8017ec2:	69ba      	ldr	r2, [r7, #24]
 8017ec4:	4413      	add	r3, r2
 8017ec6:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8017ec8:	68fb      	ldr	r3, [r7, #12]
 8017eca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8017ecc:	68fb      	ldr	r3, [r7, #12]
 8017ece:	899b      	ldrh	r3, [r3, #12]
 8017ed0:	4619      	mov	r1, r3
 8017ed2:	69bb      	ldr	r3, [r7, #24]
 8017ed4:	fbb3 f3f1 	udiv	r3, r3, r1
 8017ed8:	4413      	add	r3, r2
 8017eda:	4619      	mov	r1, r3
 8017edc:	68f8      	ldr	r0, [r7, #12]
 8017ede:	f7ff fe3b 	bl	8017b58 <move_window>
 8017ee2:	4603      	mov	r3, r0
 8017ee4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8017ee6:	7ffb      	ldrb	r3, [r7, #31]
 8017ee8:	2b00      	cmp	r3, #0
 8017eea:	f040 80d4 	bne.w	8018096 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 8017eee:	68fb      	ldr	r3, [r7, #12]
 8017ef0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8017ef4:	69bb      	ldr	r3, [r7, #24]
 8017ef6:	1c5a      	adds	r2, r3, #1
 8017ef8:	61ba      	str	r2, [r7, #24]
 8017efa:	68fa      	ldr	r2, [r7, #12]
 8017efc:	8992      	ldrh	r2, [r2, #12]
 8017efe:	fbb3 f0f2 	udiv	r0, r3, r2
 8017f02:	fb00 f202 	mul.w	r2, r0, r2
 8017f06:	1a9b      	subs	r3, r3, r2
 8017f08:	440b      	add	r3, r1
 8017f0a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8017f0c:	68bb      	ldr	r3, [r7, #8]
 8017f0e:	f003 0301 	and.w	r3, r3, #1
 8017f12:	2b00      	cmp	r3, #0
 8017f14:	d00d      	beq.n	8017f32 <put_fat+0xb8>
 8017f16:	697b      	ldr	r3, [r7, #20]
 8017f18:	781b      	ldrb	r3, [r3, #0]
 8017f1a:	b25b      	sxtb	r3, r3
 8017f1c:	f003 030f 	and.w	r3, r3, #15
 8017f20:	b25a      	sxtb	r2, r3
 8017f22:	687b      	ldr	r3, [r7, #4]
 8017f24:	b2db      	uxtb	r3, r3
 8017f26:	011b      	lsls	r3, r3, #4
 8017f28:	b25b      	sxtb	r3, r3
 8017f2a:	4313      	orrs	r3, r2
 8017f2c:	b25b      	sxtb	r3, r3
 8017f2e:	b2db      	uxtb	r3, r3
 8017f30:	e001      	b.n	8017f36 <put_fat+0xbc>
 8017f32:	687b      	ldr	r3, [r7, #4]
 8017f34:	b2db      	uxtb	r3, r3
 8017f36:	697a      	ldr	r2, [r7, #20]
 8017f38:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8017f3a:	68fb      	ldr	r3, [r7, #12]
 8017f3c:	2201      	movs	r2, #1
 8017f3e:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8017f40:	68fb      	ldr	r3, [r7, #12]
 8017f42:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8017f44:	68fb      	ldr	r3, [r7, #12]
 8017f46:	899b      	ldrh	r3, [r3, #12]
 8017f48:	4619      	mov	r1, r3
 8017f4a:	69bb      	ldr	r3, [r7, #24]
 8017f4c:	fbb3 f3f1 	udiv	r3, r3, r1
 8017f50:	4413      	add	r3, r2
 8017f52:	4619      	mov	r1, r3
 8017f54:	68f8      	ldr	r0, [r7, #12]
 8017f56:	f7ff fdff 	bl	8017b58 <move_window>
 8017f5a:	4603      	mov	r3, r0
 8017f5c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8017f5e:	7ffb      	ldrb	r3, [r7, #31]
 8017f60:	2b00      	cmp	r3, #0
 8017f62:	f040 809a 	bne.w	801809a <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 8017f66:	68fb      	ldr	r3, [r7, #12]
 8017f68:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8017f6c:	68fb      	ldr	r3, [r7, #12]
 8017f6e:	899b      	ldrh	r3, [r3, #12]
 8017f70:	461a      	mov	r2, r3
 8017f72:	69bb      	ldr	r3, [r7, #24]
 8017f74:	fbb3 f0f2 	udiv	r0, r3, r2
 8017f78:	fb00 f202 	mul.w	r2, r0, r2
 8017f7c:	1a9b      	subs	r3, r3, r2
 8017f7e:	440b      	add	r3, r1
 8017f80:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8017f82:	68bb      	ldr	r3, [r7, #8]
 8017f84:	f003 0301 	and.w	r3, r3, #1
 8017f88:	2b00      	cmp	r3, #0
 8017f8a:	d003      	beq.n	8017f94 <put_fat+0x11a>
 8017f8c:	687b      	ldr	r3, [r7, #4]
 8017f8e:	091b      	lsrs	r3, r3, #4
 8017f90:	b2db      	uxtb	r3, r3
 8017f92:	e00e      	b.n	8017fb2 <put_fat+0x138>
 8017f94:	697b      	ldr	r3, [r7, #20]
 8017f96:	781b      	ldrb	r3, [r3, #0]
 8017f98:	b25b      	sxtb	r3, r3
 8017f9a:	f023 030f 	bic.w	r3, r3, #15
 8017f9e:	b25a      	sxtb	r2, r3
 8017fa0:	687b      	ldr	r3, [r7, #4]
 8017fa2:	0a1b      	lsrs	r3, r3, #8
 8017fa4:	b25b      	sxtb	r3, r3
 8017fa6:	f003 030f 	and.w	r3, r3, #15
 8017faa:	b25b      	sxtb	r3, r3
 8017fac:	4313      	orrs	r3, r2
 8017fae:	b25b      	sxtb	r3, r3
 8017fb0:	b2db      	uxtb	r3, r3
 8017fb2:	697a      	ldr	r2, [r7, #20]
 8017fb4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8017fb6:	68fb      	ldr	r3, [r7, #12]
 8017fb8:	2201      	movs	r2, #1
 8017fba:	70da      	strb	r2, [r3, #3]
			break;
 8017fbc:	e072      	b.n	80180a4 <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8017fbe:	68fb      	ldr	r3, [r7, #12]
 8017fc0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8017fc2:	68fb      	ldr	r3, [r7, #12]
 8017fc4:	899b      	ldrh	r3, [r3, #12]
 8017fc6:	085b      	lsrs	r3, r3, #1
 8017fc8:	b29b      	uxth	r3, r3
 8017fca:	4619      	mov	r1, r3
 8017fcc:	68bb      	ldr	r3, [r7, #8]
 8017fce:	fbb3 f3f1 	udiv	r3, r3, r1
 8017fd2:	4413      	add	r3, r2
 8017fd4:	4619      	mov	r1, r3
 8017fd6:	68f8      	ldr	r0, [r7, #12]
 8017fd8:	f7ff fdbe 	bl	8017b58 <move_window>
 8017fdc:	4603      	mov	r3, r0
 8017fde:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8017fe0:	7ffb      	ldrb	r3, [r7, #31]
 8017fe2:	2b00      	cmp	r3, #0
 8017fe4:	d15b      	bne.n	801809e <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8017fe6:	68fb      	ldr	r3, [r7, #12]
 8017fe8:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8017fec:	68bb      	ldr	r3, [r7, #8]
 8017fee:	005b      	lsls	r3, r3, #1
 8017ff0:	68fa      	ldr	r2, [r7, #12]
 8017ff2:	8992      	ldrh	r2, [r2, #12]
 8017ff4:	fbb3 f0f2 	udiv	r0, r3, r2
 8017ff8:	fb00 f202 	mul.w	r2, r0, r2
 8017ffc:	1a9b      	subs	r3, r3, r2
 8017ffe:	440b      	add	r3, r1
 8018000:	687a      	ldr	r2, [r7, #4]
 8018002:	b292      	uxth	r2, r2
 8018004:	4611      	mov	r1, r2
 8018006:	4618      	mov	r0, r3
 8018008:	f7ff fb31 	bl	801766e <st_word>
			fs->wflag = 1;
 801800c:	68fb      	ldr	r3, [r7, #12]
 801800e:	2201      	movs	r2, #1
 8018010:	70da      	strb	r2, [r3, #3]
			break;
 8018012:	e047      	b.n	80180a4 <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8018014:	68fb      	ldr	r3, [r7, #12]
 8018016:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8018018:	68fb      	ldr	r3, [r7, #12]
 801801a:	899b      	ldrh	r3, [r3, #12]
 801801c:	089b      	lsrs	r3, r3, #2
 801801e:	b29b      	uxth	r3, r3
 8018020:	4619      	mov	r1, r3
 8018022:	68bb      	ldr	r3, [r7, #8]
 8018024:	fbb3 f3f1 	udiv	r3, r3, r1
 8018028:	4413      	add	r3, r2
 801802a:	4619      	mov	r1, r3
 801802c:	68f8      	ldr	r0, [r7, #12]
 801802e:	f7ff fd93 	bl	8017b58 <move_window>
 8018032:	4603      	mov	r3, r0
 8018034:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8018036:	7ffb      	ldrb	r3, [r7, #31]
 8018038:	2b00      	cmp	r3, #0
 801803a:	d132      	bne.n	80180a2 <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 801803c:	687b      	ldr	r3, [r7, #4]
 801803e:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8018042:	68fb      	ldr	r3, [r7, #12]
 8018044:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8018048:	68bb      	ldr	r3, [r7, #8]
 801804a:	009b      	lsls	r3, r3, #2
 801804c:	68fa      	ldr	r2, [r7, #12]
 801804e:	8992      	ldrh	r2, [r2, #12]
 8018050:	fbb3 f0f2 	udiv	r0, r3, r2
 8018054:	fb00 f202 	mul.w	r2, r0, r2
 8018058:	1a9b      	subs	r3, r3, r2
 801805a:	440b      	add	r3, r1
 801805c:	4618      	mov	r0, r3
 801805e:	f7ff fae3 	bl	8017628 <ld_dword>
 8018062:	4603      	mov	r3, r0
 8018064:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8018068:	4323      	orrs	r3, r4
 801806a:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 801806c:	68fb      	ldr	r3, [r7, #12]
 801806e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8018072:	68bb      	ldr	r3, [r7, #8]
 8018074:	009b      	lsls	r3, r3, #2
 8018076:	68fa      	ldr	r2, [r7, #12]
 8018078:	8992      	ldrh	r2, [r2, #12]
 801807a:	fbb3 f0f2 	udiv	r0, r3, r2
 801807e:	fb00 f202 	mul.w	r2, r0, r2
 8018082:	1a9b      	subs	r3, r3, r2
 8018084:	440b      	add	r3, r1
 8018086:	6879      	ldr	r1, [r7, #4]
 8018088:	4618      	mov	r0, r3
 801808a:	f7ff fb0b 	bl	80176a4 <st_dword>
			fs->wflag = 1;
 801808e:	68fb      	ldr	r3, [r7, #12]
 8018090:	2201      	movs	r2, #1
 8018092:	70da      	strb	r2, [r3, #3]
			break;
 8018094:	e006      	b.n	80180a4 <put_fat+0x22a>
			if (res != FR_OK) break;
 8018096:	bf00      	nop
 8018098:	e004      	b.n	80180a4 <put_fat+0x22a>
			if (res != FR_OK) break;
 801809a:	bf00      	nop
 801809c:	e002      	b.n	80180a4 <put_fat+0x22a>
			if (res != FR_OK) break;
 801809e:	bf00      	nop
 80180a0:	e000      	b.n	80180a4 <put_fat+0x22a>
			if (res != FR_OK) break;
 80180a2:	bf00      	nop
		}
	}
	return res;
 80180a4:	7ffb      	ldrb	r3, [r7, #31]
}
 80180a6:	4618      	mov	r0, r3
 80180a8:	3724      	adds	r7, #36	; 0x24
 80180aa:	46bd      	mov	sp, r7
 80180ac:	bd90      	pop	{r4, r7, pc}

080180ae <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80180ae:	b580      	push	{r7, lr}
 80180b0:	b088      	sub	sp, #32
 80180b2:	af00      	add	r7, sp, #0
 80180b4:	60f8      	str	r0, [r7, #12]
 80180b6:	60b9      	str	r1, [r7, #8]
 80180b8:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80180ba:	2300      	movs	r3, #0
 80180bc:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80180be:	68fb      	ldr	r3, [r7, #12]
 80180c0:	681b      	ldr	r3, [r3, #0]
 80180c2:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80180c4:	68bb      	ldr	r3, [r7, #8]
 80180c6:	2b01      	cmp	r3, #1
 80180c8:	d904      	bls.n	80180d4 <remove_chain+0x26>
 80180ca:	69bb      	ldr	r3, [r7, #24]
 80180cc:	69db      	ldr	r3, [r3, #28]
 80180ce:	68ba      	ldr	r2, [r7, #8]
 80180d0:	429a      	cmp	r2, r3
 80180d2:	d301      	bcc.n	80180d8 <remove_chain+0x2a>
 80180d4:	2302      	movs	r3, #2
 80180d6:	e04b      	b.n	8018170 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80180d8:	687b      	ldr	r3, [r7, #4]
 80180da:	2b00      	cmp	r3, #0
 80180dc:	d00c      	beq.n	80180f8 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80180de:	f04f 32ff 	mov.w	r2, #4294967295
 80180e2:	6879      	ldr	r1, [r7, #4]
 80180e4:	69b8      	ldr	r0, [r7, #24]
 80180e6:	f7ff fec8 	bl	8017e7a <put_fat>
 80180ea:	4603      	mov	r3, r0
 80180ec:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80180ee:	7ffb      	ldrb	r3, [r7, #31]
 80180f0:	2b00      	cmp	r3, #0
 80180f2:	d001      	beq.n	80180f8 <remove_chain+0x4a>
 80180f4:	7ffb      	ldrb	r3, [r7, #31]
 80180f6:	e03b      	b.n	8018170 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80180f8:	68b9      	ldr	r1, [r7, #8]
 80180fa:	68f8      	ldr	r0, [r7, #12]
 80180fc:	f7ff fde9 	bl	8017cd2 <get_fat>
 8018100:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8018102:	697b      	ldr	r3, [r7, #20]
 8018104:	2b00      	cmp	r3, #0
 8018106:	d031      	beq.n	801816c <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8018108:	697b      	ldr	r3, [r7, #20]
 801810a:	2b01      	cmp	r3, #1
 801810c:	d101      	bne.n	8018112 <remove_chain+0x64>
 801810e:	2302      	movs	r3, #2
 8018110:	e02e      	b.n	8018170 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8018112:	697b      	ldr	r3, [r7, #20]
 8018114:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018118:	d101      	bne.n	801811e <remove_chain+0x70>
 801811a:	2301      	movs	r3, #1
 801811c:	e028      	b.n	8018170 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 801811e:	2200      	movs	r2, #0
 8018120:	68b9      	ldr	r1, [r7, #8]
 8018122:	69b8      	ldr	r0, [r7, #24]
 8018124:	f7ff fea9 	bl	8017e7a <put_fat>
 8018128:	4603      	mov	r3, r0
 801812a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 801812c:	7ffb      	ldrb	r3, [r7, #31]
 801812e:	2b00      	cmp	r3, #0
 8018130:	d001      	beq.n	8018136 <remove_chain+0x88>
 8018132:	7ffb      	ldrb	r3, [r7, #31]
 8018134:	e01c      	b.n	8018170 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8018136:	69bb      	ldr	r3, [r7, #24]
 8018138:	699a      	ldr	r2, [r3, #24]
 801813a:	69bb      	ldr	r3, [r7, #24]
 801813c:	69db      	ldr	r3, [r3, #28]
 801813e:	3b02      	subs	r3, #2
 8018140:	429a      	cmp	r2, r3
 8018142:	d20b      	bcs.n	801815c <remove_chain+0xae>
			fs->free_clst++;
 8018144:	69bb      	ldr	r3, [r7, #24]
 8018146:	699b      	ldr	r3, [r3, #24]
 8018148:	1c5a      	adds	r2, r3, #1
 801814a:	69bb      	ldr	r3, [r7, #24]
 801814c:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 801814e:	69bb      	ldr	r3, [r7, #24]
 8018150:	791b      	ldrb	r3, [r3, #4]
 8018152:	f043 0301 	orr.w	r3, r3, #1
 8018156:	b2da      	uxtb	r2, r3
 8018158:	69bb      	ldr	r3, [r7, #24]
 801815a:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 801815c:	697b      	ldr	r3, [r7, #20]
 801815e:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8018160:	69bb      	ldr	r3, [r7, #24]
 8018162:	69db      	ldr	r3, [r3, #28]
 8018164:	68ba      	ldr	r2, [r7, #8]
 8018166:	429a      	cmp	r2, r3
 8018168:	d3c6      	bcc.n	80180f8 <remove_chain+0x4a>
 801816a:	e000      	b.n	801816e <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 801816c:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 801816e:	2300      	movs	r3, #0
}
 8018170:	4618      	mov	r0, r3
 8018172:	3720      	adds	r7, #32
 8018174:	46bd      	mov	sp, r7
 8018176:	bd80      	pop	{r7, pc}

08018178 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8018178:	b580      	push	{r7, lr}
 801817a:	b088      	sub	sp, #32
 801817c:	af00      	add	r7, sp, #0
 801817e:	6078      	str	r0, [r7, #4]
 8018180:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8018182:	687b      	ldr	r3, [r7, #4]
 8018184:	681b      	ldr	r3, [r3, #0]
 8018186:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8018188:	683b      	ldr	r3, [r7, #0]
 801818a:	2b00      	cmp	r3, #0
 801818c:	d10d      	bne.n	80181aa <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 801818e:	693b      	ldr	r3, [r7, #16]
 8018190:	695b      	ldr	r3, [r3, #20]
 8018192:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8018194:	69bb      	ldr	r3, [r7, #24]
 8018196:	2b00      	cmp	r3, #0
 8018198:	d004      	beq.n	80181a4 <create_chain+0x2c>
 801819a:	693b      	ldr	r3, [r7, #16]
 801819c:	69db      	ldr	r3, [r3, #28]
 801819e:	69ba      	ldr	r2, [r7, #24]
 80181a0:	429a      	cmp	r2, r3
 80181a2:	d31b      	bcc.n	80181dc <create_chain+0x64>
 80181a4:	2301      	movs	r3, #1
 80181a6:	61bb      	str	r3, [r7, #24]
 80181a8:	e018      	b.n	80181dc <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80181aa:	6839      	ldr	r1, [r7, #0]
 80181ac:	6878      	ldr	r0, [r7, #4]
 80181ae:	f7ff fd90 	bl	8017cd2 <get_fat>
 80181b2:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80181b4:	68fb      	ldr	r3, [r7, #12]
 80181b6:	2b01      	cmp	r3, #1
 80181b8:	d801      	bhi.n	80181be <create_chain+0x46>
 80181ba:	2301      	movs	r3, #1
 80181bc:	e070      	b.n	80182a0 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80181be:	68fb      	ldr	r3, [r7, #12]
 80181c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80181c4:	d101      	bne.n	80181ca <create_chain+0x52>
 80181c6:	68fb      	ldr	r3, [r7, #12]
 80181c8:	e06a      	b.n	80182a0 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80181ca:	693b      	ldr	r3, [r7, #16]
 80181cc:	69db      	ldr	r3, [r3, #28]
 80181ce:	68fa      	ldr	r2, [r7, #12]
 80181d0:	429a      	cmp	r2, r3
 80181d2:	d201      	bcs.n	80181d8 <create_chain+0x60>
 80181d4:	68fb      	ldr	r3, [r7, #12]
 80181d6:	e063      	b.n	80182a0 <create_chain+0x128>
		scl = clst;
 80181d8:	683b      	ldr	r3, [r7, #0]
 80181da:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80181dc:	69bb      	ldr	r3, [r7, #24]
 80181de:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80181e0:	69fb      	ldr	r3, [r7, #28]
 80181e2:	3301      	adds	r3, #1
 80181e4:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80181e6:	693b      	ldr	r3, [r7, #16]
 80181e8:	69db      	ldr	r3, [r3, #28]
 80181ea:	69fa      	ldr	r2, [r7, #28]
 80181ec:	429a      	cmp	r2, r3
 80181ee:	d307      	bcc.n	8018200 <create_chain+0x88>
				ncl = 2;
 80181f0:	2302      	movs	r3, #2
 80181f2:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80181f4:	69fa      	ldr	r2, [r7, #28]
 80181f6:	69bb      	ldr	r3, [r7, #24]
 80181f8:	429a      	cmp	r2, r3
 80181fa:	d901      	bls.n	8018200 <create_chain+0x88>
 80181fc:	2300      	movs	r3, #0
 80181fe:	e04f      	b.n	80182a0 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8018200:	69f9      	ldr	r1, [r7, #28]
 8018202:	6878      	ldr	r0, [r7, #4]
 8018204:	f7ff fd65 	bl	8017cd2 <get_fat>
 8018208:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 801820a:	68fb      	ldr	r3, [r7, #12]
 801820c:	2b00      	cmp	r3, #0
 801820e:	d00e      	beq.n	801822e <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8018210:	68fb      	ldr	r3, [r7, #12]
 8018212:	2b01      	cmp	r3, #1
 8018214:	d003      	beq.n	801821e <create_chain+0xa6>
 8018216:	68fb      	ldr	r3, [r7, #12]
 8018218:	f1b3 3fff 	cmp.w	r3, #4294967295
 801821c:	d101      	bne.n	8018222 <create_chain+0xaa>
 801821e:	68fb      	ldr	r3, [r7, #12]
 8018220:	e03e      	b.n	80182a0 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8018222:	69fa      	ldr	r2, [r7, #28]
 8018224:	69bb      	ldr	r3, [r7, #24]
 8018226:	429a      	cmp	r2, r3
 8018228:	d1da      	bne.n	80181e0 <create_chain+0x68>
 801822a:	2300      	movs	r3, #0
 801822c:	e038      	b.n	80182a0 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 801822e:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8018230:	f04f 32ff 	mov.w	r2, #4294967295
 8018234:	69f9      	ldr	r1, [r7, #28]
 8018236:	6938      	ldr	r0, [r7, #16]
 8018238:	f7ff fe1f 	bl	8017e7a <put_fat>
 801823c:	4603      	mov	r3, r0
 801823e:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8018240:	7dfb      	ldrb	r3, [r7, #23]
 8018242:	2b00      	cmp	r3, #0
 8018244:	d109      	bne.n	801825a <create_chain+0xe2>
 8018246:	683b      	ldr	r3, [r7, #0]
 8018248:	2b00      	cmp	r3, #0
 801824a:	d006      	beq.n	801825a <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 801824c:	69fa      	ldr	r2, [r7, #28]
 801824e:	6839      	ldr	r1, [r7, #0]
 8018250:	6938      	ldr	r0, [r7, #16]
 8018252:	f7ff fe12 	bl	8017e7a <put_fat>
 8018256:	4603      	mov	r3, r0
 8018258:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 801825a:	7dfb      	ldrb	r3, [r7, #23]
 801825c:	2b00      	cmp	r3, #0
 801825e:	d116      	bne.n	801828e <create_chain+0x116>
		fs->last_clst = ncl;
 8018260:	693b      	ldr	r3, [r7, #16]
 8018262:	69fa      	ldr	r2, [r7, #28]
 8018264:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8018266:	693b      	ldr	r3, [r7, #16]
 8018268:	699a      	ldr	r2, [r3, #24]
 801826a:	693b      	ldr	r3, [r7, #16]
 801826c:	69db      	ldr	r3, [r3, #28]
 801826e:	3b02      	subs	r3, #2
 8018270:	429a      	cmp	r2, r3
 8018272:	d804      	bhi.n	801827e <create_chain+0x106>
 8018274:	693b      	ldr	r3, [r7, #16]
 8018276:	699b      	ldr	r3, [r3, #24]
 8018278:	1e5a      	subs	r2, r3, #1
 801827a:	693b      	ldr	r3, [r7, #16]
 801827c:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 801827e:	693b      	ldr	r3, [r7, #16]
 8018280:	791b      	ldrb	r3, [r3, #4]
 8018282:	f043 0301 	orr.w	r3, r3, #1
 8018286:	b2da      	uxtb	r2, r3
 8018288:	693b      	ldr	r3, [r7, #16]
 801828a:	711a      	strb	r2, [r3, #4]
 801828c:	e007      	b.n	801829e <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 801828e:	7dfb      	ldrb	r3, [r7, #23]
 8018290:	2b01      	cmp	r3, #1
 8018292:	d102      	bne.n	801829a <create_chain+0x122>
 8018294:	f04f 33ff 	mov.w	r3, #4294967295
 8018298:	e000      	b.n	801829c <create_chain+0x124>
 801829a:	2301      	movs	r3, #1
 801829c:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 801829e:	69fb      	ldr	r3, [r7, #28]
}
 80182a0:	4618      	mov	r0, r3
 80182a2:	3720      	adds	r7, #32
 80182a4:	46bd      	mov	sp, r7
 80182a6:	bd80      	pop	{r7, pc}

080182a8 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80182a8:	b480      	push	{r7}
 80182aa:	b087      	sub	sp, #28
 80182ac:	af00      	add	r7, sp, #0
 80182ae:	6078      	str	r0, [r7, #4]
 80182b0:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80182b2:	687b      	ldr	r3, [r7, #4]
 80182b4:	681b      	ldr	r3, [r3, #0]
 80182b6:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80182b8:	687b      	ldr	r3, [r7, #4]
 80182ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80182bc:	3304      	adds	r3, #4
 80182be:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80182c0:	68fb      	ldr	r3, [r7, #12]
 80182c2:	899b      	ldrh	r3, [r3, #12]
 80182c4:	461a      	mov	r2, r3
 80182c6:	683b      	ldr	r3, [r7, #0]
 80182c8:	fbb3 f3f2 	udiv	r3, r3, r2
 80182cc:	68fa      	ldr	r2, [r7, #12]
 80182ce:	8952      	ldrh	r2, [r2, #10]
 80182d0:	fbb3 f3f2 	udiv	r3, r3, r2
 80182d4:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80182d6:	693b      	ldr	r3, [r7, #16]
 80182d8:	1d1a      	adds	r2, r3, #4
 80182da:	613a      	str	r2, [r7, #16]
 80182dc:	681b      	ldr	r3, [r3, #0]
 80182de:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80182e0:	68bb      	ldr	r3, [r7, #8]
 80182e2:	2b00      	cmp	r3, #0
 80182e4:	d101      	bne.n	80182ea <clmt_clust+0x42>
 80182e6:	2300      	movs	r3, #0
 80182e8:	e010      	b.n	801830c <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 80182ea:	697a      	ldr	r2, [r7, #20]
 80182ec:	68bb      	ldr	r3, [r7, #8]
 80182ee:	429a      	cmp	r2, r3
 80182f0:	d307      	bcc.n	8018302 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 80182f2:	697a      	ldr	r2, [r7, #20]
 80182f4:	68bb      	ldr	r3, [r7, #8]
 80182f6:	1ad3      	subs	r3, r2, r3
 80182f8:	617b      	str	r3, [r7, #20]
 80182fa:	693b      	ldr	r3, [r7, #16]
 80182fc:	3304      	adds	r3, #4
 80182fe:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8018300:	e7e9      	b.n	80182d6 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8018302:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8018304:	693b      	ldr	r3, [r7, #16]
 8018306:	681a      	ldr	r2, [r3, #0]
 8018308:	697b      	ldr	r3, [r7, #20]
 801830a:	4413      	add	r3, r2
}
 801830c:	4618      	mov	r0, r3
 801830e:	371c      	adds	r7, #28
 8018310:	46bd      	mov	sp, r7
 8018312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018316:	4770      	bx	lr

08018318 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8018318:	b580      	push	{r7, lr}
 801831a:	b086      	sub	sp, #24
 801831c:	af00      	add	r7, sp, #0
 801831e:	6078      	str	r0, [r7, #4]
 8018320:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8018322:	687b      	ldr	r3, [r7, #4]
 8018324:	681b      	ldr	r3, [r3, #0]
 8018326:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8018328:	683b      	ldr	r3, [r7, #0]
 801832a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 801832e:	d204      	bcs.n	801833a <dir_sdi+0x22>
 8018330:	683b      	ldr	r3, [r7, #0]
 8018332:	f003 031f 	and.w	r3, r3, #31
 8018336:	2b00      	cmp	r3, #0
 8018338:	d001      	beq.n	801833e <dir_sdi+0x26>
		return FR_INT_ERR;
 801833a:	2302      	movs	r3, #2
 801833c:	e071      	b.n	8018422 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 801833e:	687b      	ldr	r3, [r7, #4]
 8018340:	683a      	ldr	r2, [r7, #0]
 8018342:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8018344:	687b      	ldr	r3, [r7, #4]
 8018346:	689b      	ldr	r3, [r3, #8]
 8018348:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 801834a:	697b      	ldr	r3, [r7, #20]
 801834c:	2b00      	cmp	r3, #0
 801834e:	d106      	bne.n	801835e <dir_sdi+0x46>
 8018350:	693b      	ldr	r3, [r7, #16]
 8018352:	781b      	ldrb	r3, [r3, #0]
 8018354:	2b02      	cmp	r3, #2
 8018356:	d902      	bls.n	801835e <dir_sdi+0x46>
		clst = fs->dirbase;
 8018358:	693b      	ldr	r3, [r7, #16]
 801835a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801835c:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 801835e:	697b      	ldr	r3, [r7, #20]
 8018360:	2b00      	cmp	r3, #0
 8018362:	d10c      	bne.n	801837e <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8018364:	683b      	ldr	r3, [r7, #0]
 8018366:	095b      	lsrs	r3, r3, #5
 8018368:	693a      	ldr	r2, [r7, #16]
 801836a:	8912      	ldrh	r2, [r2, #8]
 801836c:	4293      	cmp	r3, r2
 801836e:	d301      	bcc.n	8018374 <dir_sdi+0x5c>
 8018370:	2302      	movs	r3, #2
 8018372:	e056      	b.n	8018422 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8018374:	693b      	ldr	r3, [r7, #16]
 8018376:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018378:	687b      	ldr	r3, [r7, #4]
 801837a:	61da      	str	r2, [r3, #28]
 801837c:	e02d      	b.n	80183da <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 801837e:	693b      	ldr	r3, [r7, #16]
 8018380:	895b      	ldrh	r3, [r3, #10]
 8018382:	461a      	mov	r2, r3
 8018384:	693b      	ldr	r3, [r7, #16]
 8018386:	899b      	ldrh	r3, [r3, #12]
 8018388:	fb02 f303 	mul.w	r3, r2, r3
 801838c:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 801838e:	e019      	b.n	80183c4 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8018390:	687b      	ldr	r3, [r7, #4]
 8018392:	6979      	ldr	r1, [r7, #20]
 8018394:	4618      	mov	r0, r3
 8018396:	f7ff fc9c 	bl	8017cd2 <get_fat>
 801839a:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 801839c:	697b      	ldr	r3, [r7, #20]
 801839e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80183a2:	d101      	bne.n	80183a8 <dir_sdi+0x90>
 80183a4:	2301      	movs	r3, #1
 80183a6:	e03c      	b.n	8018422 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80183a8:	697b      	ldr	r3, [r7, #20]
 80183aa:	2b01      	cmp	r3, #1
 80183ac:	d904      	bls.n	80183b8 <dir_sdi+0xa0>
 80183ae:	693b      	ldr	r3, [r7, #16]
 80183b0:	69db      	ldr	r3, [r3, #28]
 80183b2:	697a      	ldr	r2, [r7, #20]
 80183b4:	429a      	cmp	r2, r3
 80183b6:	d301      	bcc.n	80183bc <dir_sdi+0xa4>
 80183b8:	2302      	movs	r3, #2
 80183ba:	e032      	b.n	8018422 <dir_sdi+0x10a>
			ofs -= csz;
 80183bc:	683a      	ldr	r2, [r7, #0]
 80183be:	68fb      	ldr	r3, [r7, #12]
 80183c0:	1ad3      	subs	r3, r2, r3
 80183c2:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80183c4:	683a      	ldr	r2, [r7, #0]
 80183c6:	68fb      	ldr	r3, [r7, #12]
 80183c8:	429a      	cmp	r2, r3
 80183ca:	d2e1      	bcs.n	8018390 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 80183cc:	6979      	ldr	r1, [r7, #20]
 80183ce:	6938      	ldr	r0, [r7, #16]
 80183d0:	f7ff fc60 	bl	8017c94 <clust2sect>
 80183d4:	4602      	mov	r2, r0
 80183d6:	687b      	ldr	r3, [r7, #4]
 80183d8:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80183da:	687b      	ldr	r3, [r7, #4]
 80183dc:	697a      	ldr	r2, [r7, #20]
 80183de:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80183e0:	687b      	ldr	r3, [r7, #4]
 80183e2:	69db      	ldr	r3, [r3, #28]
 80183e4:	2b00      	cmp	r3, #0
 80183e6:	d101      	bne.n	80183ec <dir_sdi+0xd4>
 80183e8:	2302      	movs	r3, #2
 80183ea:	e01a      	b.n	8018422 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80183ec:	687b      	ldr	r3, [r7, #4]
 80183ee:	69da      	ldr	r2, [r3, #28]
 80183f0:	693b      	ldr	r3, [r7, #16]
 80183f2:	899b      	ldrh	r3, [r3, #12]
 80183f4:	4619      	mov	r1, r3
 80183f6:	683b      	ldr	r3, [r7, #0]
 80183f8:	fbb3 f3f1 	udiv	r3, r3, r1
 80183fc:	441a      	add	r2, r3
 80183fe:	687b      	ldr	r3, [r7, #4]
 8018400:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8018402:	693b      	ldr	r3, [r7, #16]
 8018404:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8018408:	693b      	ldr	r3, [r7, #16]
 801840a:	899b      	ldrh	r3, [r3, #12]
 801840c:	461a      	mov	r2, r3
 801840e:	683b      	ldr	r3, [r7, #0]
 8018410:	fbb3 f0f2 	udiv	r0, r3, r2
 8018414:	fb00 f202 	mul.w	r2, r0, r2
 8018418:	1a9b      	subs	r3, r3, r2
 801841a:	18ca      	adds	r2, r1, r3
 801841c:	687b      	ldr	r3, [r7, #4]
 801841e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8018420:	2300      	movs	r3, #0
}
 8018422:	4618      	mov	r0, r3
 8018424:	3718      	adds	r7, #24
 8018426:	46bd      	mov	sp, r7
 8018428:	bd80      	pop	{r7, pc}

0801842a <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 801842a:	b580      	push	{r7, lr}
 801842c:	b086      	sub	sp, #24
 801842e:	af00      	add	r7, sp, #0
 8018430:	6078      	str	r0, [r7, #4]
 8018432:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8018434:	687b      	ldr	r3, [r7, #4]
 8018436:	681b      	ldr	r3, [r3, #0]
 8018438:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 801843a:	687b      	ldr	r3, [r7, #4]
 801843c:	695b      	ldr	r3, [r3, #20]
 801843e:	3320      	adds	r3, #32
 8018440:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8018442:	687b      	ldr	r3, [r7, #4]
 8018444:	69db      	ldr	r3, [r3, #28]
 8018446:	2b00      	cmp	r3, #0
 8018448:	d003      	beq.n	8018452 <dir_next+0x28>
 801844a:	68bb      	ldr	r3, [r7, #8]
 801844c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8018450:	d301      	bcc.n	8018456 <dir_next+0x2c>
 8018452:	2304      	movs	r3, #4
 8018454:	e0bb      	b.n	80185ce <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8018456:	68fb      	ldr	r3, [r7, #12]
 8018458:	899b      	ldrh	r3, [r3, #12]
 801845a:	461a      	mov	r2, r3
 801845c:	68bb      	ldr	r3, [r7, #8]
 801845e:	fbb3 f1f2 	udiv	r1, r3, r2
 8018462:	fb01 f202 	mul.w	r2, r1, r2
 8018466:	1a9b      	subs	r3, r3, r2
 8018468:	2b00      	cmp	r3, #0
 801846a:	f040 809d 	bne.w	80185a8 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 801846e:	687b      	ldr	r3, [r7, #4]
 8018470:	69db      	ldr	r3, [r3, #28]
 8018472:	1c5a      	adds	r2, r3, #1
 8018474:	687b      	ldr	r3, [r7, #4]
 8018476:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8018478:	687b      	ldr	r3, [r7, #4]
 801847a:	699b      	ldr	r3, [r3, #24]
 801847c:	2b00      	cmp	r3, #0
 801847e:	d10b      	bne.n	8018498 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8018480:	68bb      	ldr	r3, [r7, #8]
 8018482:	095b      	lsrs	r3, r3, #5
 8018484:	68fa      	ldr	r2, [r7, #12]
 8018486:	8912      	ldrh	r2, [r2, #8]
 8018488:	4293      	cmp	r3, r2
 801848a:	f0c0 808d 	bcc.w	80185a8 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 801848e:	687b      	ldr	r3, [r7, #4]
 8018490:	2200      	movs	r2, #0
 8018492:	61da      	str	r2, [r3, #28]
 8018494:	2304      	movs	r3, #4
 8018496:	e09a      	b.n	80185ce <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8018498:	68fb      	ldr	r3, [r7, #12]
 801849a:	899b      	ldrh	r3, [r3, #12]
 801849c:	461a      	mov	r2, r3
 801849e:	68bb      	ldr	r3, [r7, #8]
 80184a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80184a4:	68fa      	ldr	r2, [r7, #12]
 80184a6:	8952      	ldrh	r2, [r2, #10]
 80184a8:	3a01      	subs	r2, #1
 80184aa:	4013      	ands	r3, r2
 80184ac:	2b00      	cmp	r3, #0
 80184ae:	d17b      	bne.n	80185a8 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80184b0:	687a      	ldr	r2, [r7, #4]
 80184b2:	687b      	ldr	r3, [r7, #4]
 80184b4:	699b      	ldr	r3, [r3, #24]
 80184b6:	4619      	mov	r1, r3
 80184b8:	4610      	mov	r0, r2
 80184ba:	f7ff fc0a 	bl	8017cd2 <get_fat>
 80184be:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80184c0:	697b      	ldr	r3, [r7, #20]
 80184c2:	2b01      	cmp	r3, #1
 80184c4:	d801      	bhi.n	80184ca <dir_next+0xa0>
 80184c6:	2302      	movs	r3, #2
 80184c8:	e081      	b.n	80185ce <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80184ca:	697b      	ldr	r3, [r7, #20]
 80184cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80184d0:	d101      	bne.n	80184d6 <dir_next+0xac>
 80184d2:	2301      	movs	r3, #1
 80184d4:	e07b      	b.n	80185ce <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80184d6:	68fb      	ldr	r3, [r7, #12]
 80184d8:	69db      	ldr	r3, [r3, #28]
 80184da:	697a      	ldr	r2, [r7, #20]
 80184dc:	429a      	cmp	r2, r3
 80184de:	d359      	bcc.n	8018594 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80184e0:	683b      	ldr	r3, [r7, #0]
 80184e2:	2b00      	cmp	r3, #0
 80184e4:	d104      	bne.n	80184f0 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 80184e6:	687b      	ldr	r3, [r7, #4]
 80184e8:	2200      	movs	r2, #0
 80184ea:	61da      	str	r2, [r3, #28]
 80184ec:	2304      	movs	r3, #4
 80184ee:	e06e      	b.n	80185ce <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80184f0:	687a      	ldr	r2, [r7, #4]
 80184f2:	687b      	ldr	r3, [r7, #4]
 80184f4:	699b      	ldr	r3, [r3, #24]
 80184f6:	4619      	mov	r1, r3
 80184f8:	4610      	mov	r0, r2
 80184fa:	f7ff fe3d 	bl	8018178 <create_chain>
 80184fe:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8018500:	697b      	ldr	r3, [r7, #20]
 8018502:	2b00      	cmp	r3, #0
 8018504:	d101      	bne.n	801850a <dir_next+0xe0>
 8018506:	2307      	movs	r3, #7
 8018508:	e061      	b.n	80185ce <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 801850a:	697b      	ldr	r3, [r7, #20]
 801850c:	2b01      	cmp	r3, #1
 801850e:	d101      	bne.n	8018514 <dir_next+0xea>
 8018510:	2302      	movs	r3, #2
 8018512:	e05c      	b.n	80185ce <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8018514:	697b      	ldr	r3, [r7, #20]
 8018516:	f1b3 3fff 	cmp.w	r3, #4294967295
 801851a:	d101      	bne.n	8018520 <dir_next+0xf6>
 801851c:	2301      	movs	r3, #1
 801851e:	e056      	b.n	80185ce <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8018520:	68f8      	ldr	r0, [r7, #12]
 8018522:	f7ff fad5 	bl	8017ad0 <sync_window>
 8018526:	4603      	mov	r3, r0
 8018528:	2b00      	cmp	r3, #0
 801852a:	d001      	beq.n	8018530 <dir_next+0x106>
 801852c:	2301      	movs	r3, #1
 801852e:	e04e      	b.n	80185ce <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8018530:	68fb      	ldr	r3, [r7, #12]
 8018532:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8018536:	68fb      	ldr	r3, [r7, #12]
 8018538:	899b      	ldrh	r3, [r3, #12]
 801853a:	461a      	mov	r2, r3
 801853c:	2100      	movs	r1, #0
 801853e:	f7ff f8fe 	bl	801773e <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8018542:	2300      	movs	r3, #0
 8018544:	613b      	str	r3, [r7, #16]
 8018546:	6979      	ldr	r1, [r7, #20]
 8018548:	68f8      	ldr	r0, [r7, #12]
 801854a:	f7ff fba3 	bl	8017c94 <clust2sect>
 801854e:	4602      	mov	r2, r0
 8018550:	68fb      	ldr	r3, [r7, #12]
 8018552:	635a      	str	r2, [r3, #52]	; 0x34
 8018554:	e012      	b.n	801857c <dir_next+0x152>
						fs->wflag = 1;
 8018556:	68fb      	ldr	r3, [r7, #12]
 8018558:	2201      	movs	r2, #1
 801855a:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 801855c:	68f8      	ldr	r0, [r7, #12]
 801855e:	f7ff fab7 	bl	8017ad0 <sync_window>
 8018562:	4603      	mov	r3, r0
 8018564:	2b00      	cmp	r3, #0
 8018566:	d001      	beq.n	801856c <dir_next+0x142>
 8018568:	2301      	movs	r3, #1
 801856a:	e030      	b.n	80185ce <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 801856c:	693b      	ldr	r3, [r7, #16]
 801856e:	3301      	adds	r3, #1
 8018570:	613b      	str	r3, [r7, #16]
 8018572:	68fb      	ldr	r3, [r7, #12]
 8018574:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8018576:	1c5a      	adds	r2, r3, #1
 8018578:	68fb      	ldr	r3, [r7, #12]
 801857a:	635a      	str	r2, [r3, #52]	; 0x34
 801857c:	68fb      	ldr	r3, [r7, #12]
 801857e:	895b      	ldrh	r3, [r3, #10]
 8018580:	461a      	mov	r2, r3
 8018582:	693b      	ldr	r3, [r7, #16]
 8018584:	4293      	cmp	r3, r2
 8018586:	d3e6      	bcc.n	8018556 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8018588:	68fb      	ldr	r3, [r7, #12]
 801858a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801858c:	693b      	ldr	r3, [r7, #16]
 801858e:	1ad2      	subs	r2, r2, r3
 8018590:	68fb      	ldr	r3, [r7, #12]
 8018592:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8018594:	687b      	ldr	r3, [r7, #4]
 8018596:	697a      	ldr	r2, [r7, #20]
 8018598:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 801859a:	6979      	ldr	r1, [r7, #20]
 801859c:	68f8      	ldr	r0, [r7, #12]
 801859e:	f7ff fb79 	bl	8017c94 <clust2sect>
 80185a2:	4602      	mov	r2, r0
 80185a4:	687b      	ldr	r3, [r7, #4]
 80185a6:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80185a8:	687b      	ldr	r3, [r7, #4]
 80185aa:	68ba      	ldr	r2, [r7, #8]
 80185ac:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80185ae:	68fb      	ldr	r3, [r7, #12]
 80185b0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80185b4:	68fb      	ldr	r3, [r7, #12]
 80185b6:	899b      	ldrh	r3, [r3, #12]
 80185b8:	461a      	mov	r2, r3
 80185ba:	68bb      	ldr	r3, [r7, #8]
 80185bc:	fbb3 f0f2 	udiv	r0, r3, r2
 80185c0:	fb00 f202 	mul.w	r2, r0, r2
 80185c4:	1a9b      	subs	r3, r3, r2
 80185c6:	18ca      	adds	r2, r1, r3
 80185c8:	687b      	ldr	r3, [r7, #4]
 80185ca:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80185cc:	2300      	movs	r3, #0
}
 80185ce:	4618      	mov	r0, r3
 80185d0:	3718      	adds	r7, #24
 80185d2:	46bd      	mov	sp, r7
 80185d4:	bd80      	pop	{r7, pc}

080185d6 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80185d6:	b580      	push	{r7, lr}
 80185d8:	b086      	sub	sp, #24
 80185da:	af00      	add	r7, sp, #0
 80185dc:	6078      	str	r0, [r7, #4]
 80185de:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80185e0:	687b      	ldr	r3, [r7, #4]
 80185e2:	681b      	ldr	r3, [r3, #0]
 80185e4:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80185e6:	2100      	movs	r1, #0
 80185e8:	6878      	ldr	r0, [r7, #4]
 80185ea:	f7ff fe95 	bl	8018318 <dir_sdi>
 80185ee:	4603      	mov	r3, r0
 80185f0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80185f2:	7dfb      	ldrb	r3, [r7, #23]
 80185f4:	2b00      	cmp	r3, #0
 80185f6:	d12b      	bne.n	8018650 <dir_alloc+0x7a>
		n = 0;
 80185f8:	2300      	movs	r3, #0
 80185fa:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80185fc:	687b      	ldr	r3, [r7, #4]
 80185fe:	69db      	ldr	r3, [r3, #28]
 8018600:	4619      	mov	r1, r3
 8018602:	68f8      	ldr	r0, [r7, #12]
 8018604:	f7ff faa8 	bl	8017b58 <move_window>
 8018608:	4603      	mov	r3, r0
 801860a:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801860c:	7dfb      	ldrb	r3, [r7, #23]
 801860e:	2b00      	cmp	r3, #0
 8018610:	d11d      	bne.n	801864e <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8018612:	687b      	ldr	r3, [r7, #4]
 8018614:	6a1b      	ldr	r3, [r3, #32]
 8018616:	781b      	ldrb	r3, [r3, #0]
 8018618:	2be5      	cmp	r3, #229	; 0xe5
 801861a:	d004      	beq.n	8018626 <dir_alloc+0x50>
 801861c:	687b      	ldr	r3, [r7, #4]
 801861e:	6a1b      	ldr	r3, [r3, #32]
 8018620:	781b      	ldrb	r3, [r3, #0]
 8018622:	2b00      	cmp	r3, #0
 8018624:	d107      	bne.n	8018636 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8018626:	693b      	ldr	r3, [r7, #16]
 8018628:	3301      	adds	r3, #1
 801862a:	613b      	str	r3, [r7, #16]
 801862c:	693a      	ldr	r2, [r7, #16]
 801862e:	683b      	ldr	r3, [r7, #0]
 8018630:	429a      	cmp	r2, r3
 8018632:	d102      	bne.n	801863a <dir_alloc+0x64>
 8018634:	e00c      	b.n	8018650 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8018636:	2300      	movs	r3, #0
 8018638:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 801863a:	2101      	movs	r1, #1
 801863c:	6878      	ldr	r0, [r7, #4]
 801863e:	f7ff fef4 	bl	801842a <dir_next>
 8018642:	4603      	mov	r3, r0
 8018644:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8018646:	7dfb      	ldrb	r3, [r7, #23]
 8018648:	2b00      	cmp	r3, #0
 801864a:	d0d7      	beq.n	80185fc <dir_alloc+0x26>
 801864c:	e000      	b.n	8018650 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 801864e:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8018650:	7dfb      	ldrb	r3, [r7, #23]
 8018652:	2b04      	cmp	r3, #4
 8018654:	d101      	bne.n	801865a <dir_alloc+0x84>
 8018656:	2307      	movs	r3, #7
 8018658:	75fb      	strb	r3, [r7, #23]
	return res;
 801865a:	7dfb      	ldrb	r3, [r7, #23]
}
 801865c:	4618      	mov	r0, r3
 801865e:	3718      	adds	r7, #24
 8018660:	46bd      	mov	sp, r7
 8018662:	bd80      	pop	{r7, pc}

08018664 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8018664:	b580      	push	{r7, lr}
 8018666:	b084      	sub	sp, #16
 8018668:	af00      	add	r7, sp, #0
 801866a:	6078      	str	r0, [r7, #4]
 801866c:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 801866e:	683b      	ldr	r3, [r7, #0]
 8018670:	331a      	adds	r3, #26
 8018672:	4618      	mov	r0, r3
 8018674:	f7fe ffc0 	bl	80175f8 <ld_word>
 8018678:	4603      	mov	r3, r0
 801867a:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 801867c:	687b      	ldr	r3, [r7, #4]
 801867e:	781b      	ldrb	r3, [r3, #0]
 8018680:	2b03      	cmp	r3, #3
 8018682:	d109      	bne.n	8018698 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8018684:	683b      	ldr	r3, [r7, #0]
 8018686:	3314      	adds	r3, #20
 8018688:	4618      	mov	r0, r3
 801868a:	f7fe ffb5 	bl	80175f8 <ld_word>
 801868e:	4603      	mov	r3, r0
 8018690:	041b      	lsls	r3, r3, #16
 8018692:	68fa      	ldr	r2, [r7, #12]
 8018694:	4313      	orrs	r3, r2
 8018696:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8018698:	68fb      	ldr	r3, [r7, #12]
}
 801869a:	4618      	mov	r0, r3
 801869c:	3710      	adds	r7, #16
 801869e:	46bd      	mov	sp, r7
 80186a0:	bd80      	pop	{r7, pc}

080186a2 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80186a2:	b580      	push	{r7, lr}
 80186a4:	b084      	sub	sp, #16
 80186a6:	af00      	add	r7, sp, #0
 80186a8:	60f8      	str	r0, [r7, #12]
 80186aa:	60b9      	str	r1, [r7, #8]
 80186ac:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80186ae:	68bb      	ldr	r3, [r7, #8]
 80186b0:	331a      	adds	r3, #26
 80186b2:	687a      	ldr	r2, [r7, #4]
 80186b4:	b292      	uxth	r2, r2
 80186b6:	4611      	mov	r1, r2
 80186b8:	4618      	mov	r0, r3
 80186ba:	f7fe ffd8 	bl	801766e <st_word>
	if (fs->fs_type == FS_FAT32) {
 80186be:	68fb      	ldr	r3, [r7, #12]
 80186c0:	781b      	ldrb	r3, [r3, #0]
 80186c2:	2b03      	cmp	r3, #3
 80186c4:	d109      	bne.n	80186da <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80186c6:	68bb      	ldr	r3, [r7, #8]
 80186c8:	f103 0214 	add.w	r2, r3, #20
 80186cc:	687b      	ldr	r3, [r7, #4]
 80186ce:	0c1b      	lsrs	r3, r3, #16
 80186d0:	b29b      	uxth	r3, r3
 80186d2:	4619      	mov	r1, r3
 80186d4:	4610      	mov	r0, r2
 80186d6:	f7fe ffca 	bl	801766e <st_word>
	}
}
 80186da:	bf00      	nop
 80186dc:	3710      	adds	r7, #16
 80186de:	46bd      	mov	sp, r7
 80186e0:	bd80      	pop	{r7, pc}
	...

080186e4 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 80186e4:	b590      	push	{r4, r7, lr}
 80186e6:	b087      	sub	sp, #28
 80186e8:	af00      	add	r7, sp, #0
 80186ea:	6078      	str	r0, [r7, #4]
 80186ec:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 80186ee:	683b      	ldr	r3, [r7, #0]
 80186f0:	331a      	adds	r3, #26
 80186f2:	4618      	mov	r0, r3
 80186f4:	f7fe ff80 	bl	80175f8 <ld_word>
 80186f8:	4603      	mov	r3, r0
 80186fa:	2b00      	cmp	r3, #0
 80186fc:	d001      	beq.n	8018702 <cmp_lfn+0x1e>
 80186fe:	2300      	movs	r3, #0
 8018700:	e059      	b.n	80187b6 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8018702:	683b      	ldr	r3, [r7, #0]
 8018704:	781b      	ldrb	r3, [r3, #0]
 8018706:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801870a:	1e5a      	subs	r2, r3, #1
 801870c:	4613      	mov	r3, r2
 801870e:	005b      	lsls	r3, r3, #1
 8018710:	4413      	add	r3, r2
 8018712:	009b      	lsls	r3, r3, #2
 8018714:	4413      	add	r3, r2
 8018716:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8018718:	2301      	movs	r3, #1
 801871a:	81fb      	strh	r3, [r7, #14]
 801871c:	2300      	movs	r3, #0
 801871e:	613b      	str	r3, [r7, #16]
 8018720:	e033      	b.n	801878a <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8018722:	4a27      	ldr	r2, [pc, #156]	; (80187c0 <cmp_lfn+0xdc>)
 8018724:	693b      	ldr	r3, [r7, #16]
 8018726:	4413      	add	r3, r2
 8018728:	781b      	ldrb	r3, [r3, #0]
 801872a:	461a      	mov	r2, r3
 801872c:	683b      	ldr	r3, [r7, #0]
 801872e:	4413      	add	r3, r2
 8018730:	4618      	mov	r0, r3
 8018732:	f7fe ff61 	bl	80175f8 <ld_word>
 8018736:	4603      	mov	r3, r0
 8018738:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 801873a:	89fb      	ldrh	r3, [r7, #14]
 801873c:	2b00      	cmp	r3, #0
 801873e:	d01a      	beq.n	8018776 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8018740:	697b      	ldr	r3, [r7, #20]
 8018742:	2bfe      	cmp	r3, #254	; 0xfe
 8018744:	d812      	bhi.n	801876c <cmp_lfn+0x88>
 8018746:	89bb      	ldrh	r3, [r7, #12]
 8018748:	4618      	mov	r0, r3
 801874a:	f001 fe11 	bl	801a370 <ff_wtoupper>
 801874e:	4603      	mov	r3, r0
 8018750:	461c      	mov	r4, r3
 8018752:	697b      	ldr	r3, [r7, #20]
 8018754:	1c5a      	adds	r2, r3, #1
 8018756:	617a      	str	r2, [r7, #20]
 8018758:	005b      	lsls	r3, r3, #1
 801875a:	687a      	ldr	r2, [r7, #4]
 801875c:	4413      	add	r3, r2
 801875e:	881b      	ldrh	r3, [r3, #0]
 8018760:	4618      	mov	r0, r3
 8018762:	f001 fe05 	bl	801a370 <ff_wtoupper>
 8018766:	4603      	mov	r3, r0
 8018768:	429c      	cmp	r4, r3
 801876a:	d001      	beq.n	8018770 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 801876c:	2300      	movs	r3, #0
 801876e:	e022      	b.n	80187b6 <cmp_lfn+0xd2>
			}
			wc = uc;
 8018770:	89bb      	ldrh	r3, [r7, #12]
 8018772:	81fb      	strh	r3, [r7, #14]
 8018774:	e006      	b.n	8018784 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8018776:	89bb      	ldrh	r3, [r7, #12]
 8018778:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801877c:	4293      	cmp	r3, r2
 801877e:	d001      	beq.n	8018784 <cmp_lfn+0xa0>
 8018780:	2300      	movs	r3, #0
 8018782:	e018      	b.n	80187b6 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8018784:	693b      	ldr	r3, [r7, #16]
 8018786:	3301      	adds	r3, #1
 8018788:	613b      	str	r3, [r7, #16]
 801878a:	693b      	ldr	r3, [r7, #16]
 801878c:	2b0c      	cmp	r3, #12
 801878e:	d9c8      	bls.n	8018722 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8018790:	683b      	ldr	r3, [r7, #0]
 8018792:	781b      	ldrb	r3, [r3, #0]
 8018794:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8018798:	2b00      	cmp	r3, #0
 801879a:	d00b      	beq.n	80187b4 <cmp_lfn+0xd0>
 801879c:	89fb      	ldrh	r3, [r7, #14]
 801879e:	2b00      	cmp	r3, #0
 80187a0:	d008      	beq.n	80187b4 <cmp_lfn+0xd0>
 80187a2:	697b      	ldr	r3, [r7, #20]
 80187a4:	005b      	lsls	r3, r3, #1
 80187a6:	687a      	ldr	r2, [r7, #4]
 80187a8:	4413      	add	r3, r2
 80187aa:	881b      	ldrh	r3, [r3, #0]
 80187ac:	2b00      	cmp	r3, #0
 80187ae:	d001      	beq.n	80187b4 <cmp_lfn+0xd0>
 80187b0:	2300      	movs	r3, #0
 80187b2:	e000      	b.n	80187b6 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 80187b4:	2301      	movs	r3, #1
}
 80187b6:	4618      	mov	r0, r3
 80187b8:	371c      	adds	r7, #28
 80187ba:	46bd      	mov	sp, r7
 80187bc:	bd90      	pop	{r4, r7, pc}
 80187be:	bf00      	nop
 80187c0:	080200a4 	.word	0x080200a4

080187c4 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 80187c4:	b580      	push	{r7, lr}
 80187c6:	b088      	sub	sp, #32
 80187c8:	af00      	add	r7, sp, #0
 80187ca:	60f8      	str	r0, [r7, #12]
 80187cc:	60b9      	str	r1, [r7, #8]
 80187ce:	4611      	mov	r1, r2
 80187d0:	461a      	mov	r2, r3
 80187d2:	460b      	mov	r3, r1
 80187d4:	71fb      	strb	r3, [r7, #7]
 80187d6:	4613      	mov	r3, r2
 80187d8:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 80187da:	68bb      	ldr	r3, [r7, #8]
 80187dc:	330d      	adds	r3, #13
 80187de:	79ba      	ldrb	r2, [r7, #6]
 80187e0:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 80187e2:	68bb      	ldr	r3, [r7, #8]
 80187e4:	330b      	adds	r3, #11
 80187e6:	220f      	movs	r2, #15
 80187e8:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 80187ea:	68bb      	ldr	r3, [r7, #8]
 80187ec:	330c      	adds	r3, #12
 80187ee:	2200      	movs	r2, #0
 80187f0:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 80187f2:	68bb      	ldr	r3, [r7, #8]
 80187f4:	331a      	adds	r3, #26
 80187f6:	2100      	movs	r1, #0
 80187f8:	4618      	mov	r0, r3
 80187fa:	f7fe ff38 	bl	801766e <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 80187fe:	79fb      	ldrb	r3, [r7, #7]
 8018800:	1e5a      	subs	r2, r3, #1
 8018802:	4613      	mov	r3, r2
 8018804:	005b      	lsls	r3, r3, #1
 8018806:	4413      	add	r3, r2
 8018808:	009b      	lsls	r3, r3, #2
 801880a:	4413      	add	r3, r2
 801880c:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 801880e:	2300      	movs	r3, #0
 8018810:	82fb      	strh	r3, [r7, #22]
 8018812:	2300      	movs	r3, #0
 8018814:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8018816:	8afb      	ldrh	r3, [r7, #22]
 8018818:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801881c:	4293      	cmp	r3, r2
 801881e:	d007      	beq.n	8018830 <put_lfn+0x6c>
 8018820:	69fb      	ldr	r3, [r7, #28]
 8018822:	1c5a      	adds	r2, r3, #1
 8018824:	61fa      	str	r2, [r7, #28]
 8018826:	005b      	lsls	r3, r3, #1
 8018828:	68fa      	ldr	r2, [r7, #12]
 801882a:	4413      	add	r3, r2
 801882c:	881b      	ldrh	r3, [r3, #0]
 801882e:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8018830:	4a17      	ldr	r2, [pc, #92]	; (8018890 <put_lfn+0xcc>)
 8018832:	69bb      	ldr	r3, [r7, #24]
 8018834:	4413      	add	r3, r2
 8018836:	781b      	ldrb	r3, [r3, #0]
 8018838:	461a      	mov	r2, r3
 801883a:	68bb      	ldr	r3, [r7, #8]
 801883c:	4413      	add	r3, r2
 801883e:	8afa      	ldrh	r2, [r7, #22]
 8018840:	4611      	mov	r1, r2
 8018842:	4618      	mov	r0, r3
 8018844:	f7fe ff13 	bl	801766e <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8018848:	8afb      	ldrh	r3, [r7, #22]
 801884a:	2b00      	cmp	r3, #0
 801884c:	d102      	bne.n	8018854 <put_lfn+0x90>
 801884e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8018852:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8018854:	69bb      	ldr	r3, [r7, #24]
 8018856:	3301      	adds	r3, #1
 8018858:	61bb      	str	r3, [r7, #24]
 801885a:	69bb      	ldr	r3, [r7, #24]
 801885c:	2b0c      	cmp	r3, #12
 801885e:	d9da      	bls.n	8018816 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8018860:	8afb      	ldrh	r3, [r7, #22]
 8018862:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8018866:	4293      	cmp	r3, r2
 8018868:	d006      	beq.n	8018878 <put_lfn+0xb4>
 801886a:	69fb      	ldr	r3, [r7, #28]
 801886c:	005b      	lsls	r3, r3, #1
 801886e:	68fa      	ldr	r2, [r7, #12]
 8018870:	4413      	add	r3, r2
 8018872:	881b      	ldrh	r3, [r3, #0]
 8018874:	2b00      	cmp	r3, #0
 8018876:	d103      	bne.n	8018880 <put_lfn+0xbc>
 8018878:	79fb      	ldrb	r3, [r7, #7]
 801887a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801887e:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8018880:	68bb      	ldr	r3, [r7, #8]
 8018882:	79fa      	ldrb	r2, [r7, #7]
 8018884:	701a      	strb	r2, [r3, #0]
}
 8018886:	bf00      	nop
 8018888:	3720      	adds	r7, #32
 801888a:	46bd      	mov	sp, r7
 801888c:	bd80      	pop	{r7, pc}
 801888e:	bf00      	nop
 8018890:	080200a4 	.word	0x080200a4

08018894 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8018894:	b580      	push	{r7, lr}
 8018896:	b08c      	sub	sp, #48	; 0x30
 8018898:	af00      	add	r7, sp, #0
 801889a:	60f8      	str	r0, [r7, #12]
 801889c:	60b9      	str	r1, [r7, #8]
 801889e:	607a      	str	r2, [r7, #4]
 80188a0:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 80188a2:	220b      	movs	r2, #11
 80188a4:	68b9      	ldr	r1, [r7, #8]
 80188a6:	68f8      	ldr	r0, [r7, #12]
 80188a8:	f7fe ff28 	bl	80176fc <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 80188ac:	683b      	ldr	r3, [r7, #0]
 80188ae:	2b05      	cmp	r3, #5
 80188b0:	d929      	bls.n	8018906 <gen_numname+0x72>
		sr = seq;
 80188b2:	683b      	ldr	r3, [r7, #0]
 80188b4:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 80188b6:	e020      	b.n	80188fa <gen_numname+0x66>
			wc = *lfn++;
 80188b8:	687b      	ldr	r3, [r7, #4]
 80188ba:	1c9a      	adds	r2, r3, #2
 80188bc:	607a      	str	r2, [r7, #4]
 80188be:	881b      	ldrh	r3, [r3, #0]
 80188c0:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 80188c2:	2300      	movs	r3, #0
 80188c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80188c6:	e015      	b.n	80188f4 <gen_numname+0x60>
				sr = (sr << 1) + (wc & 1);
 80188c8:	69fb      	ldr	r3, [r7, #28]
 80188ca:	005a      	lsls	r2, r3, #1
 80188cc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80188ce:	f003 0301 	and.w	r3, r3, #1
 80188d2:	4413      	add	r3, r2
 80188d4:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 80188d6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80188d8:	085b      	lsrs	r3, r3, #1
 80188da:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 80188dc:	69fb      	ldr	r3, [r7, #28]
 80188de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80188e2:	2b00      	cmp	r3, #0
 80188e4:	d003      	beq.n	80188ee <gen_numname+0x5a>
 80188e6:	69fa      	ldr	r2, [r7, #28]
 80188e8:	4b30      	ldr	r3, [pc, #192]	; (80189ac <gen_numname+0x118>)
 80188ea:	4053      	eors	r3, r2
 80188ec:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 80188ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80188f0:	3301      	adds	r3, #1
 80188f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80188f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80188f6:	2b0f      	cmp	r3, #15
 80188f8:	d9e6      	bls.n	80188c8 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 80188fa:	687b      	ldr	r3, [r7, #4]
 80188fc:	881b      	ldrh	r3, [r3, #0]
 80188fe:	2b00      	cmp	r3, #0
 8018900:	d1da      	bne.n	80188b8 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8018902:	69fb      	ldr	r3, [r7, #28]
 8018904:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8018906:	2307      	movs	r3, #7
 8018908:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 801890a:	683b      	ldr	r3, [r7, #0]
 801890c:	b2db      	uxtb	r3, r3
 801890e:	f003 030f 	and.w	r3, r3, #15
 8018912:	b2db      	uxtb	r3, r3
 8018914:	3330      	adds	r3, #48	; 0x30
 8018916:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 801891a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801891e:	2b39      	cmp	r3, #57	; 0x39
 8018920:	d904      	bls.n	801892c <gen_numname+0x98>
 8018922:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8018926:	3307      	adds	r3, #7
 8018928:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 801892c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801892e:	1e5a      	subs	r2, r3, #1
 8018930:	62ba      	str	r2, [r7, #40]	; 0x28
 8018932:	3330      	adds	r3, #48	; 0x30
 8018934:	443b      	add	r3, r7
 8018936:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 801893a:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 801893e:	683b      	ldr	r3, [r7, #0]
 8018940:	091b      	lsrs	r3, r3, #4
 8018942:	603b      	str	r3, [r7, #0]
	} while (seq);
 8018944:	683b      	ldr	r3, [r7, #0]
 8018946:	2b00      	cmp	r3, #0
 8018948:	d1df      	bne.n	801890a <gen_numname+0x76>
	ns[i] = '~';
 801894a:	f107 0214 	add.w	r2, r7, #20
 801894e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018950:	4413      	add	r3, r2
 8018952:	227e      	movs	r2, #126	; 0x7e
 8018954:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8018956:	2300      	movs	r3, #0
 8018958:	627b      	str	r3, [r7, #36]	; 0x24
 801895a:	e002      	b.n	8018962 <gen_numname+0xce>
 801895c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801895e:	3301      	adds	r3, #1
 8018960:	627b      	str	r3, [r7, #36]	; 0x24
 8018962:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018966:	429a      	cmp	r2, r3
 8018968:	d205      	bcs.n	8018976 <gen_numname+0xe2>
 801896a:	68fa      	ldr	r2, [r7, #12]
 801896c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801896e:	4413      	add	r3, r2
 8018970:	781b      	ldrb	r3, [r3, #0]
 8018972:	2b20      	cmp	r3, #32
 8018974:	d1f2      	bne.n	801895c <gen_numname+0xc8>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8018976:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018978:	2b07      	cmp	r3, #7
 801897a:	d807      	bhi.n	801898c <gen_numname+0xf8>
 801897c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801897e:	1c5a      	adds	r2, r3, #1
 8018980:	62ba      	str	r2, [r7, #40]	; 0x28
 8018982:	3330      	adds	r3, #48	; 0x30
 8018984:	443b      	add	r3, r7
 8018986:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 801898a:	e000      	b.n	801898e <gen_numname+0xfa>
 801898c:	2120      	movs	r1, #32
 801898e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018990:	1c5a      	adds	r2, r3, #1
 8018992:	627a      	str	r2, [r7, #36]	; 0x24
 8018994:	68fa      	ldr	r2, [r7, #12]
 8018996:	4413      	add	r3, r2
 8018998:	460a      	mov	r2, r1
 801899a:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 801899c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801899e:	2b07      	cmp	r3, #7
 80189a0:	d9e9      	bls.n	8018976 <gen_numname+0xe2>
}
 80189a2:	bf00      	nop
 80189a4:	bf00      	nop
 80189a6:	3730      	adds	r7, #48	; 0x30
 80189a8:	46bd      	mov	sp, r7
 80189aa:	bd80      	pop	{r7, pc}
 80189ac:	00011021 	.word	0x00011021

080189b0 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 80189b0:	b480      	push	{r7}
 80189b2:	b085      	sub	sp, #20
 80189b4:	af00      	add	r7, sp, #0
 80189b6:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 80189b8:	2300      	movs	r3, #0
 80189ba:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 80189bc:	230b      	movs	r3, #11
 80189be:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 80189c0:	7bfb      	ldrb	r3, [r7, #15]
 80189c2:	b2da      	uxtb	r2, r3
 80189c4:	0852      	lsrs	r2, r2, #1
 80189c6:	01db      	lsls	r3, r3, #7
 80189c8:	4313      	orrs	r3, r2
 80189ca:	b2da      	uxtb	r2, r3
 80189cc:	687b      	ldr	r3, [r7, #4]
 80189ce:	1c59      	adds	r1, r3, #1
 80189d0:	6079      	str	r1, [r7, #4]
 80189d2:	781b      	ldrb	r3, [r3, #0]
 80189d4:	4413      	add	r3, r2
 80189d6:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 80189d8:	68bb      	ldr	r3, [r7, #8]
 80189da:	3b01      	subs	r3, #1
 80189dc:	60bb      	str	r3, [r7, #8]
 80189de:	68bb      	ldr	r3, [r7, #8]
 80189e0:	2b00      	cmp	r3, #0
 80189e2:	d1ed      	bne.n	80189c0 <sum_sfn+0x10>
	return sum;
 80189e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80189e6:	4618      	mov	r0, r3
 80189e8:	3714      	adds	r7, #20
 80189ea:	46bd      	mov	sp, r7
 80189ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80189f0:	4770      	bx	lr

080189f2 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80189f2:	b580      	push	{r7, lr}
 80189f4:	b086      	sub	sp, #24
 80189f6:	af00      	add	r7, sp, #0
 80189f8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80189fa:	687b      	ldr	r3, [r7, #4]
 80189fc:	681b      	ldr	r3, [r3, #0]
 80189fe:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8018a00:	2100      	movs	r1, #0
 8018a02:	6878      	ldr	r0, [r7, #4]
 8018a04:	f7ff fc88 	bl	8018318 <dir_sdi>
 8018a08:	4603      	mov	r3, r0
 8018a0a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8018a0c:	7dfb      	ldrb	r3, [r7, #23]
 8018a0e:	2b00      	cmp	r3, #0
 8018a10:	d001      	beq.n	8018a16 <dir_find+0x24>
 8018a12:	7dfb      	ldrb	r3, [r7, #23]
 8018a14:	e0a9      	b.n	8018b6a <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8018a16:	23ff      	movs	r3, #255	; 0xff
 8018a18:	753b      	strb	r3, [r7, #20]
 8018a1a:	7d3b      	ldrb	r3, [r7, #20]
 8018a1c:	757b      	strb	r3, [r7, #21]
 8018a1e:	687b      	ldr	r3, [r7, #4]
 8018a20:	f04f 32ff 	mov.w	r2, #4294967295
 8018a24:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8018a26:	687b      	ldr	r3, [r7, #4]
 8018a28:	69db      	ldr	r3, [r3, #28]
 8018a2a:	4619      	mov	r1, r3
 8018a2c:	6938      	ldr	r0, [r7, #16]
 8018a2e:	f7ff f893 	bl	8017b58 <move_window>
 8018a32:	4603      	mov	r3, r0
 8018a34:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8018a36:	7dfb      	ldrb	r3, [r7, #23]
 8018a38:	2b00      	cmp	r3, #0
 8018a3a:	f040 8090 	bne.w	8018b5e <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8018a3e:	687b      	ldr	r3, [r7, #4]
 8018a40:	6a1b      	ldr	r3, [r3, #32]
 8018a42:	781b      	ldrb	r3, [r3, #0]
 8018a44:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8018a46:	7dbb      	ldrb	r3, [r7, #22]
 8018a48:	2b00      	cmp	r3, #0
 8018a4a:	d102      	bne.n	8018a52 <dir_find+0x60>
 8018a4c:	2304      	movs	r3, #4
 8018a4e:	75fb      	strb	r3, [r7, #23]
 8018a50:	e08a      	b.n	8018b68 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8018a52:	687b      	ldr	r3, [r7, #4]
 8018a54:	6a1b      	ldr	r3, [r3, #32]
 8018a56:	330b      	adds	r3, #11
 8018a58:	781b      	ldrb	r3, [r3, #0]
 8018a5a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8018a5e:	73fb      	strb	r3, [r7, #15]
 8018a60:	687b      	ldr	r3, [r7, #4]
 8018a62:	7bfa      	ldrb	r2, [r7, #15]
 8018a64:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8018a66:	7dbb      	ldrb	r3, [r7, #22]
 8018a68:	2be5      	cmp	r3, #229	; 0xe5
 8018a6a:	d007      	beq.n	8018a7c <dir_find+0x8a>
 8018a6c:	7bfb      	ldrb	r3, [r7, #15]
 8018a6e:	f003 0308 	and.w	r3, r3, #8
 8018a72:	2b00      	cmp	r3, #0
 8018a74:	d009      	beq.n	8018a8a <dir_find+0x98>
 8018a76:	7bfb      	ldrb	r3, [r7, #15]
 8018a78:	2b0f      	cmp	r3, #15
 8018a7a:	d006      	beq.n	8018a8a <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8018a7c:	23ff      	movs	r3, #255	; 0xff
 8018a7e:	757b      	strb	r3, [r7, #21]
 8018a80:	687b      	ldr	r3, [r7, #4]
 8018a82:	f04f 32ff 	mov.w	r2, #4294967295
 8018a86:	631a      	str	r2, [r3, #48]	; 0x30
 8018a88:	e05e      	b.n	8018b48 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8018a8a:	7bfb      	ldrb	r3, [r7, #15]
 8018a8c:	2b0f      	cmp	r3, #15
 8018a8e:	d136      	bne.n	8018afe <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8018a90:	687b      	ldr	r3, [r7, #4]
 8018a92:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8018a96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8018a9a:	2b00      	cmp	r3, #0
 8018a9c:	d154      	bne.n	8018b48 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8018a9e:	7dbb      	ldrb	r3, [r7, #22]
 8018aa0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8018aa4:	2b00      	cmp	r3, #0
 8018aa6:	d00d      	beq.n	8018ac4 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8018aa8:	687b      	ldr	r3, [r7, #4]
 8018aaa:	6a1b      	ldr	r3, [r3, #32]
 8018aac:	7b5b      	ldrb	r3, [r3, #13]
 8018aae:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8018ab0:	7dbb      	ldrb	r3, [r7, #22]
 8018ab2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8018ab6:	75bb      	strb	r3, [r7, #22]
 8018ab8:	7dbb      	ldrb	r3, [r7, #22]
 8018aba:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8018abc:	687b      	ldr	r3, [r7, #4]
 8018abe:	695a      	ldr	r2, [r3, #20]
 8018ac0:	687b      	ldr	r3, [r7, #4]
 8018ac2:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8018ac4:	7dba      	ldrb	r2, [r7, #22]
 8018ac6:	7d7b      	ldrb	r3, [r7, #21]
 8018ac8:	429a      	cmp	r2, r3
 8018aca:	d115      	bne.n	8018af8 <dir_find+0x106>
 8018acc:	687b      	ldr	r3, [r7, #4]
 8018ace:	6a1b      	ldr	r3, [r3, #32]
 8018ad0:	330d      	adds	r3, #13
 8018ad2:	781b      	ldrb	r3, [r3, #0]
 8018ad4:	7d3a      	ldrb	r2, [r7, #20]
 8018ad6:	429a      	cmp	r2, r3
 8018ad8:	d10e      	bne.n	8018af8 <dir_find+0x106>
 8018ada:	693b      	ldr	r3, [r7, #16]
 8018adc:	691a      	ldr	r2, [r3, #16]
 8018ade:	687b      	ldr	r3, [r7, #4]
 8018ae0:	6a1b      	ldr	r3, [r3, #32]
 8018ae2:	4619      	mov	r1, r3
 8018ae4:	4610      	mov	r0, r2
 8018ae6:	f7ff fdfd 	bl	80186e4 <cmp_lfn>
 8018aea:	4603      	mov	r3, r0
 8018aec:	2b00      	cmp	r3, #0
 8018aee:	d003      	beq.n	8018af8 <dir_find+0x106>
 8018af0:	7d7b      	ldrb	r3, [r7, #21]
 8018af2:	3b01      	subs	r3, #1
 8018af4:	b2db      	uxtb	r3, r3
 8018af6:	e000      	b.n	8018afa <dir_find+0x108>
 8018af8:	23ff      	movs	r3, #255	; 0xff
 8018afa:	757b      	strb	r3, [r7, #21]
 8018afc:	e024      	b.n	8018b48 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8018afe:	7d7b      	ldrb	r3, [r7, #21]
 8018b00:	2b00      	cmp	r3, #0
 8018b02:	d109      	bne.n	8018b18 <dir_find+0x126>
 8018b04:	687b      	ldr	r3, [r7, #4]
 8018b06:	6a1b      	ldr	r3, [r3, #32]
 8018b08:	4618      	mov	r0, r3
 8018b0a:	f7ff ff51 	bl	80189b0 <sum_sfn>
 8018b0e:	4603      	mov	r3, r0
 8018b10:	461a      	mov	r2, r3
 8018b12:	7d3b      	ldrb	r3, [r7, #20]
 8018b14:	4293      	cmp	r3, r2
 8018b16:	d024      	beq.n	8018b62 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8018b18:	687b      	ldr	r3, [r7, #4]
 8018b1a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8018b1e:	f003 0301 	and.w	r3, r3, #1
 8018b22:	2b00      	cmp	r3, #0
 8018b24:	d10a      	bne.n	8018b3c <dir_find+0x14a>
 8018b26:	687b      	ldr	r3, [r7, #4]
 8018b28:	6a18      	ldr	r0, [r3, #32]
 8018b2a:	687b      	ldr	r3, [r7, #4]
 8018b2c:	3324      	adds	r3, #36	; 0x24
 8018b2e:	220b      	movs	r2, #11
 8018b30:	4619      	mov	r1, r3
 8018b32:	f7fe fe1f 	bl	8017774 <mem_cmp>
 8018b36:	4603      	mov	r3, r0
 8018b38:	2b00      	cmp	r3, #0
 8018b3a:	d014      	beq.n	8018b66 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8018b3c:	23ff      	movs	r3, #255	; 0xff
 8018b3e:	757b      	strb	r3, [r7, #21]
 8018b40:	687b      	ldr	r3, [r7, #4]
 8018b42:	f04f 32ff 	mov.w	r2, #4294967295
 8018b46:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8018b48:	2100      	movs	r1, #0
 8018b4a:	6878      	ldr	r0, [r7, #4]
 8018b4c:	f7ff fc6d 	bl	801842a <dir_next>
 8018b50:	4603      	mov	r3, r0
 8018b52:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8018b54:	7dfb      	ldrb	r3, [r7, #23]
 8018b56:	2b00      	cmp	r3, #0
 8018b58:	f43f af65 	beq.w	8018a26 <dir_find+0x34>
 8018b5c:	e004      	b.n	8018b68 <dir_find+0x176>
		if (res != FR_OK) break;
 8018b5e:	bf00      	nop
 8018b60:	e002      	b.n	8018b68 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8018b62:	bf00      	nop
 8018b64:	e000      	b.n	8018b68 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8018b66:	bf00      	nop

	return res;
 8018b68:	7dfb      	ldrb	r3, [r7, #23]
}
 8018b6a:	4618      	mov	r0, r3
 8018b6c:	3718      	adds	r7, #24
 8018b6e:	46bd      	mov	sp, r7
 8018b70:	bd80      	pop	{r7, pc}
	...

08018b74 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8018b74:	b580      	push	{r7, lr}
 8018b76:	b08c      	sub	sp, #48	; 0x30
 8018b78:	af00      	add	r7, sp, #0
 8018b7a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8018b7c:	687b      	ldr	r3, [r7, #4]
 8018b7e:	681b      	ldr	r3, [r3, #0]
 8018b80:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8018b82:	687b      	ldr	r3, [r7, #4]
 8018b84:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8018b88:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8018b8c:	2b00      	cmp	r3, #0
 8018b8e:	d001      	beq.n	8018b94 <dir_register+0x20>
 8018b90:	2306      	movs	r3, #6
 8018b92:	e0e0      	b.n	8018d56 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8018b94:	2300      	movs	r3, #0
 8018b96:	627b      	str	r3, [r7, #36]	; 0x24
 8018b98:	e002      	b.n	8018ba0 <dir_register+0x2c>
 8018b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018b9c:	3301      	adds	r3, #1
 8018b9e:	627b      	str	r3, [r7, #36]	; 0x24
 8018ba0:	69fb      	ldr	r3, [r7, #28]
 8018ba2:	691a      	ldr	r2, [r3, #16]
 8018ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018ba6:	005b      	lsls	r3, r3, #1
 8018ba8:	4413      	add	r3, r2
 8018baa:	881b      	ldrh	r3, [r3, #0]
 8018bac:	2b00      	cmp	r3, #0
 8018bae:	d1f4      	bne.n	8018b9a <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8018bb0:	687b      	ldr	r3, [r7, #4]
 8018bb2:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8018bb6:	f107 030c 	add.w	r3, r7, #12
 8018bba:	220c      	movs	r2, #12
 8018bbc:	4618      	mov	r0, r3
 8018bbe:	f7fe fd9d 	bl	80176fc <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8018bc2:	7dfb      	ldrb	r3, [r7, #23]
 8018bc4:	f003 0301 	and.w	r3, r3, #1
 8018bc8:	2b00      	cmp	r3, #0
 8018bca:	d032      	beq.n	8018c32 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8018bcc:	687b      	ldr	r3, [r7, #4]
 8018bce:	2240      	movs	r2, #64	; 0x40
 8018bd0:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 8018bd4:	2301      	movs	r3, #1
 8018bd6:	62bb      	str	r3, [r7, #40]	; 0x28
 8018bd8:	e016      	b.n	8018c08 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8018bda:	687b      	ldr	r3, [r7, #4]
 8018bdc:	f103 0024 	add.w	r0, r3, #36	; 0x24
 8018be0:	69fb      	ldr	r3, [r7, #28]
 8018be2:	691a      	ldr	r2, [r3, #16]
 8018be4:	f107 010c 	add.w	r1, r7, #12
 8018be8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018bea:	f7ff fe53 	bl	8018894 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8018bee:	6878      	ldr	r0, [r7, #4]
 8018bf0:	f7ff feff 	bl	80189f2 <dir_find>
 8018bf4:	4603      	mov	r3, r0
 8018bf6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 8018bfa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8018bfe:	2b00      	cmp	r3, #0
 8018c00:	d106      	bne.n	8018c10 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8018c02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018c04:	3301      	adds	r3, #1
 8018c06:	62bb      	str	r3, [r7, #40]	; 0x28
 8018c08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018c0a:	2b63      	cmp	r3, #99	; 0x63
 8018c0c:	d9e5      	bls.n	8018bda <dir_register+0x66>
 8018c0e:	e000      	b.n	8018c12 <dir_register+0x9e>
			if (res != FR_OK) break;
 8018c10:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8018c12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018c14:	2b64      	cmp	r3, #100	; 0x64
 8018c16:	d101      	bne.n	8018c1c <dir_register+0xa8>
 8018c18:	2307      	movs	r3, #7
 8018c1a:	e09c      	b.n	8018d56 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8018c1c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8018c20:	2b04      	cmp	r3, #4
 8018c22:	d002      	beq.n	8018c2a <dir_register+0xb6>
 8018c24:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8018c28:	e095      	b.n	8018d56 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8018c2a:	7dfa      	ldrb	r2, [r7, #23]
 8018c2c:	687b      	ldr	r3, [r7, #4]
 8018c2e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8018c32:	7dfb      	ldrb	r3, [r7, #23]
 8018c34:	f003 0302 	and.w	r3, r3, #2
 8018c38:	2b00      	cmp	r3, #0
 8018c3a:	d007      	beq.n	8018c4c <dir_register+0xd8>
 8018c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018c3e:	330c      	adds	r3, #12
 8018c40:	4a47      	ldr	r2, [pc, #284]	; (8018d60 <dir_register+0x1ec>)
 8018c42:	fba2 2303 	umull	r2, r3, r2, r3
 8018c46:	089b      	lsrs	r3, r3, #2
 8018c48:	3301      	adds	r3, #1
 8018c4a:	e000      	b.n	8018c4e <dir_register+0xda>
 8018c4c:	2301      	movs	r3, #1
 8018c4e:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8018c50:	6a39      	ldr	r1, [r7, #32]
 8018c52:	6878      	ldr	r0, [r7, #4]
 8018c54:	f7ff fcbf 	bl	80185d6 <dir_alloc>
 8018c58:	4603      	mov	r3, r0
 8018c5a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8018c5e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8018c62:	2b00      	cmp	r3, #0
 8018c64:	d148      	bne.n	8018cf8 <dir_register+0x184>
 8018c66:	6a3b      	ldr	r3, [r7, #32]
 8018c68:	3b01      	subs	r3, #1
 8018c6a:	623b      	str	r3, [r7, #32]
 8018c6c:	6a3b      	ldr	r3, [r7, #32]
 8018c6e:	2b00      	cmp	r3, #0
 8018c70:	d042      	beq.n	8018cf8 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8018c72:	687b      	ldr	r3, [r7, #4]
 8018c74:	695a      	ldr	r2, [r3, #20]
 8018c76:	6a3b      	ldr	r3, [r7, #32]
 8018c78:	015b      	lsls	r3, r3, #5
 8018c7a:	1ad3      	subs	r3, r2, r3
 8018c7c:	4619      	mov	r1, r3
 8018c7e:	6878      	ldr	r0, [r7, #4]
 8018c80:	f7ff fb4a 	bl	8018318 <dir_sdi>
 8018c84:	4603      	mov	r3, r0
 8018c86:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8018c8a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8018c8e:	2b00      	cmp	r3, #0
 8018c90:	d132      	bne.n	8018cf8 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8018c92:	687b      	ldr	r3, [r7, #4]
 8018c94:	3324      	adds	r3, #36	; 0x24
 8018c96:	4618      	mov	r0, r3
 8018c98:	f7ff fe8a 	bl	80189b0 <sum_sfn>
 8018c9c:	4603      	mov	r3, r0
 8018c9e:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8018ca0:	687b      	ldr	r3, [r7, #4]
 8018ca2:	69db      	ldr	r3, [r3, #28]
 8018ca4:	4619      	mov	r1, r3
 8018ca6:	69f8      	ldr	r0, [r7, #28]
 8018ca8:	f7fe ff56 	bl	8017b58 <move_window>
 8018cac:	4603      	mov	r3, r0
 8018cae:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 8018cb2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8018cb6:	2b00      	cmp	r3, #0
 8018cb8:	d11d      	bne.n	8018cf6 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8018cba:	69fb      	ldr	r3, [r7, #28]
 8018cbc:	6918      	ldr	r0, [r3, #16]
 8018cbe:	687b      	ldr	r3, [r7, #4]
 8018cc0:	6a19      	ldr	r1, [r3, #32]
 8018cc2:	6a3b      	ldr	r3, [r7, #32]
 8018cc4:	b2da      	uxtb	r2, r3
 8018cc6:	7efb      	ldrb	r3, [r7, #27]
 8018cc8:	f7ff fd7c 	bl	80187c4 <put_lfn>
				fs->wflag = 1;
 8018ccc:	69fb      	ldr	r3, [r7, #28]
 8018cce:	2201      	movs	r2, #1
 8018cd0:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8018cd2:	2100      	movs	r1, #0
 8018cd4:	6878      	ldr	r0, [r7, #4]
 8018cd6:	f7ff fba8 	bl	801842a <dir_next>
 8018cda:	4603      	mov	r3, r0
 8018cdc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 8018ce0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8018ce4:	2b00      	cmp	r3, #0
 8018ce6:	d107      	bne.n	8018cf8 <dir_register+0x184>
 8018ce8:	6a3b      	ldr	r3, [r7, #32]
 8018cea:	3b01      	subs	r3, #1
 8018cec:	623b      	str	r3, [r7, #32]
 8018cee:	6a3b      	ldr	r3, [r7, #32]
 8018cf0:	2b00      	cmp	r3, #0
 8018cf2:	d1d5      	bne.n	8018ca0 <dir_register+0x12c>
 8018cf4:	e000      	b.n	8018cf8 <dir_register+0x184>
				if (res != FR_OK) break;
 8018cf6:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8018cf8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8018cfc:	2b00      	cmp	r3, #0
 8018cfe:	d128      	bne.n	8018d52 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8018d00:	687b      	ldr	r3, [r7, #4]
 8018d02:	69db      	ldr	r3, [r3, #28]
 8018d04:	4619      	mov	r1, r3
 8018d06:	69f8      	ldr	r0, [r7, #28]
 8018d08:	f7fe ff26 	bl	8017b58 <move_window>
 8018d0c:	4603      	mov	r3, r0
 8018d0e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8018d12:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8018d16:	2b00      	cmp	r3, #0
 8018d18:	d11b      	bne.n	8018d52 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8018d1a:	687b      	ldr	r3, [r7, #4]
 8018d1c:	6a1b      	ldr	r3, [r3, #32]
 8018d1e:	2220      	movs	r2, #32
 8018d20:	2100      	movs	r1, #0
 8018d22:	4618      	mov	r0, r3
 8018d24:	f7fe fd0b 	bl	801773e <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8018d28:	687b      	ldr	r3, [r7, #4]
 8018d2a:	6a18      	ldr	r0, [r3, #32]
 8018d2c:	687b      	ldr	r3, [r7, #4]
 8018d2e:	3324      	adds	r3, #36	; 0x24
 8018d30:	220b      	movs	r2, #11
 8018d32:	4619      	mov	r1, r3
 8018d34:	f7fe fce2 	bl	80176fc <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8018d38:	687b      	ldr	r3, [r7, #4]
 8018d3a:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 8018d3e:	687b      	ldr	r3, [r7, #4]
 8018d40:	6a1b      	ldr	r3, [r3, #32]
 8018d42:	330c      	adds	r3, #12
 8018d44:	f002 0218 	and.w	r2, r2, #24
 8018d48:	b2d2      	uxtb	r2, r2
 8018d4a:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8018d4c:	69fb      	ldr	r3, [r7, #28]
 8018d4e:	2201      	movs	r2, #1
 8018d50:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8018d52:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8018d56:	4618      	mov	r0, r3
 8018d58:	3730      	adds	r7, #48	; 0x30
 8018d5a:	46bd      	mov	sp, r7
 8018d5c:	bd80      	pop	{r7, pc}
 8018d5e:	bf00      	nop
 8018d60:	4ec4ec4f 	.word	0x4ec4ec4f

08018d64 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8018d64:	b580      	push	{r7, lr}
 8018d66:	b08a      	sub	sp, #40	; 0x28
 8018d68:	af00      	add	r7, sp, #0
 8018d6a:	6078      	str	r0, [r7, #4]
 8018d6c:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8018d6e:	683b      	ldr	r3, [r7, #0]
 8018d70:	681b      	ldr	r3, [r3, #0]
 8018d72:	613b      	str	r3, [r7, #16]
 8018d74:	687b      	ldr	r3, [r7, #4]
 8018d76:	681b      	ldr	r3, [r3, #0]
 8018d78:	691b      	ldr	r3, [r3, #16]
 8018d7a:	60fb      	str	r3, [r7, #12]
 8018d7c:	2300      	movs	r3, #0
 8018d7e:	617b      	str	r3, [r7, #20]
 8018d80:	697b      	ldr	r3, [r7, #20]
 8018d82:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8018d84:	69bb      	ldr	r3, [r7, #24]
 8018d86:	1c5a      	adds	r2, r3, #1
 8018d88:	61ba      	str	r2, [r7, #24]
 8018d8a:	693a      	ldr	r2, [r7, #16]
 8018d8c:	4413      	add	r3, r2
 8018d8e:	781b      	ldrb	r3, [r3, #0]
 8018d90:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8018d92:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018d94:	2b1f      	cmp	r3, #31
 8018d96:	d940      	bls.n	8018e1a <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8018d98:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018d9a:	2b2f      	cmp	r3, #47	; 0x2f
 8018d9c:	d006      	beq.n	8018dac <create_name+0x48>
 8018d9e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018da0:	2b5c      	cmp	r3, #92	; 0x5c
 8018da2:	d110      	bne.n	8018dc6 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8018da4:	e002      	b.n	8018dac <create_name+0x48>
 8018da6:	69bb      	ldr	r3, [r7, #24]
 8018da8:	3301      	adds	r3, #1
 8018daa:	61bb      	str	r3, [r7, #24]
 8018dac:	693a      	ldr	r2, [r7, #16]
 8018dae:	69bb      	ldr	r3, [r7, #24]
 8018db0:	4413      	add	r3, r2
 8018db2:	781b      	ldrb	r3, [r3, #0]
 8018db4:	2b2f      	cmp	r3, #47	; 0x2f
 8018db6:	d0f6      	beq.n	8018da6 <create_name+0x42>
 8018db8:	693a      	ldr	r2, [r7, #16]
 8018dba:	69bb      	ldr	r3, [r7, #24]
 8018dbc:	4413      	add	r3, r2
 8018dbe:	781b      	ldrb	r3, [r3, #0]
 8018dc0:	2b5c      	cmp	r3, #92	; 0x5c
 8018dc2:	d0f0      	beq.n	8018da6 <create_name+0x42>
			break;
 8018dc4:	e02a      	b.n	8018e1c <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8018dc6:	697b      	ldr	r3, [r7, #20]
 8018dc8:	2bfe      	cmp	r3, #254	; 0xfe
 8018dca:	d901      	bls.n	8018dd0 <create_name+0x6c>
 8018dcc:	2306      	movs	r3, #6
 8018dce:	e17d      	b.n	80190cc <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8018dd0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018dd2:	b2db      	uxtb	r3, r3
 8018dd4:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8018dd6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018dd8:	2101      	movs	r1, #1
 8018dda:	4618      	mov	r0, r3
 8018ddc:	f001 fa8c 	bl	801a2f8 <ff_convert>
 8018de0:	4603      	mov	r3, r0
 8018de2:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8018de4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018de6:	2b00      	cmp	r3, #0
 8018de8:	d101      	bne.n	8018dee <create_name+0x8a>
 8018dea:	2306      	movs	r3, #6
 8018dec:	e16e      	b.n	80190cc <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8018dee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018df0:	2b7f      	cmp	r3, #127	; 0x7f
 8018df2:	d809      	bhi.n	8018e08 <create_name+0xa4>
 8018df4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018df6:	4619      	mov	r1, r3
 8018df8:	488d      	ldr	r0, [pc, #564]	; (8019030 <create_name+0x2cc>)
 8018dfa:	f7fe fce2 	bl	80177c2 <chk_chr>
 8018dfe:	4603      	mov	r3, r0
 8018e00:	2b00      	cmp	r3, #0
 8018e02:	d001      	beq.n	8018e08 <create_name+0xa4>
 8018e04:	2306      	movs	r3, #6
 8018e06:	e161      	b.n	80190cc <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8018e08:	697b      	ldr	r3, [r7, #20]
 8018e0a:	1c5a      	adds	r2, r3, #1
 8018e0c:	617a      	str	r2, [r7, #20]
 8018e0e:	005b      	lsls	r3, r3, #1
 8018e10:	68fa      	ldr	r2, [r7, #12]
 8018e12:	4413      	add	r3, r2
 8018e14:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8018e16:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8018e18:	e7b4      	b.n	8018d84 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8018e1a:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8018e1c:	693a      	ldr	r2, [r7, #16]
 8018e1e:	69bb      	ldr	r3, [r7, #24]
 8018e20:	441a      	add	r2, r3
 8018e22:	683b      	ldr	r3, [r7, #0]
 8018e24:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8018e26:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018e28:	2b1f      	cmp	r3, #31
 8018e2a:	d801      	bhi.n	8018e30 <create_name+0xcc>
 8018e2c:	2304      	movs	r3, #4
 8018e2e:	e000      	b.n	8018e32 <create_name+0xce>
 8018e30:	2300      	movs	r3, #0
 8018e32:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8018e36:	e011      	b.n	8018e5c <create_name+0xf8>
		w = lfn[di - 1];
 8018e38:	697a      	ldr	r2, [r7, #20]
 8018e3a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8018e3e:	4413      	add	r3, r2
 8018e40:	005b      	lsls	r3, r3, #1
 8018e42:	68fa      	ldr	r2, [r7, #12]
 8018e44:	4413      	add	r3, r2
 8018e46:	881b      	ldrh	r3, [r3, #0]
 8018e48:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 8018e4a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018e4c:	2b20      	cmp	r3, #32
 8018e4e:	d002      	beq.n	8018e56 <create_name+0xf2>
 8018e50:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018e52:	2b2e      	cmp	r3, #46	; 0x2e
 8018e54:	d106      	bne.n	8018e64 <create_name+0x100>
		di--;
 8018e56:	697b      	ldr	r3, [r7, #20]
 8018e58:	3b01      	subs	r3, #1
 8018e5a:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8018e5c:	697b      	ldr	r3, [r7, #20]
 8018e5e:	2b00      	cmp	r3, #0
 8018e60:	d1ea      	bne.n	8018e38 <create_name+0xd4>
 8018e62:	e000      	b.n	8018e66 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8018e64:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8018e66:	697b      	ldr	r3, [r7, #20]
 8018e68:	005b      	lsls	r3, r3, #1
 8018e6a:	68fa      	ldr	r2, [r7, #12]
 8018e6c:	4413      	add	r3, r2
 8018e6e:	2200      	movs	r2, #0
 8018e70:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8018e72:	697b      	ldr	r3, [r7, #20]
 8018e74:	2b00      	cmp	r3, #0
 8018e76:	d101      	bne.n	8018e7c <create_name+0x118>
 8018e78:	2306      	movs	r3, #6
 8018e7a:	e127      	b.n	80190cc <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8018e7c:	687b      	ldr	r3, [r7, #4]
 8018e7e:	3324      	adds	r3, #36	; 0x24
 8018e80:	220b      	movs	r2, #11
 8018e82:	2120      	movs	r1, #32
 8018e84:	4618      	mov	r0, r3
 8018e86:	f7fe fc5a 	bl	801773e <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8018e8a:	2300      	movs	r3, #0
 8018e8c:	61bb      	str	r3, [r7, #24]
 8018e8e:	e002      	b.n	8018e96 <create_name+0x132>
 8018e90:	69bb      	ldr	r3, [r7, #24]
 8018e92:	3301      	adds	r3, #1
 8018e94:	61bb      	str	r3, [r7, #24]
 8018e96:	69bb      	ldr	r3, [r7, #24]
 8018e98:	005b      	lsls	r3, r3, #1
 8018e9a:	68fa      	ldr	r2, [r7, #12]
 8018e9c:	4413      	add	r3, r2
 8018e9e:	881b      	ldrh	r3, [r3, #0]
 8018ea0:	2b20      	cmp	r3, #32
 8018ea2:	d0f5      	beq.n	8018e90 <create_name+0x12c>
 8018ea4:	69bb      	ldr	r3, [r7, #24]
 8018ea6:	005b      	lsls	r3, r3, #1
 8018ea8:	68fa      	ldr	r2, [r7, #12]
 8018eaa:	4413      	add	r3, r2
 8018eac:	881b      	ldrh	r3, [r3, #0]
 8018eae:	2b2e      	cmp	r3, #46	; 0x2e
 8018eb0:	d0ee      	beq.n	8018e90 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8018eb2:	69bb      	ldr	r3, [r7, #24]
 8018eb4:	2b00      	cmp	r3, #0
 8018eb6:	d009      	beq.n	8018ecc <create_name+0x168>
 8018eb8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8018ebc:	f043 0303 	orr.w	r3, r3, #3
 8018ec0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8018ec4:	e002      	b.n	8018ecc <create_name+0x168>
 8018ec6:	697b      	ldr	r3, [r7, #20]
 8018ec8:	3b01      	subs	r3, #1
 8018eca:	617b      	str	r3, [r7, #20]
 8018ecc:	697b      	ldr	r3, [r7, #20]
 8018ece:	2b00      	cmp	r3, #0
 8018ed0:	d009      	beq.n	8018ee6 <create_name+0x182>
 8018ed2:	697a      	ldr	r2, [r7, #20]
 8018ed4:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8018ed8:	4413      	add	r3, r2
 8018eda:	005b      	lsls	r3, r3, #1
 8018edc:	68fa      	ldr	r2, [r7, #12]
 8018ede:	4413      	add	r3, r2
 8018ee0:	881b      	ldrh	r3, [r3, #0]
 8018ee2:	2b2e      	cmp	r3, #46	; 0x2e
 8018ee4:	d1ef      	bne.n	8018ec6 <create_name+0x162>

	i = b = 0; ni = 8;
 8018ee6:	2300      	movs	r3, #0
 8018ee8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8018eec:	2300      	movs	r3, #0
 8018eee:	623b      	str	r3, [r7, #32]
 8018ef0:	2308      	movs	r3, #8
 8018ef2:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8018ef4:	69bb      	ldr	r3, [r7, #24]
 8018ef6:	1c5a      	adds	r2, r3, #1
 8018ef8:	61ba      	str	r2, [r7, #24]
 8018efa:	005b      	lsls	r3, r3, #1
 8018efc:	68fa      	ldr	r2, [r7, #12]
 8018efe:	4413      	add	r3, r2
 8018f00:	881b      	ldrh	r3, [r3, #0]
 8018f02:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 8018f04:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018f06:	2b00      	cmp	r3, #0
 8018f08:	f000 8090 	beq.w	801902c <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8018f0c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018f0e:	2b20      	cmp	r3, #32
 8018f10:	d006      	beq.n	8018f20 <create_name+0x1bc>
 8018f12:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018f14:	2b2e      	cmp	r3, #46	; 0x2e
 8018f16:	d10a      	bne.n	8018f2e <create_name+0x1ca>
 8018f18:	69ba      	ldr	r2, [r7, #24]
 8018f1a:	697b      	ldr	r3, [r7, #20]
 8018f1c:	429a      	cmp	r2, r3
 8018f1e:	d006      	beq.n	8018f2e <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8018f20:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8018f24:	f043 0303 	orr.w	r3, r3, #3
 8018f28:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8018f2c:	e07d      	b.n	801902a <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8018f2e:	6a3a      	ldr	r2, [r7, #32]
 8018f30:	69fb      	ldr	r3, [r7, #28]
 8018f32:	429a      	cmp	r2, r3
 8018f34:	d203      	bcs.n	8018f3e <create_name+0x1da>
 8018f36:	69ba      	ldr	r2, [r7, #24]
 8018f38:	697b      	ldr	r3, [r7, #20]
 8018f3a:	429a      	cmp	r2, r3
 8018f3c:	d123      	bne.n	8018f86 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8018f3e:	69fb      	ldr	r3, [r7, #28]
 8018f40:	2b0b      	cmp	r3, #11
 8018f42:	d106      	bne.n	8018f52 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8018f44:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8018f48:	f043 0303 	orr.w	r3, r3, #3
 8018f4c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8018f50:	e075      	b.n	801903e <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8018f52:	69ba      	ldr	r2, [r7, #24]
 8018f54:	697b      	ldr	r3, [r7, #20]
 8018f56:	429a      	cmp	r2, r3
 8018f58:	d005      	beq.n	8018f66 <create_name+0x202>
 8018f5a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8018f5e:	f043 0303 	orr.w	r3, r3, #3
 8018f62:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 8018f66:	69ba      	ldr	r2, [r7, #24]
 8018f68:	697b      	ldr	r3, [r7, #20]
 8018f6a:	429a      	cmp	r2, r3
 8018f6c:	d866      	bhi.n	801903c <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8018f6e:	697b      	ldr	r3, [r7, #20]
 8018f70:	61bb      	str	r3, [r7, #24]
 8018f72:	2308      	movs	r3, #8
 8018f74:	623b      	str	r3, [r7, #32]
 8018f76:	230b      	movs	r3, #11
 8018f78:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8018f7a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8018f7e:	009b      	lsls	r3, r3, #2
 8018f80:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8018f84:	e051      	b.n	801902a <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8018f86:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018f88:	2b7f      	cmp	r3, #127	; 0x7f
 8018f8a:	d914      	bls.n	8018fb6 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8018f8c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018f8e:	2100      	movs	r1, #0
 8018f90:	4618      	mov	r0, r3
 8018f92:	f001 f9b1 	bl	801a2f8 <ff_convert>
 8018f96:	4603      	mov	r3, r0
 8018f98:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8018f9a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018f9c:	2b00      	cmp	r3, #0
 8018f9e:	d004      	beq.n	8018faa <create_name+0x246>
 8018fa0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018fa2:	3b80      	subs	r3, #128	; 0x80
 8018fa4:	4a23      	ldr	r2, [pc, #140]	; (8019034 <create_name+0x2d0>)
 8018fa6:	5cd3      	ldrb	r3, [r2, r3]
 8018fa8:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8018faa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8018fae:	f043 0302 	orr.w	r3, r3, #2
 8018fb2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8018fb6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018fb8:	2b00      	cmp	r3, #0
 8018fba:	d007      	beq.n	8018fcc <create_name+0x268>
 8018fbc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018fbe:	4619      	mov	r1, r3
 8018fc0:	481d      	ldr	r0, [pc, #116]	; (8019038 <create_name+0x2d4>)
 8018fc2:	f7fe fbfe 	bl	80177c2 <chk_chr>
 8018fc6:	4603      	mov	r3, r0
 8018fc8:	2b00      	cmp	r3, #0
 8018fca:	d008      	beq.n	8018fde <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8018fcc:	235f      	movs	r3, #95	; 0x5f
 8018fce:	84bb      	strh	r3, [r7, #36]	; 0x24
 8018fd0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8018fd4:	f043 0303 	orr.w	r3, r3, #3
 8018fd8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8018fdc:	e01b      	b.n	8019016 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8018fde:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018fe0:	2b40      	cmp	r3, #64	; 0x40
 8018fe2:	d909      	bls.n	8018ff8 <create_name+0x294>
 8018fe4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018fe6:	2b5a      	cmp	r3, #90	; 0x5a
 8018fe8:	d806      	bhi.n	8018ff8 <create_name+0x294>
					b |= 2;
 8018fea:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8018fee:	f043 0302 	orr.w	r3, r3, #2
 8018ff2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8018ff6:	e00e      	b.n	8019016 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8018ff8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018ffa:	2b60      	cmp	r3, #96	; 0x60
 8018ffc:	d90b      	bls.n	8019016 <create_name+0x2b2>
 8018ffe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8019000:	2b7a      	cmp	r3, #122	; 0x7a
 8019002:	d808      	bhi.n	8019016 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8019004:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8019008:	f043 0301 	orr.w	r3, r3, #1
 801900c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8019010:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8019012:	3b20      	subs	r3, #32
 8019014:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8019016:	6a3b      	ldr	r3, [r7, #32]
 8019018:	1c5a      	adds	r2, r3, #1
 801901a:	623a      	str	r2, [r7, #32]
 801901c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801901e:	b2d1      	uxtb	r1, r2
 8019020:	687a      	ldr	r2, [r7, #4]
 8019022:	4413      	add	r3, r2
 8019024:	460a      	mov	r2, r1
 8019026:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 801902a:	e763      	b.n	8018ef4 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 801902c:	bf00      	nop
 801902e:	e006      	b.n	801903e <create_name+0x2da>
 8019030:	0801fed0 	.word	0x0801fed0
 8019034:	08020024 	.word	0x08020024
 8019038:	0801fedc 	.word	0x0801fedc
			if (si > di) break;			/* No extension */
 801903c:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 801903e:	687b      	ldr	r3, [r7, #4]
 8019040:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8019044:	2be5      	cmp	r3, #229	; 0xe5
 8019046:	d103      	bne.n	8019050 <create_name+0x2ec>
 8019048:	687b      	ldr	r3, [r7, #4]
 801904a:	2205      	movs	r2, #5
 801904c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 8019050:	69fb      	ldr	r3, [r7, #28]
 8019052:	2b08      	cmp	r3, #8
 8019054:	d104      	bne.n	8019060 <create_name+0x2fc>
 8019056:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801905a:	009b      	lsls	r3, r3, #2
 801905c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8019060:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8019064:	f003 030c 	and.w	r3, r3, #12
 8019068:	2b0c      	cmp	r3, #12
 801906a:	d005      	beq.n	8019078 <create_name+0x314>
 801906c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8019070:	f003 0303 	and.w	r3, r3, #3
 8019074:	2b03      	cmp	r3, #3
 8019076:	d105      	bne.n	8019084 <create_name+0x320>
 8019078:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801907c:	f043 0302 	orr.w	r3, r3, #2
 8019080:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8019084:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019088:	f003 0302 	and.w	r3, r3, #2
 801908c:	2b00      	cmp	r3, #0
 801908e:	d117      	bne.n	80190c0 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8019090:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8019094:	f003 0303 	and.w	r3, r3, #3
 8019098:	2b01      	cmp	r3, #1
 801909a:	d105      	bne.n	80190a8 <create_name+0x344>
 801909c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80190a0:	f043 0310 	orr.w	r3, r3, #16
 80190a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 80190a8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80190ac:	f003 030c 	and.w	r3, r3, #12
 80190b0:	2b04      	cmp	r3, #4
 80190b2:	d105      	bne.n	80190c0 <create_name+0x35c>
 80190b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80190b8:	f043 0308 	orr.w	r3, r3, #8
 80190bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 80190c0:	687b      	ldr	r3, [r7, #4]
 80190c2:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80190c6:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 80190ca:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 80190cc:	4618      	mov	r0, r3
 80190ce:	3728      	adds	r7, #40	; 0x28
 80190d0:	46bd      	mov	sp, r7
 80190d2:	bd80      	pop	{r7, pc}

080190d4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80190d4:	b580      	push	{r7, lr}
 80190d6:	b086      	sub	sp, #24
 80190d8:	af00      	add	r7, sp, #0
 80190da:	6078      	str	r0, [r7, #4]
 80190dc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80190de:	687b      	ldr	r3, [r7, #4]
 80190e0:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80190e2:	693b      	ldr	r3, [r7, #16]
 80190e4:	681b      	ldr	r3, [r3, #0]
 80190e6:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80190e8:	e002      	b.n	80190f0 <follow_path+0x1c>
 80190ea:	683b      	ldr	r3, [r7, #0]
 80190ec:	3301      	adds	r3, #1
 80190ee:	603b      	str	r3, [r7, #0]
 80190f0:	683b      	ldr	r3, [r7, #0]
 80190f2:	781b      	ldrb	r3, [r3, #0]
 80190f4:	2b2f      	cmp	r3, #47	; 0x2f
 80190f6:	d0f8      	beq.n	80190ea <follow_path+0x16>
 80190f8:	683b      	ldr	r3, [r7, #0]
 80190fa:	781b      	ldrb	r3, [r3, #0]
 80190fc:	2b5c      	cmp	r3, #92	; 0x5c
 80190fe:	d0f4      	beq.n	80190ea <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8019100:	693b      	ldr	r3, [r7, #16]
 8019102:	2200      	movs	r2, #0
 8019104:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8019106:	683b      	ldr	r3, [r7, #0]
 8019108:	781b      	ldrb	r3, [r3, #0]
 801910a:	2b1f      	cmp	r3, #31
 801910c:	d80a      	bhi.n	8019124 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 801910e:	687b      	ldr	r3, [r7, #4]
 8019110:	2280      	movs	r2, #128	; 0x80
 8019112:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8019116:	2100      	movs	r1, #0
 8019118:	6878      	ldr	r0, [r7, #4]
 801911a:	f7ff f8fd 	bl	8018318 <dir_sdi>
 801911e:	4603      	mov	r3, r0
 8019120:	75fb      	strb	r3, [r7, #23]
 8019122:	e048      	b.n	80191b6 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8019124:	463b      	mov	r3, r7
 8019126:	4619      	mov	r1, r3
 8019128:	6878      	ldr	r0, [r7, #4]
 801912a:	f7ff fe1b 	bl	8018d64 <create_name>
 801912e:	4603      	mov	r3, r0
 8019130:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8019132:	7dfb      	ldrb	r3, [r7, #23]
 8019134:	2b00      	cmp	r3, #0
 8019136:	d139      	bne.n	80191ac <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8019138:	6878      	ldr	r0, [r7, #4]
 801913a:	f7ff fc5a 	bl	80189f2 <dir_find>
 801913e:	4603      	mov	r3, r0
 8019140:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8019142:	687b      	ldr	r3, [r7, #4]
 8019144:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8019148:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 801914a:	7dfb      	ldrb	r3, [r7, #23]
 801914c:	2b00      	cmp	r3, #0
 801914e:	d00a      	beq.n	8019166 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8019150:	7dfb      	ldrb	r3, [r7, #23]
 8019152:	2b04      	cmp	r3, #4
 8019154:	d12c      	bne.n	80191b0 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8019156:	7afb      	ldrb	r3, [r7, #11]
 8019158:	f003 0304 	and.w	r3, r3, #4
 801915c:	2b00      	cmp	r3, #0
 801915e:	d127      	bne.n	80191b0 <follow_path+0xdc>
 8019160:	2305      	movs	r3, #5
 8019162:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8019164:	e024      	b.n	80191b0 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8019166:	7afb      	ldrb	r3, [r7, #11]
 8019168:	f003 0304 	and.w	r3, r3, #4
 801916c:	2b00      	cmp	r3, #0
 801916e:	d121      	bne.n	80191b4 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8019170:	693b      	ldr	r3, [r7, #16]
 8019172:	799b      	ldrb	r3, [r3, #6]
 8019174:	f003 0310 	and.w	r3, r3, #16
 8019178:	2b00      	cmp	r3, #0
 801917a:	d102      	bne.n	8019182 <follow_path+0xae>
				res = FR_NO_PATH; break;
 801917c:	2305      	movs	r3, #5
 801917e:	75fb      	strb	r3, [r7, #23]
 8019180:	e019      	b.n	80191b6 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8019182:	68fb      	ldr	r3, [r7, #12]
 8019184:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8019188:	687b      	ldr	r3, [r7, #4]
 801918a:	695b      	ldr	r3, [r3, #20]
 801918c:	68fa      	ldr	r2, [r7, #12]
 801918e:	8992      	ldrh	r2, [r2, #12]
 8019190:	fbb3 f0f2 	udiv	r0, r3, r2
 8019194:	fb00 f202 	mul.w	r2, r0, r2
 8019198:	1a9b      	subs	r3, r3, r2
 801919a:	440b      	add	r3, r1
 801919c:	4619      	mov	r1, r3
 801919e:	68f8      	ldr	r0, [r7, #12]
 80191a0:	f7ff fa60 	bl	8018664 <ld_clust>
 80191a4:	4602      	mov	r2, r0
 80191a6:	693b      	ldr	r3, [r7, #16]
 80191a8:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80191aa:	e7bb      	b.n	8019124 <follow_path+0x50>
			if (res != FR_OK) break;
 80191ac:	bf00      	nop
 80191ae:	e002      	b.n	80191b6 <follow_path+0xe2>
				break;
 80191b0:	bf00      	nop
 80191b2:	e000      	b.n	80191b6 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80191b4:	bf00      	nop
			}
		}
	}

	return res;
 80191b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80191b8:	4618      	mov	r0, r3
 80191ba:	3718      	adds	r7, #24
 80191bc:	46bd      	mov	sp, r7
 80191be:	bd80      	pop	{r7, pc}

080191c0 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80191c0:	b480      	push	{r7}
 80191c2:	b087      	sub	sp, #28
 80191c4:	af00      	add	r7, sp, #0
 80191c6:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80191c8:	f04f 33ff 	mov.w	r3, #4294967295
 80191cc:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80191ce:	687b      	ldr	r3, [r7, #4]
 80191d0:	681b      	ldr	r3, [r3, #0]
 80191d2:	2b00      	cmp	r3, #0
 80191d4:	d031      	beq.n	801923a <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80191d6:	687b      	ldr	r3, [r7, #4]
 80191d8:	681b      	ldr	r3, [r3, #0]
 80191da:	617b      	str	r3, [r7, #20]
 80191dc:	e002      	b.n	80191e4 <get_ldnumber+0x24>
 80191de:	697b      	ldr	r3, [r7, #20]
 80191e0:	3301      	adds	r3, #1
 80191e2:	617b      	str	r3, [r7, #20]
 80191e4:	697b      	ldr	r3, [r7, #20]
 80191e6:	781b      	ldrb	r3, [r3, #0]
 80191e8:	2b1f      	cmp	r3, #31
 80191ea:	d903      	bls.n	80191f4 <get_ldnumber+0x34>
 80191ec:	697b      	ldr	r3, [r7, #20]
 80191ee:	781b      	ldrb	r3, [r3, #0]
 80191f0:	2b3a      	cmp	r3, #58	; 0x3a
 80191f2:	d1f4      	bne.n	80191de <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80191f4:	697b      	ldr	r3, [r7, #20]
 80191f6:	781b      	ldrb	r3, [r3, #0]
 80191f8:	2b3a      	cmp	r3, #58	; 0x3a
 80191fa:	d11c      	bne.n	8019236 <get_ldnumber+0x76>
			tp = *path;
 80191fc:	687b      	ldr	r3, [r7, #4]
 80191fe:	681b      	ldr	r3, [r3, #0]
 8019200:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8019202:	68fb      	ldr	r3, [r7, #12]
 8019204:	1c5a      	adds	r2, r3, #1
 8019206:	60fa      	str	r2, [r7, #12]
 8019208:	781b      	ldrb	r3, [r3, #0]
 801920a:	3b30      	subs	r3, #48	; 0x30
 801920c:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 801920e:	68bb      	ldr	r3, [r7, #8]
 8019210:	2b09      	cmp	r3, #9
 8019212:	d80e      	bhi.n	8019232 <get_ldnumber+0x72>
 8019214:	68fa      	ldr	r2, [r7, #12]
 8019216:	697b      	ldr	r3, [r7, #20]
 8019218:	429a      	cmp	r2, r3
 801921a:	d10a      	bne.n	8019232 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 801921c:	68bb      	ldr	r3, [r7, #8]
 801921e:	2b00      	cmp	r3, #0
 8019220:	d107      	bne.n	8019232 <get_ldnumber+0x72>
					vol = (int)i;
 8019222:	68bb      	ldr	r3, [r7, #8]
 8019224:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8019226:	697b      	ldr	r3, [r7, #20]
 8019228:	3301      	adds	r3, #1
 801922a:	617b      	str	r3, [r7, #20]
 801922c:	687b      	ldr	r3, [r7, #4]
 801922e:	697a      	ldr	r2, [r7, #20]
 8019230:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8019232:	693b      	ldr	r3, [r7, #16]
 8019234:	e002      	b.n	801923c <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8019236:	2300      	movs	r3, #0
 8019238:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 801923a:	693b      	ldr	r3, [r7, #16]
}
 801923c:	4618      	mov	r0, r3
 801923e:	371c      	adds	r7, #28
 8019240:	46bd      	mov	sp, r7
 8019242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019246:	4770      	bx	lr

08019248 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8019248:	b580      	push	{r7, lr}
 801924a:	b082      	sub	sp, #8
 801924c:	af00      	add	r7, sp, #0
 801924e:	6078      	str	r0, [r7, #4]
 8019250:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8019252:	687b      	ldr	r3, [r7, #4]
 8019254:	2200      	movs	r2, #0
 8019256:	70da      	strb	r2, [r3, #3]
 8019258:	687b      	ldr	r3, [r7, #4]
 801925a:	f04f 32ff 	mov.w	r2, #4294967295
 801925e:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8019260:	6839      	ldr	r1, [r7, #0]
 8019262:	6878      	ldr	r0, [r7, #4]
 8019264:	f7fe fc78 	bl	8017b58 <move_window>
 8019268:	4603      	mov	r3, r0
 801926a:	2b00      	cmp	r3, #0
 801926c:	d001      	beq.n	8019272 <check_fs+0x2a>
 801926e:	2304      	movs	r3, #4
 8019270:	e038      	b.n	80192e4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8019272:	687b      	ldr	r3, [r7, #4]
 8019274:	3338      	adds	r3, #56	; 0x38
 8019276:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801927a:	4618      	mov	r0, r3
 801927c:	f7fe f9bc 	bl	80175f8 <ld_word>
 8019280:	4603      	mov	r3, r0
 8019282:	461a      	mov	r2, r3
 8019284:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8019288:	429a      	cmp	r2, r3
 801928a:	d001      	beq.n	8019290 <check_fs+0x48>
 801928c:	2303      	movs	r3, #3
 801928e:	e029      	b.n	80192e4 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8019290:	687b      	ldr	r3, [r7, #4]
 8019292:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8019296:	2be9      	cmp	r3, #233	; 0xe9
 8019298:	d009      	beq.n	80192ae <check_fs+0x66>
 801929a:	687b      	ldr	r3, [r7, #4]
 801929c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80192a0:	2beb      	cmp	r3, #235	; 0xeb
 80192a2:	d11e      	bne.n	80192e2 <check_fs+0x9a>
 80192a4:	687b      	ldr	r3, [r7, #4]
 80192a6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80192aa:	2b90      	cmp	r3, #144	; 0x90
 80192ac:	d119      	bne.n	80192e2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80192ae:	687b      	ldr	r3, [r7, #4]
 80192b0:	3338      	adds	r3, #56	; 0x38
 80192b2:	3336      	adds	r3, #54	; 0x36
 80192b4:	4618      	mov	r0, r3
 80192b6:	f7fe f9b7 	bl	8017628 <ld_dword>
 80192ba:	4603      	mov	r3, r0
 80192bc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80192c0:	4a0a      	ldr	r2, [pc, #40]	; (80192ec <check_fs+0xa4>)
 80192c2:	4293      	cmp	r3, r2
 80192c4:	d101      	bne.n	80192ca <check_fs+0x82>
 80192c6:	2300      	movs	r3, #0
 80192c8:	e00c      	b.n	80192e4 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80192ca:	687b      	ldr	r3, [r7, #4]
 80192cc:	3338      	adds	r3, #56	; 0x38
 80192ce:	3352      	adds	r3, #82	; 0x52
 80192d0:	4618      	mov	r0, r3
 80192d2:	f7fe f9a9 	bl	8017628 <ld_dword>
 80192d6:	4603      	mov	r3, r0
 80192d8:	4a05      	ldr	r2, [pc, #20]	; (80192f0 <check_fs+0xa8>)
 80192da:	4293      	cmp	r3, r2
 80192dc:	d101      	bne.n	80192e2 <check_fs+0x9a>
 80192de:	2300      	movs	r3, #0
 80192e0:	e000      	b.n	80192e4 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80192e2:	2302      	movs	r3, #2
}
 80192e4:	4618      	mov	r0, r3
 80192e6:	3708      	adds	r7, #8
 80192e8:	46bd      	mov	sp, r7
 80192ea:	bd80      	pop	{r7, pc}
 80192ec:	00544146 	.word	0x00544146
 80192f0:	33544146 	.word	0x33544146

080192f4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80192f4:	b580      	push	{r7, lr}
 80192f6:	b096      	sub	sp, #88	; 0x58
 80192f8:	af00      	add	r7, sp, #0
 80192fa:	60f8      	str	r0, [r7, #12]
 80192fc:	60b9      	str	r1, [r7, #8]
 80192fe:	4613      	mov	r3, r2
 8019300:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8019302:	68bb      	ldr	r3, [r7, #8]
 8019304:	2200      	movs	r2, #0
 8019306:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8019308:	68f8      	ldr	r0, [r7, #12]
 801930a:	f7ff ff59 	bl	80191c0 <get_ldnumber>
 801930e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8019310:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8019312:	2b00      	cmp	r3, #0
 8019314:	da01      	bge.n	801931a <find_volume+0x26>
 8019316:	230b      	movs	r3, #11
 8019318:	e265      	b.n	80197e6 <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 801931a:	4a9f      	ldr	r2, [pc, #636]	; (8019598 <find_volume+0x2a4>)
 801931c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801931e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8019322:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8019324:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019326:	2b00      	cmp	r3, #0
 8019328:	d101      	bne.n	801932e <find_volume+0x3a>
 801932a:	230c      	movs	r3, #12
 801932c:	e25b      	b.n	80197e6 <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 801932e:	68bb      	ldr	r3, [r7, #8]
 8019330:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8019332:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8019334:	79fb      	ldrb	r3, [r7, #7]
 8019336:	f023 0301 	bic.w	r3, r3, #1
 801933a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 801933c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801933e:	781b      	ldrb	r3, [r3, #0]
 8019340:	2b00      	cmp	r3, #0
 8019342:	d01a      	beq.n	801937a <find_volume+0x86>
		stat = disk_status(fs->drv);
 8019344:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019346:	785b      	ldrb	r3, [r3, #1]
 8019348:	4618      	mov	r0, r3
 801934a:	f7fe f8b7 	bl	80174bc <disk_status>
 801934e:	4603      	mov	r3, r0
 8019350:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8019354:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8019358:	f003 0301 	and.w	r3, r3, #1
 801935c:	2b00      	cmp	r3, #0
 801935e:	d10c      	bne.n	801937a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8019360:	79fb      	ldrb	r3, [r7, #7]
 8019362:	2b00      	cmp	r3, #0
 8019364:	d007      	beq.n	8019376 <find_volume+0x82>
 8019366:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801936a:	f003 0304 	and.w	r3, r3, #4
 801936e:	2b00      	cmp	r3, #0
 8019370:	d001      	beq.n	8019376 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8019372:	230a      	movs	r3, #10
 8019374:	e237      	b.n	80197e6 <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 8019376:	2300      	movs	r3, #0
 8019378:	e235      	b.n	80197e6 <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 801937a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801937c:	2200      	movs	r2, #0
 801937e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8019380:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8019382:	b2da      	uxtb	r2, r3
 8019384:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019386:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8019388:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801938a:	785b      	ldrb	r3, [r3, #1]
 801938c:	4618      	mov	r0, r3
 801938e:	f7fe f8af 	bl	80174f0 <disk_initialize>
 8019392:	4603      	mov	r3, r0
 8019394:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8019398:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801939c:	f003 0301 	and.w	r3, r3, #1
 80193a0:	2b00      	cmp	r3, #0
 80193a2:	d001      	beq.n	80193a8 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80193a4:	2303      	movs	r3, #3
 80193a6:	e21e      	b.n	80197e6 <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80193a8:	79fb      	ldrb	r3, [r7, #7]
 80193aa:	2b00      	cmp	r3, #0
 80193ac:	d007      	beq.n	80193be <find_volume+0xca>
 80193ae:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80193b2:	f003 0304 	and.w	r3, r3, #4
 80193b6:	2b00      	cmp	r3, #0
 80193b8:	d001      	beq.n	80193be <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80193ba:	230a      	movs	r3, #10
 80193bc:	e213      	b.n	80197e6 <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 80193be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80193c0:	7858      	ldrb	r0, [r3, #1]
 80193c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80193c4:	330c      	adds	r3, #12
 80193c6:	461a      	mov	r2, r3
 80193c8:	2102      	movs	r1, #2
 80193ca:	f7fe f8f7 	bl	80175bc <disk_ioctl>
 80193ce:	4603      	mov	r3, r0
 80193d0:	2b00      	cmp	r3, #0
 80193d2:	d001      	beq.n	80193d8 <find_volume+0xe4>
 80193d4:	2301      	movs	r3, #1
 80193d6:	e206      	b.n	80197e6 <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 80193d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80193da:	899b      	ldrh	r3, [r3, #12]
 80193dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80193e0:	d80d      	bhi.n	80193fe <find_volume+0x10a>
 80193e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80193e4:	899b      	ldrh	r3, [r3, #12]
 80193e6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80193ea:	d308      	bcc.n	80193fe <find_volume+0x10a>
 80193ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80193ee:	899b      	ldrh	r3, [r3, #12]
 80193f0:	461a      	mov	r2, r3
 80193f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80193f4:	899b      	ldrh	r3, [r3, #12]
 80193f6:	3b01      	subs	r3, #1
 80193f8:	4013      	ands	r3, r2
 80193fa:	2b00      	cmp	r3, #0
 80193fc:	d001      	beq.n	8019402 <find_volume+0x10e>
 80193fe:	2301      	movs	r3, #1
 8019400:	e1f1      	b.n	80197e6 <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8019402:	2300      	movs	r3, #0
 8019404:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8019406:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8019408:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801940a:	f7ff ff1d 	bl	8019248 <check_fs>
 801940e:	4603      	mov	r3, r0
 8019410:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8019414:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8019418:	2b02      	cmp	r3, #2
 801941a:	d149      	bne.n	80194b0 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 801941c:	2300      	movs	r3, #0
 801941e:	643b      	str	r3, [r7, #64]	; 0x40
 8019420:	e01e      	b.n	8019460 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8019422:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019424:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8019428:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801942a:	011b      	lsls	r3, r3, #4
 801942c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8019430:	4413      	add	r3, r2
 8019432:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8019434:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019436:	3304      	adds	r3, #4
 8019438:	781b      	ldrb	r3, [r3, #0]
 801943a:	2b00      	cmp	r3, #0
 801943c:	d006      	beq.n	801944c <find_volume+0x158>
 801943e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019440:	3308      	adds	r3, #8
 8019442:	4618      	mov	r0, r3
 8019444:	f7fe f8f0 	bl	8017628 <ld_dword>
 8019448:	4602      	mov	r2, r0
 801944a:	e000      	b.n	801944e <find_volume+0x15a>
 801944c:	2200      	movs	r2, #0
 801944e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8019450:	009b      	lsls	r3, r3, #2
 8019452:	3358      	adds	r3, #88	; 0x58
 8019454:	443b      	add	r3, r7
 8019456:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 801945a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801945c:	3301      	adds	r3, #1
 801945e:	643b      	str	r3, [r7, #64]	; 0x40
 8019460:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8019462:	2b03      	cmp	r3, #3
 8019464:	d9dd      	bls.n	8019422 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8019466:	2300      	movs	r3, #0
 8019468:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 801946a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801946c:	2b00      	cmp	r3, #0
 801946e:	d002      	beq.n	8019476 <find_volume+0x182>
 8019470:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8019472:	3b01      	subs	r3, #1
 8019474:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8019476:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8019478:	009b      	lsls	r3, r3, #2
 801947a:	3358      	adds	r3, #88	; 0x58
 801947c:	443b      	add	r3, r7
 801947e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8019482:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8019484:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019486:	2b00      	cmp	r3, #0
 8019488:	d005      	beq.n	8019496 <find_volume+0x1a2>
 801948a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801948c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801948e:	f7ff fedb 	bl	8019248 <check_fs>
 8019492:	4603      	mov	r3, r0
 8019494:	e000      	b.n	8019498 <find_volume+0x1a4>
 8019496:	2303      	movs	r3, #3
 8019498:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 801949c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80194a0:	2b01      	cmp	r3, #1
 80194a2:	d905      	bls.n	80194b0 <find_volume+0x1bc>
 80194a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80194a6:	3301      	adds	r3, #1
 80194a8:	643b      	str	r3, [r7, #64]	; 0x40
 80194aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80194ac:	2b03      	cmp	r3, #3
 80194ae:	d9e2      	bls.n	8019476 <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80194b0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80194b4:	2b04      	cmp	r3, #4
 80194b6:	d101      	bne.n	80194bc <find_volume+0x1c8>
 80194b8:	2301      	movs	r3, #1
 80194ba:	e194      	b.n	80197e6 <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80194bc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80194c0:	2b01      	cmp	r3, #1
 80194c2:	d901      	bls.n	80194c8 <find_volume+0x1d4>
 80194c4:	230d      	movs	r3, #13
 80194c6:	e18e      	b.n	80197e6 <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80194c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80194ca:	3338      	adds	r3, #56	; 0x38
 80194cc:	330b      	adds	r3, #11
 80194ce:	4618      	mov	r0, r3
 80194d0:	f7fe f892 	bl	80175f8 <ld_word>
 80194d4:	4603      	mov	r3, r0
 80194d6:	461a      	mov	r2, r3
 80194d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80194da:	899b      	ldrh	r3, [r3, #12]
 80194dc:	429a      	cmp	r2, r3
 80194de:	d001      	beq.n	80194e4 <find_volume+0x1f0>
 80194e0:	230d      	movs	r3, #13
 80194e2:	e180      	b.n	80197e6 <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80194e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80194e6:	3338      	adds	r3, #56	; 0x38
 80194e8:	3316      	adds	r3, #22
 80194ea:	4618      	mov	r0, r3
 80194ec:	f7fe f884 	bl	80175f8 <ld_word>
 80194f0:	4603      	mov	r3, r0
 80194f2:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80194f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80194f6:	2b00      	cmp	r3, #0
 80194f8:	d106      	bne.n	8019508 <find_volume+0x214>
 80194fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80194fc:	3338      	adds	r3, #56	; 0x38
 80194fe:	3324      	adds	r3, #36	; 0x24
 8019500:	4618      	mov	r0, r3
 8019502:	f7fe f891 	bl	8017628 <ld_dword>
 8019506:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8019508:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801950a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801950c:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 801950e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019510:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8019514:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019516:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8019518:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801951a:	789b      	ldrb	r3, [r3, #2]
 801951c:	2b01      	cmp	r3, #1
 801951e:	d005      	beq.n	801952c <find_volume+0x238>
 8019520:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019522:	789b      	ldrb	r3, [r3, #2]
 8019524:	2b02      	cmp	r3, #2
 8019526:	d001      	beq.n	801952c <find_volume+0x238>
 8019528:	230d      	movs	r3, #13
 801952a:	e15c      	b.n	80197e6 <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 801952c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801952e:	789b      	ldrb	r3, [r3, #2]
 8019530:	461a      	mov	r2, r3
 8019532:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8019534:	fb02 f303 	mul.w	r3, r2, r3
 8019538:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 801953a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801953c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8019540:	b29a      	uxth	r2, r3
 8019542:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019544:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8019546:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019548:	895b      	ldrh	r3, [r3, #10]
 801954a:	2b00      	cmp	r3, #0
 801954c:	d008      	beq.n	8019560 <find_volume+0x26c>
 801954e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019550:	895b      	ldrh	r3, [r3, #10]
 8019552:	461a      	mov	r2, r3
 8019554:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019556:	895b      	ldrh	r3, [r3, #10]
 8019558:	3b01      	subs	r3, #1
 801955a:	4013      	ands	r3, r2
 801955c:	2b00      	cmp	r3, #0
 801955e:	d001      	beq.n	8019564 <find_volume+0x270>
 8019560:	230d      	movs	r3, #13
 8019562:	e140      	b.n	80197e6 <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8019564:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019566:	3338      	adds	r3, #56	; 0x38
 8019568:	3311      	adds	r3, #17
 801956a:	4618      	mov	r0, r3
 801956c:	f7fe f844 	bl	80175f8 <ld_word>
 8019570:	4603      	mov	r3, r0
 8019572:	461a      	mov	r2, r3
 8019574:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019576:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8019578:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801957a:	891b      	ldrh	r3, [r3, #8]
 801957c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801957e:	8992      	ldrh	r2, [r2, #12]
 8019580:	0952      	lsrs	r2, r2, #5
 8019582:	b292      	uxth	r2, r2
 8019584:	fbb3 f1f2 	udiv	r1, r3, r2
 8019588:	fb01 f202 	mul.w	r2, r1, r2
 801958c:	1a9b      	subs	r3, r3, r2
 801958e:	b29b      	uxth	r3, r3
 8019590:	2b00      	cmp	r3, #0
 8019592:	d003      	beq.n	801959c <find_volume+0x2a8>
 8019594:	230d      	movs	r3, #13
 8019596:	e126      	b.n	80197e6 <find_volume+0x4f2>
 8019598:	240016a8 	.word	0x240016a8

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 801959c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801959e:	3338      	adds	r3, #56	; 0x38
 80195a0:	3313      	adds	r3, #19
 80195a2:	4618      	mov	r0, r3
 80195a4:	f7fe f828 	bl	80175f8 <ld_word>
 80195a8:	4603      	mov	r3, r0
 80195aa:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80195ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80195ae:	2b00      	cmp	r3, #0
 80195b0:	d106      	bne.n	80195c0 <find_volume+0x2cc>
 80195b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80195b4:	3338      	adds	r3, #56	; 0x38
 80195b6:	3320      	adds	r3, #32
 80195b8:	4618      	mov	r0, r3
 80195ba:	f7fe f835 	bl	8017628 <ld_dword>
 80195be:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80195c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80195c2:	3338      	adds	r3, #56	; 0x38
 80195c4:	330e      	adds	r3, #14
 80195c6:	4618      	mov	r0, r3
 80195c8:	f7fe f816 	bl	80175f8 <ld_word>
 80195cc:	4603      	mov	r3, r0
 80195ce:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80195d0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80195d2:	2b00      	cmp	r3, #0
 80195d4:	d101      	bne.n	80195da <find_volume+0x2e6>
 80195d6:	230d      	movs	r3, #13
 80195d8:	e105      	b.n	80197e6 <find_volume+0x4f2>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80195da:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80195dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80195de:	4413      	add	r3, r2
 80195e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80195e2:	8911      	ldrh	r1, [r2, #8]
 80195e4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80195e6:	8992      	ldrh	r2, [r2, #12]
 80195e8:	0952      	lsrs	r2, r2, #5
 80195ea:	b292      	uxth	r2, r2
 80195ec:	fbb1 f2f2 	udiv	r2, r1, r2
 80195f0:	b292      	uxth	r2, r2
 80195f2:	4413      	add	r3, r2
 80195f4:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80195f6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80195f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80195fa:	429a      	cmp	r2, r3
 80195fc:	d201      	bcs.n	8019602 <find_volume+0x30e>
 80195fe:	230d      	movs	r3, #13
 8019600:	e0f1      	b.n	80197e6 <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8019602:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8019604:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019606:	1ad3      	subs	r3, r2, r3
 8019608:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801960a:	8952      	ldrh	r2, [r2, #10]
 801960c:	fbb3 f3f2 	udiv	r3, r3, r2
 8019610:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8019612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019614:	2b00      	cmp	r3, #0
 8019616:	d101      	bne.n	801961c <find_volume+0x328>
 8019618:	230d      	movs	r3, #13
 801961a:	e0e4      	b.n	80197e6 <find_volume+0x4f2>
		fmt = FS_FAT32;
 801961c:	2303      	movs	r3, #3
 801961e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8019622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019624:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8019628:	4293      	cmp	r3, r2
 801962a:	d802      	bhi.n	8019632 <find_volume+0x33e>
 801962c:	2302      	movs	r3, #2
 801962e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8019632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019634:	f640 72f5 	movw	r2, #4085	; 0xff5
 8019638:	4293      	cmp	r3, r2
 801963a:	d802      	bhi.n	8019642 <find_volume+0x34e>
 801963c:	2301      	movs	r3, #1
 801963e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8019642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019644:	1c9a      	adds	r2, r3, #2
 8019646:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019648:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 801964a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801964c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801964e:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8019650:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8019652:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019654:	441a      	add	r2, r3
 8019656:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019658:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 801965a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801965c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801965e:	441a      	add	r2, r3
 8019660:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019662:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 8019664:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8019668:	2b03      	cmp	r3, #3
 801966a:	d11e      	bne.n	80196aa <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 801966c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801966e:	3338      	adds	r3, #56	; 0x38
 8019670:	332a      	adds	r3, #42	; 0x2a
 8019672:	4618      	mov	r0, r3
 8019674:	f7fd ffc0 	bl	80175f8 <ld_word>
 8019678:	4603      	mov	r3, r0
 801967a:	2b00      	cmp	r3, #0
 801967c:	d001      	beq.n	8019682 <find_volume+0x38e>
 801967e:	230d      	movs	r3, #13
 8019680:	e0b1      	b.n	80197e6 <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8019682:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019684:	891b      	ldrh	r3, [r3, #8]
 8019686:	2b00      	cmp	r3, #0
 8019688:	d001      	beq.n	801968e <find_volume+0x39a>
 801968a:	230d      	movs	r3, #13
 801968c:	e0ab      	b.n	80197e6 <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 801968e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019690:	3338      	adds	r3, #56	; 0x38
 8019692:	332c      	adds	r3, #44	; 0x2c
 8019694:	4618      	mov	r0, r3
 8019696:	f7fd ffc7 	bl	8017628 <ld_dword>
 801969a:	4602      	mov	r2, r0
 801969c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801969e:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80196a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80196a2:	69db      	ldr	r3, [r3, #28]
 80196a4:	009b      	lsls	r3, r3, #2
 80196a6:	647b      	str	r3, [r7, #68]	; 0x44
 80196a8:	e01f      	b.n	80196ea <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80196aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80196ac:	891b      	ldrh	r3, [r3, #8]
 80196ae:	2b00      	cmp	r3, #0
 80196b0:	d101      	bne.n	80196b6 <find_volume+0x3c2>
 80196b2:	230d      	movs	r3, #13
 80196b4:	e097      	b.n	80197e6 <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80196b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80196b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80196ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80196bc:	441a      	add	r2, r3
 80196be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80196c0:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80196c2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80196c6:	2b02      	cmp	r3, #2
 80196c8:	d103      	bne.n	80196d2 <find_volume+0x3de>
 80196ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80196cc:	69db      	ldr	r3, [r3, #28]
 80196ce:	005b      	lsls	r3, r3, #1
 80196d0:	e00a      	b.n	80196e8 <find_volume+0x3f4>
 80196d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80196d4:	69da      	ldr	r2, [r3, #28]
 80196d6:	4613      	mov	r3, r2
 80196d8:	005b      	lsls	r3, r3, #1
 80196da:	4413      	add	r3, r2
 80196dc:	085a      	lsrs	r2, r3, #1
 80196de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80196e0:	69db      	ldr	r3, [r3, #28]
 80196e2:	f003 0301 	and.w	r3, r3, #1
 80196e6:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80196e8:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80196ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80196ec:	6a1a      	ldr	r2, [r3, #32]
 80196ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80196f0:	899b      	ldrh	r3, [r3, #12]
 80196f2:	4619      	mov	r1, r3
 80196f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80196f6:	440b      	add	r3, r1
 80196f8:	3b01      	subs	r3, #1
 80196fa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80196fc:	8989      	ldrh	r1, [r1, #12]
 80196fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8019702:	429a      	cmp	r2, r3
 8019704:	d201      	bcs.n	801970a <find_volume+0x416>
 8019706:	230d      	movs	r3, #13
 8019708:	e06d      	b.n	80197e6 <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 801970a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801970c:	f04f 32ff 	mov.w	r2, #4294967295
 8019710:	619a      	str	r2, [r3, #24]
 8019712:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019714:	699a      	ldr	r2, [r3, #24]
 8019716:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019718:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 801971a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801971c:	2280      	movs	r2, #128	; 0x80
 801971e:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8019720:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8019724:	2b03      	cmp	r3, #3
 8019726:	d149      	bne.n	80197bc <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8019728:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801972a:	3338      	adds	r3, #56	; 0x38
 801972c:	3330      	adds	r3, #48	; 0x30
 801972e:	4618      	mov	r0, r3
 8019730:	f7fd ff62 	bl	80175f8 <ld_word>
 8019734:	4603      	mov	r3, r0
 8019736:	2b01      	cmp	r3, #1
 8019738:	d140      	bne.n	80197bc <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 801973a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801973c:	3301      	adds	r3, #1
 801973e:	4619      	mov	r1, r3
 8019740:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8019742:	f7fe fa09 	bl	8017b58 <move_window>
 8019746:	4603      	mov	r3, r0
 8019748:	2b00      	cmp	r3, #0
 801974a:	d137      	bne.n	80197bc <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 801974c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801974e:	2200      	movs	r2, #0
 8019750:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8019752:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019754:	3338      	adds	r3, #56	; 0x38
 8019756:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801975a:	4618      	mov	r0, r3
 801975c:	f7fd ff4c 	bl	80175f8 <ld_word>
 8019760:	4603      	mov	r3, r0
 8019762:	461a      	mov	r2, r3
 8019764:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8019768:	429a      	cmp	r2, r3
 801976a:	d127      	bne.n	80197bc <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 801976c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801976e:	3338      	adds	r3, #56	; 0x38
 8019770:	4618      	mov	r0, r3
 8019772:	f7fd ff59 	bl	8017628 <ld_dword>
 8019776:	4603      	mov	r3, r0
 8019778:	4a1d      	ldr	r2, [pc, #116]	; (80197f0 <find_volume+0x4fc>)
 801977a:	4293      	cmp	r3, r2
 801977c:	d11e      	bne.n	80197bc <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 801977e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019780:	3338      	adds	r3, #56	; 0x38
 8019782:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8019786:	4618      	mov	r0, r3
 8019788:	f7fd ff4e 	bl	8017628 <ld_dword>
 801978c:	4603      	mov	r3, r0
 801978e:	4a19      	ldr	r2, [pc, #100]	; (80197f4 <find_volume+0x500>)
 8019790:	4293      	cmp	r3, r2
 8019792:	d113      	bne.n	80197bc <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8019794:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019796:	3338      	adds	r3, #56	; 0x38
 8019798:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 801979c:	4618      	mov	r0, r3
 801979e:	f7fd ff43 	bl	8017628 <ld_dword>
 80197a2:	4602      	mov	r2, r0
 80197a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80197a6:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80197a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80197aa:	3338      	adds	r3, #56	; 0x38
 80197ac:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 80197b0:	4618      	mov	r0, r3
 80197b2:	f7fd ff39 	bl	8017628 <ld_dword>
 80197b6:	4602      	mov	r2, r0
 80197b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80197ba:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80197bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80197be:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80197c2:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80197c4:	4b0c      	ldr	r3, [pc, #48]	; (80197f8 <find_volume+0x504>)
 80197c6:	881b      	ldrh	r3, [r3, #0]
 80197c8:	3301      	adds	r3, #1
 80197ca:	b29a      	uxth	r2, r3
 80197cc:	4b0a      	ldr	r3, [pc, #40]	; (80197f8 <find_volume+0x504>)
 80197ce:	801a      	strh	r2, [r3, #0]
 80197d0:	4b09      	ldr	r3, [pc, #36]	; (80197f8 <find_volume+0x504>)
 80197d2:	881a      	ldrh	r2, [r3, #0]
 80197d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80197d6:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 80197d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80197da:	4a08      	ldr	r2, [pc, #32]	; (80197fc <find_volume+0x508>)
 80197dc:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80197de:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80197e0:	f7fe f952 	bl	8017a88 <clear_lock>
#endif
	return FR_OK;
 80197e4:	2300      	movs	r3, #0
}
 80197e6:	4618      	mov	r0, r3
 80197e8:	3758      	adds	r7, #88	; 0x58
 80197ea:	46bd      	mov	sp, r7
 80197ec:	bd80      	pop	{r7, pc}
 80197ee:	bf00      	nop
 80197f0:	41615252 	.word	0x41615252
 80197f4:	61417272 	.word	0x61417272
 80197f8:	240016ac 	.word	0x240016ac
 80197fc:	240016d0 	.word	0x240016d0

08019800 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8019800:	b580      	push	{r7, lr}
 8019802:	b084      	sub	sp, #16
 8019804:	af00      	add	r7, sp, #0
 8019806:	6078      	str	r0, [r7, #4]
 8019808:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 801980a:	2309      	movs	r3, #9
 801980c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 801980e:	687b      	ldr	r3, [r7, #4]
 8019810:	2b00      	cmp	r3, #0
 8019812:	d01c      	beq.n	801984e <validate+0x4e>
 8019814:	687b      	ldr	r3, [r7, #4]
 8019816:	681b      	ldr	r3, [r3, #0]
 8019818:	2b00      	cmp	r3, #0
 801981a:	d018      	beq.n	801984e <validate+0x4e>
 801981c:	687b      	ldr	r3, [r7, #4]
 801981e:	681b      	ldr	r3, [r3, #0]
 8019820:	781b      	ldrb	r3, [r3, #0]
 8019822:	2b00      	cmp	r3, #0
 8019824:	d013      	beq.n	801984e <validate+0x4e>
 8019826:	687b      	ldr	r3, [r7, #4]
 8019828:	889a      	ldrh	r2, [r3, #4]
 801982a:	687b      	ldr	r3, [r7, #4]
 801982c:	681b      	ldr	r3, [r3, #0]
 801982e:	88db      	ldrh	r3, [r3, #6]
 8019830:	429a      	cmp	r2, r3
 8019832:	d10c      	bne.n	801984e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8019834:	687b      	ldr	r3, [r7, #4]
 8019836:	681b      	ldr	r3, [r3, #0]
 8019838:	785b      	ldrb	r3, [r3, #1]
 801983a:	4618      	mov	r0, r3
 801983c:	f7fd fe3e 	bl	80174bc <disk_status>
 8019840:	4603      	mov	r3, r0
 8019842:	f003 0301 	and.w	r3, r3, #1
 8019846:	2b00      	cmp	r3, #0
 8019848:	d101      	bne.n	801984e <validate+0x4e>
			res = FR_OK;
 801984a:	2300      	movs	r3, #0
 801984c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 801984e:	7bfb      	ldrb	r3, [r7, #15]
 8019850:	2b00      	cmp	r3, #0
 8019852:	d102      	bne.n	801985a <validate+0x5a>
 8019854:	687b      	ldr	r3, [r7, #4]
 8019856:	681b      	ldr	r3, [r3, #0]
 8019858:	e000      	b.n	801985c <validate+0x5c>
 801985a:	2300      	movs	r3, #0
 801985c:	683a      	ldr	r2, [r7, #0]
 801985e:	6013      	str	r3, [r2, #0]
	return res;
 8019860:	7bfb      	ldrb	r3, [r7, #15]
}
 8019862:	4618      	mov	r0, r3
 8019864:	3710      	adds	r7, #16
 8019866:	46bd      	mov	sp, r7
 8019868:	bd80      	pop	{r7, pc}
	...

0801986c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 801986c:	b580      	push	{r7, lr}
 801986e:	b088      	sub	sp, #32
 8019870:	af00      	add	r7, sp, #0
 8019872:	60f8      	str	r0, [r7, #12]
 8019874:	60b9      	str	r1, [r7, #8]
 8019876:	4613      	mov	r3, r2
 8019878:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 801987a:	68bb      	ldr	r3, [r7, #8]
 801987c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 801987e:	f107 0310 	add.w	r3, r7, #16
 8019882:	4618      	mov	r0, r3
 8019884:	f7ff fc9c 	bl	80191c0 <get_ldnumber>
 8019888:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 801988a:	69fb      	ldr	r3, [r7, #28]
 801988c:	2b00      	cmp	r3, #0
 801988e:	da01      	bge.n	8019894 <f_mount+0x28>
 8019890:	230b      	movs	r3, #11
 8019892:	e02b      	b.n	80198ec <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8019894:	4a17      	ldr	r2, [pc, #92]	; (80198f4 <f_mount+0x88>)
 8019896:	69fb      	ldr	r3, [r7, #28]
 8019898:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801989c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 801989e:	69bb      	ldr	r3, [r7, #24]
 80198a0:	2b00      	cmp	r3, #0
 80198a2:	d005      	beq.n	80198b0 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80198a4:	69b8      	ldr	r0, [r7, #24]
 80198a6:	f7fe f8ef 	bl	8017a88 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80198aa:	69bb      	ldr	r3, [r7, #24]
 80198ac:	2200      	movs	r2, #0
 80198ae:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80198b0:	68fb      	ldr	r3, [r7, #12]
 80198b2:	2b00      	cmp	r3, #0
 80198b4:	d002      	beq.n	80198bc <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80198b6:	68fb      	ldr	r3, [r7, #12]
 80198b8:	2200      	movs	r2, #0
 80198ba:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80198bc:	68fa      	ldr	r2, [r7, #12]
 80198be:	490d      	ldr	r1, [pc, #52]	; (80198f4 <f_mount+0x88>)
 80198c0:	69fb      	ldr	r3, [r7, #28]
 80198c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80198c6:	68fb      	ldr	r3, [r7, #12]
 80198c8:	2b00      	cmp	r3, #0
 80198ca:	d002      	beq.n	80198d2 <f_mount+0x66>
 80198cc:	79fb      	ldrb	r3, [r7, #7]
 80198ce:	2b01      	cmp	r3, #1
 80198d0:	d001      	beq.n	80198d6 <f_mount+0x6a>
 80198d2:	2300      	movs	r3, #0
 80198d4:	e00a      	b.n	80198ec <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80198d6:	f107 010c 	add.w	r1, r7, #12
 80198da:	f107 0308 	add.w	r3, r7, #8
 80198de:	2200      	movs	r2, #0
 80198e0:	4618      	mov	r0, r3
 80198e2:	f7ff fd07 	bl	80192f4 <find_volume>
 80198e6:	4603      	mov	r3, r0
 80198e8:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80198ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80198ec:	4618      	mov	r0, r3
 80198ee:	3720      	adds	r7, #32
 80198f0:	46bd      	mov	sp, r7
 80198f2:	bd80      	pop	{r7, pc}
 80198f4:	240016a8 	.word	0x240016a8

080198f8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80198f8:	b580      	push	{r7, lr}
 80198fa:	b09a      	sub	sp, #104	; 0x68
 80198fc:	af00      	add	r7, sp, #0
 80198fe:	60f8      	str	r0, [r7, #12]
 8019900:	60b9      	str	r1, [r7, #8]
 8019902:	4613      	mov	r3, r2
 8019904:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8019906:	68fb      	ldr	r3, [r7, #12]
 8019908:	2b00      	cmp	r3, #0
 801990a:	d101      	bne.n	8019910 <f_open+0x18>
 801990c:	2309      	movs	r3, #9
 801990e:	e1bb      	b.n	8019c88 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8019910:	79fb      	ldrb	r3, [r7, #7]
 8019912:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8019916:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8019918:	79fa      	ldrb	r2, [r7, #7]
 801991a:	f107 0114 	add.w	r1, r7, #20
 801991e:	f107 0308 	add.w	r3, r7, #8
 8019922:	4618      	mov	r0, r3
 8019924:	f7ff fce6 	bl	80192f4 <find_volume>
 8019928:	4603      	mov	r3, r0
 801992a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 801992e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8019932:	2b00      	cmp	r3, #0
 8019934:	f040 819f 	bne.w	8019c76 <f_open+0x37e>
		dj.obj.fs = fs;
 8019938:	697b      	ldr	r3, [r7, #20]
 801993a:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 801993c:	68ba      	ldr	r2, [r7, #8]
 801993e:	f107 0318 	add.w	r3, r7, #24
 8019942:	4611      	mov	r1, r2
 8019944:	4618      	mov	r0, r3
 8019946:	f7ff fbc5 	bl	80190d4 <follow_path>
 801994a:	4603      	mov	r3, r0
 801994c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8019950:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8019954:	2b00      	cmp	r3, #0
 8019956:	d11a      	bne.n	801998e <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8019958:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801995c:	b25b      	sxtb	r3, r3
 801995e:	2b00      	cmp	r3, #0
 8019960:	da03      	bge.n	801996a <f_open+0x72>
				res = FR_INVALID_NAME;
 8019962:	2306      	movs	r3, #6
 8019964:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8019968:	e011      	b.n	801998e <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 801996a:	79fb      	ldrb	r3, [r7, #7]
 801996c:	f023 0301 	bic.w	r3, r3, #1
 8019970:	2b00      	cmp	r3, #0
 8019972:	bf14      	ite	ne
 8019974:	2301      	movne	r3, #1
 8019976:	2300      	moveq	r3, #0
 8019978:	b2db      	uxtb	r3, r3
 801997a:	461a      	mov	r2, r3
 801997c:	f107 0318 	add.w	r3, r7, #24
 8019980:	4611      	mov	r1, r2
 8019982:	4618      	mov	r0, r3
 8019984:	f7fd ff38 	bl	80177f8 <chk_lock>
 8019988:	4603      	mov	r3, r0
 801998a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 801998e:	79fb      	ldrb	r3, [r7, #7]
 8019990:	f003 031c 	and.w	r3, r3, #28
 8019994:	2b00      	cmp	r3, #0
 8019996:	d07f      	beq.n	8019a98 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8019998:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801999c:	2b00      	cmp	r3, #0
 801999e:	d017      	beq.n	80199d0 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80199a0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80199a4:	2b04      	cmp	r3, #4
 80199a6:	d10e      	bne.n	80199c6 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80199a8:	f7fd ff82 	bl	80178b0 <enq_lock>
 80199ac:	4603      	mov	r3, r0
 80199ae:	2b00      	cmp	r3, #0
 80199b0:	d006      	beq.n	80199c0 <f_open+0xc8>
 80199b2:	f107 0318 	add.w	r3, r7, #24
 80199b6:	4618      	mov	r0, r3
 80199b8:	f7ff f8dc 	bl	8018b74 <dir_register>
 80199bc:	4603      	mov	r3, r0
 80199be:	e000      	b.n	80199c2 <f_open+0xca>
 80199c0:	2312      	movs	r3, #18
 80199c2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80199c6:	79fb      	ldrb	r3, [r7, #7]
 80199c8:	f043 0308 	orr.w	r3, r3, #8
 80199cc:	71fb      	strb	r3, [r7, #7]
 80199ce:	e010      	b.n	80199f2 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80199d0:	7fbb      	ldrb	r3, [r7, #30]
 80199d2:	f003 0311 	and.w	r3, r3, #17
 80199d6:	2b00      	cmp	r3, #0
 80199d8:	d003      	beq.n	80199e2 <f_open+0xea>
					res = FR_DENIED;
 80199da:	2307      	movs	r3, #7
 80199dc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80199e0:	e007      	b.n	80199f2 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80199e2:	79fb      	ldrb	r3, [r7, #7]
 80199e4:	f003 0304 	and.w	r3, r3, #4
 80199e8:	2b00      	cmp	r3, #0
 80199ea:	d002      	beq.n	80199f2 <f_open+0xfa>
 80199ec:	2308      	movs	r3, #8
 80199ee:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80199f2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80199f6:	2b00      	cmp	r3, #0
 80199f8:	d168      	bne.n	8019acc <f_open+0x1d4>
 80199fa:	79fb      	ldrb	r3, [r7, #7]
 80199fc:	f003 0308 	and.w	r3, r3, #8
 8019a00:	2b00      	cmp	r3, #0
 8019a02:	d063      	beq.n	8019acc <f_open+0x1d4>
				dw = GET_FATTIME();
 8019a04:	f7fb fb70 	bl	80150e8 <get_fattime>
 8019a08:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8019a0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019a0c:	330e      	adds	r3, #14
 8019a0e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8019a10:	4618      	mov	r0, r3
 8019a12:	f7fd fe47 	bl	80176a4 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8019a16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019a18:	3316      	adds	r3, #22
 8019a1a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8019a1c:	4618      	mov	r0, r3
 8019a1e:	f7fd fe41 	bl	80176a4 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8019a22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019a24:	330b      	adds	r3, #11
 8019a26:	2220      	movs	r2, #32
 8019a28:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8019a2a:	697b      	ldr	r3, [r7, #20]
 8019a2c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8019a2e:	4611      	mov	r1, r2
 8019a30:	4618      	mov	r0, r3
 8019a32:	f7fe fe17 	bl	8018664 <ld_clust>
 8019a36:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8019a38:	697b      	ldr	r3, [r7, #20]
 8019a3a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8019a3c:	2200      	movs	r2, #0
 8019a3e:	4618      	mov	r0, r3
 8019a40:	f7fe fe2f 	bl	80186a2 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8019a44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019a46:	331c      	adds	r3, #28
 8019a48:	2100      	movs	r1, #0
 8019a4a:	4618      	mov	r0, r3
 8019a4c:	f7fd fe2a 	bl	80176a4 <st_dword>
					fs->wflag = 1;
 8019a50:	697b      	ldr	r3, [r7, #20]
 8019a52:	2201      	movs	r2, #1
 8019a54:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8019a56:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8019a58:	2b00      	cmp	r3, #0
 8019a5a:	d037      	beq.n	8019acc <f_open+0x1d4>
						dw = fs->winsect;
 8019a5c:	697b      	ldr	r3, [r7, #20]
 8019a5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8019a60:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 8019a62:	f107 0318 	add.w	r3, r7, #24
 8019a66:	2200      	movs	r2, #0
 8019a68:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8019a6a:	4618      	mov	r0, r3
 8019a6c:	f7fe fb1f 	bl	80180ae <remove_chain>
 8019a70:	4603      	mov	r3, r0
 8019a72:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 8019a76:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8019a7a:	2b00      	cmp	r3, #0
 8019a7c:	d126      	bne.n	8019acc <f_open+0x1d4>
							res = move_window(fs, dw);
 8019a7e:	697b      	ldr	r3, [r7, #20]
 8019a80:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8019a82:	4618      	mov	r0, r3
 8019a84:	f7fe f868 	bl	8017b58 <move_window>
 8019a88:	4603      	mov	r3, r0
 8019a8a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8019a8e:	697b      	ldr	r3, [r7, #20]
 8019a90:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8019a92:	3a01      	subs	r2, #1
 8019a94:	615a      	str	r2, [r3, #20]
 8019a96:	e019      	b.n	8019acc <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8019a98:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8019a9c:	2b00      	cmp	r3, #0
 8019a9e:	d115      	bne.n	8019acc <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8019aa0:	7fbb      	ldrb	r3, [r7, #30]
 8019aa2:	f003 0310 	and.w	r3, r3, #16
 8019aa6:	2b00      	cmp	r3, #0
 8019aa8:	d003      	beq.n	8019ab2 <f_open+0x1ba>
					res = FR_NO_FILE;
 8019aaa:	2304      	movs	r3, #4
 8019aac:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8019ab0:	e00c      	b.n	8019acc <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8019ab2:	79fb      	ldrb	r3, [r7, #7]
 8019ab4:	f003 0302 	and.w	r3, r3, #2
 8019ab8:	2b00      	cmp	r3, #0
 8019aba:	d007      	beq.n	8019acc <f_open+0x1d4>
 8019abc:	7fbb      	ldrb	r3, [r7, #30]
 8019abe:	f003 0301 	and.w	r3, r3, #1
 8019ac2:	2b00      	cmp	r3, #0
 8019ac4:	d002      	beq.n	8019acc <f_open+0x1d4>
						res = FR_DENIED;
 8019ac6:	2307      	movs	r3, #7
 8019ac8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8019acc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8019ad0:	2b00      	cmp	r3, #0
 8019ad2:	d128      	bne.n	8019b26 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8019ad4:	79fb      	ldrb	r3, [r7, #7]
 8019ad6:	f003 0308 	and.w	r3, r3, #8
 8019ada:	2b00      	cmp	r3, #0
 8019adc:	d003      	beq.n	8019ae6 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8019ade:	79fb      	ldrb	r3, [r7, #7]
 8019ae0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019ae4:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8019ae6:	697b      	ldr	r3, [r7, #20]
 8019ae8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8019aea:	68fb      	ldr	r3, [r7, #12]
 8019aec:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8019aee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8019af0:	68fb      	ldr	r3, [r7, #12]
 8019af2:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8019af4:	79fb      	ldrb	r3, [r7, #7]
 8019af6:	f023 0301 	bic.w	r3, r3, #1
 8019afa:	2b00      	cmp	r3, #0
 8019afc:	bf14      	ite	ne
 8019afe:	2301      	movne	r3, #1
 8019b00:	2300      	moveq	r3, #0
 8019b02:	b2db      	uxtb	r3, r3
 8019b04:	461a      	mov	r2, r3
 8019b06:	f107 0318 	add.w	r3, r7, #24
 8019b0a:	4611      	mov	r1, r2
 8019b0c:	4618      	mov	r0, r3
 8019b0e:	f7fd fef1 	bl	80178f4 <inc_lock>
 8019b12:	4602      	mov	r2, r0
 8019b14:	68fb      	ldr	r3, [r7, #12]
 8019b16:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8019b18:	68fb      	ldr	r3, [r7, #12]
 8019b1a:	691b      	ldr	r3, [r3, #16]
 8019b1c:	2b00      	cmp	r3, #0
 8019b1e:	d102      	bne.n	8019b26 <f_open+0x22e>
 8019b20:	2302      	movs	r3, #2
 8019b22:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8019b26:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8019b2a:	2b00      	cmp	r3, #0
 8019b2c:	f040 80a3 	bne.w	8019c76 <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8019b30:	697b      	ldr	r3, [r7, #20]
 8019b32:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8019b34:	4611      	mov	r1, r2
 8019b36:	4618      	mov	r0, r3
 8019b38:	f7fe fd94 	bl	8018664 <ld_clust>
 8019b3c:	4602      	mov	r2, r0
 8019b3e:	68fb      	ldr	r3, [r7, #12]
 8019b40:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8019b42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019b44:	331c      	adds	r3, #28
 8019b46:	4618      	mov	r0, r3
 8019b48:	f7fd fd6e 	bl	8017628 <ld_dword>
 8019b4c:	4602      	mov	r2, r0
 8019b4e:	68fb      	ldr	r3, [r7, #12]
 8019b50:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8019b52:	68fb      	ldr	r3, [r7, #12]
 8019b54:	2200      	movs	r2, #0
 8019b56:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8019b58:	697a      	ldr	r2, [r7, #20]
 8019b5a:	68fb      	ldr	r3, [r7, #12]
 8019b5c:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8019b5e:	697b      	ldr	r3, [r7, #20]
 8019b60:	88da      	ldrh	r2, [r3, #6]
 8019b62:	68fb      	ldr	r3, [r7, #12]
 8019b64:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8019b66:	68fb      	ldr	r3, [r7, #12]
 8019b68:	79fa      	ldrb	r2, [r7, #7]
 8019b6a:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8019b6c:	68fb      	ldr	r3, [r7, #12]
 8019b6e:	2200      	movs	r2, #0
 8019b70:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8019b72:	68fb      	ldr	r3, [r7, #12]
 8019b74:	2200      	movs	r2, #0
 8019b76:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8019b78:	68fb      	ldr	r3, [r7, #12]
 8019b7a:	2200      	movs	r2, #0
 8019b7c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8019b7e:	68fb      	ldr	r3, [r7, #12]
 8019b80:	3330      	adds	r3, #48	; 0x30
 8019b82:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8019b86:	2100      	movs	r1, #0
 8019b88:	4618      	mov	r0, r3
 8019b8a:	f7fd fdd8 	bl	801773e <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8019b8e:	79fb      	ldrb	r3, [r7, #7]
 8019b90:	f003 0320 	and.w	r3, r3, #32
 8019b94:	2b00      	cmp	r3, #0
 8019b96:	d06e      	beq.n	8019c76 <f_open+0x37e>
 8019b98:	68fb      	ldr	r3, [r7, #12]
 8019b9a:	68db      	ldr	r3, [r3, #12]
 8019b9c:	2b00      	cmp	r3, #0
 8019b9e:	d06a      	beq.n	8019c76 <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8019ba0:	68fb      	ldr	r3, [r7, #12]
 8019ba2:	68da      	ldr	r2, [r3, #12]
 8019ba4:	68fb      	ldr	r3, [r7, #12]
 8019ba6:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8019ba8:	697b      	ldr	r3, [r7, #20]
 8019baa:	895b      	ldrh	r3, [r3, #10]
 8019bac:	461a      	mov	r2, r3
 8019bae:	697b      	ldr	r3, [r7, #20]
 8019bb0:	899b      	ldrh	r3, [r3, #12]
 8019bb2:	fb02 f303 	mul.w	r3, r2, r3
 8019bb6:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8019bb8:	68fb      	ldr	r3, [r7, #12]
 8019bba:	689b      	ldr	r3, [r3, #8]
 8019bbc:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8019bbe:	68fb      	ldr	r3, [r7, #12]
 8019bc0:	68db      	ldr	r3, [r3, #12]
 8019bc2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8019bc4:	e016      	b.n	8019bf4 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 8019bc6:	68fb      	ldr	r3, [r7, #12]
 8019bc8:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8019bca:	4618      	mov	r0, r3
 8019bcc:	f7fe f881 	bl	8017cd2 <get_fat>
 8019bd0:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8019bd2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8019bd4:	2b01      	cmp	r3, #1
 8019bd6:	d802      	bhi.n	8019bde <f_open+0x2e6>
 8019bd8:	2302      	movs	r3, #2
 8019bda:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8019bde:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8019be0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019be4:	d102      	bne.n	8019bec <f_open+0x2f4>
 8019be6:	2301      	movs	r3, #1
 8019be8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8019bec:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8019bee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019bf0:	1ad3      	subs	r3, r2, r3
 8019bf2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8019bf4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8019bf8:	2b00      	cmp	r3, #0
 8019bfa:	d103      	bne.n	8019c04 <f_open+0x30c>
 8019bfc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8019bfe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019c00:	429a      	cmp	r2, r3
 8019c02:	d8e0      	bhi.n	8019bc6 <f_open+0x2ce>
				}
				fp->clust = clst;
 8019c04:	68fb      	ldr	r3, [r7, #12]
 8019c06:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8019c08:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8019c0a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8019c0e:	2b00      	cmp	r3, #0
 8019c10:	d131      	bne.n	8019c76 <f_open+0x37e>
 8019c12:	697b      	ldr	r3, [r7, #20]
 8019c14:	899b      	ldrh	r3, [r3, #12]
 8019c16:	461a      	mov	r2, r3
 8019c18:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8019c1a:	fbb3 f1f2 	udiv	r1, r3, r2
 8019c1e:	fb01 f202 	mul.w	r2, r1, r2
 8019c22:	1a9b      	subs	r3, r3, r2
 8019c24:	2b00      	cmp	r3, #0
 8019c26:	d026      	beq.n	8019c76 <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8019c28:	697b      	ldr	r3, [r7, #20]
 8019c2a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8019c2c:	4618      	mov	r0, r3
 8019c2e:	f7fe f831 	bl	8017c94 <clust2sect>
 8019c32:	64f8      	str	r0, [r7, #76]	; 0x4c
 8019c34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8019c36:	2b00      	cmp	r3, #0
 8019c38:	d103      	bne.n	8019c42 <f_open+0x34a>
						res = FR_INT_ERR;
 8019c3a:	2302      	movs	r3, #2
 8019c3c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8019c40:	e019      	b.n	8019c76 <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8019c42:	697b      	ldr	r3, [r7, #20]
 8019c44:	899b      	ldrh	r3, [r3, #12]
 8019c46:	461a      	mov	r2, r3
 8019c48:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8019c4a:	fbb3 f2f2 	udiv	r2, r3, r2
 8019c4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8019c50:	441a      	add	r2, r3
 8019c52:	68fb      	ldr	r3, [r7, #12]
 8019c54:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8019c56:	697b      	ldr	r3, [r7, #20]
 8019c58:	7858      	ldrb	r0, [r3, #1]
 8019c5a:	68fb      	ldr	r3, [r7, #12]
 8019c5c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8019c60:	68fb      	ldr	r3, [r7, #12]
 8019c62:	6a1a      	ldr	r2, [r3, #32]
 8019c64:	2301      	movs	r3, #1
 8019c66:	f7fd fc69 	bl	801753c <disk_read>
 8019c6a:	4603      	mov	r3, r0
 8019c6c:	2b00      	cmp	r3, #0
 8019c6e:	d002      	beq.n	8019c76 <f_open+0x37e>
 8019c70:	2301      	movs	r3, #1
 8019c72:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8019c76:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8019c7a:	2b00      	cmp	r3, #0
 8019c7c:	d002      	beq.n	8019c84 <f_open+0x38c>
 8019c7e:	68fb      	ldr	r3, [r7, #12]
 8019c80:	2200      	movs	r2, #0
 8019c82:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8019c84:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8019c88:	4618      	mov	r0, r3
 8019c8a:	3768      	adds	r7, #104	; 0x68
 8019c8c:	46bd      	mov	sp, r7
 8019c8e:	bd80      	pop	{r7, pc}

08019c90 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8019c90:	b580      	push	{r7, lr}
 8019c92:	b08c      	sub	sp, #48	; 0x30
 8019c94:	af00      	add	r7, sp, #0
 8019c96:	60f8      	str	r0, [r7, #12]
 8019c98:	60b9      	str	r1, [r7, #8]
 8019c9a:	607a      	str	r2, [r7, #4]
 8019c9c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8019c9e:	68bb      	ldr	r3, [r7, #8]
 8019ca0:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8019ca2:	683b      	ldr	r3, [r7, #0]
 8019ca4:	2200      	movs	r2, #0
 8019ca6:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8019ca8:	68fb      	ldr	r3, [r7, #12]
 8019caa:	f107 0210 	add.w	r2, r7, #16
 8019cae:	4611      	mov	r1, r2
 8019cb0:	4618      	mov	r0, r3
 8019cb2:	f7ff fda5 	bl	8019800 <validate>
 8019cb6:	4603      	mov	r3, r0
 8019cb8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8019cbc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8019cc0:	2b00      	cmp	r3, #0
 8019cc2:	d107      	bne.n	8019cd4 <f_write+0x44>
 8019cc4:	68fb      	ldr	r3, [r7, #12]
 8019cc6:	7d5b      	ldrb	r3, [r3, #21]
 8019cc8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8019ccc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8019cd0:	2b00      	cmp	r3, #0
 8019cd2:	d002      	beq.n	8019cda <f_write+0x4a>
 8019cd4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8019cd8:	e16a      	b.n	8019fb0 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8019cda:	68fb      	ldr	r3, [r7, #12]
 8019cdc:	7d1b      	ldrb	r3, [r3, #20]
 8019cde:	f003 0302 	and.w	r3, r3, #2
 8019ce2:	2b00      	cmp	r3, #0
 8019ce4:	d101      	bne.n	8019cea <f_write+0x5a>
 8019ce6:	2307      	movs	r3, #7
 8019ce8:	e162      	b.n	8019fb0 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8019cea:	68fb      	ldr	r3, [r7, #12]
 8019cec:	699a      	ldr	r2, [r3, #24]
 8019cee:	687b      	ldr	r3, [r7, #4]
 8019cf0:	441a      	add	r2, r3
 8019cf2:	68fb      	ldr	r3, [r7, #12]
 8019cf4:	699b      	ldr	r3, [r3, #24]
 8019cf6:	429a      	cmp	r2, r3
 8019cf8:	f080 814c 	bcs.w	8019f94 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8019cfc:	68fb      	ldr	r3, [r7, #12]
 8019cfe:	699b      	ldr	r3, [r3, #24]
 8019d00:	43db      	mvns	r3, r3
 8019d02:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8019d04:	e146      	b.n	8019f94 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8019d06:	68fb      	ldr	r3, [r7, #12]
 8019d08:	699b      	ldr	r3, [r3, #24]
 8019d0a:	693a      	ldr	r2, [r7, #16]
 8019d0c:	8992      	ldrh	r2, [r2, #12]
 8019d0e:	fbb3 f1f2 	udiv	r1, r3, r2
 8019d12:	fb01 f202 	mul.w	r2, r1, r2
 8019d16:	1a9b      	subs	r3, r3, r2
 8019d18:	2b00      	cmp	r3, #0
 8019d1a:	f040 80f1 	bne.w	8019f00 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8019d1e:	68fb      	ldr	r3, [r7, #12]
 8019d20:	699b      	ldr	r3, [r3, #24]
 8019d22:	693a      	ldr	r2, [r7, #16]
 8019d24:	8992      	ldrh	r2, [r2, #12]
 8019d26:	fbb3 f3f2 	udiv	r3, r3, r2
 8019d2a:	693a      	ldr	r2, [r7, #16]
 8019d2c:	8952      	ldrh	r2, [r2, #10]
 8019d2e:	3a01      	subs	r2, #1
 8019d30:	4013      	ands	r3, r2
 8019d32:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8019d34:	69bb      	ldr	r3, [r7, #24]
 8019d36:	2b00      	cmp	r3, #0
 8019d38:	d143      	bne.n	8019dc2 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8019d3a:	68fb      	ldr	r3, [r7, #12]
 8019d3c:	699b      	ldr	r3, [r3, #24]
 8019d3e:	2b00      	cmp	r3, #0
 8019d40:	d10c      	bne.n	8019d5c <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8019d42:	68fb      	ldr	r3, [r7, #12]
 8019d44:	689b      	ldr	r3, [r3, #8]
 8019d46:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8019d48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019d4a:	2b00      	cmp	r3, #0
 8019d4c:	d11a      	bne.n	8019d84 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8019d4e:	68fb      	ldr	r3, [r7, #12]
 8019d50:	2100      	movs	r1, #0
 8019d52:	4618      	mov	r0, r3
 8019d54:	f7fe fa10 	bl	8018178 <create_chain>
 8019d58:	62b8      	str	r0, [r7, #40]	; 0x28
 8019d5a:	e013      	b.n	8019d84 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8019d5c:	68fb      	ldr	r3, [r7, #12]
 8019d5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8019d60:	2b00      	cmp	r3, #0
 8019d62:	d007      	beq.n	8019d74 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8019d64:	68fb      	ldr	r3, [r7, #12]
 8019d66:	699b      	ldr	r3, [r3, #24]
 8019d68:	4619      	mov	r1, r3
 8019d6a:	68f8      	ldr	r0, [r7, #12]
 8019d6c:	f7fe fa9c 	bl	80182a8 <clmt_clust>
 8019d70:	62b8      	str	r0, [r7, #40]	; 0x28
 8019d72:	e007      	b.n	8019d84 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8019d74:	68fa      	ldr	r2, [r7, #12]
 8019d76:	68fb      	ldr	r3, [r7, #12]
 8019d78:	69db      	ldr	r3, [r3, #28]
 8019d7a:	4619      	mov	r1, r3
 8019d7c:	4610      	mov	r0, r2
 8019d7e:	f7fe f9fb 	bl	8018178 <create_chain>
 8019d82:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8019d84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019d86:	2b00      	cmp	r3, #0
 8019d88:	f000 8109 	beq.w	8019f9e <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8019d8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019d8e:	2b01      	cmp	r3, #1
 8019d90:	d104      	bne.n	8019d9c <f_write+0x10c>
 8019d92:	68fb      	ldr	r3, [r7, #12]
 8019d94:	2202      	movs	r2, #2
 8019d96:	755a      	strb	r2, [r3, #21]
 8019d98:	2302      	movs	r3, #2
 8019d9a:	e109      	b.n	8019fb0 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8019d9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019d9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019da2:	d104      	bne.n	8019dae <f_write+0x11e>
 8019da4:	68fb      	ldr	r3, [r7, #12]
 8019da6:	2201      	movs	r2, #1
 8019da8:	755a      	strb	r2, [r3, #21]
 8019daa:	2301      	movs	r3, #1
 8019dac:	e100      	b.n	8019fb0 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8019dae:	68fb      	ldr	r3, [r7, #12]
 8019db0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8019db2:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8019db4:	68fb      	ldr	r3, [r7, #12]
 8019db6:	689b      	ldr	r3, [r3, #8]
 8019db8:	2b00      	cmp	r3, #0
 8019dba:	d102      	bne.n	8019dc2 <f_write+0x132>
 8019dbc:	68fb      	ldr	r3, [r7, #12]
 8019dbe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8019dc0:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8019dc2:	68fb      	ldr	r3, [r7, #12]
 8019dc4:	7d1b      	ldrb	r3, [r3, #20]
 8019dc6:	b25b      	sxtb	r3, r3
 8019dc8:	2b00      	cmp	r3, #0
 8019dca:	da18      	bge.n	8019dfe <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8019dcc:	693b      	ldr	r3, [r7, #16]
 8019dce:	7858      	ldrb	r0, [r3, #1]
 8019dd0:	68fb      	ldr	r3, [r7, #12]
 8019dd2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8019dd6:	68fb      	ldr	r3, [r7, #12]
 8019dd8:	6a1a      	ldr	r2, [r3, #32]
 8019dda:	2301      	movs	r3, #1
 8019ddc:	f7fd fbce 	bl	801757c <disk_write>
 8019de0:	4603      	mov	r3, r0
 8019de2:	2b00      	cmp	r3, #0
 8019de4:	d004      	beq.n	8019df0 <f_write+0x160>
 8019de6:	68fb      	ldr	r3, [r7, #12]
 8019de8:	2201      	movs	r2, #1
 8019dea:	755a      	strb	r2, [r3, #21]
 8019dec:	2301      	movs	r3, #1
 8019dee:	e0df      	b.n	8019fb0 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8019df0:	68fb      	ldr	r3, [r7, #12]
 8019df2:	7d1b      	ldrb	r3, [r3, #20]
 8019df4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8019df8:	b2da      	uxtb	r2, r3
 8019dfa:	68fb      	ldr	r3, [r7, #12]
 8019dfc:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8019dfe:	693a      	ldr	r2, [r7, #16]
 8019e00:	68fb      	ldr	r3, [r7, #12]
 8019e02:	69db      	ldr	r3, [r3, #28]
 8019e04:	4619      	mov	r1, r3
 8019e06:	4610      	mov	r0, r2
 8019e08:	f7fd ff44 	bl	8017c94 <clust2sect>
 8019e0c:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8019e0e:	697b      	ldr	r3, [r7, #20]
 8019e10:	2b00      	cmp	r3, #0
 8019e12:	d104      	bne.n	8019e1e <f_write+0x18e>
 8019e14:	68fb      	ldr	r3, [r7, #12]
 8019e16:	2202      	movs	r2, #2
 8019e18:	755a      	strb	r2, [r3, #21]
 8019e1a:	2302      	movs	r3, #2
 8019e1c:	e0c8      	b.n	8019fb0 <f_write+0x320>
			sect += csect;
 8019e1e:	697a      	ldr	r2, [r7, #20]
 8019e20:	69bb      	ldr	r3, [r7, #24]
 8019e22:	4413      	add	r3, r2
 8019e24:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8019e26:	693b      	ldr	r3, [r7, #16]
 8019e28:	899b      	ldrh	r3, [r3, #12]
 8019e2a:	461a      	mov	r2, r3
 8019e2c:	687b      	ldr	r3, [r7, #4]
 8019e2e:	fbb3 f3f2 	udiv	r3, r3, r2
 8019e32:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8019e34:	6a3b      	ldr	r3, [r7, #32]
 8019e36:	2b00      	cmp	r3, #0
 8019e38:	d043      	beq.n	8019ec2 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8019e3a:	69ba      	ldr	r2, [r7, #24]
 8019e3c:	6a3b      	ldr	r3, [r7, #32]
 8019e3e:	4413      	add	r3, r2
 8019e40:	693a      	ldr	r2, [r7, #16]
 8019e42:	8952      	ldrh	r2, [r2, #10]
 8019e44:	4293      	cmp	r3, r2
 8019e46:	d905      	bls.n	8019e54 <f_write+0x1c4>
					cc = fs->csize - csect;
 8019e48:	693b      	ldr	r3, [r7, #16]
 8019e4a:	895b      	ldrh	r3, [r3, #10]
 8019e4c:	461a      	mov	r2, r3
 8019e4e:	69bb      	ldr	r3, [r7, #24]
 8019e50:	1ad3      	subs	r3, r2, r3
 8019e52:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8019e54:	693b      	ldr	r3, [r7, #16]
 8019e56:	7858      	ldrb	r0, [r3, #1]
 8019e58:	6a3b      	ldr	r3, [r7, #32]
 8019e5a:	697a      	ldr	r2, [r7, #20]
 8019e5c:	69f9      	ldr	r1, [r7, #28]
 8019e5e:	f7fd fb8d 	bl	801757c <disk_write>
 8019e62:	4603      	mov	r3, r0
 8019e64:	2b00      	cmp	r3, #0
 8019e66:	d004      	beq.n	8019e72 <f_write+0x1e2>
 8019e68:	68fb      	ldr	r3, [r7, #12]
 8019e6a:	2201      	movs	r2, #1
 8019e6c:	755a      	strb	r2, [r3, #21]
 8019e6e:	2301      	movs	r3, #1
 8019e70:	e09e      	b.n	8019fb0 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8019e72:	68fb      	ldr	r3, [r7, #12]
 8019e74:	6a1a      	ldr	r2, [r3, #32]
 8019e76:	697b      	ldr	r3, [r7, #20]
 8019e78:	1ad3      	subs	r3, r2, r3
 8019e7a:	6a3a      	ldr	r2, [r7, #32]
 8019e7c:	429a      	cmp	r2, r3
 8019e7e:	d918      	bls.n	8019eb2 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8019e80:	68fb      	ldr	r3, [r7, #12]
 8019e82:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8019e86:	68fb      	ldr	r3, [r7, #12]
 8019e88:	6a1a      	ldr	r2, [r3, #32]
 8019e8a:	697b      	ldr	r3, [r7, #20]
 8019e8c:	1ad3      	subs	r3, r2, r3
 8019e8e:	693a      	ldr	r2, [r7, #16]
 8019e90:	8992      	ldrh	r2, [r2, #12]
 8019e92:	fb02 f303 	mul.w	r3, r2, r3
 8019e96:	69fa      	ldr	r2, [r7, #28]
 8019e98:	18d1      	adds	r1, r2, r3
 8019e9a:	693b      	ldr	r3, [r7, #16]
 8019e9c:	899b      	ldrh	r3, [r3, #12]
 8019e9e:	461a      	mov	r2, r3
 8019ea0:	f7fd fc2c 	bl	80176fc <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8019ea4:	68fb      	ldr	r3, [r7, #12]
 8019ea6:	7d1b      	ldrb	r3, [r3, #20]
 8019ea8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8019eac:	b2da      	uxtb	r2, r3
 8019eae:	68fb      	ldr	r3, [r7, #12]
 8019eb0:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8019eb2:	693b      	ldr	r3, [r7, #16]
 8019eb4:	899b      	ldrh	r3, [r3, #12]
 8019eb6:	461a      	mov	r2, r3
 8019eb8:	6a3b      	ldr	r3, [r7, #32]
 8019eba:	fb02 f303 	mul.w	r3, r2, r3
 8019ebe:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8019ec0:	e04b      	b.n	8019f5a <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8019ec2:	68fb      	ldr	r3, [r7, #12]
 8019ec4:	6a1b      	ldr	r3, [r3, #32]
 8019ec6:	697a      	ldr	r2, [r7, #20]
 8019ec8:	429a      	cmp	r2, r3
 8019eca:	d016      	beq.n	8019efa <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 8019ecc:	68fb      	ldr	r3, [r7, #12]
 8019ece:	699a      	ldr	r2, [r3, #24]
 8019ed0:	68fb      	ldr	r3, [r7, #12]
 8019ed2:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8019ed4:	429a      	cmp	r2, r3
 8019ed6:	d210      	bcs.n	8019efa <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8019ed8:	693b      	ldr	r3, [r7, #16]
 8019eda:	7858      	ldrb	r0, [r3, #1]
 8019edc:	68fb      	ldr	r3, [r7, #12]
 8019ede:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8019ee2:	2301      	movs	r3, #1
 8019ee4:	697a      	ldr	r2, [r7, #20]
 8019ee6:	f7fd fb29 	bl	801753c <disk_read>
 8019eea:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8019eec:	2b00      	cmp	r3, #0
 8019eee:	d004      	beq.n	8019efa <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 8019ef0:	68fb      	ldr	r3, [r7, #12]
 8019ef2:	2201      	movs	r2, #1
 8019ef4:	755a      	strb	r2, [r3, #21]
 8019ef6:	2301      	movs	r3, #1
 8019ef8:	e05a      	b.n	8019fb0 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 8019efa:	68fb      	ldr	r3, [r7, #12]
 8019efc:	697a      	ldr	r2, [r7, #20]
 8019efe:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8019f00:	693b      	ldr	r3, [r7, #16]
 8019f02:	899b      	ldrh	r3, [r3, #12]
 8019f04:	4618      	mov	r0, r3
 8019f06:	68fb      	ldr	r3, [r7, #12]
 8019f08:	699b      	ldr	r3, [r3, #24]
 8019f0a:	693a      	ldr	r2, [r7, #16]
 8019f0c:	8992      	ldrh	r2, [r2, #12]
 8019f0e:	fbb3 f1f2 	udiv	r1, r3, r2
 8019f12:	fb01 f202 	mul.w	r2, r1, r2
 8019f16:	1a9b      	subs	r3, r3, r2
 8019f18:	1ac3      	subs	r3, r0, r3
 8019f1a:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8019f1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8019f1e:	687b      	ldr	r3, [r7, #4]
 8019f20:	429a      	cmp	r2, r3
 8019f22:	d901      	bls.n	8019f28 <f_write+0x298>
 8019f24:	687b      	ldr	r3, [r7, #4]
 8019f26:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8019f28:	68fb      	ldr	r3, [r7, #12]
 8019f2a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8019f2e:	68fb      	ldr	r3, [r7, #12]
 8019f30:	699b      	ldr	r3, [r3, #24]
 8019f32:	693a      	ldr	r2, [r7, #16]
 8019f34:	8992      	ldrh	r2, [r2, #12]
 8019f36:	fbb3 f0f2 	udiv	r0, r3, r2
 8019f3a:	fb00 f202 	mul.w	r2, r0, r2
 8019f3e:	1a9b      	subs	r3, r3, r2
 8019f40:	440b      	add	r3, r1
 8019f42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8019f44:	69f9      	ldr	r1, [r7, #28]
 8019f46:	4618      	mov	r0, r3
 8019f48:	f7fd fbd8 	bl	80176fc <mem_cpy>
		fp->flag |= FA_DIRTY;
 8019f4c:	68fb      	ldr	r3, [r7, #12]
 8019f4e:	7d1b      	ldrb	r3, [r3, #20]
 8019f50:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8019f54:	b2da      	uxtb	r2, r3
 8019f56:	68fb      	ldr	r3, [r7, #12]
 8019f58:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8019f5a:	69fa      	ldr	r2, [r7, #28]
 8019f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019f5e:	4413      	add	r3, r2
 8019f60:	61fb      	str	r3, [r7, #28]
 8019f62:	68fb      	ldr	r3, [r7, #12]
 8019f64:	699a      	ldr	r2, [r3, #24]
 8019f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019f68:	441a      	add	r2, r3
 8019f6a:	68fb      	ldr	r3, [r7, #12]
 8019f6c:	619a      	str	r2, [r3, #24]
 8019f6e:	68fb      	ldr	r3, [r7, #12]
 8019f70:	68da      	ldr	r2, [r3, #12]
 8019f72:	68fb      	ldr	r3, [r7, #12]
 8019f74:	699b      	ldr	r3, [r3, #24]
 8019f76:	429a      	cmp	r2, r3
 8019f78:	bf38      	it	cc
 8019f7a:	461a      	movcc	r2, r3
 8019f7c:	68fb      	ldr	r3, [r7, #12]
 8019f7e:	60da      	str	r2, [r3, #12]
 8019f80:	683b      	ldr	r3, [r7, #0]
 8019f82:	681a      	ldr	r2, [r3, #0]
 8019f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019f86:	441a      	add	r2, r3
 8019f88:	683b      	ldr	r3, [r7, #0]
 8019f8a:	601a      	str	r2, [r3, #0]
 8019f8c:	687a      	ldr	r2, [r7, #4]
 8019f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019f90:	1ad3      	subs	r3, r2, r3
 8019f92:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8019f94:	687b      	ldr	r3, [r7, #4]
 8019f96:	2b00      	cmp	r3, #0
 8019f98:	f47f aeb5 	bne.w	8019d06 <f_write+0x76>
 8019f9c:	e000      	b.n	8019fa0 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8019f9e:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8019fa0:	68fb      	ldr	r3, [r7, #12]
 8019fa2:	7d1b      	ldrb	r3, [r3, #20]
 8019fa4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019fa8:	b2da      	uxtb	r2, r3
 8019faa:	68fb      	ldr	r3, [r7, #12]
 8019fac:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8019fae:	2300      	movs	r3, #0
}
 8019fb0:	4618      	mov	r0, r3
 8019fb2:	3730      	adds	r7, #48	; 0x30
 8019fb4:	46bd      	mov	sp, r7
 8019fb6:	bd80      	pop	{r7, pc}

08019fb8 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8019fb8:	b580      	push	{r7, lr}
 8019fba:	b086      	sub	sp, #24
 8019fbc:	af00      	add	r7, sp, #0
 8019fbe:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8019fc0:	687b      	ldr	r3, [r7, #4]
 8019fc2:	f107 0208 	add.w	r2, r7, #8
 8019fc6:	4611      	mov	r1, r2
 8019fc8:	4618      	mov	r0, r3
 8019fca:	f7ff fc19 	bl	8019800 <validate>
 8019fce:	4603      	mov	r3, r0
 8019fd0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8019fd2:	7dfb      	ldrb	r3, [r7, #23]
 8019fd4:	2b00      	cmp	r3, #0
 8019fd6:	d168      	bne.n	801a0aa <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8019fd8:	687b      	ldr	r3, [r7, #4]
 8019fda:	7d1b      	ldrb	r3, [r3, #20]
 8019fdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8019fe0:	2b00      	cmp	r3, #0
 8019fe2:	d062      	beq.n	801a0aa <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8019fe4:	687b      	ldr	r3, [r7, #4]
 8019fe6:	7d1b      	ldrb	r3, [r3, #20]
 8019fe8:	b25b      	sxtb	r3, r3
 8019fea:	2b00      	cmp	r3, #0
 8019fec:	da15      	bge.n	801a01a <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8019fee:	68bb      	ldr	r3, [r7, #8]
 8019ff0:	7858      	ldrb	r0, [r3, #1]
 8019ff2:	687b      	ldr	r3, [r7, #4]
 8019ff4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8019ff8:	687b      	ldr	r3, [r7, #4]
 8019ffa:	6a1a      	ldr	r2, [r3, #32]
 8019ffc:	2301      	movs	r3, #1
 8019ffe:	f7fd fabd 	bl	801757c <disk_write>
 801a002:	4603      	mov	r3, r0
 801a004:	2b00      	cmp	r3, #0
 801a006:	d001      	beq.n	801a00c <f_sync+0x54>
 801a008:	2301      	movs	r3, #1
 801a00a:	e04f      	b.n	801a0ac <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 801a00c:	687b      	ldr	r3, [r7, #4]
 801a00e:	7d1b      	ldrb	r3, [r3, #20]
 801a010:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801a014:	b2da      	uxtb	r2, r3
 801a016:	687b      	ldr	r3, [r7, #4]
 801a018:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 801a01a:	f7fb f865 	bl	80150e8 <get_fattime>
 801a01e:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 801a020:	68ba      	ldr	r2, [r7, #8]
 801a022:	687b      	ldr	r3, [r7, #4]
 801a024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801a026:	4619      	mov	r1, r3
 801a028:	4610      	mov	r0, r2
 801a02a:	f7fd fd95 	bl	8017b58 <move_window>
 801a02e:	4603      	mov	r3, r0
 801a030:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 801a032:	7dfb      	ldrb	r3, [r7, #23]
 801a034:	2b00      	cmp	r3, #0
 801a036:	d138      	bne.n	801a0aa <f_sync+0xf2>
					dir = fp->dir_ptr;
 801a038:	687b      	ldr	r3, [r7, #4]
 801a03a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801a03c:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 801a03e:	68fb      	ldr	r3, [r7, #12]
 801a040:	330b      	adds	r3, #11
 801a042:	781a      	ldrb	r2, [r3, #0]
 801a044:	68fb      	ldr	r3, [r7, #12]
 801a046:	330b      	adds	r3, #11
 801a048:	f042 0220 	orr.w	r2, r2, #32
 801a04c:	b2d2      	uxtb	r2, r2
 801a04e:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 801a050:	687b      	ldr	r3, [r7, #4]
 801a052:	6818      	ldr	r0, [r3, #0]
 801a054:	687b      	ldr	r3, [r7, #4]
 801a056:	689b      	ldr	r3, [r3, #8]
 801a058:	461a      	mov	r2, r3
 801a05a:	68f9      	ldr	r1, [r7, #12]
 801a05c:	f7fe fb21 	bl	80186a2 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 801a060:	68fb      	ldr	r3, [r7, #12]
 801a062:	f103 021c 	add.w	r2, r3, #28
 801a066:	687b      	ldr	r3, [r7, #4]
 801a068:	68db      	ldr	r3, [r3, #12]
 801a06a:	4619      	mov	r1, r3
 801a06c:	4610      	mov	r0, r2
 801a06e:	f7fd fb19 	bl	80176a4 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 801a072:	68fb      	ldr	r3, [r7, #12]
 801a074:	3316      	adds	r3, #22
 801a076:	6939      	ldr	r1, [r7, #16]
 801a078:	4618      	mov	r0, r3
 801a07a:	f7fd fb13 	bl	80176a4 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 801a07e:	68fb      	ldr	r3, [r7, #12]
 801a080:	3312      	adds	r3, #18
 801a082:	2100      	movs	r1, #0
 801a084:	4618      	mov	r0, r3
 801a086:	f7fd faf2 	bl	801766e <st_word>
					fs->wflag = 1;
 801a08a:	68bb      	ldr	r3, [r7, #8]
 801a08c:	2201      	movs	r2, #1
 801a08e:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 801a090:	68bb      	ldr	r3, [r7, #8]
 801a092:	4618      	mov	r0, r3
 801a094:	f7fd fd8e 	bl	8017bb4 <sync_fs>
 801a098:	4603      	mov	r3, r0
 801a09a:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 801a09c:	687b      	ldr	r3, [r7, #4]
 801a09e:	7d1b      	ldrb	r3, [r3, #20]
 801a0a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801a0a4:	b2da      	uxtb	r2, r3
 801a0a6:	687b      	ldr	r3, [r7, #4]
 801a0a8:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 801a0aa:	7dfb      	ldrb	r3, [r7, #23]
}
 801a0ac:	4618      	mov	r0, r3
 801a0ae:	3718      	adds	r7, #24
 801a0b0:	46bd      	mov	sp, r7
 801a0b2:	bd80      	pop	{r7, pc}

0801a0b4 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 801a0b4:	b580      	push	{r7, lr}
 801a0b6:	b084      	sub	sp, #16
 801a0b8:	af00      	add	r7, sp, #0
 801a0ba:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 801a0bc:	6878      	ldr	r0, [r7, #4]
 801a0be:	f7ff ff7b 	bl	8019fb8 <f_sync>
 801a0c2:	4603      	mov	r3, r0
 801a0c4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 801a0c6:	7bfb      	ldrb	r3, [r7, #15]
 801a0c8:	2b00      	cmp	r3, #0
 801a0ca:	d118      	bne.n	801a0fe <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 801a0cc:	687b      	ldr	r3, [r7, #4]
 801a0ce:	f107 0208 	add.w	r2, r7, #8
 801a0d2:	4611      	mov	r1, r2
 801a0d4:	4618      	mov	r0, r3
 801a0d6:	f7ff fb93 	bl	8019800 <validate>
 801a0da:	4603      	mov	r3, r0
 801a0dc:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 801a0de:	7bfb      	ldrb	r3, [r7, #15]
 801a0e0:	2b00      	cmp	r3, #0
 801a0e2:	d10c      	bne.n	801a0fe <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 801a0e4:	687b      	ldr	r3, [r7, #4]
 801a0e6:	691b      	ldr	r3, [r3, #16]
 801a0e8:	4618      	mov	r0, r3
 801a0ea:	f7fd fc91 	bl	8017a10 <dec_lock>
 801a0ee:	4603      	mov	r3, r0
 801a0f0:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 801a0f2:	7bfb      	ldrb	r3, [r7, #15]
 801a0f4:	2b00      	cmp	r3, #0
 801a0f6:	d102      	bne.n	801a0fe <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 801a0f8:	687b      	ldr	r3, [r7, #4]
 801a0fa:	2200      	movs	r2, #0
 801a0fc:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 801a0fe:	7bfb      	ldrb	r3, [r7, #15]
}
 801a100:	4618      	mov	r0, r3
 801a102:	3710      	adds	r7, #16
 801a104:	46bd      	mov	sp, r7
 801a106:	bd80      	pop	{r7, pc}

0801a108 <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 801a108:	b580      	push	{r7, lr}
 801a10a:	b084      	sub	sp, #16
 801a10c:	af00      	add	r7, sp, #0
 801a10e:	6078      	str	r0, [r7, #4]
 801a110:	460b      	mov	r3, r1
 801a112:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 801a114:	78fb      	ldrb	r3, [r7, #3]
 801a116:	2b0a      	cmp	r3, #10
 801a118:	d103      	bne.n	801a122 <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 801a11a:	210d      	movs	r1, #13
 801a11c:	6878      	ldr	r0, [r7, #4]
 801a11e:	f7ff fff3 	bl	801a108 <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 801a122:	687b      	ldr	r3, [r7, #4]
 801a124:	685b      	ldr	r3, [r3, #4]
 801a126:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 801a128:	68fb      	ldr	r3, [r7, #12]
 801a12a:	2b00      	cmp	r3, #0
 801a12c:	db25      	blt.n	801a17a <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 801a12e:	68fb      	ldr	r3, [r7, #12]
 801a130:	1c5a      	adds	r2, r3, #1
 801a132:	60fa      	str	r2, [r7, #12]
 801a134:	687a      	ldr	r2, [r7, #4]
 801a136:	4413      	add	r3, r2
 801a138:	78fa      	ldrb	r2, [r7, #3]
 801a13a:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 801a13c:	68fb      	ldr	r3, [r7, #12]
 801a13e:	2b3c      	cmp	r3, #60	; 0x3c
 801a140:	dd12      	ble.n	801a168 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 801a142:	687b      	ldr	r3, [r7, #4]
 801a144:	6818      	ldr	r0, [r3, #0]
 801a146:	687b      	ldr	r3, [r7, #4]
 801a148:	f103 010c 	add.w	r1, r3, #12
 801a14c:	68fa      	ldr	r2, [r7, #12]
 801a14e:	f107 0308 	add.w	r3, r7, #8
 801a152:	f7ff fd9d 	bl	8019c90 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 801a156:	68ba      	ldr	r2, [r7, #8]
 801a158:	68fb      	ldr	r3, [r7, #12]
 801a15a:	429a      	cmp	r2, r3
 801a15c:	d101      	bne.n	801a162 <putc_bfd+0x5a>
 801a15e:	2300      	movs	r3, #0
 801a160:	e001      	b.n	801a166 <putc_bfd+0x5e>
 801a162:	f04f 33ff 	mov.w	r3, #4294967295
 801a166:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 801a168:	687b      	ldr	r3, [r7, #4]
 801a16a:	68fa      	ldr	r2, [r7, #12]
 801a16c:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 801a16e:	687b      	ldr	r3, [r7, #4]
 801a170:	689b      	ldr	r3, [r3, #8]
 801a172:	1c5a      	adds	r2, r3, #1
 801a174:	687b      	ldr	r3, [r7, #4]
 801a176:	609a      	str	r2, [r3, #8]
 801a178:	e000      	b.n	801a17c <putc_bfd+0x74>
	if (i < 0) return;
 801a17a:	bf00      	nop
}
 801a17c:	3710      	adds	r7, #16
 801a17e:	46bd      	mov	sp, r7
 801a180:	bd80      	pop	{r7, pc}

0801a182 <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 801a182:	b580      	push	{r7, lr}
 801a184:	b084      	sub	sp, #16
 801a186:	af00      	add	r7, sp, #0
 801a188:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 801a18a:	687b      	ldr	r3, [r7, #4]
 801a18c:	685b      	ldr	r3, [r3, #4]
 801a18e:	2b00      	cmp	r3, #0
 801a190:	db16      	blt.n	801a1c0 <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 801a192:	687b      	ldr	r3, [r7, #4]
 801a194:	6818      	ldr	r0, [r3, #0]
 801a196:	687b      	ldr	r3, [r7, #4]
 801a198:	f103 010c 	add.w	r1, r3, #12
 801a19c:	687b      	ldr	r3, [r7, #4]
 801a19e:	685b      	ldr	r3, [r3, #4]
 801a1a0:	461a      	mov	r2, r3
 801a1a2:	f107 030c 	add.w	r3, r7, #12
 801a1a6:	f7ff fd73 	bl	8019c90 <f_write>
 801a1aa:	4603      	mov	r3, r0
 801a1ac:	2b00      	cmp	r3, #0
 801a1ae:	d107      	bne.n	801a1c0 <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 801a1b0:	687b      	ldr	r3, [r7, #4]
 801a1b2:	685b      	ldr	r3, [r3, #4]
 801a1b4:	68fa      	ldr	r2, [r7, #12]
 801a1b6:	4293      	cmp	r3, r2
 801a1b8:	d102      	bne.n	801a1c0 <putc_flush+0x3e>
 801a1ba:	687b      	ldr	r3, [r7, #4]
 801a1bc:	689b      	ldr	r3, [r3, #8]
 801a1be:	e001      	b.n	801a1c4 <putc_flush+0x42>
	return EOF;
 801a1c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 801a1c4:	4618      	mov	r0, r3
 801a1c6:	3710      	adds	r7, #16
 801a1c8:	46bd      	mov	sp, r7
 801a1ca:	bd80      	pop	{r7, pc}

0801a1cc <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 801a1cc:	b480      	push	{r7}
 801a1ce:	b083      	sub	sp, #12
 801a1d0:	af00      	add	r7, sp, #0
 801a1d2:	6078      	str	r0, [r7, #4]
 801a1d4:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 801a1d6:	687b      	ldr	r3, [r7, #4]
 801a1d8:	683a      	ldr	r2, [r7, #0]
 801a1da:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 801a1dc:	687b      	ldr	r3, [r7, #4]
 801a1de:	2200      	movs	r2, #0
 801a1e0:	605a      	str	r2, [r3, #4]
 801a1e2:	687b      	ldr	r3, [r7, #4]
 801a1e4:	685a      	ldr	r2, [r3, #4]
 801a1e6:	687b      	ldr	r3, [r7, #4]
 801a1e8:	609a      	str	r2, [r3, #8]
}
 801a1ea:	bf00      	nop
 801a1ec:	370c      	adds	r7, #12
 801a1ee:	46bd      	mov	sp, r7
 801a1f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a1f4:	4770      	bx	lr

0801a1f6 <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 801a1f6:	b580      	push	{r7, lr}
 801a1f8:	b096      	sub	sp, #88	; 0x58
 801a1fa:	af00      	add	r7, sp, #0
 801a1fc:	6078      	str	r0, [r7, #4]
 801a1fe:	6039      	str	r1, [r7, #0]
	putbuff pb;


	putc_init(&pb, fp);
 801a200:	f107 030c 	add.w	r3, r7, #12
 801a204:	6839      	ldr	r1, [r7, #0]
 801a206:	4618      	mov	r0, r3
 801a208:	f7ff ffe0 	bl	801a1cc <putc_init>
	while (*str) putc_bfd(&pb, *str++);		/* Put the string */
 801a20c:	e009      	b.n	801a222 <f_puts+0x2c>
 801a20e:	687b      	ldr	r3, [r7, #4]
 801a210:	1c5a      	adds	r2, r3, #1
 801a212:	607a      	str	r2, [r7, #4]
 801a214:	781a      	ldrb	r2, [r3, #0]
 801a216:	f107 030c 	add.w	r3, r7, #12
 801a21a:	4611      	mov	r1, r2
 801a21c:	4618      	mov	r0, r3
 801a21e:	f7ff ff73 	bl	801a108 <putc_bfd>
 801a222:	687b      	ldr	r3, [r7, #4]
 801a224:	781b      	ldrb	r3, [r3, #0]
 801a226:	2b00      	cmp	r3, #0
 801a228:	d1f1      	bne.n	801a20e <f_puts+0x18>
	return putc_flush(&pb);
 801a22a:	f107 030c 	add.w	r3, r7, #12
 801a22e:	4618      	mov	r0, r3
 801a230:	f7ff ffa7 	bl	801a182 <putc_flush>
 801a234:	4603      	mov	r3, r0
}
 801a236:	4618      	mov	r0, r3
 801a238:	3758      	adds	r7, #88	; 0x58
 801a23a:	46bd      	mov	sp, r7
 801a23c:	bd80      	pop	{r7, pc}
	...

0801a240 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 801a240:	b480      	push	{r7}
 801a242:	b087      	sub	sp, #28
 801a244:	af00      	add	r7, sp, #0
 801a246:	60f8      	str	r0, [r7, #12]
 801a248:	60b9      	str	r1, [r7, #8]
 801a24a:	4613      	mov	r3, r2
 801a24c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801a24e:	2301      	movs	r3, #1
 801a250:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801a252:	2300      	movs	r3, #0
 801a254:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 801a256:	4b1f      	ldr	r3, [pc, #124]	; (801a2d4 <FATFS_LinkDriverEx+0x94>)
 801a258:	7a5b      	ldrb	r3, [r3, #9]
 801a25a:	b2db      	uxtb	r3, r3
 801a25c:	2b00      	cmp	r3, #0
 801a25e:	d131      	bne.n	801a2c4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 801a260:	4b1c      	ldr	r3, [pc, #112]	; (801a2d4 <FATFS_LinkDriverEx+0x94>)
 801a262:	7a5b      	ldrb	r3, [r3, #9]
 801a264:	b2db      	uxtb	r3, r3
 801a266:	461a      	mov	r2, r3
 801a268:	4b1a      	ldr	r3, [pc, #104]	; (801a2d4 <FATFS_LinkDriverEx+0x94>)
 801a26a:	2100      	movs	r1, #0
 801a26c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 801a26e:	4b19      	ldr	r3, [pc, #100]	; (801a2d4 <FATFS_LinkDriverEx+0x94>)
 801a270:	7a5b      	ldrb	r3, [r3, #9]
 801a272:	b2db      	uxtb	r3, r3
 801a274:	4a17      	ldr	r2, [pc, #92]	; (801a2d4 <FATFS_LinkDriverEx+0x94>)
 801a276:	009b      	lsls	r3, r3, #2
 801a278:	4413      	add	r3, r2
 801a27a:	68fa      	ldr	r2, [r7, #12]
 801a27c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801a27e:	4b15      	ldr	r3, [pc, #84]	; (801a2d4 <FATFS_LinkDriverEx+0x94>)
 801a280:	7a5b      	ldrb	r3, [r3, #9]
 801a282:	b2db      	uxtb	r3, r3
 801a284:	461a      	mov	r2, r3
 801a286:	4b13      	ldr	r3, [pc, #76]	; (801a2d4 <FATFS_LinkDriverEx+0x94>)
 801a288:	4413      	add	r3, r2
 801a28a:	79fa      	ldrb	r2, [r7, #7]
 801a28c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 801a28e:	4b11      	ldr	r3, [pc, #68]	; (801a2d4 <FATFS_LinkDriverEx+0x94>)
 801a290:	7a5b      	ldrb	r3, [r3, #9]
 801a292:	b2db      	uxtb	r3, r3
 801a294:	1c5a      	adds	r2, r3, #1
 801a296:	b2d1      	uxtb	r1, r2
 801a298:	4a0e      	ldr	r2, [pc, #56]	; (801a2d4 <FATFS_LinkDriverEx+0x94>)
 801a29a:	7251      	strb	r1, [r2, #9]
 801a29c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801a29e:	7dbb      	ldrb	r3, [r7, #22]
 801a2a0:	3330      	adds	r3, #48	; 0x30
 801a2a2:	b2da      	uxtb	r2, r3
 801a2a4:	68bb      	ldr	r3, [r7, #8]
 801a2a6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 801a2a8:	68bb      	ldr	r3, [r7, #8]
 801a2aa:	3301      	adds	r3, #1
 801a2ac:	223a      	movs	r2, #58	; 0x3a
 801a2ae:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 801a2b0:	68bb      	ldr	r3, [r7, #8]
 801a2b2:	3302      	adds	r3, #2
 801a2b4:	222f      	movs	r2, #47	; 0x2f
 801a2b6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 801a2b8:	68bb      	ldr	r3, [r7, #8]
 801a2ba:	3303      	adds	r3, #3
 801a2bc:	2200      	movs	r2, #0
 801a2be:	701a      	strb	r2, [r3, #0]
    ret = 0;
 801a2c0:	2300      	movs	r3, #0
 801a2c2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 801a2c4:	7dfb      	ldrb	r3, [r7, #23]
}
 801a2c6:	4618      	mov	r0, r3
 801a2c8:	371c      	adds	r7, #28
 801a2ca:	46bd      	mov	sp, r7
 801a2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a2d0:	4770      	bx	lr
 801a2d2:	bf00      	nop
 801a2d4:	240018d0 	.word	0x240018d0

0801a2d8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 801a2d8:	b580      	push	{r7, lr}
 801a2da:	b082      	sub	sp, #8
 801a2dc:	af00      	add	r7, sp, #0
 801a2de:	6078      	str	r0, [r7, #4]
 801a2e0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801a2e2:	2200      	movs	r2, #0
 801a2e4:	6839      	ldr	r1, [r7, #0]
 801a2e6:	6878      	ldr	r0, [r7, #4]
 801a2e8:	f7ff ffaa 	bl	801a240 <FATFS_LinkDriverEx>
 801a2ec:	4603      	mov	r3, r0
}
 801a2ee:	4618      	mov	r0, r3
 801a2f0:	3708      	adds	r7, #8
 801a2f2:	46bd      	mov	sp, r7
 801a2f4:	bd80      	pop	{r7, pc}
	...

0801a2f8 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 801a2f8:	b480      	push	{r7}
 801a2fa:	b085      	sub	sp, #20
 801a2fc:	af00      	add	r7, sp, #0
 801a2fe:	4603      	mov	r3, r0
 801a300:	6039      	str	r1, [r7, #0]
 801a302:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 801a304:	88fb      	ldrh	r3, [r7, #6]
 801a306:	2b7f      	cmp	r3, #127	; 0x7f
 801a308:	d802      	bhi.n	801a310 <ff_convert+0x18>
		c = chr;
 801a30a:	88fb      	ldrh	r3, [r7, #6]
 801a30c:	81fb      	strh	r3, [r7, #14]
 801a30e:	e025      	b.n	801a35c <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 801a310:	683b      	ldr	r3, [r7, #0]
 801a312:	2b00      	cmp	r3, #0
 801a314:	d00b      	beq.n	801a32e <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 801a316:	88fb      	ldrh	r3, [r7, #6]
 801a318:	2bff      	cmp	r3, #255	; 0xff
 801a31a:	d805      	bhi.n	801a328 <ff_convert+0x30>
 801a31c:	88fb      	ldrh	r3, [r7, #6]
 801a31e:	3b80      	subs	r3, #128	; 0x80
 801a320:	4a12      	ldr	r2, [pc, #72]	; (801a36c <ff_convert+0x74>)
 801a322:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801a326:	e000      	b.n	801a32a <ff_convert+0x32>
 801a328:	2300      	movs	r3, #0
 801a32a:	81fb      	strh	r3, [r7, #14]
 801a32c:	e016      	b.n	801a35c <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 801a32e:	2300      	movs	r3, #0
 801a330:	81fb      	strh	r3, [r7, #14]
 801a332:	e009      	b.n	801a348 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 801a334:	89fb      	ldrh	r3, [r7, #14]
 801a336:	4a0d      	ldr	r2, [pc, #52]	; (801a36c <ff_convert+0x74>)
 801a338:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801a33c:	88fa      	ldrh	r2, [r7, #6]
 801a33e:	429a      	cmp	r2, r3
 801a340:	d006      	beq.n	801a350 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 801a342:	89fb      	ldrh	r3, [r7, #14]
 801a344:	3301      	adds	r3, #1
 801a346:	81fb      	strh	r3, [r7, #14]
 801a348:	89fb      	ldrh	r3, [r7, #14]
 801a34a:	2b7f      	cmp	r3, #127	; 0x7f
 801a34c:	d9f2      	bls.n	801a334 <ff_convert+0x3c>
 801a34e:	e000      	b.n	801a352 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 801a350:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 801a352:	89fb      	ldrh	r3, [r7, #14]
 801a354:	3380      	adds	r3, #128	; 0x80
 801a356:	b29b      	uxth	r3, r3
 801a358:	b2db      	uxtb	r3, r3
 801a35a:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 801a35c:	89fb      	ldrh	r3, [r7, #14]
}
 801a35e:	4618      	mov	r0, r3
 801a360:	3714      	adds	r7, #20
 801a362:	46bd      	mov	sp, r7
 801a364:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a368:	4770      	bx	lr
 801a36a:	bf00      	nop
 801a36c:	080200b4 	.word	0x080200b4

0801a370 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 801a370:	b480      	push	{r7}
 801a372:	b087      	sub	sp, #28
 801a374:	af00      	add	r7, sp, #0
 801a376:	4603      	mov	r3, r0
 801a378:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 801a37a:	88fb      	ldrh	r3, [r7, #6]
 801a37c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801a380:	d201      	bcs.n	801a386 <ff_wtoupper+0x16>
 801a382:	4b3e      	ldr	r3, [pc, #248]	; (801a47c <ff_wtoupper+0x10c>)
 801a384:	e000      	b.n	801a388 <ff_wtoupper+0x18>
 801a386:	4b3e      	ldr	r3, [pc, #248]	; (801a480 <ff_wtoupper+0x110>)
 801a388:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 801a38a:	697b      	ldr	r3, [r7, #20]
 801a38c:	1c9a      	adds	r2, r3, #2
 801a38e:	617a      	str	r2, [r7, #20]
 801a390:	881b      	ldrh	r3, [r3, #0]
 801a392:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 801a394:	8a7b      	ldrh	r3, [r7, #18]
 801a396:	2b00      	cmp	r3, #0
 801a398:	d068      	beq.n	801a46c <ff_wtoupper+0xfc>
 801a39a:	88fa      	ldrh	r2, [r7, #6]
 801a39c:	8a7b      	ldrh	r3, [r7, #18]
 801a39e:	429a      	cmp	r2, r3
 801a3a0:	d364      	bcc.n	801a46c <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 801a3a2:	697b      	ldr	r3, [r7, #20]
 801a3a4:	1c9a      	adds	r2, r3, #2
 801a3a6:	617a      	str	r2, [r7, #20]
 801a3a8:	881b      	ldrh	r3, [r3, #0]
 801a3aa:	823b      	strh	r3, [r7, #16]
 801a3ac:	8a3b      	ldrh	r3, [r7, #16]
 801a3ae:	0a1b      	lsrs	r3, r3, #8
 801a3b0:	81fb      	strh	r3, [r7, #14]
 801a3b2:	8a3b      	ldrh	r3, [r7, #16]
 801a3b4:	b2db      	uxtb	r3, r3
 801a3b6:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 801a3b8:	88fa      	ldrh	r2, [r7, #6]
 801a3ba:	8a79      	ldrh	r1, [r7, #18]
 801a3bc:	8a3b      	ldrh	r3, [r7, #16]
 801a3be:	440b      	add	r3, r1
 801a3c0:	429a      	cmp	r2, r3
 801a3c2:	da49      	bge.n	801a458 <ff_wtoupper+0xe8>
			switch (cmd) {
 801a3c4:	89fb      	ldrh	r3, [r7, #14]
 801a3c6:	2b08      	cmp	r3, #8
 801a3c8:	d84f      	bhi.n	801a46a <ff_wtoupper+0xfa>
 801a3ca:	a201      	add	r2, pc, #4	; (adr r2, 801a3d0 <ff_wtoupper+0x60>)
 801a3cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a3d0:	0801a3f5 	.word	0x0801a3f5
 801a3d4:	0801a407 	.word	0x0801a407
 801a3d8:	0801a41d 	.word	0x0801a41d
 801a3dc:	0801a425 	.word	0x0801a425
 801a3e0:	0801a42d 	.word	0x0801a42d
 801a3e4:	0801a435 	.word	0x0801a435
 801a3e8:	0801a43d 	.word	0x0801a43d
 801a3ec:	0801a445 	.word	0x0801a445
 801a3f0:	0801a44d 	.word	0x0801a44d
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 801a3f4:	88fa      	ldrh	r2, [r7, #6]
 801a3f6:	8a7b      	ldrh	r3, [r7, #18]
 801a3f8:	1ad3      	subs	r3, r2, r3
 801a3fa:	005b      	lsls	r3, r3, #1
 801a3fc:	697a      	ldr	r2, [r7, #20]
 801a3fe:	4413      	add	r3, r2
 801a400:	881b      	ldrh	r3, [r3, #0]
 801a402:	80fb      	strh	r3, [r7, #6]
 801a404:	e027      	b.n	801a456 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 801a406:	88fa      	ldrh	r2, [r7, #6]
 801a408:	8a7b      	ldrh	r3, [r7, #18]
 801a40a:	1ad3      	subs	r3, r2, r3
 801a40c:	b29b      	uxth	r3, r3
 801a40e:	f003 0301 	and.w	r3, r3, #1
 801a412:	b29b      	uxth	r3, r3
 801a414:	88fa      	ldrh	r2, [r7, #6]
 801a416:	1ad3      	subs	r3, r2, r3
 801a418:	80fb      	strh	r3, [r7, #6]
 801a41a:	e01c      	b.n	801a456 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 801a41c:	88fb      	ldrh	r3, [r7, #6]
 801a41e:	3b10      	subs	r3, #16
 801a420:	80fb      	strh	r3, [r7, #6]
 801a422:	e018      	b.n	801a456 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 801a424:	88fb      	ldrh	r3, [r7, #6]
 801a426:	3b20      	subs	r3, #32
 801a428:	80fb      	strh	r3, [r7, #6]
 801a42a:	e014      	b.n	801a456 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 801a42c:	88fb      	ldrh	r3, [r7, #6]
 801a42e:	3b30      	subs	r3, #48	; 0x30
 801a430:	80fb      	strh	r3, [r7, #6]
 801a432:	e010      	b.n	801a456 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 801a434:	88fb      	ldrh	r3, [r7, #6]
 801a436:	3b1a      	subs	r3, #26
 801a438:	80fb      	strh	r3, [r7, #6]
 801a43a:	e00c      	b.n	801a456 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 801a43c:	88fb      	ldrh	r3, [r7, #6]
 801a43e:	3308      	adds	r3, #8
 801a440:	80fb      	strh	r3, [r7, #6]
 801a442:	e008      	b.n	801a456 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 801a444:	88fb      	ldrh	r3, [r7, #6]
 801a446:	3b50      	subs	r3, #80	; 0x50
 801a448:	80fb      	strh	r3, [r7, #6]
 801a44a:	e004      	b.n	801a456 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 801a44c:	88fb      	ldrh	r3, [r7, #6]
 801a44e:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 801a452:	80fb      	strh	r3, [r7, #6]
 801a454:	bf00      	nop
			}
			break;
 801a456:	e008      	b.n	801a46a <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 801a458:	89fb      	ldrh	r3, [r7, #14]
 801a45a:	2b00      	cmp	r3, #0
 801a45c:	d195      	bne.n	801a38a <ff_wtoupper+0x1a>
 801a45e:	8a3b      	ldrh	r3, [r7, #16]
 801a460:	005b      	lsls	r3, r3, #1
 801a462:	697a      	ldr	r2, [r7, #20]
 801a464:	4413      	add	r3, r2
 801a466:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 801a468:	e78f      	b.n	801a38a <ff_wtoupper+0x1a>
			break;
 801a46a:	bf00      	nop
	}

	return chr;
 801a46c:	88fb      	ldrh	r3, [r7, #6]
}
 801a46e:	4618      	mov	r0, r3
 801a470:	371c      	adds	r7, #28
 801a472:	46bd      	mov	sp, r7
 801a474:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a478:	4770      	bx	lr
 801a47a:	bf00      	nop
 801a47c:	080201b4 	.word	0x080201b4
 801a480:	080203a8 	.word	0x080203a8

0801a484 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 801a484:	b580      	push	{r7, lr}
 801a486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 801a488:	2201      	movs	r2, #1
 801a48a:	4913      	ldr	r1, [pc, #76]	; (801a4d8 <MX_USB_DEVICE_Init+0x54>)
 801a48c:	4813      	ldr	r0, [pc, #76]	; (801a4dc <MX_USB_DEVICE_Init+0x58>)
 801a48e:	f7fb fd1d 	bl	8015ecc <USBD_Init>
 801a492:	4603      	mov	r3, r0
 801a494:	2b00      	cmp	r3, #0
 801a496:	d001      	beq.n	801a49c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 801a498:	f7e8 fd1e 	bl	8002ed8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
 801a49c:	4910      	ldr	r1, [pc, #64]	; (801a4e0 <MX_USB_DEVICE_Init+0x5c>)
 801a49e:	480f      	ldr	r0, [pc, #60]	; (801a4dc <MX_USB_DEVICE_Init+0x58>)
 801a4a0:	f7fb fd44 	bl	8015f2c <USBD_RegisterClass>
 801a4a4:	4603      	mov	r3, r0
 801a4a6:	2b00      	cmp	r3, #0
 801a4a8:	d001      	beq.n	801a4ae <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 801a4aa:	f7e8 fd15 	bl	8002ed8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
 801a4ae:	490d      	ldr	r1, [pc, #52]	; (801a4e4 <MX_USB_DEVICE_Init+0x60>)
 801a4b0:	480a      	ldr	r0, [pc, #40]	; (801a4dc <MX_USB_DEVICE_Init+0x58>)
 801a4b2:	f7fb fc3b 	bl	8015d2c <USBD_CDC_RegisterInterface>
 801a4b6:	4603      	mov	r3, r0
 801a4b8:	2b00      	cmp	r3, #0
 801a4ba:	d001      	beq.n	801a4c0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 801a4bc:	f7e8 fd0c 	bl	8002ed8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 801a4c0:	4806      	ldr	r0, [pc, #24]	; (801a4dc <MX_USB_DEVICE_Init+0x58>)
 801a4c2:	f7fb fd69 	bl	8015f98 <USBD_Start>
 801a4c6:	4603      	mov	r3, r0
 801a4c8:	2b00      	cmp	r3, #0
 801a4ca:	d001      	beq.n	801a4d0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 801a4cc:	f7e8 fd04 	bl	8002ed8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 801a4d0:	f7f0 f994 	bl	800a7fc <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 801a4d4:	bf00      	nop
 801a4d6:	bd80      	pop	{r7, pc}
 801a4d8:	240000b0 	.word	0x240000b0
 801a4dc:	240018dc 	.word	0x240018dc
 801a4e0:	2400001c 	.word	0x2400001c
 801a4e4:	2400009c 	.word	0x2400009c

0801a4e8 <CDC_Init_HS>:
/**
  * @brief  Initializes the CDC media low layer over the USB HS IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_HS(void)
{
 801a4e8:	b580      	push	{r7, lr}
 801a4ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
 801a4ec:	2200      	movs	r2, #0
 801a4ee:	4905      	ldr	r1, [pc, #20]	; (801a504 <CDC_Init_HS+0x1c>)
 801a4f0:	4805      	ldr	r0, [pc, #20]	; (801a508 <CDC_Init_HS+0x20>)
 801a4f2:	f7fb fc35 	bl	8015d60 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
 801a4f6:	4905      	ldr	r1, [pc, #20]	; (801a50c <CDC_Init_HS+0x24>)
 801a4f8:	4803      	ldr	r0, [pc, #12]	; (801a508 <CDC_Init_HS+0x20>)
 801a4fa:	f7fb fc53 	bl	8015da4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 801a4fe:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 801a500:	4618      	mov	r0, r3
 801a502:	bd80      	pop	{r7, pc}
 801a504:	240023b8 	.word	0x240023b8
 801a508:	240018dc 	.word	0x240018dc
 801a50c:	24001bb8 	.word	0x24001bb8

0801a510 <CDC_DeInit_HS>:
  * @brief  DeInitializes the CDC media low layer
  * @param  None
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_HS(void)
{
 801a510:	b480      	push	{r7}
 801a512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
 801a514:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
 801a516:	4618      	mov	r0, r3
 801a518:	46bd      	mov	sp, r7
 801a51a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a51e:	4770      	bx	lr

0801a520 <CDC_Control_HS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_HS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 801a520:	b480      	push	{r7}
 801a522:	b083      	sub	sp, #12
 801a524:	af00      	add	r7, sp, #0
 801a526:	4603      	mov	r3, r0
 801a528:	6039      	str	r1, [r7, #0]
 801a52a:	71fb      	strb	r3, [r7, #7]
 801a52c:	4613      	mov	r3, r2
 801a52e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 10 */
  switch(cmd)
 801a530:	79fb      	ldrb	r3, [r7, #7]
 801a532:	2b23      	cmp	r3, #35	; 0x23
 801a534:	d84a      	bhi.n	801a5cc <CDC_Control_HS+0xac>
 801a536:	a201      	add	r2, pc, #4	; (adr r2, 801a53c <CDC_Control_HS+0x1c>)
 801a538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a53c:	0801a5cd 	.word	0x0801a5cd
 801a540:	0801a5cd 	.word	0x0801a5cd
 801a544:	0801a5cd 	.word	0x0801a5cd
 801a548:	0801a5cd 	.word	0x0801a5cd
 801a54c:	0801a5cd 	.word	0x0801a5cd
 801a550:	0801a5cd 	.word	0x0801a5cd
 801a554:	0801a5cd 	.word	0x0801a5cd
 801a558:	0801a5cd 	.word	0x0801a5cd
 801a55c:	0801a5cd 	.word	0x0801a5cd
 801a560:	0801a5cd 	.word	0x0801a5cd
 801a564:	0801a5cd 	.word	0x0801a5cd
 801a568:	0801a5cd 	.word	0x0801a5cd
 801a56c:	0801a5cd 	.word	0x0801a5cd
 801a570:	0801a5cd 	.word	0x0801a5cd
 801a574:	0801a5cd 	.word	0x0801a5cd
 801a578:	0801a5cd 	.word	0x0801a5cd
 801a57c:	0801a5cd 	.word	0x0801a5cd
 801a580:	0801a5cd 	.word	0x0801a5cd
 801a584:	0801a5cd 	.word	0x0801a5cd
 801a588:	0801a5cd 	.word	0x0801a5cd
 801a58c:	0801a5cd 	.word	0x0801a5cd
 801a590:	0801a5cd 	.word	0x0801a5cd
 801a594:	0801a5cd 	.word	0x0801a5cd
 801a598:	0801a5cd 	.word	0x0801a5cd
 801a59c:	0801a5cd 	.word	0x0801a5cd
 801a5a0:	0801a5cd 	.word	0x0801a5cd
 801a5a4:	0801a5cd 	.word	0x0801a5cd
 801a5a8:	0801a5cd 	.word	0x0801a5cd
 801a5ac:	0801a5cd 	.word	0x0801a5cd
 801a5b0:	0801a5cd 	.word	0x0801a5cd
 801a5b4:	0801a5cd 	.word	0x0801a5cd
 801a5b8:	0801a5cd 	.word	0x0801a5cd
 801a5bc:	0801a5cd 	.word	0x0801a5cd
 801a5c0:	0801a5cd 	.word	0x0801a5cd
 801a5c4:	0801a5cd 	.word	0x0801a5cd
 801a5c8:	0801a5cd 	.word	0x0801a5cd
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 801a5cc:	bf00      	nop
  }

  return (USBD_OK);
 801a5ce:	2300      	movs	r3, #0
  /* USER CODE END 10 */
}
 801a5d0:	4618      	mov	r0, r3
 801a5d2:	370c      	adds	r7, #12
 801a5d4:	46bd      	mov	sp, r7
 801a5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a5da:	4770      	bx	lr

0801a5dc <CDC_Receive_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAILL
  */
static int8_t CDC_Receive_HS(uint8_t* Buf, uint32_t *Len)
{
 801a5dc:	b580      	push	{r7, lr}
 801a5de:	b082      	sub	sp, #8
 801a5e0:	af00      	add	r7, sp, #0
 801a5e2:	6078      	str	r0, [r7, #4]
 801a5e4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 11 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &Buf[0]);
 801a5e6:	6879      	ldr	r1, [r7, #4]
 801a5e8:	4805      	ldr	r0, [pc, #20]	; (801a600 <CDC_Receive_HS+0x24>)
 801a5ea:	f7fb fbdb 	bl	8015da4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceHS);
 801a5ee:	4804      	ldr	r0, [pc, #16]	; (801a600 <CDC_Receive_HS+0x24>)
 801a5f0:	f7fb fc36 	bl	8015e60 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 801a5f4:	2300      	movs	r3, #0
  /* USER CODE END 11 */
}
 801a5f6:	4618      	mov	r0, r3
 801a5f8:	3708      	adds	r7, #8
 801a5fa:	46bd      	mov	sp, r7
 801a5fc:	bd80      	pop	{r7, pc}
 801a5fe:	bf00      	nop
 801a600:	240018dc 	.word	0x240018dc

0801a604 <CDC_Transmit_HS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_HS(uint8_t* Buf, uint16_t Len)
{
 801a604:	b580      	push	{r7, lr}
 801a606:	b084      	sub	sp, #16
 801a608:	af00      	add	r7, sp, #0
 801a60a:	6078      	str	r0, [r7, #4]
 801a60c:	460b      	mov	r3, r1
 801a60e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 801a610:	2300      	movs	r3, #0
 801a612:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 12 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceHS.pClassData;
 801a614:	4b0d      	ldr	r3, [pc, #52]	; (801a64c <CDC_Transmit_HS+0x48>)
 801a616:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801a61a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 801a61c:	68bb      	ldr	r3, [r7, #8]
 801a61e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801a622:	2b00      	cmp	r3, #0
 801a624:	d001      	beq.n	801a62a <CDC_Transmit_HS+0x26>
    return USBD_BUSY;
 801a626:	2301      	movs	r3, #1
 801a628:	e00b      	b.n	801a642 <CDC_Transmit_HS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, Buf, Len);
 801a62a:	887b      	ldrh	r3, [r7, #2]
 801a62c:	461a      	mov	r2, r3
 801a62e:	6879      	ldr	r1, [r7, #4]
 801a630:	4806      	ldr	r0, [pc, #24]	; (801a64c <CDC_Transmit_HS+0x48>)
 801a632:	f7fb fb95 	bl	8015d60 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceHS);
 801a636:	4805      	ldr	r0, [pc, #20]	; (801a64c <CDC_Transmit_HS+0x48>)
 801a638:	f7fb fbd2 	bl	8015de0 <USBD_CDC_TransmitPacket>
 801a63c:	4603      	mov	r3, r0
 801a63e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 12 */
  return result;
 801a640:	7bfb      	ldrb	r3, [r7, #15]
}
 801a642:	4618      	mov	r0, r3
 801a644:	3710      	adds	r7, #16
 801a646:	46bd      	mov	sp, r7
 801a648:	bd80      	pop	{r7, pc}
 801a64a:	bf00      	nop
 801a64c:	240018dc 	.word	0x240018dc

0801a650 <CDC_TransmitCplt_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_HS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 801a650:	b480      	push	{r7}
 801a652:	b087      	sub	sp, #28
 801a654:	af00      	add	r7, sp, #0
 801a656:	60f8      	str	r0, [r7, #12]
 801a658:	60b9      	str	r1, [r7, #8]
 801a65a:	4613      	mov	r3, r2
 801a65c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801a65e:	2300      	movs	r3, #0
 801a660:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 14 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 14 */
  return result;
 801a662:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801a666:	4618      	mov	r0, r3
 801a668:	371c      	adds	r7, #28
 801a66a:	46bd      	mov	sp, r7
 801a66c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a670:	4770      	bx	lr
	...

0801a674 <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801a674:	b480      	push	{r7}
 801a676:	b083      	sub	sp, #12
 801a678:	af00      	add	r7, sp, #0
 801a67a:	4603      	mov	r3, r0
 801a67c:	6039      	str	r1, [r7, #0]
 801a67e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 801a680:	683b      	ldr	r3, [r7, #0]
 801a682:	2212      	movs	r2, #18
 801a684:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 801a686:	4b03      	ldr	r3, [pc, #12]	; (801a694 <USBD_HS_DeviceDescriptor+0x20>)
}
 801a688:	4618      	mov	r0, r3
 801a68a:	370c      	adds	r7, #12
 801a68c:	46bd      	mov	sp, r7
 801a68e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a692:	4770      	bx	lr
 801a694:	240000cc 	.word	0x240000cc

0801a698 <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801a698:	b480      	push	{r7}
 801a69a:	b083      	sub	sp, #12
 801a69c:	af00      	add	r7, sp, #0
 801a69e:	4603      	mov	r3, r0
 801a6a0:	6039      	str	r1, [r7, #0]
 801a6a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 801a6a4:	683b      	ldr	r3, [r7, #0]
 801a6a6:	2204      	movs	r2, #4
 801a6a8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801a6aa:	4b03      	ldr	r3, [pc, #12]	; (801a6b8 <USBD_HS_LangIDStrDescriptor+0x20>)
}
 801a6ac:	4618      	mov	r0, r3
 801a6ae:	370c      	adds	r7, #12
 801a6b0:	46bd      	mov	sp, r7
 801a6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a6b6:	4770      	bx	lr
 801a6b8:	240000e0 	.word	0x240000e0

0801a6bc <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801a6bc:	b580      	push	{r7, lr}
 801a6be:	b082      	sub	sp, #8
 801a6c0:	af00      	add	r7, sp, #0
 801a6c2:	4603      	mov	r3, r0
 801a6c4:	6039      	str	r1, [r7, #0]
 801a6c6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801a6c8:	79fb      	ldrb	r3, [r7, #7]
 801a6ca:	2b00      	cmp	r3, #0
 801a6cc:	d105      	bne.n	801a6da <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 801a6ce:	683a      	ldr	r2, [r7, #0]
 801a6d0:	4907      	ldr	r1, [pc, #28]	; (801a6f0 <USBD_HS_ProductStrDescriptor+0x34>)
 801a6d2:	4808      	ldr	r0, [pc, #32]	; (801a6f4 <USBD_HS_ProductStrDescriptor+0x38>)
 801a6d4:	f7fc fe12 	bl	80172fc <USBD_GetString>
 801a6d8:	e004      	b.n	801a6e4 <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 801a6da:	683a      	ldr	r2, [r7, #0]
 801a6dc:	4904      	ldr	r1, [pc, #16]	; (801a6f0 <USBD_HS_ProductStrDescriptor+0x34>)
 801a6de:	4805      	ldr	r0, [pc, #20]	; (801a6f4 <USBD_HS_ProductStrDescriptor+0x38>)
 801a6e0:	f7fc fe0c 	bl	80172fc <USBD_GetString>
  }
  return USBD_StrDesc;
 801a6e4:	4b02      	ldr	r3, [pc, #8]	; (801a6f0 <USBD_HS_ProductStrDescriptor+0x34>)
}
 801a6e6:	4618      	mov	r0, r3
 801a6e8:	3708      	adds	r7, #8
 801a6ea:	46bd      	mov	sp, r7
 801a6ec:	bd80      	pop	{r7, pc}
 801a6ee:	bf00      	nop
 801a6f0:	24002bb8 	.word	0x24002bb8
 801a6f4:	0801ff18 	.word	0x0801ff18

0801a6f8 <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801a6f8:	b580      	push	{r7, lr}
 801a6fa:	b082      	sub	sp, #8
 801a6fc:	af00      	add	r7, sp, #0
 801a6fe:	4603      	mov	r3, r0
 801a700:	6039      	str	r1, [r7, #0]
 801a702:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801a704:	683a      	ldr	r2, [r7, #0]
 801a706:	4904      	ldr	r1, [pc, #16]	; (801a718 <USBD_HS_ManufacturerStrDescriptor+0x20>)
 801a708:	4804      	ldr	r0, [pc, #16]	; (801a71c <USBD_HS_ManufacturerStrDescriptor+0x24>)
 801a70a:	f7fc fdf7 	bl	80172fc <USBD_GetString>
  return USBD_StrDesc;
 801a70e:	4b02      	ldr	r3, [pc, #8]	; (801a718 <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 801a710:	4618      	mov	r0, r3
 801a712:	3708      	adds	r7, #8
 801a714:	46bd      	mov	sp, r7
 801a716:	bd80      	pop	{r7, pc}
 801a718:	24002bb8 	.word	0x24002bb8
 801a71c:	0801ff34 	.word	0x0801ff34

0801a720 <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801a720:	b580      	push	{r7, lr}
 801a722:	b082      	sub	sp, #8
 801a724:	af00      	add	r7, sp, #0
 801a726:	4603      	mov	r3, r0
 801a728:	6039      	str	r1, [r7, #0]
 801a72a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 801a72c:	683b      	ldr	r3, [r7, #0]
 801a72e:	221a      	movs	r2, #26
 801a730:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801a732:	f000 f843 	bl	801a7bc <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 801a736:	4b02      	ldr	r3, [pc, #8]	; (801a740 <USBD_HS_SerialStrDescriptor+0x20>)
}
 801a738:	4618      	mov	r0, r3
 801a73a:	3708      	adds	r7, #8
 801a73c:	46bd      	mov	sp, r7
 801a73e:	bd80      	pop	{r7, pc}
 801a740:	240000e4 	.word	0x240000e4

0801a744 <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801a744:	b580      	push	{r7, lr}
 801a746:	b082      	sub	sp, #8
 801a748:	af00      	add	r7, sp, #0
 801a74a:	4603      	mov	r3, r0
 801a74c:	6039      	str	r1, [r7, #0]
 801a74e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 801a750:	79fb      	ldrb	r3, [r7, #7]
 801a752:	2b00      	cmp	r3, #0
 801a754:	d105      	bne.n	801a762 <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 801a756:	683a      	ldr	r2, [r7, #0]
 801a758:	4907      	ldr	r1, [pc, #28]	; (801a778 <USBD_HS_ConfigStrDescriptor+0x34>)
 801a75a:	4808      	ldr	r0, [pc, #32]	; (801a77c <USBD_HS_ConfigStrDescriptor+0x38>)
 801a75c:	f7fc fdce 	bl	80172fc <USBD_GetString>
 801a760:	e004      	b.n	801a76c <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 801a762:	683a      	ldr	r2, [r7, #0]
 801a764:	4904      	ldr	r1, [pc, #16]	; (801a778 <USBD_HS_ConfigStrDescriptor+0x34>)
 801a766:	4805      	ldr	r0, [pc, #20]	; (801a77c <USBD_HS_ConfigStrDescriptor+0x38>)
 801a768:	f7fc fdc8 	bl	80172fc <USBD_GetString>
  }
  return USBD_StrDesc;
 801a76c:	4b02      	ldr	r3, [pc, #8]	; (801a778 <USBD_HS_ConfigStrDescriptor+0x34>)
}
 801a76e:	4618      	mov	r0, r3
 801a770:	3708      	adds	r7, #8
 801a772:	46bd      	mov	sp, r7
 801a774:	bd80      	pop	{r7, pc}
 801a776:	bf00      	nop
 801a778:	24002bb8 	.word	0x24002bb8
 801a77c:	0801ff38 	.word	0x0801ff38

0801a780 <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801a780:	b580      	push	{r7, lr}
 801a782:	b082      	sub	sp, #8
 801a784:	af00      	add	r7, sp, #0
 801a786:	4603      	mov	r3, r0
 801a788:	6039      	str	r1, [r7, #0]
 801a78a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801a78c:	79fb      	ldrb	r3, [r7, #7]
 801a78e:	2b00      	cmp	r3, #0
 801a790:	d105      	bne.n	801a79e <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 801a792:	683a      	ldr	r2, [r7, #0]
 801a794:	4907      	ldr	r1, [pc, #28]	; (801a7b4 <USBD_HS_InterfaceStrDescriptor+0x34>)
 801a796:	4808      	ldr	r0, [pc, #32]	; (801a7b8 <USBD_HS_InterfaceStrDescriptor+0x38>)
 801a798:	f7fc fdb0 	bl	80172fc <USBD_GetString>
 801a79c:	e004      	b.n	801a7a8 <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 801a79e:	683a      	ldr	r2, [r7, #0]
 801a7a0:	4904      	ldr	r1, [pc, #16]	; (801a7b4 <USBD_HS_InterfaceStrDescriptor+0x34>)
 801a7a2:	4805      	ldr	r0, [pc, #20]	; (801a7b8 <USBD_HS_InterfaceStrDescriptor+0x38>)
 801a7a4:	f7fc fdaa 	bl	80172fc <USBD_GetString>
  }
  return USBD_StrDesc;
 801a7a8:	4b02      	ldr	r3, [pc, #8]	; (801a7b4 <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 801a7aa:	4618      	mov	r0, r3
 801a7ac:	3708      	adds	r7, #8
 801a7ae:	46bd      	mov	sp, r7
 801a7b0:	bd80      	pop	{r7, pc}
 801a7b2:	bf00      	nop
 801a7b4:	24002bb8 	.word	0x24002bb8
 801a7b8:	0801ff44 	.word	0x0801ff44

0801a7bc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 801a7bc:	b580      	push	{r7, lr}
 801a7be:	b084      	sub	sp, #16
 801a7c0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801a7c2:	4b0f      	ldr	r3, [pc, #60]	; (801a800 <Get_SerialNum+0x44>)
 801a7c4:	681b      	ldr	r3, [r3, #0]
 801a7c6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801a7c8:	4b0e      	ldr	r3, [pc, #56]	; (801a804 <Get_SerialNum+0x48>)
 801a7ca:	681b      	ldr	r3, [r3, #0]
 801a7cc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801a7ce:	4b0e      	ldr	r3, [pc, #56]	; (801a808 <Get_SerialNum+0x4c>)
 801a7d0:	681b      	ldr	r3, [r3, #0]
 801a7d2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 801a7d4:	68fa      	ldr	r2, [r7, #12]
 801a7d6:	687b      	ldr	r3, [r7, #4]
 801a7d8:	4413      	add	r3, r2
 801a7da:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 801a7dc:	68fb      	ldr	r3, [r7, #12]
 801a7de:	2b00      	cmp	r3, #0
 801a7e0:	d009      	beq.n	801a7f6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801a7e2:	2208      	movs	r2, #8
 801a7e4:	4909      	ldr	r1, [pc, #36]	; (801a80c <Get_SerialNum+0x50>)
 801a7e6:	68f8      	ldr	r0, [r7, #12]
 801a7e8:	f000 f814 	bl	801a814 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 801a7ec:	2204      	movs	r2, #4
 801a7ee:	4908      	ldr	r1, [pc, #32]	; (801a810 <Get_SerialNum+0x54>)
 801a7f0:	68b8      	ldr	r0, [r7, #8]
 801a7f2:	f000 f80f 	bl	801a814 <IntToUnicode>
  }
}
 801a7f6:	bf00      	nop
 801a7f8:	3710      	adds	r7, #16
 801a7fa:	46bd      	mov	sp, r7
 801a7fc:	bd80      	pop	{r7, pc}
 801a7fe:	bf00      	nop
 801a800:	1ff1e800 	.word	0x1ff1e800
 801a804:	1ff1e804 	.word	0x1ff1e804
 801a808:	1ff1e808 	.word	0x1ff1e808
 801a80c:	240000e6 	.word	0x240000e6
 801a810:	240000f6 	.word	0x240000f6

0801a814 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 801a814:	b480      	push	{r7}
 801a816:	b087      	sub	sp, #28
 801a818:	af00      	add	r7, sp, #0
 801a81a:	60f8      	str	r0, [r7, #12]
 801a81c:	60b9      	str	r1, [r7, #8]
 801a81e:	4613      	mov	r3, r2
 801a820:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801a822:	2300      	movs	r3, #0
 801a824:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 801a826:	2300      	movs	r3, #0
 801a828:	75fb      	strb	r3, [r7, #23]
 801a82a:	e027      	b.n	801a87c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 801a82c:	68fb      	ldr	r3, [r7, #12]
 801a82e:	0f1b      	lsrs	r3, r3, #28
 801a830:	2b09      	cmp	r3, #9
 801a832:	d80b      	bhi.n	801a84c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 801a834:	68fb      	ldr	r3, [r7, #12]
 801a836:	0f1b      	lsrs	r3, r3, #28
 801a838:	b2da      	uxtb	r2, r3
 801a83a:	7dfb      	ldrb	r3, [r7, #23]
 801a83c:	005b      	lsls	r3, r3, #1
 801a83e:	4619      	mov	r1, r3
 801a840:	68bb      	ldr	r3, [r7, #8]
 801a842:	440b      	add	r3, r1
 801a844:	3230      	adds	r2, #48	; 0x30
 801a846:	b2d2      	uxtb	r2, r2
 801a848:	701a      	strb	r2, [r3, #0]
 801a84a:	e00a      	b.n	801a862 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801a84c:	68fb      	ldr	r3, [r7, #12]
 801a84e:	0f1b      	lsrs	r3, r3, #28
 801a850:	b2da      	uxtb	r2, r3
 801a852:	7dfb      	ldrb	r3, [r7, #23]
 801a854:	005b      	lsls	r3, r3, #1
 801a856:	4619      	mov	r1, r3
 801a858:	68bb      	ldr	r3, [r7, #8]
 801a85a:	440b      	add	r3, r1
 801a85c:	3237      	adds	r2, #55	; 0x37
 801a85e:	b2d2      	uxtb	r2, r2
 801a860:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801a862:	68fb      	ldr	r3, [r7, #12]
 801a864:	011b      	lsls	r3, r3, #4
 801a866:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 801a868:	7dfb      	ldrb	r3, [r7, #23]
 801a86a:	005b      	lsls	r3, r3, #1
 801a86c:	3301      	adds	r3, #1
 801a86e:	68ba      	ldr	r2, [r7, #8]
 801a870:	4413      	add	r3, r2
 801a872:	2200      	movs	r2, #0
 801a874:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801a876:	7dfb      	ldrb	r3, [r7, #23]
 801a878:	3301      	adds	r3, #1
 801a87a:	75fb      	strb	r3, [r7, #23]
 801a87c:	7dfa      	ldrb	r2, [r7, #23]
 801a87e:	79fb      	ldrb	r3, [r7, #7]
 801a880:	429a      	cmp	r2, r3
 801a882:	d3d3      	bcc.n	801a82c <IntToUnicode+0x18>
  }
}
 801a884:	bf00      	nop
 801a886:	bf00      	nop
 801a888:	371c      	adds	r7, #28
 801a88a:	46bd      	mov	sp, r7
 801a88c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a890:	4770      	bx	lr
	...

0801a894 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 801a894:	b580      	push	{r7, lr}
 801a896:	b0b2      	sub	sp, #200	; 0xc8
 801a898:	af00      	add	r7, sp, #0
 801a89a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 801a89c:	f107 0310 	add.w	r3, r7, #16
 801a8a0:	22b8      	movs	r2, #184	; 0xb8
 801a8a2:	2100      	movs	r1, #0
 801a8a4:	4618      	mov	r0, r3
 801a8a6:	f001 fa94 	bl	801bdd2 <memset>
  if(pcdHandle->Instance==USB_OTG_HS)
 801a8aa:	687b      	ldr	r3, [r7, #4]
 801a8ac:	681b      	ldr	r3, [r3, #0]
 801a8ae:	4a1a      	ldr	r2, [pc, #104]	; (801a918 <HAL_PCD_MspInit+0x84>)
 801a8b0:	4293      	cmp	r3, r2
 801a8b2:	d12c      	bne.n	801a90e <HAL_PCD_MspInit+0x7a>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 801a8b4:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 801a8b8:	f04f 0300 	mov.w	r3, #0
 801a8bc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 801a8c0:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
 801a8c4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801a8c8:	f107 0310 	add.w	r3, r7, #16
 801a8cc:	4618      	mov	r0, r3
 801a8ce:	f7f0 ff75 	bl	800b7bc <HAL_RCCEx_PeriphCLKConfig>
 801a8d2:	4603      	mov	r3, r0
 801a8d4:	2b00      	cmp	r3, #0
 801a8d6:	d001      	beq.n	801a8dc <HAL_PCD_MspInit+0x48>
    {
      Error_Handler();
 801a8d8:	f7e8 fafe 	bl	8002ed8 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 801a8dc:	f7ef ff8e 	bl	800a7fc <HAL_PWREx_EnableUSBVoltageDetector>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 801a8e0:	4b0e      	ldr	r3, [pc, #56]	; (801a91c <HAL_PCD_MspInit+0x88>)
 801a8e2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 801a8e6:	4a0d      	ldr	r2, [pc, #52]	; (801a91c <HAL_PCD_MspInit+0x88>)
 801a8e8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 801a8ec:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 801a8f0:	4b0a      	ldr	r3, [pc, #40]	; (801a91c <HAL_PCD_MspInit+0x88>)
 801a8f2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 801a8f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801a8fa:	60fb      	str	r3, [r7, #12]
 801a8fc:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 801a8fe:	2200      	movs	r2, #0
 801a900:	2100      	movs	r1, #0
 801a902:	204d      	movs	r0, #77	; 0x4d
 801a904:	f7eb fcff 	bl	8006306 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 801a908:	204d      	movs	r0, #77	; 0x4d
 801a90a:	f7eb fd16 	bl	800633a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 801a90e:	bf00      	nop
 801a910:	37c8      	adds	r7, #200	; 0xc8
 801a912:	46bd      	mov	sp, r7
 801a914:	bd80      	pop	{r7, pc}
 801a916:	bf00      	nop
 801a918:	40040000 	.word	0x40040000
 801a91c:	58024400 	.word	0x58024400

0801a920 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801a920:	b580      	push	{r7, lr}
 801a922:	b082      	sub	sp, #8
 801a924:	af00      	add	r7, sp, #0
 801a926:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 801a928:	687b      	ldr	r3, [r7, #4]
 801a92a:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 801a92e:	687b      	ldr	r3, [r7, #4]
 801a930:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 801a934:	4619      	mov	r1, r3
 801a936:	4610      	mov	r0, r2
 801a938:	f7fb fb7b 	bl	8016032 <USBD_LL_SetupStage>
}
 801a93c:	bf00      	nop
 801a93e:	3708      	adds	r7, #8
 801a940:	46bd      	mov	sp, r7
 801a942:	bd80      	pop	{r7, pc}

0801a944 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801a944:	b580      	push	{r7, lr}
 801a946:	b082      	sub	sp, #8
 801a948:	af00      	add	r7, sp, #0
 801a94a:	6078      	str	r0, [r7, #4]
 801a94c:	460b      	mov	r3, r1
 801a94e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801a950:	687b      	ldr	r3, [r7, #4]
 801a952:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 801a956:	78fa      	ldrb	r2, [r7, #3]
 801a958:	6879      	ldr	r1, [r7, #4]
 801a95a:	4613      	mov	r3, r2
 801a95c:	00db      	lsls	r3, r3, #3
 801a95e:	4413      	add	r3, r2
 801a960:	009b      	lsls	r3, r3, #2
 801a962:	440b      	add	r3, r1
 801a964:	f503 7322 	add.w	r3, r3, #648	; 0x288
 801a968:	681a      	ldr	r2, [r3, #0]
 801a96a:	78fb      	ldrb	r3, [r7, #3]
 801a96c:	4619      	mov	r1, r3
 801a96e:	f7fb fbb5 	bl	80160dc <USBD_LL_DataOutStage>
}
 801a972:	bf00      	nop
 801a974:	3708      	adds	r7, #8
 801a976:	46bd      	mov	sp, r7
 801a978:	bd80      	pop	{r7, pc}

0801a97a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801a97a:	b580      	push	{r7, lr}
 801a97c:	b082      	sub	sp, #8
 801a97e:	af00      	add	r7, sp, #0
 801a980:	6078      	str	r0, [r7, #4]
 801a982:	460b      	mov	r3, r1
 801a984:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801a986:	687b      	ldr	r3, [r7, #4]
 801a988:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 801a98c:	78fa      	ldrb	r2, [r7, #3]
 801a98e:	6879      	ldr	r1, [r7, #4]
 801a990:	4613      	mov	r3, r2
 801a992:	00db      	lsls	r3, r3, #3
 801a994:	4413      	add	r3, r2
 801a996:	009b      	lsls	r3, r3, #2
 801a998:	440b      	add	r3, r1
 801a99a:	3348      	adds	r3, #72	; 0x48
 801a99c:	681a      	ldr	r2, [r3, #0]
 801a99e:	78fb      	ldrb	r3, [r7, #3]
 801a9a0:	4619      	mov	r1, r3
 801a9a2:	f7fb fc4e 	bl	8016242 <USBD_LL_DataInStage>
}
 801a9a6:	bf00      	nop
 801a9a8:	3708      	adds	r7, #8
 801a9aa:	46bd      	mov	sp, r7
 801a9ac:	bd80      	pop	{r7, pc}

0801a9ae <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801a9ae:	b580      	push	{r7, lr}
 801a9b0:	b082      	sub	sp, #8
 801a9b2:	af00      	add	r7, sp, #0
 801a9b4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801a9b6:	687b      	ldr	r3, [r7, #4]
 801a9b8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801a9bc:	4618      	mov	r0, r3
 801a9be:	f7fb fd88 	bl	80164d2 <USBD_LL_SOF>
}
 801a9c2:	bf00      	nop
 801a9c4:	3708      	adds	r7, #8
 801a9c6:	46bd      	mov	sp, r7
 801a9c8:	bd80      	pop	{r7, pc}

0801a9ca <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801a9ca:	b580      	push	{r7, lr}
 801a9cc:	b084      	sub	sp, #16
 801a9ce:	af00      	add	r7, sp, #0
 801a9d0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801a9d2:	2301      	movs	r3, #1
 801a9d4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 801a9d6:	687b      	ldr	r3, [r7, #4]
 801a9d8:	691b      	ldr	r3, [r3, #16]
 801a9da:	2b00      	cmp	r3, #0
 801a9dc:	d102      	bne.n	801a9e4 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801a9de:	2300      	movs	r3, #0
 801a9e0:	73fb      	strb	r3, [r7, #15]
 801a9e2:	e008      	b.n	801a9f6 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 801a9e4:	687b      	ldr	r3, [r7, #4]
 801a9e6:	691b      	ldr	r3, [r3, #16]
 801a9e8:	2b02      	cmp	r3, #2
 801a9ea:	d102      	bne.n	801a9f2 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 801a9ec:	2301      	movs	r3, #1
 801a9ee:	73fb      	strb	r3, [r7, #15]
 801a9f0:	e001      	b.n	801a9f6 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 801a9f2:	f7e8 fa71 	bl	8002ed8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801a9f6:	687b      	ldr	r3, [r7, #4]
 801a9f8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801a9fc:	7bfa      	ldrb	r2, [r7, #15]
 801a9fe:	4611      	mov	r1, r2
 801aa00:	4618      	mov	r0, r3
 801aa02:	f7fb fd22 	bl	801644a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801aa06:	687b      	ldr	r3, [r7, #4]
 801aa08:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801aa0c:	4618      	mov	r0, r3
 801aa0e:	f7fb fcca 	bl	80163a6 <USBD_LL_Reset>
}
 801aa12:	bf00      	nop
 801aa14:	3710      	adds	r7, #16
 801aa16:	46bd      	mov	sp, r7
 801aa18:	bd80      	pop	{r7, pc}
	...

0801aa1c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801aa1c:	b580      	push	{r7, lr}
 801aa1e:	b082      	sub	sp, #8
 801aa20:	af00      	add	r7, sp, #0
 801aa22:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 801aa24:	687b      	ldr	r3, [r7, #4]
 801aa26:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801aa2a:	4618      	mov	r0, r3
 801aa2c:	f7fb fd1d 	bl	801646a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801aa30:	687b      	ldr	r3, [r7, #4]
 801aa32:	681b      	ldr	r3, [r3, #0]
 801aa34:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 801aa38:	681b      	ldr	r3, [r3, #0]
 801aa3a:	687a      	ldr	r2, [r7, #4]
 801aa3c:	6812      	ldr	r2, [r2, #0]
 801aa3e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801aa42:	f043 0301 	orr.w	r3, r3, #1
 801aa46:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 801aa48:	687b      	ldr	r3, [r7, #4]
 801aa4a:	6a1b      	ldr	r3, [r3, #32]
 801aa4c:	2b00      	cmp	r3, #0
 801aa4e:	d005      	beq.n	801aa5c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801aa50:	4b04      	ldr	r3, [pc, #16]	; (801aa64 <HAL_PCD_SuspendCallback+0x48>)
 801aa52:	691b      	ldr	r3, [r3, #16]
 801aa54:	4a03      	ldr	r2, [pc, #12]	; (801aa64 <HAL_PCD_SuspendCallback+0x48>)
 801aa56:	f043 0306 	orr.w	r3, r3, #6
 801aa5a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 801aa5c:	bf00      	nop
 801aa5e:	3708      	adds	r7, #8
 801aa60:	46bd      	mov	sp, r7
 801aa62:	bd80      	pop	{r7, pc}
 801aa64:	e000ed00 	.word	0xe000ed00

0801aa68 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801aa68:	b580      	push	{r7, lr}
 801aa6a:	b082      	sub	sp, #8
 801aa6c:	af00      	add	r7, sp, #0
 801aa6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 801aa70:	687b      	ldr	r3, [r7, #4]
 801aa72:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801aa76:	4618      	mov	r0, r3
 801aa78:	f7fb fd13 	bl	80164a2 <USBD_LL_Resume>
}
 801aa7c:	bf00      	nop
 801aa7e:	3708      	adds	r7, #8
 801aa80:	46bd      	mov	sp, r7
 801aa82:	bd80      	pop	{r7, pc}

0801aa84 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801aa84:	b580      	push	{r7, lr}
 801aa86:	b082      	sub	sp, #8
 801aa88:	af00      	add	r7, sp, #0
 801aa8a:	6078      	str	r0, [r7, #4]
 801aa8c:	460b      	mov	r3, r1
 801aa8e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801aa90:	687b      	ldr	r3, [r7, #4]
 801aa92:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801aa96:	78fa      	ldrb	r2, [r7, #3]
 801aa98:	4611      	mov	r1, r2
 801aa9a:	4618      	mov	r0, r3
 801aa9c:	f7fb fd6b 	bl	8016576 <USBD_LL_IsoOUTIncomplete>
}
 801aaa0:	bf00      	nop
 801aaa2:	3708      	adds	r7, #8
 801aaa4:	46bd      	mov	sp, r7
 801aaa6:	bd80      	pop	{r7, pc}

0801aaa8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801aaa8:	b580      	push	{r7, lr}
 801aaaa:	b082      	sub	sp, #8
 801aaac:	af00      	add	r7, sp, #0
 801aaae:	6078      	str	r0, [r7, #4]
 801aab0:	460b      	mov	r3, r1
 801aab2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801aab4:	687b      	ldr	r3, [r7, #4]
 801aab6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801aaba:	78fa      	ldrb	r2, [r7, #3]
 801aabc:	4611      	mov	r1, r2
 801aabe:	4618      	mov	r0, r3
 801aac0:	f7fb fd27 	bl	8016512 <USBD_LL_IsoINIncomplete>
}
 801aac4:	bf00      	nop
 801aac6:	3708      	adds	r7, #8
 801aac8:	46bd      	mov	sp, r7
 801aaca:	bd80      	pop	{r7, pc}

0801aacc <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801aacc:	b580      	push	{r7, lr}
 801aace:	b082      	sub	sp, #8
 801aad0:	af00      	add	r7, sp, #0
 801aad2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 801aad4:	687b      	ldr	r3, [r7, #4]
 801aad6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801aada:	4618      	mov	r0, r3
 801aadc:	f7fb fd7d 	bl	80165da <USBD_LL_DevConnected>
}
 801aae0:	bf00      	nop
 801aae2:	3708      	adds	r7, #8
 801aae4:	46bd      	mov	sp, r7
 801aae6:	bd80      	pop	{r7, pc}

0801aae8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801aae8:	b580      	push	{r7, lr}
 801aaea:	b082      	sub	sp, #8
 801aaec:	af00      	add	r7, sp, #0
 801aaee:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 801aaf0:	687b      	ldr	r3, [r7, #4]
 801aaf2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801aaf6:	4618      	mov	r0, r3
 801aaf8:	f7fb fd7a 	bl	80165f0 <USBD_LL_DevDisconnected>
}
 801aafc:	bf00      	nop
 801aafe:	3708      	adds	r7, #8
 801ab00:	46bd      	mov	sp, r7
 801ab02:	bd80      	pop	{r7, pc}

0801ab04 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 801ab04:	b580      	push	{r7, lr}
 801ab06:	b082      	sub	sp, #8
 801ab08:	af00      	add	r7, sp, #0
 801ab0a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 801ab0c:	687b      	ldr	r3, [r7, #4]
 801ab0e:	781b      	ldrb	r3, [r3, #0]
 801ab10:	2b01      	cmp	r3, #1
 801ab12:	d140      	bne.n	801ab96 <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 801ab14:	4a22      	ldr	r2, [pc, #136]	; (801aba0 <USBD_LL_Init+0x9c>)
 801ab16:	687b      	ldr	r3, [r7, #4]
 801ab18:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_HS;
 801ab1c:	687b      	ldr	r3, [r7, #4]
 801ab1e:	4a20      	ldr	r2, [pc, #128]	; (801aba0 <USBD_LL_Init+0x9c>)
 801ab20:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 801ab24:	4b1e      	ldr	r3, [pc, #120]	; (801aba0 <USBD_LL_Init+0x9c>)
 801ab26:	4a1f      	ldr	r2, [pc, #124]	; (801aba4 <USBD_LL_Init+0xa0>)
 801ab28:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 801ab2a:	4b1d      	ldr	r3, [pc, #116]	; (801aba0 <USBD_LL_Init+0x9c>)
 801ab2c:	2209      	movs	r2, #9
 801ab2e:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 801ab30:	4b1b      	ldr	r3, [pc, #108]	; (801aba0 <USBD_LL_Init+0x9c>)
 801ab32:	2202      	movs	r2, #2
 801ab34:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 801ab36:	4b1a      	ldr	r3, [pc, #104]	; (801aba0 <USBD_LL_Init+0x9c>)
 801ab38:	2200      	movs	r2, #0
 801ab3a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 801ab3c:	4b18      	ldr	r3, [pc, #96]	; (801aba0 <USBD_LL_Init+0x9c>)
 801ab3e:	2202      	movs	r2, #2
 801ab40:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 801ab42:	4b17      	ldr	r3, [pc, #92]	; (801aba0 <USBD_LL_Init+0x9c>)
 801ab44:	2200      	movs	r2, #0
 801ab46:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 801ab48:	4b15      	ldr	r3, [pc, #84]	; (801aba0 <USBD_LL_Init+0x9c>)
 801ab4a:	2200      	movs	r2, #0
 801ab4c:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 801ab4e:	4b14      	ldr	r3, [pc, #80]	; (801aba0 <USBD_LL_Init+0x9c>)
 801ab50:	2200      	movs	r2, #0
 801ab52:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 801ab54:	4b12      	ldr	r3, [pc, #72]	; (801aba0 <USBD_LL_Init+0x9c>)
 801ab56:	2200      	movs	r2, #0
 801ab58:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 801ab5a:	4b11      	ldr	r3, [pc, #68]	; (801aba0 <USBD_LL_Init+0x9c>)
 801ab5c:	2200      	movs	r2, #0
 801ab5e:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 801ab60:	4b0f      	ldr	r3, [pc, #60]	; (801aba0 <USBD_LL_Init+0x9c>)
 801ab62:	2200      	movs	r2, #0
 801ab64:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 801ab66:	480e      	ldr	r0, [pc, #56]	; (801aba0 <USBD_LL_Init+0x9c>)
 801ab68:	f7ee fb55 	bl	8009216 <HAL_PCD_Init>
 801ab6c:	4603      	mov	r3, r0
 801ab6e:	2b00      	cmp	r3, #0
 801ab70:	d001      	beq.n	801ab76 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 801ab72:	f7e8 f9b1 	bl	8002ed8 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_HS_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 801ab76:	f44f 7100 	mov.w	r1, #512	; 0x200
 801ab7a:	4809      	ldr	r0, [pc, #36]	; (801aba0 <USBD_LL_Init+0x9c>)
 801ab7c:	f7ef fdc3 	bl	800a706 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 801ab80:	2280      	movs	r2, #128	; 0x80
 801ab82:	2100      	movs	r1, #0
 801ab84:	4806      	ldr	r0, [pc, #24]	; (801aba0 <USBD_LL_Init+0x9c>)
 801ab86:	f7ef fd77 	bl	800a678 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 801ab8a:	f44f 72ba 	mov.w	r2, #372	; 0x174
 801ab8e:	2101      	movs	r1, #1
 801ab90:	4803      	ldr	r0, [pc, #12]	; (801aba0 <USBD_LL_Init+0x9c>)
 801ab92:	f7ef fd71 	bl	800a678 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_HS_Configuration */
  }
  return USBD_OK;
 801ab96:	2300      	movs	r3, #0
}
 801ab98:	4618      	mov	r0, r3
 801ab9a:	3708      	adds	r7, #8
 801ab9c:	46bd      	mov	sp, r7
 801ab9e:	bd80      	pop	{r7, pc}
 801aba0:	24002db8 	.word	0x24002db8
 801aba4:	40040000 	.word	0x40040000

0801aba8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 801aba8:	b580      	push	{r7, lr}
 801abaa:	b084      	sub	sp, #16
 801abac:	af00      	add	r7, sp, #0
 801abae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801abb0:	2300      	movs	r3, #0
 801abb2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801abb4:	2300      	movs	r3, #0
 801abb6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 801abb8:	687b      	ldr	r3, [r7, #4]
 801abba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801abbe:	4618      	mov	r0, r3
 801abc0:	f7ee fc4d 	bl	800945e <HAL_PCD_Start>
 801abc4:	4603      	mov	r3, r0
 801abc6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801abc8:	7bfb      	ldrb	r3, [r7, #15]
 801abca:	4618      	mov	r0, r3
 801abcc:	f000 f942 	bl	801ae54 <USBD_Get_USB_Status>
 801abd0:	4603      	mov	r3, r0
 801abd2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801abd4:	7bbb      	ldrb	r3, [r7, #14]
}
 801abd6:	4618      	mov	r0, r3
 801abd8:	3710      	adds	r7, #16
 801abda:	46bd      	mov	sp, r7
 801abdc:	bd80      	pop	{r7, pc}

0801abde <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801abde:	b580      	push	{r7, lr}
 801abe0:	b084      	sub	sp, #16
 801abe2:	af00      	add	r7, sp, #0
 801abe4:	6078      	str	r0, [r7, #4]
 801abe6:	4608      	mov	r0, r1
 801abe8:	4611      	mov	r1, r2
 801abea:	461a      	mov	r2, r3
 801abec:	4603      	mov	r3, r0
 801abee:	70fb      	strb	r3, [r7, #3]
 801abf0:	460b      	mov	r3, r1
 801abf2:	70bb      	strb	r3, [r7, #2]
 801abf4:	4613      	mov	r3, r2
 801abf6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801abf8:	2300      	movs	r3, #0
 801abfa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801abfc:	2300      	movs	r3, #0
 801abfe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801ac00:	687b      	ldr	r3, [r7, #4]
 801ac02:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 801ac06:	78bb      	ldrb	r3, [r7, #2]
 801ac08:	883a      	ldrh	r2, [r7, #0]
 801ac0a:	78f9      	ldrb	r1, [r7, #3]
 801ac0c:	f7ef f94d 	bl	8009eaa <HAL_PCD_EP_Open>
 801ac10:	4603      	mov	r3, r0
 801ac12:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801ac14:	7bfb      	ldrb	r3, [r7, #15]
 801ac16:	4618      	mov	r0, r3
 801ac18:	f000 f91c 	bl	801ae54 <USBD_Get_USB_Status>
 801ac1c:	4603      	mov	r3, r0
 801ac1e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801ac20:	7bbb      	ldrb	r3, [r7, #14]
}
 801ac22:	4618      	mov	r0, r3
 801ac24:	3710      	adds	r7, #16
 801ac26:	46bd      	mov	sp, r7
 801ac28:	bd80      	pop	{r7, pc}

0801ac2a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801ac2a:	b580      	push	{r7, lr}
 801ac2c:	b084      	sub	sp, #16
 801ac2e:	af00      	add	r7, sp, #0
 801ac30:	6078      	str	r0, [r7, #4]
 801ac32:	460b      	mov	r3, r1
 801ac34:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801ac36:	2300      	movs	r3, #0
 801ac38:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801ac3a:	2300      	movs	r3, #0
 801ac3c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801ac3e:	687b      	ldr	r3, [r7, #4]
 801ac40:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801ac44:	78fa      	ldrb	r2, [r7, #3]
 801ac46:	4611      	mov	r1, r2
 801ac48:	4618      	mov	r0, r3
 801ac4a:	f7ef f996 	bl	8009f7a <HAL_PCD_EP_Close>
 801ac4e:	4603      	mov	r3, r0
 801ac50:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801ac52:	7bfb      	ldrb	r3, [r7, #15]
 801ac54:	4618      	mov	r0, r3
 801ac56:	f000 f8fd 	bl	801ae54 <USBD_Get_USB_Status>
 801ac5a:	4603      	mov	r3, r0
 801ac5c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801ac5e:	7bbb      	ldrb	r3, [r7, #14]
}
 801ac60:	4618      	mov	r0, r3
 801ac62:	3710      	adds	r7, #16
 801ac64:	46bd      	mov	sp, r7
 801ac66:	bd80      	pop	{r7, pc}

0801ac68 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801ac68:	b580      	push	{r7, lr}
 801ac6a:	b084      	sub	sp, #16
 801ac6c:	af00      	add	r7, sp, #0
 801ac6e:	6078      	str	r0, [r7, #4]
 801ac70:	460b      	mov	r3, r1
 801ac72:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801ac74:	2300      	movs	r3, #0
 801ac76:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801ac78:	2300      	movs	r3, #0
 801ac7a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801ac7c:	687b      	ldr	r3, [r7, #4]
 801ac7e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801ac82:	78fa      	ldrb	r2, [r7, #3]
 801ac84:	4611      	mov	r1, r2
 801ac86:	4618      	mov	r0, r3
 801ac88:	f7ef fa50 	bl	800a12c <HAL_PCD_EP_SetStall>
 801ac8c:	4603      	mov	r3, r0
 801ac8e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801ac90:	7bfb      	ldrb	r3, [r7, #15]
 801ac92:	4618      	mov	r0, r3
 801ac94:	f000 f8de 	bl	801ae54 <USBD_Get_USB_Status>
 801ac98:	4603      	mov	r3, r0
 801ac9a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801ac9c:	7bbb      	ldrb	r3, [r7, #14]
}
 801ac9e:	4618      	mov	r0, r3
 801aca0:	3710      	adds	r7, #16
 801aca2:	46bd      	mov	sp, r7
 801aca4:	bd80      	pop	{r7, pc}

0801aca6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801aca6:	b580      	push	{r7, lr}
 801aca8:	b084      	sub	sp, #16
 801acaa:	af00      	add	r7, sp, #0
 801acac:	6078      	str	r0, [r7, #4]
 801acae:	460b      	mov	r3, r1
 801acb0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801acb2:	2300      	movs	r3, #0
 801acb4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801acb6:	2300      	movs	r3, #0
 801acb8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801acba:	687b      	ldr	r3, [r7, #4]
 801acbc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801acc0:	78fa      	ldrb	r2, [r7, #3]
 801acc2:	4611      	mov	r1, r2
 801acc4:	4618      	mov	r0, r3
 801acc6:	f7ef fa95 	bl	800a1f4 <HAL_PCD_EP_ClrStall>
 801acca:	4603      	mov	r3, r0
 801accc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801acce:	7bfb      	ldrb	r3, [r7, #15]
 801acd0:	4618      	mov	r0, r3
 801acd2:	f000 f8bf 	bl	801ae54 <USBD_Get_USB_Status>
 801acd6:	4603      	mov	r3, r0
 801acd8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801acda:	7bbb      	ldrb	r3, [r7, #14]
}
 801acdc:	4618      	mov	r0, r3
 801acde:	3710      	adds	r7, #16
 801ace0:	46bd      	mov	sp, r7
 801ace2:	bd80      	pop	{r7, pc}

0801ace4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801ace4:	b480      	push	{r7}
 801ace6:	b085      	sub	sp, #20
 801ace8:	af00      	add	r7, sp, #0
 801acea:	6078      	str	r0, [r7, #4]
 801acec:	460b      	mov	r3, r1
 801acee:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 801acf0:	687b      	ldr	r3, [r7, #4]
 801acf2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801acf6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 801acf8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801acfc:	2b00      	cmp	r3, #0
 801acfe:	da0b      	bge.n	801ad18 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 801ad00:	78fb      	ldrb	r3, [r7, #3]
 801ad02:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801ad06:	68f9      	ldr	r1, [r7, #12]
 801ad08:	4613      	mov	r3, r2
 801ad0a:	00db      	lsls	r3, r3, #3
 801ad0c:	4413      	add	r3, r2
 801ad0e:	009b      	lsls	r3, r3, #2
 801ad10:	440b      	add	r3, r1
 801ad12:	333e      	adds	r3, #62	; 0x3e
 801ad14:	781b      	ldrb	r3, [r3, #0]
 801ad16:	e00b      	b.n	801ad30 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 801ad18:	78fb      	ldrb	r3, [r7, #3]
 801ad1a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801ad1e:	68f9      	ldr	r1, [r7, #12]
 801ad20:	4613      	mov	r3, r2
 801ad22:	00db      	lsls	r3, r3, #3
 801ad24:	4413      	add	r3, r2
 801ad26:	009b      	lsls	r3, r3, #2
 801ad28:	440b      	add	r3, r1
 801ad2a:	f203 237e 	addw	r3, r3, #638	; 0x27e
 801ad2e:	781b      	ldrb	r3, [r3, #0]
  }
}
 801ad30:	4618      	mov	r0, r3
 801ad32:	3714      	adds	r7, #20
 801ad34:	46bd      	mov	sp, r7
 801ad36:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ad3a:	4770      	bx	lr

0801ad3c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 801ad3c:	b580      	push	{r7, lr}
 801ad3e:	b084      	sub	sp, #16
 801ad40:	af00      	add	r7, sp, #0
 801ad42:	6078      	str	r0, [r7, #4]
 801ad44:	460b      	mov	r3, r1
 801ad46:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801ad48:	2300      	movs	r3, #0
 801ad4a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801ad4c:	2300      	movs	r3, #0
 801ad4e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801ad50:	687b      	ldr	r3, [r7, #4]
 801ad52:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801ad56:	78fa      	ldrb	r2, [r7, #3]
 801ad58:	4611      	mov	r1, r2
 801ad5a:	4618      	mov	r0, r3
 801ad5c:	f7ef f880 	bl	8009e60 <HAL_PCD_SetAddress>
 801ad60:	4603      	mov	r3, r0
 801ad62:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801ad64:	7bfb      	ldrb	r3, [r7, #15]
 801ad66:	4618      	mov	r0, r3
 801ad68:	f000 f874 	bl	801ae54 <USBD_Get_USB_Status>
 801ad6c:	4603      	mov	r3, r0
 801ad6e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801ad70:	7bbb      	ldrb	r3, [r7, #14]
}
 801ad72:	4618      	mov	r0, r3
 801ad74:	3710      	adds	r7, #16
 801ad76:	46bd      	mov	sp, r7
 801ad78:	bd80      	pop	{r7, pc}

0801ad7a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801ad7a:	b580      	push	{r7, lr}
 801ad7c:	b086      	sub	sp, #24
 801ad7e:	af00      	add	r7, sp, #0
 801ad80:	60f8      	str	r0, [r7, #12]
 801ad82:	607a      	str	r2, [r7, #4]
 801ad84:	603b      	str	r3, [r7, #0]
 801ad86:	460b      	mov	r3, r1
 801ad88:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801ad8a:	2300      	movs	r3, #0
 801ad8c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801ad8e:	2300      	movs	r3, #0
 801ad90:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801ad92:	68fb      	ldr	r3, [r7, #12]
 801ad94:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 801ad98:	7af9      	ldrb	r1, [r7, #11]
 801ad9a:	683b      	ldr	r3, [r7, #0]
 801ad9c:	687a      	ldr	r2, [r7, #4]
 801ad9e:	f7ef f98a 	bl	800a0b6 <HAL_PCD_EP_Transmit>
 801ada2:	4603      	mov	r3, r0
 801ada4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801ada6:	7dfb      	ldrb	r3, [r7, #23]
 801ada8:	4618      	mov	r0, r3
 801adaa:	f000 f853 	bl	801ae54 <USBD_Get_USB_Status>
 801adae:	4603      	mov	r3, r0
 801adb0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801adb2:	7dbb      	ldrb	r3, [r7, #22]
}
 801adb4:	4618      	mov	r0, r3
 801adb6:	3718      	adds	r7, #24
 801adb8:	46bd      	mov	sp, r7
 801adba:	bd80      	pop	{r7, pc}

0801adbc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801adbc:	b580      	push	{r7, lr}
 801adbe:	b086      	sub	sp, #24
 801adc0:	af00      	add	r7, sp, #0
 801adc2:	60f8      	str	r0, [r7, #12]
 801adc4:	607a      	str	r2, [r7, #4]
 801adc6:	603b      	str	r3, [r7, #0]
 801adc8:	460b      	mov	r3, r1
 801adca:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801adcc:	2300      	movs	r3, #0
 801adce:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801add0:	2300      	movs	r3, #0
 801add2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801add4:	68fb      	ldr	r3, [r7, #12]
 801add6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 801adda:	7af9      	ldrb	r1, [r7, #11]
 801addc:	683b      	ldr	r3, [r7, #0]
 801adde:	687a      	ldr	r2, [r7, #4]
 801ade0:	f7ef f915 	bl	800a00e <HAL_PCD_EP_Receive>
 801ade4:	4603      	mov	r3, r0
 801ade6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801ade8:	7dfb      	ldrb	r3, [r7, #23]
 801adea:	4618      	mov	r0, r3
 801adec:	f000 f832 	bl	801ae54 <USBD_Get_USB_Status>
 801adf0:	4603      	mov	r3, r0
 801adf2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801adf4:	7dbb      	ldrb	r3, [r7, #22]
}
 801adf6:	4618      	mov	r0, r3
 801adf8:	3718      	adds	r7, #24
 801adfa:	46bd      	mov	sp, r7
 801adfc:	bd80      	pop	{r7, pc}

0801adfe <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801adfe:	b580      	push	{r7, lr}
 801ae00:	b082      	sub	sp, #8
 801ae02:	af00      	add	r7, sp, #0
 801ae04:	6078      	str	r0, [r7, #4]
 801ae06:	460b      	mov	r3, r1
 801ae08:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801ae0a:	687b      	ldr	r3, [r7, #4]
 801ae0c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801ae10:	78fa      	ldrb	r2, [r7, #3]
 801ae12:	4611      	mov	r1, r2
 801ae14:	4618      	mov	r0, r3
 801ae16:	f7ef f936 	bl	800a086 <HAL_PCD_EP_GetRxCount>
 801ae1a:	4603      	mov	r3, r0
}
 801ae1c:	4618      	mov	r0, r3
 801ae1e:	3708      	adds	r7, #8
 801ae20:	46bd      	mov	sp, r7
 801ae22:	bd80      	pop	{r7, pc}

0801ae24 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 801ae24:	b480      	push	{r7}
 801ae26:	b083      	sub	sp, #12
 801ae28:	af00      	add	r7, sp, #0
 801ae2a:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 801ae2c:	4b03      	ldr	r3, [pc, #12]	; (801ae3c <USBD_static_malloc+0x18>)
}
 801ae2e:	4618      	mov	r0, r3
 801ae30:	370c      	adds	r7, #12
 801ae32:	46bd      	mov	sp, r7
 801ae34:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ae38:	4770      	bx	lr
 801ae3a:	bf00      	nop
 801ae3c:	240032c4 	.word	0x240032c4

0801ae40 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 801ae40:	b480      	push	{r7}
 801ae42:	b083      	sub	sp, #12
 801ae44:	af00      	add	r7, sp, #0
 801ae46:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 801ae48:	bf00      	nop
 801ae4a:	370c      	adds	r7, #12
 801ae4c:	46bd      	mov	sp, r7
 801ae4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ae52:	4770      	bx	lr

0801ae54 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 801ae54:	b480      	push	{r7}
 801ae56:	b085      	sub	sp, #20
 801ae58:	af00      	add	r7, sp, #0
 801ae5a:	4603      	mov	r3, r0
 801ae5c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801ae5e:	2300      	movs	r3, #0
 801ae60:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801ae62:	79fb      	ldrb	r3, [r7, #7]
 801ae64:	2b03      	cmp	r3, #3
 801ae66:	d817      	bhi.n	801ae98 <USBD_Get_USB_Status+0x44>
 801ae68:	a201      	add	r2, pc, #4	; (adr r2, 801ae70 <USBD_Get_USB_Status+0x1c>)
 801ae6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801ae6e:	bf00      	nop
 801ae70:	0801ae81 	.word	0x0801ae81
 801ae74:	0801ae87 	.word	0x0801ae87
 801ae78:	0801ae8d 	.word	0x0801ae8d
 801ae7c:	0801ae93 	.word	0x0801ae93
  {
    case HAL_OK :
      usb_status = USBD_OK;
 801ae80:	2300      	movs	r3, #0
 801ae82:	73fb      	strb	r3, [r7, #15]
    break;
 801ae84:	e00b      	b.n	801ae9e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801ae86:	2303      	movs	r3, #3
 801ae88:	73fb      	strb	r3, [r7, #15]
    break;
 801ae8a:	e008      	b.n	801ae9e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801ae8c:	2301      	movs	r3, #1
 801ae8e:	73fb      	strb	r3, [r7, #15]
    break;
 801ae90:	e005      	b.n	801ae9e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801ae92:	2303      	movs	r3, #3
 801ae94:	73fb      	strb	r3, [r7, #15]
    break;
 801ae96:	e002      	b.n	801ae9e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 801ae98:	2303      	movs	r3, #3
 801ae9a:	73fb      	strb	r3, [r7, #15]
    break;
 801ae9c:	bf00      	nop
  }
  return usb_status;
 801ae9e:	7bfb      	ldrb	r3, [r7, #15]
}
 801aea0:	4618      	mov	r0, r3
 801aea2:	3714      	adds	r7, #20
 801aea4:	46bd      	mov	sp, r7
 801aea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801aeaa:	4770      	bx	lr

0801aeac <__cvt>:
 801aeac:	b5f0      	push	{r4, r5, r6, r7, lr}
 801aeae:	ed2d 8b02 	vpush	{d8}
 801aeb2:	eeb0 8b40 	vmov.f64	d8, d0
 801aeb6:	b085      	sub	sp, #20
 801aeb8:	4617      	mov	r7, r2
 801aeba:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 801aebc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801aebe:	ee18 2a90 	vmov	r2, s17
 801aec2:	f025 0520 	bic.w	r5, r5, #32
 801aec6:	2a00      	cmp	r2, #0
 801aec8:	bfb6      	itet	lt
 801aeca:	222d      	movlt	r2, #45	; 0x2d
 801aecc:	2200      	movge	r2, #0
 801aece:	eeb1 8b40 	vneglt.f64	d8, d0
 801aed2:	2d46      	cmp	r5, #70	; 0x46
 801aed4:	460c      	mov	r4, r1
 801aed6:	701a      	strb	r2, [r3, #0]
 801aed8:	d004      	beq.n	801aee4 <__cvt+0x38>
 801aeda:	2d45      	cmp	r5, #69	; 0x45
 801aedc:	d100      	bne.n	801aee0 <__cvt+0x34>
 801aede:	3401      	adds	r4, #1
 801aee0:	2102      	movs	r1, #2
 801aee2:	e000      	b.n	801aee6 <__cvt+0x3a>
 801aee4:	2103      	movs	r1, #3
 801aee6:	ab03      	add	r3, sp, #12
 801aee8:	9301      	str	r3, [sp, #4]
 801aeea:	ab02      	add	r3, sp, #8
 801aeec:	9300      	str	r3, [sp, #0]
 801aeee:	4622      	mov	r2, r4
 801aef0:	4633      	mov	r3, r6
 801aef2:	eeb0 0b48 	vmov.f64	d0, d8
 801aef6:	f001 f893 	bl	801c020 <_dtoa_r>
 801aefa:	2d47      	cmp	r5, #71	; 0x47
 801aefc:	d101      	bne.n	801af02 <__cvt+0x56>
 801aefe:	07fb      	lsls	r3, r7, #31
 801af00:	d51a      	bpl.n	801af38 <__cvt+0x8c>
 801af02:	2d46      	cmp	r5, #70	; 0x46
 801af04:	eb00 0204 	add.w	r2, r0, r4
 801af08:	d10c      	bne.n	801af24 <__cvt+0x78>
 801af0a:	7803      	ldrb	r3, [r0, #0]
 801af0c:	2b30      	cmp	r3, #48	; 0x30
 801af0e:	d107      	bne.n	801af20 <__cvt+0x74>
 801af10:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801af14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801af18:	bf1c      	itt	ne
 801af1a:	f1c4 0401 	rsbne	r4, r4, #1
 801af1e:	6034      	strne	r4, [r6, #0]
 801af20:	6833      	ldr	r3, [r6, #0]
 801af22:	441a      	add	r2, r3
 801af24:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801af28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801af2c:	bf08      	it	eq
 801af2e:	9203      	streq	r2, [sp, #12]
 801af30:	2130      	movs	r1, #48	; 0x30
 801af32:	9b03      	ldr	r3, [sp, #12]
 801af34:	4293      	cmp	r3, r2
 801af36:	d307      	bcc.n	801af48 <__cvt+0x9c>
 801af38:	9b03      	ldr	r3, [sp, #12]
 801af3a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801af3c:	1a1b      	subs	r3, r3, r0
 801af3e:	6013      	str	r3, [r2, #0]
 801af40:	b005      	add	sp, #20
 801af42:	ecbd 8b02 	vpop	{d8}
 801af46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801af48:	1c5c      	adds	r4, r3, #1
 801af4a:	9403      	str	r4, [sp, #12]
 801af4c:	7019      	strb	r1, [r3, #0]
 801af4e:	e7f0      	b.n	801af32 <__cvt+0x86>

0801af50 <__exponent>:
 801af50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801af52:	4603      	mov	r3, r0
 801af54:	2900      	cmp	r1, #0
 801af56:	bfb8      	it	lt
 801af58:	4249      	neglt	r1, r1
 801af5a:	f803 2b02 	strb.w	r2, [r3], #2
 801af5e:	bfb4      	ite	lt
 801af60:	222d      	movlt	r2, #45	; 0x2d
 801af62:	222b      	movge	r2, #43	; 0x2b
 801af64:	2909      	cmp	r1, #9
 801af66:	7042      	strb	r2, [r0, #1]
 801af68:	dd2a      	ble.n	801afc0 <__exponent+0x70>
 801af6a:	f10d 0207 	add.w	r2, sp, #7
 801af6e:	4617      	mov	r7, r2
 801af70:	260a      	movs	r6, #10
 801af72:	4694      	mov	ip, r2
 801af74:	fb91 f5f6 	sdiv	r5, r1, r6
 801af78:	fb06 1415 	mls	r4, r6, r5, r1
 801af7c:	3430      	adds	r4, #48	; 0x30
 801af7e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 801af82:	460c      	mov	r4, r1
 801af84:	2c63      	cmp	r4, #99	; 0x63
 801af86:	f102 32ff 	add.w	r2, r2, #4294967295
 801af8a:	4629      	mov	r1, r5
 801af8c:	dcf1      	bgt.n	801af72 <__exponent+0x22>
 801af8e:	3130      	adds	r1, #48	; 0x30
 801af90:	f1ac 0402 	sub.w	r4, ip, #2
 801af94:	f802 1c01 	strb.w	r1, [r2, #-1]
 801af98:	1c41      	adds	r1, r0, #1
 801af9a:	4622      	mov	r2, r4
 801af9c:	42ba      	cmp	r2, r7
 801af9e:	d30a      	bcc.n	801afb6 <__exponent+0x66>
 801afa0:	f10d 0209 	add.w	r2, sp, #9
 801afa4:	eba2 020c 	sub.w	r2, r2, ip
 801afa8:	42bc      	cmp	r4, r7
 801afaa:	bf88      	it	hi
 801afac:	2200      	movhi	r2, #0
 801afae:	4413      	add	r3, r2
 801afb0:	1a18      	subs	r0, r3, r0
 801afb2:	b003      	add	sp, #12
 801afb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801afb6:	f812 5b01 	ldrb.w	r5, [r2], #1
 801afba:	f801 5f01 	strb.w	r5, [r1, #1]!
 801afbe:	e7ed      	b.n	801af9c <__exponent+0x4c>
 801afc0:	2330      	movs	r3, #48	; 0x30
 801afc2:	3130      	adds	r1, #48	; 0x30
 801afc4:	7083      	strb	r3, [r0, #2]
 801afc6:	70c1      	strb	r1, [r0, #3]
 801afc8:	1d03      	adds	r3, r0, #4
 801afca:	e7f1      	b.n	801afb0 <__exponent+0x60>
 801afcc:	0000      	movs	r0, r0
	...

0801afd0 <_printf_float>:
 801afd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801afd4:	b08b      	sub	sp, #44	; 0x2c
 801afd6:	460c      	mov	r4, r1
 801afd8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 801afdc:	4616      	mov	r6, r2
 801afde:	461f      	mov	r7, r3
 801afe0:	4605      	mov	r5, r0
 801afe2:	f000 feff 	bl	801bde4 <_localeconv_r>
 801afe6:	f8d0 b000 	ldr.w	fp, [r0]
 801afea:	4658      	mov	r0, fp
 801afec:	f7e5 f9f0 	bl	80003d0 <strlen>
 801aff0:	2300      	movs	r3, #0
 801aff2:	9308      	str	r3, [sp, #32]
 801aff4:	f8d8 3000 	ldr.w	r3, [r8]
 801aff8:	f894 9018 	ldrb.w	r9, [r4, #24]
 801affc:	6822      	ldr	r2, [r4, #0]
 801affe:	3307      	adds	r3, #7
 801b000:	f023 0307 	bic.w	r3, r3, #7
 801b004:	f103 0108 	add.w	r1, r3, #8
 801b008:	f8c8 1000 	str.w	r1, [r8]
 801b00c:	ed93 0b00 	vldr	d0, [r3]
 801b010:	ed9f 6b97 	vldr	d6, [pc, #604]	; 801b270 <_printf_float+0x2a0>
 801b014:	eeb0 7bc0 	vabs.f64	d7, d0
 801b018:	eeb4 7b46 	vcmp.f64	d7, d6
 801b01c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b020:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 801b024:	4682      	mov	sl, r0
 801b026:	dd24      	ble.n	801b072 <_printf_float+0xa2>
 801b028:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801b02c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b030:	d502      	bpl.n	801b038 <_printf_float+0x68>
 801b032:	232d      	movs	r3, #45	; 0x2d
 801b034:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801b038:	498f      	ldr	r1, [pc, #572]	; (801b278 <_printf_float+0x2a8>)
 801b03a:	4b90      	ldr	r3, [pc, #576]	; (801b27c <_printf_float+0x2ac>)
 801b03c:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 801b040:	bf94      	ite	ls
 801b042:	4688      	movls	r8, r1
 801b044:	4698      	movhi	r8, r3
 801b046:	2303      	movs	r3, #3
 801b048:	6123      	str	r3, [r4, #16]
 801b04a:	f022 0204 	bic.w	r2, r2, #4
 801b04e:	2300      	movs	r3, #0
 801b050:	6022      	str	r2, [r4, #0]
 801b052:	9304      	str	r3, [sp, #16]
 801b054:	9700      	str	r7, [sp, #0]
 801b056:	4633      	mov	r3, r6
 801b058:	aa09      	add	r2, sp, #36	; 0x24
 801b05a:	4621      	mov	r1, r4
 801b05c:	4628      	mov	r0, r5
 801b05e:	f000 f9d1 	bl	801b404 <_printf_common>
 801b062:	3001      	adds	r0, #1
 801b064:	f040 808a 	bne.w	801b17c <_printf_float+0x1ac>
 801b068:	f04f 30ff 	mov.w	r0, #4294967295
 801b06c:	b00b      	add	sp, #44	; 0x2c
 801b06e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b072:	eeb4 0b40 	vcmp.f64	d0, d0
 801b076:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b07a:	d709      	bvc.n	801b090 <_printf_float+0xc0>
 801b07c:	ee10 3a90 	vmov	r3, s1
 801b080:	2b00      	cmp	r3, #0
 801b082:	bfbc      	itt	lt
 801b084:	232d      	movlt	r3, #45	; 0x2d
 801b086:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801b08a:	497d      	ldr	r1, [pc, #500]	; (801b280 <_printf_float+0x2b0>)
 801b08c:	4b7d      	ldr	r3, [pc, #500]	; (801b284 <_printf_float+0x2b4>)
 801b08e:	e7d5      	b.n	801b03c <_printf_float+0x6c>
 801b090:	6863      	ldr	r3, [r4, #4]
 801b092:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 801b096:	9104      	str	r1, [sp, #16]
 801b098:	1c59      	adds	r1, r3, #1
 801b09a:	d13c      	bne.n	801b116 <_printf_float+0x146>
 801b09c:	2306      	movs	r3, #6
 801b09e:	6063      	str	r3, [r4, #4]
 801b0a0:	2300      	movs	r3, #0
 801b0a2:	9303      	str	r3, [sp, #12]
 801b0a4:	ab08      	add	r3, sp, #32
 801b0a6:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801b0aa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 801b0ae:	ab07      	add	r3, sp, #28
 801b0b0:	6861      	ldr	r1, [r4, #4]
 801b0b2:	9300      	str	r3, [sp, #0]
 801b0b4:	6022      	str	r2, [r4, #0]
 801b0b6:	f10d 031b 	add.w	r3, sp, #27
 801b0ba:	4628      	mov	r0, r5
 801b0bc:	f7ff fef6 	bl	801aeac <__cvt>
 801b0c0:	9b04      	ldr	r3, [sp, #16]
 801b0c2:	9907      	ldr	r1, [sp, #28]
 801b0c4:	2b47      	cmp	r3, #71	; 0x47
 801b0c6:	4680      	mov	r8, r0
 801b0c8:	d108      	bne.n	801b0dc <_printf_float+0x10c>
 801b0ca:	1cc8      	adds	r0, r1, #3
 801b0cc:	db02      	blt.n	801b0d4 <_printf_float+0x104>
 801b0ce:	6863      	ldr	r3, [r4, #4]
 801b0d0:	4299      	cmp	r1, r3
 801b0d2:	dd41      	ble.n	801b158 <_printf_float+0x188>
 801b0d4:	f1a9 0902 	sub.w	r9, r9, #2
 801b0d8:	fa5f f989 	uxtb.w	r9, r9
 801b0dc:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801b0e0:	d820      	bhi.n	801b124 <_printf_float+0x154>
 801b0e2:	3901      	subs	r1, #1
 801b0e4:	464a      	mov	r2, r9
 801b0e6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801b0ea:	9107      	str	r1, [sp, #28]
 801b0ec:	f7ff ff30 	bl	801af50 <__exponent>
 801b0f0:	9a08      	ldr	r2, [sp, #32]
 801b0f2:	9004      	str	r0, [sp, #16]
 801b0f4:	1813      	adds	r3, r2, r0
 801b0f6:	2a01      	cmp	r2, #1
 801b0f8:	6123      	str	r3, [r4, #16]
 801b0fa:	dc02      	bgt.n	801b102 <_printf_float+0x132>
 801b0fc:	6822      	ldr	r2, [r4, #0]
 801b0fe:	07d2      	lsls	r2, r2, #31
 801b100:	d501      	bpl.n	801b106 <_printf_float+0x136>
 801b102:	3301      	adds	r3, #1
 801b104:	6123      	str	r3, [r4, #16]
 801b106:	f89d 301b 	ldrb.w	r3, [sp, #27]
 801b10a:	2b00      	cmp	r3, #0
 801b10c:	d0a2      	beq.n	801b054 <_printf_float+0x84>
 801b10e:	232d      	movs	r3, #45	; 0x2d
 801b110:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801b114:	e79e      	b.n	801b054 <_printf_float+0x84>
 801b116:	9904      	ldr	r1, [sp, #16]
 801b118:	2947      	cmp	r1, #71	; 0x47
 801b11a:	d1c1      	bne.n	801b0a0 <_printf_float+0xd0>
 801b11c:	2b00      	cmp	r3, #0
 801b11e:	d1bf      	bne.n	801b0a0 <_printf_float+0xd0>
 801b120:	2301      	movs	r3, #1
 801b122:	e7bc      	b.n	801b09e <_printf_float+0xce>
 801b124:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 801b128:	d118      	bne.n	801b15c <_printf_float+0x18c>
 801b12a:	2900      	cmp	r1, #0
 801b12c:	6863      	ldr	r3, [r4, #4]
 801b12e:	dd0b      	ble.n	801b148 <_printf_float+0x178>
 801b130:	6121      	str	r1, [r4, #16]
 801b132:	b913      	cbnz	r3, 801b13a <_printf_float+0x16a>
 801b134:	6822      	ldr	r2, [r4, #0]
 801b136:	07d0      	lsls	r0, r2, #31
 801b138:	d502      	bpl.n	801b140 <_printf_float+0x170>
 801b13a:	3301      	adds	r3, #1
 801b13c:	440b      	add	r3, r1
 801b13e:	6123      	str	r3, [r4, #16]
 801b140:	2300      	movs	r3, #0
 801b142:	65a1      	str	r1, [r4, #88]	; 0x58
 801b144:	9304      	str	r3, [sp, #16]
 801b146:	e7de      	b.n	801b106 <_printf_float+0x136>
 801b148:	b913      	cbnz	r3, 801b150 <_printf_float+0x180>
 801b14a:	6822      	ldr	r2, [r4, #0]
 801b14c:	07d2      	lsls	r2, r2, #31
 801b14e:	d501      	bpl.n	801b154 <_printf_float+0x184>
 801b150:	3302      	adds	r3, #2
 801b152:	e7f4      	b.n	801b13e <_printf_float+0x16e>
 801b154:	2301      	movs	r3, #1
 801b156:	e7f2      	b.n	801b13e <_printf_float+0x16e>
 801b158:	f04f 0967 	mov.w	r9, #103	; 0x67
 801b15c:	9b08      	ldr	r3, [sp, #32]
 801b15e:	4299      	cmp	r1, r3
 801b160:	db05      	blt.n	801b16e <_printf_float+0x19e>
 801b162:	6823      	ldr	r3, [r4, #0]
 801b164:	6121      	str	r1, [r4, #16]
 801b166:	07d8      	lsls	r0, r3, #31
 801b168:	d5ea      	bpl.n	801b140 <_printf_float+0x170>
 801b16a:	1c4b      	adds	r3, r1, #1
 801b16c:	e7e7      	b.n	801b13e <_printf_float+0x16e>
 801b16e:	2900      	cmp	r1, #0
 801b170:	bfd4      	ite	le
 801b172:	f1c1 0202 	rsble	r2, r1, #2
 801b176:	2201      	movgt	r2, #1
 801b178:	4413      	add	r3, r2
 801b17a:	e7e0      	b.n	801b13e <_printf_float+0x16e>
 801b17c:	6823      	ldr	r3, [r4, #0]
 801b17e:	055a      	lsls	r2, r3, #21
 801b180:	d407      	bmi.n	801b192 <_printf_float+0x1c2>
 801b182:	6923      	ldr	r3, [r4, #16]
 801b184:	4642      	mov	r2, r8
 801b186:	4631      	mov	r1, r6
 801b188:	4628      	mov	r0, r5
 801b18a:	47b8      	blx	r7
 801b18c:	3001      	adds	r0, #1
 801b18e:	d12a      	bne.n	801b1e6 <_printf_float+0x216>
 801b190:	e76a      	b.n	801b068 <_printf_float+0x98>
 801b192:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801b196:	f240 80e0 	bls.w	801b35a <_printf_float+0x38a>
 801b19a:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 801b19e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801b1a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b1a6:	d133      	bne.n	801b210 <_printf_float+0x240>
 801b1a8:	4a37      	ldr	r2, [pc, #220]	; (801b288 <_printf_float+0x2b8>)
 801b1aa:	2301      	movs	r3, #1
 801b1ac:	4631      	mov	r1, r6
 801b1ae:	4628      	mov	r0, r5
 801b1b0:	47b8      	blx	r7
 801b1b2:	3001      	adds	r0, #1
 801b1b4:	f43f af58 	beq.w	801b068 <_printf_float+0x98>
 801b1b8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801b1bc:	429a      	cmp	r2, r3
 801b1be:	db02      	blt.n	801b1c6 <_printf_float+0x1f6>
 801b1c0:	6823      	ldr	r3, [r4, #0]
 801b1c2:	07d8      	lsls	r0, r3, #31
 801b1c4:	d50f      	bpl.n	801b1e6 <_printf_float+0x216>
 801b1c6:	4653      	mov	r3, sl
 801b1c8:	465a      	mov	r2, fp
 801b1ca:	4631      	mov	r1, r6
 801b1cc:	4628      	mov	r0, r5
 801b1ce:	47b8      	blx	r7
 801b1d0:	3001      	adds	r0, #1
 801b1d2:	f43f af49 	beq.w	801b068 <_printf_float+0x98>
 801b1d6:	f04f 0800 	mov.w	r8, #0
 801b1da:	f104 091a 	add.w	r9, r4, #26
 801b1de:	9b08      	ldr	r3, [sp, #32]
 801b1e0:	3b01      	subs	r3, #1
 801b1e2:	4543      	cmp	r3, r8
 801b1e4:	dc09      	bgt.n	801b1fa <_printf_float+0x22a>
 801b1e6:	6823      	ldr	r3, [r4, #0]
 801b1e8:	079b      	lsls	r3, r3, #30
 801b1ea:	f100 8106 	bmi.w	801b3fa <_printf_float+0x42a>
 801b1ee:	68e0      	ldr	r0, [r4, #12]
 801b1f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b1f2:	4298      	cmp	r0, r3
 801b1f4:	bfb8      	it	lt
 801b1f6:	4618      	movlt	r0, r3
 801b1f8:	e738      	b.n	801b06c <_printf_float+0x9c>
 801b1fa:	2301      	movs	r3, #1
 801b1fc:	464a      	mov	r2, r9
 801b1fe:	4631      	mov	r1, r6
 801b200:	4628      	mov	r0, r5
 801b202:	47b8      	blx	r7
 801b204:	3001      	adds	r0, #1
 801b206:	f43f af2f 	beq.w	801b068 <_printf_float+0x98>
 801b20a:	f108 0801 	add.w	r8, r8, #1
 801b20e:	e7e6      	b.n	801b1de <_printf_float+0x20e>
 801b210:	9b07      	ldr	r3, [sp, #28]
 801b212:	2b00      	cmp	r3, #0
 801b214:	dc3a      	bgt.n	801b28c <_printf_float+0x2bc>
 801b216:	4a1c      	ldr	r2, [pc, #112]	; (801b288 <_printf_float+0x2b8>)
 801b218:	2301      	movs	r3, #1
 801b21a:	4631      	mov	r1, r6
 801b21c:	4628      	mov	r0, r5
 801b21e:	47b8      	blx	r7
 801b220:	3001      	adds	r0, #1
 801b222:	f43f af21 	beq.w	801b068 <_printf_float+0x98>
 801b226:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 801b22a:	4313      	orrs	r3, r2
 801b22c:	d102      	bne.n	801b234 <_printf_float+0x264>
 801b22e:	6823      	ldr	r3, [r4, #0]
 801b230:	07d9      	lsls	r1, r3, #31
 801b232:	d5d8      	bpl.n	801b1e6 <_printf_float+0x216>
 801b234:	4653      	mov	r3, sl
 801b236:	465a      	mov	r2, fp
 801b238:	4631      	mov	r1, r6
 801b23a:	4628      	mov	r0, r5
 801b23c:	47b8      	blx	r7
 801b23e:	3001      	adds	r0, #1
 801b240:	f43f af12 	beq.w	801b068 <_printf_float+0x98>
 801b244:	f04f 0900 	mov.w	r9, #0
 801b248:	f104 0a1a 	add.w	sl, r4, #26
 801b24c:	9b07      	ldr	r3, [sp, #28]
 801b24e:	425b      	negs	r3, r3
 801b250:	454b      	cmp	r3, r9
 801b252:	dc01      	bgt.n	801b258 <_printf_float+0x288>
 801b254:	9b08      	ldr	r3, [sp, #32]
 801b256:	e795      	b.n	801b184 <_printf_float+0x1b4>
 801b258:	2301      	movs	r3, #1
 801b25a:	4652      	mov	r2, sl
 801b25c:	4631      	mov	r1, r6
 801b25e:	4628      	mov	r0, r5
 801b260:	47b8      	blx	r7
 801b262:	3001      	adds	r0, #1
 801b264:	f43f af00 	beq.w	801b068 <_printf_float+0x98>
 801b268:	f109 0901 	add.w	r9, r9, #1
 801b26c:	e7ee      	b.n	801b24c <_printf_float+0x27c>
 801b26e:	bf00      	nop
 801b270:	ffffffff 	.word	0xffffffff
 801b274:	7fefffff 	.word	0x7fefffff
 801b278:	08020464 	.word	0x08020464
 801b27c:	08020468 	.word	0x08020468
 801b280:	0802046c 	.word	0x0802046c
 801b284:	08020470 	.word	0x08020470
 801b288:	08020800 	.word	0x08020800
 801b28c:	9a08      	ldr	r2, [sp, #32]
 801b28e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801b290:	429a      	cmp	r2, r3
 801b292:	bfa8      	it	ge
 801b294:	461a      	movge	r2, r3
 801b296:	2a00      	cmp	r2, #0
 801b298:	4691      	mov	r9, r2
 801b29a:	dc38      	bgt.n	801b30e <_printf_float+0x33e>
 801b29c:	2300      	movs	r3, #0
 801b29e:	9305      	str	r3, [sp, #20]
 801b2a0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801b2a4:	f104 021a 	add.w	r2, r4, #26
 801b2a8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801b2aa:	9905      	ldr	r1, [sp, #20]
 801b2ac:	9304      	str	r3, [sp, #16]
 801b2ae:	eba3 0309 	sub.w	r3, r3, r9
 801b2b2:	428b      	cmp	r3, r1
 801b2b4:	dc33      	bgt.n	801b31e <_printf_float+0x34e>
 801b2b6:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801b2ba:	429a      	cmp	r2, r3
 801b2bc:	db3c      	blt.n	801b338 <_printf_float+0x368>
 801b2be:	6823      	ldr	r3, [r4, #0]
 801b2c0:	07da      	lsls	r2, r3, #31
 801b2c2:	d439      	bmi.n	801b338 <_printf_float+0x368>
 801b2c4:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 801b2c8:	eba2 0903 	sub.w	r9, r2, r3
 801b2cc:	9b04      	ldr	r3, [sp, #16]
 801b2ce:	1ad2      	subs	r2, r2, r3
 801b2d0:	4591      	cmp	r9, r2
 801b2d2:	bfa8      	it	ge
 801b2d4:	4691      	movge	r9, r2
 801b2d6:	f1b9 0f00 	cmp.w	r9, #0
 801b2da:	dc35      	bgt.n	801b348 <_printf_float+0x378>
 801b2dc:	f04f 0800 	mov.w	r8, #0
 801b2e0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801b2e4:	f104 0a1a 	add.w	sl, r4, #26
 801b2e8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801b2ec:	1a9b      	subs	r3, r3, r2
 801b2ee:	eba3 0309 	sub.w	r3, r3, r9
 801b2f2:	4543      	cmp	r3, r8
 801b2f4:	f77f af77 	ble.w	801b1e6 <_printf_float+0x216>
 801b2f8:	2301      	movs	r3, #1
 801b2fa:	4652      	mov	r2, sl
 801b2fc:	4631      	mov	r1, r6
 801b2fe:	4628      	mov	r0, r5
 801b300:	47b8      	blx	r7
 801b302:	3001      	adds	r0, #1
 801b304:	f43f aeb0 	beq.w	801b068 <_printf_float+0x98>
 801b308:	f108 0801 	add.w	r8, r8, #1
 801b30c:	e7ec      	b.n	801b2e8 <_printf_float+0x318>
 801b30e:	4613      	mov	r3, r2
 801b310:	4631      	mov	r1, r6
 801b312:	4642      	mov	r2, r8
 801b314:	4628      	mov	r0, r5
 801b316:	47b8      	blx	r7
 801b318:	3001      	adds	r0, #1
 801b31a:	d1bf      	bne.n	801b29c <_printf_float+0x2cc>
 801b31c:	e6a4      	b.n	801b068 <_printf_float+0x98>
 801b31e:	2301      	movs	r3, #1
 801b320:	4631      	mov	r1, r6
 801b322:	4628      	mov	r0, r5
 801b324:	9204      	str	r2, [sp, #16]
 801b326:	47b8      	blx	r7
 801b328:	3001      	adds	r0, #1
 801b32a:	f43f ae9d 	beq.w	801b068 <_printf_float+0x98>
 801b32e:	9b05      	ldr	r3, [sp, #20]
 801b330:	9a04      	ldr	r2, [sp, #16]
 801b332:	3301      	adds	r3, #1
 801b334:	9305      	str	r3, [sp, #20]
 801b336:	e7b7      	b.n	801b2a8 <_printf_float+0x2d8>
 801b338:	4653      	mov	r3, sl
 801b33a:	465a      	mov	r2, fp
 801b33c:	4631      	mov	r1, r6
 801b33e:	4628      	mov	r0, r5
 801b340:	47b8      	blx	r7
 801b342:	3001      	adds	r0, #1
 801b344:	d1be      	bne.n	801b2c4 <_printf_float+0x2f4>
 801b346:	e68f      	b.n	801b068 <_printf_float+0x98>
 801b348:	9a04      	ldr	r2, [sp, #16]
 801b34a:	464b      	mov	r3, r9
 801b34c:	4442      	add	r2, r8
 801b34e:	4631      	mov	r1, r6
 801b350:	4628      	mov	r0, r5
 801b352:	47b8      	blx	r7
 801b354:	3001      	adds	r0, #1
 801b356:	d1c1      	bne.n	801b2dc <_printf_float+0x30c>
 801b358:	e686      	b.n	801b068 <_printf_float+0x98>
 801b35a:	9a08      	ldr	r2, [sp, #32]
 801b35c:	2a01      	cmp	r2, #1
 801b35e:	dc01      	bgt.n	801b364 <_printf_float+0x394>
 801b360:	07db      	lsls	r3, r3, #31
 801b362:	d537      	bpl.n	801b3d4 <_printf_float+0x404>
 801b364:	2301      	movs	r3, #1
 801b366:	4642      	mov	r2, r8
 801b368:	4631      	mov	r1, r6
 801b36a:	4628      	mov	r0, r5
 801b36c:	47b8      	blx	r7
 801b36e:	3001      	adds	r0, #1
 801b370:	f43f ae7a 	beq.w	801b068 <_printf_float+0x98>
 801b374:	4653      	mov	r3, sl
 801b376:	465a      	mov	r2, fp
 801b378:	4631      	mov	r1, r6
 801b37a:	4628      	mov	r0, r5
 801b37c:	47b8      	blx	r7
 801b37e:	3001      	adds	r0, #1
 801b380:	f43f ae72 	beq.w	801b068 <_printf_float+0x98>
 801b384:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 801b388:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801b38c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b390:	9b08      	ldr	r3, [sp, #32]
 801b392:	d01a      	beq.n	801b3ca <_printf_float+0x3fa>
 801b394:	3b01      	subs	r3, #1
 801b396:	f108 0201 	add.w	r2, r8, #1
 801b39a:	4631      	mov	r1, r6
 801b39c:	4628      	mov	r0, r5
 801b39e:	47b8      	blx	r7
 801b3a0:	3001      	adds	r0, #1
 801b3a2:	d10e      	bne.n	801b3c2 <_printf_float+0x3f2>
 801b3a4:	e660      	b.n	801b068 <_printf_float+0x98>
 801b3a6:	2301      	movs	r3, #1
 801b3a8:	464a      	mov	r2, r9
 801b3aa:	4631      	mov	r1, r6
 801b3ac:	4628      	mov	r0, r5
 801b3ae:	47b8      	blx	r7
 801b3b0:	3001      	adds	r0, #1
 801b3b2:	f43f ae59 	beq.w	801b068 <_printf_float+0x98>
 801b3b6:	f108 0801 	add.w	r8, r8, #1
 801b3ba:	9b08      	ldr	r3, [sp, #32]
 801b3bc:	3b01      	subs	r3, #1
 801b3be:	4543      	cmp	r3, r8
 801b3c0:	dcf1      	bgt.n	801b3a6 <_printf_float+0x3d6>
 801b3c2:	9b04      	ldr	r3, [sp, #16]
 801b3c4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801b3c8:	e6dd      	b.n	801b186 <_printf_float+0x1b6>
 801b3ca:	f04f 0800 	mov.w	r8, #0
 801b3ce:	f104 091a 	add.w	r9, r4, #26
 801b3d2:	e7f2      	b.n	801b3ba <_printf_float+0x3ea>
 801b3d4:	2301      	movs	r3, #1
 801b3d6:	4642      	mov	r2, r8
 801b3d8:	e7df      	b.n	801b39a <_printf_float+0x3ca>
 801b3da:	2301      	movs	r3, #1
 801b3dc:	464a      	mov	r2, r9
 801b3de:	4631      	mov	r1, r6
 801b3e0:	4628      	mov	r0, r5
 801b3e2:	47b8      	blx	r7
 801b3e4:	3001      	adds	r0, #1
 801b3e6:	f43f ae3f 	beq.w	801b068 <_printf_float+0x98>
 801b3ea:	f108 0801 	add.w	r8, r8, #1
 801b3ee:	68e3      	ldr	r3, [r4, #12]
 801b3f0:	9909      	ldr	r1, [sp, #36]	; 0x24
 801b3f2:	1a5b      	subs	r3, r3, r1
 801b3f4:	4543      	cmp	r3, r8
 801b3f6:	dcf0      	bgt.n	801b3da <_printf_float+0x40a>
 801b3f8:	e6f9      	b.n	801b1ee <_printf_float+0x21e>
 801b3fa:	f04f 0800 	mov.w	r8, #0
 801b3fe:	f104 0919 	add.w	r9, r4, #25
 801b402:	e7f4      	b.n	801b3ee <_printf_float+0x41e>

0801b404 <_printf_common>:
 801b404:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b408:	4616      	mov	r6, r2
 801b40a:	4699      	mov	r9, r3
 801b40c:	688a      	ldr	r2, [r1, #8]
 801b40e:	690b      	ldr	r3, [r1, #16]
 801b410:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801b414:	4293      	cmp	r3, r2
 801b416:	bfb8      	it	lt
 801b418:	4613      	movlt	r3, r2
 801b41a:	6033      	str	r3, [r6, #0]
 801b41c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801b420:	4607      	mov	r7, r0
 801b422:	460c      	mov	r4, r1
 801b424:	b10a      	cbz	r2, 801b42a <_printf_common+0x26>
 801b426:	3301      	adds	r3, #1
 801b428:	6033      	str	r3, [r6, #0]
 801b42a:	6823      	ldr	r3, [r4, #0]
 801b42c:	0699      	lsls	r1, r3, #26
 801b42e:	bf42      	ittt	mi
 801b430:	6833      	ldrmi	r3, [r6, #0]
 801b432:	3302      	addmi	r3, #2
 801b434:	6033      	strmi	r3, [r6, #0]
 801b436:	6825      	ldr	r5, [r4, #0]
 801b438:	f015 0506 	ands.w	r5, r5, #6
 801b43c:	d106      	bne.n	801b44c <_printf_common+0x48>
 801b43e:	f104 0a19 	add.w	sl, r4, #25
 801b442:	68e3      	ldr	r3, [r4, #12]
 801b444:	6832      	ldr	r2, [r6, #0]
 801b446:	1a9b      	subs	r3, r3, r2
 801b448:	42ab      	cmp	r3, r5
 801b44a:	dc26      	bgt.n	801b49a <_printf_common+0x96>
 801b44c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801b450:	1e13      	subs	r3, r2, #0
 801b452:	6822      	ldr	r2, [r4, #0]
 801b454:	bf18      	it	ne
 801b456:	2301      	movne	r3, #1
 801b458:	0692      	lsls	r2, r2, #26
 801b45a:	d42b      	bmi.n	801b4b4 <_printf_common+0xb0>
 801b45c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801b460:	4649      	mov	r1, r9
 801b462:	4638      	mov	r0, r7
 801b464:	47c0      	blx	r8
 801b466:	3001      	adds	r0, #1
 801b468:	d01e      	beq.n	801b4a8 <_printf_common+0xa4>
 801b46a:	6823      	ldr	r3, [r4, #0]
 801b46c:	6922      	ldr	r2, [r4, #16]
 801b46e:	f003 0306 	and.w	r3, r3, #6
 801b472:	2b04      	cmp	r3, #4
 801b474:	bf02      	ittt	eq
 801b476:	68e5      	ldreq	r5, [r4, #12]
 801b478:	6833      	ldreq	r3, [r6, #0]
 801b47a:	1aed      	subeq	r5, r5, r3
 801b47c:	68a3      	ldr	r3, [r4, #8]
 801b47e:	bf0c      	ite	eq
 801b480:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801b484:	2500      	movne	r5, #0
 801b486:	4293      	cmp	r3, r2
 801b488:	bfc4      	itt	gt
 801b48a:	1a9b      	subgt	r3, r3, r2
 801b48c:	18ed      	addgt	r5, r5, r3
 801b48e:	2600      	movs	r6, #0
 801b490:	341a      	adds	r4, #26
 801b492:	42b5      	cmp	r5, r6
 801b494:	d11a      	bne.n	801b4cc <_printf_common+0xc8>
 801b496:	2000      	movs	r0, #0
 801b498:	e008      	b.n	801b4ac <_printf_common+0xa8>
 801b49a:	2301      	movs	r3, #1
 801b49c:	4652      	mov	r2, sl
 801b49e:	4649      	mov	r1, r9
 801b4a0:	4638      	mov	r0, r7
 801b4a2:	47c0      	blx	r8
 801b4a4:	3001      	adds	r0, #1
 801b4a6:	d103      	bne.n	801b4b0 <_printf_common+0xac>
 801b4a8:	f04f 30ff 	mov.w	r0, #4294967295
 801b4ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b4b0:	3501      	adds	r5, #1
 801b4b2:	e7c6      	b.n	801b442 <_printf_common+0x3e>
 801b4b4:	18e1      	adds	r1, r4, r3
 801b4b6:	1c5a      	adds	r2, r3, #1
 801b4b8:	2030      	movs	r0, #48	; 0x30
 801b4ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801b4be:	4422      	add	r2, r4
 801b4c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801b4c4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801b4c8:	3302      	adds	r3, #2
 801b4ca:	e7c7      	b.n	801b45c <_printf_common+0x58>
 801b4cc:	2301      	movs	r3, #1
 801b4ce:	4622      	mov	r2, r4
 801b4d0:	4649      	mov	r1, r9
 801b4d2:	4638      	mov	r0, r7
 801b4d4:	47c0      	blx	r8
 801b4d6:	3001      	adds	r0, #1
 801b4d8:	d0e6      	beq.n	801b4a8 <_printf_common+0xa4>
 801b4da:	3601      	adds	r6, #1
 801b4dc:	e7d9      	b.n	801b492 <_printf_common+0x8e>
	...

0801b4e0 <_printf_i>:
 801b4e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801b4e4:	7e0f      	ldrb	r7, [r1, #24]
 801b4e6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801b4e8:	2f78      	cmp	r7, #120	; 0x78
 801b4ea:	4691      	mov	r9, r2
 801b4ec:	4680      	mov	r8, r0
 801b4ee:	460c      	mov	r4, r1
 801b4f0:	469a      	mov	sl, r3
 801b4f2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801b4f6:	d807      	bhi.n	801b508 <_printf_i+0x28>
 801b4f8:	2f62      	cmp	r7, #98	; 0x62
 801b4fa:	d80a      	bhi.n	801b512 <_printf_i+0x32>
 801b4fc:	2f00      	cmp	r7, #0
 801b4fe:	f000 80d4 	beq.w	801b6aa <_printf_i+0x1ca>
 801b502:	2f58      	cmp	r7, #88	; 0x58
 801b504:	f000 80c0 	beq.w	801b688 <_printf_i+0x1a8>
 801b508:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801b50c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801b510:	e03a      	b.n	801b588 <_printf_i+0xa8>
 801b512:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801b516:	2b15      	cmp	r3, #21
 801b518:	d8f6      	bhi.n	801b508 <_printf_i+0x28>
 801b51a:	a101      	add	r1, pc, #4	; (adr r1, 801b520 <_printf_i+0x40>)
 801b51c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801b520:	0801b579 	.word	0x0801b579
 801b524:	0801b58d 	.word	0x0801b58d
 801b528:	0801b509 	.word	0x0801b509
 801b52c:	0801b509 	.word	0x0801b509
 801b530:	0801b509 	.word	0x0801b509
 801b534:	0801b509 	.word	0x0801b509
 801b538:	0801b58d 	.word	0x0801b58d
 801b53c:	0801b509 	.word	0x0801b509
 801b540:	0801b509 	.word	0x0801b509
 801b544:	0801b509 	.word	0x0801b509
 801b548:	0801b509 	.word	0x0801b509
 801b54c:	0801b691 	.word	0x0801b691
 801b550:	0801b5b9 	.word	0x0801b5b9
 801b554:	0801b64b 	.word	0x0801b64b
 801b558:	0801b509 	.word	0x0801b509
 801b55c:	0801b509 	.word	0x0801b509
 801b560:	0801b6b3 	.word	0x0801b6b3
 801b564:	0801b509 	.word	0x0801b509
 801b568:	0801b5b9 	.word	0x0801b5b9
 801b56c:	0801b509 	.word	0x0801b509
 801b570:	0801b509 	.word	0x0801b509
 801b574:	0801b653 	.word	0x0801b653
 801b578:	682b      	ldr	r3, [r5, #0]
 801b57a:	1d1a      	adds	r2, r3, #4
 801b57c:	681b      	ldr	r3, [r3, #0]
 801b57e:	602a      	str	r2, [r5, #0]
 801b580:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801b584:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801b588:	2301      	movs	r3, #1
 801b58a:	e09f      	b.n	801b6cc <_printf_i+0x1ec>
 801b58c:	6820      	ldr	r0, [r4, #0]
 801b58e:	682b      	ldr	r3, [r5, #0]
 801b590:	0607      	lsls	r7, r0, #24
 801b592:	f103 0104 	add.w	r1, r3, #4
 801b596:	6029      	str	r1, [r5, #0]
 801b598:	d501      	bpl.n	801b59e <_printf_i+0xbe>
 801b59a:	681e      	ldr	r6, [r3, #0]
 801b59c:	e003      	b.n	801b5a6 <_printf_i+0xc6>
 801b59e:	0646      	lsls	r6, r0, #25
 801b5a0:	d5fb      	bpl.n	801b59a <_printf_i+0xba>
 801b5a2:	f9b3 6000 	ldrsh.w	r6, [r3]
 801b5a6:	2e00      	cmp	r6, #0
 801b5a8:	da03      	bge.n	801b5b2 <_printf_i+0xd2>
 801b5aa:	232d      	movs	r3, #45	; 0x2d
 801b5ac:	4276      	negs	r6, r6
 801b5ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801b5b2:	485a      	ldr	r0, [pc, #360]	; (801b71c <_printf_i+0x23c>)
 801b5b4:	230a      	movs	r3, #10
 801b5b6:	e012      	b.n	801b5de <_printf_i+0xfe>
 801b5b8:	682b      	ldr	r3, [r5, #0]
 801b5ba:	6820      	ldr	r0, [r4, #0]
 801b5bc:	1d19      	adds	r1, r3, #4
 801b5be:	6029      	str	r1, [r5, #0]
 801b5c0:	0605      	lsls	r5, r0, #24
 801b5c2:	d501      	bpl.n	801b5c8 <_printf_i+0xe8>
 801b5c4:	681e      	ldr	r6, [r3, #0]
 801b5c6:	e002      	b.n	801b5ce <_printf_i+0xee>
 801b5c8:	0641      	lsls	r1, r0, #25
 801b5ca:	d5fb      	bpl.n	801b5c4 <_printf_i+0xe4>
 801b5cc:	881e      	ldrh	r6, [r3, #0]
 801b5ce:	4853      	ldr	r0, [pc, #332]	; (801b71c <_printf_i+0x23c>)
 801b5d0:	2f6f      	cmp	r7, #111	; 0x6f
 801b5d2:	bf0c      	ite	eq
 801b5d4:	2308      	moveq	r3, #8
 801b5d6:	230a      	movne	r3, #10
 801b5d8:	2100      	movs	r1, #0
 801b5da:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801b5de:	6865      	ldr	r5, [r4, #4]
 801b5e0:	60a5      	str	r5, [r4, #8]
 801b5e2:	2d00      	cmp	r5, #0
 801b5e4:	bfa2      	ittt	ge
 801b5e6:	6821      	ldrge	r1, [r4, #0]
 801b5e8:	f021 0104 	bicge.w	r1, r1, #4
 801b5ec:	6021      	strge	r1, [r4, #0]
 801b5ee:	b90e      	cbnz	r6, 801b5f4 <_printf_i+0x114>
 801b5f0:	2d00      	cmp	r5, #0
 801b5f2:	d04b      	beq.n	801b68c <_printf_i+0x1ac>
 801b5f4:	4615      	mov	r5, r2
 801b5f6:	fbb6 f1f3 	udiv	r1, r6, r3
 801b5fa:	fb03 6711 	mls	r7, r3, r1, r6
 801b5fe:	5dc7      	ldrb	r7, [r0, r7]
 801b600:	f805 7d01 	strb.w	r7, [r5, #-1]!
 801b604:	4637      	mov	r7, r6
 801b606:	42bb      	cmp	r3, r7
 801b608:	460e      	mov	r6, r1
 801b60a:	d9f4      	bls.n	801b5f6 <_printf_i+0x116>
 801b60c:	2b08      	cmp	r3, #8
 801b60e:	d10b      	bne.n	801b628 <_printf_i+0x148>
 801b610:	6823      	ldr	r3, [r4, #0]
 801b612:	07de      	lsls	r6, r3, #31
 801b614:	d508      	bpl.n	801b628 <_printf_i+0x148>
 801b616:	6923      	ldr	r3, [r4, #16]
 801b618:	6861      	ldr	r1, [r4, #4]
 801b61a:	4299      	cmp	r1, r3
 801b61c:	bfde      	ittt	le
 801b61e:	2330      	movle	r3, #48	; 0x30
 801b620:	f805 3c01 	strble.w	r3, [r5, #-1]
 801b624:	f105 35ff 	addle.w	r5, r5, #4294967295
 801b628:	1b52      	subs	r2, r2, r5
 801b62a:	6122      	str	r2, [r4, #16]
 801b62c:	f8cd a000 	str.w	sl, [sp]
 801b630:	464b      	mov	r3, r9
 801b632:	aa03      	add	r2, sp, #12
 801b634:	4621      	mov	r1, r4
 801b636:	4640      	mov	r0, r8
 801b638:	f7ff fee4 	bl	801b404 <_printf_common>
 801b63c:	3001      	adds	r0, #1
 801b63e:	d14a      	bne.n	801b6d6 <_printf_i+0x1f6>
 801b640:	f04f 30ff 	mov.w	r0, #4294967295
 801b644:	b004      	add	sp, #16
 801b646:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b64a:	6823      	ldr	r3, [r4, #0]
 801b64c:	f043 0320 	orr.w	r3, r3, #32
 801b650:	6023      	str	r3, [r4, #0]
 801b652:	4833      	ldr	r0, [pc, #204]	; (801b720 <_printf_i+0x240>)
 801b654:	2778      	movs	r7, #120	; 0x78
 801b656:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801b65a:	6823      	ldr	r3, [r4, #0]
 801b65c:	6829      	ldr	r1, [r5, #0]
 801b65e:	061f      	lsls	r7, r3, #24
 801b660:	f851 6b04 	ldr.w	r6, [r1], #4
 801b664:	d402      	bmi.n	801b66c <_printf_i+0x18c>
 801b666:	065f      	lsls	r7, r3, #25
 801b668:	bf48      	it	mi
 801b66a:	b2b6      	uxthmi	r6, r6
 801b66c:	07df      	lsls	r7, r3, #31
 801b66e:	bf48      	it	mi
 801b670:	f043 0320 	orrmi.w	r3, r3, #32
 801b674:	6029      	str	r1, [r5, #0]
 801b676:	bf48      	it	mi
 801b678:	6023      	strmi	r3, [r4, #0]
 801b67a:	b91e      	cbnz	r6, 801b684 <_printf_i+0x1a4>
 801b67c:	6823      	ldr	r3, [r4, #0]
 801b67e:	f023 0320 	bic.w	r3, r3, #32
 801b682:	6023      	str	r3, [r4, #0]
 801b684:	2310      	movs	r3, #16
 801b686:	e7a7      	b.n	801b5d8 <_printf_i+0xf8>
 801b688:	4824      	ldr	r0, [pc, #144]	; (801b71c <_printf_i+0x23c>)
 801b68a:	e7e4      	b.n	801b656 <_printf_i+0x176>
 801b68c:	4615      	mov	r5, r2
 801b68e:	e7bd      	b.n	801b60c <_printf_i+0x12c>
 801b690:	682b      	ldr	r3, [r5, #0]
 801b692:	6826      	ldr	r6, [r4, #0]
 801b694:	6961      	ldr	r1, [r4, #20]
 801b696:	1d18      	adds	r0, r3, #4
 801b698:	6028      	str	r0, [r5, #0]
 801b69a:	0635      	lsls	r5, r6, #24
 801b69c:	681b      	ldr	r3, [r3, #0]
 801b69e:	d501      	bpl.n	801b6a4 <_printf_i+0x1c4>
 801b6a0:	6019      	str	r1, [r3, #0]
 801b6a2:	e002      	b.n	801b6aa <_printf_i+0x1ca>
 801b6a4:	0670      	lsls	r0, r6, #25
 801b6a6:	d5fb      	bpl.n	801b6a0 <_printf_i+0x1c0>
 801b6a8:	8019      	strh	r1, [r3, #0]
 801b6aa:	2300      	movs	r3, #0
 801b6ac:	6123      	str	r3, [r4, #16]
 801b6ae:	4615      	mov	r5, r2
 801b6b0:	e7bc      	b.n	801b62c <_printf_i+0x14c>
 801b6b2:	682b      	ldr	r3, [r5, #0]
 801b6b4:	1d1a      	adds	r2, r3, #4
 801b6b6:	602a      	str	r2, [r5, #0]
 801b6b8:	681d      	ldr	r5, [r3, #0]
 801b6ba:	6862      	ldr	r2, [r4, #4]
 801b6bc:	2100      	movs	r1, #0
 801b6be:	4628      	mov	r0, r5
 801b6c0:	f7e4 fe36 	bl	8000330 <memchr>
 801b6c4:	b108      	cbz	r0, 801b6ca <_printf_i+0x1ea>
 801b6c6:	1b40      	subs	r0, r0, r5
 801b6c8:	6060      	str	r0, [r4, #4]
 801b6ca:	6863      	ldr	r3, [r4, #4]
 801b6cc:	6123      	str	r3, [r4, #16]
 801b6ce:	2300      	movs	r3, #0
 801b6d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801b6d4:	e7aa      	b.n	801b62c <_printf_i+0x14c>
 801b6d6:	6923      	ldr	r3, [r4, #16]
 801b6d8:	462a      	mov	r2, r5
 801b6da:	4649      	mov	r1, r9
 801b6dc:	4640      	mov	r0, r8
 801b6de:	47d0      	blx	sl
 801b6e0:	3001      	adds	r0, #1
 801b6e2:	d0ad      	beq.n	801b640 <_printf_i+0x160>
 801b6e4:	6823      	ldr	r3, [r4, #0]
 801b6e6:	079b      	lsls	r3, r3, #30
 801b6e8:	d413      	bmi.n	801b712 <_printf_i+0x232>
 801b6ea:	68e0      	ldr	r0, [r4, #12]
 801b6ec:	9b03      	ldr	r3, [sp, #12]
 801b6ee:	4298      	cmp	r0, r3
 801b6f0:	bfb8      	it	lt
 801b6f2:	4618      	movlt	r0, r3
 801b6f4:	e7a6      	b.n	801b644 <_printf_i+0x164>
 801b6f6:	2301      	movs	r3, #1
 801b6f8:	4632      	mov	r2, r6
 801b6fa:	4649      	mov	r1, r9
 801b6fc:	4640      	mov	r0, r8
 801b6fe:	47d0      	blx	sl
 801b700:	3001      	adds	r0, #1
 801b702:	d09d      	beq.n	801b640 <_printf_i+0x160>
 801b704:	3501      	adds	r5, #1
 801b706:	68e3      	ldr	r3, [r4, #12]
 801b708:	9903      	ldr	r1, [sp, #12]
 801b70a:	1a5b      	subs	r3, r3, r1
 801b70c:	42ab      	cmp	r3, r5
 801b70e:	dcf2      	bgt.n	801b6f6 <_printf_i+0x216>
 801b710:	e7eb      	b.n	801b6ea <_printf_i+0x20a>
 801b712:	2500      	movs	r5, #0
 801b714:	f104 0619 	add.w	r6, r4, #25
 801b718:	e7f5      	b.n	801b706 <_printf_i+0x226>
 801b71a:	bf00      	nop
 801b71c:	08020474 	.word	0x08020474
 801b720:	08020485 	.word	0x08020485

0801b724 <_scanf_float>:
 801b724:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b728:	b087      	sub	sp, #28
 801b72a:	4617      	mov	r7, r2
 801b72c:	9303      	str	r3, [sp, #12]
 801b72e:	688b      	ldr	r3, [r1, #8]
 801b730:	1e5a      	subs	r2, r3, #1
 801b732:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801b736:	bf83      	ittte	hi
 801b738:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801b73c:	195b      	addhi	r3, r3, r5
 801b73e:	9302      	strhi	r3, [sp, #8]
 801b740:	2300      	movls	r3, #0
 801b742:	bf86      	itte	hi
 801b744:	f240 135d 	movwhi	r3, #349	; 0x15d
 801b748:	608b      	strhi	r3, [r1, #8]
 801b74a:	9302      	strls	r3, [sp, #8]
 801b74c:	680b      	ldr	r3, [r1, #0]
 801b74e:	468b      	mov	fp, r1
 801b750:	2500      	movs	r5, #0
 801b752:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 801b756:	f84b 3b1c 	str.w	r3, [fp], #28
 801b75a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801b75e:	4680      	mov	r8, r0
 801b760:	460c      	mov	r4, r1
 801b762:	465e      	mov	r6, fp
 801b764:	46aa      	mov	sl, r5
 801b766:	46a9      	mov	r9, r5
 801b768:	9501      	str	r5, [sp, #4]
 801b76a:	68a2      	ldr	r2, [r4, #8]
 801b76c:	b152      	cbz	r2, 801b784 <_scanf_float+0x60>
 801b76e:	683b      	ldr	r3, [r7, #0]
 801b770:	781b      	ldrb	r3, [r3, #0]
 801b772:	2b4e      	cmp	r3, #78	; 0x4e
 801b774:	d864      	bhi.n	801b840 <_scanf_float+0x11c>
 801b776:	2b40      	cmp	r3, #64	; 0x40
 801b778:	d83c      	bhi.n	801b7f4 <_scanf_float+0xd0>
 801b77a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 801b77e:	b2c8      	uxtb	r0, r1
 801b780:	280e      	cmp	r0, #14
 801b782:	d93a      	bls.n	801b7fa <_scanf_float+0xd6>
 801b784:	f1b9 0f00 	cmp.w	r9, #0
 801b788:	d003      	beq.n	801b792 <_scanf_float+0x6e>
 801b78a:	6823      	ldr	r3, [r4, #0]
 801b78c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 801b790:	6023      	str	r3, [r4, #0]
 801b792:	f10a 3aff 	add.w	sl, sl, #4294967295
 801b796:	f1ba 0f01 	cmp.w	sl, #1
 801b79a:	f200 8113 	bhi.w	801b9c4 <_scanf_float+0x2a0>
 801b79e:	455e      	cmp	r6, fp
 801b7a0:	f200 8105 	bhi.w	801b9ae <_scanf_float+0x28a>
 801b7a4:	2501      	movs	r5, #1
 801b7a6:	4628      	mov	r0, r5
 801b7a8:	b007      	add	sp, #28
 801b7aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b7ae:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 801b7b2:	2a0d      	cmp	r2, #13
 801b7b4:	d8e6      	bhi.n	801b784 <_scanf_float+0x60>
 801b7b6:	a101      	add	r1, pc, #4	; (adr r1, 801b7bc <_scanf_float+0x98>)
 801b7b8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801b7bc:	0801b8fb 	.word	0x0801b8fb
 801b7c0:	0801b785 	.word	0x0801b785
 801b7c4:	0801b785 	.word	0x0801b785
 801b7c8:	0801b785 	.word	0x0801b785
 801b7cc:	0801b95b 	.word	0x0801b95b
 801b7d0:	0801b933 	.word	0x0801b933
 801b7d4:	0801b785 	.word	0x0801b785
 801b7d8:	0801b785 	.word	0x0801b785
 801b7dc:	0801b909 	.word	0x0801b909
 801b7e0:	0801b785 	.word	0x0801b785
 801b7e4:	0801b785 	.word	0x0801b785
 801b7e8:	0801b785 	.word	0x0801b785
 801b7ec:	0801b785 	.word	0x0801b785
 801b7f0:	0801b8c1 	.word	0x0801b8c1
 801b7f4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 801b7f8:	e7db      	b.n	801b7b2 <_scanf_float+0x8e>
 801b7fa:	290e      	cmp	r1, #14
 801b7fc:	d8c2      	bhi.n	801b784 <_scanf_float+0x60>
 801b7fe:	a001      	add	r0, pc, #4	; (adr r0, 801b804 <_scanf_float+0xe0>)
 801b800:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 801b804:	0801b8b3 	.word	0x0801b8b3
 801b808:	0801b785 	.word	0x0801b785
 801b80c:	0801b8b3 	.word	0x0801b8b3
 801b810:	0801b947 	.word	0x0801b947
 801b814:	0801b785 	.word	0x0801b785
 801b818:	0801b861 	.word	0x0801b861
 801b81c:	0801b89d 	.word	0x0801b89d
 801b820:	0801b89d 	.word	0x0801b89d
 801b824:	0801b89d 	.word	0x0801b89d
 801b828:	0801b89d 	.word	0x0801b89d
 801b82c:	0801b89d 	.word	0x0801b89d
 801b830:	0801b89d 	.word	0x0801b89d
 801b834:	0801b89d 	.word	0x0801b89d
 801b838:	0801b89d 	.word	0x0801b89d
 801b83c:	0801b89d 	.word	0x0801b89d
 801b840:	2b6e      	cmp	r3, #110	; 0x6e
 801b842:	d809      	bhi.n	801b858 <_scanf_float+0x134>
 801b844:	2b60      	cmp	r3, #96	; 0x60
 801b846:	d8b2      	bhi.n	801b7ae <_scanf_float+0x8a>
 801b848:	2b54      	cmp	r3, #84	; 0x54
 801b84a:	d077      	beq.n	801b93c <_scanf_float+0x218>
 801b84c:	2b59      	cmp	r3, #89	; 0x59
 801b84e:	d199      	bne.n	801b784 <_scanf_float+0x60>
 801b850:	2d07      	cmp	r5, #7
 801b852:	d197      	bne.n	801b784 <_scanf_float+0x60>
 801b854:	2508      	movs	r5, #8
 801b856:	e029      	b.n	801b8ac <_scanf_float+0x188>
 801b858:	2b74      	cmp	r3, #116	; 0x74
 801b85a:	d06f      	beq.n	801b93c <_scanf_float+0x218>
 801b85c:	2b79      	cmp	r3, #121	; 0x79
 801b85e:	e7f6      	b.n	801b84e <_scanf_float+0x12a>
 801b860:	6821      	ldr	r1, [r4, #0]
 801b862:	05c8      	lsls	r0, r1, #23
 801b864:	d51a      	bpl.n	801b89c <_scanf_float+0x178>
 801b866:	9b02      	ldr	r3, [sp, #8]
 801b868:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 801b86c:	6021      	str	r1, [r4, #0]
 801b86e:	f109 0901 	add.w	r9, r9, #1
 801b872:	b11b      	cbz	r3, 801b87c <_scanf_float+0x158>
 801b874:	3b01      	subs	r3, #1
 801b876:	3201      	adds	r2, #1
 801b878:	9302      	str	r3, [sp, #8]
 801b87a:	60a2      	str	r2, [r4, #8]
 801b87c:	68a3      	ldr	r3, [r4, #8]
 801b87e:	3b01      	subs	r3, #1
 801b880:	60a3      	str	r3, [r4, #8]
 801b882:	6923      	ldr	r3, [r4, #16]
 801b884:	3301      	adds	r3, #1
 801b886:	6123      	str	r3, [r4, #16]
 801b888:	687b      	ldr	r3, [r7, #4]
 801b88a:	3b01      	subs	r3, #1
 801b88c:	2b00      	cmp	r3, #0
 801b88e:	607b      	str	r3, [r7, #4]
 801b890:	f340 8084 	ble.w	801b99c <_scanf_float+0x278>
 801b894:	683b      	ldr	r3, [r7, #0]
 801b896:	3301      	adds	r3, #1
 801b898:	603b      	str	r3, [r7, #0]
 801b89a:	e766      	b.n	801b76a <_scanf_float+0x46>
 801b89c:	eb1a 0f05 	cmn.w	sl, r5
 801b8a0:	f47f af70 	bne.w	801b784 <_scanf_float+0x60>
 801b8a4:	6822      	ldr	r2, [r4, #0]
 801b8a6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 801b8aa:	6022      	str	r2, [r4, #0]
 801b8ac:	f806 3b01 	strb.w	r3, [r6], #1
 801b8b0:	e7e4      	b.n	801b87c <_scanf_float+0x158>
 801b8b2:	6822      	ldr	r2, [r4, #0]
 801b8b4:	0610      	lsls	r0, r2, #24
 801b8b6:	f57f af65 	bpl.w	801b784 <_scanf_float+0x60>
 801b8ba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 801b8be:	e7f4      	b.n	801b8aa <_scanf_float+0x186>
 801b8c0:	f1ba 0f00 	cmp.w	sl, #0
 801b8c4:	d10e      	bne.n	801b8e4 <_scanf_float+0x1c0>
 801b8c6:	f1b9 0f00 	cmp.w	r9, #0
 801b8ca:	d10e      	bne.n	801b8ea <_scanf_float+0x1c6>
 801b8cc:	6822      	ldr	r2, [r4, #0]
 801b8ce:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 801b8d2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 801b8d6:	d108      	bne.n	801b8ea <_scanf_float+0x1c6>
 801b8d8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801b8dc:	6022      	str	r2, [r4, #0]
 801b8de:	f04f 0a01 	mov.w	sl, #1
 801b8e2:	e7e3      	b.n	801b8ac <_scanf_float+0x188>
 801b8e4:	f1ba 0f02 	cmp.w	sl, #2
 801b8e8:	d055      	beq.n	801b996 <_scanf_float+0x272>
 801b8ea:	2d01      	cmp	r5, #1
 801b8ec:	d002      	beq.n	801b8f4 <_scanf_float+0x1d0>
 801b8ee:	2d04      	cmp	r5, #4
 801b8f0:	f47f af48 	bne.w	801b784 <_scanf_float+0x60>
 801b8f4:	3501      	adds	r5, #1
 801b8f6:	b2ed      	uxtb	r5, r5
 801b8f8:	e7d8      	b.n	801b8ac <_scanf_float+0x188>
 801b8fa:	f1ba 0f01 	cmp.w	sl, #1
 801b8fe:	f47f af41 	bne.w	801b784 <_scanf_float+0x60>
 801b902:	f04f 0a02 	mov.w	sl, #2
 801b906:	e7d1      	b.n	801b8ac <_scanf_float+0x188>
 801b908:	b97d      	cbnz	r5, 801b92a <_scanf_float+0x206>
 801b90a:	f1b9 0f00 	cmp.w	r9, #0
 801b90e:	f47f af3c 	bne.w	801b78a <_scanf_float+0x66>
 801b912:	6822      	ldr	r2, [r4, #0]
 801b914:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 801b918:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 801b91c:	f47f af39 	bne.w	801b792 <_scanf_float+0x6e>
 801b920:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801b924:	6022      	str	r2, [r4, #0]
 801b926:	2501      	movs	r5, #1
 801b928:	e7c0      	b.n	801b8ac <_scanf_float+0x188>
 801b92a:	2d03      	cmp	r5, #3
 801b92c:	d0e2      	beq.n	801b8f4 <_scanf_float+0x1d0>
 801b92e:	2d05      	cmp	r5, #5
 801b930:	e7de      	b.n	801b8f0 <_scanf_float+0x1cc>
 801b932:	2d02      	cmp	r5, #2
 801b934:	f47f af26 	bne.w	801b784 <_scanf_float+0x60>
 801b938:	2503      	movs	r5, #3
 801b93a:	e7b7      	b.n	801b8ac <_scanf_float+0x188>
 801b93c:	2d06      	cmp	r5, #6
 801b93e:	f47f af21 	bne.w	801b784 <_scanf_float+0x60>
 801b942:	2507      	movs	r5, #7
 801b944:	e7b2      	b.n	801b8ac <_scanf_float+0x188>
 801b946:	6822      	ldr	r2, [r4, #0]
 801b948:	0591      	lsls	r1, r2, #22
 801b94a:	f57f af1b 	bpl.w	801b784 <_scanf_float+0x60>
 801b94e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 801b952:	6022      	str	r2, [r4, #0]
 801b954:	f8cd 9004 	str.w	r9, [sp, #4]
 801b958:	e7a8      	b.n	801b8ac <_scanf_float+0x188>
 801b95a:	6822      	ldr	r2, [r4, #0]
 801b95c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 801b960:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 801b964:	d006      	beq.n	801b974 <_scanf_float+0x250>
 801b966:	0550      	lsls	r0, r2, #21
 801b968:	f57f af0c 	bpl.w	801b784 <_scanf_float+0x60>
 801b96c:	f1b9 0f00 	cmp.w	r9, #0
 801b970:	f43f af0f 	beq.w	801b792 <_scanf_float+0x6e>
 801b974:	0591      	lsls	r1, r2, #22
 801b976:	bf58      	it	pl
 801b978:	9901      	ldrpl	r1, [sp, #4]
 801b97a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801b97e:	bf58      	it	pl
 801b980:	eba9 0101 	subpl.w	r1, r9, r1
 801b984:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 801b988:	bf58      	it	pl
 801b98a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801b98e:	6022      	str	r2, [r4, #0]
 801b990:	f04f 0900 	mov.w	r9, #0
 801b994:	e78a      	b.n	801b8ac <_scanf_float+0x188>
 801b996:	f04f 0a03 	mov.w	sl, #3
 801b99a:	e787      	b.n	801b8ac <_scanf_float+0x188>
 801b99c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801b9a0:	4639      	mov	r1, r7
 801b9a2:	4640      	mov	r0, r8
 801b9a4:	4798      	blx	r3
 801b9a6:	2800      	cmp	r0, #0
 801b9a8:	f43f aedf 	beq.w	801b76a <_scanf_float+0x46>
 801b9ac:	e6ea      	b.n	801b784 <_scanf_float+0x60>
 801b9ae:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801b9b2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801b9b6:	463a      	mov	r2, r7
 801b9b8:	4640      	mov	r0, r8
 801b9ba:	4798      	blx	r3
 801b9bc:	6923      	ldr	r3, [r4, #16]
 801b9be:	3b01      	subs	r3, #1
 801b9c0:	6123      	str	r3, [r4, #16]
 801b9c2:	e6ec      	b.n	801b79e <_scanf_float+0x7a>
 801b9c4:	1e6b      	subs	r3, r5, #1
 801b9c6:	2b06      	cmp	r3, #6
 801b9c8:	d825      	bhi.n	801ba16 <_scanf_float+0x2f2>
 801b9ca:	2d02      	cmp	r5, #2
 801b9cc:	d836      	bhi.n	801ba3c <_scanf_float+0x318>
 801b9ce:	455e      	cmp	r6, fp
 801b9d0:	f67f aee8 	bls.w	801b7a4 <_scanf_float+0x80>
 801b9d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801b9d8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801b9dc:	463a      	mov	r2, r7
 801b9de:	4640      	mov	r0, r8
 801b9e0:	4798      	blx	r3
 801b9e2:	6923      	ldr	r3, [r4, #16]
 801b9e4:	3b01      	subs	r3, #1
 801b9e6:	6123      	str	r3, [r4, #16]
 801b9e8:	e7f1      	b.n	801b9ce <_scanf_float+0x2aa>
 801b9ea:	9802      	ldr	r0, [sp, #8]
 801b9ec:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801b9f0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 801b9f4:	9002      	str	r0, [sp, #8]
 801b9f6:	463a      	mov	r2, r7
 801b9f8:	4640      	mov	r0, r8
 801b9fa:	4798      	blx	r3
 801b9fc:	6923      	ldr	r3, [r4, #16]
 801b9fe:	3b01      	subs	r3, #1
 801ba00:	6123      	str	r3, [r4, #16]
 801ba02:	f10a 3aff 	add.w	sl, sl, #4294967295
 801ba06:	fa5f fa8a 	uxtb.w	sl, sl
 801ba0a:	f1ba 0f02 	cmp.w	sl, #2
 801ba0e:	d1ec      	bne.n	801b9ea <_scanf_float+0x2c6>
 801ba10:	3d03      	subs	r5, #3
 801ba12:	b2ed      	uxtb	r5, r5
 801ba14:	1b76      	subs	r6, r6, r5
 801ba16:	6823      	ldr	r3, [r4, #0]
 801ba18:	05da      	lsls	r2, r3, #23
 801ba1a:	d52f      	bpl.n	801ba7c <_scanf_float+0x358>
 801ba1c:	055b      	lsls	r3, r3, #21
 801ba1e:	d510      	bpl.n	801ba42 <_scanf_float+0x31e>
 801ba20:	455e      	cmp	r6, fp
 801ba22:	f67f aebf 	bls.w	801b7a4 <_scanf_float+0x80>
 801ba26:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801ba2a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801ba2e:	463a      	mov	r2, r7
 801ba30:	4640      	mov	r0, r8
 801ba32:	4798      	blx	r3
 801ba34:	6923      	ldr	r3, [r4, #16]
 801ba36:	3b01      	subs	r3, #1
 801ba38:	6123      	str	r3, [r4, #16]
 801ba3a:	e7f1      	b.n	801ba20 <_scanf_float+0x2fc>
 801ba3c:	46aa      	mov	sl, r5
 801ba3e:	9602      	str	r6, [sp, #8]
 801ba40:	e7df      	b.n	801ba02 <_scanf_float+0x2de>
 801ba42:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801ba46:	6923      	ldr	r3, [r4, #16]
 801ba48:	2965      	cmp	r1, #101	; 0x65
 801ba4a:	f103 33ff 	add.w	r3, r3, #4294967295
 801ba4e:	f106 35ff 	add.w	r5, r6, #4294967295
 801ba52:	6123      	str	r3, [r4, #16]
 801ba54:	d00c      	beq.n	801ba70 <_scanf_float+0x34c>
 801ba56:	2945      	cmp	r1, #69	; 0x45
 801ba58:	d00a      	beq.n	801ba70 <_scanf_float+0x34c>
 801ba5a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801ba5e:	463a      	mov	r2, r7
 801ba60:	4640      	mov	r0, r8
 801ba62:	4798      	blx	r3
 801ba64:	6923      	ldr	r3, [r4, #16]
 801ba66:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801ba6a:	3b01      	subs	r3, #1
 801ba6c:	1eb5      	subs	r5, r6, #2
 801ba6e:	6123      	str	r3, [r4, #16]
 801ba70:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801ba74:	463a      	mov	r2, r7
 801ba76:	4640      	mov	r0, r8
 801ba78:	4798      	blx	r3
 801ba7a:	462e      	mov	r6, r5
 801ba7c:	6825      	ldr	r5, [r4, #0]
 801ba7e:	f015 0510 	ands.w	r5, r5, #16
 801ba82:	d14d      	bne.n	801bb20 <_scanf_float+0x3fc>
 801ba84:	7035      	strb	r5, [r6, #0]
 801ba86:	6823      	ldr	r3, [r4, #0]
 801ba88:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801ba8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801ba90:	d11a      	bne.n	801bac8 <_scanf_float+0x3a4>
 801ba92:	9b01      	ldr	r3, [sp, #4]
 801ba94:	454b      	cmp	r3, r9
 801ba96:	eba3 0209 	sub.w	r2, r3, r9
 801ba9a:	d122      	bne.n	801bae2 <_scanf_float+0x3be>
 801ba9c:	2200      	movs	r2, #0
 801ba9e:	4659      	mov	r1, fp
 801baa0:	4640      	mov	r0, r8
 801baa2:	f002 fb9f 	bl	801e1e4 <_strtod_r>
 801baa6:	9b03      	ldr	r3, [sp, #12]
 801baa8:	6821      	ldr	r1, [r4, #0]
 801baaa:	681b      	ldr	r3, [r3, #0]
 801baac:	f011 0f02 	tst.w	r1, #2
 801bab0:	f103 0204 	add.w	r2, r3, #4
 801bab4:	d020      	beq.n	801baf8 <_scanf_float+0x3d4>
 801bab6:	9903      	ldr	r1, [sp, #12]
 801bab8:	600a      	str	r2, [r1, #0]
 801baba:	681b      	ldr	r3, [r3, #0]
 801babc:	ed83 0b00 	vstr	d0, [r3]
 801bac0:	68e3      	ldr	r3, [r4, #12]
 801bac2:	3301      	adds	r3, #1
 801bac4:	60e3      	str	r3, [r4, #12]
 801bac6:	e66e      	b.n	801b7a6 <_scanf_float+0x82>
 801bac8:	9b04      	ldr	r3, [sp, #16]
 801baca:	2b00      	cmp	r3, #0
 801bacc:	d0e6      	beq.n	801ba9c <_scanf_float+0x378>
 801bace:	9905      	ldr	r1, [sp, #20]
 801bad0:	230a      	movs	r3, #10
 801bad2:	462a      	mov	r2, r5
 801bad4:	3101      	adds	r1, #1
 801bad6:	4640      	mov	r0, r8
 801bad8:	f002 fc0c 	bl	801e2f4 <_strtol_r>
 801badc:	9b04      	ldr	r3, [sp, #16]
 801bade:	9e05      	ldr	r6, [sp, #20]
 801bae0:	1ac2      	subs	r2, r0, r3
 801bae2:	f204 136f 	addw	r3, r4, #367	; 0x16f
 801bae6:	429e      	cmp	r6, r3
 801bae8:	bf28      	it	cs
 801baea:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 801baee:	490d      	ldr	r1, [pc, #52]	; (801bb24 <_scanf_float+0x400>)
 801baf0:	4630      	mov	r0, r6
 801baf2:	f000 f8dd 	bl	801bcb0 <siprintf>
 801baf6:	e7d1      	b.n	801ba9c <_scanf_float+0x378>
 801baf8:	f011 0f04 	tst.w	r1, #4
 801bafc:	9903      	ldr	r1, [sp, #12]
 801bafe:	600a      	str	r2, [r1, #0]
 801bb00:	d1db      	bne.n	801baba <_scanf_float+0x396>
 801bb02:	eeb4 0b40 	vcmp.f64	d0, d0
 801bb06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bb0a:	681e      	ldr	r6, [r3, #0]
 801bb0c:	d705      	bvc.n	801bb1a <_scanf_float+0x3f6>
 801bb0e:	4806      	ldr	r0, [pc, #24]	; (801bb28 <_scanf_float+0x404>)
 801bb10:	f000 f9f6 	bl	801bf00 <nanf>
 801bb14:	ed86 0a00 	vstr	s0, [r6]
 801bb18:	e7d2      	b.n	801bac0 <_scanf_float+0x39c>
 801bb1a:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801bb1e:	e7f9      	b.n	801bb14 <_scanf_float+0x3f0>
 801bb20:	2500      	movs	r5, #0
 801bb22:	e640      	b.n	801b7a6 <_scanf_float+0x82>
 801bb24:	08020496 	.word	0x08020496
 801bb28:	08020848 	.word	0x08020848

0801bb2c <std>:
 801bb2c:	2300      	movs	r3, #0
 801bb2e:	b510      	push	{r4, lr}
 801bb30:	4604      	mov	r4, r0
 801bb32:	e9c0 3300 	strd	r3, r3, [r0]
 801bb36:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801bb3a:	6083      	str	r3, [r0, #8]
 801bb3c:	8181      	strh	r1, [r0, #12]
 801bb3e:	6643      	str	r3, [r0, #100]	; 0x64
 801bb40:	81c2      	strh	r2, [r0, #14]
 801bb42:	6183      	str	r3, [r0, #24]
 801bb44:	4619      	mov	r1, r3
 801bb46:	2208      	movs	r2, #8
 801bb48:	305c      	adds	r0, #92	; 0x5c
 801bb4a:	f000 f942 	bl	801bdd2 <memset>
 801bb4e:	4b0d      	ldr	r3, [pc, #52]	; (801bb84 <std+0x58>)
 801bb50:	6263      	str	r3, [r4, #36]	; 0x24
 801bb52:	4b0d      	ldr	r3, [pc, #52]	; (801bb88 <std+0x5c>)
 801bb54:	62a3      	str	r3, [r4, #40]	; 0x28
 801bb56:	4b0d      	ldr	r3, [pc, #52]	; (801bb8c <std+0x60>)
 801bb58:	62e3      	str	r3, [r4, #44]	; 0x2c
 801bb5a:	4b0d      	ldr	r3, [pc, #52]	; (801bb90 <std+0x64>)
 801bb5c:	6323      	str	r3, [r4, #48]	; 0x30
 801bb5e:	4b0d      	ldr	r3, [pc, #52]	; (801bb94 <std+0x68>)
 801bb60:	6224      	str	r4, [r4, #32]
 801bb62:	429c      	cmp	r4, r3
 801bb64:	d006      	beq.n	801bb74 <std+0x48>
 801bb66:	f103 0268 	add.w	r2, r3, #104	; 0x68
 801bb6a:	4294      	cmp	r4, r2
 801bb6c:	d002      	beq.n	801bb74 <std+0x48>
 801bb6e:	33d0      	adds	r3, #208	; 0xd0
 801bb70:	429c      	cmp	r4, r3
 801bb72:	d105      	bne.n	801bb80 <std+0x54>
 801bb74:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801bb78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801bb7c:	f000 b9a6 	b.w	801becc <__retarget_lock_init_recursive>
 801bb80:	bd10      	pop	{r4, pc}
 801bb82:	bf00      	nop
 801bb84:	0801bd49 	.word	0x0801bd49
 801bb88:	0801bd6f 	.word	0x0801bd6f
 801bb8c:	0801bda7 	.word	0x0801bda7
 801bb90:	0801bdcb 	.word	0x0801bdcb
 801bb94:	240034e4 	.word	0x240034e4

0801bb98 <stdio_exit_handler>:
 801bb98:	4a02      	ldr	r2, [pc, #8]	; (801bba4 <stdio_exit_handler+0xc>)
 801bb9a:	4903      	ldr	r1, [pc, #12]	; (801bba8 <stdio_exit_handler+0x10>)
 801bb9c:	4803      	ldr	r0, [pc, #12]	; (801bbac <stdio_exit_handler+0x14>)
 801bb9e:	f000 b869 	b.w	801bc74 <_fwalk_sglue>
 801bba2:	bf00      	nop
 801bba4:	24000100 	.word	0x24000100
 801bba8:	0801ecf5 	.word	0x0801ecf5
 801bbac:	2400010c 	.word	0x2400010c

0801bbb0 <cleanup_stdio>:
 801bbb0:	6841      	ldr	r1, [r0, #4]
 801bbb2:	4b0c      	ldr	r3, [pc, #48]	; (801bbe4 <cleanup_stdio+0x34>)
 801bbb4:	4299      	cmp	r1, r3
 801bbb6:	b510      	push	{r4, lr}
 801bbb8:	4604      	mov	r4, r0
 801bbba:	d001      	beq.n	801bbc0 <cleanup_stdio+0x10>
 801bbbc:	f003 f89a 	bl	801ecf4 <_fflush_r>
 801bbc0:	68a1      	ldr	r1, [r4, #8]
 801bbc2:	4b09      	ldr	r3, [pc, #36]	; (801bbe8 <cleanup_stdio+0x38>)
 801bbc4:	4299      	cmp	r1, r3
 801bbc6:	d002      	beq.n	801bbce <cleanup_stdio+0x1e>
 801bbc8:	4620      	mov	r0, r4
 801bbca:	f003 f893 	bl	801ecf4 <_fflush_r>
 801bbce:	68e1      	ldr	r1, [r4, #12]
 801bbd0:	4b06      	ldr	r3, [pc, #24]	; (801bbec <cleanup_stdio+0x3c>)
 801bbd2:	4299      	cmp	r1, r3
 801bbd4:	d004      	beq.n	801bbe0 <cleanup_stdio+0x30>
 801bbd6:	4620      	mov	r0, r4
 801bbd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801bbdc:	f003 b88a 	b.w	801ecf4 <_fflush_r>
 801bbe0:	bd10      	pop	{r4, pc}
 801bbe2:	bf00      	nop
 801bbe4:	240034e4 	.word	0x240034e4
 801bbe8:	2400354c 	.word	0x2400354c
 801bbec:	240035b4 	.word	0x240035b4

0801bbf0 <global_stdio_init.part.0>:
 801bbf0:	b510      	push	{r4, lr}
 801bbf2:	4b0b      	ldr	r3, [pc, #44]	; (801bc20 <global_stdio_init.part.0+0x30>)
 801bbf4:	4c0b      	ldr	r4, [pc, #44]	; (801bc24 <global_stdio_init.part.0+0x34>)
 801bbf6:	4a0c      	ldr	r2, [pc, #48]	; (801bc28 <global_stdio_init.part.0+0x38>)
 801bbf8:	601a      	str	r2, [r3, #0]
 801bbfa:	4620      	mov	r0, r4
 801bbfc:	2200      	movs	r2, #0
 801bbfe:	2104      	movs	r1, #4
 801bc00:	f7ff ff94 	bl	801bb2c <std>
 801bc04:	f104 0068 	add.w	r0, r4, #104	; 0x68
 801bc08:	2201      	movs	r2, #1
 801bc0a:	2109      	movs	r1, #9
 801bc0c:	f7ff ff8e 	bl	801bb2c <std>
 801bc10:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 801bc14:	2202      	movs	r2, #2
 801bc16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801bc1a:	2112      	movs	r1, #18
 801bc1c:	f7ff bf86 	b.w	801bb2c <std>
 801bc20:	2400361c 	.word	0x2400361c
 801bc24:	240034e4 	.word	0x240034e4
 801bc28:	0801bb99 	.word	0x0801bb99

0801bc2c <__sfp_lock_acquire>:
 801bc2c:	4801      	ldr	r0, [pc, #4]	; (801bc34 <__sfp_lock_acquire+0x8>)
 801bc2e:	f000 b94e 	b.w	801bece <__retarget_lock_acquire_recursive>
 801bc32:	bf00      	nop
 801bc34:	24003625 	.word	0x24003625

0801bc38 <__sfp_lock_release>:
 801bc38:	4801      	ldr	r0, [pc, #4]	; (801bc40 <__sfp_lock_release+0x8>)
 801bc3a:	f000 b949 	b.w	801bed0 <__retarget_lock_release_recursive>
 801bc3e:	bf00      	nop
 801bc40:	24003625 	.word	0x24003625

0801bc44 <__sinit>:
 801bc44:	b510      	push	{r4, lr}
 801bc46:	4604      	mov	r4, r0
 801bc48:	f7ff fff0 	bl	801bc2c <__sfp_lock_acquire>
 801bc4c:	6a23      	ldr	r3, [r4, #32]
 801bc4e:	b11b      	cbz	r3, 801bc58 <__sinit+0x14>
 801bc50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801bc54:	f7ff bff0 	b.w	801bc38 <__sfp_lock_release>
 801bc58:	4b04      	ldr	r3, [pc, #16]	; (801bc6c <__sinit+0x28>)
 801bc5a:	6223      	str	r3, [r4, #32]
 801bc5c:	4b04      	ldr	r3, [pc, #16]	; (801bc70 <__sinit+0x2c>)
 801bc5e:	681b      	ldr	r3, [r3, #0]
 801bc60:	2b00      	cmp	r3, #0
 801bc62:	d1f5      	bne.n	801bc50 <__sinit+0xc>
 801bc64:	f7ff ffc4 	bl	801bbf0 <global_stdio_init.part.0>
 801bc68:	e7f2      	b.n	801bc50 <__sinit+0xc>
 801bc6a:	bf00      	nop
 801bc6c:	0801bbb1 	.word	0x0801bbb1
 801bc70:	2400361c 	.word	0x2400361c

0801bc74 <_fwalk_sglue>:
 801bc74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801bc78:	4607      	mov	r7, r0
 801bc7a:	4688      	mov	r8, r1
 801bc7c:	4614      	mov	r4, r2
 801bc7e:	2600      	movs	r6, #0
 801bc80:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801bc84:	f1b9 0901 	subs.w	r9, r9, #1
 801bc88:	d505      	bpl.n	801bc96 <_fwalk_sglue+0x22>
 801bc8a:	6824      	ldr	r4, [r4, #0]
 801bc8c:	2c00      	cmp	r4, #0
 801bc8e:	d1f7      	bne.n	801bc80 <_fwalk_sglue+0xc>
 801bc90:	4630      	mov	r0, r6
 801bc92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801bc96:	89ab      	ldrh	r3, [r5, #12]
 801bc98:	2b01      	cmp	r3, #1
 801bc9a:	d907      	bls.n	801bcac <_fwalk_sglue+0x38>
 801bc9c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801bca0:	3301      	adds	r3, #1
 801bca2:	d003      	beq.n	801bcac <_fwalk_sglue+0x38>
 801bca4:	4629      	mov	r1, r5
 801bca6:	4638      	mov	r0, r7
 801bca8:	47c0      	blx	r8
 801bcaa:	4306      	orrs	r6, r0
 801bcac:	3568      	adds	r5, #104	; 0x68
 801bcae:	e7e9      	b.n	801bc84 <_fwalk_sglue+0x10>

0801bcb0 <siprintf>:
 801bcb0:	b40e      	push	{r1, r2, r3}
 801bcb2:	b500      	push	{lr}
 801bcb4:	b09c      	sub	sp, #112	; 0x70
 801bcb6:	ab1d      	add	r3, sp, #116	; 0x74
 801bcb8:	9002      	str	r0, [sp, #8]
 801bcba:	9006      	str	r0, [sp, #24]
 801bcbc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801bcc0:	4809      	ldr	r0, [pc, #36]	; (801bce8 <siprintf+0x38>)
 801bcc2:	9107      	str	r1, [sp, #28]
 801bcc4:	9104      	str	r1, [sp, #16]
 801bcc6:	4909      	ldr	r1, [pc, #36]	; (801bcec <siprintf+0x3c>)
 801bcc8:	f853 2b04 	ldr.w	r2, [r3], #4
 801bccc:	9105      	str	r1, [sp, #20]
 801bcce:	6800      	ldr	r0, [r0, #0]
 801bcd0:	9301      	str	r3, [sp, #4]
 801bcd2:	a902      	add	r1, sp, #8
 801bcd4:	f002 fb6a 	bl	801e3ac <_svfiprintf_r>
 801bcd8:	9b02      	ldr	r3, [sp, #8]
 801bcda:	2200      	movs	r2, #0
 801bcdc:	701a      	strb	r2, [r3, #0]
 801bcde:	b01c      	add	sp, #112	; 0x70
 801bce0:	f85d eb04 	ldr.w	lr, [sp], #4
 801bce4:	b003      	add	sp, #12
 801bce6:	4770      	bx	lr
 801bce8:	24000158 	.word	0x24000158
 801bcec:	ffff0208 	.word	0xffff0208

0801bcf0 <siscanf>:
 801bcf0:	b40e      	push	{r1, r2, r3}
 801bcf2:	b510      	push	{r4, lr}
 801bcf4:	b09f      	sub	sp, #124	; 0x7c
 801bcf6:	ac21      	add	r4, sp, #132	; 0x84
 801bcf8:	f44f 7101 	mov.w	r1, #516	; 0x204
 801bcfc:	f854 2b04 	ldr.w	r2, [r4], #4
 801bd00:	9201      	str	r2, [sp, #4]
 801bd02:	f8ad 101c 	strh.w	r1, [sp, #28]
 801bd06:	9004      	str	r0, [sp, #16]
 801bd08:	9008      	str	r0, [sp, #32]
 801bd0a:	f7e4 fb61 	bl	80003d0 <strlen>
 801bd0e:	4b0c      	ldr	r3, [pc, #48]	; (801bd40 <siscanf+0x50>)
 801bd10:	9005      	str	r0, [sp, #20]
 801bd12:	9009      	str	r0, [sp, #36]	; 0x24
 801bd14:	930d      	str	r3, [sp, #52]	; 0x34
 801bd16:	480b      	ldr	r0, [pc, #44]	; (801bd44 <siscanf+0x54>)
 801bd18:	9a01      	ldr	r2, [sp, #4]
 801bd1a:	6800      	ldr	r0, [r0, #0]
 801bd1c:	9403      	str	r4, [sp, #12]
 801bd1e:	2300      	movs	r3, #0
 801bd20:	9311      	str	r3, [sp, #68]	; 0x44
 801bd22:	9316      	str	r3, [sp, #88]	; 0x58
 801bd24:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801bd28:	f8ad 301e 	strh.w	r3, [sp, #30]
 801bd2c:	a904      	add	r1, sp, #16
 801bd2e:	4623      	mov	r3, r4
 801bd30:	f002 fc94 	bl	801e65c <__ssvfiscanf_r>
 801bd34:	b01f      	add	sp, #124	; 0x7c
 801bd36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801bd3a:	b003      	add	sp, #12
 801bd3c:	4770      	bx	lr
 801bd3e:	bf00      	nop
 801bd40:	0801bd6b 	.word	0x0801bd6b
 801bd44:	24000158 	.word	0x24000158

0801bd48 <__sread>:
 801bd48:	b510      	push	{r4, lr}
 801bd4a:	460c      	mov	r4, r1
 801bd4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bd50:	f000 f86e 	bl	801be30 <_read_r>
 801bd54:	2800      	cmp	r0, #0
 801bd56:	bfab      	itete	ge
 801bd58:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801bd5a:	89a3      	ldrhlt	r3, [r4, #12]
 801bd5c:	181b      	addge	r3, r3, r0
 801bd5e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801bd62:	bfac      	ite	ge
 801bd64:	6563      	strge	r3, [r4, #84]	; 0x54
 801bd66:	81a3      	strhlt	r3, [r4, #12]
 801bd68:	bd10      	pop	{r4, pc}

0801bd6a <__seofread>:
 801bd6a:	2000      	movs	r0, #0
 801bd6c:	4770      	bx	lr

0801bd6e <__swrite>:
 801bd6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bd72:	461f      	mov	r7, r3
 801bd74:	898b      	ldrh	r3, [r1, #12]
 801bd76:	05db      	lsls	r3, r3, #23
 801bd78:	4605      	mov	r5, r0
 801bd7a:	460c      	mov	r4, r1
 801bd7c:	4616      	mov	r6, r2
 801bd7e:	d505      	bpl.n	801bd8c <__swrite+0x1e>
 801bd80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bd84:	2302      	movs	r3, #2
 801bd86:	2200      	movs	r2, #0
 801bd88:	f000 f840 	bl	801be0c <_lseek_r>
 801bd8c:	89a3      	ldrh	r3, [r4, #12]
 801bd8e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801bd92:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801bd96:	81a3      	strh	r3, [r4, #12]
 801bd98:	4632      	mov	r2, r6
 801bd9a:	463b      	mov	r3, r7
 801bd9c:	4628      	mov	r0, r5
 801bd9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801bda2:	f000 b857 	b.w	801be54 <_write_r>

0801bda6 <__sseek>:
 801bda6:	b510      	push	{r4, lr}
 801bda8:	460c      	mov	r4, r1
 801bdaa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bdae:	f000 f82d 	bl	801be0c <_lseek_r>
 801bdb2:	1c43      	adds	r3, r0, #1
 801bdb4:	89a3      	ldrh	r3, [r4, #12]
 801bdb6:	bf15      	itete	ne
 801bdb8:	6560      	strne	r0, [r4, #84]	; 0x54
 801bdba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801bdbe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801bdc2:	81a3      	strheq	r3, [r4, #12]
 801bdc4:	bf18      	it	ne
 801bdc6:	81a3      	strhne	r3, [r4, #12]
 801bdc8:	bd10      	pop	{r4, pc}

0801bdca <__sclose>:
 801bdca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bdce:	f000 b80d 	b.w	801bdec <_close_r>

0801bdd2 <memset>:
 801bdd2:	4402      	add	r2, r0
 801bdd4:	4603      	mov	r3, r0
 801bdd6:	4293      	cmp	r3, r2
 801bdd8:	d100      	bne.n	801bddc <memset+0xa>
 801bdda:	4770      	bx	lr
 801bddc:	f803 1b01 	strb.w	r1, [r3], #1
 801bde0:	e7f9      	b.n	801bdd6 <memset+0x4>
	...

0801bde4 <_localeconv_r>:
 801bde4:	4800      	ldr	r0, [pc, #0]	; (801bde8 <_localeconv_r+0x4>)
 801bde6:	4770      	bx	lr
 801bde8:	2400024c 	.word	0x2400024c

0801bdec <_close_r>:
 801bdec:	b538      	push	{r3, r4, r5, lr}
 801bdee:	4d06      	ldr	r5, [pc, #24]	; (801be08 <_close_r+0x1c>)
 801bdf0:	2300      	movs	r3, #0
 801bdf2:	4604      	mov	r4, r0
 801bdf4:	4608      	mov	r0, r1
 801bdf6:	602b      	str	r3, [r5, #0]
 801bdf8:	f7e8 f815 	bl	8003e26 <_close>
 801bdfc:	1c43      	adds	r3, r0, #1
 801bdfe:	d102      	bne.n	801be06 <_close_r+0x1a>
 801be00:	682b      	ldr	r3, [r5, #0]
 801be02:	b103      	cbz	r3, 801be06 <_close_r+0x1a>
 801be04:	6023      	str	r3, [r4, #0]
 801be06:	bd38      	pop	{r3, r4, r5, pc}
 801be08:	24003620 	.word	0x24003620

0801be0c <_lseek_r>:
 801be0c:	b538      	push	{r3, r4, r5, lr}
 801be0e:	4d07      	ldr	r5, [pc, #28]	; (801be2c <_lseek_r+0x20>)
 801be10:	4604      	mov	r4, r0
 801be12:	4608      	mov	r0, r1
 801be14:	4611      	mov	r1, r2
 801be16:	2200      	movs	r2, #0
 801be18:	602a      	str	r2, [r5, #0]
 801be1a:	461a      	mov	r2, r3
 801be1c:	f7e8 f82a 	bl	8003e74 <_lseek>
 801be20:	1c43      	adds	r3, r0, #1
 801be22:	d102      	bne.n	801be2a <_lseek_r+0x1e>
 801be24:	682b      	ldr	r3, [r5, #0]
 801be26:	b103      	cbz	r3, 801be2a <_lseek_r+0x1e>
 801be28:	6023      	str	r3, [r4, #0]
 801be2a:	bd38      	pop	{r3, r4, r5, pc}
 801be2c:	24003620 	.word	0x24003620

0801be30 <_read_r>:
 801be30:	b538      	push	{r3, r4, r5, lr}
 801be32:	4d07      	ldr	r5, [pc, #28]	; (801be50 <_read_r+0x20>)
 801be34:	4604      	mov	r4, r0
 801be36:	4608      	mov	r0, r1
 801be38:	4611      	mov	r1, r2
 801be3a:	2200      	movs	r2, #0
 801be3c:	602a      	str	r2, [r5, #0]
 801be3e:	461a      	mov	r2, r3
 801be40:	f7e7 ffb8 	bl	8003db4 <_read>
 801be44:	1c43      	adds	r3, r0, #1
 801be46:	d102      	bne.n	801be4e <_read_r+0x1e>
 801be48:	682b      	ldr	r3, [r5, #0]
 801be4a:	b103      	cbz	r3, 801be4e <_read_r+0x1e>
 801be4c:	6023      	str	r3, [r4, #0]
 801be4e:	bd38      	pop	{r3, r4, r5, pc}
 801be50:	24003620 	.word	0x24003620

0801be54 <_write_r>:
 801be54:	b538      	push	{r3, r4, r5, lr}
 801be56:	4d07      	ldr	r5, [pc, #28]	; (801be74 <_write_r+0x20>)
 801be58:	4604      	mov	r4, r0
 801be5a:	4608      	mov	r0, r1
 801be5c:	4611      	mov	r1, r2
 801be5e:	2200      	movs	r2, #0
 801be60:	602a      	str	r2, [r5, #0]
 801be62:	461a      	mov	r2, r3
 801be64:	f7e7 ffc3 	bl	8003dee <_write>
 801be68:	1c43      	adds	r3, r0, #1
 801be6a:	d102      	bne.n	801be72 <_write_r+0x1e>
 801be6c:	682b      	ldr	r3, [r5, #0]
 801be6e:	b103      	cbz	r3, 801be72 <_write_r+0x1e>
 801be70:	6023      	str	r3, [r4, #0]
 801be72:	bd38      	pop	{r3, r4, r5, pc}
 801be74:	24003620 	.word	0x24003620

0801be78 <__errno>:
 801be78:	4b01      	ldr	r3, [pc, #4]	; (801be80 <__errno+0x8>)
 801be7a:	6818      	ldr	r0, [r3, #0]
 801be7c:	4770      	bx	lr
 801be7e:	bf00      	nop
 801be80:	24000158 	.word	0x24000158

0801be84 <__libc_init_array>:
 801be84:	b570      	push	{r4, r5, r6, lr}
 801be86:	4d0d      	ldr	r5, [pc, #52]	; (801bebc <__libc_init_array+0x38>)
 801be88:	4c0d      	ldr	r4, [pc, #52]	; (801bec0 <__libc_init_array+0x3c>)
 801be8a:	1b64      	subs	r4, r4, r5
 801be8c:	10a4      	asrs	r4, r4, #2
 801be8e:	2600      	movs	r6, #0
 801be90:	42a6      	cmp	r6, r4
 801be92:	d109      	bne.n	801bea8 <__libc_init_array+0x24>
 801be94:	4d0b      	ldr	r5, [pc, #44]	; (801bec4 <__libc_init_array+0x40>)
 801be96:	4c0c      	ldr	r4, [pc, #48]	; (801bec8 <__libc_init_array+0x44>)
 801be98:	f003 ff1e 	bl	801fcd8 <_init>
 801be9c:	1b64      	subs	r4, r4, r5
 801be9e:	10a4      	asrs	r4, r4, #2
 801bea0:	2600      	movs	r6, #0
 801bea2:	42a6      	cmp	r6, r4
 801bea4:	d105      	bne.n	801beb2 <__libc_init_array+0x2e>
 801bea6:	bd70      	pop	{r4, r5, r6, pc}
 801bea8:	f855 3b04 	ldr.w	r3, [r5], #4
 801beac:	4798      	blx	r3
 801beae:	3601      	adds	r6, #1
 801beb0:	e7ee      	b.n	801be90 <__libc_init_array+0xc>
 801beb2:	f855 3b04 	ldr.w	r3, [r5], #4
 801beb6:	4798      	blx	r3
 801beb8:	3601      	adds	r6, #1
 801beba:	e7f2      	b.n	801bea2 <__libc_init_array+0x1e>
 801bebc:	080208b4 	.word	0x080208b4
 801bec0:	080208b4 	.word	0x080208b4
 801bec4:	080208b4 	.word	0x080208b4
 801bec8:	080208b8 	.word	0x080208b8

0801becc <__retarget_lock_init_recursive>:
 801becc:	4770      	bx	lr

0801bece <__retarget_lock_acquire_recursive>:
 801bece:	4770      	bx	lr

0801bed0 <__retarget_lock_release_recursive>:
 801bed0:	4770      	bx	lr

0801bed2 <strcpy>:
 801bed2:	4603      	mov	r3, r0
 801bed4:	f811 2b01 	ldrb.w	r2, [r1], #1
 801bed8:	f803 2b01 	strb.w	r2, [r3], #1
 801bedc:	2a00      	cmp	r2, #0
 801bede:	d1f9      	bne.n	801bed4 <strcpy+0x2>
 801bee0:	4770      	bx	lr

0801bee2 <memcpy>:
 801bee2:	440a      	add	r2, r1
 801bee4:	4291      	cmp	r1, r2
 801bee6:	f100 33ff 	add.w	r3, r0, #4294967295
 801beea:	d100      	bne.n	801beee <memcpy+0xc>
 801beec:	4770      	bx	lr
 801beee:	b510      	push	{r4, lr}
 801bef0:	f811 4b01 	ldrb.w	r4, [r1], #1
 801bef4:	f803 4f01 	strb.w	r4, [r3, #1]!
 801bef8:	4291      	cmp	r1, r2
 801befa:	d1f9      	bne.n	801bef0 <memcpy+0xe>
 801befc:	bd10      	pop	{r4, pc}
	...

0801bf00 <nanf>:
 801bf00:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801bf08 <nanf+0x8>
 801bf04:	4770      	bx	lr
 801bf06:	bf00      	nop
 801bf08:	7fc00000 	.word	0x7fc00000

0801bf0c <quorem>:
 801bf0c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bf10:	6903      	ldr	r3, [r0, #16]
 801bf12:	690c      	ldr	r4, [r1, #16]
 801bf14:	42a3      	cmp	r3, r4
 801bf16:	4607      	mov	r7, r0
 801bf18:	db7e      	blt.n	801c018 <quorem+0x10c>
 801bf1a:	3c01      	subs	r4, #1
 801bf1c:	f101 0814 	add.w	r8, r1, #20
 801bf20:	f100 0514 	add.w	r5, r0, #20
 801bf24:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801bf28:	9301      	str	r3, [sp, #4]
 801bf2a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801bf2e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801bf32:	3301      	adds	r3, #1
 801bf34:	429a      	cmp	r2, r3
 801bf36:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 801bf3a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801bf3e:	fbb2 f6f3 	udiv	r6, r2, r3
 801bf42:	d331      	bcc.n	801bfa8 <quorem+0x9c>
 801bf44:	f04f 0e00 	mov.w	lr, #0
 801bf48:	4640      	mov	r0, r8
 801bf4a:	46ac      	mov	ip, r5
 801bf4c:	46f2      	mov	sl, lr
 801bf4e:	f850 2b04 	ldr.w	r2, [r0], #4
 801bf52:	b293      	uxth	r3, r2
 801bf54:	fb06 e303 	mla	r3, r6, r3, lr
 801bf58:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801bf5c:	0c1a      	lsrs	r2, r3, #16
 801bf5e:	b29b      	uxth	r3, r3
 801bf60:	ebaa 0303 	sub.w	r3, sl, r3
 801bf64:	f8dc a000 	ldr.w	sl, [ip]
 801bf68:	fa13 f38a 	uxtah	r3, r3, sl
 801bf6c:	fb06 220e 	mla	r2, r6, lr, r2
 801bf70:	9300      	str	r3, [sp, #0]
 801bf72:	9b00      	ldr	r3, [sp, #0]
 801bf74:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801bf78:	b292      	uxth	r2, r2
 801bf7a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 801bf7e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801bf82:	f8bd 3000 	ldrh.w	r3, [sp]
 801bf86:	4581      	cmp	r9, r0
 801bf88:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801bf8c:	f84c 3b04 	str.w	r3, [ip], #4
 801bf90:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801bf94:	d2db      	bcs.n	801bf4e <quorem+0x42>
 801bf96:	f855 300b 	ldr.w	r3, [r5, fp]
 801bf9a:	b92b      	cbnz	r3, 801bfa8 <quorem+0x9c>
 801bf9c:	9b01      	ldr	r3, [sp, #4]
 801bf9e:	3b04      	subs	r3, #4
 801bfa0:	429d      	cmp	r5, r3
 801bfa2:	461a      	mov	r2, r3
 801bfa4:	d32c      	bcc.n	801c000 <quorem+0xf4>
 801bfa6:	613c      	str	r4, [r7, #16]
 801bfa8:	4638      	mov	r0, r7
 801bfaa:	f001 f96b 	bl	801d284 <__mcmp>
 801bfae:	2800      	cmp	r0, #0
 801bfb0:	db22      	blt.n	801bff8 <quorem+0xec>
 801bfb2:	3601      	adds	r6, #1
 801bfb4:	4629      	mov	r1, r5
 801bfb6:	2000      	movs	r0, #0
 801bfb8:	f858 2b04 	ldr.w	r2, [r8], #4
 801bfbc:	f8d1 c000 	ldr.w	ip, [r1]
 801bfc0:	b293      	uxth	r3, r2
 801bfc2:	1ac3      	subs	r3, r0, r3
 801bfc4:	0c12      	lsrs	r2, r2, #16
 801bfc6:	fa13 f38c 	uxtah	r3, r3, ip
 801bfca:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 801bfce:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801bfd2:	b29b      	uxth	r3, r3
 801bfd4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801bfd8:	45c1      	cmp	r9, r8
 801bfda:	f841 3b04 	str.w	r3, [r1], #4
 801bfde:	ea4f 4022 	mov.w	r0, r2, asr #16
 801bfe2:	d2e9      	bcs.n	801bfb8 <quorem+0xac>
 801bfe4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801bfe8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801bfec:	b922      	cbnz	r2, 801bff8 <quorem+0xec>
 801bfee:	3b04      	subs	r3, #4
 801bff0:	429d      	cmp	r5, r3
 801bff2:	461a      	mov	r2, r3
 801bff4:	d30a      	bcc.n	801c00c <quorem+0x100>
 801bff6:	613c      	str	r4, [r7, #16]
 801bff8:	4630      	mov	r0, r6
 801bffa:	b003      	add	sp, #12
 801bffc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c000:	6812      	ldr	r2, [r2, #0]
 801c002:	3b04      	subs	r3, #4
 801c004:	2a00      	cmp	r2, #0
 801c006:	d1ce      	bne.n	801bfa6 <quorem+0x9a>
 801c008:	3c01      	subs	r4, #1
 801c00a:	e7c9      	b.n	801bfa0 <quorem+0x94>
 801c00c:	6812      	ldr	r2, [r2, #0]
 801c00e:	3b04      	subs	r3, #4
 801c010:	2a00      	cmp	r2, #0
 801c012:	d1f0      	bne.n	801bff6 <quorem+0xea>
 801c014:	3c01      	subs	r4, #1
 801c016:	e7eb      	b.n	801bff0 <quorem+0xe4>
 801c018:	2000      	movs	r0, #0
 801c01a:	e7ee      	b.n	801bffa <quorem+0xee>
 801c01c:	0000      	movs	r0, r0
	...

0801c020 <_dtoa_r>:
 801c020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c024:	ed2d 8b02 	vpush	{d8}
 801c028:	69c5      	ldr	r5, [r0, #28]
 801c02a:	b091      	sub	sp, #68	; 0x44
 801c02c:	ed8d 0b02 	vstr	d0, [sp, #8]
 801c030:	ec59 8b10 	vmov	r8, r9, d0
 801c034:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 801c036:	9106      	str	r1, [sp, #24]
 801c038:	4606      	mov	r6, r0
 801c03a:	9208      	str	r2, [sp, #32]
 801c03c:	930c      	str	r3, [sp, #48]	; 0x30
 801c03e:	b975      	cbnz	r5, 801c05e <_dtoa_r+0x3e>
 801c040:	2010      	movs	r0, #16
 801c042:	f000 fda5 	bl	801cb90 <malloc>
 801c046:	4602      	mov	r2, r0
 801c048:	61f0      	str	r0, [r6, #28]
 801c04a:	b920      	cbnz	r0, 801c056 <_dtoa_r+0x36>
 801c04c:	4ba6      	ldr	r3, [pc, #664]	; (801c2e8 <_dtoa_r+0x2c8>)
 801c04e:	21ef      	movs	r1, #239	; 0xef
 801c050:	48a6      	ldr	r0, [pc, #664]	; (801c2ec <_dtoa_r+0x2cc>)
 801c052:	f002 ff31 	bl	801eeb8 <__assert_func>
 801c056:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801c05a:	6005      	str	r5, [r0, #0]
 801c05c:	60c5      	str	r5, [r0, #12]
 801c05e:	69f3      	ldr	r3, [r6, #28]
 801c060:	6819      	ldr	r1, [r3, #0]
 801c062:	b151      	cbz	r1, 801c07a <_dtoa_r+0x5a>
 801c064:	685a      	ldr	r2, [r3, #4]
 801c066:	604a      	str	r2, [r1, #4]
 801c068:	2301      	movs	r3, #1
 801c06a:	4093      	lsls	r3, r2
 801c06c:	608b      	str	r3, [r1, #8]
 801c06e:	4630      	mov	r0, r6
 801c070:	f000 fe82 	bl	801cd78 <_Bfree>
 801c074:	69f3      	ldr	r3, [r6, #28]
 801c076:	2200      	movs	r2, #0
 801c078:	601a      	str	r2, [r3, #0]
 801c07a:	f1b9 0300 	subs.w	r3, r9, #0
 801c07e:	bfbb      	ittet	lt
 801c080:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801c084:	9303      	strlt	r3, [sp, #12]
 801c086:	2300      	movge	r3, #0
 801c088:	2201      	movlt	r2, #1
 801c08a:	bfac      	ite	ge
 801c08c:	6023      	strge	r3, [r4, #0]
 801c08e:	6022      	strlt	r2, [r4, #0]
 801c090:	4b97      	ldr	r3, [pc, #604]	; (801c2f0 <_dtoa_r+0x2d0>)
 801c092:	9c03      	ldr	r4, [sp, #12]
 801c094:	43a3      	bics	r3, r4
 801c096:	d11c      	bne.n	801c0d2 <_dtoa_r+0xb2>
 801c098:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801c09a:	f242 730f 	movw	r3, #9999	; 0x270f
 801c09e:	6013      	str	r3, [r2, #0]
 801c0a0:	f3c4 0313 	ubfx	r3, r4, #0, #20
 801c0a4:	ea53 0308 	orrs.w	r3, r3, r8
 801c0a8:	f000 84fb 	beq.w	801caa2 <_dtoa_r+0xa82>
 801c0ac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801c0ae:	b963      	cbnz	r3, 801c0ca <_dtoa_r+0xaa>
 801c0b0:	4b90      	ldr	r3, [pc, #576]	; (801c2f4 <_dtoa_r+0x2d4>)
 801c0b2:	e020      	b.n	801c0f6 <_dtoa_r+0xd6>
 801c0b4:	4b90      	ldr	r3, [pc, #576]	; (801c2f8 <_dtoa_r+0x2d8>)
 801c0b6:	9301      	str	r3, [sp, #4]
 801c0b8:	3308      	adds	r3, #8
 801c0ba:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801c0bc:	6013      	str	r3, [r2, #0]
 801c0be:	9801      	ldr	r0, [sp, #4]
 801c0c0:	b011      	add	sp, #68	; 0x44
 801c0c2:	ecbd 8b02 	vpop	{d8}
 801c0c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c0ca:	4b8a      	ldr	r3, [pc, #552]	; (801c2f4 <_dtoa_r+0x2d4>)
 801c0cc:	9301      	str	r3, [sp, #4]
 801c0ce:	3303      	adds	r3, #3
 801c0d0:	e7f3      	b.n	801c0ba <_dtoa_r+0x9a>
 801c0d2:	ed9d 8b02 	vldr	d8, [sp, #8]
 801c0d6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801c0da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c0de:	d10c      	bne.n	801c0fa <_dtoa_r+0xda>
 801c0e0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801c0e2:	2301      	movs	r3, #1
 801c0e4:	6013      	str	r3, [r2, #0]
 801c0e6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801c0e8:	2b00      	cmp	r3, #0
 801c0ea:	f000 84d7 	beq.w	801ca9c <_dtoa_r+0xa7c>
 801c0ee:	4b83      	ldr	r3, [pc, #524]	; (801c2fc <_dtoa_r+0x2dc>)
 801c0f0:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801c0f2:	6013      	str	r3, [r2, #0]
 801c0f4:	3b01      	subs	r3, #1
 801c0f6:	9301      	str	r3, [sp, #4]
 801c0f8:	e7e1      	b.n	801c0be <_dtoa_r+0x9e>
 801c0fa:	aa0e      	add	r2, sp, #56	; 0x38
 801c0fc:	a90f      	add	r1, sp, #60	; 0x3c
 801c0fe:	4630      	mov	r0, r6
 801c100:	eeb0 0b48 	vmov.f64	d0, d8
 801c104:	f001 f9d4 	bl	801d4b0 <__d2b>
 801c108:	f3c4 530a 	ubfx	r3, r4, #20, #11
 801c10c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801c10e:	4605      	mov	r5, r0
 801c110:	2b00      	cmp	r3, #0
 801c112:	d046      	beq.n	801c1a2 <_dtoa_r+0x182>
 801c114:	eeb0 7b48 	vmov.f64	d7, d8
 801c118:	ee18 1a90 	vmov	r1, s17
 801c11c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 801c120:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 801c124:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 801c128:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801c12c:	2000      	movs	r0, #0
 801c12e:	ee07 1a90 	vmov	s15, r1
 801c132:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 801c136:	ed9f 5b66 	vldr	d5, [pc, #408]	; 801c2d0 <_dtoa_r+0x2b0>
 801c13a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801c13e:	ed9f 6b66 	vldr	d6, [pc, #408]	; 801c2d8 <_dtoa_r+0x2b8>
 801c142:	eea7 6b05 	vfma.f64	d6, d7, d5
 801c146:	ed9f 5b66 	vldr	d5, [pc, #408]	; 801c2e0 <_dtoa_r+0x2c0>
 801c14a:	ee07 3a90 	vmov	s15, r3
 801c14e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 801c152:	eeb0 7b46 	vmov.f64	d7, d6
 801c156:	eea4 7b05 	vfma.f64	d7, d4, d5
 801c15a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801c15e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801c162:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c166:	ee16 ba90 	vmov	fp, s13
 801c16a:	9009      	str	r0, [sp, #36]	; 0x24
 801c16c:	d508      	bpl.n	801c180 <_dtoa_r+0x160>
 801c16e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801c172:	eeb4 6b47 	vcmp.f64	d6, d7
 801c176:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c17a:	bf18      	it	ne
 801c17c:	f10b 3bff 	addne.w	fp, fp, #4294967295
 801c180:	f1bb 0f16 	cmp.w	fp, #22
 801c184:	d82b      	bhi.n	801c1de <_dtoa_r+0x1be>
 801c186:	495e      	ldr	r1, [pc, #376]	; (801c300 <_dtoa_r+0x2e0>)
 801c188:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 801c18c:	ed91 7b00 	vldr	d7, [r1]
 801c190:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801c194:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c198:	d501      	bpl.n	801c19e <_dtoa_r+0x17e>
 801c19a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801c19e:	2100      	movs	r1, #0
 801c1a0:	e01e      	b.n	801c1e0 <_dtoa_r+0x1c0>
 801c1a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801c1a4:	4413      	add	r3, r2
 801c1a6:	f203 4132 	addw	r1, r3, #1074	; 0x432
 801c1aa:	2920      	cmp	r1, #32
 801c1ac:	bfc1      	itttt	gt
 801c1ae:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 801c1b2:	408c      	lslgt	r4, r1
 801c1b4:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 801c1b8:	fa28 f101 	lsrgt.w	r1, r8, r1
 801c1bc:	bfd6      	itet	le
 801c1be:	f1c1 0120 	rsble	r1, r1, #32
 801c1c2:	4321      	orrgt	r1, r4
 801c1c4:	fa08 f101 	lslle.w	r1, r8, r1
 801c1c8:	ee07 1a90 	vmov	s15, r1
 801c1cc:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801c1d0:	3b01      	subs	r3, #1
 801c1d2:	ee17 1a90 	vmov	r1, s15
 801c1d6:	2001      	movs	r0, #1
 801c1d8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 801c1dc:	e7a7      	b.n	801c12e <_dtoa_r+0x10e>
 801c1de:	2101      	movs	r1, #1
 801c1e0:	1ad2      	subs	r2, r2, r3
 801c1e2:	1e53      	subs	r3, r2, #1
 801c1e4:	9305      	str	r3, [sp, #20]
 801c1e6:	bf45      	ittet	mi
 801c1e8:	f1c2 0301 	rsbmi	r3, r2, #1
 801c1ec:	9304      	strmi	r3, [sp, #16]
 801c1ee:	2300      	movpl	r3, #0
 801c1f0:	2300      	movmi	r3, #0
 801c1f2:	bf4c      	ite	mi
 801c1f4:	9305      	strmi	r3, [sp, #20]
 801c1f6:	9304      	strpl	r3, [sp, #16]
 801c1f8:	f1bb 0f00 	cmp.w	fp, #0
 801c1fc:	910b      	str	r1, [sp, #44]	; 0x2c
 801c1fe:	db18      	blt.n	801c232 <_dtoa_r+0x212>
 801c200:	9b05      	ldr	r3, [sp, #20]
 801c202:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 801c206:	445b      	add	r3, fp
 801c208:	9305      	str	r3, [sp, #20]
 801c20a:	2300      	movs	r3, #0
 801c20c:	9a06      	ldr	r2, [sp, #24]
 801c20e:	2a09      	cmp	r2, #9
 801c210:	d848      	bhi.n	801c2a4 <_dtoa_r+0x284>
 801c212:	2a05      	cmp	r2, #5
 801c214:	bfc4      	itt	gt
 801c216:	3a04      	subgt	r2, #4
 801c218:	9206      	strgt	r2, [sp, #24]
 801c21a:	9a06      	ldr	r2, [sp, #24]
 801c21c:	f1a2 0202 	sub.w	r2, r2, #2
 801c220:	bfcc      	ite	gt
 801c222:	2400      	movgt	r4, #0
 801c224:	2401      	movle	r4, #1
 801c226:	2a03      	cmp	r2, #3
 801c228:	d847      	bhi.n	801c2ba <_dtoa_r+0x29a>
 801c22a:	e8df f002 	tbb	[pc, r2]
 801c22e:	2d0b      	.short	0x2d0b
 801c230:	392b      	.short	0x392b
 801c232:	9b04      	ldr	r3, [sp, #16]
 801c234:	2200      	movs	r2, #0
 801c236:	eba3 030b 	sub.w	r3, r3, fp
 801c23a:	9304      	str	r3, [sp, #16]
 801c23c:	920a      	str	r2, [sp, #40]	; 0x28
 801c23e:	f1cb 0300 	rsb	r3, fp, #0
 801c242:	e7e3      	b.n	801c20c <_dtoa_r+0x1ec>
 801c244:	2200      	movs	r2, #0
 801c246:	9207      	str	r2, [sp, #28]
 801c248:	9a08      	ldr	r2, [sp, #32]
 801c24a:	2a00      	cmp	r2, #0
 801c24c:	dc38      	bgt.n	801c2c0 <_dtoa_r+0x2a0>
 801c24e:	f04f 0a01 	mov.w	sl, #1
 801c252:	46d1      	mov	r9, sl
 801c254:	4652      	mov	r2, sl
 801c256:	f8cd a020 	str.w	sl, [sp, #32]
 801c25a:	69f7      	ldr	r7, [r6, #28]
 801c25c:	2100      	movs	r1, #0
 801c25e:	2004      	movs	r0, #4
 801c260:	f100 0c14 	add.w	ip, r0, #20
 801c264:	4594      	cmp	ip, r2
 801c266:	d930      	bls.n	801c2ca <_dtoa_r+0x2aa>
 801c268:	6079      	str	r1, [r7, #4]
 801c26a:	4630      	mov	r0, r6
 801c26c:	930d      	str	r3, [sp, #52]	; 0x34
 801c26e:	f000 fd43 	bl	801ccf8 <_Balloc>
 801c272:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801c274:	9001      	str	r0, [sp, #4]
 801c276:	4602      	mov	r2, r0
 801c278:	2800      	cmp	r0, #0
 801c27a:	d145      	bne.n	801c308 <_dtoa_r+0x2e8>
 801c27c:	4b21      	ldr	r3, [pc, #132]	; (801c304 <_dtoa_r+0x2e4>)
 801c27e:	f240 11af 	movw	r1, #431	; 0x1af
 801c282:	e6e5      	b.n	801c050 <_dtoa_r+0x30>
 801c284:	2201      	movs	r2, #1
 801c286:	e7de      	b.n	801c246 <_dtoa_r+0x226>
 801c288:	2200      	movs	r2, #0
 801c28a:	9207      	str	r2, [sp, #28]
 801c28c:	9a08      	ldr	r2, [sp, #32]
 801c28e:	eb0b 0a02 	add.w	sl, fp, r2
 801c292:	f10a 0901 	add.w	r9, sl, #1
 801c296:	464a      	mov	r2, r9
 801c298:	2a01      	cmp	r2, #1
 801c29a:	bfb8      	it	lt
 801c29c:	2201      	movlt	r2, #1
 801c29e:	e7dc      	b.n	801c25a <_dtoa_r+0x23a>
 801c2a0:	2201      	movs	r2, #1
 801c2a2:	e7f2      	b.n	801c28a <_dtoa_r+0x26a>
 801c2a4:	2401      	movs	r4, #1
 801c2a6:	2200      	movs	r2, #0
 801c2a8:	e9cd 2406 	strd	r2, r4, [sp, #24]
 801c2ac:	f04f 3aff 	mov.w	sl, #4294967295
 801c2b0:	2100      	movs	r1, #0
 801c2b2:	46d1      	mov	r9, sl
 801c2b4:	2212      	movs	r2, #18
 801c2b6:	9108      	str	r1, [sp, #32]
 801c2b8:	e7cf      	b.n	801c25a <_dtoa_r+0x23a>
 801c2ba:	2201      	movs	r2, #1
 801c2bc:	9207      	str	r2, [sp, #28]
 801c2be:	e7f5      	b.n	801c2ac <_dtoa_r+0x28c>
 801c2c0:	f8dd a020 	ldr.w	sl, [sp, #32]
 801c2c4:	46d1      	mov	r9, sl
 801c2c6:	4652      	mov	r2, sl
 801c2c8:	e7c7      	b.n	801c25a <_dtoa_r+0x23a>
 801c2ca:	3101      	adds	r1, #1
 801c2cc:	0040      	lsls	r0, r0, #1
 801c2ce:	e7c7      	b.n	801c260 <_dtoa_r+0x240>
 801c2d0:	636f4361 	.word	0x636f4361
 801c2d4:	3fd287a7 	.word	0x3fd287a7
 801c2d8:	8b60c8b3 	.word	0x8b60c8b3
 801c2dc:	3fc68a28 	.word	0x3fc68a28
 801c2e0:	509f79fb 	.word	0x509f79fb
 801c2e4:	3fd34413 	.word	0x3fd34413
 801c2e8:	080204a8 	.word	0x080204a8
 801c2ec:	080204bf 	.word	0x080204bf
 801c2f0:	7ff00000 	.word	0x7ff00000
 801c2f4:	080204a4 	.word	0x080204a4
 801c2f8:	0802049b 	.word	0x0802049b
 801c2fc:	08020801 	.word	0x08020801
 801c300:	080205b0 	.word	0x080205b0
 801c304:	08020517 	.word	0x08020517
 801c308:	69f2      	ldr	r2, [r6, #28]
 801c30a:	9901      	ldr	r1, [sp, #4]
 801c30c:	6011      	str	r1, [r2, #0]
 801c30e:	f1b9 0f0e 	cmp.w	r9, #14
 801c312:	d86c      	bhi.n	801c3ee <_dtoa_r+0x3ce>
 801c314:	2c00      	cmp	r4, #0
 801c316:	d06a      	beq.n	801c3ee <_dtoa_r+0x3ce>
 801c318:	f1bb 0f00 	cmp.w	fp, #0
 801c31c:	f340 80a0 	ble.w	801c460 <_dtoa_r+0x440>
 801c320:	4ac1      	ldr	r2, [pc, #772]	; (801c628 <_dtoa_r+0x608>)
 801c322:	f00b 010f 	and.w	r1, fp, #15
 801c326:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801c32a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 801c32e:	ed92 7b00 	vldr	d7, [r2]
 801c332:	ea4f 122b 	mov.w	r2, fp, asr #4
 801c336:	f000 8087 	beq.w	801c448 <_dtoa_r+0x428>
 801c33a:	49bc      	ldr	r1, [pc, #752]	; (801c62c <_dtoa_r+0x60c>)
 801c33c:	ed91 6b08 	vldr	d6, [r1, #32]
 801c340:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801c344:	ed8d 6b02 	vstr	d6, [sp, #8]
 801c348:	f002 020f 	and.w	r2, r2, #15
 801c34c:	2103      	movs	r1, #3
 801c34e:	48b7      	ldr	r0, [pc, #732]	; (801c62c <_dtoa_r+0x60c>)
 801c350:	2a00      	cmp	r2, #0
 801c352:	d17b      	bne.n	801c44c <_dtoa_r+0x42c>
 801c354:	ed9d 6b02 	vldr	d6, [sp, #8]
 801c358:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801c35c:	ed8d 7b02 	vstr	d7, [sp, #8]
 801c360:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801c362:	ed9d 7b02 	vldr	d7, [sp, #8]
 801c366:	2a00      	cmp	r2, #0
 801c368:	f000 80a0 	beq.w	801c4ac <_dtoa_r+0x48c>
 801c36c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 801c370:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801c374:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c378:	f140 8098 	bpl.w	801c4ac <_dtoa_r+0x48c>
 801c37c:	f1b9 0f00 	cmp.w	r9, #0
 801c380:	f000 8094 	beq.w	801c4ac <_dtoa_r+0x48c>
 801c384:	f1ba 0f00 	cmp.w	sl, #0
 801c388:	dd2f      	ble.n	801c3ea <_dtoa_r+0x3ca>
 801c38a:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 801c38e:	ee27 7b06 	vmul.f64	d7, d7, d6
 801c392:	ed8d 7b02 	vstr	d7, [sp, #8]
 801c396:	f10b 32ff 	add.w	r2, fp, #4294967295
 801c39a:	3101      	adds	r1, #1
 801c39c:	4654      	mov	r4, sl
 801c39e:	ed9d 6b02 	vldr	d6, [sp, #8]
 801c3a2:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 801c3a6:	ee07 1a90 	vmov	s15, r1
 801c3aa:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801c3ae:	eea7 5b06 	vfma.f64	d5, d7, d6
 801c3b2:	ee15 7a90 	vmov	r7, s11
 801c3b6:	ec51 0b15 	vmov	r0, r1, d5
 801c3ba:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 801c3be:	2c00      	cmp	r4, #0
 801c3c0:	d177      	bne.n	801c4b2 <_dtoa_r+0x492>
 801c3c2:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 801c3c6:	ee36 6b47 	vsub.f64	d6, d6, d7
 801c3ca:	ec41 0b17 	vmov	d7, r0, r1
 801c3ce:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801c3d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c3d6:	f300 826a 	bgt.w	801c8ae <_dtoa_r+0x88e>
 801c3da:	eeb1 7b47 	vneg.f64	d7, d7
 801c3de:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801c3e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c3e6:	f100 8260 	bmi.w	801c8aa <_dtoa_r+0x88a>
 801c3ea:	ed8d 8b02 	vstr	d8, [sp, #8]
 801c3ee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801c3f0:	2a00      	cmp	r2, #0
 801c3f2:	f2c0 811d 	blt.w	801c630 <_dtoa_r+0x610>
 801c3f6:	f1bb 0f0e 	cmp.w	fp, #14
 801c3fa:	f300 8119 	bgt.w	801c630 <_dtoa_r+0x610>
 801c3fe:	4b8a      	ldr	r3, [pc, #552]	; (801c628 <_dtoa_r+0x608>)
 801c400:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801c404:	ed93 6b00 	vldr	d6, [r3]
 801c408:	9b08      	ldr	r3, [sp, #32]
 801c40a:	2b00      	cmp	r3, #0
 801c40c:	f280 80b7 	bge.w	801c57e <_dtoa_r+0x55e>
 801c410:	f1b9 0f00 	cmp.w	r9, #0
 801c414:	f300 80b3 	bgt.w	801c57e <_dtoa_r+0x55e>
 801c418:	f040 8246 	bne.w	801c8a8 <_dtoa_r+0x888>
 801c41c:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 801c420:	ee26 6b07 	vmul.f64	d6, d6, d7
 801c424:	ed9d 7b02 	vldr	d7, [sp, #8]
 801c428:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801c42c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c430:	464c      	mov	r4, r9
 801c432:	464f      	mov	r7, r9
 801c434:	f280 821c 	bge.w	801c870 <_dtoa_r+0x850>
 801c438:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801c43c:	2331      	movs	r3, #49	; 0x31
 801c43e:	f808 3b01 	strb.w	r3, [r8], #1
 801c442:	f10b 0b01 	add.w	fp, fp, #1
 801c446:	e218      	b.n	801c87a <_dtoa_r+0x85a>
 801c448:	2102      	movs	r1, #2
 801c44a:	e780      	b.n	801c34e <_dtoa_r+0x32e>
 801c44c:	07d4      	lsls	r4, r2, #31
 801c44e:	d504      	bpl.n	801c45a <_dtoa_r+0x43a>
 801c450:	ed90 6b00 	vldr	d6, [r0]
 801c454:	3101      	adds	r1, #1
 801c456:	ee27 7b06 	vmul.f64	d7, d7, d6
 801c45a:	1052      	asrs	r2, r2, #1
 801c45c:	3008      	adds	r0, #8
 801c45e:	e777      	b.n	801c350 <_dtoa_r+0x330>
 801c460:	d022      	beq.n	801c4a8 <_dtoa_r+0x488>
 801c462:	f1cb 0200 	rsb	r2, fp, #0
 801c466:	4970      	ldr	r1, [pc, #448]	; (801c628 <_dtoa_r+0x608>)
 801c468:	f002 000f 	and.w	r0, r2, #15
 801c46c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801c470:	ed91 7b00 	vldr	d7, [r1]
 801c474:	ee28 7b07 	vmul.f64	d7, d8, d7
 801c478:	ed8d 7b02 	vstr	d7, [sp, #8]
 801c47c:	486b      	ldr	r0, [pc, #428]	; (801c62c <_dtoa_r+0x60c>)
 801c47e:	1112      	asrs	r2, r2, #4
 801c480:	2400      	movs	r4, #0
 801c482:	2102      	movs	r1, #2
 801c484:	b92a      	cbnz	r2, 801c492 <_dtoa_r+0x472>
 801c486:	2c00      	cmp	r4, #0
 801c488:	f43f af6a 	beq.w	801c360 <_dtoa_r+0x340>
 801c48c:	ed8d 7b02 	vstr	d7, [sp, #8]
 801c490:	e766      	b.n	801c360 <_dtoa_r+0x340>
 801c492:	07d7      	lsls	r7, r2, #31
 801c494:	d505      	bpl.n	801c4a2 <_dtoa_r+0x482>
 801c496:	ed90 6b00 	vldr	d6, [r0]
 801c49a:	3101      	adds	r1, #1
 801c49c:	2401      	movs	r4, #1
 801c49e:	ee27 7b06 	vmul.f64	d7, d7, d6
 801c4a2:	1052      	asrs	r2, r2, #1
 801c4a4:	3008      	adds	r0, #8
 801c4a6:	e7ed      	b.n	801c484 <_dtoa_r+0x464>
 801c4a8:	2102      	movs	r1, #2
 801c4aa:	e759      	b.n	801c360 <_dtoa_r+0x340>
 801c4ac:	465a      	mov	r2, fp
 801c4ae:	464c      	mov	r4, r9
 801c4b0:	e775      	b.n	801c39e <_dtoa_r+0x37e>
 801c4b2:	ec41 0b17 	vmov	d7, r0, r1
 801c4b6:	495c      	ldr	r1, [pc, #368]	; (801c628 <_dtoa_r+0x608>)
 801c4b8:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 801c4bc:	ed11 4b02 	vldr	d4, [r1, #-8]
 801c4c0:	9901      	ldr	r1, [sp, #4]
 801c4c2:	440c      	add	r4, r1
 801c4c4:	9907      	ldr	r1, [sp, #28]
 801c4c6:	b351      	cbz	r1, 801c51e <_dtoa_r+0x4fe>
 801c4c8:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 801c4cc:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 801c4d0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801c4d4:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801c4d8:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801c4dc:	ee35 7b47 	vsub.f64	d7, d5, d7
 801c4e0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801c4e4:	ee14 1a90 	vmov	r1, s9
 801c4e8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801c4ec:	3130      	adds	r1, #48	; 0x30
 801c4ee:	ee36 6b45 	vsub.f64	d6, d6, d5
 801c4f2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801c4f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c4fa:	f808 1b01 	strb.w	r1, [r8], #1
 801c4fe:	d439      	bmi.n	801c574 <_dtoa_r+0x554>
 801c500:	ee32 5b46 	vsub.f64	d5, d2, d6
 801c504:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801c508:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c50c:	d472      	bmi.n	801c5f4 <_dtoa_r+0x5d4>
 801c50e:	45a0      	cmp	r8, r4
 801c510:	f43f af6b 	beq.w	801c3ea <_dtoa_r+0x3ca>
 801c514:	ee27 7b03 	vmul.f64	d7, d7, d3
 801c518:	ee26 6b03 	vmul.f64	d6, d6, d3
 801c51c:	e7e0      	b.n	801c4e0 <_dtoa_r+0x4c0>
 801c51e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801c522:	ee27 7b04 	vmul.f64	d7, d7, d4
 801c526:	4620      	mov	r0, r4
 801c528:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801c52c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801c530:	ee14 1a90 	vmov	r1, s9
 801c534:	3130      	adds	r1, #48	; 0x30
 801c536:	f808 1b01 	strb.w	r1, [r8], #1
 801c53a:	45a0      	cmp	r8, r4
 801c53c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801c540:	ee36 6b45 	vsub.f64	d6, d6, d5
 801c544:	d118      	bne.n	801c578 <_dtoa_r+0x558>
 801c546:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 801c54a:	ee37 4b05 	vadd.f64	d4, d7, d5
 801c54e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801c552:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c556:	dc4d      	bgt.n	801c5f4 <_dtoa_r+0x5d4>
 801c558:	ee35 5b47 	vsub.f64	d5, d5, d7
 801c55c:	eeb4 6bc5 	vcmpe.f64	d6, d5
 801c560:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c564:	f57f af41 	bpl.w	801c3ea <_dtoa_r+0x3ca>
 801c568:	4680      	mov	r8, r0
 801c56a:	3801      	subs	r0, #1
 801c56c:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 801c570:	2b30      	cmp	r3, #48	; 0x30
 801c572:	d0f9      	beq.n	801c568 <_dtoa_r+0x548>
 801c574:	4693      	mov	fp, r2
 801c576:	e02a      	b.n	801c5ce <_dtoa_r+0x5ae>
 801c578:	ee26 6b03 	vmul.f64	d6, d6, d3
 801c57c:	e7d6      	b.n	801c52c <_dtoa_r+0x50c>
 801c57e:	ed9d 7b02 	vldr	d7, [sp, #8]
 801c582:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 801c586:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801c58a:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801c58e:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801c592:	ee15 3a10 	vmov	r3, s10
 801c596:	3330      	adds	r3, #48	; 0x30
 801c598:	f808 3b01 	strb.w	r3, [r8], #1
 801c59c:	9b01      	ldr	r3, [sp, #4]
 801c59e:	eba8 0303 	sub.w	r3, r8, r3
 801c5a2:	4599      	cmp	r9, r3
 801c5a4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801c5a8:	eea3 7b46 	vfms.f64	d7, d3, d6
 801c5ac:	d133      	bne.n	801c616 <_dtoa_r+0x5f6>
 801c5ae:	ee37 7b07 	vadd.f64	d7, d7, d7
 801c5b2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801c5b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c5ba:	dc1a      	bgt.n	801c5f2 <_dtoa_r+0x5d2>
 801c5bc:	eeb4 7b46 	vcmp.f64	d7, d6
 801c5c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c5c4:	d103      	bne.n	801c5ce <_dtoa_r+0x5ae>
 801c5c6:	ee15 3a10 	vmov	r3, s10
 801c5ca:	07d9      	lsls	r1, r3, #31
 801c5cc:	d411      	bmi.n	801c5f2 <_dtoa_r+0x5d2>
 801c5ce:	4629      	mov	r1, r5
 801c5d0:	4630      	mov	r0, r6
 801c5d2:	f000 fbd1 	bl	801cd78 <_Bfree>
 801c5d6:	2300      	movs	r3, #0
 801c5d8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801c5da:	f888 3000 	strb.w	r3, [r8]
 801c5de:	f10b 0301 	add.w	r3, fp, #1
 801c5e2:	6013      	str	r3, [r2, #0]
 801c5e4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801c5e6:	2b00      	cmp	r3, #0
 801c5e8:	f43f ad69 	beq.w	801c0be <_dtoa_r+0x9e>
 801c5ec:	f8c3 8000 	str.w	r8, [r3]
 801c5f0:	e565      	b.n	801c0be <_dtoa_r+0x9e>
 801c5f2:	465a      	mov	r2, fp
 801c5f4:	4643      	mov	r3, r8
 801c5f6:	4698      	mov	r8, r3
 801c5f8:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 801c5fc:	2939      	cmp	r1, #57	; 0x39
 801c5fe:	d106      	bne.n	801c60e <_dtoa_r+0x5ee>
 801c600:	9901      	ldr	r1, [sp, #4]
 801c602:	4299      	cmp	r1, r3
 801c604:	d1f7      	bne.n	801c5f6 <_dtoa_r+0x5d6>
 801c606:	9801      	ldr	r0, [sp, #4]
 801c608:	2130      	movs	r1, #48	; 0x30
 801c60a:	3201      	adds	r2, #1
 801c60c:	7001      	strb	r1, [r0, #0]
 801c60e:	7819      	ldrb	r1, [r3, #0]
 801c610:	3101      	adds	r1, #1
 801c612:	7019      	strb	r1, [r3, #0]
 801c614:	e7ae      	b.n	801c574 <_dtoa_r+0x554>
 801c616:	ee27 7b04 	vmul.f64	d7, d7, d4
 801c61a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801c61e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c622:	d1b2      	bne.n	801c58a <_dtoa_r+0x56a>
 801c624:	e7d3      	b.n	801c5ce <_dtoa_r+0x5ae>
 801c626:	bf00      	nop
 801c628:	080205b0 	.word	0x080205b0
 801c62c:	08020588 	.word	0x08020588
 801c630:	9907      	ldr	r1, [sp, #28]
 801c632:	2900      	cmp	r1, #0
 801c634:	f000 80d0 	beq.w	801c7d8 <_dtoa_r+0x7b8>
 801c638:	9906      	ldr	r1, [sp, #24]
 801c63a:	2901      	cmp	r1, #1
 801c63c:	f300 80b4 	bgt.w	801c7a8 <_dtoa_r+0x788>
 801c640:	9909      	ldr	r1, [sp, #36]	; 0x24
 801c642:	2900      	cmp	r1, #0
 801c644:	f000 80ac 	beq.w	801c7a0 <_dtoa_r+0x780>
 801c648:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801c64c:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801c650:	461c      	mov	r4, r3
 801c652:	9309      	str	r3, [sp, #36]	; 0x24
 801c654:	9b04      	ldr	r3, [sp, #16]
 801c656:	4413      	add	r3, r2
 801c658:	9304      	str	r3, [sp, #16]
 801c65a:	9b05      	ldr	r3, [sp, #20]
 801c65c:	2101      	movs	r1, #1
 801c65e:	4413      	add	r3, r2
 801c660:	4630      	mov	r0, r6
 801c662:	9305      	str	r3, [sp, #20]
 801c664:	f000 fc88 	bl	801cf78 <__i2b>
 801c668:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c66a:	4607      	mov	r7, r0
 801c66c:	f1b8 0f00 	cmp.w	r8, #0
 801c670:	d00d      	beq.n	801c68e <_dtoa_r+0x66e>
 801c672:	9a05      	ldr	r2, [sp, #20]
 801c674:	2a00      	cmp	r2, #0
 801c676:	dd0a      	ble.n	801c68e <_dtoa_r+0x66e>
 801c678:	4542      	cmp	r2, r8
 801c67a:	9904      	ldr	r1, [sp, #16]
 801c67c:	bfa8      	it	ge
 801c67e:	4642      	movge	r2, r8
 801c680:	1a89      	subs	r1, r1, r2
 801c682:	9104      	str	r1, [sp, #16]
 801c684:	9905      	ldr	r1, [sp, #20]
 801c686:	eba8 0802 	sub.w	r8, r8, r2
 801c68a:	1a8a      	subs	r2, r1, r2
 801c68c:	9205      	str	r2, [sp, #20]
 801c68e:	b303      	cbz	r3, 801c6d2 <_dtoa_r+0x6b2>
 801c690:	9a07      	ldr	r2, [sp, #28]
 801c692:	2a00      	cmp	r2, #0
 801c694:	f000 80a5 	beq.w	801c7e2 <_dtoa_r+0x7c2>
 801c698:	2c00      	cmp	r4, #0
 801c69a:	dd13      	ble.n	801c6c4 <_dtoa_r+0x6a4>
 801c69c:	4639      	mov	r1, r7
 801c69e:	4622      	mov	r2, r4
 801c6a0:	4630      	mov	r0, r6
 801c6a2:	930d      	str	r3, [sp, #52]	; 0x34
 801c6a4:	f000 fd28 	bl	801d0f8 <__pow5mult>
 801c6a8:	462a      	mov	r2, r5
 801c6aa:	4601      	mov	r1, r0
 801c6ac:	4607      	mov	r7, r0
 801c6ae:	4630      	mov	r0, r6
 801c6b0:	f000 fc78 	bl	801cfa4 <__multiply>
 801c6b4:	4629      	mov	r1, r5
 801c6b6:	9009      	str	r0, [sp, #36]	; 0x24
 801c6b8:	4630      	mov	r0, r6
 801c6ba:	f000 fb5d 	bl	801cd78 <_Bfree>
 801c6be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801c6c0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801c6c2:	4615      	mov	r5, r2
 801c6c4:	1b1a      	subs	r2, r3, r4
 801c6c6:	d004      	beq.n	801c6d2 <_dtoa_r+0x6b2>
 801c6c8:	4629      	mov	r1, r5
 801c6ca:	4630      	mov	r0, r6
 801c6cc:	f000 fd14 	bl	801d0f8 <__pow5mult>
 801c6d0:	4605      	mov	r5, r0
 801c6d2:	2101      	movs	r1, #1
 801c6d4:	4630      	mov	r0, r6
 801c6d6:	f000 fc4f 	bl	801cf78 <__i2b>
 801c6da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801c6dc:	2b00      	cmp	r3, #0
 801c6de:	4604      	mov	r4, r0
 801c6e0:	f340 8081 	ble.w	801c7e6 <_dtoa_r+0x7c6>
 801c6e4:	461a      	mov	r2, r3
 801c6e6:	4601      	mov	r1, r0
 801c6e8:	4630      	mov	r0, r6
 801c6ea:	f000 fd05 	bl	801d0f8 <__pow5mult>
 801c6ee:	9b06      	ldr	r3, [sp, #24]
 801c6f0:	2b01      	cmp	r3, #1
 801c6f2:	4604      	mov	r4, r0
 801c6f4:	dd7a      	ble.n	801c7ec <_dtoa_r+0x7cc>
 801c6f6:	2300      	movs	r3, #0
 801c6f8:	9309      	str	r3, [sp, #36]	; 0x24
 801c6fa:	6922      	ldr	r2, [r4, #16]
 801c6fc:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801c700:	6910      	ldr	r0, [r2, #16]
 801c702:	f000 fbeb 	bl	801cedc <__hi0bits>
 801c706:	f1c0 0020 	rsb	r0, r0, #32
 801c70a:	9b05      	ldr	r3, [sp, #20]
 801c70c:	4418      	add	r0, r3
 801c70e:	f010 001f 	ands.w	r0, r0, #31
 801c712:	f000 8093 	beq.w	801c83c <_dtoa_r+0x81c>
 801c716:	f1c0 0220 	rsb	r2, r0, #32
 801c71a:	2a04      	cmp	r2, #4
 801c71c:	f340 8085 	ble.w	801c82a <_dtoa_r+0x80a>
 801c720:	9b04      	ldr	r3, [sp, #16]
 801c722:	f1c0 001c 	rsb	r0, r0, #28
 801c726:	4403      	add	r3, r0
 801c728:	9304      	str	r3, [sp, #16]
 801c72a:	9b05      	ldr	r3, [sp, #20]
 801c72c:	4480      	add	r8, r0
 801c72e:	4403      	add	r3, r0
 801c730:	9305      	str	r3, [sp, #20]
 801c732:	9b04      	ldr	r3, [sp, #16]
 801c734:	2b00      	cmp	r3, #0
 801c736:	dd05      	ble.n	801c744 <_dtoa_r+0x724>
 801c738:	4629      	mov	r1, r5
 801c73a:	461a      	mov	r2, r3
 801c73c:	4630      	mov	r0, r6
 801c73e:	f000 fd35 	bl	801d1ac <__lshift>
 801c742:	4605      	mov	r5, r0
 801c744:	9b05      	ldr	r3, [sp, #20]
 801c746:	2b00      	cmp	r3, #0
 801c748:	dd05      	ble.n	801c756 <_dtoa_r+0x736>
 801c74a:	4621      	mov	r1, r4
 801c74c:	461a      	mov	r2, r3
 801c74e:	4630      	mov	r0, r6
 801c750:	f000 fd2c 	bl	801d1ac <__lshift>
 801c754:	4604      	mov	r4, r0
 801c756:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801c758:	2b00      	cmp	r3, #0
 801c75a:	d071      	beq.n	801c840 <_dtoa_r+0x820>
 801c75c:	4621      	mov	r1, r4
 801c75e:	4628      	mov	r0, r5
 801c760:	f000 fd90 	bl	801d284 <__mcmp>
 801c764:	2800      	cmp	r0, #0
 801c766:	da6b      	bge.n	801c840 <_dtoa_r+0x820>
 801c768:	2300      	movs	r3, #0
 801c76a:	4629      	mov	r1, r5
 801c76c:	220a      	movs	r2, #10
 801c76e:	4630      	mov	r0, r6
 801c770:	f000 fb24 	bl	801cdbc <__multadd>
 801c774:	9b07      	ldr	r3, [sp, #28]
 801c776:	f10b 3bff 	add.w	fp, fp, #4294967295
 801c77a:	4605      	mov	r5, r0
 801c77c:	2b00      	cmp	r3, #0
 801c77e:	f000 8197 	beq.w	801cab0 <_dtoa_r+0xa90>
 801c782:	4639      	mov	r1, r7
 801c784:	2300      	movs	r3, #0
 801c786:	220a      	movs	r2, #10
 801c788:	4630      	mov	r0, r6
 801c78a:	f000 fb17 	bl	801cdbc <__multadd>
 801c78e:	f1ba 0f00 	cmp.w	sl, #0
 801c792:	4607      	mov	r7, r0
 801c794:	f300 8093 	bgt.w	801c8be <_dtoa_r+0x89e>
 801c798:	9b06      	ldr	r3, [sp, #24]
 801c79a:	2b02      	cmp	r3, #2
 801c79c:	dc57      	bgt.n	801c84e <_dtoa_r+0x82e>
 801c79e:	e08e      	b.n	801c8be <_dtoa_r+0x89e>
 801c7a0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801c7a2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801c7a6:	e751      	b.n	801c64c <_dtoa_r+0x62c>
 801c7a8:	f109 34ff 	add.w	r4, r9, #4294967295
 801c7ac:	42a3      	cmp	r3, r4
 801c7ae:	bfbf      	itttt	lt
 801c7b0:	1ae2      	sublt	r2, r4, r3
 801c7b2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 801c7b4:	189b      	addlt	r3, r3, r2
 801c7b6:	930a      	strlt	r3, [sp, #40]	; 0x28
 801c7b8:	bfae      	itee	ge
 801c7ba:	1b1c      	subge	r4, r3, r4
 801c7bc:	4623      	movlt	r3, r4
 801c7be:	2400      	movlt	r4, #0
 801c7c0:	f1b9 0f00 	cmp.w	r9, #0
 801c7c4:	bfb5      	itete	lt
 801c7c6:	9a04      	ldrlt	r2, [sp, #16]
 801c7c8:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 801c7cc:	eba2 0809 	sublt.w	r8, r2, r9
 801c7d0:	464a      	movge	r2, r9
 801c7d2:	bfb8      	it	lt
 801c7d4:	2200      	movlt	r2, #0
 801c7d6:	e73c      	b.n	801c652 <_dtoa_r+0x632>
 801c7d8:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801c7dc:	9f07      	ldr	r7, [sp, #28]
 801c7de:	461c      	mov	r4, r3
 801c7e0:	e744      	b.n	801c66c <_dtoa_r+0x64c>
 801c7e2:	461a      	mov	r2, r3
 801c7e4:	e770      	b.n	801c6c8 <_dtoa_r+0x6a8>
 801c7e6:	9b06      	ldr	r3, [sp, #24]
 801c7e8:	2b01      	cmp	r3, #1
 801c7ea:	dc18      	bgt.n	801c81e <_dtoa_r+0x7fe>
 801c7ec:	9b02      	ldr	r3, [sp, #8]
 801c7ee:	b9b3      	cbnz	r3, 801c81e <_dtoa_r+0x7fe>
 801c7f0:	9b03      	ldr	r3, [sp, #12]
 801c7f2:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801c7f6:	b9a2      	cbnz	r2, 801c822 <_dtoa_r+0x802>
 801c7f8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 801c7fc:	0d12      	lsrs	r2, r2, #20
 801c7fe:	0512      	lsls	r2, r2, #20
 801c800:	b18a      	cbz	r2, 801c826 <_dtoa_r+0x806>
 801c802:	9b04      	ldr	r3, [sp, #16]
 801c804:	3301      	adds	r3, #1
 801c806:	9304      	str	r3, [sp, #16]
 801c808:	9b05      	ldr	r3, [sp, #20]
 801c80a:	3301      	adds	r3, #1
 801c80c:	9305      	str	r3, [sp, #20]
 801c80e:	2301      	movs	r3, #1
 801c810:	9309      	str	r3, [sp, #36]	; 0x24
 801c812:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801c814:	2b00      	cmp	r3, #0
 801c816:	f47f af70 	bne.w	801c6fa <_dtoa_r+0x6da>
 801c81a:	2001      	movs	r0, #1
 801c81c:	e775      	b.n	801c70a <_dtoa_r+0x6ea>
 801c81e:	2300      	movs	r3, #0
 801c820:	e7f6      	b.n	801c810 <_dtoa_r+0x7f0>
 801c822:	9b02      	ldr	r3, [sp, #8]
 801c824:	e7f4      	b.n	801c810 <_dtoa_r+0x7f0>
 801c826:	9209      	str	r2, [sp, #36]	; 0x24
 801c828:	e7f3      	b.n	801c812 <_dtoa_r+0x7f2>
 801c82a:	d082      	beq.n	801c732 <_dtoa_r+0x712>
 801c82c:	9b04      	ldr	r3, [sp, #16]
 801c82e:	321c      	adds	r2, #28
 801c830:	4413      	add	r3, r2
 801c832:	9304      	str	r3, [sp, #16]
 801c834:	9b05      	ldr	r3, [sp, #20]
 801c836:	4490      	add	r8, r2
 801c838:	4413      	add	r3, r2
 801c83a:	e779      	b.n	801c730 <_dtoa_r+0x710>
 801c83c:	4602      	mov	r2, r0
 801c83e:	e7f5      	b.n	801c82c <_dtoa_r+0x80c>
 801c840:	f1b9 0f00 	cmp.w	r9, #0
 801c844:	dc36      	bgt.n	801c8b4 <_dtoa_r+0x894>
 801c846:	9b06      	ldr	r3, [sp, #24]
 801c848:	2b02      	cmp	r3, #2
 801c84a:	dd33      	ble.n	801c8b4 <_dtoa_r+0x894>
 801c84c:	46ca      	mov	sl, r9
 801c84e:	f1ba 0f00 	cmp.w	sl, #0
 801c852:	d10d      	bne.n	801c870 <_dtoa_r+0x850>
 801c854:	4621      	mov	r1, r4
 801c856:	4653      	mov	r3, sl
 801c858:	2205      	movs	r2, #5
 801c85a:	4630      	mov	r0, r6
 801c85c:	f000 faae 	bl	801cdbc <__multadd>
 801c860:	4601      	mov	r1, r0
 801c862:	4604      	mov	r4, r0
 801c864:	4628      	mov	r0, r5
 801c866:	f000 fd0d 	bl	801d284 <__mcmp>
 801c86a:	2800      	cmp	r0, #0
 801c86c:	f73f ade4 	bgt.w	801c438 <_dtoa_r+0x418>
 801c870:	9b08      	ldr	r3, [sp, #32]
 801c872:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801c876:	ea6f 0b03 	mvn.w	fp, r3
 801c87a:	f04f 0900 	mov.w	r9, #0
 801c87e:	4621      	mov	r1, r4
 801c880:	4630      	mov	r0, r6
 801c882:	f000 fa79 	bl	801cd78 <_Bfree>
 801c886:	2f00      	cmp	r7, #0
 801c888:	f43f aea1 	beq.w	801c5ce <_dtoa_r+0x5ae>
 801c88c:	f1b9 0f00 	cmp.w	r9, #0
 801c890:	d005      	beq.n	801c89e <_dtoa_r+0x87e>
 801c892:	45b9      	cmp	r9, r7
 801c894:	d003      	beq.n	801c89e <_dtoa_r+0x87e>
 801c896:	4649      	mov	r1, r9
 801c898:	4630      	mov	r0, r6
 801c89a:	f000 fa6d 	bl	801cd78 <_Bfree>
 801c89e:	4639      	mov	r1, r7
 801c8a0:	4630      	mov	r0, r6
 801c8a2:	f000 fa69 	bl	801cd78 <_Bfree>
 801c8a6:	e692      	b.n	801c5ce <_dtoa_r+0x5ae>
 801c8a8:	2400      	movs	r4, #0
 801c8aa:	4627      	mov	r7, r4
 801c8ac:	e7e0      	b.n	801c870 <_dtoa_r+0x850>
 801c8ae:	4693      	mov	fp, r2
 801c8b0:	4627      	mov	r7, r4
 801c8b2:	e5c1      	b.n	801c438 <_dtoa_r+0x418>
 801c8b4:	9b07      	ldr	r3, [sp, #28]
 801c8b6:	46ca      	mov	sl, r9
 801c8b8:	2b00      	cmp	r3, #0
 801c8ba:	f000 8100 	beq.w	801cabe <_dtoa_r+0xa9e>
 801c8be:	f1b8 0f00 	cmp.w	r8, #0
 801c8c2:	dd05      	ble.n	801c8d0 <_dtoa_r+0x8b0>
 801c8c4:	4639      	mov	r1, r7
 801c8c6:	4642      	mov	r2, r8
 801c8c8:	4630      	mov	r0, r6
 801c8ca:	f000 fc6f 	bl	801d1ac <__lshift>
 801c8ce:	4607      	mov	r7, r0
 801c8d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c8d2:	2b00      	cmp	r3, #0
 801c8d4:	d05d      	beq.n	801c992 <_dtoa_r+0x972>
 801c8d6:	6879      	ldr	r1, [r7, #4]
 801c8d8:	4630      	mov	r0, r6
 801c8da:	f000 fa0d 	bl	801ccf8 <_Balloc>
 801c8de:	4680      	mov	r8, r0
 801c8e0:	b928      	cbnz	r0, 801c8ee <_dtoa_r+0x8ce>
 801c8e2:	4b82      	ldr	r3, [pc, #520]	; (801caec <_dtoa_r+0xacc>)
 801c8e4:	4602      	mov	r2, r0
 801c8e6:	f240 21ef 	movw	r1, #751	; 0x2ef
 801c8ea:	f7ff bbb1 	b.w	801c050 <_dtoa_r+0x30>
 801c8ee:	693a      	ldr	r2, [r7, #16]
 801c8f0:	3202      	adds	r2, #2
 801c8f2:	0092      	lsls	r2, r2, #2
 801c8f4:	f107 010c 	add.w	r1, r7, #12
 801c8f8:	300c      	adds	r0, #12
 801c8fa:	f7ff faf2 	bl	801bee2 <memcpy>
 801c8fe:	2201      	movs	r2, #1
 801c900:	4641      	mov	r1, r8
 801c902:	4630      	mov	r0, r6
 801c904:	f000 fc52 	bl	801d1ac <__lshift>
 801c908:	9b01      	ldr	r3, [sp, #4]
 801c90a:	3301      	adds	r3, #1
 801c90c:	9304      	str	r3, [sp, #16]
 801c90e:	9b01      	ldr	r3, [sp, #4]
 801c910:	4453      	add	r3, sl
 801c912:	9308      	str	r3, [sp, #32]
 801c914:	9b02      	ldr	r3, [sp, #8]
 801c916:	f003 0301 	and.w	r3, r3, #1
 801c91a:	46b9      	mov	r9, r7
 801c91c:	9307      	str	r3, [sp, #28]
 801c91e:	4607      	mov	r7, r0
 801c920:	9b04      	ldr	r3, [sp, #16]
 801c922:	4621      	mov	r1, r4
 801c924:	3b01      	subs	r3, #1
 801c926:	4628      	mov	r0, r5
 801c928:	9302      	str	r3, [sp, #8]
 801c92a:	f7ff faef 	bl	801bf0c <quorem>
 801c92e:	4603      	mov	r3, r0
 801c930:	3330      	adds	r3, #48	; 0x30
 801c932:	9005      	str	r0, [sp, #20]
 801c934:	4649      	mov	r1, r9
 801c936:	4628      	mov	r0, r5
 801c938:	9309      	str	r3, [sp, #36]	; 0x24
 801c93a:	f000 fca3 	bl	801d284 <__mcmp>
 801c93e:	463a      	mov	r2, r7
 801c940:	4682      	mov	sl, r0
 801c942:	4621      	mov	r1, r4
 801c944:	4630      	mov	r0, r6
 801c946:	f000 fcb9 	bl	801d2bc <__mdiff>
 801c94a:	68c2      	ldr	r2, [r0, #12]
 801c94c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c94e:	4680      	mov	r8, r0
 801c950:	bb0a      	cbnz	r2, 801c996 <_dtoa_r+0x976>
 801c952:	4601      	mov	r1, r0
 801c954:	4628      	mov	r0, r5
 801c956:	f000 fc95 	bl	801d284 <__mcmp>
 801c95a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c95c:	4602      	mov	r2, r0
 801c95e:	4641      	mov	r1, r8
 801c960:	4630      	mov	r0, r6
 801c962:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 801c966:	f000 fa07 	bl	801cd78 <_Bfree>
 801c96a:	9b06      	ldr	r3, [sp, #24]
 801c96c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801c96e:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801c972:	ea43 0102 	orr.w	r1, r3, r2
 801c976:	9b07      	ldr	r3, [sp, #28]
 801c978:	4319      	orrs	r1, r3
 801c97a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c97c:	d10d      	bne.n	801c99a <_dtoa_r+0x97a>
 801c97e:	2b39      	cmp	r3, #57	; 0x39
 801c980:	d029      	beq.n	801c9d6 <_dtoa_r+0x9b6>
 801c982:	f1ba 0f00 	cmp.w	sl, #0
 801c986:	dd01      	ble.n	801c98c <_dtoa_r+0x96c>
 801c988:	9b05      	ldr	r3, [sp, #20]
 801c98a:	3331      	adds	r3, #49	; 0x31
 801c98c:	9a02      	ldr	r2, [sp, #8]
 801c98e:	7013      	strb	r3, [r2, #0]
 801c990:	e775      	b.n	801c87e <_dtoa_r+0x85e>
 801c992:	4638      	mov	r0, r7
 801c994:	e7b8      	b.n	801c908 <_dtoa_r+0x8e8>
 801c996:	2201      	movs	r2, #1
 801c998:	e7e1      	b.n	801c95e <_dtoa_r+0x93e>
 801c99a:	f1ba 0f00 	cmp.w	sl, #0
 801c99e:	db06      	blt.n	801c9ae <_dtoa_r+0x98e>
 801c9a0:	9906      	ldr	r1, [sp, #24]
 801c9a2:	ea41 0a0a 	orr.w	sl, r1, sl
 801c9a6:	9907      	ldr	r1, [sp, #28]
 801c9a8:	ea5a 0a01 	orrs.w	sl, sl, r1
 801c9ac:	d120      	bne.n	801c9f0 <_dtoa_r+0x9d0>
 801c9ae:	2a00      	cmp	r2, #0
 801c9b0:	ddec      	ble.n	801c98c <_dtoa_r+0x96c>
 801c9b2:	4629      	mov	r1, r5
 801c9b4:	2201      	movs	r2, #1
 801c9b6:	4630      	mov	r0, r6
 801c9b8:	9304      	str	r3, [sp, #16]
 801c9ba:	f000 fbf7 	bl	801d1ac <__lshift>
 801c9be:	4621      	mov	r1, r4
 801c9c0:	4605      	mov	r5, r0
 801c9c2:	f000 fc5f 	bl	801d284 <__mcmp>
 801c9c6:	2800      	cmp	r0, #0
 801c9c8:	9b04      	ldr	r3, [sp, #16]
 801c9ca:	dc02      	bgt.n	801c9d2 <_dtoa_r+0x9b2>
 801c9cc:	d1de      	bne.n	801c98c <_dtoa_r+0x96c>
 801c9ce:	07da      	lsls	r2, r3, #31
 801c9d0:	d5dc      	bpl.n	801c98c <_dtoa_r+0x96c>
 801c9d2:	2b39      	cmp	r3, #57	; 0x39
 801c9d4:	d1d8      	bne.n	801c988 <_dtoa_r+0x968>
 801c9d6:	9a02      	ldr	r2, [sp, #8]
 801c9d8:	2339      	movs	r3, #57	; 0x39
 801c9da:	7013      	strb	r3, [r2, #0]
 801c9dc:	4643      	mov	r3, r8
 801c9de:	4698      	mov	r8, r3
 801c9e0:	3b01      	subs	r3, #1
 801c9e2:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 801c9e6:	2a39      	cmp	r2, #57	; 0x39
 801c9e8:	d051      	beq.n	801ca8e <_dtoa_r+0xa6e>
 801c9ea:	3201      	adds	r2, #1
 801c9ec:	701a      	strb	r2, [r3, #0]
 801c9ee:	e746      	b.n	801c87e <_dtoa_r+0x85e>
 801c9f0:	2a00      	cmp	r2, #0
 801c9f2:	dd03      	ble.n	801c9fc <_dtoa_r+0x9dc>
 801c9f4:	2b39      	cmp	r3, #57	; 0x39
 801c9f6:	d0ee      	beq.n	801c9d6 <_dtoa_r+0x9b6>
 801c9f8:	3301      	adds	r3, #1
 801c9fa:	e7c7      	b.n	801c98c <_dtoa_r+0x96c>
 801c9fc:	9a04      	ldr	r2, [sp, #16]
 801c9fe:	9908      	ldr	r1, [sp, #32]
 801ca00:	f802 3c01 	strb.w	r3, [r2, #-1]
 801ca04:	428a      	cmp	r2, r1
 801ca06:	d02b      	beq.n	801ca60 <_dtoa_r+0xa40>
 801ca08:	4629      	mov	r1, r5
 801ca0a:	2300      	movs	r3, #0
 801ca0c:	220a      	movs	r2, #10
 801ca0e:	4630      	mov	r0, r6
 801ca10:	f000 f9d4 	bl	801cdbc <__multadd>
 801ca14:	45b9      	cmp	r9, r7
 801ca16:	4605      	mov	r5, r0
 801ca18:	f04f 0300 	mov.w	r3, #0
 801ca1c:	f04f 020a 	mov.w	r2, #10
 801ca20:	4649      	mov	r1, r9
 801ca22:	4630      	mov	r0, r6
 801ca24:	d107      	bne.n	801ca36 <_dtoa_r+0xa16>
 801ca26:	f000 f9c9 	bl	801cdbc <__multadd>
 801ca2a:	4681      	mov	r9, r0
 801ca2c:	4607      	mov	r7, r0
 801ca2e:	9b04      	ldr	r3, [sp, #16]
 801ca30:	3301      	adds	r3, #1
 801ca32:	9304      	str	r3, [sp, #16]
 801ca34:	e774      	b.n	801c920 <_dtoa_r+0x900>
 801ca36:	f000 f9c1 	bl	801cdbc <__multadd>
 801ca3a:	4639      	mov	r1, r7
 801ca3c:	4681      	mov	r9, r0
 801ca3e:	2300      	movs	r3, #0
 801ca40:	220a      	movs	r2, #10
 801ca42:	4630      	mov	r0, r6
 801ca44:	f000 f9ba 	bl	801cdbc <__multadd>
 801ca48:	4607      	mov	r7, r0
 801ca4a:	e7f0      	b.n	801ca2e <_dtoa_r+0xa0e>
 801ca4c:	f1ba 0f00 	cmp.w	sl, #0
 801ca50:	9a01      	ldr	r2, [sp, #4]
 801ca52:	bfcc      	ite	gt
 801ca54:	46d0      	movgt	r8, sl
 801ca56:	f04f 0801 	movle.w	r8, #1
 801ca5a:	4490      	add	r8, r2
 801ca5c:	f04f 0900 	mov.w	r9, #0
 801ca60:	4629      	mov	r1, r5
 801ca62:	2201      	movs	r2, #1
 801ca64:	4630      	mov	r0, r6
 801ca66:	9302      	str	r3, [sp, #8]
 801ca68:	f000 fba0 	bl	801d1ac <__lshift>
 801ca6c:	4621      	mov	r1, r4
 801ca6e:	4605      	mov	r5, r0
 801ca70:	f000 fc08 	bl	801d284 <__mcmp>
 801ca74:	2800      	cmp	r0, #0
 801ca76:	dcb1      	bgt.n	801c9dc <_dtoa_r+0x9bc>
 801ca78:	d102      	bne.n	801ca80 <_dtoa_r+0xa60>
 801ca7a:	9b02      	ldr	r3, [sp, #8]
 801ca7c:	07db      	lsls	r3, r3, #31
 801ca7e:	d4ad      	bmi.n	801c9dc <_dtoa_r+0x9bc>
 801ca80:	4643      	mov	r3, r8
 801ca82:	4698      	mov	r8, r3
 801ca84:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801ca88:	2a30      	cmp	r2, #48	; 0x30
 801ca8a:	d0fa      	beq.n	801ca82 <_dtoa_r+0xa62>
 801ca8c:	e6f7      	b.n	801c87e <_dtoa_r+0x85e>
 801ca8e:	9a01      	ldr	r2, [sp, #4]
 801ca90:	429a      	cmp	r2, r3
 801ca92:	d1a4      	bne.n	801c9de <_dtoa_r+0x9be>
 801ca94:	f10b 0b01 	add.w	fp, fp, #1
 801ca98:	2331      	movs	r3, #49	; 0x31
 801ca9a:	e778      	b.n	801c98e <_dtoa_r+0x96e>
 801ca9c:	4b14      	ldr	r3, [pc, #80]	; (801caf0 <_dtoa_r+0xad0>)
 801ca9e:	f7ff bb2a 	b.w	801c0f6 <_dtoa_r+0xd6>
 801caa2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801caa4:	2b00      	cmp	r3, #0
 801caa6:	f47f ab05 	bne.w	801c0b4 <_dtoa_r+0x94>
 801caaa:	4b12      	ldr	r3, [pc, #72]	; (801caf4 <_dtoa_r+0xad4>)
 801caac:	f7ff bb23 	b.w	801c0f6 <_dtoa_r+0xd6>
 801cab0:	f1ba 0f00 	cmp.w	sl, #0
 801cab4:	dc03      	bgt.n	801cabe <_dtoa_r+0xa9e>
 801cab6:	9b06      	ldr	r3, [sp, #24]
 801cab8:	2b02      	cmp	r3, #2
 801caba:	f73f aec8 	bgt.w	801c84e <_dtoa_r+0x82e>
 801cabe:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801cac2:	4621      	mov	r1, r4
 801cac4:	4628      	mov	r0, r5
 801cac6:	f7ff fa21 	bl	801bf0c <quorem>
 801caca:	f100 0330 	add.w	r3, r0, #48	; 0x30
 801cace:	f808 3b01 	strb.w	r3, [r8], #1
 801cad2:	9a01      	ldr	r2, [sp, #4]
 801cad4:	eba8 0202 	sub.w	r2, r8, r2
 801cad8:	4592      	cmp	sl, r2
 801cada:	ddb7      	ble.n	801ca4c <_dtoa_r+0xa2c>
 801cadc:	4629      	mov	r1, r5
 801cade:	2300      	movs	r3, #0
 801cae0:	220a      	movs	r2, #10
 801cae2:	4630      	mov	r0, r6
 801cae4:	f000 f96a 	bl	801cdbc <__multadd>
 801cae8:	4605      	mov	r5, r0
 801caea:	e7ea      	b.n	801cac2 <_dtoa_r+0xaa2>
 801caec:	08020517 	.word	0x08020517
 801caf0:	08020800 	.word	0x08020800
 801caf4:	0802049b 	.word	0x0802049b

0801caf8 <_free_r>:
 801caf8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801cafa:	2900      	cmp	r1, #0
 801cafc:	d044      	beq.n	801cb88 <_free_r+0x90>
 801cafe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801cb02:	9001      	str	r0, [sp, #4]
 801cb04:	2b00      	cmp	r3, #0
 801cb06:	f1a1 0404 	sub.w	r4, r1, #4
 801cb0a:	bfb8      	it	lt
 801cb0c:	18e4      	addlt	r4, r4, r3
 801cb0e:	f000 f8e7 	bl	801cce0 <__malloc_lock>
 801cb12:	4a1e      	ldr	r2, [pc, #120]	; (801cb8c <_free_r+0x94>)
 801cb14:	9801      	ldr	r0, [sp, #4]
 801cb16:	6813      	ldr	r3, [r2, #0]
 801cb18:	b933      	cbnz	r3, 801cb28 <_free_r+0x30>
 801cb1a:	6063      	str	r3, [r4, #4]
 801cb1c:	6014      	str	r4, [r2, #0]
 801cb1e:	b003      	add	sp, #12
 801cb20:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801cb24:	f000 b8e2 	b.w	801ccec <__malloc_unlock>
 801cb28:	42a3      	cmp	r3, r4
 801cb2a:	d908      	bls.n	801cb3e <_free_r+0x46>
 801cb2c:	6825      	ldr	r5, [r4, #0]
 801cb2e:	1961      	adds	r1, r4, r5
 801cb30:	428b      	cmp	r3, r1
 801cb32:	bf01      	itttt	eq
 801cb34:	6819      	ldreq	r1, [r3, #0]
 801cb36:	685b      	ldreq	r3, [r3, #4]
 801cb38:	1949      	addeq	r1, r1, r5
 801cb3a:	6021      	streq	r1, [r4, #0]
 801cb3c:	e7ed      	b.n	801cb1a <_free_r+0x22>
 801cb3e:	461a      	mov	r2, r3
 801cb40:	685b      	ldr	r3, [r3, #4]
 801cb42:	b10b      	cbz	r3, 801cb48 <_free_r+0x50>
 801cb44:	42a3      	cmp	r3, r4
 801cb46:	d9fa      	bls.n	801cb3e <_free_r+0x46>
 801cb48:	6811      	ldr	r1, [r2, #0]
 801cb4a:	1855      	adds	r5, r2, r1
 801cb4c:	42a5      	cmp	r5, r4
 801cb4e:	d10b      	bne.n	801cb68 <_free_r+0x70>
 801cb50:	6824      	ldr	r4, [r4, #0]
 801cb52:	4421      	add	r1, r4
 801cb54:	1854      	adds	r4, r2, r1
 801cb56:	42a3      	cmp	r3, r4
 801cb58:	6011      	str	r1, [r2, #0]
 801cb5a:	d1e0      	bne.n	801cb1e <_free_r+0x26>
 801cb5c:	681c      	ldr	r4, [r3, #0]
 801cb5e:	685b      	ldr	r3, [r3, #4]
 801cb60:	6053      	str	r3, [r2, #4]
 801cb62:	440c      	add	r4, r1
 801cb64:	6014      	str	r4, [r2, #0]
 801cb66:	e7da      	b.n	801cb1e <_free_r+0x26>
 801cb68:	d902      	bls.n	801cb70 <_free_r+0x78>
 801cb6a:	230c      	movs	r3, #12
 801cb6c:	6003      	str	r3, [r0, #0]
 801cb6e:	e7d6      	b.n	801cb1e <_free_r+0x26>
 801cb70:	6825      	ldr	r5, [r4, #0]
 801cb72:	1961      	adds	r1, r4, r5
 801cb74:	428b      	cmp	r3, r1
 801cb76:	bf04      	itt	eq
 801cb78:	6819      	ldreq	r1, [r3, #0]
 801cb7a:	685b      	ldreq	r3, [r3, #4]
 801cb7c:	6063      	str	r3, [r4, #4]
 801cb7e:	bf04      	itt	eq
 801cb80:	1949      	addeq	r1, r1, r5
 801cb82:	6021      	streq	r1, [r4, #0]
 801cb84:	6054      	str	r4, [r2, #4]
 801cb86:	e7ca      	b.n	801cb1e <_free_r+0x26>
 801cb88:	b003      	add	sp, #12
 801cb8a:	bd30      	pop	{r4, r5, pc}
 801cb8c:	24003628 	.word	0x24003628

0801cb90 <malloc>:
 801cb90:	4b02      	ldr	r3, [pc, #8]	; (801cb9c <malloc+0xc>)
 801cb92:	4601      	mov	r1, r0
 801cb94:	6818      	ldr	r0, [r3, #0]
 801cb96:	f000 b823 	b.w	801cbe0 <_malloc_r>
 801cb9a:	bf00      	nop
 801cb9c:	24000158 	.word	0x24000158

0801cba0 <sbrk_aligned>:
 801cba0:	b570      	push	{r4, r5, r6, lr}
 801cba2:	4e0e      	ldr	r6, [pc, #56]	; (801cbdc <sbrk_aligned+0x3c>)
 801cba4:	460c      	mov	r4, r1
 801cba6:	6831      	ldr	r1, [r6, #0]
 801cba8:	4605      	mov	r5, r0
 801cbaa:	b911      	cbnz	r1, 801cbb2 <sbrk_aligned+0x12>
 801cbac:	f002 f96a 	bl	801ee84 <_sbrk_r>
 801cbb0:	6030      	str	r0, [r6, #0]
 801cbb2:	4621      	mov	r1, r4
 801cbb4:	4628      	mov	r0, r5
 801cbb6:	f002 f965 	bl	801ee84 <_sbrk_r>
 801cbba:	1c43      	adds	r3, r0, #1
 801cbbc:	d00a      	beq.n	801cbd4 <sbrk_aligned+0x34>
 801cbbe:	1cc4      	adds	r4, r0, #3
 801cbc0:	f024 0403 	bic.w	r4, r4, #3
 801cbc4:	42a0      	cmp	r0, r4
 801cbc6:	d007      	beq.n	801cbd8 <sbrk_aligned+0x38>
 801cbc8:	1a21      	subs	r1, r4, r0
 801cbca:	4628      	mov	r0, r5
 801cbcc:	f002 f95a 	bl	801ee84 <_sbrk_r>
 801cbd0:	3001      	adds	r0, #1
 801cbd2:	d101      	bne.n	801cbd8 <sbrk_aligned+0x38>
 801cbd4:	f04f 34ff 	mov.w	r4, #4294967295
 801cbd8:	4620      	mov	r0, r4
 801cbda:	bd70      	pop	{r4, r5, r6, pc}
 801cbdc:	2400362c 	.word	0x2400362c

0801cbe0 <_malloc_r>:
 801cbe0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801cbe4:	1ccd      	adds	r5, r1, #3
 801cbe6:	f025 0503 	bic.w	r5, r5, #3
 801cbea:	3508      	adds	r5, #8
 801cbec:	2d0c      	cmp	r5, #12
 801cbee:	bf38      	it	cc
 801cbf0:	250c      	movcc	r5, #12
 801cbf2:	2d00      	cmp	r5, #0
 801cbf4:	4607      	mov	r7, r0
 801cbf6:	db01      	blt.n	801cbfc <_malloc_r+0x1c>
 801cbf8:	42a9      	cmp	r1, r5
 801cbfa:	d905      	bls.n	801cc08 <_malloc_r+0x28>
 801cbfc:	230c      	movs	r3, #12
 801cbfe:	603b      	str	r3, [r7, #0]
 801cc00:	2600      	movs	r6, #0
 801cc02:	4630      	mov	r0, r6
 801cc04:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801cc08:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 801ccdc <_malloc_r+0xfc>
 801cc0c:	f000 f868 	bl	801cce0 <__malloc_lock>
 801cc10:	f8d8 3000 	ldr.w	r3, [r8]
 801cc14:	461c      	mov	r4, r3
 801cc16:	bb5c      	cbnz	r4, 801cc70 <_malloc_r+0x90>
 801cc18:	4629      	mov	r1, r5
 801cc1a:	4638      	mov	r0, r7
 801cc1c:	f7ff ffc0 	bl	801cba0 <sbrk_aligned>
 801cc20:	1c43      	adds	r3, r0, #1
 801cc22:	4604      	mov	r4, r0
 801cc24:	d155      	bne.n	801ccd2 <_malloc_r+0xf2>
 801cc26:	f8d8 4000 	ldr.w	r4, [r8]
 801cc2a:	4626      	mov	r6, r4
 801cc2c:	2e00      	cmp	r6, #0
 801cc2e:	d145      	bne.n	801ccbc <_malloc_r+0xdc>
 801cc30:	2c00      	cmp	r4, #0
 801cc32:	d048      	beq.n	801ccc6 <_malloc_r+0xe6>
 801cc34:	6823      	ldr	r3, [r4, #0]
 801cc36:	4631      	mov	r1, r6
 801cc38:	4638      	mov	r0, r7
 801cc3a:	eb04 0903 	add.w	r9, r4, r3
 801cc3e:	f002 f921 	bl	801ee84 <_sbrk_r>
 801cc42:	4581      	cmp	r9, r0
 801cc44:	d13f      	bne.n	801ccc6 <_malloc_r+0xe6>
 801cc46:	6821      	ldr	r1, [r4, #0]
 801cc48:	1a6d      	subs	r5, r5, r1
 801cc4a:	4629      	mov	r1, r5
 801cc4c:	4638      	mov	r0, r7
 801cc4e:	f7ff ffa7 	bl	801cba0 <sbrk_aligned>
 801cc52:	3001      	adds	r0, #1
 801cc54:	d037      	beq.n	801ccc6 <_malloc_r+0xe6>
 801cc56:	6823      	ldr	r3, [r4, #0]
 801cc58:	442b      	add	r3, r5
 801cc5a:	6023      	str	r3, [r4, #0]
 801cc5c:	f8d8 3000 	ldr.w	r3, [r8]
 801cc60:	2b00      	cmp	r3, #0
 801cc62:	d038      	beq.n	801ccd6 <_malloc_r+0xf6>
 801cc64:	685a      	ldr	r2, [r3, #4]
 801cc66:	42a2      	cmp	r2, r4
 801cc68:	d12b      	bne.n	801ccc2 <_malloc_r+0xe2>
 801cc6a:	2200      	movs	r2, #0
 801cc6c:	605a      	str	r2, [r3, #4]
 801cc6e:	e00f      	b.n	801cc90 <_malloc_r+0xb0>
 801cc70:	6822      	ldr	r2, [r4, #0]
 801cc72:	1b52      	subs	r2, r2, r5
 801cc74:	d41f      	bmi.n	801ccb6 <_malloc_r+0xd6>
 801cc76:	2a0b      	cmp	r2, #11
 801cc78:	d917      	bls.n	801ccaa <_malloc_r+0xca>
 801cc7a:	1961      	adds	r1, r4, r5
 801cc7c:	42a3      	cmp	r3, r4
 801cc7e:	6025      	str	r5, [r4, #0]
 801cc80:	bf18      	it	ne
 801cc82:	6059      	strne	r1, [r3, #4]
 801cc84:	6863      	ldr	r3, [r4, #4]
 801cc86:	bf08      	it	eq
 801cc88:	f8c8 1000 	streq.w	r1, [r8]
 801cc8c:	5162      	str	r2, [r4, r5]
 801cc8e:	604b      	str	r3, [r1, #4]
 801cc90:	4638      	mov	r0, r7
 801cc92:	f104 060b 	add.w	r6, r4, #11
 801cc96:	f000 f829 	bl	801ccec <__malloc_unlock>
 801cc9a:	f026 0607 	bic.w	r6, r6, #7
 801cc9e:	1d23      	adds	r3, r4, #4
 801cca0:	1af2      	subs	r2, r6, r3
 801cca2:	d0ae      	beq.n	801cc02 <_malloc_r+0x22>
 801cca4:	1b9b      	subs	r3, r3, r6
 801cca6:	50a3      	str	r3, [r4, r2]
 801cca8:	e7ab      	b.n	801cc02 <_malloc_r+0x22>
 801ccaa:	42a3      	cmp	r3, r4
 801ccac:	6862      	ldr	r2, [r4, #4]
 801ccae:	d1dd      	bne.n	801cc6c <_malloc_r+0x8c>
 801ccb0:	f8c8 2000 	str.w	r2, [r8]
 801ccb4:	e7ec      	b.n	801cc90 <_malloc_r+0xb0>
 801ccb6:	4623      	mov	r3, r4
 801ccb8:	6864      	ldr	r4, [r4, #4]
 801ccba:	e7ac      	b.n	801cc16 <_malloc_r+0x36>
 801ccbc:	4634      	mov	r4, r6
 801ccbe:	6876      	ldr	r6, [r6, #4]
 801ccc0:	e7b4      	b.n	801cc2c <_malloc_r+0x4c>
 801ccc2:	4613      	mov	r3, r2
 801ccc4:	e7cc      	b.n	801cc60 <_malloc_r+0x80>
 801ccc6:	230c      	movs	r3, #12
 801ccc8:	603b      	str	r3, [r7, #0]
 801ccca:	4638      	mov	r0, r7
 801cccc:	f000 f80e 	bl	801ccec <__malloc_unlock>
 801ccd0:	e797      	b.n	801cc02 <_malloc_r+0x22>
 801ccd2:	6025      	str	r5, [r4, #0]
 801ccd4:	e7dc      	b.n	801cc90 <_malloc_r+0xb0>
 801ccd6:	605b      	str	r3, [r3, #4]
 801ccd8:	deff      	udf	#255	; 0xff
 801ccda:	bf00      	nop
 801ccdc:	24003628 	.word	0x24003628

0801cce0 <__malloc_lock>:
 801cce0:	4801      	ldr	r0, [pc, #4]	; (801cce8 <__malloc_lock+0x8>)
 801cce2:	f7ff b8f4 	b.w	801bece <__retarget_lock_acquire_recursive>
 801cce6:	bf00      	nop
 801cce8:	24003624 	.word	0x24003624

0801ccec <__malloc_unlock>:
 801ccec:	4801      	ldr	r0, [pc, #4]	; (801ccf4 <__malloc_unlock+0x8>)
 801ccee:	f7ff b8ef 	b.w	801bed0 <__retarget_lock_release_recursive>
 801ccf2:	bf00      	nop
 801ccf4:	24003624 	.word	0x24003624

0801ccf8 <_Balloc>:
 801ccf8:	b570      	push	{r4, r5, r6, lr}
 801ccfa:	69c6      	ldr	r6, [r0, #28]
 801ccfc:	4604      	mov	r4, r0
 801ccfe:	460d      	mov	r5, r1
 801cd00:	b976      	cbnz	r6, 801cd20 <_Balloc+0x28>
 801cd02:	2010      	movs	r0, #16
 801cd04:	f7ff ff44 	bl	801cb90 <malloc>
 801cd08:	4602      	mov	r2, r0
 801cd0a:	61e0      	str	r0, [r4, #28]
 801cd0c:	b920      	cbnz	r0, 801cd18 <_Balloc+0x20>
 801cd0e:	4b18      	ldr	r3, [pc, #96]	; (801cd70 <_Balloc+0x78>)
 801cd10:	4818      	ldr	r0, [pc, #96]	; (801cd74 <_Balloc+0x7c>)
 801cd12:	216b      	movs	r1, #107	; 0x6b
 801cd14:	f002 f8d0 	bl	801eeb8 <__assert_func>
 801cd18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801cd1c:	6006      	str	r6, [r0, #0]
 801cd1e:	60c6      	str	r6, [r0, #12]
 801cd20:	69e6      	ldr	r6, [r4, #28]
 801cd22:	68f3      	ldr	r3, [r6, #12]
 801cd24:	b183      	cbz	r3, 801cd48 <_Balloc+0x50>
 801cd26:	69e3      	ldr	r3, [r4, #28]
 801cd28:	68db      	ldr	r3, [r3, #12]
 801cd2a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801cd2e:	b9b8      	cbnz	r0, 801cd60 <_Balloc+0x68>
 801cd30:	2101      	movs	r1, #1
 801cd32:	fa01 f605 	lsl.w	r6, r1, r5
 801cd36:	1d72      	adds	r2, r6, #5
 801cd38:	0092      	lsls	r2, r2, #2
 801cd3a:	4620      	mov	r0, r4
 801cd3c:	f002 f8da 	bl	801eef4 <_calloc_r>
 801cd40:	b160      	cbz	r0, 801cd5c <_Balloc+0x64>
 801cd42:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801cd46:	e00e      	b.n	801cd66 <_Balloc+0x6e>
 801cd48:	2221      	movs	r2, #33	; 0x21
 801cd4a:	2104      	movs	r1, #4
 801cd4c:	4620      	mov	r0, r4
 801cd4e:	f002 f8d1 	bl	801eef4 <_calloc_r>
 801cd52:	69e3      	ldr	r3, [r4, #28]
 801cd54:	60f0      	str	r0, [r6, #12]
 801cd56:	68db      	ldr	r3, [r3, #12]
 801cd58:	2b00      	cmp	r3, #0
 801cd5a:	d1e4      	bne.n	801cd26 <_Balloc+0x2e>
 801cd5c:	2000      	movs	r0, #0
 801cd5e:	bd70      	pop	{r4, r5, r6, pc}
 801cd60:	6802      	ldr	r2, [r0, #0]
 801cd62:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801cd66:	2300      	movs	r3, #0
 801cd68:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801cd6c:	e7f7      	b.n	801cd5e <_Balloc+0x66>
 801cd6e:	bf00      	nop
 801cd70:	080204a8 	.word	0x080204a8
 801cd74:	08020528 	.word	0x08020528

0801cd78 <_Bfree>:
 801cd78:	b570      	push	{r4, r5, r6, lr}
 801cd7a:	69c6      	ldr	r6, [r0, #28]
 801cd7c:	4605      	mov	r5, r0
 801cd7e:	460c      	mov	r4, r1
 801cd80:	b976      	cbnz	r6, 801cda0 <_Bfree+0x28>
 801cd82:	2010      	movs	r0, #16
 801cd84:	f7ff ff04 	bl	801cb90 <malloc>
 801cd88:	4602      	mov	r2, r0
 801cd8a:	61e8      	str	r0, [r5, #28]
 801cd8c:	b920      	cbnz	r0, 801cd98 <_Bfree+0x20>
 801cd8e:	4b09      	ldr	r3, [pc, #36]	; (801cdb4 <_Bfree+0x3c>)
 801cd90:	4809      	ldr	r0, [pc, #36]	; (801cdb8 <_Bfree+0x40>)
 801cd92:	218f      	movs	r1, #143	; 0x8f
 801cd94:	f002 f890 	bl	801eeb8 <__assert_func>
 801cd98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801cd9c:	6006      	str	r6, [r0, #0]
 801cd9e:	60c6      	str	r6, [r0, #12]
 801cda0:	b13c      	cbz	r4, 801cdb2 <_Bfree+0x3a>
 801cda2:	69eb      	ldr	r3, [r5, #28]
 801cda4:	6862      	ldr	r2, [r4, #4]
 801cda6:	68db      	ldr	r3, [r3, #12]
 801cda8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801cdac:	6021      	str	r1, [r4, #0]
 801cdae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801cdb2:	bd70      	pop	{r4, r5, r6, pc}
 801cdb4:	080204a8 	.word	0x080204a8
 801cdb8:	08020528 	.word	0x08020528

0801cdbc <__multadd>:
 801cdbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801cdc0:	690d      	ldr	r5, [r1, #16]
 801cdc2:	4607      	mov	r7, r0
 801cdc4:	460c      	mov	r4, r1
 801cdc6:	461e      	mov	r6, r3
 801cdc8:	f101 0c14 	add.w	ip, r1, #20
 801cdcc:	2000      	movs	r0, #0
 801cdce:	f8dc 3000 	ldr.w	r3, [ip]
 801cdd2:	b299      	uxth	r1, r3
 801cdd4:	fb02 6101 	mla	r1, r2, r1, r6
 801cdd8:	0c1e      	lsrs	r6, r3, #16
 801cdda:	0c0b      	lsrs	r3, r1, #16
 801cddc:	fb02 3306 	mla	r3, r2, r6, r3
 801cde0:	b289      	uxth	r1, r1
 801cde2:	3001      	adds	r0, #1
 801cde4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801cde8:	4285      	cmp	r5, r0
 801cdea:	f84c 1b04 	str.w	r1, [ip], #4
 801cdee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801cdf2:	dcec      	bgt.n	801cdce <__multadd+0x12>
 801cdf4:	b30e      	cbz	r6, 801ce3a <__multadd+0x7e>
 801cdf6:	68a3      	ldr	r3, [r4, #8]
 801cdf8:	42ab      	cmp	r3, r5
 801cdfa:	dc19      	bgt.n	801ce30 <__multadd+0x74>
 801cdfc:	6861      	ldr	r1, [r4, #4]
 801cdfe:	4638      	mov	r0, r7
 801ce00:	3101      	adds	r1, #1
 801ce02:	f7ff ff79 	bl	801ccf8 <_Balloc>
 801ce06:	4680      	mov	r8, r0
 801ce08:	b928      	cbnz	r0, 801ce16 <__multadd+0x5a>
 801ce0a:	4602      	mov	r2, r0
 801ce0c:	4b0c      	ldr	r3, [pc, #48]	; (801ce40 <__multadd+0x84>)
 801ce0e:	480d      	ldr	r0, [pc, #52]	; (801ce44 <__multadd+0x88>)
 801ce10:	21ba      	movs	r1, #186	; 0xba
 801ce12:	f002 f851 	bl	801eeb8 <__assert_func>
 801ce16:	6922      	ldr	r2, [r4, #16]
 801ce18:	3202      	adds	r2, #2
 801ce1a:	f104 010c 	add.w	r1, r4, #12
 801ce1e:	0092      	lsls	r2, r2, #2
 801ce20:	300c      	adds	r0, #12
 801ce22:	f7ff f85e 	bl	801bee2 <memcpy>
 801ce26:	4621      	mov	r1, r4
 801ce28:	4638      	mov	r0, r7
 801ce2a:	f7ff ffa5 	bl	801cd78 <_Bfree>
 801ce2e:	4644      	mov	r4, r8
 801ce30:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801ce34:	3501      	adds	r5, #1
 801ce36:	615e      	str	r6, [r3, #20]
 801ce38:	6125      	str	r5, [r4, #16]
 801ce3a:	4620      	mov	r0, r4
 801ce3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ce40:	08020517 	.word	0x08020517
 801ce44:	08020528 	.word	0x08020528

0801ce48 <__s2b>:
 801ce48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801ce4c:	460c      	mov	r4, r1
 801ce4e:	4615      	mov	r5, r2
 801ce50:	461f      	mov	r7, r3
 801ce52:	2209      	movs	r2, #9
 801ce54:	3308      	adds	r3, #8
 801ce56:	4606      	mov	r6, r0
 801ce58:	fb93 f3f2 	sdiv	r3, r3, r2
 801ce5c:	2100      	movs	r1, #0
 801ce5e:	2201      	movs	r2, #1
 801ce60:	429a      	cmp	r2, r3
 801ce62:	db09      	blt.n	801ce78 <__s2b+0x30>
 801ce64:	4630      	mov	r0, r6
 801ce66:	f7ff ff47 	bl	801ccf8 <_Balloc>
 801ce6a:	b940      	cbnz	r0, 801ce7e <__s2b+0x36>
 801ce6c:	4602      	mov	r2, r0
 801ce6e:	4b19      	ldr	r3, [pc, #100]	; (801ced4 <__s2b+0x8c>)
 801ce70:	4819      	ldr	r0, [pc, #100]	; (801ced8 <__s2b+0x90>)
 801ce72:	21d3      	movs	r1, #211	; 0xd3
 801ce74:	f002 f820 	bl	801eeb8 <__assert_func>
 801ce78:	0052      	lsls	r2, r2, #1
 801ce7a:	3101      	adds	r1, #1
 801ce7c:	e7f0      	b.n	801ce60 <__s2b+0x18>
 801ce7e:	9b08      	ldr	r3, [sp, #32]
 801ce80:	6143      	str	r3, [r0, #20]
 801ce82:	2d09      	cmp	r5, #9
 801ce84:	f04f 0301 	mov.w	r3, #1
 801ce88:	6103      	str	r3, [r0, #16]
 801ce8a:	dd16      	ble.n	801ceba <__s2b+0x72>
 801ce8c:	f104 0909 	add.w	r9, r4, #9
 801ce90:	46c8      	mov	r8, r9
 801ce92:	442c      	add	r4, r5
 801ce94:	f818 3b01 	ldrb.w	r3, [r8], #1
 801ce98:	4601      	mov	r1, r0
 801ce9a:	3b30      	subs	r3, #48	; 0x30
 801ce9c:	220a      	movs	r2, #10
 801ce9e:	4630      	mov	r0, r6
 801cea0:	f7ff ff8c 	bl	801cdbc <__multadd>
 801cea4:	45a0      	cmp	r8, r4
 801cea6:	d1f5      	bne.n	801ce94 <__s2b+0x4c>
 801cea8:	f1a5 0408 	sub.w	r4, r5, #8
 801ceac:	444c      	add	r4, r9
 801ceae:	1b2d      	subs	r5, r5, r4
 801ceb0:	1963      	adds	r3, r4, r5
 801ceb2:	42bb      	cmp	r3, r7
 801ceb4:	db04      	blt.n	801cec0 <__s2b+0x78>
 801ceb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ceba:	340a      	adds	r4, #10
 801cebc:	2509      	movs	r5, #9
 801cebe:	e7f6      	b.n	801ceae <__s2b+0x66>
 801cec0:	f814 3b01 	ldrb.w	r3, [r4], #1
 801cec4:	4601      	mov	r1, r0
 801cec6:	3b30      	subs	r3, #48	; 0x30
 801cec8:	220a      	movs	r2, #10
 801ceca:	4630      	mov	r0, r6
 801cecc:	f7ff ff76 	bl	801cdbc <__multadd>
 801ced0:	e7ee      	b.n	801ceb0 <__s2b+0x68>
 801ced2:	bf00      	nop
 801ced4:	08020517 	.word	0x08020517
 801ced8:	08020528 	.word	0x08020528

0801cedc <__hi0bits>:
 801cedc:	0c03      	lsrs	r3, r0, #16
 801cede:	041b      	lsls	r3, r3, #16
 801cee0:	b9d3      	cbnz	r3, 801cf18 <__hi0bits+0x3c>
 801cee2:	0400      	lsls	r0, r0, #16
 801cee4:	2310      	movs	r3, #16
 801cee6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801ceea:	bf04      	itt	eq
 801ceec:	0200      	lsleq	r0, r0, #8
 801ceee:	3308      	addeq	r3, #8
 801cef0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801cef4:	bf04      	itt	eq
 801cef6:	0100      	lsleq	r0, r0, #4
 801cef8:	3304      	addeq	r3, #4
 801cefa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801cefe:	bf04      	itt	eq
 801cf00:	0080      	lsleq	r0, r0, #2
 801cf02:	3302      	addeq	r3, #2
 801cf04:	2800      	cmp	r0, #0
 801cf06:	db05      	blt.n	801cf14 <__hi0bits+0x38>
 801cf08:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801cf0c:	f103 0301 	add.w	r3, r3, #1
 801cf10:	bf08      	it	eq
 801cf12:	2320      	moveq	r3, #32
 801cf14:	4618      	mov	r0, r3
 801cf16:	4770      	bx	lr
 801cf18:	2300      	movs	r3, #0
 801cf1a:	e7e4      	b.n	801cee6 <__hi0bits+0xa>

0801cf1c <__lo0bits>:
 801cf1c:	6803      	ldr	r3, [r0, #0]
 801cf1e:	f013 0207 	ands.w	r2, r3, #7
 801cf22:	d00c      	beq.n	801cf3e <__lo0bits+0x22>
 801cf24:	07d9      	lsls	r1, r3, #31
 801cf26:	d422      	bmi.n	801cf6e <__lo0bits+0x52>
 801cf28:	079a      	lsls	r2, r3, #30
 801cf2a:	bf49      	itett	mi
 801cf2c:	085b      	lsrmi	r3, r3, #1
 801cf2e:	089b      	lsrpl	r3, r3, #2
 801cf30:	6003      	strmi	r3, [r0, #0]
 801cf32:	2201      	movmi	r2, #1
 801cf34:	bf5c      	itt	pl
 801cf36:	6003      	strpl	r3, [r0, #0]
 801cf38:	2202      	movpl	r2, #2
 801cf3a:	4610      	mov	r0, r2
 801cf3c:	4770      	bx	lr
 801cf3e:	b299      	uxth	r1, r3
 801cf40:	b909      	cbnz	r1, 801cf46 <__lo0bits+0x2a>
 801cf42:	0c1b      	lsrs	r3, r3, #16
 801cf44:	2210      	movs	r2, #16
 801cf46:	b2d9      	uxtb	r1, r3
 801cf48:	b909      	cbnz	r1, 801cf4e <__lo0bits+0x32>
 801cf4a:	3208      	adds	r2, #8
 801cf4c:	0a1b      	lsrs	r3, r3, #8
 801cf4e:	0719      	lsls	r1, r3, #28
 801cf50:	bf04      	itt	eq
 801cf52:	091b      	lsreq	r3, r3, #4
 801cf54:	3204      	addeq	r2, #4
 801cf56:	0799      	lsls	r1, r3, #30
 801cf58:	bf04      	itt	eq
 801cf5a:	089b      	lsreq	r3, r3, #2
 801cf5c:	3202      	addeq	r2, #2
 801cf5e:	07d9      	lsls	r1, r3, #31
 801cf60:	d403      	bmi.n	801cf6a <__lo0bits+0x4e>
 801cf62:	085b      	lsrs	r3, r3, #1
 801cf64:	f102 0201 	add.w	r2, r2, #1
 801cf68:	d003      	beq.n	801cf72 <__lo0bits+0x56>
 801cf6a:	6003      	str	r3, [r0, #0]
 801cf6c:	e7e5      	b.n	801cf3a <__lo0bits+0x1e>
 801cf6e:	2200      	movs	r2, #0
 801cf70:	e7e3      	b.n	801cf3a <__lo0bits+0x1e>
 801cf72:	2220      	movs	r2, #32
 801cf74:	e7e1      	b.n	801cf3a <__lo0bits+0x1e>
	...

0801cf78 <__i2b>:
 801cf78:	b510      	push	{r4, lr}
 801cf7a:	460c      	mov	r4, r1
 801cf7c:	2101      	movs	r1, #1
 801cf7e:	f7ff febb 	bl	801ccf8 <_Balloc>
 801cf82:	4602      	mov	r2, r0
 801cf84:	b928      	cbnz	r0, 801cf92 <__i2b+0x1a>
 801cf86:	4b05      	ldr	r3, [pc, #20]	; (801cf9c <__i2b+0x24>)
 801cf88:	4805      	ldr	r0, [pc, #20]	; (801cfa0 <__i2b+0x28>)
 801cf8a:	f240 1145 	movw	r1, #325	; 0x145
 801cf8e:	f001 ff93 	bl	801eeb8 <__assert_func>
 801cf92:	2301      	movs	r3, #1
 801cf94:	6144      	str	r4, [r0, #20]
 801cf96:	6103      	str	r3, [r0, #16]
 801cf98:	bd10      	pop	{r4, pc}
 801cf9a:	bf00      	nop
 801cf9c:	08020517 	.word	0x08020517
 801cfa0:	08020528 	.word	0x08020528

0801cfa4 <__multiply>:
 801cfa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cfa8:	4691      	mov	r9, r2
 801cfaa:	690a      	ldr	r2, [r1, #16]
 801cfac:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801cfb0:	429a      	cmp	r2, r3
 801cfb2:	bfb8      	it	lt
 801cfb4:	460b      	movlt	r3, r1
 801cfb6:	460c      	mov	r4, r1
 801cfb8:	bfbc      	itt	lt
 801cfba:	464c      	movlt	r4, r9
 801cfbc:	4699      	movlt	r9, r3
 801cfbe:	6927      	ldr	r7, [r4, #16]
 801cfc0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801cfc4:	68a3      	ldr	r3, [r4, #8]
 801cfc6:	6861      	ldr	r1, [r4, #4]
 801cfc8:	eb07 060a 	add.w	r6, r7, sl
 801cfcc:	42b3      	cmp	r3, r6
 801cfce:	b085      	sub	sp, #20
 801cfd0:	bfb8      	it	lt
 801cfd2:	3101      	addlt	r1, #1
 801cfd4:	f7ff fe90 	bl	801ccf8 <_Balloc>
 801cfd8:	b930      	cbnz	r0, 801cfe8 <__multiply+0x44>
 801cfda:	4602      	mov	r2, r0
 801cfdc:	4b44      	ldr	r3, [pc, #272]	; (801d0f0 <__multiply+0x14c>)
 801cfde:	4845      	ldr	r0, [pc, #276]	; (801d0f4 <__multiply+0x150>)
 801cfe0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 801cfe4:	f001 ff68 	bl	801eeb8 <__assert_func>
 801cfe8:	f100 0514 	add.w	r5, r0, #20
 801cfec:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801cff0:	462b      	mov	r3, r5
 801cff2:	2200      	movs	r2, #0
 801cff4:	4543      	cmp	r3, r8
 801cff6:	d321      	bcc.n	801d03c <__multiply+0x98>
 801cff8:	f104 0314 	add.w	r3, r4, #20
 801cffc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 801d000:	f109 0314 	add.w	r3, r9, #20
 801d004:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 801d008:	9202      	str	r2, [sp, #8]
 801d00a:	1b3a      	subs	r2, r7, r4
 801d00c:	3a15      	subs	r2, #21
 801d00e:	f022 0203 	bic.w	r2, r2, #3
 801d012:	3204      	adds	r2, #4
 801d014:	f104 0115 	add.w	r1, r4, #21
 801d018:	428f      	cmp	r7, r1
 801d01a:	bf38      	it	cc
 801d01c:	2204      	movcc	r2, #4
 801d01e:	9201      	str	r2, [sp, #4]
 801d020:	9a02      	ldr	r2, [sp, #8]
 801d022:	9303      	str	r3, [sp, #12]
 801d024:	429a      	cmp	r2, r3
 801d026:	d80c      	bhi.n	801d042 <__multiply+0x9e>
 801d028:	2e00      	cmp	r6, #0
 801d02a:	dd03      	ble.n	801d034 <__multiply+0x90>
 801d02c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801d030:	2b00      	cmp	r3, #0
 801d032:	d05b      	beq.n	801d0ec <__multiply+0x148>
 801d034:	6106      	str	r6, [r0, #16]
 801d036:	b005      	add	sp, #20
 801d038:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d03c:	f843 2b04 	str.w	r2, [r3], #4
 801d040:	e7d8      	b.n	801cff4 <__multiply+0x50>
 801d042:	f8b3 a000 	ldrh.w	sl, [r3]
 801d046:	f1ba 0f00 	cmp.w	sl, #0
 801d04a:	d024      	beq.n	801d096 <__multiply+0xf2>
 801d04c:	f104 0e14 	add.w	lr, r4, #20
 801d050:	46a9      	mov	r9, r5
 801d052:	f04f 0c00 	mov.w	ip, #0
 801d056:	f85e 2b04 	ldr.w	r2, [lr], #4
 801d05a:	f8d9 1000 	ldr.w	r1, [r9]
 801d05e:	fa1f fb82 	uxth.w	fp, r2
 801d062:	b289      	uxth	r1, r1
 801d064:	fb0a 110b 	mla	r1, sl, fp, r1
 801d068:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801d06c:	f8d9 2000 	ldr.w	r2, [r9]
 801d070:	4461      	add	r1, ip
 801d072:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801d076:	fb0a c20b 	mla	r2, sl, fp, ip
 801d07a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801d07e:	b289      	uxth	r1, r1
 801d080:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801d084:	4577      	cmp	r7, lr
 801d086:	f849 1b04 	str.w	r1, [r9], #4
 801d08a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801d08e:	d8e2      	bhi.n	801d056 <__multiply+0xb2>
 801d090:	9a01      	ldr	r2, [sp, #4]
 801d092:	f845 c002 	str.w	ip, [r5, r2]
 801d096:	9a03      	ldr	r2, [sp, #12]
 801d098:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801d09c:	3304      	adds	r3, #4
 801d09e:	f1b9 0f00 	cmp.w	r9, #0
 801d0a2:	d021      	beq.n	801d0e8 <__multiply+0x144>
 801d0a4:	6829      	ldr	r1, [r5, #0]
 801d0a6:	f104 0c14 	add.w	ip, r4, #20
 801d0aa:	46ae      	mov	lr, r5
 801d0ac:	f04f 0a00 	mov.w	sl, #0
 801d0b0:	f8bc b000 	ldrh.w	fp, [ip]
 801d0b4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 801d0b8:	fb09 220b 	mla	r2, r9, fp, r2
 801d0bc:	4452      	add	r2, sl
 801d0be:	b289      	uxth	r1, r1
 801d0c0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801d0c4:	f84e 1b04 	str.w	r1, [lr], #4
 801d0c8:	f85c 1b04 	ldr.w	r1, [ip], #4
 801d0cc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801d0d0:	f8be 1000 	ldrh.w	r1, [lr]
 801d0d4:	fb09 110a 	mla	r1, r9, sl, r1
 801d0d8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 801d0dc:	4567      	cmp	r7, ip
 801d0de:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801d0e2:	d8e5      	bhi.n	801d0b0 <__multiply+0x10c>
 801d0e4:	9a01      	ldr	r2, [sp, #4]
 801d0e6:	50a9      	str	r1, [r5, r2]
 801d0e8:	3504      	adds	r5, #4
 801d0ea:	e799      	b.n	801d020 <__multiply+0x7c>
 801d0ec:	3e01      	subs	r6, #1
 801d0ee:	e79b      	b.n	801d028 <__multiply+0x84>
 801d0f0:	08020517 	.word	0x08020517
 801d0f4:	08020528 	.word	0x08020528

0801d0f8 <__pow5mult>:
 801d0f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d0fc:	4615      	mov	r5, r2
 801d0fe:	f012 0203 	ands.w	r2, r2, #3
 801d102:	4606      	mov	r6, r0
 801d104:	460f      	mov	r7, r1
 801d106:	d007      	beq.n	801d118 <__pow5mult+0x20>
 801d108:	4c25      	ldr	r4, [pc, #148]	; (801d1a0 <__pow5mult+0xa8>)
 801d10a:	3a01      	subs	r2, #1
 801d10c:	2300      	movs	r3, #0
 801d10e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801d112:	f7ff fe53 	bl	801cdbc <__multadd>
 801d116:	4607      	mov	r7, r0
 801d118:	10ad      	asrs	r5, r5, #2
 801d11a:	d03d      	beq.n	801d198 <__pow5mult+0xa0>
 801d11c:	69f4      	ldr	r4, [r6, #28]
 801d11e:	b97c      	cbnz	r4, 801d140 <__pow5mult+0x48>
 801d120:	2010      	movs	r0, #16
 801d122:	f7ff fd35 	bl	801cb90 <malloc>
 801d126:	4602      	mov	r2, r0
 801d128:	61f0      	str	r0, [r6, #28]
 801d12a:	b928      	cbnz	r0, 801d138 <__pow5mult+0x40>
 801d12c:	4b1d      	ldr	r3, [pc, #116]	; (801d1a4 <__pow5mult+0xac>)
 801d12e:	481e      	ldr	r0, [pc, #120]	; (801d1a8 <__pow5mult+0xb0>)
 801d130:	f240 11b3 	movw	r1, #435	; 0x1b3
 801d134:	f001 fec0 	bl	801eeb8 <__assert_func>
 801d138:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801d13c:	6004      	str	r4, [r0, #0]
 801d13e:	60c4      	str	r4, [r0, #12]
 801d140:	f8d6 801c 	ldr.w	r8, [r6, #28]
 801d144:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801d148:	b94c      	cbnz	r4, 801d15e <__pow5mult+0x66>
 801d14a:	f240 2171 	movw	r1, #625	; 0x271
 801d14e:	4630      	mov	r0, r6
 801d150:	f7ff ff12 	bl	801cf78 <__i2b>
 801d154:	2300      	movs	r3, #0
 801d156:	f8c8 0008 	str.w	r0, [r8, #8]
 801d15a:	4604      	mov	r4, r0
 801d15c:	6003      	str	r3, [r0, #0]
 801d15e:	f04f 0900 	mov.w	r9, #0
 801d162:	07eb      	lsls	r3, r5, #31
 801d164:	d50a      	bpl.n	801d17c <__pow5mult+0x84>
 801d166:	4639      	mov	r1, r7
 801d168:	4622      	mov	r2, r4
 801d16a:	4630      	mov	r0, r6
 801d16c:	f7ff ff1a 	bl	801cfa4 <__multiply>
 801d170:	4639      	mov	r1, r7
 801d172:	4680      	mov	r8, r0
 801d174:	4630      	mov	r0, r6
 801d176:	f7ff fdff 	bl	801cd78 <_Bfree>
 801d17a:	4647      	mov	r7, r8
 801d17c:	106d      	asrs	r5, r5, #1
 801d17e:	d00b      	beq.n	801d198 <__pow5mult+0xa0>
 801d180:	6820      	ldr	r0, [r4, #0]
 801d182:	b938      	cbnz	r0, 801d194 <__pow5mult+0x9c>
 801d184:	4622      	mov	r2, r4
 801d186:	4621      	mov	r1, r4
 801d188:	4630      	mov	r0, r6
 801d18a:	f7ff ff0b 	bl	801cfa4 <__multiply>
 801d18e:	6020      	str	r0, [r4, #0]
 801d190:	f8c0 9000 	str.w	r9, [r0]
 801d194:	4604      	mov	r4, r0
 801d196:	e7e4      	b.n	801d162 <__pow5mult+0x6a>
 801d198:	4638      	mov	r0, r7
 801d19a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d19e:	bf00      	nop
 801d1a0:	08020678 	.word	0x08020678
 801d1a4:	080204a8 	.word	0x080204a8
 801d1a8:	08020528 	.word	0x08020528

0801d1ac <__lshift>:
 801d1ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d1b0:	460c      	mov	r4, r1
 801d1b2:	6849      	ldr	r1, [r1, #4]
 801d1b4:	6923      	ldr	r3, [r4, #16]
 801d1b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801d1ba:	68a3      	ldr	r3, [r4, #8]
 801d1bc:	4607      	mov	r7, r0
 801d1be:	4691      	mov	r9, r2
 801d1c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801d1c4:	f108 0601 	add.w	r6, r8, #1
 801d1c8:	42b3      	cmp	r3, r6
 801d1ca:	db0b      	blt.n	801d1e4 <__lshift+0x38>
 801d1cc:	4638      	mov	r0, r7
 801d1ce:	f7ff fd93 	bl	801ccf8 <_Balloc>
 801d1d2:	4605      	mov	r5, r0
 801d1d4:	b948      	cbnz	r0, 801d1ea <__lshift+0x3e>
 801d1d6:	4602      	mov	r2, r0
 801d1d8:	4b28      	ldr	r3, [pc, #160]	; (801d27c <__lshift+0xd0>)
 801d1da:	4829      	ldr	r0, [pc, #164]	; (801d280 <__lshift+0xd4>)
 801d1dc:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 801d1e0:	f001 fe6a 	bl	801eeb8 <__assert_func>
 801d1e4:	3101      	adds	r1, #1
 801d1e6:	005b      	lsls	r3, r3, #1
 801d1e8:	e7ee      	b.n	801d1c8 <__lshift+0x1c>
 801d1ea:	2300      	movs	r3, #0
 801d1ec:	f100 0114 	add.w	r1, r0, #20
 801d1f0:	f100 0210 	add.w	r2, r0, #16
 801d1f4:	4618      	mov	r0, r3
 801d1f6:	4553      	cmp	r3, sl
 801d1f8:	db33      	blt.n	801d262 <__lshift+0xb6>
 801d1fa:	6920      	ldr	r0, [r4, #16]
 801d1fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801d200:	f104 0314 	add.w	r3, r4, #20
 801d204:	f019 091f 	ands.w	r9, r9, #31
 801d208:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801d20c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801d210:	d02b      	beq.n	801d26a <__lshift+0xbe>
 801d212:	f1c9 0e20 	rsb	lr, r9, #32
 801d216:	468a      	mov	sl, r1
 801d218:	2200      	movs	r2, #0
 801d21a:	6818      	ldr	r0, [r3, #0]
 801d21c:	fa00 f009 	lsl.w	r0, r0, r9
 801d220:	4310      	orrs	r0, r2
 801d222:	f84a 0b04 	str.w	r0, [sl], #4
 801d226:	f853 2b04 	ldr.w	r2, [r3], #4
 801d22a:	459c      	cmp	ip, r3
 801d22c:	fa22 f20e 	lsr.w	r2, r2, lr
 801d230:	d8f3      	bhi.n	801d21a <__lshift+0x6e>
 801d232:	ebac 0304 	sub.w	r3, ip, r4
 801d236:	3b15      	subs	r3, #21
 801d238:	f023 0303 	bic.w	r3, r3, #3
 801d23c:	3304      	adds	r3, #4
 801d23e:	f104 0015 	add.w	r0, r4, #21
 801d242:	4584      	cmp	ip, r0
 801d244:	bf38      	it	cc
 801d246:	2304      	movcc	r3, #4
 801d248:	50ca      	str	r2, [r1, r3]
 801d24a:	b10a      	cbz	r2, 801d250 <__lshift+0xa4>
 801d24c:	f108 0602 	add.w	r6, r8, #2
 801d250:	3e01      	subs	r6, #1
 801d252:	4638      	mov	r0, r7
 801d254:	612e      	str	r6, [r5, #16]
 801d256:	4621      	mov	r1, r4
 801d258:	f7ff fd8e 	bl	801cd78 <_Bfree>
 801d25c:	4628      	mov	r0, r5
 801d25e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d262:	f842 0f04 	str.w	r0, [r2, #4]!
 801d266:	3301      	adds	r3, #1
 801d268:	e7c5      	b.n	801d1f6 <__lshift+0x4a>
 801d26a:	3904      	subs	r1, #4
 801d26c:	f853 2b04 	ldr.w	r2, [r3], #4
 801d270:	f841 2f04 	str.w	r2, [r1, #4]!
 801d274:	459c      	cmp	ip, r3
 801d276:	d8f9      	bhi.n	801d26c <__lshift+0xc0>
 801d278:	e7ea      	b.n	801d250 <__lshift+0xa4>
 801d27a:	bf00      	nop
 801d27c:	08020517 	.word	0x08020517
 801d280:	08020528 	.word	0x08020528

0801d284 <__mcmp>:
 801d284:	b530      	push	{r4, r5, lr}
 801d286:	6902      	ldr	r2, [r0, #16]
 801d288:	690c      	ldr	r4, [r1, #16]
 801d28a:	1b12      	subs	r2, r2, r4
 801d28c:	d10e      	bne.n	801d2ac <__mcmp+0x28>
 801d28e:	f100 0314 	add.w	r3, r0, #20
 801d292:	3114      	adds	r1, #20
 801d294:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801d298:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801d29c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801d2a0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801d2a4:	42a5      	cmp	r5, r4
 801d2a6:	d003      	beq.n	801d2b0 <__mcmp+0x2c>
 801d2a8:	d305      	bcc.n	801d2b6 <__mcmp+0x32>
 801d2aa:	2201      	movs	r2, #1
 801d2ac:	4610      	mov	r0, r2
 801d2ae:	bd30      	pop	{r4, r5, pc}
 801d2b0:	4283      	cmp	r3, r0
 801d2b2:	d3f3      	bcc.n	801d29c <__mcmp+0x18>
 801d2b4:	e7fa      	b.n	801d2ac <__mcmp+0x28>
 801d2b6:	f04f 32ff 	mov.w	r2, #4294967295
 801d2ba:	e7f7      	b.n	801d2ac <__mcmp+0x28>

0801d2bc <__mdiff>:
 801d2bc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d2c0:	460c      	mov	r4, r1
 801d2c2:	4606      	mov	r6, r0
 801d2c4:	4611      	mov	r1, r2
 801d2c6:	4620      	mov	r0, r4
 801d2c8:	4690      	mov	r8, r2
 801d2ca:	f7ff ffdb 	bl	801d284 <__mcmp>
 801d2ce:	1e05      	subs	r5, r0, #0
 801d2d0:	d110      	bne.n	801d2f4 <__mdiff+0x38>
 801d2d2:	4629      	mov	r1, r5
 801d2d4:	4630      	mov	r0, r6
 801d2d6:	f7ff fd0f 	bl	801ccf8 <_Balloc>
 801d2da:	b930      	cbnz	r0, 801d2ea <__mdiff+0x2e>
 801d2dc:	4b3a      	ldr	r3, [pc, #232]	; (801d3c8 <__mdiff+0x10c>)
 801d2de:	4602      	mov	r2, r0
 801d2e0:	f240 2137 	movw	r1, #567	; 0x237
 801d2e4:	4839      	ldr	r0, [pc, #228]	; (801d3cc <__mdiff+0x110>)
 801d2e6:	f001 fde7 	bl	801eeb8 <__assert_func>
 801d2ea:	2301      	movs	r3, #1
 801d2ec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801d2f0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d2f4:	bfa4      	itt	ge
 801d2f6:	4643      	movge	r3, r8
 801d2f8:	46a0      	movge	r8, r4
 801d2fa:	4630      	mov	r0, r6
 801d2fc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801d300:	bfa6      	itte	ge
 801d302:	461c      	movge	r4, r3
 801d304:	2500      	movge	r5, #0
 801d306:	2501      	movlt	r5, #1
 801d308:	f7ff fcf6 	bl	801ccf8 <_Balloc>
 801d30c:	b920      	cbnz	r0, 801d318 <__mdiff+0x5c>
 801d30e:	4b2e      	ldr	r3, [pc, #184]	; (801d3c8 <__mdiff+0x10c>)
 801d310:	4602      	mov	r2, r0
 801d312:	f240 2145 	movw	r1, #581	; 0x245
 801d316:	e7e5      	b.n	801d2e4 <__mdiff+0x28>
 801d318:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801d31c:	6926      	ldr	r6, [r4, #16]
 801d31e:	60c5      	str	r5, [r0, #12]
 801d320:	f104 0914 	add.w	r9, r4, #20
 801d324:	f108 0514 	add.w	r5, r8, #20
 801d328:	f100 0e14 	add.w	lr, r0, #20
 801d32c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 801d330:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801d334:	f108 0210 	add.w	r2, r8, #16
 801d338:	46f2      	mov	sl, lr
 801d33a:	2100      	movs	r1, #0
 801d33c:	f859 3b04 	ldr.w	r3, [r9], #4
 801d340:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801d344:	fa11 f88b 	uxtah	r8, r1, fp
 801d348:	b299      	uxth	r1, r3
 801d34a:	0c1b      	lsrs	r3, r3, #16
 801d34c:	eba8 0801 	sub.w	r8, r8, r1
 801d350:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801d354:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801d358:	fa1f f888 	uxth.w	r8, r8
 801d35c:	1419      	asrs	r1, r3, #16
 801d35e:	454e      	cmp	r6, r9
 801d360:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801d364:	f84a 3b04 	str.w	r3, [sl], #4
 801d368:	d8e8      	bhi.n	801d33c <__mdiff+0x80>
 801d36a:	1b33      	subs	r3, r6, r4
 801d36c:	3b15      	subs	r3, #21
 801d36e:	f023 0303 	bic.w	r3, r3, #3
 801d372:	3304      	adds	r3, #4
 801d374:	3415      	adds	r4, #21
 801d376:	42a6      	cmp	r6, r4
 801d378:	bf38      	it	cc
 801d37a:	2304      	movcc	r3, #4
 801d37c:	441d      	add	r5, r3
 801d37e:	4473      	add	r3, lr
 801d380:	469e      	mov	lr, r3
 801d382:	462e      	mov	r6, r5
 801d384:	4566      	cmp	r6, ip
 801d386:	d30e      	bcc.n	801d3a6 <__mdiff+0xea>
 801d388:	f10c 0203 	add.w	r2, ip, #3
 801d38c:	1b52      	subs	r2, r2, r5
 801d38e:	f022 0203 	bic.w	r2, r2, #3
 801d392:	3d03      	subs	r5, #3
 801d394:	45ac      	cmp	ip, r5
 801d396:	bf38      	it	cc
 801d398:	2200      	movcc	r2, #0
 801d39a:	4413      	add	r3, r2
 801d39c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801d3a0:	b17a      	cbz	r2, 801d3c2 <__mdiff+0x106>
 801d3a2:	6107      	str	r7, [r0, #16]
 801d3a4:	e7a4      	b.n	801d2f0 <__mdiff+0x34>
 801d3a6:	f856 8b04 	ldr.w	r8, [r6], #4
 801d3aa:	fa11 f288 	uxtah	r2, r1, r8
 801d3ae:	1414      	asrs	r4, r2, #16
 801d3b0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801d3b4:	b292      	uxth	r2, r2
 801d3b6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 801d3ba:	f84e 2b04 	str.w	r2, [lr], #4
 801d3be:	1421      	asrs	r1, r4, #16
 801d3c0:	e7e0      	b.n	801d384 <__mdiff+0xc8>
 801d3c2:	3f01      	subs	r7, #1
 801d3c4:	e7ea      	b.n	801d39c <__mdiff+0xe0>
 801d3c6:	bf00      	nop
 801d3c8:	08020517 	.word	0x08020517
 801d3cc:	08020528 	.word	0x08020528

0801d3d0 <__ulp>:
 801d3d0:	b082      	sub	sp, #8
 801d3d2:	ed8d 0b00 	vstr	d0, [sp]
 801d3d6:	9a01      	ldr	r2, [sp, #4]
 801d3d8:	4b0f      	ldr	r3, [pc, #60]	; (801d418 <__ulp+0x48>)
 801d3da:	4013      	ands	r3, r2
 801d3dc:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 801d3e0:	2b00      	cmp	r3, #0
 801d3e2:	dc08      	bgt.n	801d3f6 <__ulp+0x26>
 801d3e4:	425b      	negs	r3, r3
 801d3e6:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 801d3ea:	ea4f 5223 	mov.w	r2, r3, asr #20
 801d3ee:	da04      	bge.n	801d3fa <__ulp+0x2a>
 801d3f0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801d3f4:	4113      	asrs	r3, r2
 801d3f6:	2200      	movs	r2, #0
 801d3f8:	e008      	b.n	801d40c <__ulp+0x3c>
 801d3fa:	f1a2 0314 	sub.w	r3, r2, #20
 801d3fe:	2b1e      	cmp	r3, #30
 801d400:	bfda      	itte	le
 801d402:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 801d406:	40da      	lsrle	r2, r3
 801d408:	2201      	movgt	r2, #1
 801d40a:	2300      	movs	r3, #0
 801d40c:	4619      	mov	r1, r3
 801d40e:	4610      	mov	r0, r2
 801d410:	ec41 0b10 	vmov	d0, r0, r1
 801d414:	b002      	add	sp, #8
 801d416:	4770      	bx	lr
 801d418:	7ff00000 	.word	0x7ff00000

0801d41c <__b2d>:
 801d41c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d420:	6906      	ldr	r6, [r0, #16]
 801d422:	f100 0814 	add.w	r8, r0, #20
 801d426:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801d42a:	1f37      	subs	r7, r6, #4
 801d42c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801d430:	4610      	mov	r0, r2
 801d432:	f7ff fd53 	bl	801cedc <__hi0bits>
 801d436:	f1c0 0320 	rsb	r3, r0, #32
 801d43a:	280a      	cmp	r0, #10
 801d43c:	600b      	str	r3, [r1, #0]
 801d43e:	491b      	ldr	r1, [pc, #108]	; (801d4ac <__b2d+0x90>)
 801d440:	dc15      	bgt.n	801d46e <__b2d+0x52>
 801d442:	f1c0 0c0b 	rsb	ip, r0, #11
 801d446:	fa22 f30c 	lsr.w	r3, r2, ip
 801d44a:	45b8      	cmp	r8, r7
 801d44c:	ea43 0501 	orr.w	r5, r3, r1
 801d450:	bf34      	ite	cc
 801d452:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801d456:	2300      	movcs	r3, #0
 801d458:	3015      	adds	r0, #21
 801d45a:	fa02 f000 	lsl.w	r0, r2, r0
 801d45e:	fa23 f30c 	lsr.w	r3, r3, ip
 801d462:	4303      	orrs	r3, r0
 801d464:	461c      	mov	r4, r3
 801d466:	ec45 4b10 	vmov	d0, r4, r5
 801d46a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d46e:	45b8      	cmp	r8, r7
 801d470:	bf3a      	itte	cc
 801d472:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801d476:	f1a6 0708 	subcc.w	r7, r6, #8
 801d47a:	2300      	movcs	r3, #0
 801d47c:	380b      	subs	r0, #11
 801d47e:	d012      	beq.n	801d4a6 <__b2d+0x8a>
 801d480:	f1c0 0120 	rsb	r1, r0, #32
 801d484:	fa23 f401 	lsr.w	r4, r3, r1
 801d488:	4082      	lsls	r2, r0
 801d48a:	4322      	orrs	r2, r4
 801d48c:	4547      	cmp	r7, r8
 801d48e:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 801d492:	bf8c      	ite	hi
 801d494:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801d498:	2200      	movls	r2, #0
 801d49a:	4083      	lsls	r3, r0
 801d49c:	40ca      	lsrs	r2, r1
 801d49e:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 801d4a2:	4313      	orrs	r3, r2
 801d4a4:	e7de      	b.n	801d464 <__b2d+0x48>
 801d4a6:	ea42 0501 	orr.w	r5, r2, r1
 801d4aa:	e7db      	b.n	801d464 <__b2d+0x48>
 801d4ac:	3ff00000 	.word	0x3ff00000

0801d4b0 <__d2b>:
 801d4b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801d4b4:	460f      	mov	r7, r1
 801d4b6:	2101      	movs	r1, #1
 801d4b8:	ec59 8b10 	vmov	r8, r9, d0
 801d4bc:	4616      	mov	r6, r2
 801d4be:	f7ff fc1b 	bl	801ccf8 <_Balloc>
 801d4c2:	4604      	mov	r4, r0
 801d4c4:	b930      	cbnz	r0, 801d4d4 <__d2b+0x24>
 801d4c6:	4602      	mov	r2, r0
 801d4c8:	4b24      	ldr	r3, [pc, #144]	; (801d55c <__d2b+0xac>)
 801d4ca:	4825      	ldr	r0, [pc, #148]	; (801d560 <__d2b+0xb0>)
 801d4cc:	f240 310f 	movw	r1, #783	; 0x30f
 801d4d0:	f001 fcf2 	bl	801eeb8 <__assert_func>
 801d4d4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801d4d8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801d4dc:	bb2d      	cbnz	r5, 801d52a <__d2b+0x7a>
 801d4de:	9301      	str	r3, [sp, #4]
 801d4e0:	f1b8 0300 	subs.w	r3, r8, #0
 801d4e4:	d026      	beq.n	801d534 <__d2b+0x84>
 801d4e6:	4668      	mov	r0, sp
 801d4e8:	9300      	str	r3, [sp, #0]
 801d4ea:	f7ff fd17 	bl	801cf1c <__lo0bits>
 801d4ee:	e9dd 1200 	ldrd	r1, r2, [sp]
 801d4f2:	b1e8      	cbz	r0, 801d530 <__d2b+0x80>
 801d4f4:	f1c0 0320 	rsb	r3, r0, #32
 801d4f8:	fa02 f303 	lsl.w	r3, r2, r3
 801d4fc:	430b      	orrs	r3, r1
 801d4fe:	40c2      	lsrs	r2, r0
 801d500:	6163      	str	r3, [r4, #20]
 801d502:	9201      	str	r2, [sp, #4]
 801d504:	9b01      	ldr	r3, [sp, #4]
 801d506:	61a3      	str	r3, [r4, #24]
 801d508:	2b00      	cmp	r3, #0
 801d50a:	bf14      	ite	ne
 801d50c:	2202      	movne	r2, #2
 801d50e:	2201      	moveq	r2, #1
 801d510:	6122      	str	r2, [r4, #16]
 801d512:	b1bd      	cbz	r5, 801d544 <__d2b+0x94>
 801d514:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801d518:	4405      	add	r5, r0
 801d51a:	603d      	str	r5, [r7, #0]
 801d51c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801d520:	6030      	str	r0, [r6, #0]
 801d522:	4620      	mov	r0, r4
 801d524:	b003      	add	sp, #12
 801d526:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801d52a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801d52e:	e7d6      	b.n	801d4de <__d2b+0x2e>
 801d530:	6161      	str	r1, [r4, #20]
 801d532:	e7e7      	b.n	801d504 <__d2b+0x54>
 801d534:	a801      	add	r0, sp, #4
 801d536:	f7ff fcf1 	bl	801cf1c <__lo0bits>
 801d53a:	9b01      	ldr	r3, [sp, #4]
 801d53c:	6163      	str	r3, [r4, #20]
 801d53e:	3020      	adds	r0, #32
 801d540:	2201      	movs	r2, #1
 801d542:	e7e5      	b.n	801d510 <__d2b+0x60>
 801d544:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801d548:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801d54c:	6038      	str	r0, [r7, #0]
 801d54e:	6918      	ldr	r0, [r3, #16]
 801d550:	f7ff fcc4 	bl	801cedc <__hi0bits>
 801d554:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801d558:	e7e2      	b.n	801d520 <__d2b+0x70>
 801d55a:	bf00      	nop
 801d55c:	08020517 	.word	0x08020517
 801d560:	08020528 	.word	0x08020528

0801d564 <__ratio>:
 801d564:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d568:	4688      	mov	r8, r1
 801d56a:	4669      	mov	r1, sp
 801d56c:	4681      	mov	r9, r0
 801d56e:	f7ff ff55 	bl	801d41c <__b2d>
 801d572:	a901      	add	r1, sp, #4
 801d574:	4640      	mov	r0, r8
 801d576:	ec55 4b10 	vmov	r4, r5, d0
 801d57a:	ee10 aa10 	vmov	sl, s0
 801d57e:	f7ff ff4d 	bl	801d41c <__b2d>
 801d582:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801d586:	f8d9 2010 	ldr.w	r2, [r9, #16]
 801d58a:	1ad2      	subs	r2, r2, r3
 801d58c:	e9dd 3100 	ldrd	r3, r1, [sp]
 801d590:	1a5b      	subs	r3, r3, r1
 801d592:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 801d596:	ec57 6b10 	vmov	r6, r7, d0
 801d59a:	2b00      	cmp	r3, #0
 801d59c:	bfd6      	itet	le
 801d59e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801d5a2:	462a      	movgt	r2, r5
 801d5a4:	463a      	movle	r2, r7
 801d5a6:	46ab      	mov	fp, r5
 801d5a8:	bfd6      	itet	le
 801d5aa:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 801d5ae:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 801d5b2:	ee00 3a90 	vmovle	s1, r3
 801d5b6:	ec4b ab17 	vmov	d7, sl, fp
 801d5ba:	ee87 0b00 	vdiv.f64	d0, d7, d0
 801d5be:	b003      	add	sp, #12
 801d5c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801d5c4 <__copybits>:
 801d5c4:	3901      	subs	r1, #1
 801d5c6:	b570      	push	{r4, r5, r6, lr}
 801d5c8:	1149      	asrs	r1, r1, #5
 801d5ca:	6914      	ldr	r4, [r2, #16]
 801d5cc:	3101      	adds	r1, #1
 801d5ce:	f102 0314 	add.w	r3, r2, #20
 801d5d2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801d5d6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801d5da:	1f05      	subs	r5, r0, #4
 801d5dc:	42a3      	cmp	r3, r4
 801d5de:	d30c      	bcc.n	801d5fa <__copybits+0x36>
 801d5e0:	1aa3      	subs	r3, r4, r2
 801d5e2:	3b11      	subs	r3, #17
 801d5e4:	f023 0303 	bic.w	r3, r3, #3
 801d5e8:	3211      	adds	r2, #17
 801d5ea:	42a2      	cmp	r2, r4
 801d5ec:	bf88      	it	hi
 801d5ee:	2300      	movhi	r3, #0
 801d5f0:	4418      	add	r0, r3
 801d5f2:	2300      	movs	r3, #0
 801d5f4:	4288      	cmp	r0, r1
 801d5f6:	d305      	bcc.n	801d604 <__copybits+0x40>
 801d5f8:	bd70      	pop	{r4, r5, r6, pc}
 801d5fa:	f853 6b04 	ldr.w	r6, [r3], #4
 801d5fe:	f845 6f04 	str.w	r6, [r5, #4]!
 801d602:	e7eb      	b.n	801d5dc <__copybits+0x18>
 801d604:	f840 3b04 	str.w	r3, [r0], #4
 801d608:	e7f4      	b.n	801d5f4 <__copybits+0x30>

0801d60a <__any_on>:
 801d60a:	f100 0214 	add.w	r2, r0, #20
 801d60e:	6900      	ldr	r0, [r0, #16]
 801d610:	114b      	asrs	r3, r1, #5
 801d612:	4298      	cmp	r0, r3
 801d614:	b510      	push	{r4, lr}
 801d616:	db11      	blt.n	801d63c <__any_on+0x32>
 801d618:	dd0a      	ble.n	801d630 <__any_on+0x26>
 801d61a:	f011 011f 	ands.w	r1, r1, #31
 801d61e:	d007      	beq.n	801d630 <__any_on+0x26>
 801d620:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801d624:	fa24 f001 	lsr.w	r0, r4, r1
 801d628:	fa00 f101 	lsl.w	r1, r0, r1
 801d62c:	428c      	cmp	r4, r1
 801d62e:	d10b      	bne.n	801d648 <__any_on+0x3e>
 801d630:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801d634:	4293      	cmp	r3, r2
 801d636:	d803      	bhi.n	801d640 <__any_on+0x36>
 801d638:	2000      	movs	r0, #0
 801d63a:	bd10      	pop	{r4, pc}
 801d63c:	4603      	mov	r3, r0
 801d63e:	e7f7      	b.n	801d630 <__any_on+0x26>
 801d640:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801d644:	2900      	cmp	r1, #0
 801d646:	d0f5      	beq.n	801d634 <__any_on+0x2a>
 801d648:	2001      	movs	r0, #1
 801d64a:	e7f6      	b.n	801d63a <__any_on+0x30>

0801d64c <sulp>:
 801d64c:	b570      	push	{r4, r5, r6, lr}
 801d64e:	4604      	mov	r4, r0
 801d650:	460d      	mov	r5, r1
 801d652:	4616      	mov	r6, r2
 801d654:	ec45 4b10 	vmov	d0, r4, r5
 801d658:	f7ff feba 	bl	801d3d0 <__ulp>
 801d65c:	b17e      	cbz	r6, 801d67e <sulp+0x32>
 801d65e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801d662:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801d666:	2b00      	cmp	r3, #0
 801d668:	dd09      	ble.n	801d67e <sulp+0x32>
 801d66a:	051b      	lsls	r3, r3, #20
 801d66c:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 801d670:	2000      	movs	r0, #0
 801d672:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 801d676:	ec41 0b17 	vmov	d7, r0, r1
 801d67a:	ee20 0b07 	vmul.f64	d0, d0, d7
 801d67e:	bd70      	pop	{r4, r5, r6, pc}

0801d680 <_strtod_l>:
 801d680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d684:	ed2d 8b0e 	vpush	{d8-d14}
 801d688:	b097      	sub	sp, #92	; 0x5c
 801d68a:	4604      	mov	r4, r0
 801d68c:	920d      	str	r2, [sp, #52]	; 0x34
 801d68e:	2200      	movs	r2, #0
 801d690:	9212      	str	r2, [sp, #72]	; 0x48
 801d692:	468a      	mov	sl, r1
 801d694:	f04f 0800 	mov.w	r8, #0
 801d698:	f04f 0900 	mov.w	r9, #0
 801d69c:	460a      	mov	r2, r1
 801d69e:	9211      	str	r2, [sp, #68]	; 0x44
 801d6a0:	7811      	ldrb	r1, [r2, #0]
 801d6a2:	292b      	cmp	r1, #43	; 0x2b
 801d6a4:	d04c      	beq.n	801d740 <_strtod_l+0xc0>
 801d6a6:	d839      	bhi.n	801d71c <_strtod_l+0x9c>
 801d6a8:	290d      	cmp	r1, #13
 801d6aa:	d833      	bhi.n	801d714 <_strtod_l+0x94>
 801d6ac:	2908      	cmp	r1, #8
 801d6ae:	d833      	bhi.n	801d718 <_strtod_l+0x98>
 801d6b0:	2900      	cmp	r1, #0
 801d6b2:	d03c      	beq.n	801d72e <_strtod_l+0xae>
 801d6b4:	2200      	movs	r2, #0
 801d6b6:	9208      	str	r2, [sp, #32]
 801d6b8:	9e11      	ldr	r6, [sp, #68]	; 0x44
 801d6ba:	7832      	ldrb	r2, [r6, #0]
 801d6bc:	2a30      	cmp	r2, #48	; 0x30
 801d6be:	f040 80b8 	bne.w	801d832 <_strtod_l+0x1b2>
 801d6c2:	7872      	ldrb	r2, [r6, #1]
 801d6c4:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 801d6c8:	2a58      	cmp	r2, #88	; 0x58
 801d6ca:	d170      	bne.n	801d7ae <_strtod_l+0x12e>
 801d6cc:	9302      	str	r3, [sp, #8]
 801d6ce:	9b08      	ldr	r3, [sp, #32]
 801d6d0:	9301      	str	r3, [sp, #4]
 801d6d2:	ab12      	add	r3, sp, #72	; 0x48
 801d6d4:	9300      	str	r3, [sp, #0]
 801d6d6:	4a91      	ldr	r2, [pc, #580]	; (801d91c <_strtod_l+0x29c>)
 801d6d8:	ab13      	add	r3, sp, #76	; 0x4c
 801d6da:	a911      	add	r1, sp, #68	; 0x44
 801d6dc:	4620      	mov	r0, r4
 801d6de:	f001 fc87 	bl	801eff0 <__gethex>
 801d6e2:	f010 070f 	ands.w	r7, r0, #15
 801d6e6:	4605      	mov	r5, r0
 801d6e8:	d005      	beq.n	801d6f6 <_strtod_l+0x76>
 801d6ea:	2f06      	cmp	r7, #6
 801d6ec:	d12a      	bne.n	801d744 <_strtod_l+0xc4>
 801d6ee:	3601      	adds	r6, #1
 801d6f0:	2300      	movs	r3, #0
 801d6f2:	9611      	str	r6, [sp, #68]	; 0x44
 801d6f4:	9308      	str	r3, [sp, #32]
 801d6f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801d6f8:	2b00      	cmp	r3, #0
 801d6fa:	f040 8555 	bne.w	801e1a8 <_strtod_l+0xb28>
 801d6fe:	9b08      	ldr	r3, [sp, #32]
 801d700:	ec49 8b10 	vmov	d0, r8, r9
 801d704:	b1cb      	cbz	r3, 801d73a <_strtod_l+0xba>
 801d706:	eeb1 0b40 	vneg.f64	d0, d0
 801d70a:	b017      	add	sp, #92	; 0x5c
 801d70c:	ecbd 8b0e 	vpop	{d8-d14}
 801d710:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d714:	2920      	cmp	r1, #32
 801d716:	d1cd      	bne.n	801d6b4 <_strtod_l+0x34>
 801d718:	3201      	adds	r2, #1
 801d71a:	e7c0      	b.n	801d69e <_strtod_l+0x1e>
 801d71c:	292d      	cmp	r1, #45	; 0x2d
 801d71e:	d1c9      	bne.n	801d6b4 <_strtod_l+0x34>
 801d720:	2101      	movs	r1, #1
 801d722:	9108      	str	r1, [sp, #32]
 801d724:	1c51      	adds	r1, r2, #1
 801d726:	9111      	str	r1, [sp, #68]	; 0x44
 801d728:	7852      	ldrb	r2, [r2, #1]
 801d72a:	2a00      	cmp	r2, #0
 801d72c:	d1c4      	bne.n	801d6b8 <_strtod_l+0x38>
 801d72e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801d730:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 801d734:	2b00      	cmp	r3, #0
 801d736:	f040 8535 	bne.w	801e1a4 <_strtod_l+0xb24>
 801d73a:	ec49 8b10 	vmov	d0, r8, r9
 801d73e:	e7e4      	b.n	801d70a <_strtod_l+0x8a>
 801d740:	2100      	movs	r1, #0
 801d742:	e7ee      	b.n	801d722 <_strtod_l+0xa2>
 801d744:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801d746:	b13a      	cbz	r2, 801d758 <_strtod_l+0xd8>
 801d748:	2135      	movs	r1, #53	; 0x35
 801d74a:	a814      	add	r0, sp, #80	; 0x50
 801d74c:	f7ff ff3a 	bl	801d5c4 <__copybits>
 801d750:	9912      	ldr	r1, [sp, #72]	; 0x48
 801d752:	4620      	mov	r0, r4
 801d754:	f7ff fb10 	bl	801cd78 <_Bfree>
 801d758:	1e7b      	subs	r3, r7, #1
 801d75a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801d75c:	2b04      	cmp	r3, #4
 801d75e:	d806      	bhi.n	801d76e <_strtod_l+0xee>
 801d760:	e8df f003 	tbb	[pc, r3]
 801d764:	201d0314 	.word	0x201d0314
 801d768:	14          	.byte	0x14
 801d769:	00          	.byte	0x00
 801d76a:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
 801d76e:	05eb      	lsls	r3, r5, #23
 801d770:	bf48      	it	mi
 801d772:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 801d776:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801d77a:	0d1b      	lsrs	r3, r3, #20
 801d77c:	051b      	lsls	r3, r3, #20
 801d77e:	2b00      	cmp	r3, #0
 801d780:	d1b9      	bne.n	801d6f6 <_strtod_l+0x76>
 801d782:	f7fe fb79 	bl	801be78 <__errno>
 801d786:	2322      	movs	r3, #34	; 0x22
 801d788:	6003      	str	r3, [r0, #0]
 801d78a:	e7b4      	b.n	801d6f6 <_strtod_l+0x76>
 801d78c:	e9dd 8314 	ldrd	r8, r3, [sp, #80]	; 0x50
 801d790:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801d794:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801d798:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 801d79c:	e7e7      	b.n	801d76e <_strtod_l+0xee>
 801d79e:	f8df 9184 	ldr.w	r9, [pc, #388]	; 801d924 <_strtod_l+0x2a4>
 801d7a2:	e7e4      	b.n	801d76e <_strtod_l+0xee>
 801d7a4:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 801d7a8:	f04f 38ff 	mov.w	r8, #4294967295
 801d7ac:	e7df      	b.n	801d76e <_strtod_l+0xee>
 801d7ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801d7b0:	1c5a      	adds	r2, r3, #1
 801d7b2:	9211      	str	r2, [sp, #68]	; 0x44
 801d7b4:	785b      	ldrb	r3, [r3, #1]
 801d7b6:	2b30      	cmp	r3, #48	; 0x30
 801d7b8:	d0f9      	beq.n	801d7ae <_strtod_l+0x12e>
 801d7ba:	2b00      	cmp	r3, #0
 801d7bc:	d09b      	beq.n	801d6f6 <_strtod_l+0x76>
 801d7be:	2301      	movs	r3, #1
 801d7c0:	9306      	str	r3, [sp, #24]
 801d7c2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801d7c4:	9309      	str	r3, [sp, #36]	; 0x24
 801d7c6:	2300      	movs	r3, #0
 801d7c8:	9305      	str	r3, [sp, #20]
 801d7ca:	9307      	str	r3, [sp, #28]
 801d7cc:	461e      	mov	r6, r3
 801d7ce:	220a      	movs	r2, #10
 801d7d0:	9811      	ldr	r0, [sp, #68]	; 0x44
 801d7d2:	7805      	ldrb	r5, [r0, #0]
 801d7d4:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 801d7d8:	b2d9      	uxtb	r1, r3
 801d7da:	2909      	cmp	r1, #9
 801d7dc:	d92b      	bls.n	801d836 <_strtod_l+0x1b6>
 801d7de:	4950      	ldr	r1, [pc, #320]	; (801d920 <_strtod_l+0x2a0>)
 801d7e0:	2201      	movs	r2, #1
 801d7e2:	f001 fb3c 	bl	801ee5e <strncmp>
 801d7e6:	2800      	cmp	r0, #0
 801d7e8:	d035      	beq.n	801d856 <_strtod_l+0x1d6>
 801d7ea:	2000      	movs	r0, #0
 801d7ec:	462a      	mov	r2, r5
 801d7ee:	4633      	mov	r3, r6
 801d7f0:	4683      	mov	fp, r0
 801d7f2:	4601      	mov	r1, r0
 801d7f4:	2a65      	cmp	r2, #101	; 0x65
 801d7f6:	d001      	beq.n	801d7fc <_strtod_l+0x17c>
 801d7f8:	2a45      	cmp	r2, #69	; 0x45
 801d7fa:	d118      	bne.n	801d82e <_strtod_l+0x1ae>
 801d7fc:	b91b      	cbnz	r3, 801d806 <_strtod_l+0x186>
 801d7fe:	9b06      	ldr	r3, [sp, #24]
 801d800:	4303      	orrs	r3, r0
 801d802:	d094      	beq.n	801d72e <_strtod_l+0xae>
 801d804:	2300      	movs	r3, #0
 801d806:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
 801d80a:	f10a 0201 	add.w	r2, sl, #1
 801d80e:	9211      	str	r2, [sp, #68]	; 0x44
 801d810:	f89a 2001 	ldrb.w	r2, [sl, #1]
 801d814:	2a2b      	cmp	r2, #43	; 0x2b
 801d816:	d075      	beq.n	801d904 <_strtod_l+0x284>
 801d818:	2a2d      	cmp	r2, #45	; 0x2d
 801d81a:	d07b      	beq.n	801d914 <_strtod_l+0x294>
 801d81c:	f04f 0e00 	mov.w	lr, #0
 801d820:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 801d824:	2d09      	cmp	r5, #9
 801d826:	f240 8083 	bls.w	801d930 <_strtod_l+0x2b0>
 801d82a:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 801d82e:	2500      	movs	r5, #0
 801d830:	e09e      	b.n	801d970 <_strtod_l+0x2f0>
 801d832:	2300      	movs	r3, #0
 801d834:	e7c4      	b.n	801d7c0 <_strtod_l+0x140>
 801d836:	2e08      	cmp	r6, #8
 801d838:	bfd5      	itete	le
 801d83a:	9907      	ldrle	r1, [sp, #28]
 801d83c:	9905      	ldrgt	r1, [sp, #20]
 801d83e:	fb02 3301 	mlale	r3, r2, r1, r3
 801d842:	fb02 3301 	mlagt	r3, r2, r1, r3
 801d846:	f100 0001 	add.w	r0, r0, #1
 801d84a:	bfd4      	ite	le
 801d84c:	9307      	strle	r3, [sp, #28]
 801d84e:	9305      	strgt	r3, [sp, #20]
 801d850:	3601      	adds	r6, #1
 801d852:	9011      	str	r0, [sp, #68]	; 0x44
 801d854:	e7bc      	b.n	801d7d0 <_strtod_l+0x150>
 801d856:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801d858:	1c5a      	adds	r2, r3, #1
 801d85a:	9211      	str	r2, [sp, #68]	; 0x44
 801d85c:	785a      	ldrb	r2, [r3, #1]
 801d85e:	b3ae      	cbz	r6, 801d8cc <_strtod_l+0x24c>
 801d860:	4683      	mov	fp, r0
 801d862:	4633      	mov	r3, r6
 801d864:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 801d868:	2909      	cmp	r1, #9
 801d86a:	d912      	bls.n	801d892 <_strtod_l+0x212>
 801d86c:	2101      	movs	r1, #1
 801d86e:	e7c1      	b.n	801d7f4 <_strtod_l+0x174>
 801d870:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801d872:	1c5a      	adds	r2, r3, #1
 801d874:	9211      	str	r2, [sp, #68]	; 0x44
 801d876:	785a      	ldrb	r2, [r3, #1]
 801d878:	3001      	adds	r0, #1
 801d87a:	2a30      	cmp	r2, #48	; 0x30
 801d87c:	d0f8      	beq.n	801d870 <_strtod_l+0x1f0>
 801d87e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 801d882:	2b08      	cmp	r3, #8
 801d884:	f200 8495 	bhi.w	801e1b2 <_strtod_l+0xb32>
 801d888:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801d88a:	9309      	str	r3, [sp, #36]	; 0x24
 801d88c:	4683      	mov	fp, r0
 801d88e:	2000      	movs	r0, #0
 801d890:	4603      	mov	r3, r0
 801d892:	3a30      	subs	r2, #48	; 0x30
 801d894:	f100 0101 	add.w	r1, r0, #1
 801d898:	d012      	beq.n	801d8c0 <_strtod_l+0x240>
 801d89a:	448b      	add	fp, r1
 801d89c:	eb00 0c03 	add.w	ip, r0, r3
 801d8a0:	4619      	mov	r1, r3
 801d8a2:	250a      	movs	r5, #10
 801d8a4:	4561      	cmp	r1, ip
 801d8a6:	d113      	bne.n	801d8d0 <_strtod_l+0x250>
 801d8a8:	1819      	adds	r1, r3, r0
 801d8aa:	2908      	cmp	r1, #8
 801d8ac:	f103 0301 	add.w	r3, r3, #1
 801d8b0:	4403      	add	r3, r0
 801d8b2:	dc1b      	bgt.n	801d8ec <_strtod_l+0x26c>
 801d8b4:	9807      	ldr	r0, [sp, #28]
 801d8b6:	210a      	movs	r1, #10
 801d8b8:	fb01 2200 	mla	r2, r1, r0, r2
 801d8bc:	9207      	str	r2, [sp, #28]
 801d8be:	2100      	movs	r1, #0
 801d8c0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801d8c2:	1c50      	adds	r0, r2, #1
 801d8c4:	9011      	str	r0, [sp, #68]	; 0x44
 801d8c6:	7852      	ldrb	r2, [r2, #1]
 801d8c8:	4608      	mov	r0, r1
 801d8ca:	e7cb      	b.n	801d864 <_strtod_l+0x1e4>
 801d8cc:	4630      	mov	r0, r6
 801d8ce:	e7d4      	b.n	801d87a <_strtod_l+0x1fa>
 801d8d0:	2908      	cmp	r1, #8
 801d8d2:	f101 0101 	add.w	r1, r1, #1
 801d8d6:	dc03      	bgt.n	801d8e0 <_strtod_l+0x260>
 801d8d8:	9f07      	ldr	r7, [sp, #28]
 801d8da:	436f      	muls	r7, r5
 801d8dc:	9707      	str	r7, [sp, #28]
 801d8de:	e7e1      	b.n	801d8a4 <_strtod_l+0x224>
 801d8e0:	2910      	cmp	r1, #16
 801d8e2:	bfde      	ittt	le
 801d8e4:	9f05      	ldrle	r7, [sp, #20]
 801d8e6:	436f      	mulle	r7, r5
 801d8e8:	9705      	strle	r7, [sp, #20]
 801d8ea:	e7db      	b.n	801d8a4 <_strtod_l+0x224>
 801d8ec:	2b10      	cmp	r3, #16
 801d8ee:	bfdf      	itttt	le
 801d8f0:	9805      	ldrle	r0, [sp, #20]
 801d8f2:	210a      	movle	r1, #10
 801d8f4:	fb01 2200 	mlale	r2, r1, r0, r2
 801d8f8:	9205      	strle	r2, [sp, #20]
 801d8fa:	e7e0      	b.n	801d8be <_strtod_l+0x23e>
 801d8fc:	f04f 0b00 	mov.w	fp, #0
 801d900:	2101      	movs	r1, #1
 801d902:	e77c      	b.n	801d7fe <_strtod_l+0x17e>
 801d904:	f04f 0e00 	mov.w	lr, #0
 801d908:	f10a 0202 	add.w	r2, sl, #2
 801d90c:	9211      	str	r2, [sp, #68]	; 0x44
 801d90e:	f89a 2002 	ldrb.w	r2, [sl, #2]
 801d912:	e785      	b.n	801d820 <_strtod_l+0x1a0>
 801d914:	f04f 0e01 	mov.w	lr, #1
 801d918:	e7f6      	b.n	801d908 <_strtod_l+0x288>
 801d91a:	bf00      	nop
 801d91c:	08020688 	.word	0x08020688
 801d920:	08020684 	.word	0x08020684
 801d924:	7ff00000 	.word	0x7ff00000
 801d928:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801d92a:	1c55      	adds	r5, r2, #1
 801d92c:	9511      	str	r5, [sp, #68]	; 0x44
 801d92e:	7852      	ldrb	r2, [r2, #1]
 801d930:	2a30      	cmp	r2, #48	; 0x30
 801d932:	d0f9      	beq.n	801d928 <_strtod_l+0x2a8>
 801d934:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 801d938:	2d08      	cmp	r5, #8
 801d93a:	f63f af78 	bhi.w	801d82e <_strtod_l+0x1ae>
 801d93e:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 801d942:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801d944:	920a      	str	r2, [sp, #40]	; 0x28
 801d946:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801d948:	1c55      	adds	r5, r2, #1
 801d94a:	9511      	str	r5, [sp, #68]	; 0x44
 801d94c:	7852      	ldrb	r2, [r2, #1]
 801d94e:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 801d952:	2f09      	cmp	r7, #9
 801d954:	d937      	bls.n	801d9c6 <_strtod_l+0x346>
 801d956:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 801d958:	1bed      	subs	r5, r5, r7
 801d95a:	2d08      	cmp	r5, #8
 801d95c:	f644 651f 	movw	r5, #19999	; 0x4e1f
 801d960:	dc02      	bgt.n	801d968 <_strtod_l+0x2e8>
 801d962:	4565      	cmp	r5, ip
 801d964:	bfa8      	it	ge
 801d966:	4665      	movge	r5, ip
 801d968:	f1be 0f00 	cmp.w	lr, #0
 801d96c:	d000      	beq.n	801d970 <_strtod_l+0x2f0>
 801d96e:	426d      	negs	r5, r5
 801d970:	2b00      	cmp	r3, #0
 801d972:	d14d      	bne.n	801da10 <_strtod_l+0x390>
 801d974:	9b06      	ldr	r3, [sp, #24]
 801d976:	4303      	orrs	r3, r0
 801d978:	f47f aebd 	bne.w	801d6f6 <_strtod_l+0x76>
 801d97c:	2900      	cmp	r1, #0
 801d97e:	f47f aed6 	bne.w	801d72e <_strtod_l+0xae>
 801d982:	2a69      	cmp	r2, #105	; 0x69
 801d984:	d027      	beq.n	801d9d6 <_strtod_l+0x356>
 801d986:	dc24      	bgt.n	801d9d2 <_strtod_l+0x352>
 801d988:	2a49      	cmp	r2, #73	; 0x49
 801d98a:	d024      	beq.n	801d9d6 <_strtod_l+0x356>
 801d98c:	2a4e      	cmp	r2, #78	; 0x4e
 801d98e:	f47f aece 	bne.w	801d72e <_strtod_l+0xae>
 801d992:	4995      	ldr	r1, [pc, #596]	; (801dbe8 <_strtod_l+0x568>)
 801d994:	a811      	add	r0, sp, #68	; 0x44
 801d996:	f001 fd6b 	bl	801f470 <__match>
 801d99a:	2800      	cmp	r0, #0
 801d99c:	f43f aec7 	beq.w	801d72e <_strtod_l+0xae>
 801d9a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801d9a2:	781b      	ldrb	r3, [r3, #0]
 801d9a4:	2b28      	cmp	r3, #40	; 0x28
 801d9a6:	d12d      	bne.n	801da04 <_strtod_l+0x384>
 801d9a8:	4990      	ldr	r1, [pc, #576]	; (801dbec <_strtod_l+0x56c>)
 801d9aa:	aa14      	add	r2, sp, #80	; 0x50
 801d9ac:	a811      	add	r0, sp, #68	; 0x44
 801d9ae:	f001 fd73 	bl	801f498 <__hexnan>
 801d9b2:	2805      	cmp	r0, #5
 801d9b4:	d126      	bne.n	801da04 <_strtod_l+0x384>
 801d9b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801d9b8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 801d9bc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 801d9c0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 801d9c4:	e697      	b.n	801d6f6 <_strtod_l+0x76>
 801d9c6:	250a      	movs	r5, #10
 801d9c8:	fb05 2c0c 	mla	ip, r5, ip, r2
 801d9cc:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 801d9d0:	e7b9      	b.n	801d946 <_strtod_l+0x2c6>
 801d9d2:	2a6e      	cmp	r2, #110	; 0x6e
 801d9d4:	e7db      	b.n	801d98e <_strtod_l+0x30e>
 801d9d6:	4986      	ldr	r1, [pc, #536]	; (801dbf0 <_strtod_l+0x570>)
 801d9d8:	a811      	add	r0, sp, #68	; 0x44
 801d9da:	f001 fd49 	bl	801f470 <__match>
 801d9de:	2800      	cmp	r0, #0
 801d9e0:	f43f aea5 	beq.w	801d72e <_strtod_l+0xae>
 801d9e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801d9e6:	4983      	ldr	r1, [pc, #524]	; (801dbf4 <_strtod_l+0x574>)
 801d9e8:	3b01      	subs	r3, #1
 801d9ea:	a811      	add	r0, sp, #68	; 0x44
 801d9ec:	9311      	str	r3, [sp, #68]	; 0x44
 801d9ee:	f001 fd3f 	bl	801f470 <__match>
 801d9f2:	b910      	cbnz	r0, 801d9fa <_strtod_l+0x37a>
 801d9f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801d9f6:	3301      	adds	r3, #1
 801d9f8:	9311      	str	r3, [sp, #68]	; 0x44
 801d9fa:	f8df 920c 	ldr.w	r9, [pc, #524]	; 801dc08 <_strtod_l+0x588>
 801d9fe:	f04f 0800 	mov.w	r8, #0
 801da02:	e678      	b.n	801d6f6 <_strtod_l+0x76>
 801da04:	487c      	ldr	r0, [pc, #496]	; (801dbf8 <_strtod_l+0x578>)
 801da06:	f001 fa4f 	bl	801eea8 <nan>
 801da0a:	ec59 8b10 	vmov	r8, r9, d0
 801da0e:	e672      	b.n	801d6f6 <_strtod_l+0x76>
 801da10:	eddd 7a07 	vldr	s15, [sp, #28]
 801da14:	eba5 020b 	sub.w	r2, r5, fp
 801da18:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801da1c:	2e00      	cmp	r6, #0
 801da1e:	bf08      	it	eq
 801da20:	461e      	moveq	r6, r3
 801da22:	2b10      	cmp	r3, #16
 801da24:	9206      	str	r2, [sp, #24]
 801da26:	461a      	mov	r2, r3
 801da28:	bfa8      	it	ge
 801da2a:	2210      	movge	r2, #16
 801da2c:	2b09      	cmp	r3, #9
 801da2e:	ec59 8b17 	vmov	r8, r9, d7
 801da32:	dd0c      	ble.n	801da4e <_strtod_l+0x3ce>
 801da34:	4971      	ldr	r1, [pc, #452]	; (801dbfc <_strtod_l+0x57c>)
 801da36:	eddd 6a05 	vldr	s13, [sp, #20]
 801da3a:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 801da3e:	ed11 5b12 	vldr	d5, [r1, #-72]	; 0xffffffb8
 801da42:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 801da46:	eea7 6b05 	vfma.f64	d6, d7, d5
 801da4a:	ec59 8b16 	vmov	r8, r9, d6
 801da4e:	2b0f      	cmp	r3, #15
 801da50:	dc37      	bgt.n	801dac2 <_strtod_l+0x442>
 801da52:	9906      	ldr	r1, [sp, #24]
 801da54:	2900      	cmp	r1, #0
 801da56:	f43f ae4e 	beq.w	801d6f6 <_strtod_l+0x76>
 801da5a:	dd23      	ble.n	801daa4 <_strtod_l+0x424>
 801da5c:	2916      	cmp	r1, #22
 801da5e:	dc0b      	bgt.n	801da78 <_strtod_l+0x3f8>
 801da60:	4b66      	ldr	r3, [pc, #408]	; (801dbfc <_strtod_l+0x57c>)
 801da62:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 801da66:	ed93 7b00 	vldr	d7, [r3]
 801da6a:	ec49 8b16 	vmov	d6, r8, r9
 801da6e:	ee27 7b06 	vmul.f64	d7, d7, d6
 801da72:	ec59 8b17 	vmov	r8, r9, d7
 801da76:	e63e      	b.n	801d6f6 <_strtod_l+0x76>
 801da78:	9806      	ldr	r0, [sp, #24]
 801da7a:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 801da7e:	4281      	cmp	r1, r0
 801da80:	db1f      	blt.n	801dac2 <_strtod_l+0x442>
 801da82:	4a5e      	ldr	r2, [pc, #376]	; (801dbfc <_strtod_l+0x57c>)
 801da84:	f1c3 030f 	rsb	r3, r3, #15
 801da88:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 801da8c:	ed91 7b00 	vldr	d7, [r1]
 801da90:	ec49 8b16 	vmov	d6, r8, r9
 801da94:	1ac3      	subs	r3, r0, r3
 801da96:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 801da9a:	ee27 7b06 	vmul.f64	d7, d7, d6
 801da9e:	ed92 6b00 	vldr	d6, [r2]
 801daa2:	e7e4      	b.n	801da6e <_strtod_l+0x3ee>
 801daa4:	9906      	ldr	r1, [sp, #24]
 801daa6:	3116      	adds	r1, #22
 801daa8:	db0b      	blt.n	801dac2 <_strtod_l+0x442>
 801daaa:	4b54      	ldr	r3, [pc, #336]	; (801dbfc <_strtod_l+0x57c>)
 801daac:	ebab 0505 	sub.w	r5, fp, r5
 801dab0:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 801dab4:	ed95 7b00 	vldr	d7, [r5]
 801dab8:	ec49 8b16 	vmov	d6, r8, r9
 801dabc:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801dac0:	e7d7      	b.n	801da72 <_strtod_l+0x3f2>
 801dac2:	9906      	ldr	r1, [sp, #24]
 801dac4:	1a9a      	subs	r2, r3, r2
 801dac6:	440a      	add	r2, r1
 801dac8:	2a00      	cmp	r2, #0
 801daca:	dd6e      	ble.n	801dbaa <_strtod_l+0x52a>
 801dacc:	f012 000f 	ands.w	r0, r2, #15
 801dad0:	d00a      	beq.n	801dae8 <_strtod_l+0x468>
 801dad2:	494a      	ldr	r1, [pc, #296]	; (801dbfc <_strtod_l+0x57c>)
 801dad4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801dad8:	ed91 7b00 	vldr	d7, [r1]
 801dadc:	ec49 8b16 	vmov	d6, r8, r9
 801dae0:	ee27 7b06 	vmul.f64	d7, d7, d6
 801dae4:	ec59 8b17 	vmov	r8, r9, d7
 801dae8:	f032 020f 	bics.w	r2, r2, #15
 801daec:	d04e      	beq.n	801db8c <_strtod_l+0x50c>
 801daee:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 801daf2:	dd22      	ble.n	801db3a <_strtod_l+0x4ba>
 801daf4:	2500      	movs	r5, #0
 801daf6:	462e      	mov	r6, r5
 801daf8:	9507      	str	r5, [sp, #28]
 801dafa:	462f      	mov	r7, r5
 801dafc:	2322      	movs	r3, #34	; 0x22
 801dafe:	f8df 9108 	ldr.w	r9, [pc, #264]	; 801dc08 <_strtod_l+0x588>
 801db02:	6023      	str	r3, [r4, #0]
 801db04:	f04f 0800 	mov.w	r8, #0
 801db08:	9b07      	ldr	r3, [sp, #28]
 801db0a:	2b00      	cmp	r3, #0
 801db0c:	f43f adf3 	beq.w	801d6f6 <_strtod_l+0x76>
 801db10:	9912      	ldr	r1, [sp, #72]	; 0x48
 801db12:	4620      	mov	r0, r4
 801db14:	f7ff f930 	bl	801cd78 <_Bfree>
 801db18:	4639      	mov	r1, r7
 801db1a:	4620      	mov	r0, r4
 801db1c:	f7ff f92c 	bl	801cd78 <_Bfree>
 801db20:	4631      	mov	r1, r6
 801db22:	4620      	mov	r0, r4
 801db24:	f7ff f928 	bl	801cd78 <_Bfree>
 801db28:	9907      	ldr	r1, [sp, #28]
 801db2a:	4620      	mov	r0, r4
 801db2c:	f7ff f924 	bl	801cd78 <_Bfree>
 801db30:	4629      	mov	r1, r5
 801db32:	4620      	mov	r0, r4
 801db34:	f7ff f920 	bl	801cd78 <_Bfree>
 801db38:	e5dd      	b.n	801d6f6 <_strtod_l+0x76>
 801db3a:	2000      	movs	r0, #0
 801db3c:	ec49 8b17 	vmov	d7, r8, r9
 801db40:	4f2f      	ldr	r7, [pc, #188]	; (801dc00 <_strtod_l+0x580>)
 801db42:	1112      	asrs	r2, r2, #4
 801db44:	4601      	mov	r1, r0
 801db46:	2a01      	cmp	r2, #1
 801db48:	dc23      	bgt.n	801db92 <_strtod_l+0x512>
 801db4a:	b108      	cbz	r0, 801db50 <_strtod_l+0x4d0>
 801db4c:	ec59 8b17 	vmov	r8, r9, d7
 801db50:	4a2b      	ldr	r2, [pc, #172]	; (801dc00 <_strtod_l+0x580>)
 801db52:	482c      	ldr	r0, [pc, #176]	; (801dc04 <_strtod_l+0x584>)
 801db54:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801db58:	ed92 7b00 	vldr	d7, [r2]
 801db5c:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 801db60:	ec49 8b16 	vmov	d6, r8, r9
 801db64:	4a28      	ldr	r2, [pc, #160]	; (801dc08 <_strtod_l+0x588>)
 801db66:	ee27 7b06 	vmul.f64	d7, d7, d6
 801db6a:	ee17 1a90 	vmov	r1, s15
 801db6e:	400a      	ands	r2, r1
 801db70:	4282      	cmp	r2, r0
 801db72:	ec59 8b17 	vmov	r8, r9, d7
 801db76:	d8bd      	bhi.n	801daf4 <_strtod_l+0x474>
 801db78:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 801db7c:	4282      	cmp	r2, r0
 801db7e:	bf86      	itte	hi
 801db80:	f8df 9088 	ldrhi.w	r9, [pc, #136]	; 801dc0c <_strtod_l+0x58c>
 801db84:	f04f 38ff 	movhi.w	r8, #4294967295
 801db88:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 801db8c:	2200      	movs	r2, #0
 801db8e:	9205      	str	r2, [sp, #20]
 801db90:	e076      	b.n	801dc80 <_strtod_l+0x600>
 801db92:	f012 0f01 	tst.w	r2, #1
 801db96:	d004      	beq.n	801dba2 <_strtod_l+0x522>
 801db98:	ed97 6b00 	vldr	d6, [r7]
 801db9c:	2001      	movs	r0, #1
 801db9e:	ee27 7b06 	vmul.f64	d7, d7, d6
 801dba2:	3101      	adds	r1, #1
 801dba4:	1052      	asrs	r2, r2, #1
 801dba6:	3708      	adds	r7, #8
 801dba8:	e7cd      	b.n	801db46 <_strtod_l+0x4c6>
 801dbaa:	d0ef      	beq.n	801db8c <_strtod_l+0x50c>
 801dbac:	4252      	negs	r2, r2
 801dbae:	f012 000f 	ands.w	r0, r2, #15
 801dbb2:	d00a      	beq.n	801dbca <_strtod_l+0x54a>
 801dbb4:	4911      	ldr	r1, [pc, #68]	; (801dbfc <_strtod_l+0x57c>)
 801dbb6:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801dbba:	ed91 7b00 	vldr	d7, [r1]
 801dbbe:	ec49 8b16 	vmov	d6, r8, r9
 801dbc2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801dbc6:	ec59 8b17 	vmov	r8, r9, d7
 801dbca:	1112      	asrs	r2, r2, #4
 801dbcc:	d0de      	beq.n	801db8c <_strtod_l+0x50c>
 801dbce:	2a1f      	cmp	r2, #31
 801dbd0:	dd1e      	ble.n	801dc10 <_strtod_l+0x590>
 801dbd2:	2500      	movs	r5, #0
 801dbd4:	462e      	mov	r6, r5
 801dbd6:	9507      	str	r5, [sp, #28]
 801dbd8:	462f      	mov	r7, r5
 801dbda:	2322      	movs	r3, #34	; 0x22
 801dbdc:	f04f 0800 	mov.w	r8, #0
 801dbe0:	f04f 0900 	mov.w	r9, #0
 801dbe4:	6023      	str	r3, [r4, #0]
 801dbe6:	e78f      	b.n	801db08 <_strtod_l+0x488>
 801dbe8:	08020471 	.word	0x08020471
 801dbec:	0802069c 	.word	0x0802069c
 801dbf0:	08020469 	.word	0x08020469
 801dbf4:	0802049e 	.word	0x0802049e
 801dbf8:	08020848 	.word	0x08020848
 801dbfc:	080205b0 	.word	0x080205b0
 801dc00:	08020588 	.word	0x08020588
 801dc04:	7ca00000 	.word	0x7ca00000
 801dc08:	7ff00000 	.word	0x7ff00000
 801dc0c:	7fefffff 	.word	0x7fefffff
 801dc10:	f012 0110 	ands.w	r1, r2, #16
 801dc14:	bf18      	it	ne
 801dc16:	216a      	movne	r1, #106	; 0x6a
 801dc18:	9105      	str	r1, [sp, #20]
 801dc1a:	ec49 8b17 	vmov	d7, r8, r9
 801dc1e:	49be      	ldr	r1, [pc, #760]	; (801df18 <_strtod_l+0x898>)
 801dc20:	2000      	movs	r0, #0
 801dc22:	07d7      	lsls	r7, r2, #31
 801dc24:	d504      	bpl.n	801dc30 <_strtod_l+0x5b0>
 801dc26:	ed91 6b00 	vldr	d6, [r1]
 801dc2a:	2001      	movs	r0, #1
 801dc2c:	ee27 7b06 	vmul.f64	d7, d7, d6
 801dc30:	1052      	asrs	r2, r2, #1
 801dc32:	f101 0108 	add.w	r1, r1, #8
 801dc36:	d1f4      	bne.n	801dc22 <_strtod_l+0x5a2>
 801dc38:	b108      	cbz	r0, 801dc3e <_strtod_l+0x5be>
 801dc3a:	ec59 8b17 	vmov	r8, r9, d7
 801dc3e:	9a05      	ldr	r2, [sp, #20]
 801dc40:	b1ba      	cbz	r2, 801dc72 <_strtod_l+0x5f2>
 801dc42:	f3c9 510a 	ubfx	r1, r9, #20, #11
 801dc46:	f1c1 026b 	rsb	r2, r1, #107	; 0x6b
 801dc4a:	2a00      	cmp	r2, #0
 801dc4c:	4648      	mov	r0, r9
 801dc4e:	dd10      	ble.n	801dc72 <_strtod_l+0x5f2>
 801dc50:	2a1f      	cmp	r2, #31
 801dc52:	f340 812c 	ble.w	801deae <_strtod_l+0x82e>
 801dc56:	2a34      	cmp	r2, #52	; 0x34
 801dc58:	bfde      	ittt	le
 801dc5a:	f04f 32ff 	movle.w	r2, #4294967295
 801dc5e:	f1c1 014b 	rsble	r1, r1, #75	; 0x4b
 801dc62:	408a      	lslle	r2, r1
 801dc64:	f04f 0800 	mov.w	r8, #0
 801dc68:	bfcc      	ite	gt
 801dc6a:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 801dc6e:	ea02 0900 	andle.w	r9, r2, r0
 801dc72:	ec49 8b17 	vmov	d7, r8, r9
 801dc76:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801dc7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dc7e:	d0a8      	beq.n	801dbd2 <_strtod_l+0x552>
 801dc80:	9a07      	ldr	r2, [sp, #28]
 801dc82:	9200      	str	r2, [sp, #0]
 801dc84:	9909      	ldr	r1, [sp, #36]	; 0x24
 801dc86:	4632      	mov	r2, r6
 801dc88:	4620      	mov	r0, r4
 801dc8a:	f7ff f8dd 	bl	801ce48 <__s2b>
 801dc8e:	9007      	str	r0, [sp, #28]
 801dc90:	2800      	cmp	r0, #0
 801dc92:	f43f af2f 	beq.w	801daf4 <_strtod_l+0x474>
 801dc96:	9a06      	ldr	r2, [sp, #24]
 801dc98:	2a00      	cmp	r2, #0
 801dc9a:	ebab 0305 	sub.w	r3, fp, r5
 801dc9e:	ed9f 9b96 	vldr	d9, [pc, #600]	; 801def8 <_strtod_l+0x878>
 801dca2:	bfa8      	it	ge
 801dca4:	2300      	movge	r3, #0
 801dca6:	ed9f ab96 	vldr	d10, [pc, #600]	; 801df00 <_strtod_l+0x880>
 801dcaa:	ed9f bb97 	vldr	d11, [pc, #604]	; 801df08 <_strtod_l+0x888>
 801dcae:	9309      	str	r3, [sp, #36]	; 0x24
 801dcb0:	2500      	movs	r5, #0
 801dcb2:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801dcb6:	930c      	str	r3, [sp, #48]	; 0x30
 801dcb8:	462e      	mov	r6, r5
 801dcba:	9b07      	ldr	r3, [sp, #28]
 801dcbc:	4620      	mov	r0, r4
 801dcbe:	6859      	ldr	r1, [r3, #4]
 801dcc0:	f7ff f81a 	bl	801ccf8 <_Balloc>
 801dcc4:	4607      	mov	r7, r0
 801dcc6:	2800      	cmp	r0, #0
 801dcc8:	f43f af18 	beq.w	801dafc <_strtod_l+0x47c>
 801dccc:	9b07      	ldr	r3, [sp, #28]
 801dcce:	691a      	ldr	r2, [r3, #16]
 801dcd0:	3202      	adds	r2, #2
 801dcd2:	f103 010c 	add.w	r1, r3, #12
 801dcd6:	0092      	lsls	r2, r2, #2
 801dcd8:	300c      	adds	r0, #12
 801dcda:	f7fe f902 	bl	801bee2 <memcpy>
 801dcde:	ec49 8b10 	vmov	d0, r8, r9
 801dce2:	aa14      	add	r2, sp, #80	; 0x50
 801dce4:	a913      	add	r1, sp, #76	; 0x4c
 801dce6:	4620      	mov	r0, r4
 801dce8:	f7ff fbe2 	bl	801d4b0 <__d2b>
 801dcec:	ec49 8b18 	vmov	d8, r8, r9
 801dcf0:	9012      	str	r0, [sp, #72]	; 0x48
 801dcf2:	2800      	cmp	r0, #0
 801dcf4:	f43f af02 	beq.w	801dafc <_strtod_l+0x47c>
 801dcf8:	2101      	movs	r1, #1
 801dcfa:	4620      	mov	r0, r4
 801dcfc:	f7ff f93c 	bl	801cf78 <__i2b>
 801dd00:	4606      	mov	r6, r0
 801dd02:	2800      	cmp	r0, #0
 801dd04:	f43f aefa 	beq.w	801dafc <_strtod_l+0x47c>
 801dd08:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801dd0a:	9914      	ldr	r1, [sp, #80]	; 0x50
 801dd0c:	2b00      	cmp	r3, #0
 801dd0e:	bfab      	itete	ge
 801dd10:	9a09      	ldrge	r2, [sp, #36]	; 0x24
 801dd12:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 801dd14:	f8dd a030 	ldrge.w	sl, [sp, #48]	; 0x30
 801dd18:	f8dd b024 	ldrlt.w	fp, [sp, #36]	; 0x24
 801dd1c:	bfac      	ite	ge
 801dd1e:	eb03 0b02 	addge.w	fp, r3, r2
 801dd22:	eba2 0a03 	sublt.w	sl, r2, r3
 801dd26:	9a05      	ldr	r2, [sp, #20]
 801dd28:	1a9b      	subs	r3, r3, r2
 801dd2a:	440b      	add	r3, r1
 801dd2c:	4a7b      	ldr	r2, [pc, #492]	; (801df1c <_strtod_l+0x89c>)
 801dd2e:	3b01      	subs	r3, #1
 801dd30:	4293      	cmp	r3, r2
 801dd32:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 801dd36:	f280 80cd 	bge.w	801ded4 <_strtod_l+0x854>
 801dd3a:	1ad2      	subs	r2, r2, r3
 801dd3c:	2a1f      	cmp	r2, #31
 801dd3e:	eba1 0102 	sub.w	r1, r1, r2
 801dd42:	f04f 0001 	mov.w	r0, #1
 801dd46:	f300 80b9 	bgt.w	801debc <_strtod_l+0x83c>
 801dd4a:	fa00 f302 	lsl.w	r3, r0, r2
 801dd4e:	930b      	str	r3, [sp, #44]	; 0x2c
 801dd50:	2300      	movs	r3, #0
 801dd52:	930a      	str	r3, [sp, #40]	; 0x28
 801dd54:	eb0b 0301 	add.w	r3, fp, r1
 801dd58:	9a05      	ldr	r2, [sp, #20]
 801dd5a:	459b      	cmp	fp, r3
 801dd5c:	448a      	add	sl, r1
 801dd5e:	4492      	add	sl, r2
 801dd60:	465a      	mov	r2, fp
 801dd62:	bfa8      	it	ge
 801dd64:	461a      	movge	r2, r3
 801dd66:	4552      	cmp	r2, sl
 801dd68:	bfa8      	it	ge
 801dd6a:	4652      	movge	r2, sl
 801dd6c:	2a00      	cmp	r2, #0
 801dd6e:	bfc2      	ittt	gt
 801dd70:	1a9b      	subgt	r3, r3, r2
 801dd72:	ebaa 0a02 	subgt.w	sl, sl, r2
 801dd76:	ebab 0b02 	subgt.w	fp, fp, r2
 801dd7a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801dd7c:	2a00      	cmp	r2, #0
 801dd7e:	dd18      	ble.n	801ddb2 <_strtod_l+0x732>
 801dd80:	4631      	mov	r1, r6
 801dd82:	4620      	mov	r0, r4
 801dd84:	930f      	str	r3, [sp, #60]	; 0x3c
 801dd86:	f7ff f9b7 	bl	801d0f8 <__pow5mult>
 801dd8a:	4606      	mov	r6, r0
 801dd8c:	2800      	cmp	r0, #0
 801dd8e:	f43f aeb5 	beq.w	801dafc <_strtod_l+0x47c>
 801dd92:	4601      	mov	r1, r0
 801dd94:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801dd96:	4620      	mov	r0, r4
 801dd98:	f7ff f904 	bl	801cfa4 <__multiply>
 801dd9c:	900e      	str	r0, [sp, #56]	; 0x38
 801dd9e:	2800      	cmp	r0, #0
 801dda0:	f43f aeac 	beq.w	801dafc <_strtod_l+0x47c>
 801dda4:	9912      	ldr	r1, [sp, #72]	; 0x48
 801dda6:	4620      	mov	r0, r4
 801dda8:	f7fe ffe6 	bl	801cd78 <_Bfree>
 801ddac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801ddae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801ddb0:	9212      	str	r2, [sp, #72]	; 0x48
 801ddb2:	2b00      	cmp	r3, #0
 801ddb4:	f300 8093 	bgt.w	801dede <_strtod_l+0x85e>
 801ddb8:	9b06      	ldr	r3, [sp, #24]
 801ddba:	2b00      	cmp	r3, #0
 801ddbc:	dd08      	ble.n	801ddd0 <_strtod_l+0x750>
 801ddbe:	4639      	mov	r1, r7
 801ddc0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801ddc2:	4620      	mov	r0, r4
 801ddc4:	f7ff f998 	bl	801d0f8 <__pow5mult>
 801ddc8:	4607      	mov	r7, r0
 801ddca:	2800      	cmp	r0, #0
 801ddcc:	f43f ae96 	beq.w	801dafc <_strtod_l+0x47c>
 801ddd0:	f1ba 0f00 	cmp.w	sl, #0
 801ddd4:	dd08      	ble.n	801dde8 <_strtod_l+0x768>
 801ddd6:	4639      	mov	r1, r7
 801ddd8:	4652      	mov	r2, sl
 801ddda:	4620      	mov	r0, r4
 801dddc:	f7ff f9e6 	bl	801d1ac <__lshift>
 801dde0:	4607      	mov	r7, r0
 801dde2:	2800      	cmp	r0, #0
 801dde4:	f43f ae8a 	beq.w	801dafc <_strtod_l+0x47c>
 801dde8:	f1bb 0f00 	cmp.w	fp, #0
 801ddec:	dd08      	ble.n	801de00 <_strtod_l+0x780>
 801ddee:	4631      	mov	r1, r6
 801ddf0:	465a      	mov	r2, fp
 801ddf2:	4620      	mov	r0, r4
 801ddf4:	f7ff f9da 	bl	801d1ac <__lshift>
 801ddf8:	4606      	mov	r6, r0
 801ddfa:	2800      	cmp	r0, #0
 801ddfc:	f43f ae7e 	beq.w	801dafc <_strtod_l+0x47c>
 801de00:	9912      	ldr	r1, [sp, #72]	; 0x48
 801de02:	463a      	mov	r2, r7
 801de04:	4620      	mov	r0, r4
 801de06:	f7ff fa59 	bl	801d2bc <__mdiff>
 801de0a:	4605      	mov	r5, r0
 801de0c:	2800      	cmp	r0, #0
 801de0e:	f43f ae75 	beq.w	801dafc <_strtod_l+0x47c>
 801de12:	2300      	movs	r3, #0
 801de14:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 801de18:	60c3      	str	r3, [r0, #12]
 801de1a:	4631      	mov	r1, r6
 801de1c:	f7ff fa32 	bl	801d284 <__mcmp>
 801de20:	2800      	cmp	r0, #0
 801de22:	da7f      	bge.n	801df24 <_strtod_l+0x8a4>
 801de24:	ea5a 0a08 	orrs.w	sl, sl, r8
 801de28:	f040 80a5 	bne.w	801df76 <_strtod_l+0x8f6>
 801de2c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801de30:	2b00      	cmp	r3, #0
 801de32:	f040 80a0 	bne.w	801df76 <_strtod_l+0x8f6>
 801de36:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801de3a:	0d1b      	lsrs	r3, r3, #20
 801de3c:	051b      	lsls	r3, r3, #20
 801de3e:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801de42:	f240 8098 	bls.w	801df76 <_strtod_l+0x8f6>
 801de46:	696b      	ldr	r3, [r5, #20]
 801de48:	b91b      	cbnz	r3, 801de52 <_strtod_l+0x7d2>
 801de4a:	692b      	ldr	r3, [r5, #16]
 801de4c:	2b01      	cmp	r3, #1
 801de4e:	f340 8092 	ble.w	801df76 <_strtod_l+0x8f6>
 801de52:	4629      	mov	r1, r5
 801de54:	2201      	movs	r2, #1
 801de56:	4620      	mov	r0, r4
 801de58:	f7ff f9a8 	bl	801d1ac <__lshift>
 801de5c:	4631      	mov	r1, r6
 801de5e:	4605      	mov	r5, r0
 801de60:	f7ff fa10 	bl	801d284 <__mcmp>
 801de64:	2800      	cmp	r0, #0
 801de66:	f340 8086 	ble.w	801df76 <_strtod_l+0x8f6>
 801de6a:	9905      	ldr	r1, [sp, #20]
 801de6c:	4a2c      	ldr	r2, [pc, #176]	; (801df20 <_strtod_l+0x8a0>)
 801de6e:	464b      	mov	r3, r9
 801de70:	2900      	cmp	r1, #0
 801de72:	f000 809f 	beq.w	801dfb4 <_strtod_l+0x934>
 801de76:	ea02 0109 	and.w	r1, r2, r9
 801de7a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801de7e:	f300 8099 	bgt.w	801dfb4 <_strtod_l+0x934>
 801de82:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 801de86:	f77f aea8 	ble.w	801dbda <_strtod_l+0x55a>
 801de8a:	ed9f 7b21 	vldr	d7, [pc, #132]	; 801df10 <_strtod_l+0x890>
 801de8e:	ec49 8b16 	vmov	d6, r8, r9
 801de92:	4b23      	ldr	r3, [pc, #140]	; (801df20 <_strtod_l+0x8a0>)
 801de94:	ee26 7b07 	vmul.f64	d7, d6, d7
 801de98:	ee17 2a90 	vmov	r2, s15
 801de9c:	4013      	ands	r3, r2
 801de9e:	ec59 8b17 	vmov	r8, r9, d7
 801dea2:	2b00      	cmp	r3, #0
 801dea4:	f47f ae34 	bne.w	801db10 <_strtod_l+0x490>
 801dea8:	2322      	movs	r3, #34	; 0x22
 801deaa:	6023      	str	r3, [r4, #0]
 801deac:	e630      	b.n	801db10 <_strtod_l+0x490>
 801deae:	f04f 31ff 	mov.w	r1, #4294967295
 801deb2:	fa01 f202 	lsl.w	r2, r1, r2
 801deb6:	ea02 0808 	and.w	r8, r2, r8
 801deba:	e6da      	b.n	801dc72 <_strtod_l+0x5f2>
 801debc:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 801dec0:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 801dec4:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 801dec8:	33e2      	adds	r3, #226	; 0xe2
 801deca:	fa00 f303 	lsl.w	r3, r0, r3
 801dece:	e9cd 300a 	strd	r3, r0, [sp, #40]	; 0x28
 801ded2:	e73f      	b.n	801dd54 <_strtod_l+0x6d4>
 801ded4:	2200      	movs	r2, #0
 801ded6:	2301      	movs	r3, #1
 801ded8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801dedc:	e73a      	b.n	801dd54 <_strtod_l+0x6d4>
 801dede:	9912      	ldr	r1, [sp, #72]	; 0x48
 801dee0:	461a      	mov	r2, r3
 801dee2:	4620      	mov	r0, r4
 801dee4:	f7ff f962 	bl	801d1ac <__lshift>
 801dee8:	9012      	str	r0, [sp, #72]	; 0x48
 801deea:	2800      	cmp	r0, #0
 801deec:	f47f af64 	bne.w	801ddb8 <_strtod_l+0x738>
 801def0:	e604      	b.n	801dafc <_strtod_l+0x47c>
 801def2:	bf00      	nop
 801def4:	f3af 8000 	nop.w
 801def8:	94a03595 	.word	0x94a03595
 801defc:	3fcfffff 	.word	0x3fcfffff
 801df00:	94a03595 	.word	0x94a03595
 801df04:	3fdfffff 	.word	0x3fdfffff
 801df08:	35afe535 	.word	0x35afe535
 801df0c:	3fe00000 	.word	0x3fe00000
 801df10:	00000000 	.word	0x00000000
 801df14:	39500000 	.word	0x39500000
 801df18:	080206b0 	.word	0x080206b0
 801df1c:	fffffc02 	.word	0xfffffc02
 801df20:	7ff00000 	.word	0x7ff00000
 801df24:	46cb      	mov	fp, r9
 801df26:	d15f      	bne.n	801dfe8 <_strtod_l+0x968>
 801df28:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801df2c:	f1ba 0f00 	cmp.w	sl, #0
 801df30:	d02a      	beq.n	801df88 <_strtod_l+0x908>
 801df32:	4aa7      	ldr	r2, [pc, #668]	; (801e1d0 <_strtod_l+0xb50>)
 801df34:	4293      	cmp	r3, r2
 801df36:	d12b      	bne.n	801df90 <_strtod_l+0x910>
 801df38:	9b05      	ldr	r3, [sp, #20]
 801df3a:	4642      	mov	r2, r8
 801df3c:	b1fb      	cbz	r3, 801df7e <_strtod_l+0x8fe>
 801df3e:	4ba5      	ldr	r3, [pc, #660]	; (801e1d4 <_strtod_l+0xb54>)
 801df40:	ea09 0303 	and.w	r3, r9, r3
 801df44:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801df48:	f04f 31ff 	mov.w	r1, #4294967295
 801df4c:	d81a      	bhi.n	801df84 <_strtod_l+0x904>
 801df4e:	0d1b      	lsrs	r3, r3, #20
 801df50:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801df54:	fa01 f303 	lsl.w	r3, r1, r3
 801df58:	429a      	cmp	r2, r3
 801df5a:	d119      	bne.n	801df90 <_strtod_l+0x910>
 801df5c:	4b9e      	ldr	r3, [pc, #632]	; (801e1d8 <_strtod_l+0xb58>)
 801df5e:	459b      	cmp	fp, r3
 801df60:	d102      	bne.n	801df68 <_strtod_l+0x8e8>
 801df62:	3201      	adds	r2, #1
 801df64:	f43f adca 	beq.w	801dafc <_strtod_l+0x47c>
 801df68:	4b9a      	ldr	r3, [pc, #616]	; (801e1d4 <_strtod_l+0xb54>)
 801df6a:	ea0b 0303 	and.w	r3, fp, r3
 801df6e:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 801df72:	f04f 0800 	mov.w	r8, #0
 801df76:	9b05      	ldr	r3, [sp, #20]
 801df78:	2b00      	cmp	r3, #0
 801df7a:	d186      	bne.n	801de8a <_strtod_l+0x80a>
 801df7c:	e5c8      	b.n	801db10 <_strtod_l+0x490>
 801df7e:	f04f 33ff 	mov.w	r3, #4294967295
 801df82:	e7e9      	b.n	801df58 <_strtod_l+0x8d8>
 801df84:	460b      	mov	r3, r1
 801df86:	e7e7      	b.n	801df58 <_strtod_l+0x8d8>
 801df88:	ea53 0308 	orrs.w	r3, r3, r8
 801df8c:	f43f af6d 	beq.w	801de6a <_strtod_l+0x7ea>
 801df90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801df92:	b1cb      	cbz	r3, 801dfc8 <_strtod_l+0x948>
 801df94:	ea13 0f0b 	tst.w	r3, fp
 801df98:	d0ed      	beq.n	801df76 <_strtod_l+0x8f6>
 801df9a:	9a05      	ldr	r2, [sp, #20]
 801df9c:	4640      	mov	r0, r8
 801df9e:	4649      	mov	r1, r9
 801dfa0:	f1ba 0f00 	cmp.w	sl, #0
 801dfa4:	d014      	beq.n	801dfd0 <_strtod_l+0x950>
 801dfa6:	f7ff fb51 	bl	801d64c <sulp>
 801dfaa:	ee38 7b00 	vadd.f64	d7, d8, d0
 801dfae:	ec59 8b17 	vmov	r8, r9, d7
 801dfb2:	e7e0      	b.n	801df76 <_strtod_l+0x8f6>
 801dfb4:	4013      	ands	r3, r2
 801dfb6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801dfba:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 801dfbe:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 801dfc2:	f04f 38ff 	mov.w	r8, #4294967295
 801dfc6:	e7d6      	b.n	801df76 <_strtod_l+0x8f6>
 801dfc8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801dfca:	ea13 0f08 	tst.w	r3, r8
 801dfce:	e7e3      	b.n	801df98 <_strtod_l+0x918>
 801dfd0:	f7ff fb3c 	bl	801d64c <sulp>
 801dfd4:	ee38 0b40 	vsub.f64	d0, d8, d0
 801dfd8:	eeb5 0b40 	vcmp.f64	d0, #0.0
 801dfdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dfe0:	ec59 8b10 	vmov	r8, r9, d0
 801dfe4:	d1c7      	bne.n	801df76 <_strtod_l+0x8f6>
 801dfe6:	e5f8      	b.n	801dbda <_strtod_l+0x55a>
 801dfe8:	4631      	mov	r1, r6
 801dfea:	4628      	mov	r0, r5
 801dfec:	f7ff faba 	bl	801d564 <__ratio>
 801dff0:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 801dff4:	eeb4 0bc7 	vcmpe.f64	d0, d7
 801dff8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dffc:	d85f      	bhi.n	801e0be <_strtod_l+0xa3e>
 801dffe:	f1ba 0f00 	cmp.w	sl, #0
 801e002:	d166      	bne.n	801e0d2 <_strtod_l+0xa52>
 801e004:	f1b8 0f00 	cmp.w	r8, #0
 801e008:	d14d      	bne.n	801e0a6 <_strtod_l+0xa26>
 801e00a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801e00e:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 801e012:	2b00      	cmp	r3, #0
 801e014:	d162      	bne.n	801e0dc <_strtod_l+0xa5c>
 801e016:	eeb4 0bcd 	vcmpe.f64	d0, d13
 801e01a:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 801e01e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e022:	d401      	bmi.n	801e028 <_strtod_l+0x9a8>
 801e024:	ee20 db0d 	vmul.f64	d13, d0, d13
 801e028:	eeb1 cb4d 	vneg.f64	d12, d13
 801e02c:	4869      	ldr	r0, [pc, #420]	; (801e1d4 <_strtod_l+0xb54>)
 801e02e:	f8df c1b0 	ldr.w	ip, [pc, #432]	; 801e1e0 <_strtod_l+0xb60>
 801e032:	ea0b 0100 	and.w	r1, fp, r0
 801e036:	4561      	cmp	r1, ip
 801e038:	ec53 2b1c 	vmov	r2, r3, d12
 801e03c:	d17a      	bne.n	801e134 <_strtod_l+0xab4>
 801e03e:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 801e042:	ec49 8b10 	vmov	d0, r8, r9
 801e046:	910a      	str	r1, [sp, #40]	; 0x28
 801e048:	f7ff f9c2 	bl	801d3d0 <__ulp>
 801e04c:	ec49 8b1e 	vmov	d14, r8, r9
 801e050:	4860      	ldr	r0, [pc, #384]	; (801e1d4 <_strtod_l+0xb54>)
 801e052:	eea0 eb0c 	vfma.f64	d14, d0, d12
 801e056:	ee1e 3a90 	vmov	r3, s29
 801e05a:	4a60      	ldr	r2, [pc, #384]	; (801e1dc <_strtod_l+0xb5c>)
 801e05c:	990a      	ldr	r1, [sp, #40]	; 0x28
 801e05e:	4018      	ands	r0, r3
 801e060:	4290      	cmp	r0, r2
 801e062:	ec59 8b1e 	vmov	r8, r9, d14
 801e066:	d93c      	bls.n	801e0e2 <_strtod_l+0xa62>
 801e068:	ee18 2a90 	vmov	r2, s17
 801e06c:	4b5a      	ldr	r3, [pc, #360]	; (801e1d8 <_strtod_l+0xb58>)
 801e06e:	429a      	cmp	r2, r3
 801e070:	d104      	bne.n	801e07c <_strtod_l+0x9fc>
 801e072:	ee18 3a10 	vmov	r3, s16
 801e076:	3301      	adds	r3, #1
 801e078:	f43f ad40 	beq.w	801dafc <_strtod_l+0x47c>
 801e07c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 801e1d8 <_strtod_l+0xb58>
 801e080:	f04f 38ff 	mov.w	r8, #4294967295
 801e084:	9912      	ldr	r1, [sp, #72]	; 0x48
 801e086:	4620      	mov	r0, r4
 801e088:	f7fe fe76 	bl	801cd78 <_Bfree>
 801e08c:	4639      	mov	r1, r7
 801e08e:	4620      	mov	r0, r4
 801e090:	f7fe fe72 	bl	801cd78 <_Bfree>
 801e094:	4631      	mov	r1, r6
 801e096:	4620      	mov	r0, r4
 801e098:	f7fe fe6e 	bl	801cd78 <_Bfree>
 801e09c:	4629      	mov	r1, r5
 801e09e:	4620      	mov	r0, r4
 801e0a0:	f7fe fe6a 	bl	801cd78 <_Bfree>
 801e0a4:	e609      	b.n	801dcba <_strtod_l+0x63a>
 801e0a6:	f1b8 0f01 	cmp.w	r8, #1
 801e0aa:	d103      	bne.n	801e0b4 <_strtod_l+0xa34>
 801e0ac:	f1b9 0f00 	cmp.w	r9, #0
 801e0b0:	f43f ad93 	beq.w	801dbda <_strtod_l+0x55a>
 801e0b4:	eebf cb00 	vmov.f64	d12, #240	; 0xbf800000 -1.0
 801e0b8:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 801e0bc:	e7b6      	b.n	801e02c <_strtod_l+0x9ac>
 801e0be:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 801e0c2:	ee20 db0d 	vmul.f64	d13, d0, d13
 801e0c6:	f1ba 0f00 	cmp.w	sl, #0
 801e0ca:	d0ad      	beq.n	801e028 <_strtod_l+0x9a8>
 801e0cc:	eeb0 cb4d 	vmov.f64	d12, d13
 801e0d0:	e7ac      	b.n	801e02c <_strtod_l+0x9ac>
 801e0d2:	eeb7 cb00 	vmov.f64	d12, #112	; 0x3f800000  1.0
 801e0d6:	eeb0 db4c 	vmov.f64	d13, d12
 801e0da:	e7a7      	b.n	801e02c <_strtod_l+0x9ac>
 801e0dc:	eebf cb00 	vmov.f64	d12, #240	; 0xbf800000 -1.0
 801e0e0:	e7a4      	b.n	801e02c <_strtod_l+0x9ac>
 801e0e2:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 801e0e6:	9b05      	ldr	r3, [sp, #20]
 801e0e8:	46cb      	mov	fp, r9
 801e0ea:	2b00      	cmp	r3, #0
 801e0ec:	d1ca      	bne.n	801e084 <_strtod_l+0xa04>
 801e0ee:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801e0f2:	0d1b      	lsrs	r3, r3, #20
 801e0f4:	051b      	lsls	r3, r3, #20
 801e0f6:	4299      	cmp	r1, r3
 801e0f8:	d1c4      	bne.n	801e084 <_strtod_l+0xa04>
 801e0fa:	ec51 0b1d 	vmov	r0, r1, d13
 801e0fe:	f7e2 fb43 	bl	8000788 <__aeabi_d2lz>
 801e102:	f7e2 fafb 	bl	80006fc <__aeabi_l2d>
 801e106:	f3c9 0b13 	ubfx	fp, r9, #0, #20
 801e10a:	ec41 0b17 	vmov	d7, r0, r1
 801e10e:	ea4b 0b08 	orr.w	fp, fp, r8
 801e112:	ea5b 0b0a 	orrs.w	fp, fp, sl
 801e116:	ee3d db47 	vsub.f64	d13, d13, d7
 801e11a:	d03c      	beq.n	801e196 <_strtod_l+0xb16>
 801e11c:	eeb4 dbca 	vcmpe.f64	d13, d10
 801e120:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e124:	f53f acf4 	bmi.w	801db10 <_strtod_l+0x490>
 801e128:	eeb4 dbcb 	vcmpe.f64	d13, d11
 801e12c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e130:	dda8      	ble.n	801e084 <_strtod_l+0xa04>
 801e132:	e4ed      	b.n	801db10 <_strtod_l+0x490>
 801e134:	9805      	ldr	r0, [sp, #20]
 801e136:	b1f0      	cbz	r0, 801e176 <_strtod_l+0xaf6>
 801e138:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 801e13c:	d81b      	bhi.n	801e176 <_strtod_l+0xaf6>
 801e13e:	ed9f 7b22 	vldr	d7, [pc, #136]	; 801e1c8 <_strtod_l+0xb48>
 801e142:	eeb4 dbc7 	vcmpe.f64	d13, d7
 801e146:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e14a:	d811      	bhi.n	801e170 <_strtod_l+0xaf0>
 801e14c:	eebc dbcd 	vcvt.u32.f64	s26, d13
 801e150:	ee1d 3a10 	vmov	r3, s26
 801e154:	2b01      	cmp	r3, #1
 801e156:	bf38      	it	cc
 801e158:	2301      	movcc	r3, #1
 801e15a:	ee0d 3a10 	vmov	s26, r3
 801e15e:	eeb8 db4d 	vcvt.f64.u32	d13, s26
 801e162:	f1ba 0f00 	cmp.w	sl, #0
 801e166:	d113      	bne.n	801e190 <_strtod_l+0xb10>
 801e168:	eeb1 7b4d 	vneg.f64	d7, d13
 801e16c:	ec53 2b17 	vmov	r2, r3, d7
 801e170:	f103 60d6 	add.w	r0, r3, #112197632	; 0x6b00000
 801e174:	1a43      	subs	r3, r0, r1
 801e176:	eeb0 0b48 	vmov.f64	d0, d8
 801e17a:	ec43 2b1c 	vmov	d12, r2, r3
 801e17e:	910a      	str	r1, [sp, #40]	; 0x28
 801e180:	f7ff f926 	bl	801d3d0 <__ulp>
 801e184:	990a      	ldr	r1, [sp, #40]	; 0x28
 801e186:	eeac 8b00 	vfma.f64	d8, d12, d0
 801e18a:	ec59 8b18 	vmov	r8, r9, d8
 801e18e:	e7aa      	b.n	801e0e6 <_strtod_l+0xa66>
 801e190:	eeb0 7b4d 	vmov.f64	d7, d13
 801e194:	e7ea      	b.n	801e16c <_strtod_l+0xaec>
 801e196:	eeb4 dbc9 	vcmpe.f64	d13, d9
 801e19a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e19e:	f57f af71 	bpl.w	801e084 <_strtod_l+0xa04>
 801e1a2:	e4b5      	b.n	801db10 <_strtod_l+0x490>
 801e1a4:	2300      	movs	r3, #0
 801e1a6:	9308      	str	r3, [sp, #32]
 801e1a8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801e1aa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801e1ac:	6013      	str	r3, [r2, #0]
 801e1ae:	f7ff baa6 	b.w	801d6fe <_strtod_l+0x7e>
 801e1b2:	2a65      	cmp	r2, #101	; 0x65
 801e1b4:	f43f aba2 	beq.w	801d8fc <_strtod_l+0x27c>
 801e1b8:	2a45      	cmp	r2, #69	; 0x45
 801e1ba:	f43f ab9f 	beq.w	801d8fc <_strtod_l+0x27c>
 801e1be:	2101      	movs	r1, #1
 801e1c0:	f7ff bbd8 	b.w	801d974 <_strtod_l+0x2f4>
 801e1c4:	f3af 8000 	nop.w
 801e1c8:	ffc00000 	.word	0xffc00000
 801e1cc:	41dfffff 	.word	0x41dfffff
 801e1d0:	000fffff 	.word	0x000fffff
 801e1d4:	7ff00000 	.word	0x7ff00000
 801e1d8:	7fefffff 	.word	0x7fefffff
 801e1dc:	7c9fffff 	.word	0x7c9fffff
 801e1e0:	7fe00000 	.word	0x7fe00000

0801e1e4 <_strtod_r>:
 801e1e4:	4b01      	ldr	r3, [pc, #4]	; (801e1ec <_strtod_r+0x8>)
 801e1e6:	f7ff ba4b 	b.w	801d680 <_strtod_l>
 801e1ea:	bf00      	nop
 801e1ec:	2400015c 	.word	0x2400015c

0801e1f0 <_strtol_l.constprop.0>:
 801e1f0:	2b01      	cmp	r3, #1
 801e1f2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e1f6:	d001      	beq.n	801e1fc <_strtol_l.constprop.0+0xc>
 801e1f8:	2b24      	cmp	r3, #36	; 0x24
 801e1fa:	d906      	bls.n	801e20a <_strtol_l.constprop.0+0x1a>
 801e1fc:	f7fd fe3c 	bl	801be78 <__errno>
 801e200:	2316      	movs	r3, #22
 801e202:	6003      	str	r3, [r0, #0]
 801e204:	2000      	movs	r0, #0
 801e206:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e20a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 801e2f0 <_strtol_l.constprop.0+0x100>
 801e20e:	460d      	mov	r5, r1
 801e210:	462e      	mov	r6, r5
 801e212:	f815 4b01 	ldrb.w	r4, [r5], #1
 801e216:	f81c 7004 	ldrb.w	r7, [ip, r4]
 801e21a:	f017 0708 	ands.w	r7, r7, #8
 801e21e:	d1f7      	bne.n	801e210 <_strtol_l.constprop.0+0x20>
 801e220:	2c2d      	cmp	r4, #45	; 0x2d
 801e222:	d132      	bne.n	801e28a <_strtol_l.constprop.0+0x9a>
 801e224:	782c      	ldrb	r4, [r5, #0]
 801e226:	2701      	movs	r7, #1
 801e228:	1cb5      	adds	r5, r6, #2
 801e22a:	2b00      	cmp	r3, #0
 801e22c:	d05b      	beq.n	801e2e6 <_strtol_l.constprop.0+0xf6>
 801e22e:	2b10      	cmp	r3, #16
 801e230:	d109      	bne.n	801e246 <_strtol_l.constprop.0+0x56>
 801e232:	2c30      	cmp	r4, #48	; 0x30
 801e234:	d107      	bne.n	801e246 <_strtol_l.constprop.0+0x56>
 801e236:	782c      	ldrb	r4, [r5, #0]
 801e238:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 801e23c:	2c58      	cmp	r4, #88	; 0x58
 801e23e:	d14d      	bne.n	801e2dc <_strtol_l.constprop.0+0xec>
 801e240:	786c      	ldrb	r4, [r5, #1]
 801e242:	2310      	movs	r3, #16
 801e244:	3502      	adds	r5, #2
 801e246:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 801e24a:	f108 38ff 	add.w	r8, r8, #4294967295
 801e24e:	f04f 0e00 	mov.w	lr, #0
 801e252:	fbb8 f9f3 	udiv	r9, r8, r3
 801e256:	4676      	mov	r6, lr
 801e258:	fb03 8a19 	mls	sl, r3, r9, r8
 801e25c:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 801e260:	f1bc 0f09 	cmp.w	ip, #9
 801e264:	d816      	bhi.n	801e294 <_strtol_l.constprop.0+0xa4>
 801e266:	4664      	mov	r4, ip
 801e268:	42a3      	cmp	r3, r4
 801e26a:	dd24      	ble.n	801e2b6 <_strtol_l.constprop.0+0xc6>
 801e26c:	f1be 3fff 	cmp.w	lr, #4294967295
 801e270:	d008      	beq.n	801e284 <_strtol_l.constprop.0+0x94>
 801e272:	45b1      	cmp	r9, r6
 801e274:	d31c      	bcc.n	801e2b0 <_strtol_l.constprop.0+0xc0>
 801e276:	d101      	bne.n	801e27c <_strtol_l.constprop.0+0x8c>
 801e278:	45a2      	cmp	sl, r4
 801e27a:	db19      	blt.n	801e2b0 <_strtol_l.constprop.0+0xc0>
 801e27c:	fb06 4603 	mla	r6, r6, r3, r4
 801e280:	f04f 0e01 	mov.w	lr, #1
 801e284:	f815 4b01 	ldrb.w	r4, [r5], #1
 801e288:	e7e8      	b.n	801e25c <_strtol_l.constprop.0+0x6c>
 801e28a:	2c2b      	cmp	r4, #43	; 0x2b
 801e28c:	bf04      	itt	eq
 801e28e:	782c      	ldrbeq	r4, [r5, #0]
 801e290:	1cb5      	addeq	r5, r6, #2
 801e292:	e7ca      	b.n	801e22a <_strtol_l.constprop.0+0x3a>
 801e294:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 801e298:	f1bc 0f19 	cmp.w	ip, #25
 801e29c:	d801      	bhi.n	801e2a2 <_strtol_l.constprop.0+0xb2>
 801e29e:	3c37      	subs	r4, #55	; 0x37
 801e2a0:	e7e2      	b.n	801e268 <_strtol_l.constprop.0+0x78>
 801e2a2:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 801e2a6:	f1bc 0f19 	cmp.w	ip, #25
 801e2aa:	d804      	bhi.n	801e2b6 <_strtol_l.constprop.0+0xc6>
 801e2ac:	3c57      	subs	r4, #87	; 0x57
 801e2ae:	e7db      	b.n	801e268 <_strtol_l.constprop.0+0x78>
 801e2b0:	f04f 3eff 	mov.w	lr, #4294967295
 801e2b4:	e7e6      	b.n	801e284 <_strtol_l.constprop.0+0x94>
 801e2b6:	f1be 3fff 	cmp.w	lr, #4294967295
 801e2ba:	d105      	bne.n	801e2c8 <_strtol_l.constprop.0+0xd8>
 801e2bc:	2322      	movs	r3, #34	; 0x22
 801e2be:	6003      	str	r3, [r0, #0]
 801e2c0:	4646      	mov	r6, r8
 801e2c2:	b942      	cbnz	r2, 801e2d6 <_strtol_l.constprop.0+0xe6>
 801e2c4:	4630      	mov	r0, r6
 801e2c6:	e79e      	b.n	801e206 <_strtol_l.constprop.0+0x16>
 801e2c8:	b107      	cbz	r7, 801e2cc <_strtol_l.constprop.0+0xdc>
 801e2ca:	4276      	negs	r6, r6
 801e2cc:	2a00      	cmp	r2, #0
 801e2ce:	d0f9      	beq.n	801e2c4 <_strtol_l.constprop.0+0xd4>
 801e2d0:	f1be 0f00 	cmp.w	lr, #0
 801e2d4:	d000      	beq.n	801e2d8 <_strtol_l.constprop.0+0xe8>
 801e2d6:	1e69      	subs	r1, r5, #1
 801e2d8:	6011      	str	r1, [r2, #0]
 801e2da:	e7f3      	b.n	801e2c4 <_strtol_l.constprop.0+0xd4>
 801e2dc:	2430      	movs	r4, #48	; 0x30
 801e2de:	2b00      	cmp	r3, #0
 801e2e0:	d1b1      	bne.n	801e246 <_strtol_l.constprop.0+0x56>
 801e2e2:	2308      	movs	r3, #8
 801e2e4:	e7af      	b.n	801e246 <_strtol_l.constprop.0+0x56>
 801e2e6:	2c30      	cmp	r4, #48	; 0x30
 801e2e8:	d0a5      	beq.n	801e236 <_strtol_l.constprop.0+0x46>
 801e2ea:	230a      	movs	r3, #10
 801e2ec:	e7ab      	b.n	801e246 <_strtol_l.constprop.0+0x56>
 801e2ee:	bf00      	nop
 801e2f0:	080206d9 	.word	0x080206d9

0801e2f4 <_strtol_r>:
 801e2f4:	f7ff bf7c 	b.w	801e1f0 <_strtol_l.constprop.0>

0801e2f8 <__ssputs_r>:
 801e2f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e2fc:	688e      	ldr	r6, [r1, #8]
 801e2fe:	461f      	mov	r7, r3
 801e300:	42be      	cmp	r6, r7
 801e302:	680b      	ldr	r3, [r1, #0]
 801e304:	4682      	mov	sl, r0
 801e306:	460c      	mov	r4, r1
 801e308:	4690      	mov	r8, r2
 801e30a:	d82c      	bhi.n	801e366 <__ssputs_r+0x6e>
 801e30c:	898a      	ldrh	r2, [r1, #12]
 801e30e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801e312:	d026      	beq.n	801e362 <__ssputs_r+0x6a>
 801e314:	6965      	ldr	r5, [r4, #20]
 801e316:	6909      	ldr	r1, [r1, #16]
 801e318:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801e31c:	eba3 0901 	sub.w	r9, r3, r1
 801e320:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801e324:	1c7b      	adds	r3, r7, #1
 801e326:	444b      	add	r3, r9
 801e328:	106d      	asrs	r5, r5, #1
 801e32a:	429d      	cmp	r5, r3
 801e32c:	bf38      	it	cc
 801e32e:	461d      	movcc	r5, r3
 801e330:	0553      	lsls	r3, r2, #21
 801e332:	d527      	bpl.n	801e384 <__ssputs_r+0x8c>
 801e334:	4629      	mov	r1, r5
 801e336:	f7fe fc53 	bl	801cbe0 <_malloc_r>
 801e33a:	4606      	mov	r6, r0
 801e33c:	b360      	cbz	r0, 801e398 <__ssputs_r+0xa0>
 801e33e:	6921      	ldr	r1, [r4, #16]
 801e340:	464a      	mov	r2, r9
 801e342:	f7fd fdce 	bl	801bee2 <memcpy>
 801e346:	89a3      	ldrh	r3, [r4, #12]
 801e348:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801e34c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801e350:	81a3      	strh	r3, [r4, #12]
 801e352:	6126      	str	r6, [r4, #16]
 801e354:	6165      	str	r5, [r4, #20]
 801e356:	444e      	add	r6, r9
 801e358:	eba5 0509 	sub.w	r5, r5, r9
 801e35c:	6026      	str	r6, [r4, #0]
 801e35e:	60a5      	str	r5, [r4, #8]
 801e360:	463e      	mov	r6, r7
 801e362:	42be      	cmp	r6, r7
 801e364:	d900      	bls.n	801e368 <__ssputs_r+0x70>
 801e366:	463e      	mov	r6, r7
 801e368:	6820      	ldr	r0, [r4, #0]
 801e36a:	4632      	mov	r2, r6
 801e36c:	4641      	mov	r1, r8
 801e36e:	f000 fd5c 	bl	801ee2a <memmove>
 801e372:	68a3      	ldr	r3, [r4, #8]
 801e374:	1b9b      	subs	r3, r3, r6
 801e376:	60a3      	str	r3, [r4, #8]
 801e378:	6823      	ldr	r3, [r4, #0]
 801e37a:	4433      	add	r3, r6
 801e37c:	6023      	str	r3, [r4, #0]
 801e37e:	2000      	movs	r0, #0
 801e380:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e384:	462a      	mov	r2, r5
 801e386:	f001 f934 	bl	801f5f2 <_realloc_r>
 801e38a:	4606      	mov	r6, r0
 801e38c:	2800      	cmp	r0, #0
 801e38e:	d1e0      	bne.n	801e352 <__ssputs_r+0x5a>
 801e390:	6921      	ldr	r1, [r4, #16]
 801e392:	4650      	mov	r0, sl
 801e394:	f7fe fbb0 	bl	801caf8 <_free_r>
 801e398:	230c      	movs	r3, #12
 801e39a:	f8ca 3000 	str.w	r3, [sl]
 801e39e:	89a3      	ldrh	r3, [r4, #12]
 801e3a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801e3a4:	81a3      	strh	r3, [r4, #12]
 801e3a6:	f04f 30ff 	mov.w	r0, #4294967295
 801e3aa:	e7e9      	b.n	801e380 <__ssputs_r+0x88>

0801e3ac <_svfiprintf_r>:
 801e3ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e3b0:	4698      	mov	r8, r3
 801e3b2:	898b      	ldrh	r3, [r1, #12]
 801e3b4:	061b      	lsls	r3, r3, #24
 801e3b6:	b09d      	sub	sp, #116	; 0x74
 801e3b8:	4607      	mov	r7, r0
 801e3ba:	460d      	mov	r5, r1
 801e3bc:	4614      	mov	r4, r2
 801e3be:	d50e      	bpl.n	801e3de <_svfiprintf_r+0x32>
 801e3c0:	690b      	ldr	r3, [r1, #16]
 801e3c2:	b963      	cbnz	r3, 801e3de <_svfiprintf_r+0x32>
 801e3c4:	2140      	movs	r1, #64	; 0x40
 801e3c6:	f7fe fc0b 	bl	801cbe0 <_malloc_r>
 801e3ca:	6028      	str	r0, [r5, #0]
 801e3cc:	6128      	str	r0, [r5, #16]
 801e3ce:	b920      	cbnz	r0, 801e3da <_svfiprintf_r+0x2e>
 801e3d0:	230c      	movs	r3, #12
 801e3d2:	603b      	str	r3, [r7, #0]
 801e3d4:	f04f 30ff 	mov.w	r0, #4294967295
 801e3d8:	e0d0      	b.n	801e57c <_svfiprintf_r+0x1d0>
 801e3da:	2340      	movs	r3, #64	; 0x40
 801e3dc:	616b      	str	r3, [r5, #20]
 801e3de:	2300      	movs	r3, #0
 801e3e0:	9309      	str	r3, [sp, #36]	; 0x24
 801e3e2:	2320      	movs	r3, #32
 801e3e4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801e3e8:	f8cd 800c 	str.w	r8, [sp, #12]
 801e3ec:	2330      	movs	r3, #48	; 0x30
 801e3ee:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 801e594 <_svfiprintf_r+0x1e8>
 801e3f2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801e3f6:	f04f 0901 	mov.w	r9, #1
 801e3fa:	4623      	mov	r3, r4
 801e3fc:	469a      	mov	sl, r3
 801e3fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 801e402:	b10a      	cbz	r2, 801e408 <_svfiprintf_r+0x5c>
 801e404:	2a25      	cmp	r2, #37	; 0x25
 801e406:	d1f9      	bne.n	801e3fc <_svfiprintf_r+0x50>
 801e408:	ebba 0b04 	subs.w	fp, sl, r4
 801e40c:	d00b      	beq.n	801e426 <_svfiprintf_r+0x7a>
 801e40e:	465b      	mov	r3, fp
 801e410:	4622      	mov	r2, r4
 801e412:	4629      	mov	r1, r5
 801e414:	4638      	mov	r0, r7
 801e416:	f7ff ff6f 	bl	801e2f8 <__ssputs_r>
 801e41a:	3001      	adds	r0, #1
 801e41c:	f000 80a9 	beq.w	801e572 <_svfiprintf_r+0x1c6>
 801e420:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801e422:	445a      	add	r2, fp
 801e424:	9209      	str	r2, [sp, #36]	; 0x24
 801e426:	f89a 3000 	ldrb.w	r3, [sl]
 801e42a:	2b00      	cmp	r3, #0
 801e42c:	f000 80a1 	beq.w	801e572 <_svfiprintf_r+0x1c6>
 801e430:	2300      	movs	r3, #0
 801e432:	f04f 32ff 	mov.w	r2, #4294967295
 801e436:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801e43a:	f10a 0a01 	add.w	sl, sl, #1
 801e43e:	9304      	str	r3, [sp, #16]
 801e440:	9307      	str	r3, [sp, #28]
 801e442:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801e446:	931a      	str	r3, [sp, #104]	; 0x68
 801e448:	4654      	mov	r4, sl
 801e44a:	2205      	movs	r2, #5
 801e44c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e450:	4850      	ldr	r0, [pc, #320]	; (801e594 <_svfiprintf_r+0x1e8>)
 801e452:	f7e1 ff6d 	bl	8000330 <memchr>
 801e456:	9a04      	ldr	r2, [sp, #16]
 801e458:	b9d8      	cbnz	r0, 801e492 <_svfiprintf_r+0xe6>
 801e45a:	06d0      	lsls	r0, r2, #27
 801e45c:	bf44      	itt	mi
 801e45e:	2320      	movmi	r3, #32
 801e460:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801e464:	0711      	lsls	r1, r2, #28
 801e466:	bf44      	itt	mi
 801e468:	232b      	movmi	r3, #43	; 0x2b
 801e46a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801e46e:	f89a 3000 	ldrb.w	r3, [sl]
 801e472:	2b2a      	cmp	r3, #42	; 0x2a
 801e474:	d015      	beq.n	801e4a2 <_svfiprintf_r+0xf6>
 801e476:	9a07      	ldr	r2, [sp, #28]
 801e478:	4654      	mov	r4, sl
 801e47a:	2000      	movs	r0, #0
 801e47c:	f04f 0c0a 	mov.w	ip, #10
 801e480:	4621      	mov	r1, r4
 801e482:	f811 3b01 	ldrb.w	r3, [r1], #1
 801e486:	3b30      	subs	r3, #48	; 0x30
 801e488:	2b09      	cmp	r3, #9
 801e48a:	d94d      	bls.n	801e528 <_svfiprintf_r+0x17c>
 801e48c:	b1b0      	cbz	r0, 801e4bc <_svfiprintf_r+0x110>
 801e48e:	9207      	str	r2, [sp, #28]
 801e490:	e014      	b.n	801e4bc <_svfiprintf_r+0x110>
 801e492:	eba0 0308 	sub.w	r3, r0, r8
 801e496:	fa09 f303 	lsl.w	r3, r9, r3
 801e49a:	4313      	orrs	r3, r2
 801e49c:	9304      	str	r3, [sp, #16]
 801e49e:	46a2      	mov	sl, r4
 801e4a0:	e7d2      	b.n	801e448 <_svfiprintf_r+0x9c>
 801e4a2:	9b03      	ldr	r3, [sp, #12]
 801e4a4:	1d19      	adds	r1, r3, #4
 801e4a6:	681b      	ldr	r3, [r3, #0]
 801e4a8:	9103      	str	r1, [sp, #12]
 801e4aa:	2b00      	cmp	r3, #0
 801e4ac:	bfbb      	ittet	lt
 801e4ae:	425b      	neglt	r3, r3
 801e4b0:	f042 0202 	orrlt.w	r2, r2, #2
 801e4b4:	9307      	strge	r3, [sp, #28]
 801e4b6:	9307      	strlt	r3, [sp, #28]
 801e4b8:	bfb8      	it	lt
 801e4ba:	9204      	strlt	r2, [sp, #16]
 801e4bc:	7823      	ldrb	r3, [r4, #0]
 801e4be:	2b2e      	cmp	r3, #46	; 0x2e
 801e4c0:	d10c      	bne.n	801e4dc <_svfiprintf_r+0x130>
 801e4c2:	7863      	ldrb	r3, [r4, #1]
 801e4c4:	2b2a      	cmp	r3, #42	; 0x2a
 801e4c6:	d134      	bne.n	801e532 <_svfiprintf_r+0x186>
 801e4c8:	9b03      	ldr	r3, [sp, #12]
 801e4ca:	1d1a      	adds	r2, r3, #4
 801e4cc:	681b      	ldr	r3, [r3, #0]
 801e4ce:	9203      	str	r2, [sp, #12]
 801e4d0:	2b00      	cmp	r3, #0
 801e4d2:	bfb8      	it	lt
 801e4d4:	f04f 33ff 	movlt.w	r3, #4294967295
 801e4d8:	3402      	adds	r4, #2
 801e4da:	9305      	str	r3, [sp, #20]
 801e4dc:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 801e5a4 <_svfiprintf_r+0x1f8>
 801e4e0:	7821      	ldrb	r1, [r4, #0]
 801e4e2:	2203      	movs	r2, #3
 801e4e4:	4650      	mov	r0, sl
 801e4e6:	f7e1 ff23 	bl	8000330 <memchr>
 801e4ea:	b138      	cbz	r0, 801e4fc <_svfiprintf_r+0x150>
 801e4ec:	9b04      	ldr	r3, [sp, #16]
 801e4ee:	eba0 000a 	sub.w	r0, r0, sl
 801e4f2:	2240      	movs	r2, #64	; 0x40
 801e4f4:	4082      	lsls	r2, r0
 801e4f6:	4313      	orrs	r3, r2
 801e4f8:	3401      	adds	r4, #1
 801e4fa:	9304      	str	r3, [sp, #16]
 801e4fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e500:	4825      	ldr	r0, [pc, #148]	; (801e598 <_svfiprintf_r+0x1ec>)
 801e502:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801e506:	2206      	movs	r2, #6
 801e508:	f7e1 ff12 	bl	8000330 <memchr>
 801e50c:	2800      	cmp	r0, #0
 801e50e:	d038      	beq.n	801e582 <_svfiprintf_r+0x1d6>
 801e510:	4b22      	ldr	r3, [pc, #136]	; (801e59c <_svfiprintf_r+0x1f0>)
 801e512:	bb1b      	cbnz	r3, 801e55c <_svfiprintf_r+0x1b0>
 801e514:	9b03      	ldr	r3, [sp, #12]
 801e516:	3307      	adds	r3, #7
 801e518:	f023 0307 	bic.w	r3, r3, #7
 801e51c:	3308      	adds	r3, #8
 801e51e:	9303      	str	r3, [sp, #12]
 801e520:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801e522:	4433      	add	r3, r6
 801e524:	9309      	str	r3, [sp, #36]	; 0x24
 801e526:	e768      	b.n	801e3fa <_svfiprintf_r+0x4e>
 801e528:	fb0c 3202 	mla	r2, ip, r2, r3
 801e52c:	460c      	mov	r4, r1
 801e52e:	2001      	movs	r0, #1
 801e530:	e7a6      	b.n	801e480 <_svfiprintf_r+0xd4>
 801e532:	2300      	movs	r3, #0
 801e534:	3401      	adds	r4, #1
 801e536:	9305      	str	r3, [sp, #20]
 801e538:	4619      	mov	r1, r3
 801e53a:	f04f 0c0a 	mov.w	ip, #10
 801e53e:	4620      	mov	r0, r4
 801e540:	f810 2b01 	ldrb.w	r2, [r0], #1
 801e544:	3a30      	subs	r2, #48	; 0x30
 801e546:	2a09      	cmp	r2, #9
 801e548:	d903      	bls.n	801e552 <_svfiprintf_r+0x1a6>
 801e54a:	2b00      	cmp	r3, #0
 801e54c:	d0c6      	beq.n	801e4dc <_svfiprintf_r+0x130>
 801e54e:	9105      	str	r1, [sp, #20]
 801e550:	e7c4      	b.n	801e4dc <_svfiprintf_r+0x130>
 801e552:	fb0c 2101 	mla	r1, ip, r1, r2
 801e556:	4604      	mov	r4, r0
 801e558:	2301      	movs	r3, #1
 801e55a:	e7f0      	b.n	801e53e <_svfiprintf_r+0x192>
 801e55c:	ab03      	add	r3, sp, #12
 801e55e:	9300      	str	r3, [sp, #0]
 801e560:	462a      	mov	r2, r5
 801e562:	4b0f      	ldr	r3, [pc, #60]	; (801e5a0 <_svfiprintf_r+0x1f4>)
 801e564:	a904      	add	r1, sp, #16
 801e566:	4638      	mov	r0, r7
 801e568:	f7fc fd32 	bl	801afd0 <_printf_float>
 801e56c:	1c42      	adds	r2, r0, #1
 801e56e:	4606      	mov	r6, r0
 801e570:	d1d6      	bne.n	801e520 <_svfiprintf_r+0x174>
 801e572:	89ab      	ldrh	r3, [r5, #12]
 801e574:	065b      	lsls	r3, r3, #25
 801e576:	f53f af2d 	bmi.w	801e3d4 <_svfiprintf_r+0x28>
 801e57a:	9809      	ldr	r0, [sp, #36]	; 0x24
 801e57c:	b01d      	add	sp, #116	; 0x74
 801e57e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e582:	ab03      	add	r3, sp, #12
 801e584:	9300      	str	r3, [sp, #0]
 801e586:	462a      	mov	r2, r5
 801e588:	4b05      	ldr	r3, [pc, #20]	; (801e5a0 <_svfiprintf_r+0x1f4>)
 801e58a:	a904      	add	r1, sp, #16
 801e58c:	4638      	mov	r0, r7
 801e58e:	f7fc ffa7 	bl	801b4e0 <_printf_i>
 801e592:	e7eb      	b.n	801e56c <_svfiprintf_r+0x1c0>
 801e594:	080207d9 	.word	0x080207d9
 801e598:	080207e3 	.word	0x080207e3
 801e59c:	0801afd1 	.word	0x0801afd1
 801e5a0:	0801e2f9 	.word	0x0801e2f9
 801e5a4:	080207df 	.word	0x080207df

0801e5a8 <_sungetc_r>:
 801e5a8:	b538      	push	{r3, r4, r5, lr}
 801e5aa:	1c4b      	adds	r3, r1, #1
 801e5ac:	4614      	mov	r4, r2
 801e5ae:	d103      	bne.n	801e5b8 <_sungetc_r+0x10>
 801e5b0:	f04f 35ff 	mov.w	r5, #4294967295
 801e5b4:	4628      	mov	r0, r5
 801e5b6:	bd38      	pop	{r3, r4, r5, pc}
 801e5b8:	8993      	ldrh	r3, [r2, #12]
 801e5ba:	f023 0320 	bic.w	r3, r3, #32
 801e5be:	8193      	strh	r3, [r2, #12]
 801e5c0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801e5c2:	6852      	ldr	r2, [r2, #4]
 801e5c4:	b2cd      	uxtb	r5, r1
 801e5c6:	b18b      	cbz	r3, 801e5ec <_sungetc_r+0x44>
 801e5c8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801e5ca:	4293      	cmp	r3, r2
 801e5cc:	dd08      	ble.n	801e5e0 <_sungetc_r+0x38>
 801e5ce:	6823      	ldr	r3, [r4, #0]
 801e5d0:	1e5a      	subs	r2, r3, #1
 801e5d2:	6022      	str	r2, [r4, #0]
 801e5d4:	f803 5c01 	strb.w	r5, [r3, #-1]
 801e5d8:	6863      	ldr	r3, [r4, #4]
 801e5da:	3301      	adds	r3, #1
 801e5dc:	6063      	str	r3, [r4, #4]
 801e5de:	e7e9      	b.n	801e5b4 <_sungetc_r+0xc>
 801e5e0:	4621      	mov	r1, r4
 801e5e2:	f000 fbe8 	bl	801edb6 <__submore>
 801e5e6:	2800      	cmp	r0, #0
 801e5e8:	d0f1      	beq.n	801e5ce <_sungetc_r+0x26>
 801e5ea:	e7e1      	b.n	801e5b0 <_sungetc_r+0x8>
 801e5ec:	6921      	ldr	r1, [r4, #16]
 801e5ee:	6823      	ldr	r3, [r4, #0]
 801e5f0:	b151      	cbz	r1, 801e608 <_sungetc_r+0x60>
 801e5f2:	4299      	cmp	r1, r3
 801e5f4:	d208      	bcs.n	801e608 <_sungetc_r+0x60>
 801e5f6:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801e5fa:	42a9      	cmp	r1, r5
 801e5fc:	d104      	bne.n	801e608 <_sungetc_r+0x60>
 801e5fe:	3b01      	subs	r3, #1
 801e600:	3201      	adds	r2, #1
 801e602:	6023      	str	r3, [r4, #0]
 801e604:	6062      	str	r2, [r4, #4]
 801e606:	e7d5      	b.n	801e5b4 <_sungetc_r+0xc>
 801e608:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 801e60c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801e610:	6363      	str	r3, [r4, #52]	; 0x34
 801e612:	2303      	movs	r3, #3
 801e614:	63a3      	str	r3, [r4, #56]	; 0x38
 801e616:	4623      	mov	r3, r4
 801e618:	f803 5f46 	strb.w	r5, [r3, #70]!
 801e61c:	6023      	str	r3, [r4, #0]
 801e61e:	2301      	movs	r3, #1
 801e620:	e7dc      	b.n	801e5dc <_sungetc_r+0x34>

0801e622 <__ssrefill_r>:
 801e622:	b510      	push	{r4, lr}
 801e624:	460c      	mov	r4, r1
 801e626:	6b49      	ldr	r1, [r1, #52]	; 0x34
 801e628:	b169      	cbz	r1, 801e646 <__ssrefill_r+0x24>
 801e62a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801e62e:	4299      	cmp	r1, r3
 801e630:	d001      	beq.n	801e636 <__ssrefill_r+0x14>
 801e632:	f7fe fa61 	bl	801caf8 <_free_r>
 801e636:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801e638:	6063      	str	r3, [r4, #4]
 801e63a:	2000      	movs	r0, #0
 801e63c:	6360      	str	r0, [r4, #52]	; 0x34
 801e63e:	b113      	cbz	r3, 801e646 <__ssrefill_r+0x24>
 801e640:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801e642:	6023      	str	r3, [r4, #0]
 801e644:	bd10      	pop	{r4, pc}
 801e646:	6923      	ldr	r3, [r4, #16]
 801e648:	6023      	str	r3, [r4, #0]
 801e64a:	2300      	movs	r3, #0
 801e64c:	6063      	str	r3, [r4, #4]
 801e64e:	89a3      	ldrh	r3, [r4, #12]
 801e650:	f043 0320 	orr.w	r3, r3, #32
 801e654:	81a3      	strh	r3, [r4, #12]
 801e656:	f04f 30ff 	mov.w	r0, #4294967295
 801e65a:	e7f3      	b.n	801e644 <__ssrefill_r+0x22>

0801e65c <__ssvfiscanf_r>:
 801e65c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e660:	460c      	mov	r4, r1
 801e662:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 801e666:	2100      	movs	r1, #0
 801e668:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 801e66c:	49a6      	ldr	r1, [pc, #664]	; (801e908 <__ssvfiscanf_r+0x2ac>)
 801e66e:	91a0      	str	r1, [sp, #640]	; 0x280
 801e670:	f10d 0804 	add.w	r8, sp, #4
 801e674:	49a5      	ldr	r1, [pc, #660]	; (801e90c <__ssvfiscanf_r+0x2b0>)
 801e676:	4fa6      	ldr	r7, [pc, #664]	; (801e910 <__ssvfiscanf_r+0x2b4>)
 801e678:	f8df 9298 	ldr.w	r9, [pc, #664]	; 801e914 <__ssvfiscanf_r+0x2b8>
 801e67c:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 801e680:	4606      	mov	r6, r0
 801e682:	91a1      	str	r1, [sp, #644]	; 0x284
 801e684:	9300      	str	r3, [sp, #0]
 801e686:	7813      	ldrb	r3, [r2, #0]
 801e688:	2b00      	cmp	r3, #0
 801e68a:	f000 815a 	beq.w	801e942 <__ssvfiscanf_r+0x2e6>
 801e68e:	5cf9      	ldrb	r1, [r7, r3]
 801e690:	f011 0108 	ands.w	r1, r1, #8
 801e694:	f102 0501 	add.w	r5, r2, #1
 801e698:	d019      	beq.n	801e6ce <__ssvfiscanf_r+0x72>
 801e69a:	6863      	ldr	r3, [r4, #4]
 801e69c:	2b00      	cmp	r3, #0
 801e69e:	dd0f      	ble.n	801e6c0 <__ssvfiscanf_r+0x64>
 801e6a0:	6823      	ldr	r3, [r4, #0]
 801e6a2:	781a      	ldrb	r2, [r3, #0]
 801e6a4:	5cba      	ldrb	r2, [r7, r2]
 801e6a6:	0712      	lsls	r2, r2, #28
 801e6a8:	d401      	bmi.n	801e6ae <__ssvfiscanf_r+0x52>
 801e6aa:	462a      	mov	r2, r5
 801e6ac:	e7eb      	b.n	801e686 <__ssvfiscanf_r+0x2a>
 801e6ae:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801e6b0:	3201      	adds	r2, #1
 801e6b2:	9245      	str	r2, [sp, #276]	; 0x114
 801e6b4:	6862      	ldr	r2, [r4, #4]
 801e6b6:	3301      	adds	r3, #1
 801e6b8:	3a01      	subs	r2, #1
 801e6ba:	6062      	str	r2, [r4, #4]
 801e6bc:	6023      	str	r3, [r4, #0]
 801e6be:	e7ec      	b.n	801e69a <__ssvfiscanf_r+0x3e>
 801e6c0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801e6c2:	4621      	mov	r1, r4
 801e6c4:	4630      	mov	r0, r6
 801e6c6:	4798      	blx	r3
 801e6c8:	2800      	cmp	r0, #0
 801e6ca:	d0e9      	beq.n	801e6a0 <__ssvfiscanf_r+0x44>
 801e6cc:	e7ed      	b.n	801e6aa <__ssvfiscanf_r+0x4e>
 801e6ce:	2b25      	cmp	r3, #37	; 0x25
 801e6d0:	d012      	beq.n	801e6f8 <__ssvfiscanf_r+0x9c>
 801e6d2:	469a      	mov	sl, r3
 801e6d4:	6863      	ldr	r3, [r4, #4]
 801e6d6:	2b00      	cmp	r3, #0
 801e6d8:	f340 8091 	ble.w	801e7fe <__ssvfiscanf_r+0x1a2>
 801e6dc:	6822      	ldr	r2, [r4, #0]
 801e6de:	7813      	ldrb	r3, [r2, #0]
 801e6e0:	4553      	cmp	r3, sl
 801e6e2:	f040 812e 	bne.w	801e942 <__ssvfiscanf_r+0x2e6>
 801e6e6:	6863      	ldr	r3, [r4, #4]
 801e6e8:	3b01      	subs	r3, #1
 801e6ea:	6063      	str	r3, [r4, #4]
 801e6ec:	9b45      	ldr	r3, [sp, #276]	; 0x114
 801e6ee:	3201      	adds	r2, #1
 801e6f0:	3301      	adds	r3, #1
 801e6f2:	6022      	str	r2, [r4, #0]
 801e6f4:	9345      	str	r3, [sp, #276]	; 0x114
 801e6f6:	e7d8      	b.n	801e6aa <__ssvfiscanf_r+0x4e>
 801e6f8:	9141      	str	r1, [sp, #260]	; 0x104
 801e6fa:	9143      	str	r1, [sp, #268]	; 0x10c
 801e6fc:	7853      	ldrb	r3, [r2, #1]
 801e6fe:	2b2a      	cmp	r3, #42	; 0x2a
 801e700:	bf02      	ittt	eq
 801e702:	2310      	moveq	r3, #16
 801e704:	1c95      	addeq	r5, r2, #2
 801e706:	9341      	streq	r3, [sp, #260]	; 0x104
 801e708:	220a      	movs	r2, #10
 801e70a:	46aa      	mov	sl, r5
 801e70c:	f81a 1b01 	ldrb.w	r1, [sl], #1
 801e710:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 801e714:	2b09      	cmp	r3, #9
 801e716:	d91c      	bls.n	801e752 <__ssvfiscanf_r+0xf6>
 801e718:	487e      	ldr	r0, [pc, #504]	; (801e914 <__ssvfiscanf_r+0x2b8>)
 801e71a:	2203      	movs	r2, #3
 801e71c:	f7e1 fe08 	bl	8000330 <memchr>
 801e720:	b138      	cbz	r0, 801e732 <__ssvfiscanf_r+0xd6>
 801e722:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801e724:	eba0 0009 	sub.w	r0, r0, r9
 801e728:	2301      	movs	r3, #1
 801e72a:	4083      	lsls	r3, r0
 801e72c:	4313      	orrs	r3, r2
 801e72e:	9341      	str	r3, [sp, #260]	; 0x104
 801e730:	4655      	mov	r5, sl
 801e732:	f815 3b01 	ldrb.w	r3, [r5], #1
 801e736:	2b78      	cmp	r3, #120	; 0x78
 801e738:	d806      	bhi.n	801e748 <__ssvfiscanf_r+0xec>
 801e73a:	2b57      	cmp	r3, #87	; 0x57
 801e73c:	d810      	bhi.n	801e760 <__ssvfiscanf_r+0x104>
 801e73e:	2b25      	cmp	r3, #37	; 0x25
 801e740:	d0c7      	beq.n	801e6d2 <__ssvfiscanf_r+0x76>
 801e742:	d857      	bhi.n	801e7f4 <__ssvfiscanf_r+0x198>
 801e744:	2b00      	cmp	r3, #0
 801e746:	d065      	beq.n	801e814 <__ssvfiscanf_r+0x1b8>
 801e748:	2303      	movs	r3, #3
 801e74a:	9347      	str	r3, [sp, #284]	; 0x11c
 801e74c:	230a      	movs	r3, #10
 801e74e:	9342      	str	r3, [sp, #264]	; 0x108
 801e750:	e076      	b.n	801e840 <__ssvfiscanf_r+0x1e4>
 801e752:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 801e754:	fb02 1103 	mla	r1, r2, r3, r1
 801e758:	3930      	subs	r1, #48	; 0x30
 801e75a:	9143      	str	r1, [sp, #268]	; 0x10c
 801e75c:	4655      	mov	r5, sl
 801e75e:	e7d4      	b.n	801e70a <__ssvfiscanf_r+0xae>
 801e760:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 801e764:	2a20      	cmp	r2, #32
 801e766:	d8ef      	bhi.n	801e748 <__ssvfiscanf_r+0xec>
 801e768:	a101      	add	r1, pc, #4	; (adr r1, 801e770 <__ssvfiscanf_r+0x114>)
 801e76a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801e76e:	bf00      	nop
 801e770:	0801e823 	.word	0x0801e823
 801e774:	0801e749 	.word	0x0801e749
 801e778:	0801e749 	.word	0x0801e749
 801e77c:	0801e881 	.word	0x0801e881
 801e780:	0801e749 	.word	0x0801e749
 801e784:	0801e749 	.word	0x0801e749
 801e788:	0801e749 	.word	0x0801e749
 801e78c:	0801e749 	.word	0x0801e749
 801e790:	0801e749 	.word	0x0801e749
 801e794:	0801e749 	.word	0x0801e749
 801e798:	0801e749 	.word	0x0801e749
 801e79c:	0801e897 	.word	0x0801e897
 801e7a0:	0801e87d 	.word	0x0801e87d
 801e7a4:	0801e7fb 	.word	0x0801e7fb
 801e7a8:	0801e7fb 	.word	0x0801e7fb
 801e7ac:	0801e7fb 	.word	0x0801e7fb
 801e7b0:	0801e749 	.word	0x0801e749
 801e7b4:	0801e839 	.word	0x0801e839
 801e7b8:	0801e749 	.word	0x0801e749
 801e7bc:	0801e749 	.word	0x0801e749
 801e7c0:	0801e749 	.word	0x0801e749
 801e7c4:	0801e749 	.word	0x0801e749
 801e7c8:	0801e8a7 	.word	0x0801e8a7
 801e7cc:	0801e875 	.word	0x0801e875
 801e7d0:	0801e81b 	.word	0x0801e81b
 801e7d4:	0801e749 	.word	0x0801e749
 801e7d8:	0801e749 	.word	0x0801e749
 801e7dc:	0801e8a3 	.word	0x0801e8a3
 801e7e0:	0801e749 	.word	0x0801e749
 801e7e4:	0801e87d 	.word	0x0801e87d
 801e7e8:	0801e749 	.word	0x0801e749
 801e7ec:	0801e749 	.word	0x0801e749
 801e7f0:	0801e823 	.word	0x0801e823
 801e7f4:	3b45      	subs	r3, #69	; 0x45
 801e7f6:	2b02      	cmp	r3, #2
 801e7f8:	d8a6      	bhi.n	801e748 <__ssvfiscanf_r+0xec>
 801e7fa:	2305      	movs	r3, #5
 801e7fc:	e01f      	b.n	801e83e <__ssvfiscanf_r+0x1e2>
 801e7fe:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801e800:	4621      	mov	r1, r4
 801e802:	4630      	mov	r0, r6
 801e804:	4798      	blx	r3
 801e806:	2800      	cmp	r0, #0
 801e808:	f43f af68 	beq.w	801e6dc <__ssvfiscanf_r+0x80>
 801e80c:	9844      	ldr	r0, [sp, #272]	; 0x110
 801e80e:	2800      	cmp	r0, #0
 801e810:	f040 808d 	bne.w	801e92e <__ssvfiscanf_r+0x2d2>
 801e814:	f04f 30ff 	mov.w	r0, #4294967295
 801e818:	e08f      	b.n	801e93a <__ssvfiscanf_r+0x2de>
 801e81a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801e81c:	f042 0220 	orr.w	r2, r2, #32
 801e820:	9241      	str	r2, [sp, #260]	; 0x104
 801e822:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801e824:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801e828:	9241      	str	r2, [sp, #260]	; 0x104
 801e82a:	2210      	movs	r2, #16
 801e82c:	2b6f      	cmp	r3, #111	; 0x6f
 801e82e:	9242      	str	r2, [sp, #264]	; 0x108
 801e830:	bf34      	ite	cc
 801e832:	2303      	movcc	r3, #3
 801e834:	2304      	movcs	r3, #4
 801e836:	e002      	b.n	801e83e <__ssvfiscanf_r+0x1e2>
 801e838:	2300      	movs	r3, #0
 801e83a:	9342      	str	r3, [sp, #264]	; 0x108
 801e83c:	2303      	movs	r3, #3
 801e83e:	9347      	str	r3, [sp, #284]	; 0x11c
 801e840:	6863      	ldr	r3, [r4, #4]
 801e842:	2b00      	cmp	r3, #0
 801e844:	dd3d      	ble.n	801e8c2 <__ssvfiscanf_r+0x266>
 801e846:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801e848:	0659      	lsls	r1, r3, #25
 801e84a:	d404      	bmi.n	801e856 <__ssvfiscanf_r+0x1fa>
 801e84c:	6823      	ldr	r3, [r4, #0]
 801e84e:	781a      	ldrb	r2, [r3, #0]
 801e850:	5cba      	ldrb	r2, [r7, r2]
 801e852:	0712      	lsls	r2, r2, #28
 801e854:	d43c      	bmi.n	801e8d0 <__ssvfiscanf_r+0x274>
 801e856:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 801e858:	2b02      	cmp	r3, #2
 801e85a:	dc4b      	bgt.n	801e8f4 <__ssvfiscanf_r+0x298>
 801e85c:	466b      	mov	r3, sp
 801e85e:	4622      	mov	r2, r4
 801e860:	a941      	add	r1, sp, #260	; 0x104
 801e862:	4630      	mov	r0, r6
 801e864:	f000 f872 	bl	801e94c <_scanf_chars>
 801e868:	2801      	cmp	r0, #1
 801e86a:	d06a      	beq.n	801e942 <__ssvfiscanf_r+0x2e6>
 801e86c:	2802      	cmp	r0, #2
 801e86e:	f47f af1c 	bne.w	801e6aa <__ssvfiscanf_r+0x4e>
 801e872:	e7cb      	b.n	801e80c <__ssvfiscanf_r+0x1b0>
 801e874:	2308      	movs	r3, #8
 801e876:	9342      	str	r3, [sp, #264]	; 0x108
 801e878:	2304      	movs	r3, #4
 801e87a:	e7e0      	b.n	801e83e <__ssvfiscanf_r+0x1e2>
 801e87c:	220a      	movs	r2, #10
 801e87e:	e7d5      	b.n	801e82c <__ssvfiscanf_r+0x1d0>
 801e880:	4629      	mov	r1, r5
 801e882:	4640      	mov	r0, r8
 801e884:	f000 fa5e 	bl	801ed44 <__sccl>
 801e888:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801e88a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801e88e:	9341      	str	r3, [sp, #260]	; 0x104
 801e890:	4605      	mov	r5, r0
 801e892:	2301      	movs	r3, #1
 801e894:	e7d3      	b.n	801e83e <__ssvfiscanf_r+0x1e2>
 801e896:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801e898:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801e89c:	9341      	str	r3, [sp, #260]	; 0x104
 801e89e:	2300      	movs	r3, #0
 801e8a0:	e7cd      	b.n	801e83e <__ssvfiscanf_r+0x1e2>
 801e8a2:	2302      	movs	r3, #2
 801e8a4:	e7cb      	b.n	801e83e <__ssvfiscanf_r+0x1e2>
 801e8a6:	9841      	ldr	r0, [sp, #260]	; 0x104
 801e8a8:	06c3      	lsls	r3, r0, #27
 801e8aa:	f53f aefe 	bmi.w	801e6aa <__ssvfiscanf_r+0x4e>
 801e8ae:	9b00      	ldr	r3, [sp, #0]
 801e8b0:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801e8b2:	1d19      	adds	r1, r3, #4
 801e8b4:	9100      	str	r1, [sp, #0]
 801e8b6:	681b      	ldr	r3, [r3, #0]
 801e8b8:	07c0      	lsls	r0, r0, #31
 801e8ba:	bf4c      	ite	mi
 801e8bc:	801a      	strhmi	r2, [r3, #0]
 801e8be:	601a      	strpl	r2, [r3, #0]
 801e8c0:	e6f3      	b.n	801e6aa <__ssvfiscanf_r+0x4e>
 801e8c2:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801e8c4:	4621      	mov	r1, r4
 801e8c6:	4630      	mov	r0, r6
 801e8c8:	4798      	blx	r3
 801e8ca:	2800      	cmp	r0, #0
 801e8cc:	d0bb      	beq.n	801e846 <__ssvfiscanf_r+0x1ea>
 801e8ce:	e79d      	b.n	801e80c <__ssvfiscanf_r+0x1b0>
 801e8d0:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801e8d2:	3201      	adds	r2, #1
 801e8d4:	9245      	str	r2, [sp, #276]	; 0x114
 801e8d6:	6862      	ldr	r2, [r4, #4]
 801e8d8:	3a01      	subs	r2, #1
 801e8da:	2a00      	cmp	r2, #0
 801e8dc:	6062      	str	r2, [r4, #4]
 801e8de:	dd02      	ble.n	801e8e6 <__ssvfiscanf_r+0x28a>
 801e8e0:	3301      	adds	r3, #1
 801e8e2:	6023      	str	r3, [r4, #0]
 801e8e4:	e7b2      	b.n	801e84c <__ssvfiscanf_r+0x1f0>
 801e8e6:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801e8e8:	4621      	mov	r1, r4
 801e8ea:	4630      	mov	r0, r6
 801e8ec:	4798      	blx	r3
 801e8ee:	2800      	cmp	r0, #0
 801e8f0:	d0ac      	beq.n	801e84c <__ssvfiscanf_r+0x1f0>
 801e8f2:	e78b      	b.n	801e80c <__ssvfiscanf_r+0x1b0>
 801e8f4:	2b04      	cmp	r3, #4
 801e8f6:	dc0f      	bgt.n	801e918 <__ssvfiscanf_r+0x2bc>
 801e8f8:	466b      	mov	r3, sp
 801e8fa:	4622      	mov	r2, r4
 801e8fc:	a941      	add	r1, sp, #260	; 0x104
 801e8fe:	4630      	mov	r0, r6
 801e900:	f000 f87e 	bl	801ea00 <_scanf_i>
 801e904:	e7b0      	b.n	801e868 <__ssvfiscanf_r+0x20c>
 801e906:	bf00      	nop
 801e908:	0801e5a9 	.word	0x0801e5a9
 801e90c:	0801e623 	.word	0x0801e623
 801e910:	080206d9 	.word	0x080206d9
 801e914:	080207df 	.word	0x080207df
 801e918:	4b0b      	ldr	r3, [pc, #44]	; (801e948 <__ssvfiscanf_r+0x2ec>)
 801e91a:	2b00      	cmp	r3, #0
 801e91c:	f43f aec5 	beq.w	801e6aa <__ssvfiscanf_r+0x4e>
 801e920:	466b      	mov	r3, sp
 801e922:	4622      	mov	r2, r4
 801e924:	a941      	add	r1, sp, #260	; 0x104
 801e926:	4630      	mov	r0, r6
 801e928:	f7fc fefc 	bl	801b724 <_scanf_float>
 801e92c:	e79c      	b.n	801e868 <__ssvfiscanf_r+0x20c>
 801e92e:	89a3      	ldrh	r3, [r4, #12]
 801e930:	f013 0f40 	tst.w	r3, #64	; 0x40
 801e934:	bf18      	it	ne
 801e936:	f04f 30ff 	movne.w	r0, #4294967295
 801e93a:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 801e93e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e942:	9844      	ldr	r0, [sp, #272]	; 0x110
 801e944:	e7f9      	b.n	801e93a <__ssvfiscanf_r+0x2de>
 801e946:	bf00      	nop
 801e948:	0801b725 	.word	0x0801b725

0801e94c <_scanf_chars>:
 801e94c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e950:	4615      	mov	r5, r2
 801e952:	688a      	ldr	r2, [r1, #8]
 801e954:	4680      	mov	r8, r0
 801e956:	460c      	mov	r4, r1
 801e958:	b932      	cbnz	r2, 801e968 <_scanf_chars+0x1c>
 801e95a:	698a      	ldr	r2, [r1, #24]
 801e95c:	2a00      	cmp	r2, #0
 801e95e:	bf0c      	ite	eq
 801e960:	2201      	moveq	r2, #1
 801e962:	f04f 32ff 	movne.w	r2, #4294967295
 801e966:	608a      	str	r2, [r1, #8]
 801e968:	6822      	ldr	r2, [r4, #0]
 801e96a:	f8df 9090 	ldr.w	r9, [pc, #144]	; 801e9fc <_scanf_chars+0xb0>
 801e96e:	06d1      	lsls	r1, r2, #27
 801e970:	bf5f      	itttt	pl
 801e972:	681a      	ldrpl	r2, [r3, #0]
 801e974:	1d11      	addpl	r1, r2, #4
 801e976:	6019      	strpl	r1, [r3, #0]
 801e978:	6816      	ldrpl	r6, [r2, #0]
 801e97a:	2700      	movs	r7, #0
 801e97c:	69a0      	ldr	r0, [r4, #24]
 801e97e:	b188      	cbz	r0, 801e9a4 <_scanf_chars+0x58>
 801e980:	2801      	cmp	r0, #1
 801e982:	d107      	bne.n	801e994 <_scanf_chars+0x48>
 801e984:	682a      	ldr	r2, [r5, #0]
 801e986:	7811      	ldrb	r1, [r2, #0]
 801e988:	6962      	ldr	r2, [r4, #20]
 801e98a:	5c52      	ldrb	r2, [r2, r1]
 801e98c:	b952      	cbnz	r2, 801e9a4 <_scanf_chars+0x58>
 801e98e:	2f00      	cmp	r7, #0
 801e990:	d031      	beq.n	801e9f6 <_scanf_chars+0xaa>
 801e992:	e022      	b.n	801e9da <_scanf_chars+0x8e>
 801e994:	2802      	cmp	r0, #2
 801e996:	d120      	bne.n	801e9da <_scanf_chars+0x8e>
 801e998:	682b      	ldr	r3, [r5, #0]
 801e99a:	781b      	ldrb	r3, [r3, #0]
 801e99c:	f819 3003 	ldrb.w	r3, [r9, r3]
 801e9a0:	071b      	lsls	r3, r3, #28
 801e9a2:	d41a      	bmi.n	801e9da <_scanf_chars+0x8e>
 801e9a4:	6823      	ldr	r3, [r4, #0]
 801e9a6:	06da      	lsls	r2, r3, #27
 801e9a8:	bf5e      	ittt	pl
 801e9aa:	682b      	ldrpl	r3, [r5, #0]
 801e9ac:	781b      	ldrbpl	r3, [r3, #0]
 801e9ae:	f806 3b01 	strbpl.w	r3, [r6], #1
 801e9b2:	682a      	ldr	r2, [r5, #0]
 801e9b4:	686b      	ldr	r3, [r5, #4]
 801e9b6:	3201      	adds	r2, #1
 801e9b8:	602a      	str	r2, [r5, #0]
 801e9ba:	68a2      	ldr	r2, [r4, #8]
 801e9bc:	3b01      	subs	r3, #1
 801e9be:	3a01      	subs	r2, #1
 801e9c0:	606b      	str	r3, [r5, #4]
 801e9c2:	3701      	adds	r7, #1
 801e9c4:	60a2      	str	r2, [r4, #8]
 801e9c6:	b142      	cbz	r2, 801e9da <_scanf_chars+0x8e>
 801e9c8:	2b00      	cmp	r3, #0
 801e9ca:	dcd7      	bgt.n	801e97c <_scanf_chars+0x30>
 801e9cc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801e9d0:	4629      	mov	r1, r5
 801e9d2:	4640      	mov	r0, r8
 801e9d4:	4798      	blx	r3
 801e9d6:	2800      	cmp	r0, #0
 801e9d8:	d0d0      	beq.n	801e97c <_scanf_chars+0x30>
 801e9da:	6823      	ldr	r3, [r4, #0]
 801e9dc:	f013 0310 	ands.w	r3, r3, #16
 801e9e0:	d105      	bne.n	801e9ee <_scanf_chars+0xa2>
 801e9e2:	68e2      	ldr	r2, [r4, #12]
 801e9e4:	3201      	adds	r2, #1
 801e9e6:	60e2      	str	r2, [r4, #12]
 801e9e8:	69a2      	ldr	r2, [r4, #24]
 801e9ea:	b102      	cbz	r2, 801e9ee <_scanf_chars+0xa2>
 801e9ec:	7033      	strb	r3, [r6, #0]
 801e9ee:	6923      	ldr	r3, [r4, #16]
 801e9f0:	443b      	add	r3, r7
 801e9f2:	6123      	str	r3, [r4, #16]
 801e9f4:	2000      	movs	r0, #0
 801e9f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e9fa:	bf00      	nop
 801e9fc:	080206d9 	.word	0x080206d9

0801ea00 <_scanf_i>:
 801ea00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ea04:	4698      	mov	r8, r3
 801ea06:	4b74      	ldr	r3, [pc, #464]	; (801ebd8 <_scanf_i+0x1d8>)
 801ea08:	460c      	mov	r4, r1
 801ea0a:	4682      	mov	sl, r0
 801ea0c:	4616      	mov	r6, r2
 801ea0e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801ea12:	b087      	sub	sp, #28
 801ea14:	ab03      	add	r3, sp, #12
 801ea16:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801ea1a:	4b70      	ldr	r3, [pc, #448]	; (801ebdc <_scanf_i+0x1dc>)
 801ea1c:	69a1      	ldr	r1, [r4, #24]
 801ea1e:	4a70      	ldr	r2, [pc, #448]	; (801ebe0 <_scanf_i+0x1e0>)
 801ea20:	2903      	cmp	r1, #3
 801ea22:	bf18      	it	ne
 801ea24:	461a      	movne	r2, r3
 801ea26:	68a3      	ldr	r3, [r4, #8]
 801ea28:	9201      	str	r2, [sp, #4]
 801ea2a:	1e5a      	subs	r2, r3, #1
 801ea2c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801ea30:	bf88      	it	hi
 801ea32:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801ea36:	4627      	mov	r7, r4
 801ea38:	bf82      	ittt	hi
 801ea3a:	eb03 0905 	addhi.w	r9, r3, r5
 801ea3e:	f240 135d 	movwhi	r3, #349	; 0x15d
 801ea42:	60a3      	strhi	r3, [r4, #8]
 801ea44:	f857 3b1c 	ldr.w	r3, [r7], #28
 801ea48:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 801ea4c:	bf98      	it	ls
 801ea4e:	f04f 0900 	movls.w	r9, #0
 801ea52:	6023      	str	r3, [r4, #0]
 801ea54:	463d      	mov	r5, r7
 801ea56:	f04f 0b00 	mov.w	fp, #0
 801ea5a:	6831      	ldr	r1, [r6, #0]
 801ea5c:	ab03      	add	r3, sp, #12
 801ea5e:	7809      	ldrb	r1, [r1, #0]
 801ea60:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 801ea64:	2202      	movs	r2, #2
 801ea66:	f7e1 fc63 	bl	8000330 <memchr>
 801ea6a:	b328      	cbz	r0, 801eab8 <_scanf_i+0xb8>
 801ea6c:	f1bb 0f01 	cmp.w	fp, #1
 801ea70:	d159      	bne.n	801eb26 <_scanf_i+0x126>
 801ea72:	6862      	ldr	r2, [r4, #4]
 801ea74:	b92a      	cbnz	r2, 801ea82 <_scanf_i+0x82>
 801ea76:	6822      	ldr	r2, [r4, #0]
 801ea78:	2308      	movs	r3, #8
 801ea7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801ea7e:	6063      	str	r3, [r4, #4]
 801ea80:	6022      	str	r2, [r4, #0]
 801ea82:	6822      	ldr	r2, [r4, #0]
 801ea84:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 801ea88:	6022      	str	r2, [r4, #0]
 801ea8a:	68a2      	ldr	r2, [r4, #8]
 801ea8c:	1e51      	subs	r1, r2, #1
 801ea8e:	60a1      	str	r1, [r4, #8]
 801ea90:	b192      	cbz	r2, 801eab8 <_scanf_i+0xb8>
 801ea92:	6832      	ldr	r2, [r6, #0]
 801ea94:	1c51      	adds	r1, r2, #1
 801ea96:	6031      	str	r1, [r6, #0]
 801ea98:	7812      	ldrb	r2, [r2, #0]
 801ea9a:	f805 2b01 	strb.w	r2, [r5], #1
 801ea9e:	6872      	ldr	r2, [r6, #4]
 801eaa0:	3a01      	subs	r2, #1
 801eaa2:	2a00      	cmp	r2, #0
 801eaa4:	6072      	str	r2, [r6, #4]
 801eaa6:	dc07      	bgt.n	801eab8 <_scanf_i+0xb8>
 801eaa8:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 801eaac:	4631      	mov	r1, r6
 801eaae:	4650      	mov	r0, sl
 801eab0:	4790      	blx	r2
 801eab2:	2800      	cmp	r0, #0
 801eab4:	f040 8085 	bne.w	801ebc2 <_scanf_i+0x1c2>
 801eab8:	f10b 0b01 	add.w	fp, fp, #1
 801eabc:	f1bb 0f03 	cmp.w	fp, #3
 801eac0:	d1cb      	bne.n	801ea5a <_scanf_i+0x5a>
 801eac2:	6863      	ldr	r3, [r4, #4]
 801eac4:	b90b      	cbnz	r3, 801eaca <_scanf_i+0xca>
 801eac6:	230a      	movs	r3, #10
 801eac8:	6063      	str	r3, [r4, #4]
 801eaca:	6863      	ldr	r3, [r4, #4]
 801eacc:	4945      	ldr	r1, [pc, #276]	; (801ebe4 <_scanf_i+0x1e4>)
 801eace:	6960      	ldr	r0, [r4, #20]
 801ead0:	1ac9      	subs	r1, r1, r3
 801ead2:	f000 f937 	bl	801ed44 <__sccl>
 801ead6:	f04f 0b00 	mov.w	fp, #0
 801eada:	68a3      	ldr	r3, [r4, #8]
 801eadc:	6822      	ldr	r2, [r4, #0]
 801eade:	2b00      	cmp	r3, #0
 801eae0:	d03d      	beq.n	801eb5e <_scanf_i+0x15e>
 801eae2:	6831      	ldr	r1, [r6, #0]
 801eae4:	6960      	ldr	r0, [r4, #20]
 801eae6:	f891 c000 	ldrb.w	ip, [r1]
 801eaea:	f810 000c 	ldrb.w	r0, [r0, ip]
 801eaee:	2800      	cmp	r0, #0
 801eaf0:	d035      	beq.n	801eb5e <_scanf_i+0x15e>
 801eaf2:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 801eaf6:	d124      	bne.n	801eb42 <_scanf_i+0x142>
 801eaf8:	0510      	lsls	r0, r2, #20
 801eafa:	d522      	bpl.n	801eb42 <_scanf_i+0x142>
 801eafc:	f10b 0b01 	add.w	fp, fp, #1
 801eb00:	f1b9 0f00 	cmp.w	r9, #0
 801eb04:	d003      	beq.n	801eb0e <_scanf_i+0x10e>
 801eb06:	3301      	adds	r3, #1
 801eb08:	f109 39ff 	add.w	r9, r9, #4294967295
 801eb0c:	60a3      	str	r3, [r4, #8]
 801eb0e:	6873      	ldr	r3, [r6, #4]
 801eb10:	3b01      	subs	r3, #1
 801eb12:	2b00      	cmp	r3, #0
 801eb14:	6073      	str	r3, [r6, #4]
 801eb16:	dd1b      	ble.n	801eb50 <_scanf_i+0x150>
 801eb18:	6833      	ldr	r3, [r6, #0]
 801eb1a:	3301      	adds	r3, #1
 801eb1c:	6033      	str	r3, [r6, #0]
 801eb1e:	68a3      	ldr	r3, [r4, #8]
 801eb20:	3b01      	subs	r3, #1
 801eb22:	60a3      	str	r3, [r4, #8]
 801eb24:	e7d9      	b.n	801eada <_scanf_i+0xda>
 801eb26:	f1bb 0f02 	cmp.w	fp, #2
 801eb2a:	d1ae      	bne.n	801ea8a <_scanf_i+0x8a>
 801eb2c:	6822      	ldr	r2, [r4, #0]
 801eb2e:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 801eb32:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 801eb36:	d1bf      	bne.n	801eab8 <_scanf_i+0xb8>
 801eb38:	2310      	movs	r3, #16
 801eb3a:	6063      	str	r3, [r4, #4]
 801eb3c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801eb40:	e7a2      	b.n	801ea88 <_scanf_i+0x88>
 801eb42:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 801eb46:	6022      	str	r2, [r4, #0]
 801eb48:	780b      	ldrb	r3, [r1, #0]
 801eb4a:	f805 3b01 	strb.w	r3, [r5], #1
 801eb4e:	e7de      	b.n	801eb0e <_scanf_i+0x10e>
 801eb50:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801eb54:	4631      	mov	r1, r6
 801eb56:	4650      	mov	r0, sl
 801eb58:	4798      	blx	r3
 801eb5a:	2800      	cmp	r0, #0
 801eb5c:	d0df      	beq.n	801eb1e <_scanf_i+0x11e>
 801eb5e:	6823      	ldr	r3, [r4, #0]
 801eb60:	05d9      	lsls	r1, r3, #23
 801eb62:	d50d      	bpl.n	801eb80 <_scanf_i+0x180>
 801eb64:	42bd      	cmp	r5, r7
 801eb66:	d909      	bls.n	801eb7c <_scanf_i+0x17c>
 801eb68:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801eb6c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801eb70:	4632      	mov	r2, r6
 801eb72:	4650      	mov	r0, sl
 801eb74:	4798      	blx	r3
 801eb76:	f105 39ff 	add.w	r9, r5, #4294967295
 801eb7a:	464d      	mov	r5, r9
 801eb7c:	42bd      	cmp	r5, r7
 801eb7e:	d028      	beq.n	801ebd2 <_scanf_i+0x1d2>
 801eb80:	6822      	ldr	r2, [r4, #0]
 801eb82:	f012 0210 	ands.w	r2, r2, #16
 801eb86:	d113      	bne.n	801ebb0 <_scanf_i+0x1b0>
 801eb88:	702a      	strb	r2, [r5, #0]
 801eb8a:	6863      	ldr	r3, [r4, #4]
 801eb8c:	9e01      	ldr	r6, [sp, #4]
 801eb8e:	4639      	mov	r1, r7
 801eb90:	4650      	mov	r0, sl
 801eb92:	47b0      	blx	r6
 801eb94:	f8d8 3000 	ldr.w	r3, [r8]
 801eb98:	6821      	ldr	r1, [r4, #0]
 801eb9a:	1d1a      	adds	r2, r3, #4
 801eb9c:	f8c8 2000 	str.w	r2, [r8]
 801eba0:	f011 0f20 	tst.w	r1, #32
 801eba4:	681b      	ldr	r3, [r3, #0]
 801eba6:	d00f      	beq.n	801ebc8 <_scanf_i+0x1c8>
 801eba8:	6018      	str	r0, [r3, #0]
 801ebaa:	68e3      	ldr	r3, [r4, #12]
 801ebac:	3301      	adds	r3, #1
 801ebae:	60e3      	str	r3, [r4, #12]
 801ebb0:	6923      	ldr	r3, [r4, #16]
 801ebb2:	1bed      	subs	r5, r5, r7
 801ebb4:	445d      	add	r5, fp
 801ebb6:	442b      	add	r3, r5
 801ebb8:	6123      	str	r3, [r4, #16]
 801ebba:	2000      	movs	r0, #0
 801ebbc:	b007      	add	sp, #28
 801ebbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ebc2:	f04f 0b00 	mov.w	fp, #0
 801ebc6:	e7ca      	b.n	801eb5e <_scanf_i+0x15e>
 801ebc8:	07ca      	lsls	r2, r1, #31
 801ebca:	bf4c      	ite	mi
 801ebcc:	8018      	strhmi	r0, [r3, #0]
 801ebce:	6018      	strpl	r0, [r3, #0]
 801ebd0:	e7eb      	b.n	801ebaa <_scanf_i+0x1aa>
 801ebd2:	2001      	movs	r0, #1
 801ebd4:	e7f2      	b.n	801ebbc <_scanf_i+0x1bc>
 801ebd6:	bf00      	nop
 801ebd8:	0801ff54 	.word	0x0801ff54
 801ebdc:	0801f735 	.word	0x0801f735
 801ebe0:	0801e2f5 	.word	0x0801e2f5
 801ebe4:	080207fa 	.word	0x080207fa

0801ebe8 <__sflush_r>:
 801ebe8:	898a      	ldrh	r2, [r1, #12]
 801ebea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ebee:	4605      	mov	r5, r0
 801ebf0:	0710      	lsls	r0, r2, #28
 801ebf2:	460c      	mov	r4, r1
 801ebf4:	d458      	bmi.n	801eca8 <__sflush_r+0xc0>
 801ebf6:	684b      	ldr	r3, [r1, #4]
 801ebf8:	2b00      	cmp	r3, #0
 801ebfa:	dc05      	bgt.n	801ec08 <__sflush_r+0x20>
 801ebfc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801ebfe:	2b00      	cmp	r3, #0
 801ec00:	dc02      	bgt.n	801ec08 <__sflush_r+0x20>
 801ec02:	2000      	movs	r0, #0
 801ec04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ec08:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801ec0a:	2e00      	cmp	r6, #0
 801ec0c:	d0f9      	beq.n	801ec02 <__sflush_r+0x1a>
 801ec0e:	2300      	movs	r3, #0
 801ec10:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801ec14:	682f      	ldr	r7, [r5, #0]
 801ec16:	6a21      	ldr	r1, [r4, #32]
 801ec18:	602b      	str	r3, [r5, #0]
 801ec1a:	d032      	beq.n	801ec82 <__sflush_r+0x9a>
 801ec1c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801ec1e:	89a3      	ldrh	r3, [r4, #12]
 801ec20:	075a      	lsls	r2, r3, #29
 801ec22:	d505      	bpl.n	801ec30 <__sflush_r+0x48>
 801ec24:	6863      	ldr	r3, [r4, #4]
 801ec26:	1ac0      	subs	r0, r0, r3
 801ec28:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801ec2a:	b10b      	cbz	r3, 801ec30 <__sflush_r+0x48>
 801ec2c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801ec2e:	1ac0      	subs	r0, r0, r3
 801ec30:	2300      	movs	r3, #0
 801ec32:	4602      	mov	r2, r0
 801ec34:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801ec36:	6a21      	ldr	r1, [r4, #32]
 801ec38:	4628      	mov	r0, r5
 801ec3a:	47b0      	blx	r6
 801ec3c:	1c43      	adds	r3, r0, #1
 801ec3e:	89a3      	ldrh	r3, [r4, #12]
 801ec40:	d106      	bne.n	801ec50 <__sflush_r+0x68>
 801ec42:	6829      	ldr	r1, [r5, #0]
 801ec44:	291d      	cmp	r1, #29
 801ec46:	d82b      	bhi.n	801eca0 <__sflush_r+0xb8>
 801ec48:	4a29      	ldr	r2, [pc, #164]	; (801ecf0 <__sflush_r+0x108>)
 801ec4a:	410a      	asrs	r2, r1
 801ec4c:	07d6      	lsls	r6, r2, #31
 801ec4e:	d427      	bmi.n	801eca0 <__sflush_r+0xb8>
 801ec50:	2200      	movs	r2, #0
 801ec52:	6062      	str	r2, [r4, #4]
 801ec54:	04d9      	lsls	r1, r3, #19
 801ec56:	6922      	ldr	r2, [r4, #16]
 801ec58:	6022      	str	r2, [r4, #0]
 801ec5a:	d504      	bpl.n	801ec66 <__sflush_r+0x7e>
 801ec5c:	1c42      	adds	r2, r0, #1
 801ec5e:	d101      	bne.n	801ec64 <__sflush_r+0x7c>
 801ec60:	682b      	ldr	r3, [r5, #0]
 801ec62:	b903      	cbnz	r3, 801ec66 <__sflush_r+0x7e>
 801ec64:	6560      	str	r0, [r4, #84]	; 0x54
 801ec66:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801ec68:	602f      	str	r7, [r5, #0]
 801ec6a:	2900      	cmp	r1, #0
 801ec6c:	d0c9      	beq.n	801ec02 <__sflush_r+0x1a>
 801ec6e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801ec72:	4299      	cmp	r1, r3
 801ec74:	d002      	beq.n	801ec7c <__sflush_r+0x94>
 801ec76:	4628      	mov	r0, r5
 801ec78:	f7fd ff3e 	bl	801caf8 <_free_r>
 801ec7c:	2000      	movs	r0, #0
 801ec7e:	6360      	str	r0, [r4, #52]	; 0x34
 801ec80:	e7c0      	b.n	801ec04 <__sflush_r+0x1c>
 801ec82:	2301      	movs	r3, #1
 801ec84:	4628      	mov	r0, r5
 801ec86:	47b0      	blx	r6
 801ec88:	1c41      	adds	r1, r0, #1
 801ec8a:	d1c8      	bne.n	801ec1e <__sflush_r+0x36>
 801ec8c:	682b      	ldr	r3, [r5, #0]
 801ec8e:	2b00      	cmp	r3, #0
 801ec90:	d0c5      	beq.n	801ec1e <__sflush_r+0x36>
 801ec92:	2b1d      	cmp	r3, #29
 801ec94:	d001      	beq.n	801ec9a <__sflush_r+0xb2>
 801ec96:	2b16      	cmp	r3, #22
 801ec98:	d101      	bne.n	801ec9e <__sflush_r+0xb6>
 801ec9a:	602f      	str	r7, [r5, #0]
 801ec9c:	e7b1      	b.n	801ec02 <__sflush_r+0x1a>
 801ec9e:	89a3      	ldrh	r3, [r4, #12]
 801eca0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801eca4:	81a3      	strh	r3, [r4, #12]
 801eca6:	e7ad      	b.n	801ec04 <__sflush_r+0x1c>
 801eca8:	690f      	ldr	r7, [r1, #16]
 801ecaa:	2f00      	cmp	r7, #0
 801ecac:	d0a9      	beq.n	801ec02 <__sflush_r+0x1a>
 801ecae:	0793      	lsls	r3, r2, #30
 801ecb0:	680e      	ldr	r6, [r1, #0]
 801ecb2:	bf08      	it	eq
 801ecb4:	694b      	ldreq	r3, [r1, #20]
 801ecb6:	600f      	str	r7, [r1, #0]
 801ecb8:	bf18      	it	ne
 801ecba:	2300      	movne	r3, #0
 801ecbc:	eba6 0807 	sub.w	r8, r6, r7
 801ecc0:	608b      	str	r3, [r1, #8]
 801ecc2:	f1b8 0f00 	cmp.w	r8, #0
 801ecc6:	dd9c      	ble.n	801ec02 <__sflush_r+0x1a>
 801ecc8:	6a21      	ldr	r1, [r4, #32]
 801ecca:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801eccc:	4643      	mov	r3, r8
 801ecce:	463a      	mov	r2, r7
 801ecd0:	4628      	mov	r0, r5
 801ecd2:	47b0      	blx	r6
 801ecd4:	2800      	cmp	r0, #0
 801ecd6:	dc06      	bgt.n	801ece6 <__sflush_r+0xfe>
 801ecd8:	89a3      	ldrh	r3, [r4, #12]
 801ecda:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801ecde:	81a3      	strh	r3, [r4, #12]
 801ece0:	f04f 30ff 	mov.w	r0, #4294967295
 801ece4:	e78e      	b.n	801ec04 <__sflush_r+0x1c>
 801ece6:	4407      	add	r7, r0
 801ece8:	eba8 0800 	sub.w	r8, r8, r0
 801ecec:	e7e9      	b.n	801ecc2 <__sflush_r+0xda>
 801ecee:	bf00      	nop
 801ecf0:	dfbffffe 	.word	0xdfbffffe

0801ecf4 <_fflush_r>:
 801ecf4:	b538      	push	{r3, r4, r5, lr}
 801ecf6:	690b      	ldr	r3, [r1, #16]
 801ecf8:	4605      	mov	r5, r0
 801ecfa:	460c      	mov	r4, r1
 801ecfc:	b913      	cbnz	r3, 801ed04 <_fflush_r+0x10>
 801ecfe:	2500      	movs	r5, #0
 801ed00:	4628      	mov	r0, r5
 801ed02:	bd38      	pop	{r3, r4, r5, pc}
 801ed04:	b118      	cbz	r0, 801ed0e <_fflush_r+0x1a>
 801ed06:	6a03      	ldr	r3, [r0, #32]
 801ed08:	b90b      	cbnz	r3, 801ed0e <_fflush_r+0x1a>
 801ed0a:	f7fc ff9b 	bl	801bc44 <__sinit>
 801ed0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ed12:	2b00      	cmp	r3, #0
 801ed14:	d0f3      	beq.n	801ecfe <_fflush_r+0xa>
 801ed16:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801ed18:	07d0      	lsls	r0, r2, #31
 801ed1a:	d404      	bmi.n	801ed26 <_fflush_r+0x32>
 801ed1c:	0599      	lsls	r1, r3, #22
 801ed1e:	d402      	bmi.n	801ed26 <_fflush_r+0x32>
 801ed20:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801ed22:	f7fd f8d4 	bl	801bece <__retarget_lock_acquire_recursive>
 801ed26:	4628      	mov	r0, r5
 801ed28:	4621      	mov	r1, r4
 801ed2a:	f7ff ff5d 	bl	801ebe8 <__sflush_r>
 801ed2e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801ed30:	07da      	lsls	r2, r3, #31
 801ed32:	4605      	mov	r5, r0
 801ed34:	d4e4      	bmi.n	801ed00 <_fflush_r+0xc>
 801ed36:	89a3      	ldrh	r3, [r4, #12]
 801ed38:	059b      	lsls	r3, r3, #22
 801ed3a:	d4e1      	bmi.n	801ed00 <_fflush_r+0xc>
 801ed3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801ed3e:	f7fd f8c7 	bl	801bed0 <__retarget_lock_release_recursive>
 801ed42:	e7dd      	b.n	801ed00 <_fflush_r+0xc>

0801ed44 <__sccl>:
 801ed44:	b570      	push	{r4, r5, r6, lr}
 801ed46:	780b      	ldrb	r3, [r1, #0]
 801ed48:	4604      	mov	r4, r0
 801ed4a:	2b5e      	cmp	r3, #94	; 0x5e
 801ed4c:	bf0b      	itete	eq
 801ed4e:	784b      	ldrbeq	r3, [r1, #1]
 801ed50:	1c4a      	addne	r2, r1, #1
 801ed52:	1c8a      	addeq	r2, r1, #2
 801ed54:	2100      	movne	r1, #0
 801ed56:	bf08      	it	eq
 801ed58:	2101      	moveq	r1, #1
 801ed5a:	3801      	subs	r0, #1
 801ed5c:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 801ed60:	f800 1f01 	strb.w	r1, [r0, #1]!
 801ed64:	42a8      	cmp	r0, r5
 801ed66:	d1fb      	bne.n	801ed60 <__sccl+0x1c>
 801ed68:	b90b      	cbnz	r3, 801ed6e <__sccl+0x2a>
 801ed6a:	1e50      	subs	r0, r2, #1
 801ed6c:	bd70      	pop	{r4, r5, r6, pc}
 801ed6e:	f081 0101 	eor.w	r1, r1, #1
 801ed72:	54e1      	strb	r1, [r4, r3]
 801ed74:	4610      	mov	r0, r2
 801ed76:	4602      	mov	r2, r0
 801ed78:	f812 5b01 	ldrb.w	r5, [r2], #1
 801ed7c:	2d2d      	cmp	r5, #45	; 0x2d
 801ed7e:	d005      	beq.n	801ed8c <__sccl+0x48>
 801ed80:	2d5d      	cmp	r5, #93	; 0x5d
 801ed82:	d016      	beq.n	801edb2 <__sccl+0x6e>
 801ed84:	2d00      	cmp	r5, #0
 801ed86:	d0f1      	beq.n	801ed6c <__sccl+0x28>
 801ed88:	462b      	mov	r3, r5
 801ed8a:	e7f2      	b.n	801ed72 <__sccl+0x2e>
 801ed8c:	7846      	ldrb	r6, [r0, #1]
 801ed8e:	2e5d      	cmp	r6, #93	; 0x5d
 801ed90:	d0fa      	beq.n	801ed88 <__sccl+0x44>
 801ed92:	42b3      	cmp	r3, r6
 801ed94:	dcf8      	bgt.n	801ed88 <__sccl+0x44>
 801ed96:	3002      	adds	r0, #2
 801ed98:	461a      	mov	r2, r3
 801ed9a:	3201      	adds	r2, #1
 801ed9c:	4296      	cmp	r6, r2
 801ed9e:	54a1      	strb	r1, [r4, r2]
 801eda0:	dcfb      	bgt.n	801ed9a <__sccl+0x56>
 801eda2:	1af2      	subs	r2, r6, r3
 801eda4:	3a01      	subs	r2, #1
 801eda6:	1c5d      	adds	r5, r3, #1
 801eda8:	42b3      	cmp	r3, r6
 801edaa:	bfa8      	it	ge
 801edac:	2200      	movge	r2, #0
 801edae:	18ab      	adds	r3, r5, r2
 801edb0:	e7e1      	b.n	801ed76 <__sccl+0x32>
 801edb2:	4610      	mov	r0, r2
 801edb4:	e7da      	b.n	801ed6c <__sccl+0x28>

0801edb6 <__submore>:
 801edb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801edba:	460c      	mov	r4, r1
 801edbc:	6b49      	ldr	r1, [r1, #52]	; 0x34
 801edbe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801edc2:	4299      	cmp	r1, r3
 801edc4:	d11d      	bne.n	801ee02 <__submore+0x4c>
 801edc6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 801edca:	f7fd ff09 	bl	801cbe0 <_malloc_r>
 801edce:	b918      	cbnz	r0, 801edd8 <__submore+0x22>
 801edd0:	f04f 30ff 	mov.w	r0, #4294967295
 801edd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801edd8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801eddc:	63a3      	str	r3, [r4, #56]	; 0x38
 801edde:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 801ede2:	6360      	str	r0, [r4, #52]	; 0x34
 801ede4:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 801ede8:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 801edec:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 801edf0:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 801edf4:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 801edf8:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 801edfc:	6020      	str	r0, [r4, #0]
 801edfe:	2000      	movs	r0, #0
 801ee00:	e7e8      	b.n	801edd4 <__submore+0x1e>
 801ee02:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 801ee04:	0077      	lsls	r7, r6, #1
 801ee06:	463a      	mov	r2, r7
 801ee08:	f000 fbf3 	bl	801f5f2 <_realloc_r>
 801ee0c:	4605      	mov	r5, r0
 801ee0e:	2800      	cmp	r0, #0
 801ee10:	d0de      	beq.n	801edd0 <__submore+0x1a>
 801ee12:	eb00 0806 	add.w	r8, r0, r6
 801ee16:	4601      	mov	r1, r0
 801ee18:	4632      	mov	r2, r6
 801ee1a:	4640      	mov	r0, r8
 801ee1c:	f7fd f861 	bl	801bee2 <memcpy>
 801ee20:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 801ee24:	f8c4 8000 	str.w	r8, [r4]
 801ee28:	e7e9      	b.n	801edfe <__submore+0x48>

0801ee2a <memmove>:
 801ee2a:	4288      	cmp	r0, r1
 801ee2c:	b510      	push	{r4, lr}
 801ee2e:	eb01 0402 	add.w	r4, r1, r2
 801ee32:	d902      	bls.n	801ee3a <memmove+0x10>
 801ee34:	4284      	cmp	r4, r0
 801ee36:	4623      	mov	r3, r4
 801ee38:	d807      	bhi.n	801ee4a <memmove+0x20>
 801ee3a:	1e43      	subs	r3, r0, #1
 801ee3c:	42a1      	cmp	r1, r4
 801ee3e:	d008      	beq.n	801ee52 <memmove+0x28>
 801ee40:	f811 2b01 	ldrb.w	r2, [r1], #1
 801ee44:	f803 2f01 	strb.w	r2, [r3, #1]!
 801ee48:	e7f8      	b.n	801ee3c <memmove+0x12>
 801ee4a:	4402      	add	r2, r0
 801ee4c:	4601      	mov	r1, r0
 801ee4e:	428a      	cmp	r2, r1
 801ee50:	d100      	bne.n	801ee54 <memmove+0x2a>
 801ee52:	bd10      	pop	{r4, pc}
 801ee54:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801ee58:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801ee5c:	e7f7      	b.n	801ee4e <memmove+0x24>

0801ee5e <strncmp>:
 801ee5e:	b510      	push	{r4, lr}
 801ee60:	b16a      	cbz	r2, 801ee7e <strncmp+0x20>
 801ee62:	3901      	subs	r1, #1
 801ee64:	1884      	adds	r4, r0, r2
 801ee66:	f810 2b01 	ldrb.w	r2, [r0], #1
 801ee6a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801ee6e:	429a      	cmp	r2, r3
 801ee70:	d103      	bne.n	801ee7a <strncmp+0x1c>
 801ee72:	42a0      	cmp	r0, r4
 801ee74:	d001      	beq.n	801ee7a <strncmp+0x1c>
 801ee76:	2a00      	cmp	r2, #0
 801ee78:	d1f5      	bne.n	801ee66 <strncmp+0x8>
 801ee7a:	1ad0      	subs	r0, r2, r3
 801ee7c:	bd10      	pop	{r4, pc}
 801ee7e:	4610      	mov	r0, r2
 801ee80:	e7fc      	b.n	801ee7c <strncmp+0x1e>
	...

0801ee84 <_sbrk_r>:
 801ee84:	b538      	push	{r3, r4, r5, lr}
 801ee86:	4d06      	ldr	r5, [pc, #24]	; (801eea0 <_sbrk_r+0x1c>)
 801ee88:	2300      	movs	r3, #0
 801ee8a:	4604      	mov	r4, r0
 801ee8c:	4608      	mov	r0, r1
 801ee8e:	602b      	str	r3, [r5, #0]
 801ee90:	f7e4 fffe 	bl	8003e90 <_sbrk>
 801ee94:	1c43      	adds	r3, r0, #1
 801ee96:	d102      	bne.n	801ee9e <_sbrk_r+0x1a>
 801ee98:	682b      	ldr	r3, [r5, #0]
 801ee9a:	b103      	cbz	r3, 801ee9e <_sbrk_r+0x1a>
 801ee9c:	6023      	str	r3, [r4, #0]
 801ee9e:	bd38      	pop	{r3, r4, r5, pc}
 801eea0:	24003620 	.word	0x24003620
 801eea4:	00000000 	.word	0x00000000

0801eea8 <nan>:
 801eea8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 801eeb0 <nan+0x8>
 801eeac:	4770      	bx	lr
 801eeae:	bf00      	nop
 801eeb0:	00000000 	.word	0x00000000
 801eeb4:	7ff80000 	.word	0x7ff80000

0801eeb8 <__assert_func>:
 801eeb8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801eeba:	4614      	mov	r4, r2
 801eebc:	461a      	mov	r2, r3
 801eebe:	4b09      	ldr	r3, [pc, #36]	; (801eee4 <__assert_func+0x2c>)
 801eec0:	681b      	ldr	r3, [r3, #0]
 801eec2:	4605      	mov	r5, r0
 801eec4:	68d8      	ldr	r0, [r3, #12]
 801eec6:	b14c      	cbz	r4, 801eedc <__assert_func+0x24>
 801eec8:	4b07      	ldr	r3, [pc, #28]	; (801eee8 <__assert_func+0x30>)
 801eeca:	9100      	str	r1, [sp, #0]
 801eecc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801eed0:	4906      	ldr	r1, [pc, #24]	; (801eeec <__assert_func+0x34>)
 801eed2:	462b      	mov	r3, r5
 801eed4:	f000 fc3e 	bl	801f754 <fiprintf>
 801eed8:	f000 fc4e 	bl	801f778 <abort>
 801eedc:	4b04      	ldr	r3, [pc, #16]	; (801eef0 <__assert_func+0x38>)
 801eede:	461c      	mov	r4, r3
 801eee0:	e7f3      	b.n	801eeca <__assert_func+0x12>
 801eee2:	bf00      	nop
 801eee4:	24000158 	.word	0x24000158
 801eee8:	0802080d 	.word	0x0802080d
 801eeec:	0802081a 	.word	0x0802081a
 801eef0:	08020848 	.word	0x08020848

0801eef4 <_calloc_r>:
 801eef4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801eef6:	fba1 2402 	umull	r2, r4, r1, r2
 801eefa:	b94c      	cbnz	r4, 801ef10 <_calloc_r+0x1c>
 801eefc:	4611      	mov	r1, r2
 801eefe:	9201      	str	r2, [sp, #4]
 801ef00:	f7fd fe6e 	bl	801cbe0 <_malloc_r>
 801ef04:	9a01      	ldr	r2, [sp, #4]
 801ef06:	4605      	mov	r5, r0
 801ef08:	b930      	cbnz	r0, 801ef18 <_calloc_r+0x24>
 801ef0a:	4628      	mov	r0, r5
 801ef0c:	b003      	add	sp, #12
 801ef0e:	bd30      	pop	{r4, r5, pc}
 801ef10:	220c      	movs	r2, #12
 801ef12:	6002      	str	r2, [r0, #0]
 801ef14:	2500      	movs	r5, #0
 801ef16:	e7f8      	b.n	801ef0a <_calloc_r+0x16>
 801ef18:	4621      	mov	r1, r4
 801ef1a:	f7fc ff5a 	bl	801bdd2 <memset>
 801ef1e:	e7f4      	b.n	801ef0a <_calloc_r+0x16>

0801ef20 <rshift>:
 801ef20:	6903      	ldr	r3, [r0, #16]
 801ef22:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801ef26:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801ef2a:	ea4f 1261 	mov.w	r2, r1, asr #5
 801ef2e:	f100 0414 	add.w	r4, r0, #20
 801ef32:	dd45      	ble.n	801efc0 <rshift+0xa0>
 801ef34:	f011 011f 	ands.w	r1, r1, #31
 801ef38:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801ef3c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801ef40:	d10c      	bne.n	801ef5c <rshift+0x3c>
 801ef42:	f100 0710 	add.w	r7, r0, #16
 801ef46:	4629      	mov	r1, r5
 801ef48:	42b1      	cmp	r1, r6
 801ef4a:	d334      	bcc.n	801efb6 <rshift+0x96>
 801ef4c:	1a9b      	subs	r3, r3, r2
 801ef4e:	009b      	lsls	r3, r3, #2
 801ef50:	1eea      	subs	r2, r5, #3
 801ef52:	4296      	cmp	r6, r2
 801ef54:	bf38      	it	cc
 801ef56:	2300      	movcc	r3, #0
 801ef58:	4423      	add	r3, r4
 801ef5a:	e015      	b.n	801ef88 <rshift+0x68>
 801ef5c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801ef60:	f1c1 0820 	rsb	r8, r1, #32
 801ef64:	40cf      	lsrs	r7, r1
 801ef66:	f105 0e04 	add.w	lr, r5, #4
 801ef6a:	46a1      	mov	r9, r4
 801ef6c:	4576      	cmp	r6, lr
 801ef6e:	46f4      	mov	ip, lr
 801ef70:	d815      	bhi.n	801ef9e <rshift+0x7e>
 801ef72:	1a9a      	subs	r2, r3, r2
 801ef74:	0092      	lsls	r2, r2, #2
 801ef76:	3a04      	subs	r2, #4
 801ef78:	3501      	adds	r5, #1
 801ef7a:	42ae      	cmp	r6, r5
 801ef7c:	bf38      	it	cc
 801ef7e:	2200      	movcc	r2, #0
 801ef80:	18a3      	adds	r3, r4, r2
 801ef82:	50a7      	str	r7, [r4, r2]
 801ef84:	b107      	cbz	r7, 801ef88 <rshift+0x68>
 801ef86:	3304      	adds	r3, #4
 801ef88:	1b1a      	subs	r2, r3, r4
 801ef8a:	42a3      	cmp	r3, r4
 801ef8c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801ef90:	bf08      	it	eq
 801ef92:	2300      	moveq	r3, #0
 801ef94:	6102      	str	r2, [r0, #16]
 801ef96:	bf08      	it	eq
 801ef98:	6143      	streq	r3, [r0, #20]
 801ef9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801ef9e:	f8dc c000 	ldr.w	ip, [ip]
 801efa2:	fa0c fc08 	lsl.w	ip, ip, r8
 801efa6:	ea4c 0707 	orr.w	r7, ip, r7
 801efaa:	f849 7b04 	str.w	r7, [r9], #4
 801efae:	f85e 7b04 	ldr.w	r7, [lr], #4
 801efb2:	40cf      	lsrs	r7, r1
 801efb4:	e7da      	b.n	801ef6c <rshift+0x4c>
 801efb6:	f851 cb04 	ldr.w	ip, [r1], #4
 801efba:	f847 cf04 	str.w	ip, [r7, #4]!
 801efbe:	e7c3      	b.n	801ef48 <rshift+0x28>
 801efc0:	4623      	mov	r3, r4
 801efc2:	e7e1      	b.n	801ef88 <rshift+0x68>

0801efc4 <__hexdig_fun>:
 801efc4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801efc8:	2b09      	cmp	r3, #9
 801efca:	d802      	bhi.n	801efd2 <__hexdig_fun+0xe>
 801efcc:	3820      	subs	r0, #32
 801efce:	b2c0      	uxtb	r0, r0
 801efd0:	4770      	bx	lr
 801efd2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801efd6:	2b05      	cmp	r3, #5
 801efd8:	d801      	bhi.n	801efde <__hexdig_fun+0x1a>
 801efda:	3847      	subs	r0, #71	; 0x47
 801efdc:	e7f7      	b.n	801efce <__hexdig_fun+0xa>
 801efde:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801efe2:	2b05      	cmp	r3, #5
 801efe4:	d801      	bhi.n	801efea <__hexdig_fun+0x26>
 801efe6:	3827      	subs	r0, #39	; 0x27
 801efe8:	e7f1      	b.n	801efce <__hexdig_fun+0xa>
 801efea:	2000      	movs	r0, #0
 801efec:	4770      	bx	lr
	...

0801eff0 <__gethex>:
 801eff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801eff4:	4617      	mov	r7, r2
 801eff6:	680a      	ldr	r2, [r1, #0]
 801eff8:	b085      	sub	sp, #20
 801effa:	f102 0b02 	add.w	fp, r2, #2
 801effe:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801f002:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 801f006:	4681      	mov	r9, r0
 801f008:	468a      	mov	sl, r1
 801f00a:	9302      	str	r3, [sp, #8]
 801f00c:	32fe      	adds	r2, #254	; 0xfe
 801f00e:	eb02 030b 	add.w	r3, r2, fp
 801f012:	46d8      	mov	r8, fp
 801f014:	f81b 0b01 	ldrb.w	r0, [fp], #1
 801f018:	9301      	str	r3, [sp, #4]
 801f01a:	2830      	cmp	r0, #48	; 0x30
 801f01c:	d0f7      	beq.n	801f00e <__gethex+0x1e>
 801f01e:	f7ff ffd1 	bl	801efc4 <__hexdig_fun>
 801f022:	4604      	mov	r4, r0
 801f024:	2800      	cmp	r0, #0
 801f026:	d138      	bne.n	801f09a <__gethex+0xaa>
 801f028:	49a7      	ldr	r1, [pc, #668]	; (801f2c8 <__gethex+0x2d8>)
 801f02a:	2201      	movs	r2, #1
 801f02c:	4640      	mov	r0, r8
 801f02e:	f7ff ff16 	bl	801ee5e <strncmp>
 801f032:	4606      	mov	r6, r0
 801f034:	2800      	cmp	r0, #0
 801f036:	d169      	bne.n	801f10c <__gethex+0x11c>
 801f038:	f898 0001 	ldrb.w	r0, [r8, #1]
 801f03c:	465d      	mov	r5, fp
 801f03e:	f7ff ffc1 	bl	801efc4 <__hexdig_fun>
 801f042:	2800      	cmp	r0, #0
 801f044:	d064      	beq.n	801f110 <__gethex+0x120>
 801f046:	465a      	mov	r2, fp
 801f048:	7810      	ldrb	r0, [r2, #0]
 801f04a:	2830      	cmp	r0, #48	; 0x30
 801f04c:	4690      	mov	r8, r2
 801f04e:	f102 0201 	add.w	r2, r2, #1
 801f052:	d0f9      	beq.n	801f048 <__gethex+0x58>
 801f054:	f7ff ffb6 	bl	801efc4 <__hexdig_fun>
 801f058:	2301      	movs	r3, #1
 801f05a:	fab0 f480 	clz	r4, r0
 801f05e:	0964      	lsrs	r4, r4, #5
 801f060:	465e      	mov	r6, fp
 801f062:	9301      	str	r3, [sp, #4]
 801f064:	4642      	mov	r2, r8
 801f066:	4615      	mov	r5, r2
 801f068:	3201      	adds	r2, #1
 801f06a:	7828      	ldrb	r0, [r5, #0]
 801f06c:	f7ff ffaa 	bl	801efc4 <__hexdig_fun>
 801f070:	2800      	cmp	r0, #0
 801f072:	d1f8      	bne.n	801f066 <__gethex+0x76>
 801f074:	4994      	ldr	r1, [pc, #592]	; (801f2c8 <__gethex+0x2d8>)
 801f076:	2201      	movs	r2, #1
 801f078:	4628      	mov	r0, r5
 801f07a:	f7ff fef0 	bl	801ee5e <strncmp>
 801f07e:	b978      	cbnz	r0, 801f0a0 <__gethex+0xb0>
 801f080:	b946      	cbnz	r6, 801f094 <__gethex+0xa4>
 801f082:	1c6e      	adds	r6, r5, #1
 801f084:	4632      	mov	r2, r6
 801f086:	4615      	mov	r5, r2
 801f088:	3201      	adds	r2, #1
 801f08a:	7828      	ldrb	r0, [r5, #0]
 801f08c:	f7ff ff9a 	bl	801efc4 <__hexdig_fun>
 801f090:	2800      	cmp	r0, #0
 801f092:	d1f8      	bne.n	801f086 <__gethex+0x96>
 801f094:	1b73      	subs	r3, r6, r5
 801f096:	009e      	lsls	r6, r3, #2
 801f098:	e004      	b.n	801f0a4 <__gethex+0xb4>
 801f09a:	2400      	movs	r4, #0
 801f09c:	4626      	mov	r6, r4
 801f09e:	e7e1      	b.n	801f064 <__gethex+0x74>
 801f0a0:	2e00      	cmp	r6, #0
 801f0a2:	d1f7      	bne.n	801f094 <__gethex+0xa4>
 801f0a4:	782b      	ldrb	r3, [r5, #0]
 801f0a6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801f0aa:	2b50      	cmp	r3, #80	; 0x50
 801f0ac:	d13d      	bne.n	801f12a <__gethex+0x13a>
 801f0ae:	786b      	ldrb	r3, [r5, #1]
 801f0b0:	2b2b      	cmp	r3, #43	; 0x2b
 801f0b2:	d02f      	beq.n	801f114 <__gethex+0x124>
 801f0b4:	2b2d      	cmp	r3, #45	; 0x2d
 801f0b6:	d031      	beq.n	801f11c <__gethex+0x12c>
 801f0b8:	1c69      	adds	r1, r5, #1
 801f0ba:	f04f 0b00 	mov.w	fp, #0
 801f0be:	7808      	ldrb	r0, [r1, #0]
 801f0c0:	f7ff ff80 	bl	801efc4 <__hexdig_fun>
 801f0c4:	1e42      	subs	r2, r0, #1
 801f0c6:	b2d2      	uxtb	r2, r2
 801f0c8:	2a18      	cmp	r2, #24
 801f0ca:	d82e      	bhi.n	801f12a <__gethex+0x13a>
 801f0cc:	f1a0 0210 	sub.w	r2, r0, #16
 801f0d0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801f0d4:	f7ff ff76 	bl	801efc4 <__hexdig_fun>
 801f0d8:	f100 3cff 	add.w	ip, r0, #4294967295
 801f0dc:	fa5f fc8c 	uxtb.w	ip, ip
 801f0e0:	f1bc 0f18 	cmp.w	ip, #24
 801f0e4:	d91d      	bls.n	801f122 <__gethex+0x132>
 801f0e6:	f1bb 0f00 	cmp.w	fp, #0
 801f0ea:	d000      	beq.n	801f0ee <__gethex+0xfe>
 801f0ec:	4252      	negs	r2, r2
 801f0ee:	4416      	add	r6, r2
 801f0f0:	f8ca 1000 	str.w	r1, [sl]
 801f0f4:	b1dc      	cbz	r4, 801f12e <__gethex+0x13e>
 801f0f6:	9b01      	ldr	r3, [sp, #4]
 801f0f8:	2b00      	cmp	r3, #0
 801f0fa:	bf14      	ite	ne
 801f0fc:	f04f 0800 	movne.w	r8, #0
 801f100:	f04f 0806 	moveq.w	r8, #6
 801f104:	4640      	mov	r0, r8
 801f106:	b005      	add	sp, #20
 801f108:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f10c:	4645      	mov	r5, r8
 801f10e:	4626      	mov	r6, r4
 801f110:	2401      	movs	r4, #1
 801f112:	e7c7      	b.n	801f0a4 <__gethex+0xb4>
 801f114:	f04f 0b00 	mov.w	fp, #0
 801f118:	1ca9      	adds	r1, r5, #2
 801f11a:	e7d0      	b.n	801f0be <__gethex+0xce>
 801f11c:	f04f 0b01 	mov.w	fp, #1
 801f120:	e7fa      	b.n	801f118 <__gethex+0x128>
 801f122:	230a      	movs	r3, #10
 801f124:	fb03 0002 	mla	r0, r3, r2, r0
 801f128:	e7d0      	b.n	801f0cc <__gethex+0xdc>
 801f12a:	4629      	mov	r1, r5
 801f12c:	e7e0      	b.n	801f0f0 <__gethex+0x100>
 801f12e:	eba5 0308 	sub.w	r3, r5, r8
 801f132:	3b01      	subs	r3, #1
 801f134:	4621      	mov	r1, r4
 801f136:	2b07      	cmp	r3, #7
 801f138:	dc0a      	bgt.n	801f150 <__gethex+0x160>
 801f13a:	4648      	mov	r0, r9
 801f13c:	f7fd fddc 	bl	801ccf8 <_Balloc>
 801f140:	4604      	mov	r4, r0
 801f142:	b940      	cbnz	r0, 801f156 <__gethex+0x166>
 801f144:	4b61      	ldr	r3, [pc, #388]	; (801f2cc <__gethex+0x2dc>)
 801f146:	4602      	mov	r2, r0
 801f148:	21e4      	movs	r1, #228	; 0xe4
 801f14a:	4861      	ldr	r0, [pc, #388]	; (801f2d0 <__gethex+0x2e0>)
 801f14c:	f7ff feb4 	bl	801eeb8 <__assert_func>
 801f150:	3101      	adds	r1, #1
 801f152:	105b      	asrs	r3, r3, #1
 801f154:	e7ef      	b.n	801f136 <__gethex+0x146>
 801f156:	f100 0a14 	add.w	sl, r0, #20
 801f15a:	2300      	movs	r3, #0
 801f15c:	495a      	ldr	r1, [pc, #360]	; (801f2c8 <__gethex+0x2d8>)
 801f15e:	f8cd a004 	str.w	sl, [sp, #4]
 801f162:	469b      	mov	fp, r3
 801f164:	45a8      	cmp	r8, r5
 801f166:	d342      	bcc.n	801f1ee <__gethex+0x1fe>
 801f168:	9801      	ldr	r0, [sp, #4]
 801f16a:	f840 bb04 	str.w	fp, [r0], #4
 801f16e:	eba0 000a 	sub.w	r0, r0, sl
 801f172:	1080      	asrs	r0, r0, #2
 801f174:	6120      	str	r0, [r4, #16]
 801f176:	ea4f 1840 	mov.w	r8, r0, lsl #5
 801f17a:	4658      	mov	r0, fp
 801f17c:	f7fd feae 	bl	801cedc <__hi0bits>
 801f180:	683d      	ldr	r5, [r7, #0]
 801f182:	eba8 0000 	sub.w	r0, r8, r0
 801f186:	42a8      	cmp	r0, r5
 801f188:	dd59      	ble.n	801f23e <__gethex+0x24e>
 801f18a:	eba0 0805 	sub.w	r8, r0, r5
 801f18e:	4641      	mov	r1, r8
 801f190:	4620      	mov	r0, r4
 801f192:	f7fe fa3a 	bl	801d60a <__any_on>
 801f196:	4683      	mov	fp, r0
 801f198:	b1b8      	cbz	r0, 801f1ca <__gethex+0x1da>
 801f19a:	f108 33ff 	add.w	r3, r8, #4294967295
 801f19e:	1159      	asrs	r1, r3, #5
 801f1a0:	f003 021f 	and.w	r2, r3, #31
 801f1a4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801f1a8:	f04f 0b01 	mov.w	fp, #1
 801f1ac:	fa0b f202 	lsl.w	r2, fp, r2
 801f1b0:	420a      	tst	r2, r1
 801f1b2:	d00a      	beq.n	801f1ca <__gethex+0x1da>
 801f1b4:	455b      	cmp	r3, fp
 801f1b6:	dd06      	ble.n	801f1c6 <__gethex+0x1d6>
 801f1b8:	f1a8 0102 	sub.w	r1, r8, #2
 801f1bc:	4620      	mov	r0, r4
 801f1be:	f7fe fa24 	bl	801d60a <__any_on>
 801f1c2:	2800      	cmp	r0, #0
 801f1c4:	d138      	bne.n	801f238 <__gethex+0x248>
 801f1c6:	f04f 0b02 	mov.w	fp, #2
 801f1ca:	4641      	mov	r1, r8
 801f1cc:	4620      	mov	r0, r4
 801f1ce:	f7ff fea7 	bl	801ef20 <rshift>
 801f1d2:	4446      	add	r6, r8
 801f1d4:	68bb      	ldr	r3, [r7, #8]
 801f1d6:	42b3      	cmp	r3, r6
 801f1d8:	da41      	bge.n	801f25e <__gethex+0x26e>
 801f1da:	4621      	mov	r1, r4
 801f1dc:	4648      	mov	r0, r9
 801f1de:	f7fd fdcb 	bl	801cd78 <_Bfree>
 801f1e2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801f1e4:	2300      	movs	r3, #0
 801f1e6:	6013      	str	r3, [r2, #0]
 801f1e8:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 801f1ec:	e78a      	b.n	801f104 <__gethex+0x114>
 801f1ee:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 801f1f2:	2a2e      	cmp	r2, #46	; 0x2e
 801f1f4:	d014      	beq.n	801f220 <__gethex+0x230>
 801f1f6:	2b20      	cmp	r3, #32
 801f1f8:	d106      	bne.n	801f208 <__gethex+0x218>
 801f1fa:	9b01      	ldr	r3, [sp, #4]
 801f1fc:	f843 bb04 	str.w	fp, [r3], #4
 801f200:	f04f 0b00 	mov.w	fp, #0
 801f204:	9301      	str	r3, [sp, #4]
 801f206:	465b      	mov	r3, fp
 801f208:	7828      	ldrb	r0, [r5, #0]
 801f20a:	9303      	str	r3, [sp, #12]
 801f20c:	f7ff feda 	bl	801efc4 <__hexdig_fun>
 801f210:	9b03      	ldr	r3, [sp, #12]
 801f212:	f000 000f 	and.w	r0, r0, #15
 801f216:	4098      	lsls	r0, r3
 801f218:	ea4b 0b00 	orr.w	fp, fp, r0
 801f21c:	3304      	adds	r3, #4
 801f21e:	e7a1      	b.n	801f164 <__gethex+0x174>
 801f220:	45a8      	cmp	r8, r5
 801f222:	d8e8      	bhi.n	801f1f6 <__gethex+0x206>
 801f224:	2201      	movs	r2, #1
 801f226:	4628      	mov	r0, r5
 801f228:	9303      	str	r3, [sp, #12]
 801f22a:	f7ff fe18 	bl	801ee5e <strncmp>
 801f22e:	4926      	ldr	r1, [pc, #152]	; (801f2c8 <__gethex+0x2d8>)
 801f230:	9b03      	ldr	r3, [sp, #12]
 801f232:	2800      	cmp	r0, #0
 801f234:	d1df      	bne.n	801f1f6 <__gethex+0x206>
 801f236:	e795      	b.n	801f164 <__gethex+0x174>
 801f238:	f04f 0b03 	mov.w	fp, #3
 801f23c:	e7c5      	b.n	801f1ca <__gethex+0x1da>
 801f23e:	da0b      	bge.n	801f258 <__gethex+0x268>
 801f240:	eba5 0800 	sub.w	r8, r5, r0
 801f244:	4621      	mov	r1, r4
 801f246:	4642      	mov	r2, r8
 801f248:	4648      	mov	r0, r9
 801f24a:	f7fd ffaf 	bl	801d1ac <__lshift>
 801f24e:	eba6 0608 	sub.w	r6, r6, r8
 801f252:	4604      	mov	r4, r0
 801f254:	f100 0a14 	add.w	sl, r0, #20
 801f258:	f04f 0b00 	mov.w	fp, #0
 801f25c:	e7ba      	b.n	801f1d4 <__gethex+0x1e4>
 801f25e:	687b      	ldr	r3, [r7, #4]
 801f260:	42b3      	cmp	r3, r6
 801f262:	dd73      	ble.n	801f34c <__gethex+0x35c>
 801f264:	1b9e      	subs	r6, r3, r6
 801f266:	42b5      	cmp	r5, r6
 801f268:	dc34      	bgt.n	801f2d4 <__gethex+0x2e4>
 801f26a:	68fb      	ldr	r3, [r7, #12]
 801f26c:	2b02      	cmp	r3, #2
 801f26e:	d023      	beq.n	801f2b8 <__gethex+0x2c8>
 801f270:	2b03      	cmp	r3, #3
 801f272:	d025      	beq.n	801f2c0 <__gethex+0x2d0>
 801f274:	2b01      	cmp	r3, #1
 801f276:	d115      	bne.n	801f2a4 <__gethex+0x2b4>
 801f278:	42b5      	cmp	r5, r6
 801f27a:	d113      	bne.n	801f2a4 <__gethex+0x2b4>
 801f27c:	2d01      	cmp	r5, #1
 801f27e:	d10b      	bne.n	801f298 <__gethex+0x2a8>
 801f280:	9a02      	ldr	r2, [sp, #8]
 801f282:	687b      	ldr	r3, [r7, #4]
 801f284:	6013      	str	r3, [r2, #0]
 801f286:	2301      	movs	r3, #1
 801f288:	6123      	str	r3, [r4, #16]
 801f28a:	f8ca 3000 	str.w	r3, [sl]
 801f28e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801f290:	f04f 0862 	mov.w	r8, #98	; 0x62
 801f294:	601c      	str	r4, [r3, #0]
 801f296:	e735      	b.n	801f104 <__gethex+0x114>
 801f298:	1e69      	subs	r1, r5, #1
 801f29a:	4620      	mov	r0, r4
 801f29c:	f7fe f9b5 	bl	801d60a <__any_on>
 801f2a0:	2800      	cmp	r0, #0
 801f2a2:	d1ed      	bne.n	801f280 <__gethex+0x290>
 801f2a4:	4621      	mov	r1, r4
 801f2a6:	4648      	mov	r0, r9
 801f2a8:	f7fd fd66 	bl	801cd78 <_Bfree>
 801f2ac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801f2ae:	2300      	movs	r3, #0
 801f2b0:	6013      	str	r3, [r2, #0]
 801f2b2:	f04f 0850 	mov.w	r8, #80	; 0x50
 801f2b6:	e725      	b.n	801f104 <__gethex+0x114>
 801f2b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801f2ba:	2b00      	cmp	r3, #0
 801f2bc:	d1f2      	bne.n	801f2a4 <__gethex+0x2b4>
 801f2be:	e7df      	b.n	801f280 <__gethex+0x290>
 801f2c0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801f2c2:	2b00      	cmp	r3, #0
 801f2c4:	d1dc      	bne.n	801f280 <__gethex+0x290>
 801f2c6:	e7ed      	b.n	801f2a4 <__gethex+0x2b4>
 801f2c8:	08020684 	.word	0x08020684
 801f2cc:	08020517 	.word	0x08020517
 801f2d0:	08020849 	.word	0x08020849
 801f2d4:	f106 38ff 	add.w	r8, r6, #4294967295
 801f2d8:	f1bb 0f00 	cmp.w	fp, #0
 801f2dc:	d133      	bne.n	801f346 <__gethex+0x356>
 801f2de:	f1b8 0f00 	cmp.w	r8, #0
 801f2e2:	d004      	beq.n	801f2ee <__gethex+0x2fe>
 801f2e4:	4641      	mov	r1, r8
 801f2e6:	4620      	mov	r0, r4
 801f2e8:	f7fe f98f 	bl	801d60a <__any_on>
 801f2ec:	4683      	mov	fp, r0
 801f2ee:	ea4f 1268 	mov.w	r2, r8, asr #5
 801f2f2:	2301      	movs	r3, #1
 801f2f4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801f2f8:	f008 081f 	and.w	r8, r8, #31
 801f2fc:	fa03 f308 	lsl.w	r3, r3, r8
 801f300:	4213      	tst	r3, r2
 801f302:	4631      	mov	r1, r6
 801f304:	4620      	mov	r0, r4
 801f306:	bf18      	it	ne
 801f308:	f04b 0b02 	orrne.w	fp, fp, #2
 801f30c:	1bad      	subs	r5, r5, r6
 801f30e:	f7ff fe07 	bl	801ef20 <rshift>
 801f312:	687e      	ldr	r6, [r7, #4]
 801f314:	f04f 0802 	mov.w	r8, #2
 801f318:	f1bb 0f00 	cmp.w	fp, #0
 801f31c:	d04a      	beq.n	801f3b4 <__gethex+0x3c4>
 801f31e:	68fb      	ldr	r3, [r7, #12]
 801f320:	2b02      	cmp	r3, #2
 801f322:	d016      	beq.n	801f352 <__gethex+0x362>
 801f324:	2b03      	cmp	r3, #3
 801f326:	d018      	beq.n	801f35a <__gethex+0x36a>
 801f328:	2b01      	cmp	r3, #1
 801f32a:	d109      	bne.n	801f340 <__gethex+0x350>
 801f32c:	f01b 0f02 	tst.w	fp, #2
 801f330:	d006      	beq.n	801f340 <__gethex+0x350>
 801f332:	f8da 3000 	ldr.w	r3, [sl]
 801f336:	ea4b 0b03 	orr.w	fp, fp, r3
 801f33a:	f01b 0f01 	tst.w	fp, #1
 801f33e:	d10f      	bne.n	801f360 <__gethex+0x370>
 801f340:	f048 0810 	orr.w	r8, r8, #16
 801f344:	e036      	b.n	801f3b4 <__gethex+0x3c4>
 801f346:	f04f 0b01 	mov.w	fp, #1
 801f34a:	e7d0      	b.n	801f2ee <__gethex+0x2fe>
 801f34c:	f04f 0801 	mov.w	r8, #1
 801f350:	e7e2      	b.n	801f318 <__gethex+0x328>
 801f352:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801f354:	f1c3 0301 	rsb	r3, r3, #1
 801f358:	930f      	str	r3, [sp, #60]	; 0x3c
 801f35a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801f35c:	2b00      	cmp	r3, #0
 801f35e:	d0ef      	beq.n	801f340 <__gethex+0x350>
 801f360:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801f364:	f104 0214 	add.w	r2, r4, #20
 801f368:	ea4f 038b 	mov.w	r3, fp, lsl #2
 801f36c:	9301      	str	r3, [sp, #4]
 801f36e:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 801f372:	2300      	movs	r3, #0
 801f374:	4694      	mov	ip, r2
 801f376:	f852 1b04 	ldr.w	r1, [r2], #4
 801f37a:	f1b1 3fff 	cmp.w	r1, #4294967295
 801f37e:	d01e      	beq.n	801f3be <__gethex+0x3ce>
 801f380:	3101      	adds	r1, #1
 801f382:	f8cc 1000 	str.w	r1, [ip]
 801f386:	f1b8 0f02 	cmp.w	r8, #2
 801f38a:	f104 0214 	add.w	r2, r4, #20
 801f38e:	d13d      	bne.n	801f40c <__gethex+0x41c>
 801f390:	683b      	ldr	r3, [r7, #0]
 801f392:	3b01      	subs	r3, #1
 801f394:	42ab      	cmp	r3, r5
 801f396:	d10b      	bne.n	801f3b0 <__gethex+0x3c0>
 801f398:	1169      	asrs	r1, r5, #5
 801f39a:	2301      	movs	r3, #1
 801f39c:	f005 051f 	and.w	r5, r5, #31
 801f3a0:	fa03 f505 	lsl.w	r5, r3, r5
 801f3a4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801f3a8:	421d      	tst	r5, r3
 801f3aa:	bf18      	it	ne
 801f3ac:	f04f 0801 	movne.w	r8, #1
 801f3b0:	f048 0820 	orr.w	r8, r8, #32
 801f3b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801f3b6:	601c      	str	r4, [r3, #0]
 801f3b8:	9b02      	ldr	r3, [sp, #8]
 801f3ba:	601e      	str	r6, [r3, #0]
 801f3bc:	e6a2      	b.n	801f104 <__gethex+0x114>
 801f3be:	4290      	cmp	r0, r2
 801f3c0:	f842 3c04 	str.w	r3, [r2, #-4]
 801f3c4:	d8d6      	bhi.n	801f374 <__gethex+0x384>
 801f3c6:	68a2      	ldr	r2, [r4, #8]
 801f3c8:	4593      	cmp	fp, r2
 801f3ca:	db17      	blt.n	801f3fc <__gethex+0x40c>
 801f3cc:	6861      	ldr	r1, [r4, #4]
 801f3ce:	4648      	mov	r0, r9
 801f3d0:	3101      	adds	r1, #1
 801f3d2:	f7fd fc91 	bl	801ccf8 <_Balloc>
 801f3d6:	4682      	mov	sl, r0
 801f3d8:	b918      	cbnz	r0, 801f3e2 <__gethex+0x3f2>
 801f3da:	4b1b      	ldr	r3, [pc, #108]	; (801f448 <__gethex+0x458>)
 801f3dc:	4602      	mov	r2, r0
 801f3de:	2184      	movs	r1, #132	; 0x84
 801f3e0:	e6b3      	b.n	801f14a <__gethex+0x15a>
 801f3e2:	6922      	ldr	r2, [r4, #16]
 801f3e4:	3202      	adds	r2, #2
 801f3e6:	f104 010c 	add.w	r1, r4, #12
 801f3ea:	0092      	lsls	r2, r2, #2
 801f3ec:	300c      	adds	r0, #12
 801f3ee:	f7fc fd78 	bl	801bee2 <memcpy>
 801f3f2:	4621      	mov	r1, r4
 801f3f4:	4648      	mov	r0, r9
 801f3f6:	f7fd fcbf 	bl	801cd78 <_Bfree>
 801f3fa:	4654      	mov	r4, sl
 801f3fc:	6922      	ldr	r2, [r4, #16]
 801f3fe:	1c51      	adds	r1, r2, #1
 801f400:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801f404:	6121      	str	r1, [r4, #16]
 801f406:	2101      	movs	r1, #1
 801f408:	6151      	str	r1, [r2, #20]
 801f40a:	e7bc      	b.n	801f386 <__gethex+0x396>
 801f40c:	6921      	ldr	r1, [r4, #16]
 801f40e:	4559      	cmp	r1, fp
 801f410:	dd0b      	ble.n	801f42a <__gethex+0x43a>
 801f412:	2101      	movs	r1, #1
 801f414:	4620      	mov	r0, r4
 801f416:	f7ff fd83 	bl	801ef20 <rshift>
 801f41a:	68bb      	ldr	r3, [r7, #8]
 801f41c:	3601      	adds	r6, #1
 801f41e:	42b3      	cmp	r3, r6
 801f420:	f6ff aedb 	blt.w	801f1da <__gethex+0x1ea>
 801f424:	f04f 0801 	mov.w	r8, #1
 801f428:	e7c2      	b.n	801f3b0 <__gethex+0x3c0>
 801f42a:	f015 051f 	ands.w	r5, r5, #31
 801f42e:	d0f9      	beq.n	801f424 <__gethex+0x434>
 801f430:	9b01      	ldr	r3, [sp, #4]
 801f432:	441a      	add	r2, r3
 801f434:	f1c5 0520 	rsb	r5, r5, #32
 801f438:	f852 0c04 	ldr.w	r0, [r2, #-4]
 801f43c:	f7fd fd4e 	bl	801cedc <__hi0bits>
 801f440:	42a8      	cmp	r0, r5
 801f442:	dbe6      	blt.n	801f412 <__gethex+0x422>
 801f444:	e7ee      	b.n	801f424 <__gethex+0x434>
 801f446:	bf00      	nop
 801f448:	08020517 	.word	0x08020517

0801f44c <L_shift>:
 801f44c:	f1c2 0208 	rsb	r2, r2, #8
 801f450:	0092      	lsls	r2, r2, #2
 801f452:	b570      	push	{r4, r5, r6, lr}
 801f454:	f1c2 0620 	rsb	r6, r2, #32
 801f458:	6843      	ldr	r3, [r0, #4]
 801f45a:	6804      	ldr	r4, [r0, #0]
 801f45c:	fa03 f506 	lsl.w	r5, r3, r6
 801f460:	432c      	orrs	r4, r5
 801f462:	40d3      	lsrs	r3, r2
 801f464:	6004      	str	r4, [r0, #0]
 801f466:	f840 3f04 	str.w	r3, [r0, #4]!
 801f46a:	4288      	cmp	r0, r1
 801f46c:	d3f4      	bcc.n	801f458 <L_shift+0xc>
 801f46e:	bd70      	pop	{r4, r5, r6, pc}

0801f470 <__match>:
 801f470:	b530      	push	{r4, r5, lr}
 801f472:	6803      	ldr	r3, [r0, #0]
 801f474:	3301      	adds	r3, #1
 801f476:	f811 4b01 	ldrb.w	r4, [r1], #1
 801f47a:	b914      	cbnz	r4, 801f482 <__match+0x12>
 801f47c:	6003      	str	r3, [r0, #0]
 801f47e:	2001      	movs	r0, #1
 801f480:	bd30      	pop	{r4, r5, pc}
 801f482:	f813 2b01 	ldrb.w	r2, [r3], #1
 801f486:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801f48a:	2d19      	cmp	r5, #25
 801f48c:	bf98      	it	ls
 801f48e:	3220      	addls	r2, #32
 801f490:	42a2      	cmp	r2, r4
 801f492:	d0f0      	beq.n	801f476 <__match+0x6>
 801f494:	2000      	movs	r0, #0
 801f496:	e7f3      	b.n	801f480 <__match+0x10>

0801f498 <__hexnan>:
 801f498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f49c:	680b      	ldr	r3, [r1, #0]
 801f49e:	6801      	ldr	r1, [r0, #0]
 801f4a0:	115e      	asrs	r6, r3, #5
 801f4a2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801f4a6:	f013 031f 	ands.w	r3, r3, #31
 801f4aa:	b087      	sub	sp, #28
 801f4ac:	bf18      	it	ne
 801f4ae:	3604      	addne	r6, #4
 801f4b0:	2500      	movs	r5, #0
 801f4b2:	1f37      	subs	r7, r6, #4
 801f4b4:	4682      	mov	sl, r0
 801f4b6:	4690      	mov	r8, r2
 801f4b8:	9301      	str	r3, [sp, #4]
 801f4ba:	f846 5c04 	str.w	r5, [r6, #-4]
 801f4be:	46b9      	mov	r9, r7
 801f4c0:	463c      	mov	r4, r7
 801f4c2:	9502      	str	r5, [sp, #8]
 801f4c4:	46ab      	mov	fp, r5
 801f4c6:	784a      	ldrb	r2, [r1, #1]
 801f4c8:	1c4b      	adds	r3, r1, #1
 801f4ca:	9303      	str	r3, [sp, #12]
 801f4cc:	b342      	cbz	r2, 801f520 <__hexnan+0x88>
 801f4ce:	4610      	mov	r0, r2
 801f4d0:	9105      	str	r1, [sp, #20]
 801f4d2:	9204      	str	r2, [sp, #16]
 801f4d4:	f7ff fd76 	bl	801efc4 <__hexdig_fun>
 801f4d8:	2800      	cmp	r0, #0
 801f4da:	d14f      	bne.n	801f57c <__hexnan+0xe4>
 801f4dc:	9a04      	ldr	r2, [sp, #16]
 801f4de:	9905      	ldr	r1, [sp, #20]
 801f4e0:	2a20      	cmp	r2, #32
 801f4e2:	d818      	bhi.n	801f516 <__hexnan+0x7e>
 801f4e4:	9b02      	ldr	r3, [sp, #8]
 801f4e6:	459b      	cmp	fp, r3
 801f4e8:	dd13      	ble.n	801f512 <__hexnan+0x7a>
 801f4ea:	454c      	cmp	r4, r9
 801f4ec:	d206      	bcs.n	801f4fc <__hexnan+0x64>
 801f4ee:	2d07      	cmp	r5, #7
 801f4f0:	dc04      	bgt.n	801f4fc <__hexnan+0x64>
 801f4f2:	462a      	mov	r2, r5
 801f4f4:	4649      	mov	r1, r9
 801f4f6:	4620      	mov	r0, r4
 801f4f8:	f7ff ffa8 	bl	801f44c <L_shift>
 801f4fc:	4544      	cmp	r4, r8
 801f4fe:	d950      	bls.n	801f5a2 <__hexnan+0x10a>
 801f500:	2300      	movs	r3, #0
 801f502:	f1a4 0904 	sub.w	r9, r4, #4
 801f506:	f844 3c04 	str.w	r3, [r4, #-4]
 801f50a:	f8cd b008 	str.w	fp, [sp, #8]
 801f50e:	464c      	mov	r4, r9
 801f510:	461d      	mov	r5, r3
 801f512:	9903      	ldr	r1, [sp, #12]
 801f514:	e7d7      	b.n	801f4c6 <__hexnan+0x2e>
 801f516:	2a29      	cmp	r2, #41	; 0x29
 801f518:	d155      	bne.n	801f5c6 <__hexnan+0x12e>
 801f51a:	3102      	adds	r1, #2
 801f51c:	f8ca 1000 	str.w	r1, [sl]
 801f520:	f1bb 0f00 	cmp.w	fp, #0
 801f524:	d04f      	beq.n	801f5c6 <__hexnan+0x12e>
 801f526:	454c      	cmp	r4, r9
 801f528:	d206      	bcs.n	801f538 <__hexnan+0xa0>
 801f52a:	2d07      	cmp	r5, #7
 801f52c:	dc04      	bgt.n	801f538 <__hexnan+0xa0>
 801f52e:	462a      	mov	r2, r5
 801f530:	4649      	mov	r1, r9
 801f532:	4620      	mov	r0, r4
 801f534:	f7ff ff8a 	bl	801f44c <L_shift>
 801f538:	4544      	cmp	r4, r8
 801f53a:	d934      	bls.n	801f5a6 <__hexnan+0x10e>
 801f53c:	f1a8 0204 	sub.w	r2, r8, #4
 801f540:	4623      	mov	r3, r4
 801f542:	f853 1b04 	ldr.w	r1, [r3], #4
 801f546:	f842 1f04 	str.w	r1, [r2, #4]!
 801f54a:	429f      	cmp	r7, r3
 801f54c:	d2f9      	bcs.n	801f542 <__hexnan+0xaa>
 801f54e:	1b3b      	subs	r3, r7, r4
 801f550:	f023 0303 	bic.w	r3, r3, #3
 801f554:	3304      	adds	r3, #4
 801f556:	3e03      	subs	r6, #3
 801f558:	3401      	adds	r4, #1
 801f55a:	42a6      	cmp	r6, r4
 801f55c:	bf38      	it	cc
 801f55e:	2304      	movcc	r3, #4
 801f560:	4443      	add	r3, r8
 801f562:	2200      	movs	r2, #0
 801f564:	f843 2b04 	str.w	r2, [r3], #4
 801f568:	429f      	cmp	r7, r3
 801f56a:	d2fb      	bcs.n	801f564 <__hexnan+0xcc>
 801f56c:	683b      	ldr	r3, [r7, #0]
 801f56e:	b91b      	cbnz	r3, 801f578 <__hexnan+0xe0>
 801f570:	4547      	cmp	r7, r8
 801f572:	d126      	bne.n	801f5c2 <__hexnan+0x12a>
 801f574:	2301      	movs	r3, #1
 801f576:	603b      	str	r3, [r7, #0]
 801f578:	2005      	movs	r0, #5
 801f57a:	e025      	b.n	801f5c8 <__hexnan+0x130>
 801f57c:	3501      	adds	r5, #1
 801f57e:	2d08      	cmp	r5, #8
 801f580:	f10b 0b01 	add.w	fp, fp, #1
 801f584:	dd06      	ble.n	801f594 <__hexnan+0xfc>
 801f586:	4544      	cmp	r4, r8
 801f588:	d9c3      	bls.n	801f512 <__hexnan+0x7a>
 801f58a:	2300      	movs	r3, #0
 801f58c:	f844 3c04 	str.w	r3, [r4, #-4]
 801f590:	2501      	movs	r5, #1
 801f592:	3c04      	subs	r4, #4
 801f594:	6822      	ldr	r2, [r4, #0]
 801f596:	f000 000f 	and.w	r0, r0, #15
 801f59a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801f59e:	6020      	str	r0, [r4, #0]
 801f5a0:	e7b7      	b.n	801f512 <__hexnan+0x7a>
 801f5a2:	2508      	movs	r5, #8
 801f5a4:	e7b5      	b.n	801f512 <__hexnan+0x7a>
 801f5a6:	9b01      	ldr	r3, [sp, #4]
 801f5a8:	2b00      	cmp	r3, #0
 801f5aa:	d0df      	beq.n	801f56c <__hexnan+0xd4>
 801f5ac:	f1c3 0320 	rsb	r3, r3, #32
 801f5b0:	f04f 32ff 	mov.w	r2, #4294967295
 801f5b4:	40da      	lsrs	r2, r3
 801f5b6:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801f5ba:	4013      	ands	r3, r2
 801f5bc:	f846 3c04 	str.w	r3, [r6, #-4]
 801f5c0:	e7d4      	b.n	801f56c <__hexnan+0xd4>
 801f5c2:	3f04      	subs	r7, #4
 801f5c4:	e7d2      	b.n	801f56c <__hexnan+0xd4>
 801f5c6:	2004      	movs	r0, #4
 801f5c8:	b007      	add	sp, #28
 801f5ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801f5ce <__ascii_mbtowc>:
 801f5ce:	b082      	sub	sp, #8
 801f5d0:	b901      	cbnz	r1, 801f5d4 <__ascii_mbtowc+0x6>
 801f5d2:	a901      	add	r1, sp, #4
 801f5d4:	b142      	cbz	r2, 801f5e8 <__ascii_mbtowc+0x1a>
 801f5d6:	b14b      	cbz	r3, 801f5ec <__ascii_mbtowc+0x1e>
 801f5d8:	7813      	ldrb	r3, [r2, #0]
 801f5da:	600b      	str	r3, [r1, #0]
 801f5dc:	7812      	ldrb	r2, [r2, #0]
 801f5de:	1e10      	subs	r0, r2, #0
 801f5e0:	bf18      	it	ne
 801f5e2:	2001      	movne	r0, #1
 801f5e4:	b002      	add	sp, #8
 801f5e6:	4770      	bx	lr
 801f5e8:	4610      	mov	r0, r2
 801f5ea:	e7fb      	b.n	801f5e4 <__ascii_mbtowc+0x16>
 801f5ec:	f06f 0001 	mvn.w	r0, #1
 801f5f0:	e7f8      	b.n	801f5e4 <__ascii_mbtowc+0x16>

0801f5f2 <_realloc_r>:
 801f5f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f5f6:	4680      	mov	r8, r0
 801f5f8:	4614      	mov	r4, r2
 801f5fa:	460e      	mov	r6, r1
 801f5fc:	b921      	cbnz	r1, 801f608 <_realloc_r+0x16>
 801f5fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801f602:	4611      	mov	r1, r2
 801f604:	f7fd baec 	b.w	801cbe0 <_malloc_r>
 801f608:	b92a      	cbnz	r2, 801f616 <_realloc_r+0x24>
 801f60a:	f7fd fa75 	bl	801caf8 <_free_r>
 801f60e:	4625      	mov	r5, r4
 801f610:	4628      	mov	r0, r5
 801f612:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f616:	f000 f8b6 	bl	801f786 <_malloc_usable_size_r>
 801f61a:	4284      	cmp	r4, r0
 801f61c:	4607      	mov	r7, r0
 801f61e:	d802      	bhi.n	801f626 <_realloc_r+0x34>
 801f620:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801f624:	d812      	bhi.n	801f64c <_realloc_r+0x5a>
 801f626:	4621      	mov	r1, r4
 801f628:	4640      	mov	r0, r8
 801f62a:	f7fd fad9 	bl	801cbe0 <_malloc_r>
 801f62e:	4605      	mov	r5, r0
 801f630:	2800      	cmp	r0, #0
 801f632:	d0ed      	beq.n	801f610 <_realloc_r+0x1e>
 801f634:	42bc      	cmp	r4, r7
 801f636:	4622      	mov	r2, r4
 801f638:	4631      	mov	r1, r6
 801f63a:	bf28      	it	cs
 801f63c:	463a      	movcs	r2, r7
 801f63e:	f7fc fc50 	bl	801bee2 <memcpy>
 801f642:	4631      	mov	r1, r6
 801f644:	4640      	mov	r0, r8
 801f646:	f7fd fa57 	bl	801caf8 <_free_r>
 801f64a:	e7e1      	b.n	801f610 <_realloc_r+0x1e>
 801f64c:	4635      	mov	r5, r6
 801f64e:	e7df      	b.n	801f610 <_realloc_r+0x1e>

0801f650 <_strtoul_l.constprop.0>:
 801f650:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801f654:	4f36      	ldr	r7, [pc, #216]	; (801f730 <_strtoul_l.constprop.0+0xe0>)
 801f656:	4686      	mov	lr, r0
 801f658:	460d      	mov	r5, r1
 801f65a:	4628      	mov	r0, r5
 801f65c:	f815 4b01 	ldrb.w	r4, [r5], #1
 801f660:	5d3e      	ldrb	r6, [r7, r4]
 801f662:	f016 0608 	ands.w	r6, r6, #8
 801f666:	d1f8      	bne.n	801f65a <_strtoul_l.constprop.0+0xa>
 801f668:	2c2d      	cmp	r4, #45	; 0x2d
 801f66a:	d130      	bne.n	801f6ce <_strtoul_l.constprop.0+0x7e>
 801f66c:	782c      	ldrb	r4, [r5, #0]
 801f66e:	2601      	movs	r6, #1
 801f670:	1c85      	adds	r5, r0, #2
 801f672:	2b00      	cmp	r3, #0
 801f674:	d057      	beq.n	801f726 <_strtoul_l.constprop.0+0xd6>
 801f676:	2b10      	cmp	r3, #16
 801f678:	d109      	bne.n	801f68e <_strtoul_l.constprop.0+0x3e>
 801f67a:	2c30      	cmp	r4, #48	; 0x30
 801f67c:	d107      	bne.n	801f68e <_strtoul_l.constprop.0+0x3e>
 801f67e:	7828      	ldrb	r0, [r5, #0]
 801f680:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 801f684:	2858      	cmp	r0, #88	; 0x58
 801f686:	d149      	bne.n	801f71c <_strtoul_l.constprop.0+0xcc>
 801f688:	786c      	ldrb	r4, [r5, #1]
 801f68a:	2310      	movs	r3, #16
 801f68c:	3502      	adds	r5, #2
 801f68e:	f04f 38ff 	mov.w	r8, #4294967295
 801f692:	2700      	movs	r7, #0
 801f694:	fbb8 f8f3 	udiv	r8, r8, r3
 801f698:	fb03 f908 	mul.w	r9, r3, r8
 801f69c:	ea6f 0909 	mvn.w	r9, r9
 801f6a0:	4638      	mov	r0, r7
 801f6a2:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 801f6a6:	f1bc 0f09 	cmp.w	ip, #9
 801f6aa:	d815      	bhi.n	801f6d8 <_strtoul_l.constprop.0+0x88>
 801f6ac:	4664      	mov	r4, ip
 801f6ae:	42a3      	cmp	r3, r4
 801f6b0:	dd23      	ble.n	801f6fa <_strtoul_l.constprop.0+0xaa>
 801f6b2:	f1b7 3fff 	cmp.w	r7, #4294967295
 801f6b6:	d007      	beq.n	801f6c8 <_strtoul_l.constprop.0+0x78>
 801f6b8:	4580      	cmp	r8, r0
 801f6ba:	d31b      	bcc.n	801f6f4 <_strtoul_l.constprop.0+0xa4>
 801f6bc:	d101      	bne.n	801f6c2 <_strtoul_l.constprop.0+0x72>
 801f6be:	45a1      	cmp	r9, r4
 801f6c0:	db18      	blt.n	801f6f4 <_strtoul_l.constprop.0+0xa4>
 801f6c2:	fb00 4003 	mla	r0, r0, r3, r4
 801f6c6:	2701      	movs	r7, #1
 801f6c8:	f815 4b01 	ldrb.w	r4, [r5], #1
 801f6cc:	e7e9      	b.n	801f6a2 <_strtoul_l.constprop.0+0x52>
 801f6ce:	2c2b      	cmp	r4, #43	; 0x2b
 801f6d0:	bf04      	itt	eq
 801f6d2:	782c      	ldrbeq	r4, [r5, #0]
 801f6d4:	1c85      	addeq	r5, r0, #2
 801f6d6:	e7cc      	b.n	801f672 <_strtoul_l.constprop.0+0x22>
 801f6d8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 801f6dc:	f1bc 0f19 	cmp.w	ip, #25
 801f6e0:	d801      	bhi.n	801f6e6 <_strtoul_l.constprop.0+0x96>
 801f6e2:	3c37      	subs	r4, #55	; 0x37
 801f6e4:	e7e3      	b.n	801f6ae <_strtoul_l.constprop.0+0x5e>
 801f6e6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 801f6ea:	f1bc 0f19 	cmp.w	ip, #25
 801f6ee:	d804      	bhi.n	801f6fa <_strtoul_l.constprop.0+0xaa>
 801f6f0:	3c57      	subs	r4, #87	; 0x57
 801f6f2:	e7dc      	b.n	801f6ae <_strtoul_l.constprop.0+0x5e>
 801f6f4:	f04f 37ff 	mov.w	r7, #4294967295
 801f6f8:	e7e6      	b.n	801f6c8 <_strtoul_l.constprop.0+0x78>
 801f6fa:	1c7b      	adds	r3, r7, #1
 801f6fc:	d106      	bne.n	801f70c <_strtoul_l.constprop.0+0xbc>
 801f6fe:	2322      	movs	r3, #34	; 0x22
 801f700:	f8ce 3000 	str.w	r3, [lr]
 801f704:	4638      	mov	r0, r7
 801f706:	b932      	cbnz	r2, 801f716 <_strtoul_l.constprop.0+0xc6>
 801f708:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801f70c:	b106      	cbz	r6, 801f710 <_strtoul_l.constprop.0+0xc0>
 801f70e:	4240      	negs	r0, r0
 801f710:	2a00      	cmp	r2, #0
 801f712:	d0f9      	beq.n	801f708 <_strtoul_l.constprop.0+0xb8>
 801f714:	b107      	cbz	r7, 801f718 <_strtoul_l.constprop.0+0xc8>
 801f716:	1e69      	subs	r1, r5, #1
 801f718:	6011      	str	r1, [r2, #0]
 801f71a:	e7f5      	b.n	801f708 <_strtoul_l.constprop.0+0xb8>
 801f71c:	2430      	movs	r4, #48	; 0x30
 801f71e:	2b00      	cmp	r3, #0
 801f720:	d1b5      	bne.n	801f68e <_strtoul_l.constprop.0+0x3e>
 801f722:	2308      	movs	r3, #8
 801f724:	e7b3      	b.n	801f68e <_strtoul_l.constprop.0+0x3e>
 801f726:	2c30      	cmp	r4, #48	; 0x30
 801f728:	d0a9      	beq.n	801f67e <_strtoul_l.constprop.0+0x2e>
 801f72a:	230a      	movs	r3, #10
 801f72c:	e7af      	b.n	801f68e <_strtoul_l.constprop.0+0x3e>
 801f72e:	bf00      	nop
 801f730:	080206d9 	.word	0x080206d9

0801f734 <_strtoul_r>:
 801f734:	f7ff bf8c 	b.w	801f650 <_strtoul_l.constprop.0>

0801f738 <__ascii_wctomb>:
 801f738:	b149      	cbz	r1, 801f74e <__ascii_wctomb+0x16>
 801f73a:	2aff      	cmp	r2, #255	; 0xff
 801f73c:	bf85      	ittet	hi
 801f73e:	238a      	movhi	r3, #138	; 0x8a
 801f740:	6003      	strhi	r3, [r0, #0]
 801f742:	700a      	strbls	r2, [r1, #0]
 801f744:	f04f 30ff 	movhi.w	r0, #4294967295
 801f748:	bf98      	it	ls
 801f74a:	2001      	movls	r0, #1
 801f74c:	4770      	bx	lr
 801f74e:	4608      	mov	r0, r1
 801f750:	4770      	bx	lr
	...

0801f754 <fiprintf>:
 801f754:	b40e      	push	{r1, r2, r3}
 801f756:	b503      	push	{r0, r1, lr}
 801f758:	4601      	mov	r1, r0
 801f75a:	ab03      	add	r3, sp, #12
 801f75c:	4805      	ldr	r0, [pc, #20]	; (801f774 <fiprintf+0x20>)
 801f75e:	f853 2b04 	ldr.w	r2, [r3], #4
 801f762:	6800      	ldr	r0, [r0, #0]
 801f764:	9301      	str	r3, [sp, #4]
 801f766:	f000 f83f 	bl	801f7e8 <_vfiprintf_r>
 801f76a:	b002      	add	sp, #8
 801f76c:	f85d eb04 	ldr.w	lr, [sp], #4
 801f770:	b003      	add	sp, #12
 801f772:	4770      	bx	lr
 801f774:	24000158 	.word	0x24000158

0801f778 <abort>:
 801f778:	b508      	push	{r3, lr}
 801f77a:	2006      	movs	r0, #6
 801f77c:	f000 fa0c 	bl	801fb98 <raise>
 801f780:	2001      	movs	r0, #1
 801f782:	f7e4 fb0d 	bl	8003da0 <_exit>

0801f786 <_malloc_usable_size_r>:
 801f786:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801f78a:	1f18      	subs	r0, r3, #4
 801f78c:	2b00      	cmp	r3, #0
 801f78e:	bfbc      	itt	lt
 801f790:	580b      	ldrlt	r3, [r1, r0]
 801f792:	18c0      	addlt	r0, r0, r3
 801f794:	4770      	bx	lr

0801f796 <__sfputc_r>:
 801f796:	6893      	ldr	r3, [r2, #8]
 801f798:	3b01      	subs	r3, #1
 801f79a:	2b00      	cmp	r3, #0
 801f79c:	b410      	push	{r4}
 801f79e:	6093      	str	r3, [r2, #8]
 801f7a0:	da08      	bge.n	801f7b4 <__sfputc_r+0x1e>
 801f7a2:	6994      	ldr	r4, [r2, #24]
 801f7a4:	42a3      	cmp	r3, r4
 801f7a6:	db01      	blt.n	801f7ac <__sfputc_r+0x16>
 801f7a8:	290a      	cmp	r1, #10
 801f7aa:	d103      	bne.n	801f7b4 <__sfputc_r+0x1e>
 801f7ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 801f7b0:	f000 b934 	b.w	801fa1c <__swbuf_r>
 801f7b4:	6813      	ldr	r3, [r2, #0]
 801f7b6:	1c58      	adds	r0, r3, #1
 801f7b8:	6010      	str	r0, [r2, #0]
 801f7ba:	7019      	strb	r1, [r3, #0]
 801f7bc:	4608      	mov	r0, r1
 801f7be:	f85d 4b04 	ldr.w	r4, [sp], #4
 801f7c2:	4770      	bx	lr

0801f7c4 <__sfputs_r>:
 801f7c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f7c6:	4606      	mov	r6, r0
 801f7c8:	460f      	mov	r7, r1
 801f7ca:	4614      	mov	r4, r2
 801f7cc:	18d5      	adds	r5, r2, r3
 801f7ce:	42ac      	cmp	r4, r5
 801f7d0:	d101      	bne.n	801f7d6 <__sfputs_r+0x12>
 801f7d2:	2000      	movs	r0, #0
 801f7d4:	e007      	b.n	801f7e6 <__sfputs_r+0x22>
 801f7d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 801f7da:	463a      	mov	r2, r7
 801f7dc:	4630      	mov	r0, r6
 801f7de:	f7ff ffda 	bl	801f796 <__sfputc_r>
 801f7e2:	1c43      	adds	r3, r0, #1
 801f7e4:	d1f3      	bne.n	801f7ce <__sfputs_r+0xa>
 801f7e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801f7e8 <_vfiprintf_r>:
 801f7e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f7ec:	460d      	mov	r5, r1
 801f7ee:	b09d      	sub	sp, #116	; 0x74
 801f7f0:	4614      	mov	r4, r2
 801f7f2:	4698      	mov	r8, r3
 801f7f4:	4606      	mov	r6, r0
 801f7f6:	b118      	cbz	r0, 801f800 <_vfiprintf_r+0x18>
 801f7f8:	6a03      	ldr	r3, [r0, #32]
 801f7fa:	b90b      	cbnz	r3, 801f800 <_vfiprintf_r+0x18>
 801f7fc:	f7fc fa22 	bl	801bc44 <__sinit>
 801f800:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801f802:	07d9      	lsls	r1, r3, #31
 801f804:	d405      	bmi.n	801f812 <_vfiprintf_r+0x2a>
 801f806:	89ab      	ldrh	r3, [r5, #12]
 801f808:	059a      	lsls	r2, r3, #22
 801f80a:	d402      	bmi.n	801f812 <_vfiprintf_r+0x2a>
 801f80c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801f80e:	f7fc fb5e 	bl	801bece <__retarget_lock_acquire_recursive>
 801f812:	89ab      	ldrh	r3, [r5, #12]
 801f814:	071b      	lsls	r3, r3, #28
 801f816:	d501      	bpl.n	801f81c <_vfiprintf_r+0x34>
 801f818:	692b      	ldr	r3, [r5, #16]
 801f81a:	b99b      	cbnz	r3, 801f844 <_vfiprintf_r+0x5c>
 801f81c:	4629      	mov	r1, r5
 801f81e:	4630      	mov	r0, r6
 801f820:	f000 f93a 	bl	801fa98 <__swsetup_r>
 801f824:	b170      	cbz	r0, 801f844 <_vfiprintf_r+0x5c>
 801f826:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801f828:	07dc      	lsls	r4, r3, #31
 801f82a:	d504      	bpl.n	801f836 <_vfiprintf_r+0x4e>
 801f82c:	f04f 30ff 	mov.w	r0, #4294967295
 801f830:	b01d      	add	sp, #116	; 0x74
 801f832:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f836:	89ab      	ldrh	r3, [r5, #12]
 801f838:	0598      	lsls	r0, r3, #22
 801f83a:	d4f7      	bmi.n	801f82c <_vfiprintf_r+0x44>
 801f83c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801f83e:	f7fc fb47 	bl	801bed0 <__retarget_lock_release_recursive>
 801f842:	e7f3      	b.n	801f82c <_vfiprintf_r+0x44>
 801f844:	2300      	movs	r3, #0
 801f846:	9309      	str	r3, [sp, #36]	; 0x24
 801f848:	2320      	movs	r3, #32
 801f84a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801f84e:	f8cd 800c 	str.w	r8, [sp, #12]
 801f852:	2330      	movs	r3, #48	; 0x30
 801f854:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 801fa08 <_vfiprintf_r+0x220>
 801f858:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801f85c:	f04f 0901 	mov.w	r9, #1
 801f860:	4623      	mov	r3, r4
 801f862:	469a      	mov	sl, r3
 801f864:	f813 2b01 	ldrb.w	r2, [r3], #1
 801f868:	b10a      	cbz	r2, 801f86e <_vfiprintf_r+0x86>
 801f86a:	2a25      	cmp	r2, #37	; 0x25
 801f86c:	d1f9      	bne.n	801f862 <_vfiprintf_r+0x7a>
 801f86e:	ebba 0b04 	subs.w	fp, sl, r4
 801f872:	d00b      	beq.n	801f88c <_vfiprintf_r+0xa4>
 801f874:	465b      	mov	r3, fp
 801f876:	4622      	mov	r2, r4
 801f878:	4629      	mov	r1, r5
 801f87a:	4630      	mov	r0, r6
 801f87c:	f7ff ffa2 	bl	801f7c4 <__sfputs_r>
 801f880:	3001      	adds	r0, #1
 801f882:	f000 80a9 	beq.w	801f9d8 <_vfiprintf_r+0x1f0>
 801f886:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801f888:	445a      	add	r2, fp
 801f88a:	9209      	str	r2, [sp, #36]	; 0x24
 801f88c:	f89a 3000 	ldrb.w	r3, [sl]
 801f890:	2b00      	cmp	r3, #0
 801f892:	f000 80a1 	beq.w	801f9d8 <_vfiprintf_r+0x1f0>
 801f896:	2300      	movs	r3, #0
 801f898:	f04f 32ff 	mov.w	r2, #4294967295
 801f89c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801f8a0:	f10a 0a01 	add.w	sl, sl, #1
 801f8a4:	9304      	str	r3, [sp, #16]
 801f8a6:	9307      	str	r3, [sp, #28]
 801f8a8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801f8ac:	931a      	str	r3, [sp, #104]	; 0x68
 801f8ae:	4654      	mov	r4, sl
 801f8b0:	2205      	movs	r2, #5
 801f8b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 801f8b6:	4854      	ldr	r0, [pc, #336]	; (801fa08 <_vfiprintf_r+0x220>)
 801f8b8:	f7e0 fd3a 	bl	8000330 <memchr>
 801f8bc:	9a04      	ldr	r2, [sp, #16]
 801f8be:	b9d8      	cbnz	r0, 801f8f8 <_vfiprintf_r+0x110>
 801f8c0:	06d1      	lsls	r1, r2, #27
 801f8c2:	bf44      	itt	mi
 801f8c4:	2320      	movmi	r3, #32
 801f8c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801f8ca:	0713      	lsls	r3, r2, #28
 801f8cc:	bf44      	itt	mi
 801f8ce:	232b      	movmi	r3, #43	; 0x2b
 801f8d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801f8d4:	f89a 3000 	ldrb.w	r3, [sl]
 801f8d8:	2b2a      	cmp	r3, #42	; 0x2a
 801f8da:	d015      	beq.n	801f908 <_vfiprintf_r+0x120>
 801f8dc:	9a07      	ldr	r2, [sp, #28]
 801f8de:	4654      	mov	r4, sl
 801f8e0:	2000      	movs	r0, #0
 801f8e2:	f04f 0c0a 	mov.w	ip, #10
 801f8e6:	4621      	mov	r1, r4
 801f8e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 801f8ec:	3b30      	subs	r3, #48	; 0x30
 801f8ee:	2b09      	cmp	r3, #9
 801f8f0:	d94d      	bls.n	801f98e <_vfiprintf_r+0x1a6>
 801f8f2:	b1b0      	cbz	r0, 801f922 <_vfiprintf_r+0x13a>
 801f8f4:	9207      	str	r2, [sp, #28]
 801f8f6:	e014      	b.n	801f922 <_vfiprintf_r+0x13a>
 801f8f8:	eba0 0308 	sub.w	r3, r0, r8
 801f8fc:	fa09 f303 	lsl.w	r3, r9, r3
 801f900:	4313      	orrs	r3, r2
 801f902:	9304      	str	r3, [sp, #16]
 801f904:	46a2      	mov	sl, r4
 801f906:	e7d2      	b.n	801f8ae <_vfiprintf_r+0xc6>
 801f908:	9b03      	ldr	r3, [sp, #12]
 801f90a:	1d19      	adds	r1, r3, #4
 801f90c:	681b      	ldr	r3, [r3, #0]
 801f90e:	9103      	str	r1, [sp, #12]
 801f910:	2b00      	cmp	r3, #0
 801f912:	bfbb      	ittet	lt
 801f914:	425b      	neglt	r3, r3
 801f916:	f042 0202 	orrlt.w	r2, r2, #2
 801f91a:	9307      	strge	r3, [sp, #28]
 801f91c:	9307      	strlt	r3, [sp, #28]
 801f91e:	bfb8      	it	lt
 801f920:	9204      	strlt	r2, [sp, #16]
 801f922:	7823      	ldrb	r3, [r4, #0]
 801f924:	2b2e      	cmp	r3, #46	; 0x2e
 801f926:	d10c      	bne.n	801f942 <_vfiprintf_r+0x15a>
 801f928:	7863      	ldrb	r3, [r4, #1]
 801f92a:	2b2a      	cmp	r3, #42	; 0x2a
 801f92c:	d134      	bne.n	801f998 <_vfiprintf_r+0x1b0>
 801f92e:	9b03      	ldr	r3, [sp, #12]
 801f930:	1d1a      	adds	r2, r3, #4
 801f932:	681b      	ldr	r3, [r3, #0]
 801f934:	9203      	str	r2, [sp, #12]
 801f936:	2b00      	cmp	r3, #0
 801f938:	bfb8      	it	lt
 801f93a:	f04f 33ff 	movlt.w	r3, #4294967295
 801f93e:	3402      	adds	r4, #2
 801f940:	9305      	str	r3, [sp, #20]
 801f942:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 801fa18 <_vfiprintf_r+0x230>
 801f946:	7821      	ldrb	r1, [r4, #0]
 801f948:	2203      	movs	r2, #3
 801f94a:	4650      	mov	r0, sl
 801f94c:	f7e0 fcf0 	bl	8000330 <memchr>
 801f950:	b138      	cbz	r0, 801f962 <_vfiprintf_r+0x17a>
 801f952:	9b04      	ldr	r3, [sp, #16]
 801f954:	eba0 000a 	sub.w	r0, r0, sl
 801f958:	2240      	movs	r2, #64	; 0x40
 801f95a:	4082      	lsls	r2, r0
 801f95c:	4313      	orrs	r3, r2
 801f95e:	3401      	adds	r4, #1
 801f960:	9304      	str	r3, [sp, #16]
 801f962:	f814 1b01 	ldrb.w	r1, [r4], #1
 801f966:	4829      	ldr	r0, [pc, #164]	; (801fa0c <_vfiprintf_r+0x224>)
 801f968:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801f96c:	2206      	movs	r2, #6
 801f96e:	f7e0 fcdf 	bl	8000330 <memchr>
 801f972:	2800      	cmp	r0, #0
 801f974:	d03f      	beq.n	801f9f6 <_vfiprintf_r+0x20e>
 801f976:	4b26      	ldr	r3, [pc, #152]	; (801fa10 <_vfiprintf_r+0x228>)
 801f978:	bb1b      	cbnz	r3, 801f9c2 <_vfiprintf_r+0x1da>
 801f97a:	9b03      	ldr	r3, [sp, #12]
 801f97c:	3307      	adds	r3, #7
 801f97e:	f023 0307 	bic.w	r3, r3, #7
 801f982:	3308      	adds	r3, #8
 801f984:	9303      	str	r3, [sp, #12]
 801f986:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801f988:	443b      	add	r3, r7
 801f98a:	9309      	str	r3, [sp, #36]	; 0x24
 801f98c:	e768      	b.n	801f860 <_vfiprintf_r+0x78>
 801f98e:	fb0c 3202 	mla	r2, ip, r2, r3
 801f992:	460c      	mov	r4, r1
 801f994:	2001      	movs	r0, #1
 801f996:	e7a6      	b.n	801f8e6 <_vfiprintf_r+0xfe>
 801f998:	2300      	movs	r3, #0
 801f99a:	3401      	adds	r4, #1
 801f99c:	9305      	str	r3, [sp, #20]
 801f99e:	4619      	mov	r1, r3
 801f9a0:	f04f 0c0a 	mov.w	ip, #10
 801f9a4:	4620      	mov	r0, r4
 801f9a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 801f9aa:	3a30      	subs	r2, #48	; 0x30
 801f9ac:	2a09      	cmp	r2, #9
 801f9ae:	d903      	bls.n	801f9b8 <_vfiprintf_r+0x1d0>
 801f9b0:	2b00      	cmp	r3, #0
 801f9b2:	d0c6      	beq.n	801f942 <_vfiprintf_r+0x15a>
 801f9b4:	9105      	str	r1, [sp, #20]
 801f9b6:	e7c4      	b.n	801f942 <_vfiprintf_r+0x15a>
 801f9b8:	fb0c 2101 	mla	r1, ip, r1, r2
 801f9bc:	4604      	mov	r4, r0
 801f9be:	2301      	movs	r3, #1
 801f9c0:	e7f0      	b.n	801f9a4 <_vfiprintf_r+0x1bc>
 801f9c2:	ab03      	add	r3, sp, #12
 801f9c4:	9300      	str	r3, [sp, #0]
 801f9c6:	462a      	mov	r2, r5
 801f9c8:	4b12      	ldr	r3, [pc, #72]	; (801fa14 <_vfiprintf_r+0x22c>)
 801f9ca:	a904      	add	r1, sp, #16
 801f9cc:	4630      	mov	r0, r6
 801f9ce:	f7fb faff 	bl	801afd0 <_printf_float>
 801f9d2:	4607      	mov	r7, r0
 801f9d4:	1c78      	adds	r0, r7, #1
 801f9d6:	d1d6      	bne.n	801f986 <_vfiprintf_r+0x19e>
 801f9d8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801f9da:	07d9      	lsls	r1, r3, #31
 801f9dc:	d405      	bmi.n	801f9ea <_vfiprintf_r+0x202>
 801f9de:	89ab      	ldrh	r3, [r5, #12]
 801f9e0:	059a      	lsls	r2, r3, #22
 801f9e2:	d402      	bmi.n	801f9ea <_vfiprintf_r+0x202>
 801f9e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801f9e6:	f7fc fa73 	bl	801bed0 <__retarget_lock_release_recursive>
 801f9ea:	89ab      	ldrh	r3, [r5, #12]
 801f9ec:	065b      	lsls	r3, r3, #25
 801f9ee:	f53f af1d 	bmi.w	801f82c <_vfiprintf_r+0x44>
 801f9f2:	9809      	ldr	r0, [sp, #36]	; 0x24
 801f9f4:	e71c      	b.n	801f830 <_vfiprintf_r+0x48>
 801f9f6:	ab03      	add	r3, sp, #12
 801f9f8:	9300      	str	r3, [sp, #0]
 801f9fa:	462a      	mov	r2, r5
 801f9fc:	4b05      	ldr	r3, [pc, #20]	; (801fa14 <_vfiprintf_r+0x22c>)
 801f9fe:	a904      	add	r1, sp, #16
 801fa00:	4630      	mov	r0, r6
 801fa02:	f7fb fd6d 	bl	801b4e0 <_printf_i>
 801fa06:	e7e4      	b.n	801f9d2 <_vfiprintf_r+0x1ea>
 801fa08:	080207d9 	.word	0x080207d9
 801fa0c:	080207e3 	.word	0x080207e3
 801fa10:	0801afd1 	.word	0x0801afd1
 801fa14:	0801f7c5 	.word	0x0801f7c5
 801fa18:	080207df 	.word	0x080207df

0801fa1c <__swbuf_r>:
 801fa1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801fa1e:	460e      	mov	r6, r1
 801fa20:	4614      	mov	r4, r2
 801fa22:	4605      	mov	r5, r0
 801fa24:	b118      	cbz	r0, 801fa2e <__swbuf_r+0x12>
 801fa26:	6a03      	ldr	r3, [r0, #32]
 801fa28:	b90b      	cbnz	r3, 801fa2e <__swbuf_r+0x12>
 801fa2a:	f7fc f90b 	bl	801bc44 <__sinit>
 801fa2e:	69a3      	ldr	r3, [r4, #24]
 801fa30:	60a3      	str	r3, [r4, #8]
 801fa32:	89a3      	ldrh	r3, [r4, #12]
 801fa34:	071a      	lsls	r2, r3, #28
 801fa36:	d525      	bpl.n	801fa84 <__swbuf_r+0x68>
 801fa38:	6923      	ldr	r3, [r4, #16]
 801fa3a:	b31b      	cbz	r3, 801fa84 <__swbuf_r+0x68>
 801fa3c:	6823      	ldr	r3, [r4, #0]
 801fa3e:	6922      	ldr	r2, [r4, #16]
 801fa40:	1a98      	subs	r0, r3, r2
 801fa42:	6963      	ldr	r3, [r4, #20]
 801fa44:	b2f6      	uxtb	r6, r6
 801fa46:	4283      	cmp	r3, r0
 801fa48:	4637      	mov	r7, r6
 801fa4a:	dc04      	bgt.n	801fa56 <__swbuf_r+0x3a>
 801fa4c:	4621      	mov	r1, r4
 801fa4e:	4628      	mov	r0, r5
 801fa50:	f7ff f950 	bl	801ecf4 <_fflush_r>
 801fa54:	b9e0      	cbnz	r0, 801fa90 <__swbuf_r+0x74>
 801fa56:	68a3      	ldr	r3, [r4, #8]
 801fa58:	3b01      	subs	r3, #1
 801fa5a:	60a3      	str	r3, [r4, #8]
 801fa5c:	6823      	ldr	r3, [r4, #0]
 801fa5e:	1c5a      	adds	r2, r3, #1
 801fa60:	6022      	str	r2, [r4, #0]
 801fa62:	701e      	strb	r6, [r3, #0]
 801fa64:	6962      	ldr	r2, [r4, #20]
 801fa66:	1c43      	adds	r3, r0, #1
 801fa68:	429a      	cmp	r2, r3
 801fa6a:	d004      	beq.n	801fa76 <__swbuf_r+0x5a>
 801fa6c:	89a3      	ldrh	r3, [r4, #12]
 801fa6e:	07db      	lsls	r3, r3, #31
 801fa70:	d506      	bpl.n	801fa80 <__swbuf_r+0x64>
 801fa72:	2e0a      	cmp	r6, #10
 801fa74:	d104      	bne.n	801fa80 <__swbuf_r+0x64>
 801fa76:	4621      	mov	r1, r4
 801fa78:	4628      	mov	r0, r5
 801fa7a:	f7ff f93b 	bl	801ecf4 <_fflush_r>
 801fa7e:	b938      	cbnz	r0, 801fa90 <__swbuf_r+0x74>
 801fa80:	4638      	mov	r0, r7
 801fa82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801fa84:	4621      	mov	r1, r4
 801fa86:	4628      	mov	r0, r5
 801fa88:	f000 f806 	bl	801fa98 <__swsetup_r>
 801fa8c:	2800      	cmp	r0, #0
 801fa8e:	d0d5      	beq.n	801fa3c <__swbuf_r+0x20>
 801fa90:	f04f 37ff 	mov.w	r7, #4294967295
 801fa94:	e7f4      	b.n	801fa80 <__swbuf_r+0x64>
	...

0801fa98 <__swsetup_r>:
 801fa98:	b538      	push	{r3, r4, r5, lr}
 801fa9a:	4b2a      	ldr	r3, [pc, #168]	; (801fb44 <__swsetup_r+0xac>)
 801fa9c:	4605      	mov	r5, r0
 801fa9e:	6818      	ldr	r0, [r3, #0]
 801faa0:	460c      	mov	r4, r1
 801faa2:	b118      	cbz	r0, 801faac <__swsetup_r+0x14>
 801faa4:	6a03      	ldr	r3, [r0, #32]
 801faa6:	b90b      	cbnz	r3, 801faac <__swsetup_r+0x14>
 801faa8:	f7fc f8cc 	bl	801bc44 <__sinit>
 801faac:	89a3      	ldrh	r3, [r4, #12]
 801faae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801fab2:	0718      	lsls	r0, r3, #28
 801fab4:	d422      	bmi.n	801fafc <__swsetup_r+0x64>
 801fab6:	06d9      	lsls	r1, r3, #27
 801fab8:	d407      	bmi.n	801faca <__swsetup_r+0x32>
 801faba:	2309      	movs	r3, #9
 801fabc:	602b      	str	r3, [r5, #0]
 801fabe:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801fac2:	81a3      	strh	r3, [r4, #12]
 801fac4:	f04f 30ff 	mov.w	r0, #4294967295
 801fac8:	e034      	b.n	801fb34 <__swsetup_r+0x9c>
 801faca:	0758      	lsls	r0, r3, #29
 801facc:	d512      	bpl.n	801faf4 <__swsetup_r+0x5c>
 801face:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801fad0:	b141      	cbz	r1, 801fae4 <__swsetup_r+0x4c>
 801fad2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801fad6:	4299      	cmp	r1, r3
 801fad8:	d002      	beq.n	801fae0 <__swsetup_r+0x48>
 801fada:	4628      	mov	r0, r5
 801fadc:	f7fd f80c 	bl	801caf8 <_free_r>
 801fae0:	2300      	movs	r3, #0
 801fae2:	6363      	str	r3, [r4, #52]	; 0x34
 801fae4:	89a3      	ldrh	r3, [r4, #12]
 801fae6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801faea:	81a3      	strh	r3, [r4, #12]
 801faec:	2300      	movs	r3, #0
 801faee:	6063      	str	r3, [r4, #4]
 801faf0:	6923      	ldr	r3, [r4, #16]
 801faf2:	6023      	str	r3, [r4, #0]
 801faf4:	89a3      	ldrh	r3, [r4, #12]
 801faf6:	f043 0308 	orr.w	r3, r3, #8
 801fafa:	81a3      	strh	r3, [r4, #12]
 801fafc:	6923      	ldr	r3, [r4, #16]
 801fafe:	b94b      	cbnz	r3, 801fb14 <__swsetup_r+0x7c>
 801fb00:	89a3      	ldrh	r3, [r4, #12]
 801fb02:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801fb06:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801fb0a:	d003      	beq.n	801fb14 <__swsetup_r+0x7c>
 801fb0c:	4621      	mov	r1, r4
 801fb0e:	4628      	mov	r0, r5
 801fb10:	f000 f884 	bl	801fc1c <__smakebuf_r>
 801fb14:	89a0      	ldrh	r0, [r4, #12]
 801fb16:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801fb1a:	f010 0301 	ands.w	r3, r0, #1
 801fb1e:	d00a      	beq.n	801fb36 <__swsetup_r+0x9e>
 801fb20:	2300      	movs	r3, #0
 801fb22:	60a3      	str	r3, [r4, #8]
 801fb24:	6963      	ldr	r3, [r4, #20]
 801fb26:	425b      	negs	r3, r3
 801fb28:	61a3      	str	r3, [r4, #24]
 801fb2a:	6923      	ldr	r3, [r4, #16]
 801fb2c:	b943      	cbnz	r3, 801fb40 <__swsetup_r+0xa8>
 801fb2e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801fb32:	d1c4      	bne.n	801fabe <__swsetup_r+0x26>
 801fb34:	bd38      	pop	{r3, r4, r5, pc}
 801fb36:	0781      	lsls	r1, r0, #30
 801fb38:	bf58      	it	pl
 801fb3a:	6963      	ldrpl	r3, [r4, #20]
 801fb3c:	60a3      	str	r3, [r4, #8]
 801fb3e:	e7f4      	b.n	801fb2a <__swsetup_r+0x92>
 801fb40:	2000      	movs	r0, #0
 801fb42:	e7f7      	b.n	801fb34 <__swsetup_r+0x9c>
 801fb44:	24000158 	.word	0x24000158

0801fb48 <_raise_r>:
 801fb48:	291f      	cmp	r1, #31
 801fb4a:	b538      	push	{r3, r4, r5, lr}
 801fb4c:	4604      	mov	r4, r0
 801fb4e:	460d      	mov	r5, r1
 801fb50:	d904      	bls.n	801fb5c <_raise_r+0x14>
 801fb52:	2316      	movs	r3, #22
 801fb54:	6003      	str	r3, [r0, #0]
 801fb56:	f04f 30ff 	mov.w	r0, #4294967295
 801fb5a:	bd38      	pop	{r3, r4, r5, pc}
 801fb5c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 801fb5e:	b112      	cbz	r2, 801fb66 <_raise_r+0x1e>
 801fb60:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801fb64:	b94b      	cbnz	r3, 801fb7a <_raise_r+0x32>
 801fb66:	4620      	mov	r0, r4
 801fb68:	f000 f830 	bl	801fbcc <_getpid_r>
 801fb6c:	462a      	mov	r2, r5
 801fb6e:	4601      	mov	r1, r0
 801fb70:	4620      	mov	r0, r4
 801fb72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801fb76:	f000 b817 	b.w	801fba8 <_kill_r>
 801fb7a:	2b01      	cmp	r3, #1
 801fb7c:	d00a      	beq.n	801fb94 <_raise_r+0x4c>
 801fb7e:	1c59      	adds	r1, r3, #1
 801fb80:	d103      	bne.n	801fb8a <_raise_r+0x42>
 801fb82:	2316      	movs	r3, #22
 801fb84:	6003      	str	r3, [r0, #0]
 801fb86:	2001      	movs	r0, #1
 801fb88:	e7e7      	b.n	801fb5a <_raise_r+0x12>
 801fb8a:	2400      	movs	r4, #0
 801fb8c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801fb90:	4628      	mov	r0, r5
 801fb92:	4798      	blx	r3
 801fb94:	2000      	movs	r0, #0
 801fb96:	e7e0      	b.n	801fb5a <_raise_r+0x12>

0801fb98 <raise>:
 801fb98:	4b02      	ldr	r3, [pc, #8]	; (801fba4 <raise+0xc>)
 801fb9a:	4601      	mov	r1, r0
 801fb9c:	6818      	ldr	r0, [r3, #0]
 801fb9e:	f7ff bfd3 	b.w	801fb48 <_raise_r>
 801fba2:	bf00      	nop
 801fba4:	24000158 	.word	0x24000158

0801fba8 <_kill_r>:
 801fba8:	b538      	push	{r3, r4, r5, lr}
 801fbaa:	4d07      	ldr	r5, [pc, #28]	; (801fbc8 <_kill_r+0x20>)
 801fbac:	2300      	movs	r3, #0
 801fbae:	4604      	mov	r4, r0
 801fbb0:	4608      	mov	r0, r1
 801fbb2:	4611      	mov	r1, r2
 801fbb4:	602b      	str	r3, [r5, #0]
 801fbb6:	f7e4 f8e3 	bl	8003d80 <_kill>
 801fbba:	1c43      	adds	r3, r0, #1
 801fbbc:	d102      	bne.n	801fbc4 <_kill_r+0x1c>
 801fbbe:	682b      	ldr	r3, [r5, #0]
 801fbc0:	b103      	cbz	r3, 801fbc4 <_kill_r+0x1c>
 801fbc2:	6023      	str	r3, [r4, #0]
 801fbc4:	bd38      	pop	{r3, r4, r5, pc}
 801fbc6:	bf00      	nop
 801fbc8:	24003620 	.word	0x24003620

0801fbcc <_getpid_r>:
 801fbcc:	f7e4 b8d0 	b.w	8003d70 <_getpid>

0801fbd0 <__swhatbuf_r>:
 801fbd0:	b570      	push	{r4, r5, r6, lr}
 801fbd2:	460c      	mov	r4, r1
 801fbd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801fbd8:	2900      	cmp	r1, #0
 801fbda:	b096      	sub	sp, #88	; 0x58
 801fbdc:	4615      	mov	r5, r2
 801fbde:	461e      	mov	r6, r3
 801fbe0:	da0d      	bge.n	801fbfe <__swhatbuf_r+0x2e>
 801fbe2:	89a3      	ldrh	r3, [r4, #12]
 801fbe4:	f013 0f80 	tst.w	r3, #128	; 0x80
 801fbe8:	f04f 0100 	mov.w	r1, #0
 801fbec:	bf0c      	ite	eq
 801fbee:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 801fbf2:	2340      	movne	r3, #64	; 0x40
 801fbf4:	2000      	movs	r0, #0
 801fbf6:	6031      	str	r1, [r6, #0]
 801fbf8:	602b      	str	r3, [r5, #0]
 801fbfa:	b016      	add	sp, #88	; 0x58
 801fbfc:	bd70      	pop	{r4, r5, r6, pc}
 801fbfe:	466a      	mov	r2, sp
 801fc00:	f000 f848 	bl	801fc94 <_fstat_r>
 801fc04:	2800      	cmp	r0, #0
 801fc06:	dbec      	blt.n	801fbe2 <__swhatbuf_r+0x12>
 801fc08:	9901      	ldr	r1, [sp, #4]
 801fc0a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 801fc0e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 801fc12:	4259      	negs	r1, r3
 801fc14:	4159      	adcs	r1, r3
 801fc16:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801fc1a:	e7eb      	b.n	801fbf4 <__swhatbuf_r+0x24>

0801fc1c <__smakebuf_r>:
 801fc1c:	898b      	ldrh	r3, [r1, #12]
 801fc1e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801fc20:	079d      	lsls	r5, r3, #30
 801fc22:	4606      	mov	r6, r0
 801fc24:	460c      	mov	r4, r1
 801fc26:	d507      	bpl.n	801fc38 <__smakebuf_r+0x1c>
 801fc28:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801fc2c:	6023      	str	r3, [r4, #0]
 801fc2e:	6123      	str	r3, [r4, #16]
 801fc30:	2301      	movs	r3, #1
 801fc32:	6163      	str	r3, [r4, #20]
 801fc34:	b002      	add	sp, #8
 801fc36:	bd70      	pop	{r4, r5, r6, pc}
 801fc38:	ab01      	add	r3, sp, #4
 801fc3a:	466a      	mov	r2, sp
 801fc3c:	f7ff ffc8 	bl	801fbd0 <__swhatbuf_r>
 801fc40:	9900      	ldr	r1, [sp, #0]
 801fc42:	4605      	mov	r5, r0
 801fc44:	4630      	mov	r0, r6
 801fc46:	f7fc ffcb 	bl	801cbe0 <_malloc_r>
 801fc4a:	b948      	cbnz	r0, 801fc60 <__smakebuf_r+0x44>
 801fc4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801fc50:	059a      	lsls	r2, r3, #22
 801fc52:	d4ef      	bmi.n	801fc34 <__smakebuf_r+0x18>
 801fc54:	f023 0303 	bic.w	r3, r3, #3
 801fc58:	f043 0302 	orr.w	r3, r3, #2
 801fc5c:	81a3      	strh	r3, [r4, #12]
 801fc5e:	e7e3      	b.n	801fc28 <__smakebuf_r+0xc>
 801fc60:	89a3      	ldrh	r3, [r4, #12]
 801fc62:	6020      	str	r0, [r4, #0]
 801fc64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801fc68:	81a3      	strh	r3, [r4, #12]
 801fc6a:	9b00      	ldr	r3, [sp, #0]
 801fc6c:	6163      	str	r3, [r4, #20]
 801fc6e:	9b01      	ldr	r3, [sp, #4]
 801fc70:	6120      	str	r0, [r4, #16]
 801fc72:	b15b      	cbz	r3, 801fc8c <__smakebuf_r+0x70>
 801fc74:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801fc78:	4630      	mov	r0, r6
 801fc7a:	f000 f81d 	bl	801fcb8 <_isatty_r>
 801fc7e:	b128      	cbz	r0, 801fc8c <__smakebuf_r+0x70>
 801fc80:	89a3      	ldrh	r3, [r4, #12]
 801fc82:	f023 0303 	bic.w	r3, r3, #3
 801fc86:	f043 0301 	orr.w	r3, r3, #1
 801fc8a:	81a3      	strh	r3, [r4, #12]
 801fc8c:	89a3      	ldrh	r3, [r4, #12]
 801fc8e:	431d      	orrs	r5, r3
 801fc90:	81a5      	strh	r5, [r4, #12]
 801fc92:	e7cf      	b.n	801fc34 <__smakebuf_r+0x18>

0801fc94 <_fstat_r>:
 801fc94:	b538      	push	{r3, r4, r5, lr}
 801fc96:	4d07      	ldr	r5, [pc, #28]	; (801fcb4 <_fstat_r+0x20>)
 801fc98:	2300      	movs	r3, #0
 801fc9a:	4604      	mov	r4, r0
 801fc9c:	4608      	mov	r0, r1
 801fc9e:	4611      	mov	r1, r2
 801fca0:	602b      	str	r3, [r5, #0]
 801fca2:	f7e4 f8cc 	bl	8003e3e <_fstat>
 801fca6:	1c43      	adds	r3, r0, #1
 801fca8:	d102      	bne.n	801fcb0 <_fstat_r+0x1c>
 801fcaa:	682b      	ldr	r3, [r5, #0]
 801fcac:	b103      	cbz	r3, 801fcb0 <_fstat_r+0x1c>
 801fcae:	6023      	str	r3, [r4, #0]
 801fcb0:	bd38      	pop	{r3, r4, r5, pc}
 801fcb2:	bf00      	nop
 801fcb4:	24003620 	.word	0x24003620

0801fcb8 <_isatty_r>:
 801fcb8:	b538      	push	{r3, r4, r5, lr}
 801fcba:	4d06      	ldr	r5, [pc, #24]	; (801fcd4 <_isatty_r+0x1c>)
 801fcbc:	2300      	movs	r3, #0
 801fcbe:	4604      	mov	r4, r0
 801fcc0:	4608      	mov	r0, r1
 801fcc2:	602b      	str	r3, [r5, #0]
 801fcc4:	f7e4 f8cb 	bl	8003e5e <_isatty>
 801fcc8:	1c43      	adds	r3, r0, #1
 801fcca:	d102      	bne.n	801fcd2 <_isatty_r+0x1a>
 801fccc:	682b      	ldr	r3, [r5, #0]
 801fcce:	b103      	cbz	r3, 801fcd2 <_isatty_r+0x1a>
 801fcd0:	6023      	str	r3, [r4, #0]
 801fcd2:	bd38      	pop	{r3, r4, r5, pc}
 801fcd4:	24003620 	.word	0x24003620

0801fcd8 <_init>:
 801fcd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801fcda:	bf00      	nop
 801fcdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801fcde:	bc08      	pop	{r3}
 801fce0:	469e      	mov	lr, r3
 801fce2:	4770      	bx	lr

0801fce4 <_fini>:
 801fce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801fce6:	bf00      	nop
 801fce8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801fcea:	bc08      	pop	{r3}
 801fcec:	469e      	mov	lr, r3
 801fcee:	4770      	bx	lr
