# do Eighth.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module control_unit_for_4op_BO
# 
# Top level modules:
# 	control_unit_for_4op_BO
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module control_unit_for_4op_BO_vlg_sample_tst
# -- Compiling module control_unit_for_4op_BO_vlg_check_tst
# ** Warning: test_alu_for_4op.vwf.vt(591): (vlog-2576) [BSOB] - Bit-select into 'y_expected_prev' is out of bounds.
# 
# ** Warning: test_alu_for_4op.vwf.vt(591): (vlog-2576) [BSOB] - Bit-select into 'y_prev' is out of bounds.
# 
# ** Warning: test_alu_for_4op.vwf.vt(591): (vlog-2576) [BSOB] - Bit-select into 'y_expected_prev' is out of bounds.
# 
# ** Warning: test_alu_for_4op.vwf.vt(592): (vlog-2576) [BSOB] - Bit-select into 'y_expected_prev' is out of bounds.
# 
# ** Warning: test_alu_for_4op.vwf.vt(592): (vlog-2576) [BSOB] - Bit-select into 'last_y_exp' is out of bounds.
# 
# ** Warning: test_alu_for_4op.vwf.vt(601): (vlog-2576) [BSOB] - Bit-select into 'last_y_exp' is out of bounds.
# 
# ** Warning: test_alu_for_4op.vwf.vt(601): (vlog-2576) [BSOB] - Bit-select into 'y_expected_prev' is out of bounds.
# 
# -- Compiling module control_unit_for_4op_BO_vlg_vec_tst
# 
# Top level modules:
# 	control_unit_for_4op_BO_vlg_vec_tst
# vsim -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.control_unit_for_4op_BO_vlg_vec_tst 
# Loading work.control_unit_for_4op_BO_vlg_vec_tst
# Loading work.control_unit_for_4op_BO
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading altera_ver.dffeas
# Loading work.control_unit_for_4op_BO_vlg_sample_tst
# Loading work.control_unit_for_4op_BO_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# ERROR! Vector Mismatch for output port y[4] :: @time = 1000000.000 ps
#      Expected value = 0000000000
#      Real value = 0001101000
# ERROR! Vector Mismatch for output port y[6] :: @time = 1000000.000 ps
#      Expected value = 0000000000
#      Real value = 0001101000
# ERROR! Vector Mismatch for output port y[7] :: @time = 1000000.000 ps
#      Expected value = 0000000000
#      Real value = 0001101000
# ERROR! Vector Mismatch for output port y[1] :: @time = 1140000.000 ps
#      Expected value = 0000000000
#      Real value = 0011000111
# ERROR! Vector Mismatch for output port y[2] :: @time = 1140000.000 ps
#      Expected value = 0000000000
#      Real value = 0011000111
# ERROR! Vector Mismatch for output port y[3] :: @time = 1140000.000 ps
#      Expected value = 0000000000
#      Real value = 0011000111
# ERROR! Vector Mismatch for output port y[8] :: @time = 1140000.000 ps
#      Expected value = 0000000000
#      Real value = 0011000111
# ERROR! Vector Mismatch for output port y[5] :: @time = 1840000.000 ps
#      Expected value = 0000000000
#      Real value = 0001110000
# ERROR! Vector Mismatch for output port next_state_out[1] :: @time = 2000000.000 ps
#      Expected value = x00
#      Real value = 010
# ERROR! Vector Mismatch for output port s_out[0] :: @time = 2000000.000 ps
#      Expected value = x00
#      Real value = 001
# ERROR! Vector Mismatch for output port rr[0] :: @time = 2040000.000 ps
#      Expected value = 00000000
#      Real value = 11111101
# ERROR! Vector Mismatch for output port rr[2] :: @time = 2040000.000 ps
#      Expected value = 00000000
#      Real value = 11111101
# ERROR! Vector Mismatch for output port rr[3] :: @time = 2040000.000 ps
#      Expected value = 00000000
#      Real value = 11111101
# ERROR! Vector Mismatch for output port rr[4] :: @time = 2040000.000 ps
#      Expected value = 00000000
#      Real value = 11111101
# ERROR! Vector Mismatch for output port rr[5] :: @time = 2040000.000 ps
#      Expected value = 00000000
#      Real value = 11111101
# ERROR! Vector Mismatch for output port rr[6] :: @time = 2040000.000 ps
#      Expected value = 00000000
#      Real value = 11111101
# ERROR! Vector Mismatch for output port rr[7] :: @time = 2040000.000 ps
#      Expected value = 00000000
#      Real value = 11111101
# ERROR! Vector Mismatch for output port s_out[1] :: @time = 2040000.000 ps
#      Expected value = x00
#      Real value = 010
# ERROR! Vector Mismatch for output port sko :: @time = 2080000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port next_state_out[0] :: @time = 2140000.000 ps
#      Expected value = x00
#      Real value = 001
# ERROR! Vector Mismatch for output port rr[1] :: @time = 2200000.000 ps
#      Expected value = 00000000
#      Real value = 11110110
# ERROR! Vector Mismatch for output port y[9] :: @time = 2520000.000 ps
#      Expected value = 0000000000
#      Real value = 0101110000
#          22 mismatched vectors : Simulation failed !
# ** Note: $finish    : test_alu_for_4op.vwf.vt(732)
#    Time: 3 us  Iteration: 0  Instance: /control_unit_for_4op_BO_vlg_vec_tst/tb_out
