// Seed: 883524075
module module_0;
  wire id_1;
  wire id_2;
  parameter id_3 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd5
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  module_0 modCall_1 ();
  inout logic [7:0] id_2;
  input wire id_1;
  assign id_2[!id_3] = -1 ? -1 : "";
endmodule
module module_2 (
    input  tri id_0,
    output tri id_1
);
  assign id_1 = id_0;
  wire id_3;
  wire id_4;
  module_0 modCall_1 ();
  logic id_5;
  ;
  wire  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ;
  wire id_60;
  parameter id_61 = -1;
  always @(negedge {(1) != -1{-1'b0}} or posedge -1) begin : LABEL_0
    assume (-1);
  end
endmodule
