#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Aug  5 21:43:53 2021
# Process ID: 9984
# Current directory: C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6160 C:\Users\Microapple\Desktop\release_project\func_test_v0.01\soc_sram_func\run_vivado\mycpu_prj1\mycpu.xpr
# Log file: C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/vivado.log
# Journal file: C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegHILO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegHILO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol Empty_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:53]
INFO: [VRFC 10-2458] undeclared symbol MDUPause_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:54]
INFO: [VRFC 10-2458] undeclared symbol IMPause_IF, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:55]
INFO: [VRFC 10-2458] undeclared symbol DMPause_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:56]
INFO: [VRFC 10-2458] undeclared symbol rs_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:57]
INFO: [VRFC 10-2458] undeclared symbol rt_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:58]
INFO: [VRFC 10-2458] undeclared symbol RDataValid_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:59]
INFO: [VRFC 10-2458] undeclared symbol WAddr_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:60]
INFO: [VRFC 10-2458] undeclared symbol WAddr_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:61]
INFO: [VRFC 10-2458] undeclared symbol WAddr_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:62]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:63]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:64]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:65]
INFO: [VRFC 10-2458] undeclared symbol HILOValid_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:66]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:67]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:68]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:69]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:70]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:71]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:72]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:73]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:74]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:75]
INFO: [VRFC 10-2458] undeclared symbol PCSrcForward_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:76]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:77]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:78]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:79]
INFO: [VRFC 10-2458] undeclared symbol ERET_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:80]
INFO: [VRFC 10-2458] undeclared symbol Exception_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:80]
INFO: [VRFC 10-2458] undeclared symbol ERET_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:81]
INFO: [VRFC 10-2458] undeclared symbol Exception_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:81]
INFO: [VRFC 10-2458] undeclared symbol ERET_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:82]
INFO: [VRFC 10-2458] undeclared symbol Exception_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:82]
INFO: [VRFC 10-2458] undeclared symbol ERET_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:83]
INFO: [VRFC 10-2458] undeclared symbol Exception_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:83]
WARNING: [VRFC 10-2938] 'IMPause_IF' is already implicitly declared on line 55 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:102]
INFO: [VRFC 10-2458] undeclared symbol MemEN_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:109]
INFO: [VRFC 10-2458] undeclared symbol PC_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:111]
INFO: [VRFC 10-2458] undeclared symbol PC_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:113]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:114]
INFO: [VRFC 10-2458] undeclared symbol PC_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:115]
WARNING: [VRFC 10-2938] 'PC_ID' is already implicitly declared on line 113 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:142]
WARNING: [VRFC 10-2938] 'rs_ID' is already implicitly declared on line 57 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:146]
WARNING: [VRFC 10-2938] 'rt_ID' is already implicitly declared on line 58 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:147]
WARNING: [VRFC 10-2938] 'PCSrc_ID' is already implicitly declared on line 77 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:154]
WARNING: [VRFC 10-2938] 'PCSrcForward_ID' is already implicitly declared on line 76 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:155]
WARNING: [VRFC 10-2938] 'RDataValid_ID' is already implicitly declared on line 59 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:168]
WARNING: [VRFC 10-2938] 'HILOValid_ID' is already implicitly declared on line 66 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:169]
WARNING: [VRFC 10-2938] 'ERET_ID' is already implicitly declared on line 80 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:171]
WARNING: [VRFC 10-2938] 'Exception_ID' is already implicitly declared on line 80 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:175]
INFO: [VRFC 10-2458] undeclared symbol WData_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:187]
INFO: [VRFC 10-2458] undeclared symbol HILO_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:188]
WARNING: [VRFC 10-2938] 'RegWrite_ID_EX' is already implicitly declared on line 63 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:234]
WARNING: [VRFC 10-2938] 'HIWrite_ID_EX' is already implicitly declared on line 67 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:235]
WARNING: [VRFC 10-2938] 'LOWrite_ID_EX' is already implicitly declared on line 70 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:236]
WARNING: [VRFC 10-2938] 'HILOWrite_ID_EX' is already implicitly declared on line 73 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:237]
WARNING: [VRFC 10-2938] 'PCSrc_ID_EX' is already implicitly declared on line 78 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:238]
WARNING: [VRFC 10-2938] 'ERET_ID_EX' is already implicitly declared on line 81 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:253]
WARNING: [VRFC 10-2938] 'Exception_ID_EX' is already implicitly declared on line 81 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:257]
WARNING: [VRFC 10-2938] 'WAddr_EX' is already implicitly declared on line 60 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:330]
WARNING: [VRFC 10-2938] 'MDUPause_EX' is already implicitly declared on line 54 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:338]
WARNING: [VRFC 10-2938] 'PC_EX_MEM' is already implicitly declared on line 111 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:367]
WARNING: [VRFC 10-2938] 'WAddr_EX_MEM' is already implicitly declared on line 61 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:374]
WARNING: [VRFC 10-2938] 'RegWrite_EX_MEM' is already implicitly declared on line 64 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:375]
WARNING: [VRFC 10-2938] 'HIWrite_EX_MEM' is already implicitly declared on line 68 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:376]
WARNING: [VRFC 10-2938] 'LOWrite_EX_MEM' is already implicitly declared on line 71 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:377]
WARNING: [VRFC 10-2938] 'HILOWrite_EX_MEM' is already implicitly declared on line 74 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:378]
WARNING: [VRFC 10-2938] 'ERET_EX_MEM' is already implicitly declared on line 82 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:389]
WARNING: [VRFC 10-2938] 'MemEN_EX_MEM' is already implicitly declared on line 109 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:394]
WARNING: [VRFC 10-2938] 'Exception_EX_MEM' is already implicitly declared on line 82 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:395]
WARNING: [VRFC 10-2938] 'PCSrc_MEM' is already implicitly declared on line 79 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:466]
WARNING: [VRFC 10-2938] 'DMPause_MEM' is already implicitly declared on line 56 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:467]
WARNING: [VRFC 10-2938] 'RegWrite_MEM_WB' is already implicitly declared on line 65 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:505]
WARNING: [VRFC 10-2938] 'HIWrite_MEM_WB' is already implicitly declared on line 69 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:506]
WARNING: [VRFC 10-2938] 'LOWrite_MEM_WB' is already implicitly declared on line 72 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:507]
WARNING: [VRFC 10-2938] 'HILOWrite_MEM_WB' is already implicitly declared on line 75 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:508]
WARNING: [VRFC 10-2938] 'WAddr_MEM_WB' is already implicitly declared on line 62 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:511]
WARNING: [VRFC 10-2938] 'HILO_MEM_WB' is already implicitly declared on line 188 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:513]
WARNING: [VRFC 10-2938] 'ERET_MEM_WB' is already implicitly declared on line 83 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:515]
WARNING: [VRFC 10-2938] 'Exception_MEM_WB' is already implicitly declared on line 83 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:521]
WARNING: [VRFC 10-2938] 'WData_WB' is already implicitly declared on line 187 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:579]
WARNING: [VRFC 10-2938] 'PC_WB' is already implicitly declared on line 115 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:580]
WARNING: [VRFC 10-2938] 'Empty_WB' is already implicitly declared on line 53 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:581]
WARNING: [VRFC 10-2938] 'PCSrc_WB' is already implicitly declared on line 114 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:582]
WARNING: [VRFC 10-3380] identifier 'MDUPause_EX' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:27]
WARNING: [VRFC 10-3380] identifier 'MDUPause_EX' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:28]
WARNING: [VRFC 10-3380] identifier 'MDUPause_EX' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:29]
WARNING: [VRFC 10-3380] identifier 'MDUPause_EX' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WRConflict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRConflict
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 855.516 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package div_gen_v5_1_16.div_gen_v5_1_16_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_16.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_16.pkg_addsub
Compiling module xil_defaultlib.WRConflict
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID1
Compiling module xil_defaultlib.ID2
Compiling module xil_defaultlib.RegHILO
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=32,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=32,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=32,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=32,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_16.c_addsub_lut6 [\c_addsub_lut6(c_width=33,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_16.c_addsub_viv [\c_addsub_viv(c_a_width=33,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_16.addsubreg_v [\addsubreg_v(c_bus_width=33,c_ha...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_16.c_addsub_lut6 [\c_addsub_lut6(c_width=33,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_16.c_addsub_viv [\c_addsub_viv(c_a_width=33,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_16.addsubreg_v [\addsubreg_v(c_bus_width=33,c_ha...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture virtex of entity div_gen_v5_1_16.dividervdc_v [\dividervdc_v(bus_num=32,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=33,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=33,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_16.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_v5_1_16_viv [\div_gen_v5_1_16_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_16.div_gen_v5_1_16 [\div_gen_v5_1_16(c_xdevicefamily...]
Compiling architecture div_arch of entity xil_defaultlib.div [div_default]
Compiling architecture virtex of entity div_gen_v5_1_16.dividervdc_v [\dividervdc_v(bus_num=32,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_16.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_v5_1_16_viv [\div_gen_v5_1_16_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_16.div_gen_v5_1_16 [\div_gen_v5_1_16(c_xdevicefamily...]
Compiling architecture divu_arch of entity xil_defaultlib.divu [divu_default]
Compiling module xil_defaultlib.MDU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 855.516 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 919.188 ; gain = 75.652
run all
==============================================================
Test begin!
        [  22000 ns] Test is running, debug_wb_pc = 0x9fc06054
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc5dc34
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc5e254
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc5e870
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc5ee90
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc5f4ac
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc5fb3c
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc00d58
        [ 102000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc89e30
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc3af00
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc3b888
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc3c0c4
        [ 152000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc3d2e4
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc23c64
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc244a0
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc24cb4
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc254dc
        [ 212000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc26994
        [ 232000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc27ac8
        [ 252000 ns] Test is running, debug_wb_pc = 0xbfc49aa8
        [ 262000 ns] Test is running, debug_wb_pc = 0xbfc4a1b4
        [ 272000 ns] Test is running, debug_wb_pc = 0xbfc00d64
        [ 282000 ns] Test is running, debug_wb_pc = 0xbfc6a678
        [ 292000 ns] Test is running, debug_wb_pc = 0xbfc6ac94
        [ 302000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 312000 ns] Test is running, debug_wb_pc = 0xbfc6b8cc
        [ 322000 ns] Test is running, debug_wb_pc = 0xbfc6bf18
        [ 332000 ns] Test is running, debug_wb_pc = 0xbfc6c5ac
        [ 342000 ns] Test is running, debug_wb_pc = 0xbfc50088
        [ 352000 ns] Test is running, debug_wb_pc = 0xbfc5067c
        [ 362000 ns] Test is running, debug_wb_pc = 0xbfc50c70
        [ 372000 ns] Test is running, debug_wb_pc = 0xbfc51264
        [ 382000 ns] Test is running, debug_wb_pc = 0xbfc5186c
        [ 392000 ns] Test is running, debug_wb_pc = 0xbfc51edc
        [ 402000 ns] Test is running, debug_wb_pc = 0xbfc037ac
        [ 412000 ns] Test is running, debug_wb_pc = 0xbfc03d88
        [ 422000 ns] Test is running, debug_wb_pc = 0xbfc04364
        [ 432000 ns] Test is running, debug_wb_pc = 0xbfc04940
        [ 442000 ns] Test is running, debug_wb_pc = 0xbfc04f60
        [ 452000 ns] Test is running, debug_wb_pc = 0xbfc3da8c
        [ 462000 ns] Test is running, debug_wb_pc = 0xbfc3e068
        [ 472000 ns] Test is running, debug_wb_pc = 0xbfc3e644
        [ 482000 ns] Test is running, debug_wb_pc = 0xbfc3ec20
        [ 492000 ns] Test is running, debug_wb_pc = 0xbfc6eb38
        [ 502000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 512000 ns] Test is running, debug_wb_pc = 0xbfc6f724
        [ 522000 ns] Test is running, debug_wb_pc = 0xbfc6fd14
        [ 532000 ns] Test is running, debug_wb_pc = 0xbfc7031c
        [ 542000 ns] Test is running, debug_wb_pc = 0xbfc018ac
        [ 552000 ns] Test is running, debug_wb_pc = 0xbfc01fcc
        [ 562000 ns] Test is running, debug_wb_pc = 0xbfc026bc
        [ 572000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 582000 ns] Test is running, debug_wb_pc = 0xbfc3fbbc
        [ 592000 ns] Test is running, debug_wb_pc = 0xbfc40610
        [ 602000 ns] Test is running, debug_wb_pc = 0xbfc4108c
        [ 612000 ns] Test is running, debug_wb_pc = 0xbfc41b00
        [ 622000 ns] Test is running, debug_wb_pc = 0xbfc63984
        [ 632000 ns] Test is running, debug_wb_pc = 0xbfc643b4
        [ 642000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 652000 ns] Test is running, debug_wb_pc = 0xbfc65818
        [ 662000 ns] Test is running, debug_wb_pc = 0xbfc66240
        [ 672000 ns] Test is running, debug_wb_pc = 0xbfc66c94
        [ 682000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 692000 ns] Test is running, debug_wb_pc = 0xbfc840e8
        [ 702000 ns] Test is running, debug_wb_pc = 0xbfc84a88
        [ 712000 ns] Test is running, debug_wb_pc = 0xbfc85410
        [ 722000 ns] Test is running, debug_wb_pc = 0xbfc85db4
        [ 732000 ns] Test is running, debug_wb_pc = 0xbfc8673c
        [ 742000 ns] Test is running, debug_wb_pc = 0xbfc870b8
        [ 752000 ns] Test is running, debug_wb_pc = 0xbfc87a60
        [ 762000 ns] Test is running, debug_wb_pc = 0xbfc00d54
        [ 772000 ns] Test is running, debug_wb_pc = 0xbfc39ce8
        [ 782000 ns] Test is running, debug_wb_pc = 0xbfc7f290
        [ 792000 ns] Test is running, debug_wb_pc = 0xbfc7f8b4
        [ 802000 ns] Test is running, debug_wb_pc = 0xbfc7fed0
        [ 812000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 822000 ns] Test is running, debug_wb_pc = 0xbfc80b50
        [ 832000 ns] Test is running, debug_wb_pc = 0xbfc811e4
        [ 842000 ns] Test is running, debug_wb_pc = 0xbfc0aa54
        [ 852000 ns] Test is running, debug_wb_pc = 0xbfc0b068
        [ 862000 ns] Test is running, debug_wb_pc = 0xbfc0b678
        [ 872000 ns] Test is running, debug_wb_pc = 0xbfc0bc8c
        [ 882000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 892000 ns] Test is running, debug_wb_pc = 0xbfc32ab4
        [ 902000 ns] Test is running, debug_wb_pc = 0xbfc330cc
        [ 912000 ns] Test is running, debug_wb_pc = 0xbfc336ec
        [ 922000 ns] Test is running, debug_wb_pc = 0xbfc33d14
        [ 932000 ns] Test is running, debug_wb_pc = 0xbfc343ac
        [ 942000 ns] Test is running, debug_wb_pc = 0xbfc60ff0
        [ 952000 ns] Test is running, debug_wb_pc = 0xbfc6160c
        [ 962000 ns] Test is running, debug_wb_pc = 0xbfc61c2c
        [ 972000 ns] Test is running, debug_wb_pc = 0xbfc62244
        [ 982000 ns] Test is running, debug_wb_pc = 0xbfc62864
        [ 992000 ns] Test is running, debug_wb_pc = 0xbfc62ebc
        [1002000 ns] Test is running, debug_wb_pc = 0xbfc63554
        [1012000 ns] Test is running, debug_wb_pc = 0xbfc7aa8c
        [1022000 ns] Test is running, debug_wb_pc = 0xbfc7b080
        [1032000 ns] Test is running, debug_wb_pc = 0x00000000
        [1042000 ns] Test is running, debug_wb_pc = 0xbfc7bc68
        [1052000 ns] Test is running, debug_wb_pc = 0xbfc7c280
        [1062000 ns] Test is running, debug_wb_pc = 0xbfc7c8f4
        [1072000 ns] Test is running, debug_wb_pc = 0xbfc4cf10
        [1082000 ns] Test is running, debug_wb_pc = 0xbfc4d52c
        [1092000 ns] Test is running, debug_wb_pc = 0xbfc4db44
        [1102000 ns] Test is running, debug_wb_pc = 0x00000000
        [1112000 ns] Test is running, debug_wb_pc = 0xbfc4e780
        [1122000 ns] Test is running, debug_wb_pc = 0xbfc4edec
        [1132000 ns] Test is running, debug_wb_pc = 0xbfc6d06c
        [1142000 ns] Test is running, debug_wb_pc = 0xbfc6d648
        [1152000 ns] Test is running, debug_wb_pc = 0xbfc6dc24
        [1162000 ns] Test is running, debug_wb_pc = 0xbfc6e200
        [1172000 ns] Test is running, debug_wb_pc = 0xbfc6e7f4
        [1182000 ns] Test is running, debug_wb_pc = 0xbfc8a2a8
        [1192000 ns] Test is running, debug_wb_pc = 0xbfc8a8c8
        [1202000 ns] Test is running, debug_wb_pc = 0xbfc8aee4
        [1212000 ns] Test is running, debug_wb_pc = 0xbfc8b504
        [1222000 ns] Test is running, debug_wb_pc = 0xbfc8bb20
        [1232000 ns] Test is running, debug_wb_pc = 0xbfc8c1a4
        [1242000 ns] Test is running, debug_wb_pc = 0xbfc8c838
        [1252000 ns] Test is running, debug_wb_pc = 0xbfc78538
        [1262000 ns] Test is running, debug_wb_pc = 0xbfc78b50
        [1272000 ns] Test is running, debug_wb_pc = 0xbfc79164
        [1282000 ns] Test is running, debug_wb_pc = 0xbfc79774
        [1292000 ns] Test is running, debug_wb_pc = 0xbfc79db4
        [1302000 ns] Test is running, debug_wb_pc = 0x00000000
        [1312000 ns] Test is running, debug_wb_pc = 0xbfc47768
        [1322000 ns] Test is running, debug_wb_pc = 0xbfc47d88
        [1332000 ns] Test is running, debug_wb_pc = 0xbfc483a0
        [1342000 ns] Test is running, debug_wb_pc = 0xbfc489cc
        [1352000 ns] Test is running, debug_wb_pc = 0xbfc49060
        [1362000 ns] Test is running, debug_wb_pc = 0xbfc084cc
        [1372000 ns] Test is running, debug_wb_pc = 0xbfc08ae4
        [1382000 ns] Test is running, debug_wb_pc = 0xbfc090f8
        [1392000 ns] Test is running, debug_wb_pc = 0xbfc09708
        [1402000 ns] Test is running, debug_wb_pc = 0xbfc09d1c
        [1412000 ns] Test is running, debug_wb_pc = 0x00000000
        [1422000 ns] Test is running, debug_wb_pc = 0xbfc7639c
        [1432000 ns] Test is running, debug_wb_pc = 0xbfc76a18
        [1442000 ns] Test is running, debug_wb_pc = 0xbfc77098
        [1452000 ns] Test is running, debug_wb_pc = 0xbfc7771c
        [1462000 ns] Test is running, debug_wb_pc = 0x00000000
        [1472000 ns] Test is running, debug_wb_pc = 0xbfc42768
        [1482000 ns] Test is running, debug_wb_pc = 0xbfc42d5c
        [1492000 ns] Test is running, debug_wb_pc = 0xbfc43350
        [1502000 ns] Test is running, debug_wb_pc = 0xbfc43950
        [1512000 ns] Test is running, debug_wb_pc = 0xbfc43f90
        [1522000 ns] Test is running, debug_wb_pc = 0xbfc0cdf0
        [1532000 ns] Test is running, debug_wb_pc = 0xbfc0d474
        [1542000 ns] Test is running, debug_wb_pc = 0xbfc0daf4
        [1552000 ns] Test is running, debug_wb_pc = 0xbfc0e178
        [1562000 ns] Test is running, debug_wb_pc = 0xbfc0e830
        [1572000 ns] Test is running, debug_wb_pc = 0xbfc06610
        [1582000 ns] Test is running, debug_wb_pc = 0xbfc06c04
        [1592000 ns] Test is running, debug_wb_pc = 0x00000000
        [1602000 ns] Test is running, debug_wb_pc = 0xbfc077f4
        [1612000 ns] Test is running, debug_wb_pc = 0xbfc07e1c
        [1622000 ns] Test is running, debug_wb_pc = 0xbfc5b650
        [1632000 ns] Test is running, debug_wb_pc = 0xbfc5bcd4
        [1642000 ns] Test is running, debug_wb_pc = 0xbfc5c358
        [1652000 ns] Test is running, debug_wb_pc = 0xbfc5c9d8
        [1662000 ns] Test is running, debug_wb_pc = 0xbfc5d06c
        [1672000 ns] Test is running, debug_wb_pc = 0x00000000
        [1682000 ns] Test is running, debug_wb_pc = 0xbfc56a0c
        [1692000 ns] Test is running, debug_wb_pc = 0xbfc57370
        [1702000 ns] Test is running, debug_wb_pc = 0xbfc57cc4
        [1712000 ns] Test is running, debug_wb_pc = 0xbfc58638
        [1722000 ns] Test is running, debug_wb_pc = 0xbfc58f84
        [1732000 ns] Test is running, debug_wb_pc = 0xbfc59950
        [1742000 ns] Test is running, debug_wb_pc = 0xbfc5a318
        [1752000 ns] Test is running, debug_wb_pc = 0xbfc5acc8
        [1762000 ns] Test is running, debug_wb_pc = 0x00000000
        [1772000 ns] Test is running, debug_wb_pc = 0x00000000
        [1782000 ns] Test is running, debug_wb_pc = 0x00000000
        [1792000 ns] Test is running, debug_wb_pc = 0xbfc1ff18
        [1802000 ns] Test is running, debug_wb_pc = 0x00000000
        [1812000 ns] Test is running, debug_wb_pc = 0xbfc21234
        [1822000 ns] Test is running, debug_wb_pc = 0xbfc21bac
        [1832000 ns] Test is running, debug_wb_pc = 0x00000000
        [1842000 ns] Test is running, debug_wb_pc = 0x00000000
        [1852000 ns] Test is running, debug_wb_pc = 0xbfc70cf0
        [1862000 ns] Test is running, debug_wb_pc = 0xbfc71698
        [1872000 ns] Test is running, debug_wb_pc = 0x00000000
        [1882000 ns] Test is running, debug_wb_pc = 0x00000000
        [1892000 ns] Test is running, debug_wb_pc = 0xbfc73348
        [1902000 ns] Test is running, debug_wb_pc = 0x00000000
        [1912000 ns] Test is running, debug_wb_pc = 0x00000000
        [1922000 ns] Test is running, debug_wb_pc = 0xbfc74fd0
        [1932000 ns] Test is running, debug_wb_pc = 0xbfc759a4
        [1942000 ns] Test is running, debug_wb_pc = 0x00000000
        [1952000 ns] Test is running, debug_wb_pc = 0xbfc52ee8
        [1962000 ns] Test is running, debug_wb_pc = 0xbfc5378c
        [1972000 ns] Test is running, debug_wb_pc = 0xbfc54054
        [1982000 ns] Test is running, debug_wb_pc = 0x00000000
        [1992000 ns] Test is running, debug_wb_pc = 0xbfc5523c
        [2002000 ns] Test is running, debug_wb_pc = 0xbfc55ab0
        [2012000 ns] Test is running, debug_wb_pc = 0xbfc28f94
        [2022000 ns] Test is running, debug_wb_pc = 0xbfc29810
        [2032000 ns] Test is running, debug_wb_pc = 0xbfc2a0bc
        [2042000 ns] Test is running, debug_wb_pc = 0xbfc2a96c
        [2052000 ns] Test is running, debug_wb_pc = 0xbfc2b238
        [2062000 ns] Test is running, debug_wb_pc = 0x00000000
        [2072000 ns] Test is running, debug_wb_pc = 0xbfc2c398
        [2082000 ns] Test is running, debug_wb_pc = 0xbfc2cc58
        [2092000 ns] Test is running, debug_wb_pc = 0xbfc2d524
        [2102000 ns] Test is running, debug_wb_pc = 0xbfc2de00
        [2112000 ns] Test is running, debug_wb_pc = 0xbfc188cc
        [2122000 ns] Test is running, debug_wb_pc = 0xbfc191c4
        [2132000 ns] Test is running, debug_wb_pc = 0xbfc19a84
        [2142000 ns] Test is running, debug_wb_pc = 0xbfc1a368
        [2152000 ns] Test is running, debug_wb_pc = 0xbfc1ac38
        [2162000 ns] Test is running, debug_wb_pc = 0xbfc1b4e8
        [2172000 ns] Test is running, debug_wb_pc = 0x00000000
        [2182000 ns] Test is running, debug_wb_pc = 0xbfc1c648
        [2192000 ns] Test is running, debug_wb_pc = 0xbfc1cec8
        [2202000 ns] Test is running, debug_wb_pc = 0x00000000
        [2212000 ns] Test is running, debug_wb_pc = 0xbfc00d78
        [2222000 ns] Test is running, debug_wb_pc = 0xbfc11a90
        [2232000 ns] Test is running, debug_wb_pc = 0xbfc1227c
        [2242000 ns] Test is running, debug_wb_pc = 0x00000000
        [2252000 ns] Test is running, debug_wb_pc = 0xbfc13290
        [2262000 ns] Test is running, debug_wb_pc = 0xbfc13a94
        [2272000 ns] Test is running, debug_wb_pc = 0x00000000
        [2282000 ns] Test is running, debug_wb_pc = 0xbfc14aa4
        [2292000 ns] Test is running, debug_wb_pc = 0xbfc15290
        [2302000 ns] Test is running, debug_wb_pc = 0xbfc15a9c
        [2312000 ns] Test is running, debug_wb_pc = 0xbfc162a0
        [2322000 ns] Test is running, debug_wb_pc = 0xbfc00d80
        [2332000 ns] Test is running, debug_wb_pc = 0x00000000
        [2342000 ns] Test is running, debug_wb_pc = 0x00000000
        [2352000 ns] Test is running, debug_wb_pc = 0x00000000
        [2362000 ns] Test is running, debug_wb_pc = 0x00000000
        [2372000 ns] Test is running, debug_wb_pc = 0x00000000
        [2382000 ns] Test is running, debug_wb_pc = 0xbfc7e9f4
        [2392000 ns] Test is running, debug_wb_pc = 0xbfc7ecf8
        [2402000 ns] Test is running, debug_wb_pc = 0xbfc7eff8
        [2412000 ns] Test is running, debug_wb_pc = 0x00000000
        [2422000 ns] Test is running, debug_wb_pc = 0x00000000
        [2432000 ns] Test is running, debug_wb_pc = 0x00000000
        [2442000 ns] Test is running, debug_wb_pc = 0x00000000
        [2452000 ns] Test is running, debug_wb_pc = 0xbfc0f688
        [2462000 ns] Test is running, debug_wb_pc = 0xbfc0f91c
        [2472000 ns] Test is running, debug_wb_pc = 0xbfc0fba8
        [2482000 ns] Test is running, debug_wb_pc = 0xbfc0fe38
        [2492000 ns] Test is running, debug_wb_pc = 0x00000000
        [2502000 ns] Test is running, debug_wb_pc = 0x00000000
        [2512000 ns] Test is running, debug_wb_pc = 0x00000000
        [2522000 ns] Test is running, debug_wb_pc = 0x00000000
        [2532000 ns] Test is running, debug_wb_pc = 0x00000000
        [2542000 ns] Test is running, debug_wb_pc = 0x00000000
        [2552000 ns] Test is running, debug_wb_pc = 0xbfc11094
        [2562000 ns] Test is running, debug_wb_pc = 0xbfc34a0c
        [2572000 ns] Test is running, debug_wb_pc = 0xbfc35064
        [2582000 ns] Test is running, debug_wb_pc = 0xbfc356bc
        [2592000 ns] Test is running, debug_wb_pc = 0xbfc35d14
        [2602000 ns] Test is running, debug_wb_pc = 0x00000000
        [2612000 ns] Test is running, debug_wb_pc = 0xbfc369c4
        [2622000 ns] Test is running, debug_wb_pc = 0xbfc81bc4
        [2632000 ns] Test is running, debug_wb_pc = 0xbfc82218
        [2642000 ns] Test is running, debug_wb_pc = 0xbfc82870
        [2652000 ns] Test is running, debug_wb_pc = 0xbfc82ec8
        [2662000 ns] Test is running, debug_wb_pc = 0xbfc83524
        [2672000 ns] Test is running, debug_wb_pc = 0xbfc884c0
        [2682000 ns] Test is running, debug_wb_pc = 0xbfc889c0
        [2692000 ns] Test is running, debug_wb_pc = 0xbfc88ec0
        [2702000 ns] Test is running, debug_wb_pc = 0xbfc1773c
        [2712000 ns] Test is running, debug_wb_pc = 0xbfc17c3c
        [2722000 ns] Test is running, debug_wb_pc = 0xbfc1813c
        [2732000 ns] Test is running, debug_wb_pc = 0xbfc60348
        [2742000 ns] Test is running, debug_wb_pc = 0xbfc60848
        [2752000 ns] Test is running, debug_wb_pc = 0xbfc60d48
        [2762000 ns] Test is running, debug_wb_pc = 0xbfc28320
        [2772000 ns] Test is running, debug_wb_pc = 0xbfc00d88
        [2782000 ns] Test is running, debug_wb_pc = 0xbfc03458
        [2792000 ns] Test is running, debug_wb_pc = 0xbfc0138c
        [2802000 ns] Test is running, debug_wb_pc = 0xbfc8cc70
        [2812000 ns] Test is running, debug_wb_pc = 0x00000000
        [2822000 ns] Test is running, debug_wb_pc = 0xbfc7d6fc
        [2832000 ns] Test is running, debug_wb_pc = 0xbfc170e8
        [2842000 ns] Test is running, debug_wb_pc = 0x00000000
        [2852000 ns] Test is running, debug_wb_pc = 0xbfc4f6d8
        [2862000 ns] Test is running, debug_wb_pc = 0xbfc37368
        [2872000 ns] Test is running, debug_wb_pc = 0x00000000
        [2882000 ns] Test is running, debug_wb_pc = 0xbfc38194
        [2892000 ns] Test is running, debug_wb_pc = 0xbfc38888
        [2902000 ns] Test is running, debug_wb_pc = 0xbfc38ef0
        [2912000 ns] Test is running, debug_wb_pc = 0xbfc67acc
        [2922000 ns] Test is running, debug_wb_pc = 0xbfc68200
        [2932000 ns] Test is running, debug_wb_pc = 0xbfc68970
        [2942000 ns] Test is running, debug_wb_pc = 0xbfc68ff4
        [2952000 ns] Test is running, debug_wb_pc = 0xbfc69644
        [2962000 ns] Test is running, debug_wb_pc = 0xbfc69e18
        [2972000 ns] Test is running, debug_wb_pc = 0xbfc2e780
        [2982000 ns] Test is running, debug_wb_pc = 0xbfc2ee54
        [2992000 ns] Test is running, debug_wb_pc = 0xbfc2f4c8
        [3002000 ns] Test is running, debug_wb_pc = 0xbfc2fb60
        [3012000 ns] Test is running, debug_wb_pc = 0xbfc4ae5c
        [3022000 ns] Test is running, debug_wb_pc = 0xbfc4b584
        [3032000 ns] Test is running, debug_wb_pc = 0xbfc4bc2c
        [3042000 ns] Test is running, debug_wb_pc = 0xbfc4c3cc
        [3052000 ns] Test is running, debug_wb_pc = 0xbfc44338
        [3062000 ns] Test is running, debug_wb_pc = 0xbfc44a50
        [3072000 ns] Test is running, debug_wb_pc = 0xbfc450fc
        [3082000 ns] Test is running, debug_wb_pc = 0xbfc45730
        [3092000 ns] Test is running, debug_wb_pc = 0xbfc45d80
        [3102000 ns] Test is running, debug_wb_pc = 0xbfc464c4
        [3112000 ns] Test is running, debug_wb_pc = 0xbfc30074
        [3122000 ns] Test is running, debug_wb_pc = 0xbfc3072c
        [3132000 ns] Test is running, debug_wb_pc = 0xbfc30de0
        [3142000 ns] Test is running, debug_wb_pc = 0xbfc31448
        [3152000 ns] Test is running, debug_wb_pc = 0xbfc31a78
        [3162000 ns] Test is running, debug_wb_pc = 0xbfc32160
--------------------------------------------------------------
[3171137 ns] Error!!!
    reference: PC = 0xbfc69fd8, wb_rf_wnum = 0x09, wb_rf_wdata = 0x0000000b
    mycpu    : PC = 0xbfc69fec, wb_rf_wnum = 0x12, wb_rf_wdata = 0x00000001
--------------------------------------------------------------
$finish called at time : 3171177 ns : File "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 942.875 ; gain = 23.688
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/soc_lite/cpu}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegHILO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegHILO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol Empty_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:53]
INFO: [VRFC 10-2458] undeclared symbol MDUPause_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:54]
INFO: [VRFC 10-2458] undeclared symbol IMPause_IF, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:55]
INFO: [VRFC 10-2458] undeclared symbol DMPause_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:56]
INFO: [VRFC 10-2458] undeclared symbol rs_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:57]
INFO: [VRFC 10-2458] undeclared symbol rt_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:58]
INFO: [VRFC 10-2458] undeclared symbol RDataValid_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:59]
INFO: [VRFC 10-2458] undeclared symbol WAddr_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:60]
INFO: [VRFC 10-2458] undeclared symbol WAddr_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:61]
INFO: [VRFC 10-2458] undeclared symbol WAddr_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:62]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:63]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:64]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:65]
INFO: [VRFC 10-2458] undeclared symbol HILOValid_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:66]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:67]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:68]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:69]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:70]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:71]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:72]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:73]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:74]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:75]
INFO: [VRFC 10-2458] undeclared symbol PCSrcForward_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:76]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:77]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:78]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:79]
INFO: [VRFC 10-2458] undeclared symbol ERET_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:80]
INFO: [VRFC 10-2458] undeclared symbol Exception_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:80]
INFO: [VRFC 10-2458] undeclared symbol ERET_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:81]
INFO: [VRFC 10-2458] undeclared symbol Exception_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:81]
INFO: [VRFC 10-2458] undeclared symbol ERET_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:82]
INFO: [VRFC 10-2458] undeclared symbol Exception_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:82]
INFO: [VRFC 10-2458] undeclared symbol ERET_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:83]
INFO: [VRFC 10-2458] undeclared symbol Exception_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:83]
WARNING: [VRFC 10-2938] 'IMPause_IF' is already implicitly declared on line 55 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:102]
INFO: [VRFC 10-2458] undeclared symbol MemEN_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:109]
INFO: [VRFC 10-2458] undeclared symbol PC_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:111]
INFO: [VRFC 10-2458] undeclared symbol PC_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:113]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:114]
INFO: [VRFC 10-2458] undeclared symbol PC_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:115]
WARNING: [VRFC 10-2938] 'PC_ID' is already implicitly declared on line 113 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:142]
WARNING: [VRFC 10-2938] 'rs_ID' is already implicitly declared on line 57 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:146]
WARNING: [VRFC 10-2938] 'rt_ID' is already implicitly declared on line 58 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:147]
WARNING: [VRFC 10-2938] 'PCSrc_ID' is already implicitly declared on line 77 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:154]
WARNING: [VRFC 10-2938] 'PCSrcForward_ID' is already implicitly declared on line 76 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:155]
WARNING: [VRFC 10-2938] 'RDataValid_ID' is already implicitly declared on line 59 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:168]
WARNING: [VRFC 10-2938] 'HILOValid_ID' is already implicitly declared on line 66 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:169]
WARNING: [VRFC 10-2938] 'ERET_ID' is already implicitly declared on line 80 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:171]
WARNING: [VRFC 10-2938] 'Exception_ID' is already implicitly declared on line 80 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:175]
INFO: [VRFC 10-2458] undeclared symbol WData_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:187]
INFO: [VRFC 10-2458] undeclared symbol HILO_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:188]
WARNING: [VRFC 10-2938] 'RegWrite_ID_EX' is already implicitly declared on line 63 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:234]
WARNING: [VRFC 10-2938] 'HIWrite_ID_EX' is already implicitly declared on line 67 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:235]
WARNING: [VRFC 10-2938] 'LOWrite_ID_EX' is already implicitly declared on line 70 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:236]
WARNING: [VRFC 10-2938] 'HILOWrite_ID_EX' is already implicitly declared on line 73 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:237]
WARNING: [VRFC 10-2938] 'PCSrc_ID_EX' is already implicitly declared on line 78 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:238]
WARNING: [VRFC 10-2938] 'ERET_ID_EX' is already implicitly declared on line 81 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:253]
WARNING: [VRFC 10-2938] 'Exception_ID_EX' is already implicitly declared on line 81 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:257]
WARNING: [VRFC 10-2938] 'WAddr_EX' is already implicitly declared on line 60 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:330]
WARNING: [VRFC 10-2938] 'MDUPause_EX' is already implicitly declared on line 54 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:338]
WARNING: [VRFC 10-2938] 'PC_EX_MEM' is already implicitly declared on line 111 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:367]
WARNING: [VRFC 10-2938] 'WAddr_EX_MEM' is already implicitly declared on line 61 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:374]
WARNING: [VRFC 10-2938] 'RegWrite_EX_MEM' is already implicitly declared on line 64 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:375]
WARNING: [VRFC 10-2938] 'HIWrite_EX_MEM' is already implicitly declared on line 68 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:376]
WARNING: [VRFC 10-2938] 'LOWrite_EX_MEM' is already implicitly declared on line 71 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:377]
WARNING: [VRFC 10-2938] 'HILOWrite_EX_MEM' is already implicitly declared on line 74 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:378]
WARNING: [VRFC 10-2938] 'ERET_EX_MEM' is already implicitly declared on line 82 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:389]
WARNING: [VRFC 10-2938] 'MemEN_EX_MEM' is already implicitly declared on line 109 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:394]
WARNING: [VRFC 10-2938] 'Exception_EX_MEM' is already implicitly declared on line 82 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:395]
WARNING: [VRFC 10-2938] 'PCSrc_MEM' is already implicitly declared on line 79 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:466]
WARNING: [VRFC 10-2938] 'DMPause_MEM' is already implicitly declared on line 56 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:467]
WARNING: [VRFC 10-2938] 'RegWrite_MEM_WB' is already implicitly declared on line 65 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:505]
WARNING: [VRFC 10-2938] 'HIWrite_MEM_WB' is already implicitly declared on line 69 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:506]
WARNING: [VRFC 10-2938] 'LOWrite_MEM_WB' is already implicitly declared on line 72 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:507]
WARNING: [VRFC 10-2938] 'HILOWrite_MEM_WB' is already implicitly declared on line 75 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:508]
WARNING: [VRFC 10-2938] 'WAddr_MEM_WB' is already implicitly declared on line 62 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:511]
WARNING: [VRFC 10-2938] 'HILO_MEM_WB' is already implicitly declared on line 188 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:513]
WARNING: [VRFC 10-2938] 'ERET_MEM_WB' is already implicitly declared on line 83 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:515]
WARNING: [VRFC 10-2938] 'Exception_MEM_WB' is already implicitly declared on line 83 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:521]
WARNING: [VRFC 10-2938] 'WData_WB' is already implicitly declared on line 187 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:579]
WARNING: [VRFC 10-2938] 'PC_WB' is already implicitly declared on line 115 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:580]
WARNING: [VRFC 10-2938] 'Empty_WB' is already implicitly declared on line 53 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:581]
WARNING: [VRFC 10-2938] 'PCSrc_WB' is already implicitly declared on line 114 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:582]
WARNING: [VRFC 10-3380] identifier 'MDUPause_EX' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:27]
WARNING: [VRFC 10-3380] identifier 'MDUPause_EX' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:28]
WARNING: [VRFC 10-3380] identifier 'MDUPause_EX' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:29]
WARNING: [VRFC 10-3380] identifier 'MDUPause_EX' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WRConflict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRConflict
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1035.910 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package div_gen_v5_1_16.div_gen_v5_1_16_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_16.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_16.pkg_addsub
Compiling module xil_defaultlib.WRConflict
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID1
Compiling module xil_defaultlib.ID2
Compiling module xil_defaultlib.RegHILO
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=32,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=32,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=32,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=32,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_16.c_addsub_lut6 [\c_addsub_lut6(c_width=33,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_16.c_addsub_viv [\c_addsub_viv(c_a_width=33,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_16.addsubreg_v [\addsubreg_v(c_bus_width=33,c_ha...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_16.c_addsub_lut6 [\c_addsub_lut6(c_width=33,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_16.c_addsub_viv [\c_addsub_viv(c_a_width=33,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_16.addsubreg_v [\addsubreg_v(c_bus_width=33,c_ha...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture virtex of entity div_gen_v5_1_16.dividervdc_v [\dividervdc_v(bus_num=32,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=33,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=33,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_16.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_v5_1_16_viv [\div_gen_v5_1_16_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_16.div_gen_v5_1_16 [\div_gen_v5_1_16(c_xdevicefamily...]
Compiling architecture div_arch of entity xil_defaultlib.div [div_default]
Compiling architecture virtex of entity div_gen_v5_1_16.dividervdc_v [\dividervdc_v(bus_num=32,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_16.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_v5_1_16_viv [\div_gen_v5_1_16_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_16.div_gen_v5_1_16 [\div_gen_v5_1_16(c_xdevicefamily...]
Compiling architecture divu_arch of entity xil_defaultlib.divu [divu_default]
Compiling module xil_defaultlib.MDU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1035.910 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1101.453 ; gain = 65.543
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1101.453 ; gain = 65.543
run all
==============================================================
Test begin!
        [  22000 ns] Test is running, debug_wb_pc = 0x9fc06054
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc5dc34
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc5e254
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc5e870
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc5ee90
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc5f4ac
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc5fb3c
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc00d58
        [ 102000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc89e30
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc3af00
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc3b888
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc3c0c4
        [ 152000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc3d2e4
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc23c64
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc244a0
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc24cb4
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc254dc
        [ 212000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc26994
        [ 232000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc27ac8
        [ 252000 ns] Test is running, debug_wb_pc = 0xbfc49aa8
        [ 262000 ns] Test is running, debug_wb_pc = 0xbfc4a1b4
        [ 272000 ns] Test is running, debug_wb_pc = 0xbfc00d64
        [ 282000 ns] Test is running, debug_wb_pc = 0xbfc6a678
        [ 292000 ns] Test is running, debug_wb_pc = 0xbfc6ac94
        [ 302000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 312000 ns] Test is running, debug_wb_pc = 0xbfc6b8cc
        [ 322000 ns] Test is running, debug_wb_pc = 0xbfc6bf18
        [ 332000 ns] Test is running, debug_wb_pc = 0xbfc6c5ac
        [ 342000 ns] Test is running, debug_wb_pc = 0xbfc50088
        [ 352000 ns] Test is running, debug_wb_pc = 0xbfc5067c
        [ 362000 ns] Test is running, debug_wb_pc = 0xbfc50c70
        [ 372000 ns] Test is running, debug_wb_pc = 0xbfc51264
        [ 382000 ns] Test is running, debug_wb_pc = 0xbfc5186c
        [ 392000 ns] Test is running, debug_wb_pc = 0xbfc51edc
        [ 402000 ns] Test is running, debug_wb_pc = 0xbfc037ac
        [ 412000 ns] Test is running, debug_wb_pc = 0xbfc03d88
        [ 422000 ns] Test is running, debug_wb_pc = 0xbfc04364
        [ 432000 ns] Test is running, debug_wb_pc = 0xbfc04940
        [ 442000 ns] Test is running, debug_wb_pc = 0xbfc04f60
        [ 452000 ns] Test is running, debug_wb_pc = 0xbfc3da8c
        [ 462000 ns] Test is running, debug_wb_pc = 0xbfc3e068
        [ 472000 ns] Test is running, debug_wb_pc = 0xbfc3e644
        [ 482000 ns] Test is running, debug_wb_pc = 0xbfc3ec20
        [ 492000 ns] Test is running, debug_wb_pc = 0xbfc6eb38
        [ 502000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 512000 ns] Test is running, debug_wb_pc = 0xbfc6f724
        [ 522000 ns] Test is running, debug_wb_pc = 0xbfc6fd14
        [ 532000 ns] Test is running, debug_wb_pc = 0xbfc7031c
        [ 542000 ns] Test is running, debug_wb_pc = 0xbfc018ac
        [ 552000 ns] Test is running, debug_wb_pc = 0xbfc01fcc
        [ 562000 ns] Test is running, debug_wb_pc = 0xbfc026bc
        [ 572000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 582000 ns] Test is running, debug_wb_pc = 0xbfc3fbbc
        [ 592000 ns] Test is running, debug_wb_pc = 0xbfc40610
        [ 602000 ns] Test is running, debug_wb_pc = 0xbfc4108c
        [ 612000 ns] Test is running, debug_wb_pc = 0xbfc41b00
        [ 622000 ns] Test is running, debug_wb_pc = 0xbfc63984
        [ 632000 ns] Test is running, debug_wb_pc = 0xbfc643b4
        [ 642000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 652000 ns] Test is running, debug_wb_pc = 0xbfc65818
        [ 662000 ns] Test is running, debug_wb_pc = 0xbfc66240
        [ 672000 ns] Test is running, debug_wb_pc = 0xbfc66c94
        [ 682000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 692000 ns] Test is running, debug_wb_pc = 0xbfc840e8
        [ 702000 ns] Test is running, debug_wb_pc = 0xbfc84a88
        [ 712000 ns] Test is running, debug_wb_pc = 0xbfc85410
        [ 722000 ns] Test is running, debug_wb_pc = 0xbfc85db4
        [ 732000 ns] Test is running, debug_wb_pc = 0xbfc8673c
        [ 742000 ns] Test is running, debug_wb_pc = 0xbfc870b8
        [ 752000 ns] Test is running, debug_wb_pc = 0xbfc87a60
        [ 762000 ns] Test is running, debug_wb_pc = 0xbfc00d54
        [ 772000 ns] Test is running, debug_wb_pc = 0xbfc39ce8
        [ 782000 ns] Test is running, debug_wb_pc = 0xbfc7f290
        [ 792000 ns] Test is running, debug_wb_pc = 0xbfc7f8b4
        [ 802000 ns] Test is running, debug_wb_pc = 0xbfc7fed0
        [ 812000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 822000 ns] Test is running, debug_wb_pc = 0xbfc80b50
        [ 832000 ns] Test is running, debug_wb_pc = 0xbfc811e4
        [ 842000 ns] Test is running, debug_wb_pc = 0xbfc0aa54
        [ 852000 ns] Test is running, debug_wb_pc = 0xbfc0b068
        [ 862000 ns] Test is running, debug_wb_pc = 0xbfc0b678
        [ 872000 ns] Test is running, debug_wb_pc = 0xbfc0bc8c
        [ 882000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 892000 ns] Test is running, debug_wb_pc = 0xbfc32ab4
        [ 902000 ns] Test is running, debug_wb_pc = 0xbfc330cc
        [ 912000 ns] Test is running, debug_wb_pc = 0xbfc336ec
        [ 922000 ns] Test is running, debug_wb_pc = 0xbfc33d14
        [ 932000 ns] Test is running, debug_wb_pc = 0xbfc343ac
        [ 942000 ns] Test is running, debug_wb_pc = 0xbfc60ff0
        [ 952000 ns] Test is running, debug_wb_pc = 0xbfc6160c
        [ 962000 ns] Test is running, debug_wb_pc = 0xbfc61c2c
        [ 972000 ns] Test is running, debug_wb_pc = 0xbfc62244
        [ 982000 ns] Test is running, debug_wb_pc = 0xbfc62864
        [ 992000 ns] Test is running, debug_wb_pc = 0xbfc62ebc
        [1002000 ns] Test is running, debug_wb_pc = 0xbfc63554
        [1012000 ns] Test is running, debug_wb_pc = 0xbfc7aa8c
        [1022000 ns] Test is running, debug_wb_pc = 0xbfc7b080
        [1032000 ns] Test is running, debug_wb_pc = 0x00000000
        [1042000 ns] Test is running, debug_wb_pc = 0xbfc7bc68
        [1052000 ns] Test is running, debug_wb_pc = 0xbfc7c280
        [1062000 ns] Test is running, debug_wb_pc = 0xbfc7c8f4
        [1072000 ns] Test is running, debug_wb_pc = 0xbfc4cf10
        [1082000 ns] Test is running, debug_wb_pc = 0xbfc4d52c
        [1092000 ns] Test is running, debug_wb_pc = 0xbfc4db44
        [1102000 ns] Test is running, debug_wb_pc = 0x00000000
        [1112000 ns] Test is running, debug_wb_pc = 0xbfc4e780
        [1122000 ns] Test is running, debug_wb_pc = 0xbfc4edec
        [1132000 ns] Test is running, debug_wb_pc = 0xbfc6d06c
        [1142000 ns] Test is running, debug_wb_pc = 0xbfc6d648
        [1152000 ns] Test is running, debug_wb_pc = 0xbfc6dc24
        [1162000 ns] Test is running, debug_wb_pc = 0xbfc6e200
        [1172000 ns] Test is running, debug_wb_pc = 0xbfc6e7f4
        [1182000 ns] Test is running, debug_wb_pc = 0xbfc8a2a8
        [1192000 ns] Test is running, debug_wb_pc = 0xbfc8a8c8
        [1202000 ns] Test is running, debug_wb_pc = 0xbfc8aee4
        [1212000 ns] Test is running, debug_wb_pc = 0xbfc8b504
        [1222000 ns] Test is running, debug_wb_pc = 0xbfc8bb20
        [1232000 ns] Test is running, debug_wb_pc = 0xbfc8c1a4
        [1242000 ns] Test is running, debug_wb_pc = 0xbfc8c838
        [1252000 ns] Test is running, debug_wb_pc = 0xbfc78538
        [1262000 ns] Test is running, debug_wb_pc = 0xbfc78b50
        [1272000 ns] Test is running, debug_wb_pc = 0xbfc79164
        [1282000 ns] Test is running, debug_wb_pc = 0xbfc79774
        [1292000 ns] Test is running, debug_wb_pc = 0xbfc79db4
        [1302000 ns] Test is running, debug_wb_pc = 0x00000000
        [1312000 ns] Test is running, debug_wb_pc = 0xbfc47768
        [1322000 ns] Test is running, debug_wb_pc = 0xbfc47d88
        [1332000 ns] Test is running, debug_wb_pc = 0xbfc483a0
        [1342000 ns] Test is running, debug_wb_pc = 0xbfc489cc
        [1352000 ns] Test is running, debug_wb_pc = 0xbfc49060
        [1362000 ns] Test is running, debug_wb_pc = 0xbfc084cc
        [1372000 ns] Test is running, debug_wb_pc = 0xbfc08ae4
        [1382000 ns] Test is running, debug_wb_pc = 0xbfc090f8
        [1392000 ns] Test is running, debug_wb_pc = 0xbfc09708
        [1402000 ns] Test is running, debug_wb_pc = 0xbfc09d1c
        [1412000 ns] Test is running, debug_wb_pc = 0x00000000
        [1422000 ns] Test is running, debug_wb_pc = 0xbfc7639c
        [1432000 ns] Test is running, debug_wb_pc = 0xbfc76a18
        [1442000 ns] Test is running, debug_wb_pc = 0xbfc77098
        [1452000 ns] Test is running, debug_wb_pc = 0xbfc7771c
        [1462000 ns] Test is running, debug_wb_pc = 0x00000000
        [1472000 ns] Test is running, debug_wb_pc = 0xbfc42768
        [1482000 ns] Test is running, debug_wb_pc = 0xbfc42d5c
        [1492000 ns] Test is running, debug_wb_pc = 0xbfc43350
        [1502000 ns] Test is running, debug_wb_pc = 0xbfc43950
        [1512000 ns] Test is running, debug_wb_pc = 0xbfc43f90
        [1522000 ns] Test is running, debug_wb_pc = 0xbfc0cdf0
        [1532000 ns] Test is running, debug_wb_pc = 0xbfc0d474
        [1542000 ns] Test is running, debug_wb_pc = 0xbfc0daf4
        [1552000 ns] Test is running, debug_wb_pc = 0xbfc0e178
        [1562000 ns] Test is running, debug_wb_pc = 0xbfc0e830
        [1572000 ns] Test is running, debug_wb_pc = 0xbfc06610
        [1582000 ns] Test is running, debug_wb_pc = 0xbfc06c04
        [1592000 ns] Test is running, debug_wb_pc = 0x00000000
        [1602000 ns] Test is running, debug_wb_pc = 0xbfc077f4
        [1612000 ns] Test is running, debug_wb_pc = 0xbfc07e1c
        [1622000 ns] Test is running, debug_wb_pc = 0xbfc5b650
        [1632000 ns] Test is running, debug_wb_pc = 0xbfc5bcd4
        [1642000 ns] Test is running, debug_wb_pc = 0xbfc5c358
        [1652000 ns] Test is running, debug_wb_pc = 0xbfc5c9d8
        [1662000 ns] Test is running, debug_wb_pc = 0xbfc5d06c
        [1672000 ns] Test is running, debug_wb_pc = 0x00000000
        [1682000 ns] Test is running, debug_wb_pc = 0xbfc56a0c
        [1692000 ns] Test is running, debug_wb_pc = 0xbfc57370
        [1702000 ns] Test is running, debug_wb_pc = 0xbfc57cc4
        [1712000 ns] Test is running, debug_wb_pc = 0xbfc58638
        [1722000 ns] Test is running, debug_wb_pc = 0xbfc58f84
        [1732000 ns] Test is running, debug_wb_pc = 0xbfc59950
        [1742000 ns] Test is running, debug_wb_pc = 0xbfc5a318
        [1752000 ns] Test is running, debug_wb_pc = 0xbfc5acc8
        [1762000 ns] Test is running, debug_wb_pc = 0x00000000
        [1772000 ns] Test is running, debug_wb_pc = 0x00000000
        [1782000 ns] Test is running, debug_wb_pc = 0x00000000
        [1792000 ns] Test is running, debug_wb_pc = 0xbfc1ff18
        [1802000 ns] Test is running, debug_wb_pc = 0x00000000
        [1812000 ns] Test is running, debug_wb_pc = 0xbfc21234
        [1822000 ns] Test is running, debug_wb_pc = 0xbfc21bac
        [1832000 ns] Test is running, debug_wb_pc = 0x00000000
        [1842000 ns] Test is running, debug_wb_pc = 0x00000000
        [1852000 ns] Test is running, debug_wb_pc = 0xbfc70cf0
        [1862000 ns] Test is running, debug_wb_pc = 0xbfc71698
        [1872000 ns] Test is running, debug_wb_pc = 0x00000000
        [1882000 ns] Test is running, debug_wb_pc = 0x00000000
        [1892000 ns] Test is running, debug_wb_pc = 0xbfc73348
        [1902000 ns] Test is running, debug_wb_pc = 0x00000000
        [1912000 ns] Test is running, debug_wb_pc = 0x00000000
        [1922000 ns] Test is running, debug_wb_pc = 0xbfc74fd0
        [1932000 ns] Test is running, debug_wb_pc = 0xbfc759a4
        [1942000 ns] Test is running, debug_wb_pc = 0x00000000
        [1952000 ns] Test is running, debug_wb_pc = 0xbfc52ee8
        [1962000 ns] Test is running, debug_wb_pc = 0xbfc5378c
        [1972000 ns] Test is running, debug_wb_pc = 0xbfc54054
        [1982000 ns] Test is running, debug_wb_pc = 0x00000000
        [1992000 ns] Test is running, debug_wb_pc = 0xbfc5523c
        [2002000 ns] Test is running, debug_wb_pc = 0xbfc55ab0
        [2012000 ns] Test is running, debug_wb_pc = 0xbfc28f94
        [2022000 ns] Test is running, debug_wb_pc = 0xbfc29810
        [2032000 ns] Test is running, debug_wb_pc = 0xbfc2a0bc
        [2042000 ns] Test is running, debug_wb_pc = 0xbfc2a96c
        [2052000 ns] Test is running, debug_wb_pc = 0xbfc2b238
        [2062000 ns] Test is running, debug_wb_pc = 0x00000000
        [2072000 ns] Test is running, debug_wb_pc = 0xbfc2c398
        [2082000 ns] Test is running, debug_wb_pc = 0xbfc2cc58
        [2092000 ns] Test is running, debug_wb_pc = 0xbfc2d524
        [2102000 ns] Test is running, debug_wb_pc = 0xbfc2de00
        [2112000 ns] Test is running, debug_wb_pc = 0xbfc188cc
        [2122000 ns] Test is running, debug_wb_pc = 0xbfc191c4
        [2132000 ns] Test is running, debug_wb_pc = 0xbfc19a84
        [2142000 ns] Test is running, debug_wb_pc = 0xbfc1a368
        [2152000 ns] Test is running, debug_wb_pc = 0xbfc1ac38
        [2162000 ns] Test is running, debug_wb_pc = 0xbfc1b4e8
        [2172000 ns] Test is running, debug_wb_pc = 0x00000000
        [2182000 ns] Test is running, debug_wb_pc = 0xbfc1c648
        [2192000 ns] Test is running, debug_wb_pc = 0xbfc1cec8
        [2202000 ns] Test is running, debug_wb_pc = 0x00000000
        [2212000 ns] Test is running, debug_wb_pc = 0xbfc00d78
        [2222000 ns] Test is running, debug_wb_pc = 0xbfc11a90
        [2232000 ns] Test is running, debug_wb_pc = 0xbfc1227c
        [2242000 ns] Test is running, debug_wb_pc = 0x00000000
        [2252000 ns] Test is running, debug_wb_pc = 0xbfc13290
        [2262000 ns] Test is running, debug_wb_pc = 0xbfc13a94
        [2272000 ns] Test is running, debug_wb_pc = 0x00000000
        [2282000 ns] Test is running, debug_wb_pc = 0xbfc14aa4
        [2292000 ns] Test is running, debug_wb_pc = 0xbfc15290
        [2302000 ns] Test is running, debug_wb_pc = 0xbfc15a9c
        [2312000 ns] Test is running, debug_wb_pc = 0xbfc162a0
        [2322000 ns] Test is running, debug_wb_pc = 0xbfc00d80
        [2332000 ns] Test is running, debug_wb_pc = 0x00000000
        [2342000 ns] Test is running, debug_wb_pc = 0x00000000
        [2352000 ns] Test is running, debug_wb_pc = 0x00000000
        [2362000 ns] Test is running, debug_wb_pc = 0x00000000
        [2372000 ns] Test is running, debug_wb_pc = 0x00000000
        [2382000 ns] Test is running, debug_wb_pc = 0xbfc7e9f4
        [2392000 ns] Test is running, debug_wb_pc = 0xbfc7ecf8
        [2402000 ns] Test is running, debug_wb_pc = 0xbfc7eff8
        [2412000 ns] Test is running, debug_wb_pc = 0x00000000
        [2422000 ns] Test is running, debug_wb_pc = 0x00000000
        [2432000 ns] Test is running, debug_wb_pc = 0x00000000
        [2442000 ns] Test is running, debug_wb_pc = 0x00000000
        [2452000 ns] Test is running, debug_wb_pc = 0xbfc0f688
        [2462000 ns] Test is running, debug_wb_pc = 0xbfc0f91c
        [2472000 ns] Test is running, debug_wb_pc = 0xbfc0fba8
        [2482000 ns] Test is running, debug_wb_pc = 0xbfc0fe38
        [2492000 ns] Test is running, debug_wb_pc = 0x00000000
        [2502000 ns] Test is running, debug_wb_pc = 0x00000000
        [2512000 ns] Test is running, debug_wb_pc = 0x00000000
        [2522000 ns] Test is running, debug_wb_pc = 0x00000000
        [2532000 ns] Test is running, debug_wb_pc = 0x00000000
        [2542000 ns] Test is running, debug_wb_pc = 0x00000000
        [2552000 ns] Test is running, debug_wb_pc = 0xbfc11094
        [2562000 ns] Test is running, debug_wb_pc = 0xbfc34a0c
        [2572000 ns] Test is running, debug_wb_pc = 0xbfc35064
        [2582000 ns] Test is running, debug_wb_pc = 0xbfc356bc
        [2592000 ns] Test is running, debug_wb_pc = 0xbfc35d14
        [2602000 ns] Test is running, debug_wb_pc = 0x00000000
        [2612000 ns] Test is running, debug_wb_pc = 0xbfc369c4
        [2622000 ns] Test is running, debug_wb_pc = 0xbfc81bc4
        [2632000 ns] Test is running, debug_wb_pc = 0xbfc82218
        [2642000 ns] Test is running, debug_wb_pc = 0xbfc82870
        [2652000 ns] Test is running, debug_wb_pc = 0xbfc82ec8
        [2662000 ns] Test is running, debug_wb_pc = 0xbfc83524
        [2672000 ns] Test is running, debug_wb_pc = 0xbfc884c0
        [2682000 ns] Test is running, debug_wb_pc = 0xbfc889c0
        [2692000 ns] Test is running, debug_wb_pc = 0xbfc88ec0
        [2702000 ns] Test is running, debug_wb_pc = 0xbfc1773c
        [2712000 ns] Test is running, debug_wb_pc = 0xbfc17c3c
        [2722000 ns] Test is running, debug_wb_pc = 0xbfc1813c
        [2732000 ns] Test is running, debug_wb_pc = 0xbfc60348
        [2742000 ns] Test is running, debug_wb_pc = 0xbfc60848
        [2752000 ns] Test is running, debug_wb_pc = 0xbfc60d48
        [2762000 ns] Test is running, debug_wb_pc = 0xbfc28320
        [2772000 ns] Test is running, debug_wb_pc = 0xbfc00d88
        [2782000 ns] Test is running, debug_wb_pc = 0xbfc03458
        [2792000 ns] Test is running, debug_wb_pc = 0xbfc0138c
        [2802000 ns] Test is running, debug_wb_pc = 0xbfc8cc70
        [2812000 ns] Test is running, debug_wb_pc = 0x00000000
        [2822000 ns] Test is running, debug_wb_pc = 0xbfc7d6fc
        [2832000 ns] Test is running, debug_wb_pc = 0xbfc170e8
        [2842000 ns] Test is running, debug_wb_pc = 0x00000000
        [2852000 ns] Test is running, debug_wb_pc = 0xbfc4f6d8
        [2862000 ns] Test is running, debug_wb_pc = 0xbfc37368
        [2872000 ns] Test is running, debug_wb_pc = 0x00000000
        [2882000 ns] Test is running, debug_wb_pc = 0xbfc38194
        [2892000 ns] Test is running, debug_wb_pc = 0xbfc38888
        [2902000 ns] Test is running, debug_wb_pc = 0xbfc38ef0
        [2912000 ns] Test is running, debug_wb_pc = 0xbfc67acc
        [2922000 ns] Test is running, debug_wb_pc = 0xbfc68200
        [2932000 ns] Test is running, debug_wb_pc = 0xbfc68970
        [2942000 ns] Test is running, debug_wb_pc = 0xbfc68ff4
        [2952000 ns] Test is running, debug_wb_pc = 0xbfc69644
        [2962000 ns] Test is running, debug_wb_pc = 0xbfc69e18
        [2972000 ns] Test is running, debug_wb_pc = 0xbfc2e780
        [2982000 ns] Test is running, debug_wb_pc = 0xbfc2ee54
        [2992000 ns] Test is running, debug_wb_pc = 0xbfc2f4c8
        [3002000 ns] Test is running, debug_wb_pc = 0xbfc2fb60
        [3012000 ns] Test is running, debug_wb_pc = 0xbfc4ae5c
        [3022000 ns] Test is running, debug_wb_pc = 0xbfc4b584
        [3032000 ns] Test is running, debug_wb_pc = 0xbfc4bc2c
        [3042000 ns] Test is running, debug_wb_pc = 0xbfc4c3cc
        [3052000 ns] Test is running, debug_wb_pc = 0xbfc44338
        [3062000 ns] Test is running, debug_wb_pc = 0xbfc44a50
        [3072000 ns] Test is running, debug_wb_pc = 0xbfc450fc
        [3082000 ns] Test is running, debug_wb_pc = 0xbfc45730
        [3092000 ns] Test is running, debug_wb_pc = 0xbfc45d80
        [3102000 ns] Test is running, debug_wb_pc = 0xbfc464c4
        [3112000 ns] Test is running, debug_wb_pc = 0xbfc30074
        [3122000 ns] Test is running, debug_wb_pc = 0xbfc3072c
        [3132000 ns] Test is running, debug_wb_pc = 0xbfc30de0
        [3142000 ns] Test is running, debug_wb_pc = 0xbfc31448
        [3152000 ns] Test is running, debug_wb_pc = 0xbfc31a78
        [3162000 ns] Test is running, debug_wb_pc = 0xbfc32160
--------------------------------------------------------------
[3168427 ns] Error!!!
    reference: PC = 0xbfc69f88, wb_rf_wnum = 0x12, wb_rf_wdata = 0x00000001
    mycpu    : PC = 0xbfc006b8, wb_rf_wnum = 0x04, wb_rf_wdata = 0xbfaf0000
--------------------------------------------------------------
$finish called at time : 3168467 ns : File "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 1120.582 ; gain = 15.566
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_top/soc_lite/cpu}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegHILO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegHILO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol Empty_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:53]
INFO: [VRFC 10-2458] undeclared symbol MDUPause_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:54]
INFO: [VRFC 10-2458] undeclared symbol IMPause_IF, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:55]
INFO: [VRFC 10-2458] undeclared symbol DMPause_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:56]
INFO: [VRFC 10-2458] undeclared symbol rs_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:57]
INFO: [VRFC 10-2458] undeclared symbol rt_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:58]
INFO: [VRFC 10-2458] undeclared symbol RDataValid_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:59]
INFO: [VRFC 10-2458] undeclared symbol WAddr_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:60]
INFO: [VRFC 10-2458] undeclared symbol WAddr_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:61]
INFO: [VRFC 10-2458] undeclared symbol WAddr_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:62]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:63]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:64]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:65]
INFO: [VRFC 10-2458] undeclared symbol HILOValid_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:66]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:67]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:68]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:69]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:70]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:71]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:72]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:73]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:74]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:75]
INFO: [VRFC 10-2458] undeclared symbol PCSrcForward_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:76]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:77]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:78]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:79]
INFO: [VRFC 10-2458] undeclared symbol ERET_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:80]
INFO: [VRFC 10-2458] undeclared symbol Exception_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:80]
INFO: [VRFC 10-2458] undeclared symbol ERET_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:81]
INFO: [VRFC 10-2458] undeclared symbol Exception_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:81]
INFO: [VRFC 10-2458] undeclared symbol ERET_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:82]
INFO: [VRFC 10-2458] undeclared symbol Exception_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:82]
INFO: [VRFC 10-2458] undeclared symbol ERET_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:83]
INFO: [VRFC 10-2458] undeclared symbol Exception_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:83]
WARNING: [VRFC 10-2938] 'IMPause_IF' is already implicitly declared on line 55 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:102]
INFO: [VRFC 10-2458] undeclared symbol MemEN_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:109]
INFO: [VRFC 10-2458] undeclared symbol PC_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:111]
INFO: [VRFC 10-2458] undeclared symbol PC_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:113]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:114]
INFO: [VRFC 10-2458] undeclared symbol PC_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:115]
WARNING: [VRFC 10-2938] 'PC_ID' is already implicitly declared on line 113 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:142]
WARNING: [VRFC 10-2938] 'rs_ID' is already implicitly declared on line 57 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:146]
WARNING: [VRFC 10-2938] 'rt_ID' is already implicitly declared on line 58 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:147]
WARNING: [VRFC 10-2938] 'PCSrc_ID' is already implicitly declared on line 77 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:154]
WARNING: [VRFC 10-2938] 'PCSrcForward_ID' is already implicitly declared on line 76 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:155]
WARNING: [VRFC 10-2938] 'RDataValid_ID' is already implicitly declared on line 59 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:168]
WARNING: [VRFC 10-2938] 'HILOValid_ID' is already implicitly declared on line 66 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:169]
WARNING: [VRFC 10-2938] 'ERET_ID' is already implicitly declared on line 80 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:171]
WARNING: [VRFC 10-2938] 'Exception_ID' is already implicitly declared on line 80 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:175]
INFO: [VRFC 10-2458] undeclared symbol WData_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:187]
INFO: [VRFC 10-2458] undeclared symbol HILO_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:188]
WARNING: [VRFC 10-2938] 'RegWrite_ID_EX' is already implicitly declared on line 63 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:234]
WARNING: [VRFC 10-2938] 'HIWrite_ID_EX' is already implicitly declared on line 67 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:235]
WARNING: [VRFC 10-2938] 'LOWrite_ID_EX' is already implicitly declared on line 70 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:236]
WARNING: [VRFC 10-2938] 'HILOWrite_ID_EX' is already implicitly declared on line 73 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:237]
WARNING: [VRFC 10-2938] 'PCSrc_ID_EX' is already implicitly declared on line 78 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:238]
WARNING: [VRFC 10-2938] 'ERET_ID_EX' is already implicitly declared on line 81 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:253]
WARNING: [VRFC 10-2938] 'Exception_ID_EX' is already implicitly declared on line 81 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:257]
WARNING: [VRFC 10-2938] 'WAddr_EX' is already implicitly declared on line 60 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:330]
WARNING: [VRFC 10-2938] 'MDUPause_EX' is already implicitly declared on line 54 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:338]
WARNING: [VRFC 10-2938] 'PC_EX_MEM' is already implicitly declared on line 111 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:367]
WARNING: [VRFC 10-2938] 'WAddr_EX_MEM' is already implicitly declared on line 61 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:374]
WARNING: [VRFC 10-2938] 'RegWrite_EX_MEM' is already implicitly declared on line 64 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:375]
WARNING: [VRFC 10-2938] 'HIWrite_EX_MEM' is already implicitly declared on line 68 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:376]
WARNING: [VRFC 10-2938] 'LOWrite_EX_MEM' is already implicitly declared on line 71 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:377]
WARNING: [VRFC 10-2938] 'HILOWrite_EX_MEM' is already implicitly declared on line 74 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:378]
WARNING: [VRFC 10-2938] 'ERET_EX_MEM' is already implicitly declared on line 82 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:389]
WARNING: [VRFC 10-2938] 'MemEN_EX_MEM' is already implicitly declared on line 109 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:394]
WARNING: [VRFC 10-2938] 'Exception_EX_MEM' is already implicitly declared on line 82 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:395]
WARNING: [VRFC 10-2938] 'PCSrc_MEM' is already implicitly declared on line 79 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:466]
WARNING: [VRFC 10-2938] 'DMPause_MEM' is already implicitly declared on line 56 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:467]
WARNING: [VRFC 10-2938] 'RegWrite_MEM_WB' is already implicitly declared on line 65 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:505]
WARNING: [VRFC 10-2938] 'HIWrite_MEM_WB' is already implicitly declared on line 69 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:506]
WARNING: [VRFC 10-2938] 'LOWrite_MEM_WB' is already implicitly declared on line 72 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:507]
WARNING: [VRFC 10-2938] 'HILOWrite_MEM_WB' is already implicitly declared on line 75 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:508]
WARNING: [VRFC 10-2938] 'WAddr_MEM_WB' is already implicitly declared on line 62 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:511]
WARNING: [VRFC 10-2938] 'HILO_MEM_WB' is already implicitly declared on line 188 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:513]
WARNING: [VRFC 10-2938] 'ERET_MEM_WB' is already implicitly declared on line 83 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:515]
WARNING: [VRFC 10-2938] 'Exception_MEM_WB' is already implicitly declared on line 83 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:521]
WARNING: [VRFC 10-2938] 'WData_WB' is already implicitly declared on line 187 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:579]
WARNING: [VRFC 10-2938] 'PC_WB' is already implicitly declared on line 115 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:580]
WARNING: [VRFC 10-2938] 'Empty_WB' is already implicitly declared on line 53 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:581]
WARNING: [VRFC 10-2938] 'PCSrc_WB' is already implicitly declared on line 114 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:582]
WARNING: [VRFC 10-3380] identifier 'MDUPause_EX' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:27]
WARNING: [VRFC 10-3380] identifier 'MDUPause_EX' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:28]
WARNING: [VRFC 10-3380] identifier 'MDUPause_EX' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:29]
WARNING: [VRFC 10-3380] identifier 'MDUPause_EX' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WRConflict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRConflict
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1179.383 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package div_gen_v5_1_16.div_gen_v5_1_16_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_16.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_16.pkg_addsub
Compiling module xil_defaultlib.WRConflict
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID1
Compiling module xil_defaultlib.ID2
Compiling module xil_defaultlib.RegHILO
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=32,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=32,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=32,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=32,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_16.c_addsub_lut6 [\c_addsub_lut6(c_width=33,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_16.c_addsub_viv [\c_addsub_viv(c_a_width=33,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_16.addsubreg_v [\addsubreg_v(c_bus_width=33,c_ha...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_16.c_addsub_lut6 [\c_addsub_lut6(c_width=33,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_16.c_addsub_viv [\c_addsub_viv(c_a_width=33,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_16.addsubreg_v [\addsubreg_v(c_bus_width=33,c_ha...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture virtex of entity div_gen_v5_1_16.dividervdc_v [\dividervdc_v(bus_num=32,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=33,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=33,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_16.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_v5_1_16_viv [\div_gen_v5_1_16_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_16.div_gen_v5_1_16 [\div_gen_v5_1_16(c_xdevicefamily...]
Compiling architecture div_arch of entity xil_defaultlib.div [div_default]
Compiling architecture virtex of entity div_gen_v5_1_16.dividervdc_v [\dividervdc_v(bus_num=32,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_16.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_v5_1_16_viv [\div_gen_v5_1_16_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_16.div_gen_v5_1_16 [\div_gen_v5_1_16(c_xdevicefamily...]
Compiling architecture divu_arch of entity xil_defaultlib.divu [divu_default]
Compiling module xil_defaultlib.MDU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1179.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 1179.383 ; gain = 0.000
run all
==============================================================
Test begin!
        [  22000 ns] Test is running, debug_wb_pc = 0x9fc06054
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc5dc34
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc5e254
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc5e870
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc5ee90
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc5f4ac
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc5fb3c
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc00d58
        [ 102000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc89e30
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc3af00
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc3b888
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc3c0c4
        [ 152000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc3d2e4
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc23c64
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc244a0
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc24cb4
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc254dc
        [ 212000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc26994
        [ 232000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc27ac8
        [ 252000 ns] Test is running, debug_wb_pc = 0xbfc49aa8
        [ 262000 ns] Test is running, debug_wb_pc = 0xbfc4a1b4
        [ 272000 ns] Test is running, debug_wb_pc = 0xbfc00d64
        [ 282000 ns] Test is running, debug_wb_pc = 0xbfc6a678
        [ 292000 ns] Test is running, debug_wb_pc = 0xbfc6ac94
        [ 302000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 312000 ns] Test is running, debug_wb_pc = 0xbfc6b8cc
        [ 322000 ns] Test is running, debug_wb_pc = 0xbfc6bf18
        [ 332000 ns] Test is running, debug_wb_pc = 0xbfc6c5ac
        [ 342000 ns] Test is running, debug_wb_pc = 0xbfc50088
        [ 352000 ns] Test is running, debug_wb_pc = 0xbfc5067c
        [ 362000 ns] Test is running, debug_wb_pc = 0xbfc50c70
        [ 372000 ns] Test is running, debug_wb_pc = 0xbfc51264
        [ 382000 ns] Test is running, debug_wb_pc = 0xbfc5186c
        [ 392000 ns] Test is running, debug_wb_pc = 0xbfc51edc
        [ 402000 ns] Test is running, debug_wb_pc = 0xbfc037ac
        [ 412000 ns] Test is running, debug_wb_pc = 0xbfc03d88
        [ 422000 ns] Test is running, debug_wb_pc = 0xbfc04364
        [ 432000 ns] Test is running, debug_wb_pc = 0xbfc04940
        [ 442000 ns] Test is running, debug_wb_pc = 0xbfc04f60
        [ 452000 ns] Test is running, debug_wb_pc = 0xbfc3da8c
        [ 462000 ns] Test is running, debug_wb_pc = 0xbfc3e068
        [ 472000 ns] Test is running, debug_wb_pc = 0xbfc3e644
        [ 482000 ns] Test is running, debug_wb_pc = 0xbfc3ec20
        [ 492000 ns] Test is running, debug_wb_pc = 0xbfc6eb38
        [ 502000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 512000 ns] Test is running, debug_wb_pc = 0xbfc6f724
        [ 522000 ns] Test is running, debug_wb_pc = 0xbfc6fd14
        [ 532000 ns] Test is running, debug_wb_pc = 0xbfc7031c
        [ 542000 ns] Test is running, debug_wb_pc = 0xbfc018ac
        [ 552000 ns] Test is running, debug_wb_pc = 0xbfc01fcc
        [ 562000 ns] Test is running, debug_wb_pc = 0xbfc026bc
        [ 572000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 582000 ns] Test is running, debug_wb_pc = 0xbfc3fbbc
        [ 592000 ns] Test is running, debug_wb_pc = 0xbfc40610
        [ 602000 ns] Test is running, debug_wb_pc = 0xbfc4108c
        [ 612000 ns] Test is running, debug_wb_pc = 0xbfc41b00
        [ 622000 ns] Test is running, debug_wb_pc = 0xbfc63984
        [ 632000 ns] Test is running, debug_wb_pc = 0xbfc643b4
        [ 642000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 652000 ns] Test is running, debug_wb_pc = 0xbfc65818
        [ 662000 ns] Test is running, debug_wb_pc = 0xbfc66240
        [ 672000 ns] Test is running, debug_wb_pc = 0xbfc66c94
        [ 682000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 692000 ns] Test is running, debug_wb_pc = 0xbfc840e8
        [ 702000 ns] Test is running, debug_wb_pc = 0xbfc84a88
        [ 712000 ns] Test is running, debug_wb_pc = 0xbfc85410
        [ 722000 ns] Test is running, debug_wb_pc = 0xbfc85db4
        [ 732000 ns] Test is running, debug_wb_pc = 0xbfc8673c
        [ 742000 ns] Test is running, debug_wb_pc = 0xbfc870b8
        [ 752000 ns] Test is running, debug_wb_pc = 0xbfc87a60
        [ 762000 ns] Test is running, debug_wb_pc = 0xbfc00d54
        [ 772000 ns] Test is running, debug_wb_pc = 0xbfc39ce8
        [ 782000 ns] Test is running, debug_wb_pc = 0xbfc7f290
        [ 792000 ns] Test is running, debug_wb_pc = 0xbfc7f8b4
        [ 802000 ns] Test is running, debug_wb_pc = 0xbfc7fed0
        [ 812000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 822000 ns] Test is running, debug_wb_pc = 0xbfc80b50
        [ 832000 ns] Test is running, debug_wb_pc = 0xbfc811e4
        [ 842000 ns] Test is running, debug_wb_pc = 0xbfc0aa54
        [ 852000 ns] Test is running, debug_wb_pc = 0xbfc0b068
        [ 862000 ns] Test is running, debug_wb_pc = 0xbfc0b678
        [ 872000 ns] Test is running, debug_wb_pc = 0xbfc0bc8c
        [ 882000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 892000 ns] Test is running, debug_wb_pc = 0xbfc32ab4
        [ 902000 ns] Test is running, debug_wb_pc = 0xbfc330cc
        [ 912000 ns] Test is running, debug_wb_pc = 0xbfc336ec
        [ 922000 ns] Test is running, debug_wb_pc = 0xbfc33d14
        [ 932000 ns] Test is running, debug_wb_pc = 0xbfc343ac
        [ 942000 ns] Test is running, debug_wb_pc = 0xbfc60ff0
        [ 952000 ns] Test is running, debug_wb_pc = 0xbfc6160c
        [ 962000 ns] Test is running, debug_wb_pc = 0xbfc61c2c
        [ 972000 ns] Test is running, debug_wb_pc = 0xbfc62244
        [ 982000 ns] Test is running, debug_wb_pc = 0xbfc62864
        [ 992000 ns] Test is running, debug_wb_pc = 0xbfc62ebc
        [1002000 ns] Test is running, debug_wb_pc = 0xbfc63554
        [1012000 ns] Test is running, debug_wb_pc = 0xbfc7aa8c
        [1022000 ns] Test is running, debug_wb_pc = 0xbfc7b080
        [1032000 ns] Test is running, debug_wb_pc = 0x00000000
        [1042000 ns] Test is running, debug_wb_pc = 0xbfc7bc68
        [1052000 ns] Test is running, debug_wb_pc = 0xbfc7c280
        [1062000 ns] Test is running, debug_wb_pc = 0xbfc7c8f4
        [1072000 ns] Test is running, debug_wb_pc = 0xbfc4cf10
        [1082000 ns] Test is running, debug_wb_pc = 0xbfc4d52c
        [1092000 ns] Test is running, debug_wb_pc = 0xbfc4db44
        [1102000 ns] Test is running, debug_wb_pc = 0x00000000
        [1112000 ns] Test is running, debug_wb_pc = 0xbfc4e780
        [1122000 ns] Test is running, debug_wb_pc = 0xbfc4edec
        [1132000 ns] Test is running, debug_wb_pc = 0xbfc6d06c
        [1142000 ns] Test is running, debug_wb_pc = 0xbfc6d648
        [1152000 ns] Test is running, debug_wb_pc = 0xbfc6dc24
        [1162000 ns] Test is running, debug_wb_pc = 0xbfc6e200
        [1172000 ns] Test is running, debug_wb_pc = 0xbfc6e7f4
        [1182000 ns] Test is running, debug_wb_pc = 0xbfc8a2a8
        [1192000 ns] Test is running, debug_wb_pc = 0xbfc8a8c8
        [1202000 ns] Test is running, debug_wb_pc = 0xbfc8aee4
        [1212000 ns] Test is running, debug_wb_pc = 0xbfc8b504
        [1222000 ns] Test is running, debug_wb_pc = 0xbfc8bb20
        [1232000 ns] Test is running, debug_wb_pc = 0xbfc8c1a4
        [1242000 ns] Test is running, debug_wb_pc = 0xbfc8c838
        [1252000 ns] Test is running, debug_wb_pc = 0xbfc78538
        [1262000 ns] Test is running, debug_wb_pc = 0xbfc78b50
        [1272000 ns] Test is running, debug_wb_pc = 0xbfc79164
        [1282000 ns] Test is running, debug_wb_pc = 0xbfc79774
        [1292000 ns] Test is running, debug_wb_pc = 0xbfc79db4
        [1302000 ns] Test is running, debug_wb_pc = 0x00000000
        [1312000 ns] Test is running, debug_wb_pc = 0xbfc47768
        [1322000 ns] Test is running, debug_wb_pc = 0xbfc47d88
        [1332000 ns] Test is running, debug_wb_pc = 0xbfc483a0
        [1342000 ns] Test is running, debug_wb_pc = 0xbfc489cc
        [1352000 ns] Test is running, debug_wb_pc = 0xbfc49060
        [1362000 ns] Test is running, debug_wb_pc = 0xbfc084cc
        [1372000 ns] Test is running, debug_wb_pc = 0xbfc08ae4
        [1382000 ns] Test is running, debug_wb_pc = 0xbfc090f8
        [1392000 ns] Test is running, debug_wb_pc = 0xbfc09708
        [1402000 ns] Test is running, debug_wb_pc = 0xbfc09d1c
        [1412000 ns] Test is running, debug_wb_pc = 0x00000000
        [1422000 ns] Test is running, debug_wb_pc = 0xbfc7639c
        [1432000 ns] Test is running, debug_wb_pc = 0xbfc76a18
        [1442000 ns] Test is running, debug_wb_pc = 0xbfc77098
        [1452000 ns] Test is running, debug_wb_pc = 0xbfc7771c
        [1462000 ns] Test is running, debug_wb_pc = 0x00000000
        [1472000 ns] Test is running, debug_wb_pc = 0xbfc42768
        [1482000 ns] Test is running, debug_wb_pc = 0xbfc42d5c
        [1492000 ns] Test is running, debug_wb_pc = 0xbfc43350
        [1502000 ns] Test is running, debug_wb_pc = 0xbfc43950
        [1512000 ns] Test is running, debug_wb_pc = 0xbfc43f90
        [1522000 ns] Test is running, debug_wb_pc = 0xbfc0cdf0
        [1532000 ns] Test is running, debug_wb_pc = 0xbfc0d474
        [1542000 ns] Test is running, debug_wb_pc = 0xbfc0daf4
        [1552000 ns] Test is running, debug_wb_pc = 0xbfc0e178
        [1562000 ns] Test is running, debug_wb_pc = 0xbfc0e830
        [1572000 ns] Test is running, debug_wb_pc = 0xbfc06610
        [1582000 ns] Test is running, debug_wb_pc = 0xbfc06c04
        [1592000 ns] Test is running, debug_wb_pc = 0x00000000
        [1602000 ns] Test is running, debug_wb_pc = 0xbfc077f4
        [1612000 ns] Test is running, debug_wb_pc = 0xbfc07e1c
        [1622000 ns] Test is running, debug_wb_pc = 0xbfc5b650
        [1632000 ns] Test is running, debug_wb_pc = 0xbfc5bcd4
        [1642000 ns] Test is running, debug_wb_pc = 0xbfc5c358
        [1652000 ns] Test is running, debug_wb_pc = 0xbfc5c9d8
        [1662000 ns] Test is running, debug_wb_pc = 0xbfc5d06c
        [1672000 ns] Test is running, debug_wb_pc = 0x00000000
        [1682000 ns] Test is running, debug_wb_pc = 0xbfc56a0c
        [1692000 ns] Test is running, debug_wb_pc = 0xbfc57370
        [1702000 ns] Test is running, debug_wb_pc = 0xbfc57cc4
        [1712000 ns] Test is running, debug_wb_pc = 0xbfc58638
        [1722000 ns] Test is running, debug_wb_pc = 0xbfc58f84
        [1732000 ns] Test is running, debug_wb_pc = 0xbfc59950
        [1742000 ns] Test is running, debug_wb_pc = 0xbfc5a318
        [1752000 ns] Test is running, debug_wb_pc = 0xbfc5acc8
        [1762000 ns] Test is running, debug_wb_pc = 0x00000000
        [1772000 ns] Test is running, debug_wb_pc = 0x00000000
        [1782000 ns] Test is running, debug_wb_pc = 0x00000000
        [1792000 ns] Test is running, debug_wb_pc = 0xbfc1ff18
        [1802000 ns] Test is running, debug_wb_pc = 0x00000000
        [1812000 ns] Test is running, debug_wb_pc = 0xbfc21234
        [1822000 ns] Test is running, debug_wb_pc = 0xbfc21bac
        [1832000 ns] Test is running, debug_wb_pc = 0x00000000
        [1842000 ns] Test is running, debug_wb_pc = 0x00000000
        [1852000 ns] Test is running, debug_wb_pc = 0xbfc70cf0
        [1862000 ns] Test is running, debug_wb_pc = 0xbfc71698
        [1872000 ns] Test is running, debug_wb_pc = 0x00000000
        [1882000 ns] Test is running, debug_wb_pc = 0x00000000
        [1892000 ns] Test is running, debug_wb_pc = 0xbfc73348
        [1902000 ns] Test is running, debug_wb_pc = 0x00000000
        [1912000 ns] Test is running, debug_wb_pc = 0x00000000
        [1922000 ns] Test is running, debug_wb_pc = 0xbfc74fd0
        [1932000 ns] Test is running, debug_wb_pc = 0xbfc759a4
        [1942000 ns] Test is running, debug_wb_pc = 0x00000000
        [1952000 ns] Test is running, debug_wb_pc = 0xbfc52ee8
        [1962000 ns] Test is running, debug_wb_pc = 0xbfc5378c
        [1972000 ns] Test is running, debug_wb_pc = 0xbfc54054
        [1982000 ns] Test is running, debug_wb_pc = 0x00000000
        [1992000 ns] Test is running, debug_wb_pc = 0xbfc5523c
        [2002000 ns] Test is running, debug_wb_pc = 0xbfc55ab0
        [2012000 ns] Test is running, debug_wb_pc = 0xbfc28f94
        [2022000 ns] Test is running, debug_wb_pc = 0xbfc29810
        [2032000 ns] Test is running, debug_wb_pc = 0xbfc2a0bc
        [2042000 ns] Test is running, debug_wb_pc = 0xbfc2a96c
        [2052000 ns] Test is running, debug_wb_pc = 0xbfc2b238
        [2062000 ns] Test is running, debug_wb_pc = 0x00000000
        [2072000 ns] Test is running, debug_wb_pc = 0xbfc2c398
        [2082000 ns] Test is running, debug_wb_pc = 0xbfc2cc58
        [2092000 ns] Test is running, debug_wb_pc = 0xbfc2d524
        [2102000 ns] Test is running, debug_wb_pc = 0xbfc2de00
        [2112000 ns] Test is running, debug_wb_pc = 0xbfc188cc
        [2122000 ns] Test is running, debug_wb_pc = 0xbfc191c4
        [2132000 ns] Test is running, debug_wb_pc = 0xbfc19a84
        [2142000 ns] Test is running, debug_wb_pc = 0xbfc1a368
        [2152000 ns] Test is running, debug_wb_pc = 0xbfc1ac38
        [2162000 ns] Test is running, debug_wb_pc = 0xbfc1b4e8
        [2172000 ns] Test is running, debug_wb_pc = 0x00000000
        [2182000 ns] Test is running, debug_wb_pc = 0xbfc1c648
        [2192000 ns] Test is running, debug_wb_pc = 0xbfc1cec8
        [2202000 ns] Test is running, debug_wb_pc = 0x00000000
        [2212000 ns] Test is running, debug_wb_pc = 0xbfc00d78
        [2222000 ns] Test is running, debug_wb_pc = 0xbfc11a90
        [2232000 ns] Test is running, debug_wb_pc = 0xbfc1227c
        [2242000 ns] Test is running, debug_wb_pc = 0x00000000
        [2252000 ns] Test is running, debug_wb_pc = 0xbfc13290
        [2262000 ns] Test is running, debug_wb_pc = 0xbfc13a94
        [2272000 ns] Test is running, debug_wb_pc = 0x00000000
        [2282000 ns] Test is running, debug_wb_pc = 0xbfc14aa4
        [2292000 ns] Test is running, debug_wb_pc = 0xbfc15290
        [2302000 ns] Test is running, debug_wb_pc = 0xbfc15a9c
        [2312000 ns] Test is running, debug_wb_pc = 0xbfc162a0
        [2322000 ns] Test is running, debug_wb_pc = 0xbfc00d80
        [2332000 ns] Test is running, debug_wb_pc = 0x00000000
        [2342000 ns] Test is running, debug_wb_pc = 0x00000000
        [2352000 ns] Test is running, debug_wb_pc = 0x00000000
        [2362000 ns] Test is running, debug_wb_pc = 0x00000000
        [2372000 ns] Test is running, debug_wb_pc = 0x00000000
        [2382000 ns] Test is running, debug_wb_pc = 0xbfc7e9f4
        [2392000 ns] Test is running, debug_wb_pc = 0xbfc7ecf8
        [2402000 ns] Test is running, debug_wb_pc = 0xbfc7eff8
        [2412000 ns] Test is running, debug_wb_pc = 0x00000000
        [2422000 ns] Test is running, debug_wb_pc = 0x00000000
        [2432000 ns] Test is running, debug_wb_pc = 0x00000000
        [2442000 ns] Test is running, debug_wb_pc = 0x00000000
        [2452000 ns] Test is running, debug_wb_pc = 0xbfc0f688
        [2462000 ns] Test is running, debug_wb_pc = 0xbfc0f91c
        [2472000 ns] Test is running, debug_wb_pc = 0xbfc0fba8
        [2482000 ns] Test is running, debug_wb_pc = 0xbfc0fe38
        [2492000 ns] Test is running, debug_wb_pc = 0x00000000
        [2502000 ns] Test is running, debug_wb_pc = 0x00000000
        [2512000 ns] Test is running, debug_wb_pc = 0x00000000
        [2522000 ns] Test is running, debug_wb_pc = 0x00000000
        [2532000 ns] Test is running, debug_wb_pc = 0x00000000
        [2542000 ns] Test is running, debug_wb_pc = 0x00000000
        [2552000 ns] Test is running, debug_wb_pc = 0xbfc11094
        [2562000 ns] Test is running, debug_wb_pc = 0xbfc34a0c
        [2572000 ns] Test is running, debug_wb_pc = 0xbfc35064
        [2582000 ns] Test is running, debug_wb_pc = 0xbfc356bc
        [2592000 ns] Test is running, debug_wb_pc = 0xbfc35d14
        [2602000 ns] Test is running, debug_wb_pc = 0x00000000
        [2612000 ns] Test is running, debug_wb_pc = 0xbfc369c4
        [2622000 ns] Test is running, debug_wb_pc = 0xbfc81bc4
        [2632000 ns] Test is running, debug_wb_pc = 0xbfc82218
        [2642000 ns] Test is running, debug_wb_pc = 0xbfc82870
        [2652000 ns] Test is running, debug_wb_pc = 0xbfc82ec8
        [2662000 ns] Test is running, debug_wb_pc = 0xbfc83524
        [2672000 ns] Test is running, debug_wb_pc = 0xbfc884c0
        [2682000 ns] Test is running, debug_wb_pc = 0xbfc889c0
        [2692000 ns] Test is running, debug_wb_pc = 0xbfc88ec0
        [2702000 ns] Test is running, debug_wb_pc = 0xbfc1773c
        [2712000 ns] Test is running, debug_wb_pc = 0xbfc17c3c
        [2722000 ns] Test is running, debug_wb_pc = 0xbfc1813c
        [2732000 ns] Test is running, debug_wb_pc = 0xbfc60348
        [2742000 ns] Test is running, debug_wb_pc = 0xbfc60848
        [2752000 ns] Test is running, debug_wb_pc = 0xbfc60d48
        [2762000 ns] Test is running, debug_wb_pc = 0xbfc28320
        [2772000 ns] Test is running, debug_wb_pc = 0xbfc00d88
        [2782000 ns] Test is running, debug_wb_pc = 0xbfc03458
        [2792000 ns] Test is running, debug_wb_pc = 0xbfc0138c
        [2802000 ns] Test is running, debug_wb_pc = 0xbfc8cc70
        [2812000 ns] Test is running, debug_wb_pc = 0x00000000
        [2822000 ns] Test is running, debug_wb_pc = 0xbfc7d6fc
        [2832000 ns] Test is running, debug_wb_pc = 0xbfc170e8
        [2842000 ns] Test is running, debug_wb_pc = 0x00000000
        [2852000 ns] Test is running, debug_wb_pc = 0xbfc4f6d8
        [2862000 ns] Test is running, debug_wb_pc = 0xbfc37368
        [2872000 ns] Test is running, debug_wb_pc = 0x00000000
        [2882000 ns] Test is running, debug_wb_pc = 0xbfc38194
        [2892000 ns] Test is running, debug_wb_pc = 0xbfc38888
        [2902000 ns] Test is running, debug_wb_pc = 0xbfc38ef0
        [2912000 ns] Test is running, debug_wb_pc = 0xbfc67acc
        [2922000 ns] Test is running, debug_wb_pc = 0xbfc68200
        [2932000 ns] Test is running, debug_wb_pc = 0xbfc68970
        [2942000 ns] Test is running, debug_wb_pc = 0xbfc68ff4
        [2952000 ns] Test is running, debug_wb_pc = 0xbfc69644
        [2962000 ns] Test is running, debug_wb_pc = 0xbfc69e18
        [2972000 ns] Test is running, debug_wb_pc = 0xbfc2e780
        [2982000 ns] Test is running, debug_wb_pc = 0xbfc2ee54
        [2992000 ns] Test is running, debug_wb_pc = 0xbfc2f4c8
        [3002000 ns] Test is running, debug_wb_pc = 0xbfc2fb60
        [3012000 ns] Test is running, debug_wb_pc = 0xbfc4ae5c
        [3022000 ns] Test is running, debug_wb_pc = 0xbfc4b584
        [3032000 ns] Test is running, debug_wb_pc = 0xbfc4bc2c
        [3042000 ns] Test is running, debug_wb_pc = 0xbfc4c3cc
        [3052000 ns] Test is running, debug_wb_pc = 0xbfc44338
        [3062000 ns] Test is running, debug_wb_pc = 0xbfc44a50
        [3072000 ns] Test is running, debug_wb_pc = 0xbfc450fc
        [3082000 ns] Test is running, debug_wb_pc = 0xbfc45730
        [3092000 ns] Test is running, debug_wb_pc = 0xbfc45d80
        [3102000 ns] Test is running, debug_wb_pc = 0xbfc464c4
        [3112000 ns] Test is running, debug_wb_pc = 0xbfc30074
        [3122000 ns] Test is running, debug_wb_pc = 0xbfc3072c
        [3132000 ns] Test is running, debug_wb_pc = 0xbfc30de0
        [3142000 ns] Test is running, debug_wb_pc = 0xbfc31448
        [3152000 ns] Test is running, debug_wb_pc = 0xbfc31a78
        [3162000 ns] Test is running, debug_wb_pc = 0xbfc32160
--------------------------------------------------------------
[3168677 ns] Error!!!
    reference: PC = 0xbfc0038c, wb_rf_wnum = 0x1b, wb_rf_wdata = 0x00000001
    mycpu    : PC = 0xbfc0038c, wb_rf_wnum = 0x1b, wb_rf_wdata = 0xbfc69f9c
--------------------------------------------------------------
$finish called at time : 3168717 ns : File "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1179.383 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_top/soc_lite/cpu}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_top/soc_lite/confreg/num_data}} 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/divu/divu.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/div/div.xci' is already up-to-date
[Thu Aug  5 21:56:52 2021] Launched synth_1...
Run output will be captured here: C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/runme.log
[Thu Aug  5 21:56:52 2021] Launched impl_1...
Run output will be captured here: C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn1" may be locked by another hw_server.
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:jsn1:3121
ERROR: [Labtools 27-2223] Unable to connect to hw_server with URL "TCP:jsn1:3121".
Resolution: 1. Check the host name, port number and network connectivity.
2. Check to ensure the hw_server is running on the target.
ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0006.Hub_#0003
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1435] Device xc7a200t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/impl_1/soc_lite_top.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2537.230 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/Port_#0006.Hub_#0003
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID2
ERROR: [VRFC 10-4982] syntax error near '?' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID2.v:45]
ERROR: [VRFC 10-2865] module 'ID2' ignored due to previous errors [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID2.v:3]
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegHILO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegHILO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol Empty_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:53]
INFO: [VRFC 10-2458] undeclared symbol MDUPause_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:54]
INFO: [VRFC 10-2458] undeclared symbol IMPause_IF, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:55]
INFO: [VRFC 10-2458] undeclared symbol DMPause_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:56]
INFO: [VRFC 10-2458] undeclared symbol rs_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:57]
INFO: [VRFC 10-2458] undeclared symbol rt_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:58]
INFO: [VRFC 10-2458] undeclared symbol RDataValid_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:59]
INFO: [VRFC 10-2458] undeclared symbol WAddr_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:60]
INFO: [VRFC 10-2458] undeclared symbol WAddr_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:61]
INFO: [VRFC 10-2458] undeclared symbol WAddr_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:62]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:63]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:64]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:65]
INFO: [VRFC 10-2458] undeclared symbol HILOValid_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:66]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:67]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:68]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:69]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:70]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:71]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:72]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:73]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:74]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:75]
INFO: [VRFC 10-2458] undeclared symbol PCSrcForward_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:76]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:77]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:78]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:79]
INFO: [VRFC 10-2458] undeclared symbol ERET_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:80]
INFO: [VRFC 10-2458] undeclared symbol Exception_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:80]
INFO: [VRFC 10-2458] undeclared symbol ERET_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:81]
INFO: [VRFC 10-2458] undeclared symbol Exception_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:81]
INFO: [VRFC 10-2458] undeclared symbol ERET_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:82]
INFO: [VRFC 10-2458] undeclared symbol Exception_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:82]
INFO: [VRFC 10-2458] undeclared symbol ERET_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:83]
INFO: [VRFC 10-2458] undeclared symbol Exception_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:83]
WARNING: [VRFC 10-2938] 'IMPause_IF' is already implicitly declared on line 55 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:102]
INFO: [VRFC 10-2458] undeclared symbol MemEN_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:109]
INFO: [VRFC 10-2458] undeclared symbol PC_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:111]
INFO: [VRFC 10-2458] undeclared symbol PC_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:113]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:114]
INFO: [VRFC 10-2458] undeclared symbol PC_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:115]
WARNING: [VRFC 10-2938] 'PC_ID' is already implicitly declared on line 113 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:142]
WARNING: [VRFC 10-2938] 'rs_ID' is already implicitly declared on line 57 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:146]
WARNING: [VRFC 10-2938] 'rt_ID' is already implicitly declared on line 58 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:147]
WARNING: [VRFC 10-2938] 'PCSrc_ID' is already implicitly declared on line 77 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:154]
WARNING: [VRFC 10-2938] 'PCSrcForward_ID' is already implicitly declared on line 76 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:155]
WARNING: [VRFC 10-2938] 'RDataValid_ID' is already implicitly declared on line 59 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:168]
WARNING: [VRFC 10-2938] 'HILOValid_ID' is already implicitly declared on line 66 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:169]
WARNING: [VRFC 10-2938] 'ERET_ID' is already implicitly declared on line 80 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:171]
WARNING: [VRFC 10-2938] 'Exception_ID' is already implicitly declared on line 80 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:175]
INFO: [VRFC 10-2458] undeclared symbol WData_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:187]
INFO: [VRFC 10-2458] undeclared symbol HILO_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:188]
WARNING: [VRFC 10-2938] 'RegWrite_ID_EX' is already implicitly declared on line 63 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:234]
WARNING: [VRFC 10-2938] 'HIWrite_ID_EX' is already implicitly declared on line 67 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:235]
WARNING: [VRFC 10-2938] 'LOWrite_ID_EX' is already implicitly declared on line 70 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:236]
WARNING: [VRFC 10-2938] 'HILOWrite_ID_EX' is already implicitly declared on line 73 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:237]
WARNING: [VRFC 10-2938] 'PCSrc_ID_EX' is already implicitly declared on line 78 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:238]
WARNING: [VRFC 10-2938] 'ERET_ID_EX' is already implicitly declared on line 81 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:253]
WARNING: [VRFC 10-2938] 'Exception_ID_EX' is already implicitly declared on line 81 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:257]
WARNING: [VRFC 10-2938] 'WAddr_EX' is already implicitly declared on line 60 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:330]
WARNING: [VRFC 10-2938] 'MDUPause_EX' is already implicitly declared on line 54 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:338]
WARNING: [VRFC 10-2938] 'PC_EX_MEM' is already implicitly declared on line 111 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:367]
WARNING: [VRFC 10-2938] 'WAddr_EX_MEM' is already implicitly declared on line 61 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:374]
WARNING: [VRFC 10-2938] 'RegWrite_EX_MEM' is already implicitly declared on line 64 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:375]
WARNING: [VRFC 10-2938] 'HIWrite_EX_MEM' is already implicitly declared on line 68 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:376]
WARNING: [VRFC 10-2938] 'LOWrite_EX_MEM' is already implicitly declared on line 71 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:377]
WARNING: [VRFC 10-2938] 'HILOWrite_EX_MEM' is already implicitly declared on line 74 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:378]
WARNING: [VRFC 10-2938] 'ERET_EX_MEM' is already implicitly declared on line 82 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:389]
WARNING: [VRFC 10-2938] 'MemEN_EX_MEM' is already implicitly declared on line 109 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:394]
WARNING: [VRFC 10-2938] 'Exception_EX_MEM' is already implicitly declared on line 82 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:395]
WARNING: [VRFC 10-2938] 'PCSrc_MEM' is already implicitly declared on line 79 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:466]
WARNING: [VRFC 10-2938] 'DMPause_MEM' is already implicitly declared on line 56 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:467]
WARNING: [VRFC 10-2938] 'RegWrite_MEM_WB' is already implicitly declared on line 65 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:505]
WARNING: [VRFC 10-2938] 'HIWrite_MEM_WB' is already implicitly declared on line 69 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:506]
WARNING: [VRFC 10-2938] 'LOWrite_MEM_WB' is already implicitly declared on line 72 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:507]
WARNING: [VRFC 10-2938] 'HILOWrite_MEM_WB' is already implicitly declared on line 75 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:508]
WARNING: [VRFC 10-2938] 'WAddr_MEM_WB' is already implicitly declared on line 62 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:511]
WARNING: [VRFC 10-2938] 'HILO_MEM_WB' is already implicitly declared on line 188 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:513]
WARNING: [VRFC 10-2938] 'ERET_MEM_WB' is already implicitly declared on line 83 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:515]
WARNING: [VRFC 10-2938] 'Exception_MEM_WB' is already implicitly declared on line 83 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:521]
WARNING: [VRFC 10-2938] 'WData_WB' is already implicitly declared on line 187 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:579]
WARNING: [VRFC 10-2938] 'PC_WB' is already implicitly declared on line 115 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:580]
WARNING: [VRFC 10-2938] 'Empty_WB' is already implicitly declared on line 53 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:581]
WARNING: [VRFC 10-2938] 'PCSrc_WB' is already implicitly declared on line 114 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:582]
WARNING: [VRFC 10-3380] identifier 'MDUPause_EX' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:27]
WARNING: [VRFC 10-3380] identifier 'MDUPause_EX' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:28]
WARNING: [VRFC 10-3380] identifier 'MDUPause_EX' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:29]
WARNING: [VRFC 10-3380] identifier 'MDUPause_EX' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WRConflict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRConflict
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2584.098 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package div_gen_v5_1_16.div_gen_v5_1_16_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_16.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_16.pkg_addsub
Compiling module xil_defaultlib.WRConflict
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID1
Compiling module xil_defaultlib.ID2
Compiling module xil_defaultlib.RegHILO
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=32,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=32,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=32,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=32,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_16.c_addsub_lut6 [\c_addsub_lut6(c_width=33,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_16.c_addsub_viv [\c_addsub_viv(c_a_width=33,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_16.addsubreg_v [\addsubreg_v(c_bus_width=33,c_ha...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_16.c_addsub_lut6 [\c_addsub_lut6(c_width=33,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_16.c_addsub_viv [\c_addsub_viv(c_a_width=33,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_16.addsubreg_v [\addsubreg_v(c_bus_width=33,c_ha...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture virtex of entity div_gen_v5_1_16.dividervdc_v [\dividervdc_v(bus_num=32,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=33,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=33,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_16.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_v5_1_16_viv [\div_gen_v5_1_16_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_16.div_gen_v5_1_16 [\div_gen_v5_1_16(c_xdevicefamily...]
Compiling architecture div_arch of entity xil_defaultlib.div [div_default]
Compiling architecture virtex of entity div_gen_v5_1_16.dividervdc_v [\dividervdc_v(bus_num=32,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_16.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_v5_1_16_viv [\div_gen_v5_1_16_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_16.div_gen_v5_1_16 [\div_gen_v5_1_16(c_xdevicefamily...]
Compiling architecture divu_arch of entity xil_defaultlib.divu [divu_default]
Compiling module xil_defaultlib.MDU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2584.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2584.098 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 2584.098 ; gain = 0.000
run all
==============================================================
Test begin!
        [  22000 ns] Test is running, debug_wb_pc = 0x9fc06054
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc5dc34
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc5e254
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc5e870
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc5ee90
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc5f4ac
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc5fb3c
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc00d58
        [ 102000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc89e30
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc3af00
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc3b888
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc3c0c4
        [ 152000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc3d2e4
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc23c64
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc244a0
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc24cb4
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc254dc
        [ 212000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc26994
        [ 232000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc27ac8
        [ 252000 ns] Test is running, debug_wb_pc = 0xbfc49aa8
        [ 262000 ns] Test is running, debug_wb_pc = 0xbfc4a1b4
        [ 272000 ns] Test is running, debug_wb_pc = 0xbfc00d64
        [ 282000 ns] Test is running, debug_wb_pc = 0xbfc6a678
        [ 292000 ns] Test is running, debug_wb_pc = 0xbfc6ac94
        [ 302000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 312000 ns] Test is running, debug_wb_pc = 0xbfc6b8cc
        [ 322000 ns] Test is running, debug_wb_pc = 0xbfc6bf18
        [ 332000 ns] Test is running, debug_wb_pc = 0xbfc6c5ac
        [ 342000 ns] Test is running, debug_wb_pc = 0xbfc50088
        [ 352000 ns] Test is running, debug_wb_pc = 0xbfc5067c
        [ 362000 ns] Test is running, debug_wb_pc = 0xbfc50c70
        [ 372000 ns] Test is running, debug_wb_pc = 0xbfc51264
        [ 382000 ns] Test is running, debug_wb_pc = 0xbfc5186c
        [ 392000 ns] Test is running, debug_wb_pc = 0xbfc51edc
        [ 402000 ns] Test is running, debug_wb_pc = 0xbfc037ac
        [ 412000 ns] Test is running, debug_wb_pc = 0xbfc03d88
        [ 422000 ns] Test is running, debug_wb_pc = 0xbfc04364
        [ 432000 ns] Test is running, debug_wb_pc = 0xbfc04940
        [ 442000 ns] Test is running, debug_wb_pc = 0xbfc04f60
        [ 452000 ns] Test is running, debug_wb_pc = 0xbfc3da8c
        [ 462000 ns] Test is running, debug_wb_pc = 0xbfc3e068
        [ 472000 ns] Test is running, debug_wb_pc = 0xbfc3e644
        [ 482000 ns] Test is running, debug_wb_pc = 0xbfc3ec20
        [ 492000 ns] Test is running, debug_wb_pc = 0xbfc6eb38
        [ 502000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 512000 ns] Test is running, debug_wb_pc = 0xbfc6f724
        [ 522000 ns] Test is running, debug_wb_pc = 0xbfc6fd14
        [ 532000 ns] Test is running, debug_wb_pc = 0xbfc7031c
        [ 542000 ns] Test is running, debug_wb_pc = 0xbfc018ac
        [ 552000 ns] Test is running, debug_wb_pc = 0xbfc01fcc
        [ 562000 ns] Test is running, debug_wb_pc = 0xbfc026bc
        [ 572000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 582000 ns] Test is running, debug_wb_pc = 0xbfc3fbbc
        [ 592000 ns] Test is running, debug_wb_pc = 0xbfc40610
        [ 602000 ns] Test is running, debug_wb_pc = 0xbfc4108c
        [ 612000 ns] Test is running, debug_wb_pc = 0xbfc41b00
        [ 622000 ns] Test is running, debug_wb_pc = 0xbfc63984
        [ 632000 ns] Test is running, debug_wb_pc = 0xbfc643b4
        [ 642000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 652000 ns] Test is running, debug_wb_pc = 0xbfc65818
        [ 662000 ns] Test is running, debug_wb_pc = 0xbfc66240
        [ 672000 ns] Test is running, debug_wb_pc = 0xbfc66c94
        [ 682000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 692000 ns] Test is running, debug_wb_pc = 0xbfc840e8
        [ 702000 ns] Test is running, debug_wb_pc = 0xbfc84a88
        [ 712000 ns] Test is running, debug_wb_pc = 0xbfc85410
        [ 722000 ns] Test is running, debug_wb_pc = 0xbfc85db4
        [ 732000 ns] Test is running, debug_wb_pc = 0xbfc8673c
        [ 742000 ns] Test is running, debug_wb_pc = 0xbfc870b8
        [ 752000 ns] Test is running, debug_wb_pc = 0xbfc87a60
        [ 762000 ns] Test is running, debug_wb_pc = 0xbfc00d54
        [ 772000 ns] Test is running, debug_wb_pc = 0xbfc39ce8
        [ 782000 ns] Test is running, debug_wb_pc = 0xbfc7f290
        [ 792000 ns] Test is running, debug_wb_pc = 0xbfc7f8b4
        [ 802000 ns] Test is running, debug_wb_pc = 0xbfc7fed0
        [ 812000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 822000 ns] Test is running, debug_wb_pc = 0xbfc80b50
        [ 832000 ns] Test is running, debug_wb_pc = 0xbfc811e4
        [ 842000 ns] Test is running, debug_wb_pc = 0xbfc0aa54
        [ 852000 ns] Test is running, debug_wb_pc = 0xbfc0b068
        [ 862000 ns] Test is running, debug_wb_pc = 0xbfc0b678
        [ 872000 ns] Test is running, debug_wb_pc = 0xbfc0bc8c
        [ 882000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 892000 ns] Test is running, debug_wb_pc = 0xbfc32ab4
        [ 902000 ns] Test is running, debug_wb_pc = 0xbfc330cc
        [ 912000 ns] Test is running, debug_wb_pc = 0xbfc336ec
        [ 922000 ns] Test is running, debug_wb_pc = 0xbfc33d14
        [ 932000 ns] Test is running, debug_wb_pc = 0xbfc343ac
        [ 942000 ns] Test is running, debug_wb_pc = 0xbfc60ff0
        [ 952000 ns] Test is running, debug_wb_pc = 0xbfc6160c
        [ 962000 ns] Test is running, debug_wb_pc = 0xbfc61c2c
        [ 972000 ns] Test is running, debug_wb_pc = 0xbfc62244
        [ 982000 ns] Test is running, debug_wb_pc = 0xbfc62864
        [ 992000 ns] Test is running, debug_wb_pc = 0xbfc62ebc
        [1002000 ns] Test is running, debug_wb_pc = 0xbfc63554
        [1012000 ns] Test is running, debug_wb_pc = 0xbfc7aa8c
        [1022000 ns] Test is running, debug_wb_pc = 0xbfc7b080
        [1032000 ns] Test is running, debug_wb_pc = 0x00000000
        [1042000 ns] Test is running, debug_wb_pc = 0xbfc7bc68
        [1052000 ns] Test is running, debug_wb_pc = 0xbfc7c280
        [1062000 ns] Test is running, debug_wb_pc = 0xbfc7c8f4
        [1072000 ns] Test is running, debug_wb_pc = 0xbfc4cf10
        [1082000 ns] Test is running, debug_wb_pc = 0xbfc4d52c
        [1092000 ns] Test is running, debug_wb_pc = 0xbfc4db44
        [1102000 ns] Test is running, debug_wb_pc = 0x00000000
        [1112000 ns] Test is running, debug_wb_pc = 0xbfc4e780
        [1122000 ns] Test is running, debug_wb_pc = 0xbfc4edec
        [1132000 ns] Test is running, debug_wb_pc = 0xbfc6d06c
        [1142000 ns] Test is running, debug_wb_pc = 0xbfc6d648
        [1152000 ns] Test is running, debug_wb_pc = 0xbfc6dc24
        [1162000 ns] Test is running, debug_wb_pc = 0xbfc6e200
        [1172000 ns] Test is running, debug_wb_pc = 0xbfc6e7f4
        [1182000 ns] Test is running, debug_wb_pc = 0xbfc8a2a8
        [1192000 ns] Test is running, debug_wb_pc = 0xbfc8a8c8
        [1202000 ns] Test is running, debug_wb_pc = 0xbfc8aee4
        [1212000 ns] Test is running, debug_wb_pc = 0xbfc8b504
        [1222000 ns] Test is running, debug_wb_pc = 0xbfc8bb20
        [1232000 ns] Test is running, debug_wb_pc = 0xbfc8c1a4
        [1242000 ns] Test is running, debug_wb_pc = 0xbfc8c838
        [1252000 ns] Test is running, debug_wb_pc = 0xbfc78538
        [1262000 ns] Test is running, debug_wb_pc = 0xbfc78b50
        [1272000 ns] Test is running, debug_wb_pc = 0xbfc79164
        [1282000 ns] Test is running, debug_wb_pc = 0xbfc79774
        [1292000 ns] Test is running, debug_wb_pc = 0xbfc79db4
        [1302000 ns] Test is running, debug_wb_pc = 0x00000000
        [1312000 ns] Test is running, debug_wb_pc = 0xbfc47768
        [1322000 ns] Test is running, debug_wb_pc = 0xbfc47d88
        [1332000 ns] Test is running, debug_wb_pc = 0xbfc483a0
        [1342000 ns] Test is running, debug_wb_pc = 0xbfc489cc
        [1352000 ns] Test is running, debug_wb_pc = 0xbfc49060
        [1362000 ns] Test is running, debug_wb_pc = 0xbfc084cc
        [1372000 ns] Test is running, debug_wb_pc = 0xbfc08ae4
        [1382000 ns] Test is running, debug_wb_pc = 0xbfc090f8
        [1392000 ns] Test is running, debug_wb_pc = 0xbfc09708
        [1402000 ns] Test is running, debug_wb_pc = 0xbfc09d1c
        [1412000 ns] Test is running, debug_wb_pc = 0x00000000
        [1422000 ns] Test is running, debug_wb_pc = 0xbfc7639c
        [1432000 ns] Test is running, debug_wb_pc = 0xbfc76a18
        [1442000 ns] Test is running, debug_wb_pc = 0xbfc77098
        [1452000 ns] Test is running, debug_wb_pc = 0xbfc7771c
        [1462000 ns] Test is running, debug_wb_pc = 0x00000000
        [1472000 ns] Test is running, debug_wb_pc = 0xbfc42768
        [1482000 ns] Test is running, debug_wb_pc = 0xbfc42d5c
        [1492000 ns] Test is running, debug_wb_pc = 0xbfc43350
        [1502000 ns] Test is running, debug_wb_pc = 0xbfc43950
        [1512000 ns] Test is running, debug_wb_pc = 0xbfc43f90
        [1522000 ns] Test is running, debug_wb_pc = 0xbfc0cdf0
        [1532000 ns] Test is running, debug_wb_pc = 0xbfc0d474
        [1542000 ns] Test is running, debug_wb_pc = 0xbfc0daf4
        [1552000 ns] Test is running, debug_wb_pc = 0xbfc0e178
        [1562000 ns] Test is running, debug_wb_pc = 0xbfc0e830
        [1572000 ns] Test is running, debug_wb_pc = 0xbfc06610
        [1582000 ns] Test is running, debug_wb_pc = 0xbfc06c04
        [1592000 ns] Test is running, debug_wb_pc = 0x00000000
        [1602000 ns] Test is running, debug_wb_pc = 0xbfc077f4
        [1612000 ns] Test is running, debug_wb_pc = 0xbfc07e1c
        [1622000 ns] Test is running, debug_wb_pc = 0xbfc5b650
        [1632000 ns] Test is running, debug_wb_pc = 0xbfc5bcd4
        [1642000 ns] Test is running, debug_wb_pc = 0xbfc5c358
        [1652000 ns] Test is running, debug_wb_pc = 0xbfc5c9d8
        [1662000 ns] Test is running, debug_wb_pc = 0xbfc5d06c
        [1672000 ns] Test is running, debug_wb_pc = 0x00000000
        [1682000 ns] Test is running, debug_wb_pc = 0xbfc56a0c
        [1692000 ns] Test is running, debug_wb_pc = 0xbfc57370
        [1702000 ns] Test is running, debug_wb_pc = 0xbfc57cc4
        [1712000 ns] Test is running, debug_wb_pc = 0xbfc58638
        [1722000 ns] Test is running, debug_wb_pc = 0xbfc58f84
        [1732000 ns] Test is running, debug_wb_pc = 0xbfc59950
        [1742000 ns] Test is running, debug_wb_pc = 0xbfc5a318
        [1752000 ns] Test is running, debug_wb_pc = 0xbfc5acc8
        [1762000 ns] Test is running, debug_wb_pc = 0x00000000
        [1772000 ns] Test is running, debug_wb_pc = 0x00000000
        [1782000 ns] Test is running, debug_wb_pc = 0x00000000
        [1792000 ns] Test is running, debug_wb_pc = 0xbfc1ff18
        [1802000 ns] Test is running, debug_wb_pc = 0x00000000
        [1812000 ns] Test is running, debug_wb_pc = 0xbfc21234
        [1822000 ns] Test is running, debug_wb_pc = 0xbfc21bac
        [1832000 ns] Test is running, debug_wb_pc = 0x00000000
        [1842000 ns] Test is running, debug_wb_pc = 0x00000000
        [1852000 ns] Test is running, debug_wb_pc = 0xbfc70cf0
        [1862000 ns] Test is running, debug_wb_pc = 0xbfc71698
        [1872000 ns] Test is running, debug_wb_pc = 0x00000000
        [1882000 ns] Test is running, debug_wb_pc = 0x00000000
        [1892000 ns] Test is running, debug_wb_pc = 0xbfc73348
        [1902000 ns] Test is running, debug_wb_pc = 0x00000000
        [1912000 ns] Test is running, debug_wb_pc = 0x00000000
        [1922000 ns] Test is running, debug_wb_pc = 0xbfc74fd0
        [1932000 ns] Test is running, debug_wb_pc = 0xbfc759a4
        [1942000 ns] Test is running, debug_wb_pc = 0x00000000
        [1952000 ns] Test is running, debug_wb_pc = 0xbfc52ee8
        [1962000 ns] Test is running, debug_wb_pc = 0xbfc5378c
        [1972000 ns] Test is running, debug_wb_pc = 0xbfc54054
        [1982000 ns] Test is running, debug_wb_pc = 0x00000000
        [1992000 ns] Test is running, debug_wb_pc = 0xbfc5523c
        [2002000 ns] Test is running, debug_wb_pc = 0xbfc55ab0
        [2012000 ns] Test is running, debug_wb_pc = 0xbfc28f94
        [2022000 ns] Test is running, debug_wb_pc = 0xbfc29810
        [2032000 ns] Test is running, debug_wb_pc = 0xbfc2a0bc
        [2042000 ns] Test is running, debug_wb_pc = 0xbfc2a96c
        [2052000 ns] Test is running, debug_wb_pc = 0xbfc2b238
        [2062000 ns] Test is running, debug_wb_pc = 0x00000000
        [2072000 ns] Test is running, debug_wb_pc = 0xbfc2c398
        [2082000 ns] Test is running, debug_wb_pc = 0xbfc2cc58
        [2092000 ns] Test is running, debug_wb_pc = 0xbfc2d524
        [2102000 ns] Test is running, debug_wb_pc = 0xbfc2de00
        [2112000 ns] Test is running, debug_wb_pc = 0xbfc188cc
        [2122000 ns] Test is running, debug_wb_pc = 0xbfc191c4
        [2132000 ns] Test is running, debug_wb_pc = 0xbfc19a84
        [2142000 ns] Test is running, debug_wb_pc = 0xbfc1a368
        [2152000 ns] Test is running, debug_wb_pc = 0xbfc1ac38
        [2162000 ns] Test is running, debug_wb_pc = 0xbfc1b4e8
        [2172000 ns] Test is running, debug_wb_pc = 0x00000000
        [2182000 ns] Test is running, debug_wb_pc = 0xbfc1c648
        [2192000 ns] Test is running, debug_wb_pc = 0xbfc1cec8
        [2202000 ns] Test is running, debug_wb_pc = 0x00000000
        [2212000 ns] Test is running, debug_wb_pc = 0xbfc00d78
        [2222000 ns] Test is running, debug_wb_pc = 0xbfc11a90
        [2232000 ns] Test is running, debug_wb_pc = 0xbfc1227c
        [2242000 ns] Test is running, debug_wb_pc = 0x00000000
        [2252000 ns] Test is running, debug_wb_pc = 0xbfc13290
        [2262000 ns] Test is running, debug_wb_pc = 0xbfc13a94
        [2272000 ns] Test is running, debug_wb_pc = 0x00000000
        [2282000 ns] Test is running, debug_wb_pc = 0xbfc14aa4
        [2292000 ns] Test is running, debug_wb_pc = 0xbfc15290
        [2302000 ns] Test is running, debug_wb_pc = 0xbfc15a9c
        [2312000 ns] Test is running, debug_wb_pc = 0xbfc162a0
        [2322000 ns] Test is running, debug_wb_pc = 0xbfc00d80
        [2332000 ns] Test is running, debug_wb_pc = 0x00000000
        [2342000 ns] Test is running, debug_wb_pc = 0x00000000
        [2352000 ns] Test is running, debug_wb_pc = 0x00000000
        [2362000 ns] Test is running, debug_wb_pc = 0x00000000
        [2372000 ns] Test is running, debug_wb_pc = 0x00000000
        [2382000 ns] Test is running, debug_wb_pc = 0xbfc7e9f4
        [2392000 ns] Test is running, debug_wb_pc = 0xbfc7ecf8
        [2402000 ns] Test is running, debug_wb_pc = 0xbfc7eff8
        [2412000 ns] Test is running, debug_wb_pc = 0x00000000
        [2422000 ns] Test is running, debug_wb_pc = 0x00000000
        [2432000 ns] Test is running, debug_wb_pc = 0x00000000
        [2442000 ns] Test is running, debug_wb_pc = 0x00000000
        [2452000 ns] Test is running, debug_wb_pc = 0xbfc0f688
        [2462000 ns] Test is running, debug_wb_pc = 0xbfc0f91c
        [2472000 ns] Test is running, debug_wb_pc = 0xbfc0fba8
        [2482000 ns] Test is running, debug_wb_pc = 0xbfc0fe38
        [2492000 ns] Test is running, debug_wb_pc = 0x00000000
        [2502000 ns] Test is running, debug_wb_pc = 0x00000000
        [2512000 ns] Test is running, debug_wb_pc = 0x00000000
        [2522000 ns] Test is running, debug_wb_pc = 0x00000000
        [2532000 ns] Test is running, debug_wb_pc = 0x00000000
        [2542000 ns] Test is running, debug_wb_pc = 0x00000000
        [2552000 ns] Test is running, debug_wb_pc = 0xbfc11094
        [2562000 ns] Test is running, debug_wb_pc = 0xbfc34a0c
        [2572000 ns] Test is running, debug_wb_pc = 0xbfc35064
        [2582000 ns] Test is running, debug_wb_pc = 0xbfc356bc
        [2592000 ns] Test is running, debug_wb_pc = 0xbfc35d14
        [2602000 ns] Test is running, debug_wb_pc = 0x00000000
        [2612000 ns] Test is running, debug_wb_pc = 0xbfc369c4
        [2622000 ns] Test is running, debug_wb_pc = 0xbfc81bc4
        [2632000 ns] Test is running, debug_wb_pc = 0xbfc82218
        [2642000 ns] Test is running, debug_wb_pc = 0xbfc82870
        [2652000 ns] Test is running, debug_wb_pc = 0xbfc82ec8
        [2662000 ns] Test is running, debug_wb_pc = 0xbfc83524
        [2672000 ns] Test is running, debug_wb_pc = 0xbfc884c0
        [2682000 ns] Test is running, debug_wb_pc = 0xbfc889c0
        [2692000 ns] Test is running, debug_wb_pc = 0xbfc88ec0
        [2702000 ns] Test is running, debug_wb_pc = 0xbfc1773c
        [2712000 ns] Test is running, debug_wb_pc = 0xbfc17c3c
        [2722000 ns] Test is running, debug_wb_pc = 0xbfc1813c
        [2732000 ns] Test is running, debug_wb_pc = 0xbfc60348
        [2742000 ns] Test is running, debug_wb_pc = 0xbfc60848
        [2752000 ns] Test is running, debug_wb_pc = 0xbfc60d48
        [2762000 ns] Test is running, debug_wb_pc = 0xbfc28320
        [2772000 ns] Test is running, debug_wb_pc = 0xbfc00d88
        [2782000 ns] Test is running, debug_wb_pc = 0xbfc03458
        [2792000 ns] Test is running, debug_wb_pc = 0xbfc0138c
        [2802000 ns] Test is running, debug_wb_pc = 0xbfc8cc70
        [2812000 ns] Test is running, debug_wb_pc = 0x00000000
        [2822000 ns] Test is running, debug_wb_pc = 0xbfc7d6fc
        [2832000 ns] Test is running, debug_wb_pc = 0xbfc170e8
        [2842000 ns] Test is running, debug_wb_pc = 0x00000000
        [2852000 ns] Test is running, debug_wb_pc = 0xbfc4f6d8
        [2862000 ns] Test is running, debug_wb_pc = 0xbfc37368
        [2872000 ns] Test is running, debug_wb_pc = 0x00000000
        [2882000 ns] Test is running, debug_wb_pc = 0xbfc38194
        [2892000 ns] Test is running, debug_wb_pc = 0xbfc38888
        [2902000 ns] Test is running, debug_wb_pc = 0xbfc38ef0
        [2912000 ns] Test is running, debug_wb_pc = 0xbfc67acc
        [2922000 ns] Test is running, debug_wb_pc = 0xbfc68200
        [2932000 ns] Test is running, debug_wb_pc = 0xbfc68970
        [2942000 ns] Test is running, debug_wb_pc = 0xbfc68ff4
        [2952000 ns] Test is running, debug_wb_pc = 0xbfc69644
        [2962000 ns] Test is running, debug_wb_pc = 0xbfc69e18
        [2972000 ns] Test is running, debug_wb_pc = 0xbfc2e780
        [2982000 ns] Test is running, debug_wb_pc = 0xbfc2ee54
        [2992000 ns] Test is running, debug_wb_pc = 0xbfc2f4c8
        [3002000 ns] Test is running, debug_wb_pc = 0xbfc2fb60
        [3012000 ns] Test is running, debug_wb_pc = 0xbfc4ae5c
        [3022000 ns] Test is running, debug_wb_pc = 0xbfc4b584
        [3032000 ns] Test is running, debug_wb_pc = 0xbfc4bc2c
        [3042000 ns] Test is running, debug_wb_pc = 0xbfc4c3cc
        [3052000 ns] Test is running, debug_wb_pc = 0xbfc44338
        [3062000 ns] Test is running, debug_wb_pc = 0xbfc44a50
        [3072000 ns] Test is running, debug_wb_pc = 0xbfc450fc
        [3082000 ns] Test is running, debug_wb_pc = 0xbfc45730
        [3092000 ns] Test is running, debug_wb_pc = 0xbfc45d80
        [3102000 ns] Test is running, debug_wb_pc = 0xbfc464c4
        [3112000 ns] Test is running, debug_wb_pc = 0xbfc30074
        [3122000 ns] Test is running, debug_wb_pc = 0xbfc3072c
        [3132000 ns] Test is running, debug_wb_pc = 0xbfc30de0
        [3142000 ns] Test is running, debug_wb_pc = 0xbfc31448
        [3152000 ns] Test is running, debug_wb_pc = 0xbfc31a78
        [3162000 ns] Test is running, debug_wb_pc = 0xbfc32160
--------------------------------------------------------------
[3168677 ns] Error!!!
    reference: PC = 0xbfc0038c, wb_rf_wnum = 0x1b, wb_rf_wdata = 0x00000001
    mycpu    : PC = 0xbfc0038c, wb_rf_wnum = 0x1b, wb_rf_wdata = 0xbfc69f9c
--------------------------------------------------------------
$finish called at time : 3168717 ns : File "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run: Time (s): cpu = 00:00:54 ; elapsed = 00:00:51 . Memory (MB): peak = 2584.098 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_top/soc_lite/cpu}} 
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0006.Hub_#0003
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Xilinx/Port_#0006.Hub_#0003.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/impl_1/soc_lite_top.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2590.227 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.177 . Memory (MB): peak = 2928.277 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1469 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3699.719 ; gain = 1.047
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3699.719 ; gain = 1.047
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3699.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  SRLC32E => SRL16E: 2 instances

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 4202.781 ; gain = 1607.473
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/Port_#0006.Hub_#0003
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0006.Hub_#0003
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegHILO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegHILO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol Empty_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:53]
INFO: [VRFC 10-2458] undeclared symbol MDUPause_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:54]
INFO: [VRFC 10-2458] undeclared symbol IMPause_IF, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:55]
INFO: [VRFC 10-2458] undeclared symbol DMPause_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:56]
INFO: [VRFC 10-2458] undeclared symbol rs_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:57]
INFO: [VRFC 10-2458] undeclared symbol rt_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:58]
INFO: [VRFC 10-2458] undeclared symbol RDataValid_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:59]
INFO: [VRFC 10-2458] undeclared symbol WAddr_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:60]
INFO: [VRFC 10-2458] undeclared symbol WAddr_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:61]
INFO: [VRFC 10-2458] undeclared symbol WAddr_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:62]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:63]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:64]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:65]
INFO: [VRFC 10-2458] undeclared symbol HILOValid_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:66]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:67]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:68]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:69]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:70]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:71]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:72]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:73]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:74]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:75]
INFO: [VRFC 10-2458] undeclared symbol PCSrcForward_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:76]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:77]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:78]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:79]
INFO: [VRFC 10-2458] undeclared symbol ERET_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:80]
INFO: [VRFC 10-2458] undeclared symbol Exception_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:80]
INFO: [VRFC 10-2458] undeclared symbol ERET_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:81]
INFO: [VRFC 10-2458] undeclared symbol Exception_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:81]
INFO: [VRFC 10-2458] undeclared symbol ERET_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:82]
INFO: [VRFC 10-2458] undeclared symbol Exception_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:82]
INFO: [VRFC 10-2458] undeclared symbol ERET_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:83]
INFO: [VRFC 10-2458] undeclared symbol Exception_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:83]
WARNING: [VRFC 10-2938] 'IMPause_IF' is already implicitly declared on line 55 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:102]
INFO: [VRFC 10-2458] undeclared symbol MemEN_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:109]
INFO: [VRFC 10-2458] undeclared symbol PC_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:111]
INFO: [VRFC 10-2458] undeclared symbol PC_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:113]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:114]
INFO: [VRFC 10-2458] undeclared symbol PC_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:115]
WARNING: [VRFC 10-2938] 'PC_ID' is already implicitly declared on line 113 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:142]
WARNING: [VRFC 10-2938] 'rs_ID' is already implicitly declared on line 57 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:146]
WARNING: [VRFC 10-2938] 'rt_ID' is already implicitly declared on line 58 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:147]
WARNING: [VRFC 10-2938] 'PCSrc_ID' is already implicitly declared on line 77 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:154]
WARNING: [VRFC 10-2938] 'PCSrcForward_ID' is already implicitly declared on line 76 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:155]
WARNING: [VRFC 10-2938] 'RDataValid_ID' is already implicitly declared on line 59 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:168]
WARNING: [VRFC 10-2938] 'HILOValid_ID' is already implicitly declared on line 66 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:169]
WARNING: [VRFC 10-2938] 'ERET_ID' is already implicitly declared on line 80 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:171]
WARNING: [VRFC 10-2938] 'Exception_ID' is already implicitly declared on line 80 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:175]
INFO: [VRFC 10-2458] undeclared symbol WData_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:187]
INFO: [VRFC 10-2458] undeclared symbol HILO_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:188]
WARNING: [VRFC 10-2938] 'RegWrite_ID_EX' is already implicitly declared on line 63 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:234]
WARNING: [VRFC 10-2938] 'HIWrite_ID_EX' is already implicitly declared on line 67 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:235]
WARNING: [VRFC 10-2938] 'LOWrite_ID_EX' is already implicitly declared on line 70 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:236]
WARNING: [VRFC 10-2938] 'HILOWrite_ID_EX' is already implicitly declared on line 73 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:237]
WARNING: [VRFC 10-2938] 'PCSrc_ID_EX' is already implicitly declared on line 78 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:238]
WARNING: [VRFC 10-2938] 'ERET_ID_EX' is already implicitly declared on line 81 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:253]
WARNING: [VRFC 10-2938] 'Exception_ID_EX' is already implicitly declared on line 81 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:257]
WARNING: [VRFC 10-2938] 'WAddr_EX' is already implicitly declared on line 60 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:330]
WARNING: [VRFC 10-2938] 'MDUPause_EX' is already implicitly declared on line 54 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:338]
WARNING: [VRFC 10-2938] 'PC_EX_MEM' is already implicitly declared on line 111 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:367]
WARNING: [VRFC 10-2938] 'WAddr_EX_MEM' is already implicitly declared on line 61 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:374]
WARNING: [VRFC 10-2938] 'RegWrite_EX_MEM' is already implicitly declared on line 64 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:375]
WARNING: [VRFC 10-2938] 'HIWrite_EX_MEM' is already implicitly declared on line 68 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:376]
WARNING: [VRFC 10-2938] 'LOWrite_EX_MEM' is already implicitly declared on line 71 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:377]
WARNING: [VRFC 10-2938] 'HILOWrite_EX_MEM' is already implicitly declared on line 74 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:378]
WARNING: [VRFC 10-2938] 'ERET_EX_MEM' is already implicitly declared on line 82 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:389]
WARNING: [VRFC 10-2938] 'MemEN_EX_MEM' is already implicitly declared on line 109 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:394]
WARNING: [VRFC 10-2938] 'Exception_EX_MEM' is already implicitly declared on line 82 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:395]
WARNING: [VRFC 10-2938] 'PCSrc_MEM' is already implicitly declared on line 79 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:466]
WARNING: [VRFC 10-2938] 'DMPause_MEM' is already implicitly declared on line 56 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:467]
WARNING: [VRFC 10-2938] 'RegWrite_MEM_WB' is already implicitly declared on line 65 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:505]
WARNING: [VRFC 10-2938] 'HIWrite_MEM_WB' is already implicitly declared on line 69 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:506]
WARNING: [VRFC 10-2938] 'LOWrite_MEM_WB' is already implicitly declared on line 72 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:507]
WARNING: [VRFC 10-2938] 'HILOWrite_MEM_WB' is already implicitly declared on line 75 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:508]
WARNING: [VRFC 10-2938] 'WAddr_MEM_WB' is already implicitly declared on line 62 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:511]
WARNING: [VRFC 10-2938] 'HILO_MEM_WB' is already implicitly declared on line 188 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:513]
WARNING: [VRFC 10-2938] 'ERET_MEM_WB' is already implicitly declared on line 83 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:515]
WARNING: [VRFC 10-2938] 'Exception_MEM_WB' is already implicitly declared on line 83 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:521]
WARNING: [VRFC 10-2938] 'WData_WB' is already implicitly declared on line 187 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:579]
WARNING: [VRFC 10-2938] 'PC_WB' is already implicitly declared on line 115 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:580]
WARNING: [VRFC 10-2938] 'Empty_WB' is already implicitly declared on line 53 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:581]
WARNING: [VRFC 10-2938] 'PCSrc_WB' is already implicitly declared on line 114 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:582]
WARNING: [VRFC 10-3380] identifier 'MDUPause_EX' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:27]
WARNING: [VRFC 10-3380] identifier 'MDUPause_EX' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:28]
WARNING: [VRFC 10-3380] identifier 'MDUPause_EX' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:29]
WARNING: [VRFC 10-3380] identifier 'MDUPause_EX' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WRConflict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRConflict
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 4274.855 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package div_gen_v5_1_16.div_gen_v5_1_16_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_16.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_16.pkg_addsub
Compiling module xil_defaultlib.WRConflict
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID1
Compiling module xil_defaultlib.ID2
Compiling module xil_defaultlib.RegHILO
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=32,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=32,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=32,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=32,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_16.c_addsub_lut6 [\c_addsub_lut6(c_width=33,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_16.c_addsub_viv [\c_addsub_viv(c_a_width=33,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_16.addsubreg_v [\addsubreg_v(c_bus_width=33,c_ha...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_16.c_addsub_lut6 [\c_addsub_lut6(c_width=33,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_16.c_addsub_viv [\c_addsub_viv(c_a_width=33,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_16.addsubreg_v [\addsubreg_v(c_bus_width=33,c_ha...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture virtex of entity div_gen_v5_1_16.dividervdc_v [\dividervdc_v(bus_num=32,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=33,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=33,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_16.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_v5_1_16_viv [\div_gen_v5_1_16_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_16.div_gen_v5_1_16 [\div_gen_v5_1_16(c_xdevicefamily...]
Compiling architecture div_arch of entity xil_defaultlib.div [div_default]
Compiling architecture virtex of entity div_gen_v5_1_16.dividervdc_v [\dividervdc_v(bus_num=32,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_16.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_v5_1_16_viv [\div_gen_v5_1_16_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_16.div_gen_v5_1_16 [\div_gen_v5_1_16(c_xdevicefamily...]
Compiling architecture divu_arch of entity xil_defaultlib.divu [divu_default]
Compiling module xil_defaultlib.MDU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4274.855 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4274.855 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 4274.855 ; gain = 0.000
run all
==============================================================
Test begin!
        [  22000 ns] Test is running, debug_wb_pc = 0x9fc06054
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc5dc34
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc5e254
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc5e870
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc5ee90
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc5f4ac
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc5fb3c
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc00d58
        [ 102000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc89e30
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc3af00
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc3b888
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc3c0c4
        [ 152000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc3d2e4
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc23c64
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc244a0
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc24cb4
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc254dc
        [ 212000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc26994
        [ 232000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc27ac8
        [ 252000 ns] Test is running, debug_wb_pc = 0xbfc49aa8
        [ 262000 ns] Test is running, debug_wb_pc = 0xbfc4a1b4
        [ 272000 ns] Test is running, debug_wb_pc = 0xbfc00d64
        [ 282000 ns] Test is running, debug_wb_pc = 0xbfc6a678
        [ 292000 ns] Test is running, debug_wb_pc = 0xbfc6ac94
        [ 302000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 312000 ns] Test is running, debug_wb_pc = 0xbfc6b8cc
        [ 322000 ns] Test is running, debug_wb_pc = 0xbfc6bf18
        [ 332000 ns] Test is running, debug_wb_pc = 0xbfc6c5ac
        [ 342000 ns] Test is running, debug_wb_pc = 0xbfc50088
        [ 352000 ns] Test is running, debug_wb_pc = 0xbfc5067c
        [ 362000 ns] Test is running, debug_wb_pc = 0xbfc50c70
        [ 372000 ns] Test is running, debug_wb_pc = 0xbfc51264
        [ 382000 ns] Test is running, debug_wb_pc = 0xbfc5186c
        [ 392000 ns] Test is running, debug_wb_pc = 0xbfc51edc
        [ 402000 ns] Test is running, debug_wb_pc = 0xbfc037ac
        [ 412000 ns] Test is running, debug_wb_pc = 0xbfc03d88
        [ 422000 ns] Test is running, debug_wb_pc = 0xbfc04364
        [ 432000 ns] Test is running, debug_wb_pc = 0xbfc04940
        [ 442000 ns] Test is running, debug_wb_pc = 0xbfc04f60
        [ 452000 ns] Test is running, debug_wb_pc = 0xbfc3da8c
        [ 462000 ns] Test is running, debug_wb_pc = 0xbfc3e068
        [ 472000 ns] Test is running, debug_wb_pc = 0xbfc3e644
        [ 482000 ns] Test is running, debug_wb_pc = 0xbfc3ec20
        [ 492000 ns] Test is running, debug_wb_pc = 0xbfc6eb38
        [ 502000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 512000 ns] Test is running, debug_wb_pc = 0xbfc6f724
        [ 522000 ns] Test is running, debug_wb_pc = 0xbfc6fd14
        [ 532000 ns] Test is running, debug_wb_pc = 0xbfc7031c
        [ 542000 ns] Test is running, debug_wb_pc = 0xbfc018ac
        [ 552000 ns] Test is running, debug_wb_pc = 0xbfc01fcc
        [ 562000 ns] Test is running, debug_wb_pc = 0xbfc026bc
        [ 572000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 582000 ns] Test is running, debug_wb_pc = 0xbfc3fbbc
        [ 592000 ns] Test is running, debug_wb_pc = 0xbfc40610
        [ 602000 ns] Test is running, debug_wb_pc = 0xbfc4108c
        [ 612000 ns] Test is running, debug_wb_pc = 0xbfc41b00
        [ 622000 ns] Test is running, debug_wb_pc = 0xbfc63984
        [ 632000 ns] Test is running, debug_wb_pc = 0xbfc643b4
        [ 642000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 652000 ns] Test is running, debug_wb_pc = 0xbfc65818
        [ 662000 ns] Test is running, debug_wb_pc = 0xbfc66240
        [ 672000 ns] Test is running, debug_wb_pc = 0xbfc66c94
        [ 682000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 692000 ns] Test is running, debug_wb_pc = 0xbfc840e8
        [ 702000 ns] Test is running, debug_wb_pc = 0xbfc84a88
        [ 712000 ns] Test is running, debug_wb_pc = 0xbfc85410
        [ 722000 ns] Test is running, debug_wb_pc = 0xbfc85db4
        [ 732000 ns] Test is running, debug_wb_pc = 0xbfc8673c
        [ 742000 ns] Test is running, debug_wb_pc = 0xbfc870b8
        [ 752000 ns] Test is running, debug_wb_pc = 0xbfc87a60
        [ 762000 ns] Test is running, debug_wb_pc = 0xbfc00d54
        [ 772000 ns] Test is running, debug_wb_pc = 0xbfc39ce8
        [ 782000 ns] Test is running, debug_wb_pc = 0xbfc7f290
        [ 792000 ns] Test is running, debug_wb_pc = 0xbfc7f8b4
        [ 802000 ns] Test is running, debug_wb_pc = 0xbfc7fed0
        [ 812000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 822000 ns] Test is running, debug_wb_pc = 0xbfc80b50
        [ 832000 ns] Test is running, debug_wb_pc = 0xbfc811e4
        [ 842000 ns] Test is running, debug_wb_pc = 0xbfc0aa54
        [ 852000 ns] Test is running, debug_wb_pc = 0xbfc0b068
        [ 862000 ns] Test is running, debug_wb_pc = 0xbfc0b678
        [ 872000 ns] Test is running, debug_wb_pc = 0xbfc0bc8c
        [ 882000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 892000 ns] Test is running, debug_wb_pc = 0xbfc32ab4
        [ 902000 ns] Test is running, debug_wb_pc = 0xbfc330cc
        [ 912000 ns] Test is running, debug_wb_pc = 0xbfc336ec
        [ 922000 ns] Test is running, debug_wb_pc = 0xbfc33d14
        [ 932000 ns] Test is running, debug_wb_pc = 0xbfc343ac
        [ 942000 ns] Test is running, debug_wb_pc = 0xbfc60ff0
        [ 952000 ns] Test is running, debug_wb_pc = 0xbfc6160c
        [ 962000 ns] Test is running, debug_wb_pc = 0xbfc61c2c
        [ 972000 ns] Test is running, debug_wb_pc = 0xbfc62244
        [ 982000 ns] Test is running, debug_wb_pc = 0xbfc62864
        [ 992000 ns] Test is running, debug_wb_pc = 0xbfc62ebc
        [1002000 ns] Test is running, debug_wb_pc = 0xbfc63554
        [1012000 ns] Test is running, debug_wb_pc = 0xbfc7aa8c
        [1022000 ns] Test is running, debug_wb_pc = 0xbfc7b080
        [1032000 ns] Test is running, debug_wb_pc = 0x00000000
        [1042000 ns] Test is running, debug_wb_pc = 0xbfc7bc68
        [1052000 ns] Test is running, debug_wb_pc = 0xbfc7c280
        [1062000 ns] Test is running, debug_wb_pc = 0xbfc7c8f4
        [1072000 ns] Test is running, debug_wb_pc = 0xbfc4cf10
        [1082000 ns] Test is running, debug_wb_pc = 0xbfc4d52c
        [1092000 ns] Test is running, debug_wb_pc = 0xbfc4db44
        [1102000 ns] Test is running, debug_wb_pc = 0x00000000
        [1112000 ns] Test is running, debug_wb_pc = 0xbfc4e780
        [1122000 ns] Test is running, debug_wb_pc = 0xbfc4edec
        [1132000 ns] Test is running, debug_wb_pc = 0xbfc6d06c
        [1142000 ns] Test is running, debug_wb_pc = 0xbfc6d648
        [1152000 ns] Test is running, debug_wb_pc = 0xbfc6dc24
        [1162000 ns] Test is running, debug_wb_pc = 0xbfc6e200
        [1172000 ns] Test is running, debug_wb_pc = 0xbfc6e7f4
        [1182000 ns] Test is running, debug_wb_pc = 0xbfc8a2a8
        [1192000 ns] Test is running, debug_wb_pc = 0xbfc8a8c8
        [1202000 ns] Test is running, debug_wb_pc = 0xbfc8aee4
        [1212000 ns] Test is running, debug_wb_pc = 0xbfc8b504
        [1222000 ns] Test is running, debug_wb_pc = 0xbfc8bb20
        [1232000 ns] Test is running, debug_wb_pc = 0xbfc8c1a4
        [1242000 ns] Test is running, debug_wb_pc = 0xbfc8c838
        [1252000 ns] Test is running, debug_wb_pc = 0xbfc78538
        [1262000 ns] Test is running, debug_wb_pc = 0xbfc78b50
        [1272000 ns] Test is running, debug_wb_pc = 0xbfc79164
        [1282000 ns] Test is running, debug_wb_pc = 0xbfc79774
        [1292000 ns] Test is running, debug_wb_pc = 0xbfc79db4
        [1302000 ns] Test is running, debug_wb_pc = 0x00000000
        [1312000 ns] Test is running, debug_wb_pc = 0xbfc47768
        [1322000 ns] Test is running, debug_wb_pc = 0xbfc47d88
        [1332000 ns] Test is running, debug_wb_pc = 0xbfc483a0
        [1342000 ns] Test is running, debug_wb_pc = 0xbfc489cc
        [1352000 ns] Test is running, debug_wb_pc = 0xbfc49060
        [1362000 ns] Test is running, debug_wb_pc = 0xbfc084cc
        [1372000 ns] Test is running, debug_wb_pc = 0xbfc08ae4
        [1382000 ns] Test is running, debug_wb_pc = 0xbfc090f8
        [1392000 ns] Test is running, debug_wb_pc = 0xbfc09708
        [1402000 ns] Test is running, debug_wb_pc = 0xbfc09d1c
        [1412000 ns] Test is running, debug_wb_pc = 0x00000000
        [1422000 ns] Test is running, debug_wb_pc = 0xbfc7639c
        [1432000 ns] Test is running, debug_wb_pc = 0xbfc76a18
        [1442000 ns] Test is running, debug_wb_pc = 0xbfc77098
        [1452000 ns] Test is running, debug_wb_pc = 0xbfc7771c
        [1462000 ns] Test is running, debug_wb_pc = 0x00000000
        [1472000 ns] Test is running, debug_wb_pc = 0xbfc42768
        [1482000 ns] Test is running, debug_wb_pc = 0xbfc42d5c
        [1492000 ns] Test is running, debug_wb_pc = 0xbfc43350
        [1502000 ns] Test is running, debug_wb_pc = 0xbfc43950
        [1512000 ns] Test is running, debug_wb_pc = 0xbfc43f90
        [1522000 ns] Test is running, debug_wb_pc = 0xbfc0cdf0
        [1532000 ns] Test is running, debug_wb_pc = 0xbfc0d474
        [1542000 ns] Test is running, debug_wb_pc = 0xbfc0daf4
        [1552000 ns] Test is running, debug_wb_pc = 0xbfc0e178
        [1562000 ns] Test is running, debug_wb_pc = 0xbfc0e830
        [1572000 ns] Test is running, debug_wb_pc = 0xbfc06610
        [1582000 ns] Test is running, debug_wb_pc = 0xbfc06c04
        [1592000 ns] Test is running, debug_wb_pc = 0x00000000
        [1602000 ns] Test is running, debug_wb_pc = 0xbfc077f4
        [1612000 ns] Test is running, debug_wb_pc = 0xbfc07e1c
        [1622000 ns] Test is running, debug_wb_pc = 0xbfc5b650
        [1632000 ns] Test is running, debug_wb_pc = 0xbfc5bcd4
        [1642000 ns] Test is running, debug_wb_pc = 0xbfc5c358
        [1652000 ns] Test is running, debug_wb_pc = 0xbfc5c9d8
        [1662000 ns] Test is running, debug_wb_pc = 0xbfc5d06c
        [1672000 ns] Test is running, debug_wb_pc = 0x00000000
        [1682000 ns] Test is running, debug_wb_pc = 0xbfc56a0c
        [1692000 ns] Test is running, debug_wb_pc = 0xbfc57370
        [1702000 ns] Test is running, debug_wb_pc = 0xbfc57cc4
        [1712000 ns] Test is running, debug_wb_pc = 0xbfc58638
        [1722000 ns] Test is running, debug_wb_pc = 0xbfc58f84
        [1732000 ns] Test is running, debug_wb_pc = 0xbfc59950
        [1742000 ns] Test is running, debug_wb_pc = 0xbfc5a318
        [1752000 ns] Test is running, debug_wb_pc = 0xbfc5acc8
        [1762000 ns] Test is running, debug_wb_pc = 0x00000000
        [1772000 ns] Test is running, debug_wb_pc = 0x00000000
        [1782000 ns] Test is running, debug_wb_pc = 0x00000000
        [1792000 ns] Test is running, debug_wb_pc = 0xbfc1ff18
        [1802000 ns] Test is running, debug_wb_pc = 0x00000000
        [1812000 ns] Test is running, debug_wb_pc = 0xbfc21234
        [1822000 ns] Test is running, debug_wb_pc = 0xbfc21bac
        [1832000 ns] Test is running, debug_wb_pc = 0x00000000
        [1842000 ns] Test is running, debug_wb_pc = 0x00000000
        [1852000 ns] Test is running, debug_wb_pc = 0xbfc70cf0
        [1862000 ns] Test is running, debug_wb_pc = 0xbfc71698
        [1872000 ns] Test is running, debug_wb_pc = 0x00000000
        [1882000 ns] Test is running, debug_wb_pc = 0x00000000
        [1892000 ns] Test is running, debug_wb_pc = 0xbfc73348
        [1902000 ns] Test is running, debug_wb_pc = 0x00000000
        [1912000 ns] Test is running, debug_wb_pc = 0x00000000
        [1922000 ns] Test is running, debug_wb_pc = 0xbfc74fd0
        [1932000 ns] Test is running, debug_wb_pc = 0xbfc759a4
        [1942000 ns] Test is running, debug_wb_pc = 0x00000000
        [1952000 ns] Test is running, debug_wb_pc = 0xbfc52ee8
        [1962000 ns] Test is running, debug_wb_pc = 0xbfc5378c
        [1972000 ns] Test is running, debug_wb_pc = 0xbfc54054
        [1982000 ns] Test is running, debug_wb_pc = 0x00000000
        [1992000 ns] Test is running, debug_wb_pc = 0xbfc5523c
        [2002000 ns] Test is running, debug_wb_pc = 0xbfc55ab0
        [2012000 ns] Test is running, debug_wb_pc = 0xbfc28f94
        [2022000 ns] Test is running, debug_wb_pc = 0xbfc29810
        [2032000 ns] Test is running, debug_wb_pc = 0xbfc2a0bc
        [2042000 ns] Test is running, debug_wb_pc = 0xbfc2a96c
        [2052000 ns] Test is running, debug_wb_pc = 0xbfc2b238
        [2062000 ns] Test is running, debug_wb_pc = 0x00000000
        [2072000 ns] Test is running, debug_wb_pc = 0xbfc2c398
        [2082000 ns] Test is running, debug_wb_pc = 0xbfc2cc58
        [2092000 ns] Test is running, debug_wb_pc = 0xbfc2d524
        [2102000 ns] Test is running, debug_wb_pc = 0xbfc2de00
        [2112000 ns] Test is running, debug_wb_pc = 0xbfc188cc
        [2122000 ns] Test is running, debug_wb_pc = 0xbfc191c4
        [2132000 ns] Test is running, debug_wb_pc = 0xbfc19a84
        [2142000 ns] Test is running, debug_wb_pc = 0xbfc1a368
        [2152000 ns] Test is running, debug_wb_pc = 0xbfc1ac38
        [2162000 ns] Test is running, debug_wb_pc = 0xbfc1b4e8
        [2172000 ns] Test is running, debug_wb_pc = 0x00000000
        [2182000 ns] Test is running, debug_wb_pc = 0xbfc1c648
        [2192000 ns] Test is running, debug_wb_pc = 0xbfc1cec8
        [2202000 ns] Test is running, debug_wb_pc = 0x00000000
        [2212000 ns] Test is running, debug_wb_pc = 0xbfc00d78
        [2222000 ns] Test is running, debug_wb_pc = 0xbfc11a90
        [2232000 ns] Test is running, debug_wb_pc = 0xbfc1227c
        [2242000 ns] Test is running, debug_wb_pc = 0x00000000
        [2252000 ns] Test is running, debug_wb_pc = 0xbfc13290
        [2262000 ns] Test is running, debug_wb_pc = 0xbfc13a94
        [2272000 ns] Test is running, debug_wb_pc = 0x00000000
        [2282000 ns] Test is running, debug_wb_pc = 0xbfc14aa4
        [2292000 ns] Test is running, debug_wb_pc = 0xbfc15290
        [2302000 ns] Test is running, debug_wb_pc = 0xbfc15a9c
        [2312000 ns] Test is running, debug_wb_pc = 0xbfc162a0
        [2322000 ns] Test is running, debug_wb_pc = 0xbfc00d80
        [2332000 ns] Test is running, debug_wb_pc = 0x00000000
        [2342000 ns] Test is running, debug_wb_pc = 0x00000000
        [2352000 ns] Test is running, debug_wb_pc = 0x00000000
        [2362000 ns] Test is running, debug_wb_pc = 0x00000000
        [2372000 ns] Test is running, debug_wb_pc = 0x00000000
        [2382000 ns] Test is running, debug_wb_pc = 0xbfc7e9f4
        [2392000 ns] Test is running, debug_wb_pc = 0xbfc7ecf8
        [2402000 ns] Test is running, debug_wb_pc = 0xbfc7eff8
        [2412000 ns] Test is running, debug_wb_pc = 0x00000000
        [2422000 ns] Test is running, debug_wb_pc = 0x00000000
        [2432000 ns] Test is running, debug_wb_pc = 0x00000000
        [2442000 ns] Test is running, debug_wb_pc = 0x00000000
        [2452000 ns] Test is running, debug_wb_pc = 0xbfc0f688
        [2462000 ns] Test is running, debug_wb_pc = 0xbfc0f91c
        [2472000 ns] Test is running, debug_wb_pc = 0xbfc0fba8
        [2482000 ns] Test is running, debug_wb_pc = 0xbfc0fe38
        [2492000 ns] Test is running, debug_wb_pc = 0x00000000
        [2502000 ns] Test is running, debug_wb_pc = 0x00000000
        [2512000 ns] Test is running, debug_wb_pc = 0x00000000
        [2522000 ns] Test is running, debug_wb_pc = 0x00000000
        [2532000 ns] Test is running, debug_wb_pc = 0x00000000
        [2542000 ns] Test is running, debug_wb_pc = 0x00000000
        [2552000 ns] Test is running, debug_wb_pc = 0xbfc11094
        [2562000 ns] Test is running, debug_wb_pc = 0xbfc34a0c
        [2572000 ns] Test is running, debug_wb_pc = 0xbfc35064
        [2582000 ns] Test is running, debug_wb_pc = 0xbfc356bc
        [2592000 ns] Test is running, debug_wb_pc = 0xbfc35d14
        [2602000 ns] Test is running, debug_wb_pc = 0x00000000
        [2612000 ns] Test is running, debug_wb_pc = 0xbfc369c4
        [2622000 ns] Test is running, debug_wb_pc = 0xbfc81bc4
        [2632000 ns] Test is running, debug_wb_pc = 0xbfc82218
        [2642000 ns] Test is running, debug_wb_pc = 0xbfc82870
        [2652000 ns] Test is running, debug_wb_pc = 0xbfc82ec8
        [2662000 ns] Test is running, debug_wb_pc = 0xbfc83524
        [2672000 ns] Test is running, debug_wb_pc = 0xbfc884c0
        [2682000 ns] Test is running, debug_wb_pc = 0xbfc889c0
        [2692000 ns] Test is running, debug_wb_pc = 0xbfc88ec0
        [2702000 ns] Test is running, debug_wb_pc = 0xbfc1773c
        [2712000 ns] Test is running, debug_wb_pc = 0xbfc17c3c
        [2722000 ns] Test is running, debug_wb_pc = 0xbfc1813c
        [2732000 ns] Test is running, debug_wb_pc = 0xbfc60348
        [2742000 ns] Test is running, debug_wb_pc = 0xbfc60848
        [2752000 ns] Test is running, debug_wb_pc = 0xbfc60d48
        [2762000 ns] Test is running, debug_wb_pc = 0xbfc28320
        [2772000 ns] Test is running, debug_wb_pc = 0xbfc00d88
        [2782000 ns] Test is running, debug_wb_pc = 0xbfc03458
        [2792000 ns] Test is running, debug_wb_pc = 0xbfc0138c
        [2802000 ns] Test is running, debug_wb_pc = 0xbfc8cc70
        [2812000 ns] Test is running, debug_wb_pc = 0x00000000
        [2822000 ns] Test is running, debug_wb_pc = 0xbfc7d6fc
        [2832000 ns] Test is running, debug_wb_pc = 0xbfc170e8
        [2842000 ns] Test is running, debug_wb_pc = 0x00000000
        [2852000 ns] Test is running, debug_wb_pc = 0xbfc4f6d8
        [2862000 ns] Test is running, debug_wb_pc = 0xbfc37368
        [2872000 ns] Test is running, debug_wb_pc = 0x00000000
        [2882000 ns] Test is running, debug_wb_pc = 0xbfc38194
        [2892000 ns] Test is running, debug_wb_pc = 0xbfc38888
        [2902000 ns] Test is running, debug_wb_pc = 0xbfc38ef0
        [2912000 ns] Test is running, debug_wb_pc = 0xbfc67acc
        [2922000 ns] Test is running, debug_wb_pc = 0xbfc68200
        [2932000 ns] Test is running, debug_wb_pc = 0xbfc68970
        [2942000 ns] Test is running, debug_wb_pc = 0xbfc68ff4
        [2952000 ns] Test is running, debug_wb_pc = 0xbfc69644
        [2962000 ns] Test is running, debug_wb_pc = 0xbfc69e18
        [2972000 ns] Test is running, debug_wb_pc = 0xbfc2e780
        [2982000 ns] Test is running, debug_wb_pc = 0xbfc2ee54
        [2992000 ns] Test is running, debug_wb_pc = 0xbfc2f4c8
        [3002000 ns] Test is running, debug_wb_pc = 0xbfc2fb60
        [3012000 ns] Test is running, debug_wb_pc = 0xbfc4ae5c
        [3022000 ns] Test is running, debug_wb_pc = 0xbfc4b584
        [3032000 ns] Test is running, debug_wb_pc = 0xbfc4bc2c
        [3042000 ns] Test is running, debug_wb_pc = 0xbfc4c3cc
        [3052000 ns] Test is running, debug_wb_pc = 0xbfc44338
        [3062000 ns] Test is running, debug_wb_pc = 0xbfc44a50
        [3072000 ns] Test is running, debug_wb_pc = 0xbfc450fc
        [3082000 ns] Test is running, debug_wb_pc = 0xbfc45730
        [3092000 ns] Test is running, debug_wb_pc = 0xbfc45d80
        [3102000 ns] Test is running, debug_wb_pc = 0xbfc464c4
        [3112000 ns] Test is running, debug_wb_pc = 0xbfc30074
        [3122000 ns] Test is running, debug_wb_pc = 0xbfc3072c
        [3132000 ns] Test is running, debug_wb_pc = 0xbfc30de0
        [3142000 ns] Test is running, debug_wb_pc = 0xbfc31448
        [3152000 ns] Test is running, debug_wb_pc = 0xbfc31a78
        [3162000 ns] Test is running, debug_wb_pc = 0xbfc32160
--------------------------------------------------------------
[3168677 ns] Error!!!
    reference: PC = 0xbfc0038c, wb_rf_wnum = 0x1b, wb_rf_wdata = 0x00000001
    mycpu    : PC = 0xbfc0038c, wb_rf_wnum = 0x1b, wb_rf_wdata = 0xbfc69f9c
--------------------------------------------------------------
$finish called at time : 3168717 ns : File "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run: Time (s): cpu = 00:01:51 ; elapsed = 00:01:52 . Memory (MB): peak = 4279.609 ; gain = 4.754
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4370.523 ; gain = 90.914
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug  5 22:56:44 2021...
