Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Aug 25 09:41:41 2023
| Host         : ubuntu running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/RBM_interface_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.525ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_9_reg_1581_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (ap_clk rise@12.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.000ns  (logic 3.999ns (44.433%)  route 5.001ns (55.567%))
  Logic Levels:           16  (CARRY4=11 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1638, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/Q
                         net (fo=3, unplaced)         1.001     2.492    bd_0_i/hls_inst/inst/sub_ln1099_reg_1510[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     3.163 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31/CO[3]
                         net (fo=1, unplaced)         0.009     3.172    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.289 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22/CO[3]
                         net (fo=1, unplaced)         0.000     3.289    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.406 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41/CO[3]
                         net (fo=1, unplaced)         0.000     3.406    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.737 f  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_42/O[3]
                         net (fo=1, unplaced)         0.808     4.545    bd_0_i/hls_inst/inst/sub_ln1110_fu_1117_p2[15]
                         LUT4 (Prop_lut4_I0_O)        0.307     4.852 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46/O
                         net (fo=1, unplaced)         0.449     5.301    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     5.425 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26/O
                         net (fo=1, unplaced)         1.111     6.536    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     6.660 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14/O
                         net (fo=26, unplaced)        0.515     7.175    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     7.299 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9/O
                         net (fo=2, unplaced)         0.460     7.759    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.883 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_2/O
                         net (fo=1, unplaced)         0.639     8.522    bd_0_i/hls_inst/inst/zext_ln1106_fu_1138_p1[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.042 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.051    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.168 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.168    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.285 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.285    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.402 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.402    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.519 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.519    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.636 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.636    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.973 r  bd_0_i/hls_inst/inst/p_Result_9_reg_1581_reg[0]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     9.973    bd_0_i/hls_inst/inst/m_1_fu_1145_p2[25]
                         FDRE                                         r  bd_0_i/hls_inst/inst/p_Result_9_reg_1581_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.500    12.500 r  
                                                      0.000    12.500 r  ap_clk (IN)
                         net (fo=1638, unset)         0.924    13.424    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/p_Result_9_reg_1581_reg[0]/C
                         clock pessimism              0.000    13.424    
                         clock uncertainty           -0.035    13.389    
                         FDRE (Setup_fdre_C_D)        0.109    13.498    bd_0_i/hls_inst/inst/p_Result_9_reg_1581_reg[0]
  -------------------------------------------------------------------
                         required time                         13.498    
                         arrival time                          -9.973    
  -------------------------------------------------------------------
                         slack                                  3.525    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/m_4_reg_1576_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (ap_clk rise@12.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 3.882ns (43.701%)  route 5.001ns (56.299%))
  Logic Levels:           15  (CARRY4=10 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1638, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/Q
                         net (fo=3, unplaced)         1.001     2.492    bd_0_i/hls_inst/inst/sub_ln1099_reg_1510[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     3.163 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31/CO[3]
                         net (fo=1, unplaced)         0.009     3.172    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.289 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22/CO[3]
                         net (fo=1, unplaced)         0.000     3.289    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.406 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41/CO[3]
                         net (fo=1, unplaced)         0.000     3.406    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.737 f  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_42/O[3]
                         net (fo=1, unplaced)         0.808     4.545    bd_0_i/hls_inst/inst/sub_ln1110_fu_1117_p2[15]
                         LUT4 (Prop_lut4_I0_O)        0.307     4.852 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46/O
                         net (fo=1, unplaced)         0.449     5.301    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     5.425 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26/O
                         net (fo=1, unplaced)         1.111     6.536    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     6.660 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14/O
                         net (fo=26, unplaced)        0.515     7.175    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     7.299 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9/O
                         net (fo=2, unplaced)         0.460     7.759    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.883 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_2/O
                         net (fo=1, unplaced)         0.639     8.522    bd_0_i/hls_inst/inst/zext_ln1106_fu_1138_p1[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.042 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.051    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.168 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.168    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.285 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.285    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.402 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.402    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.519 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.519    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.856 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_2/O[1]
                         net (fo=1, unplaced)         0.000     9.856    bd_0_i/hls_inst/inst/m_1_fu_1145_p2[21]
                         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.500    12.500 r  
                                                      0.000    12.500 r  ap_clk (IN)
                         net (fo=1638, unset)         0.924    13.424    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[20]/C
                         clock pessimism              0.000    13.424    
                         clock uncertainty           -0.035    13.389    
                         FDRE (Setup_fdre_C_D)        0.109    13.498    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[20]
  -------------------------------------------------------------------
                         required time                         13.498    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.648ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (ap_clk rise@12.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.877ns  (logic 3.876ns (43.663%)  route 5.001ns (56.337%))
  Logic Levels:           15  (CARRY4=10 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1638, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/Q
                         net (fo=3, unplaced)         1.001     2.492    bd_0_i/hls_inst/inst/sub_ln1099_reg_1510[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     3.163 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31/CO[3]
                         net (fo=1, unplaced)         0.009     3.172    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.289 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22/CO[3]
                         net (fo=1, unplaced)         0.000     3.289    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.406 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41/CO[3]
                         net (fo=1, unplaced)         0.000     3.406    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.737 f  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_42/O[3]
                         net (fo=1, unplaced)         0.808     4.545    bd_0_i/hls_inst/inst/sub_ln1110_fu_1117_p2[15]
                         LUT4 (Prop_lut4_I0_O)        0.307     4.852 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46/O
                         net (fo=1, unplaced)         0.449     5.301    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     5.425 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26/O
                         net (fo=1, unplaced)         1.111     6.536    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     6.660 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14/O
                         net (fo=26, unplaced)        0.515     7.175    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     7.299 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9/O
                         net (fo=2, unplaced)         0.460     7.759    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.883 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_2/O
                         net (fo=1, unplaced)         0.639     8.522    bd_0_i/hls_inst/inst/zext_ln1106_fu_1138_p1[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.042 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.051    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.168 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.168    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.285 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.285    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.402 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.402    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.519 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.519    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.850 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_2/O[3]
                         net (fo=1, unplaced)         0.000     9.850    bd_0_i/hls_inst/inst/m_1_fu_1145_p2[23]
                         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.500    12.500 r  
                                                      0.000    12.500 r  ap_clk (IN)
                         net (fo=1638, unset)         0.924    13.424    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]/C
                         clock pessimism              0.000    13.424    
                         clock uncertainty           -0.035    13.389    
                         FDRE (Setup_fdre_C_D)        0.109    13.498    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]
  -------------------------------------------------------------------
                         required time                         13.498    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                  3.648    

Slack (MET) :             3.723ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/m_4_reg_1576_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (ap_clk rise@12.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.802ns  (logic 3.801ns (43.183%)  route 5.001ns (56.817%))
  Logic Levels:           15  (CARRY4=10 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1638, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/Q
                         net (fo=3, unplaced)         1.001     2.492    bd_0_i/hls_inst/inst/sub_ln1099_reg_1510[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     3.163 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31/CO[3]
                         net (fo=1, unplaced)         0.009     3.172    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.289 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22/CO[3]
                         net (fo=1, unplaced)         0.000     3.289    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.406 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41/CO[3]
                         net (fo=1, unplaced)         0.000     3.406    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.737 f  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_42/O[3]
                         net (fo=1, unplaced)         0.808     4.545    bd_0_i/hls_inst/inst/sub_ln1110_fu_1117_p2[15]
                         LUT4 (Prop_lut4_I0_O)        0.307     4.852 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46/O
                         net (fo=1, unplaced)         0.449     5.301    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     5.425 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26/O
                         net (fo=1, unplaced)         1.111     6.536    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     6.660 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14/O
                         net (fo=26, unplaced)        0.515     7.175    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     7.299 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9/O
                         net (fo=2, unplaced)         0.460     7.759    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.883 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_2/O
                         net (fo=1, unplaced)         0.639     8.522    bd_0_i/hls_inst/inst/zext_ln1106_fu_1138_p1[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.042 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.051    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.168 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.168    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.285 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.285    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.402 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.402    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.519 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.519    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.775 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_2/O[2]
                         net (fo=1, unplaced)         0.000     9.775    bd_0_i/hls_inst/inst/m_1_fu_1145_p2[22]
                         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.500    12.500 r  
                                                      0.000    12.500 r  ap_clk (IN)
                         net (fo=1638, unset)         0.924    13.424    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[21]/C
                         clock pessimism              0.000    13.424    
                         clock uncertainty           -0.035    13.389    
                         FDRE (Setup_fdre_C_D)        0.109    13.498    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[21]
  -------------------------------------------------------------------
                         required time                         13.498    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  3.723    

Slack (MET) :             3.747ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/m_4_reg_1576_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (ap_clk rise@12.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.778ns  (logic 3.777ns (43.028%)  route 5.001ns (56.972%))
  Logic Levels:           15  (CARRY4=10 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1638, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/Q
                         net (fo=3, unplaced)         1.001     2.492    bd_0_i/hls_inst/inst/sub_ln1099_reg_1510[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     3.163 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31/CO[3]
                         net (fo=1, unplaced)         0.009     3.172    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.289 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22/CO[3]
                         net (fo=1, unplaced)         0.000     3.289    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.406 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41/CO[3]
                         net (fo=1, unplaced)         0.000     3.406    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.737 f  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_42/O[3]
                         net (fo=1, unplaced)         0.808     4.545    bd_0_i/hls_inst/inst/sub_ln1110_fu_1117_p2[15]
                         LUT4 (Prop_lut4_I0_O)        0.307     4.852 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46/O
                         net (fo=1, unplaced)         0.449     5.301    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     5.425 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26/O
                         net (fo=1, unplaced)         1.111     6.536    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     6.660 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14/O
                         net (fo=26, unplaced)        0.515     7.175    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     7.299 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9/O
                         net (fo=2, unplaced)         0.460     7.759    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.883 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_2/O
                         net (fo=1, unplaced)         0.639     8.522    bd_0_i/hls_inst/inst/zext_ln1106_fu_1138_p1[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.042 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.051    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.168 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.168    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.285 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.285    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.402 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.402    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.519 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.519    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.751 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_2/O[0]
                         net (fo=1, unplaced)         0.000     9.751    bd_0_i/hls_inst/inst/m_1_fu_1145_p2[20]
                         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.500    12.500 r  
                                                      0.000    12.500 r  ap_clk (IN)
                         net (fo=1638, unset)         0.924    13.424    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[19]/C
                         clock pessimism              0.000    13.424    
                         clock uncertainty           -0.035    13.389    
                         FDRE (Setup_fdre_C_D)        0.109    13.498    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[19]
  -------------------------------------------------------------------
                         required time                         13.498    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  3.747    

Slack (MET) :             3.759ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/m_4_reg_1576_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (ap_clk rise@12.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.766ns  (logic 3.765ns (42.950%)  route 5.001ns (57.050%))
  Logic Levels:           14  (CARRY4=9 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1638, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/Q
                         net (fo=3, unplaced)         1.001     2.492    bd_0_i/hls_inst/inst/sub_ln1099_reg_1510[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     3.163 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31/CO[3]
                         net (fo=1, unplaced)         0.009     3.172    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.289 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22/CO[3]
                         net (fo=1, unplaced)         0.000     3.289    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.406 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41/CO[3]
                         net (fo=1, unplaced)         0.000     3.406    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.737 f  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_42/O[3]
                         net (fo=1, unplaced)         0.808     4.545    bd_0_i/hls_inst/inst/sub_ln1110_fu_1117_p2[15]
                         LUT4 (Prop_lut4_I0_O)        0.307     4.852 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46/O
                         net (fo=1, unplaced)         0.449     5.301    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     5.425 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26/O
                         net (fo=1, unplaced)         1.111     6.536    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     6.660 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14/O
                         net (fo=26, unplaced)        0.515     7.175    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     7.299 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9/O
                         net (fo=2, unplaced)         0.460     7.759    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.883 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_2/O
                         net (fo=1, unplaced)         0.639     8.522    bd_0_i/hls_inst/inst/zext_ln1106_fu_1138_p1[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.042 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.051    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.168 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.168    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.285 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.285    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.402 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.402    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.739 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     9.739    bd_0_i/hls_inst/inst/m_1_fu_1145_p2[17]
                         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.500    12.500 r  
                                                      0.000    12.500 r  ap_clk (IN)
                         net (fo=1638, unset)         0.924    13.424    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[16]/C
                         clock pessimism              0.000    13.424    
                         clock uncertainty           -0.035    13.389    
                         FDRE (Setup_fdre_C_D)        0.109    13.498    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[16]
  -------------------------------------------------------------------
                         required time                         13.498    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                  3.759    

Slack (MET) :             3.765ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (ap_clk rise@12.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.760ns  (logic 3.759ns (42.911%)  route 5.001ns (57.089%))
  Logic Levels:           14  (CARRY4=9 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1638, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/Q
                         net (fo=3, unplaced)         1.001     2.492    bd_0_i/hls_inst/inst/sub_ln1099_reg_1510[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     3.163 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31/CO[3]
                         net (fo=1, unplaced)         0.009     3.172    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.289 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22/CO[3]
                         net (fo=1, unplaced)         0.000     3.289    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.406 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41/CO[3]
                         net (fo=1, unplaced)         0.000     3.406    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.737 f  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_42/O[3]
                         net (fo=1, unplaced)         0.808     4.545    bd_0_i/hls_inst/inst/sub_ln1110_fu_1117_p2[15]
                         LUT4 (Prop_lut4_I0_O)        0.307     4.852 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46/O
                         net (fo=1, unplaced)         0.449     5.301    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     5.425 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26/O
                         net (fo=1, unplaced)         1.111     6.536    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     6.660 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14/O
                         net (fo=26, unplaced)        0.515     7.175    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     7.299 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9/O
                         net (fo=2, unplaced)         0.460     7.759    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.883 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_2/O
                         net (fo=1, unplaced)         0.639     8.522    bd_0_i/hls_inst/inst/zext_ln1106_fu_1138_p1[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.042 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.051    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.168 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.168    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.285 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.285    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.402 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.402    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.733 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     9.733    bd_0_i/hls_inst/inst/m_1_fu_1145_p2[19]
                         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.500    12.500 r  
                                                      0.000    12.500 r  ap_clk (IN)
                         net (fo=1638, unset)         0.924    13.424    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]/C
                         clock pessimism              0.000    13.424    
                         clock uncertainty           -0.035    13.389    
                         FDRE (Setup_fdre_C_D)        0.109    13.498    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]
  -------------------------------------------------------------------
                         required time                         13.498    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  3.765    

Slack (MET) :             3.840ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/m_4_reg_1576_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (ap_clk rise@12.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.685ns  (logic 3.684ns (42.418%)  route 5.001ns (57.582%))
  Logic Levels:           14  (CARRY4=9 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1638, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/Q
                         net (fo=3, unplaced)         1.001     2.492    bd_0_i/hls_inst/inst/sub_ln1099_reg_1510[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     3.163 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31/CO[3]
                         net (fo=1, unplaced)         0.009     3.172    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.289 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22/CO[3]
                         net (fo=1, unplaced)         0.000     3.289    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.406 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41/CO[3]
                         net (fo=1, unplaced)         0.000     3.406    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.737 f  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_42/O[3]
                         net (fo=1, unplaced)         0.808     4.545    bd_0_i/hls_inst/inst/sub_ln1110_fu_1117_p2[15]
                         LUT4 (Prop_lut4_I0_O)        0.307     4.852 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46/O
                         net (fo=1, unplaced)         0.449     5.301    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     5.425 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26/O
                         net (fo=1, unplaced)         1.111     6.536    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     6.660 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14/O
                         net (fo=26, unplaced)        0.515     7.175    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     7.299 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9/O
                         net (fo=2, unplaced)         0.460     7.759    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.883 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_2/O
                         net (fo=1, unplaced)         0.639     8.522    bd_0_i/hls_inst/inst/zext_ln1106_fu_1138_p1[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.042 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.051    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.168 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.168    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.285 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.285    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.402 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.402    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.658 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     9.658    bd_0_i/hls_inst/inst/m_1_fu_1145_p2[18]
                         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.500    12.500 r  
                                                      0.000    12.500 r  ap_clk (IN)
                         net (fo=1638, unset)         0.924    13.424    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[17]/C
                         clock pessimism              0.000    13.424    
                         clock uncertainty           -0.035    13.389    
                         FDRE (Setup_fdre_C_D)        0.109    13.498    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[17]
  -------------------------------------------------------------------
                         required time                         13.498    
                         arrival time                          -9.658    
  -------------------------------------------------------------------
                         slack                                  3.840    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/m_4_reg_1576_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (ap_clk rise@12.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.661ns  (logic 3.660ns (42.258%)  route 5.001ns (57.742%))
  Logic Levels:           14  (CARRY4=9 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1638, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/Q
                         net (fo=3, unplaced)         1.001     2.492    bd_0_i/hls_inst/inst/sub_ln1099_reg_1510[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     3.163 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31/CO[3]
                         net (fo=1, unplaced)         0.009     3.172    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.289 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22/CO[3]
                         net (fo=1, unplaced)         0.000     3.289    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.406 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41/CO[3]
                         net (fo=1, unplaced)         0.000     3.406    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.737 f  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_42/O[3]
                         net (fo=1, unplaced)         0.808     4.545    bd_0_i/hls_inst/inst/sub_ln1110_fu_1117_p2[15]
                         LUT4 (Prop_lut4_I0_O)        0.307     4.852 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46/O
                         net (fo=1, unplaced)         0.449     5.301    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     5.425 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26/O
                         net (fo=1, unplaced)         1.111     6.536    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     6.660 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14/O
                         net (fo=26, unplaced)        0.515     7.175    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     7.299 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9/O
                         net (fo=2, unplaced)         0.460     7.759    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.883 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_2/O
                         net (fo=1, unplaced)         0.639     8.522    bd_0_i/hls_inst/inst/zext_ln1106_fu_1138_p1[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.042 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.051    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.168 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.168    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.285 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.285    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.402 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.402    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.634 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[18]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     9.634    bd_0_i/hls_inst/inst/m_1_fu_1145_p2[16]
                         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.500    12.500 r  
                                                      0.000    12.500 r  ap_clk (IN)
                         net (fo=1638, unset)         0.924    13.424    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[15]/C
                         clock pessimism              0.000    13.424    
                         clock uncertainty           -0.035    13.389    
                         FDRE (Setup_fdre_C_D)        0.109    13.498    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[15]
  -------------------------------------------------------------------
                         required time                         13.498    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.876ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/m_4_reg_1576_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (ap_clk rise@12.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.649ns  (logic 3.648ns (42.178%)  route 5.001ns (57.822%))
  Logic Levels:           13  (CARRY4=8 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1638, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/sub_ln1099_reg_1510_reg[3]/Q
                         net (fo=3, unplaced)         1.001     2.492    bd_0_i/hls_inst/inst/sub_ln1099_reg_1510[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     3.163 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31/CO[3]
                         net (fo=1, unplaced)         0.009     3.172    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[22]_i_31_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.289 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22/CO[3]
                         net (fo=1, unplaced)         0.000     3.289    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_22_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.406 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41/CO[3]
                         net (fo=1, unplaced)         0.000     3.406    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_41_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.737 f  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_42/O[3]
                         net (fo=1, unplaced)         0.808     4.545    bd_0_i/hls_inst/inst/sub_ln1110_fu_1117_p2[15]
                         LUT4 (Prop_lut4_I0_O)        0.307     4.852 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46/O
                         net (fo=1, unplaced)         0.449     5.301    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_46_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     5.425 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26/O
                         net (fo=1, unplaced)         1.111     6.536    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_26_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     6.660 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14/O
                         net (fo=26, unplaced)        0.515     7.175    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_14_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     7.299 f  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9/O
                         net (fo=2, unplaced)         0.460     7.759    bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.883 r  bd_0_i/hls_inst/inst/m_4_reg_1576[2]_i_2/O
                         net (fo=1, unplaced)         0.639     8.522    bd_0_i/hls_inst/inst/zext_ln1106_fu_1138_p1[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.042 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.051    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.168 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.168    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.285 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.285    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.622 r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[14]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     9.622    bd_0_i/hls_inst/inst/m_1_fu_1145_p2[13]
                         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.500    12.500 r  
                                                      0.000    12.500 r  ap_clk (IN)
                         net (fo=1638, unset)         0.924    13.424    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_1576_reg[12]/C
                         clock pessimism              0.000    13.424    
                         clock uncertainty           -0.035    13.389    
                         FDRE (Setup_fdre_C_D)        0.109    13.498    bd_0_i/hls_inst/inst/m_4_reg_1576_reg[12]
  -------------------------------------------------------------------
                         required time                         13.498    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                  3.876    




