/usr/bin/env time -v /home/ljw/VTR/vtr-verilog-to-routing/build/bin/yosys -c synthesis.tcl

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.26 (git sha1 7a967625680, clang 10.0.0-4ubuntu1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `aigmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `alumacc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_eqn' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `assertpmux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `async2sync' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmvcp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `autoname' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `blackbox' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bmuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bugpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bwmuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `check' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chformal' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chtype' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean_zerowidth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clk2fflogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clkbufmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect_rpc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connwrappers' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_fixup' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_sop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `copy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cutpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `debug' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `delete' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `deminout' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `demuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `design' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffinit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflegalize' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflibmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffunmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dump' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `echo' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ecp5_gsr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `edgetypes' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `efinix_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_induct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_make' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_mark' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_purge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_remove' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_simple' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_status' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_struct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `expose' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_counter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_fa' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extractinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flatten' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flowmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fmcombine' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `formalff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `freduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_detect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_expand' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_export' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_info' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_recode' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fst2tb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `gatemate_foldinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `glift' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `greenpak4_dffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `help' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hierarchy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hilomap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `history' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_braminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_wrapcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `insbuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `iopadmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `log' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `logger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ls' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ltp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `lut2mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `maccmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bmux2rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bram' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_collect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_libmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_memx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_narrow' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_nordff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_unpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `mutate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxcover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `nlutmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `onehot' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_demorgan' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_expr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_ffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut_ins' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_feedback' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_priority' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_widen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_merge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_muxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `paramap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `peepopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `plugin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmux2shiftx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmuxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `portlist' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `prep' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `printattrs' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_arst' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dlatch' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_init' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_memwr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_prune' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rmdead' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `qbfsat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `qwp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_ilang' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_liberty' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rename' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rmports' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scatter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scratchpad' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `script' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `select' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setattr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setundef' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `show' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shregmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sim' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `simplemap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splitcells' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splitnets' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sta' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `stat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `submod' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `supercover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_achronix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_anlogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_coolrunner2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_easic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ecp5' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_efinix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_fabulous' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gatemate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gowin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_greenpak4' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ice40' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel_alm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_machxo2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_nexus' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_quicklogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_sf2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_xilinx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tcl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `techmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tee' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_abcloop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_autotb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_cell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_pmgen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `torder' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tribuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `uniquify' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verific' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defaults' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defines' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `viz' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wbflip' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wreduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_btor' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_cxxrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_edif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_file' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_firrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_ilang' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_intersynth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_simplec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_smt2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_smv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_spice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_table' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_xaiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dffopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_srl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xprop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `zinit' -> skip.

1. Executing Verilog-2005 frontend: /home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v
Using parmys as partial mapper
Using Yosys read_verilog command
Parsing Verilog input from `/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v' to AST representation.
Generating RTLIL representation for module `\LUT_K'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\fpga_interconnect'.
Generating RTLIL representation for module `\mux'.
Generating RTLIL representation for module `\adder'.
Generating RTLIL representation for module `\multiply'.
Generating RTLIL representation for module `\single_port_ram'.
Generating RTLIL representation for module `\dual_port_ram'.
Successfully finished Verilog frontend.
parmys_arch pass finished.

2. Executing Verilog-2005 frontend: bgm.v
Parsing SystemVerilog input from `bgm.v' to AST representation.
Warning: Encountered `full_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `full_case' attribute or the SystemVerilog `unique' or `unique0' keywords is recommended!
Warning: Encountered `parallel_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `parallel_case' attribute or the SystemVerilog `unique' or `priority' keywords is recommended!
Generating RTLIL representation for module `\bgm'.
Generating RTLIL representation for module `\delay5'.
Generating RTLIL representation for module `\fpu_mul'.
Note: Assuming pure combinatorial block at bgm.v:719.1-720.22 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\except'.
Generating RTLIL representation for module `\pre_norm_fmul'.
Note: Assuming pure combinatorial block at bgm.v:1144.1-1150.11 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\mul_r2'.
Generating RTLIL representation for module `\post_norm'.
Note: Assuming pure combinatorial block at bgm.v:1529.2-1535.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at bgm.v:1537.2-1543.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\pri_encoder'.
Note: Assuming pure combinatorial block at bgm.v:1687.1-1787.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\b_right_shifter'.
Note: Assuming pure combinatorial block at bgm.v:1803.1-1857.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\b_left_shifter'.
Note: Assuming pure combinatorial block at bgm.v:1874.1-1928.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\b_left_shifter_new'.
Note: Assuming pure combinatorial block at bgm.v:1944.1-2005.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\fpu_add'.
Generating RTLIL representation for module `\pre_norm'.
Note: Assuming pure combinatorial block at bgm.v:2462.1-2492.11 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at bgm.v:2517.1-2531.11 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at bgm.v:2570.1-2584.11 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\b_right_shifter_new'.
Note: Assuming pure combinatorial block at bgm.v:2602.1-2634.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\add_sub27'.
Successfully finished Verilog frontend.

3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module add_sub27.
Skipping module \b_right_shifter_new as it contains processes (run 'proc' pass first).
Skipping module \pre_norm as it contains processes (run 'proc' pass first).
Skipping module \fpu_add as it contains processes (run 'proc' pass first).
Skipping module \b_left_shifter_new as it contains processes (run 'proc' pass first).
Skipping module \b_left_shifter as it contains processes (run 'proc' pass first).
Skipping module \b_right_shifter as it contains processes (run 'proc' pass first).
Skipping module \pri_encoder as it contains processes (run 'proc' pass first).
Skipping module \post_norm as it contains processes (run 'proc' pass first).
Skipping module \mul_r2 as it contains processes (run 'proc' pass first).
Skipping module \pre_norm_fmul as it contains processes (run 'proc' pass first).
Skipping module \except as it contains processes (run 'proc' pass first).
Skipping module \fpu_mul as it contains processes (run 'proc' pass first).
Skipping module \delay5 as it contains processes (run 'proc' pass first).
Found 0 SCCs in module bgm.
Skipping module \dual_port_ram as it contains processes (run 'proc' pass first).
Skipping module \single_port_ram as it contains processes (run 'proc' pass first).
Found 0 SCCs in module multiply.
Found 0 SCCs in module adder.
Found 0 SCCs in module mux.
Found 0 SCCs in module fpga_interconnect.
Skipping module \DFF as it contains processes (run 'proc' pass first).
Found 0 SCCs in module LUT_K.
Found 0 SCCs.

4. Executing HIERARCHY pass (managing design hierarchy).

4.1. Finding top of design hierarchy..
root of   0 design levels: add_sub27           
root of   0 design levels: b_right_shifter_new 
root of   1 design levels: pre_norm            
root of   2 design levels: fpu_add             
root of   0 design levels: b_left_shifter_new  
root of   0 design levels: b_left_shifter      
root of   0 design levels: b_right_shifter     
root of   0 design levels: pri_encoder         
root of   1 design levels: post_norm           
root of   0 design levels: mul_r2              
root of   0 design levels: pre_norm_fmul       
root of   0 design levels: except              
root of   2 design levels: fpu_mul             
root of   0 design levels: delay5              
root of   3 design levels: bgm                 
root of   0 design levels: dual_port_ram       
root of   0 design levels: single_port_ram     
root of   0 design levels: multiply            
root of   0 design levels: adder               
root of   0 design levels: mux                 
root of   0 design levels: fpga_interconnect   
root of   0 design levels: DFF                 
root of   0 design levels: LUT_K               
Automatically selected bgm as design top module.

4.2. Analyzing design hierarchy..
Top module:  \bgm
Used module:     \fpu_add
Used module:         \post_norm
Used module:             \b_left_shifter_new
Used module:             \b_left_shifter
Used module:             \b_right_shifter
Used module:             \pri_encoder
Used module:         \add_sub27
Used module:         \pre_norm
Used module:             \b_right_shifter_new
Used module:         \except
Used module:     \fpu_mul
Used module:         \mul_r2
Used module:         \pre_norm_fmul
Used module:     \delay5

4.3. Analyzing design hierarchy..
Top module:  \bgm
Used module:     \fpu_add
Used module:         \post_norm
Used module:             \b_left_shifter_new
Used module:             \b_left_shifter
Used module:             \b_right_shifter
Used module:             \pri_encoder
Used module:         \add_sub27
Used module:         \pre_norm
Used module:             \b_right_shifter_new
Used module:         \except
Used module:     \fpu_mul
Used module:         \mul_r2
Used module:         \pre_norm_fmul
Used module:     \delay5
Removing unused module `\dual_port_ram'.
Removing unused module `\single_port_ram'.
Removing unused module `\multiply'.
Removing unused module `\adder'.
Removing unused module `\mux'.
Removing unused module `\fpga_interconnect'.
Removing unused module `\DFF'.
Removing unused module `\LUT_K'.
Removed 8 unused modules.
Mapping positional arguments of cell bgm.delay_Fn_delay5 (delay5).
Mapping positional arguments of cell bgm.delay_Fn (delay5).
Mapping positional arguments of cell bgm.delay_a5 (delay5).
Mapping positional arguments of cell bgm.fifo_3 (delay5).
Mapping positional arguments of cell bgm.fifo_2 (delay5).
Mapping positional arguments of cell bgm.fifo_1 (delay5).
Mapping positional arguments of cell bgm.delay_u6 (delay5).
Mapping positional arguments of cell bgm.delay_u5 (delay5).
Mapping positional arguments of cell bgm.delay_u4 (delay5).
Mapping positional arguments of cell bgm.delay_u3 (delay5).
Mapping positional arguments of cell bgm.delay_u2 (delay5).
Mapping positional arguments of cell bgm.delay_u1 (delay5).
Warning: Resizing cell port fpu_add.u0.opb from 32 bits to 31 bits.
Warning: Resizing cell port fpu_add.u0.opa from 32 bits to 31 bits.

5. Executing OPT_EXPR pass (perform const folding).
Optimizing module post_norm.
<suppressed ~14 debug messages>
Optimizing module mul_r2.
Optimizing module pre_norm_fmul.
<suppressed ~8 debug messages>
Optimizing module except.
Optimizing module fpu_mul.
<suppressed ~5 debug messages>
Optimizing module delay5.
Optimizing module bgm.
Optimizing module add_sub27.
Optimizing module b_right_shifter_new.
<suppressed ~27 debug messages>
Optimizing module pre_norm.
<suppressed ~5 debug messages>
Optimizing module fpu_add.
Optimizing module b_left_shifter_new.
<suppressed ~56 debug messages>
Optimizing module b_left_shifter.
<suppressed ~48 debug messages>
Optimizing module b_right_shifter.
<suppressed ~48 debug messages>
Optimizing module pri_encoder.
<suppressed ~2 debug messages>

6. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module post_norm because it contains processes (run 'proc' command first).
Warning: Ignoring module mul_r2 because it contains processes (run 'proc' command first).
Warning: Ignoring module pre_norm_fmul because it contains processes (run 'proc' command first).
Warning: Ignoring module except because it contains processes (run 'proc' command first).
Warning: Ignoring module fpu_mul because it contains processes (run 'proc' command first).
Warning: Ignoring module delay5 because it contains processes (run 'proc' command first).
Finding unused cells or wires in module \bgm..
Finding unused cells or wires in module \add_sub27..
Warning: Ignoring module b_right_shifter_new because it contains processes (run 'proc' command first).
Warning: Ignoring module pre_norm because it contains processes (run 'proc' command first).
Warning: Ignoring module fpu_add because it contains processes (run 'proc' command first).
Warning: Ignoring module b_left_shifter_new because it contains processes (run 'proc' command first).
Warning: Ignoring module b_left_shifter because it contains processes (run 'proc' command first).
Warning: Ignoring module b_right_shifter because it contains processes (run 'proc' command first).
Warning: Ignoring module pri_encoder because it contains processes (run 'proc' command first).
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

7. Executing CHECK pass (checking for obvious problems).
Checking module add_sub27...
Checking module b_left_shifter...
Checking module b_left_shifter_new...
Checking module b_right_shifter...
Checking module b_right_shifter_new...
Checking module bgm...
Checking module delay5...
Checking module except...
Checking module fpu_add...
Checking module fpu_mul...
Checking module mul_r2...
Checking module post_norm...
Checking module pre_norm...
Checking module pre_norm_fmul...
Checking module pri_encoder...
Found and reported 0 problems.

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_sub27.
Optimizing module b_left_shifter.
Optimizing module b_left_shifter_new.
Optimizing module b_right_shifter.
Optimizing module b_right_shifter_new.
Optimizing module bgm.
Optimizing module delay5.
Optimizing module except.
Optimizing module fpu_add.
Optimizing module fpu_mul.
Optimizing module mul_r2.
Optimizing module post_norm.
Optimizing module pre_norm.
Optimizing module pre_norm_fmul.
Optimizing module pri_encoder.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_sub27'.
Finding identical cells in module `\b_left_shifter'.
Finding identical cells in module `\b_left_shifter_new'.
Finding identical cells in module `\b_right_shifter'.
Finding identical cells in module `\b_right_shifter_new'.
Finding identical cells in module `\bgm'.
Finding identical cells in module `\delay5'.
Finding identical cells in module `\except'.
<suppressed ~36 debug messages>
Finding identical cells in module `\fpu_add'.
<suppressed ~51 debug messages>
Finding identical cells in module `\fpu_mul'.
<suppressed ~108 debug messages>
Finding identical cells in module `\mul_r2'.
Finding identical cells in module `\post_norm'.
<suppressed ~372 debug messages>
Finding identical cells in module `\pre_norm'.
<suppressed ~12 debug messages>
Finding identical cells in module `\pre_norm_fmul'.
<suppressed ~12 debug messages>
Finding identical cells in module `\pri_encoder'.
Removed a total of 197 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_sub27..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Warning: Ignoring module b_left_shifter because it contains processes (run 'proc' command first).
Warning: Ignoring module b_left_shifter_new because it contains processes (run 'proc' command first).
Warning: Ignoring module b_right_shifter because it contains processes (run 'proc' command first).
Warning: Ignoring module b_right_shifter_new because it contains processes (run 'proc' command first).
Running muxtree optimizer on module \bgm..
  Creating internal representation of mux trees.
  No muxes found in this module.
Warning: Ignoring module delay5 because it contains processes (run 'proc' command first).
Warning: Ignoring module except because it contains processes (run 'proc' command first).
Warning: Ignoring module fpu_add because it contains processes (run 'proc' command first).
Warning: Ignoring module fpu_mul because it contains processes (run 'proc' command first).
Warning: Ignoring module mul_r2 because it contains processes (run 'proc' command first).
Warning: Ignoring module post_norm because it contains processes (run 'proc' command first).
Warning: Ignoring module pre_norm because it contains processes (run 'proc' command first).
Warning: Ignoring module pre_norm_fmul because it contains processes (run 'proc' command first).
Warning: Ignoring module pri_encoder because it contains processes (run 'proc' command first).
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_sub27.
  Optimizing cells in module \b_left_shifter.
  Optimizing cells in module \b_left_shifter_new.
  Optimizing cells in module \b_right_shifter.
  Optimizing cells in module \b_right_shifter_new.
  Optimizing cells in module \bgm.
  Optimizing cells in module \delay5.
  Optimizing cells in module \except.
  Optimizing cells in module \fpu_add.
  Optimizing cells in module \fpu_mul.
  Optimizing cells in module \mul_r2.
  Optimizing cells in module \post_norm.
  Optimizing cells in module \pre_norm.
    New input vector for $reduce_or cell $reduce_or$bgm.v:2491$1285: { $not$bgm.v:2438$1255_Y $ternary$bgm.v:2436$1254_Y }
    New input vector for $reduce_or cell $reduce_or$bgm.v:2490$1284: $ternary$bgm.v:2436$1254_Y
    New input vector for $reduce_or cell $reduce_or$bgm.v:2489$1283: $ternary$bgm.v:2436$1254_Y [21:0]
    New input vector for $reduce_or cell $reduce_or$bgm.v:2488$1282: $ternary$bgm.v:2436$1254_Y [20:0]
    New input vector for $reduce_or cell $reduce_or$bgm.v:2487$1281: $ternary$bgm.v:2436$1254_Y [19:0]
    New input vector for $reduce_or cell $reduce_or$bgm.v:2486$1280: $ternary$bgm.v:2436$1254_Y [18:0]
    New input vector for $reduce_or cell $reduce_or$bgm.v:2485$1279: $ternary$bgm.v:2436$1254_Y [17:0]
    New input vector for $reduce_or cell $reduce_or$bgm.v:2484$1278: $ternary$bgm.v:2436$1254_Y [16:0]
    New input vector for $reduce_or cell $reduce_or$bgm.v:2483$1277: $ternary$bgm.v:2436$1254_Y [15:0]
    New input vector for $reduce_or cell $reduce_or$bgm.v:2482$1276: $ternary$bgm.v:2436$1254_Y [14:0]
    New input vector for $reduce_or cell $reduce_or$bgm.v:2481$1275: $ternary$bgm.v:2436$1254_Y [13:0]
    New input vector for $reduce_or cell $reduce_or$bgm.v:2480$1274: $ternary$bgm.v:2436$1254_Y [12:0]
    New input vector for $reduce_or cell $reduce_or$bgm.v:2479$1273: $ternary$bgm.v:2436$1254_Y [11:0]
    New input vector for $reduce_or cell $reduce_or$bgm.v:2478$1272: $ternary$bgm.v:2436$1254_Y [10:0]
    New input vector for $reduce_or cell $reduce_or$bgm.v:2477$1271: $ternary$bgm.v:2436$1254_Y [9:0]
    New input vector for $reduce_or cell $reduce_or$bgm.v:2476$1270: $ternary$bgm.v:2436$1254_Y [8:0]
    New input vector for $reduce_or cell $reduce_or$bgm.v:2475$1269: $ternary$bgm.v:2436$1254_Y [7:0]
    New input vector for $reduce_or cell $reduce_or$bgm.v:2474$1268: $ternary$bgm.v:2436$1254_Y [6:0]
    New input vector for $reduce_or cell $reduce_or$bgm.v:2473$1267: $ternary$bgm.v:2436$1254_Y [5:0]
    New input vector for $reduce_or cell $reduce_or$bgm.v:2472$1266: $ternary$bgm.v:2436$1254_Y [4:0]
    New input vector for $reduce_or cell $reduce_or$bgm.v:2471$1265: $ternary$bgm.v:2436$1254_Y [3:0]
    New input vector for $reduce_or cell $reduce_or$bgm.v:2470$1264: $ternary$bgm.v:2436$1254_Y [2:0]
    New input vector for $reduce_or cell $reduce_or$bgm.v:2469$1263: $ternary$bgm.v:2436$1254_Y [1:0]
  Optimizing cells in module \pre_norm.
  Optimizing cells in module \pre_norm_fmul.
  Optimizing cells in module \pri_encoder.
Performed a total of 23 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_sub27'.
Finding identical cells in module `\b_left_shifter'.
Finding identical cells in module `\b_left_shifter_new'.
Finding identical cells in module `\b_right_shifter'.
Finding identical cells in module `\b_right_shifter_new'.
Finding identical cells in module `\bgm'.
Finding identical cells in module `\delay5'.
Finding identical cells in module `\except'.
Finding identical cells in module `\fpu_add'.
Finding identical cells in module `\fpu_mul'.
Finding identical cells in module `\mul_r2'.
Finding identical cells in module `\post_norm'.
Finding identical cells in module `\pre_norm'.
Finding identical cells in module `\pre_norm_fmul'.
Finding identical cells in module `\pri_encoder'.
Removed a total of 0 cells.

8.6. Executing OPT_DFF pass (perform DFF optimizations).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_sub27..
Warning: Ignoring module b_left_shifter because it contains processes (run 'proc' command first).
Warning: Ignoring module b_left_shifter_new because it contains processes (run 'proc' command first).
Warning: Ignoring module b_right_shifter because it contains processes (run 'proc' command first).
Warning: Ignoring module b_right_shifter_new because it contains processes (run 'proc' command first).
Finding unused cells or wires in module \bgm..
Warning: Ignoring module delay5 because it contains processes (run 'proc' command first).
Warning: Ignoring module except because it contains processes (run 'proc' command first).
Warning: Ignoring module fpu_add because it contains processes (run 'proc' command first).
Warning: Ignoring module fpu_mul because it contains processes (run 'proc' command first).
Warning: Ignoring module mul_r2 because it contains processes (run 'proc' command first).
Warning: Ignoring module post_norm because it contains processes (run 'proc' command first).
Warning: Ignoring module pre_norm because it contains processes (run 'proc' command first).
Warning: Ignoring module pre_norm_fmul because it contains processes (run 'proc' command first).
Warning: Ignoring module pri_encoder because it contains processes (run 'proc' command first).

8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_sub27.
Optimizing module b_left_shifter.
Optimizing module b_left_shifter_new.
Optimizing module b_right_shifter.
Optimizing module b_right_shifter_new.
Optimizing module bgm.
Optimizing module delay5.
Optimizing module except.
Optimizing module fpu_add.
Optimizing module fpu_mul.
Optimizing module mul_r2.
Optimizing module post_norm.
Optimizing module pre_norm.
Optimizing module pre_norm_fmul.
Optimizing module pri_encoder.

8.9. Rerunning OPT passes. (Maybe there is more to do..)

8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_sub27..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Warning: Ignoring module b_left_shifter because it contains processes (run 'proc' command first).
Warning: Ignoring module b_left_shifter_new because it contains processes (run 'proc' command first).
Warning: Ignoring module b_right_shifter because it contains processes (run 'proc' command first).
Warning: Ignoring module b_right_shifter_new because it contains processes (run 'proc' command first).
Running muxtree optimizer on module \bgm..
  Creating internal representation of mux trees.
  No muxes found in this module.
Warning: Ignoring module delay5 because it contains processes (run 'proc' command first).
Warning: Ignoring module except because it contains processes (run 'proc' command first).
Warning: Ignoring module fpu_add because it contains processes (run 'proc' command first).
Warning: Ignoring module fpu_mul because it contains processes (run 'proc' command first).
Warning: Ignoring module mul_r2 because it contains processes (run 'proc' command first).
Warning: Ignoring module post_norm because it contains processes (run 'proc' command first).
Warning: Ignoring module pre_norm because it contains processes (run 'proc' command first).
Warning: Ignoring module pre_norm_fmul because it contains processes (run 'proc' command first).
Warning: Ignoring module pri_encoder because it contains processes (run 'proc' command first).
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_sub27.
  Optimizing cells in module \b_left_shifter.
  Optimizing cells in module \b_left_shifter_new.
  Optimizing cells in module \b_right_shifter.
  Optimizing cells in module \b_right_shifter_new.
  Optimizing cells in module \bgm.
  Optimizing cells in module \delay5.
  Optimizing cells in module \except.
  Optimizing cells in module \fpu_add.
  Optimizing cells in module \fpu_mul.
  Optimizing cells in module \mul_r2.
  Optimizing cells in module \post_norm.
  Optimizing cells in module \pre_norm.
  Optimizing cells in module \pre_norm_fmul.
  Optimizing cells in module \pri_encoder.
Performed a total of 0 changes.

8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_sub27'.
Finding identical cells in module `\b_left_shifter'.
Finding identical cells in module `\b_left_shifter_new'.
Finding identical cells in module `\b_right_shifter'.
Finding identical cells in module `\b_right_shifter_new'.
Finding identical cells in module `\bgm'.
Finding identical cells in module `\delay5'.
Finding identical cells in module `\except'.
Finding identical cells in module `\fpu_add'.
Finding identical cells in module `\fpu_mul'.
Finding identical cells in module `\mul_r2'.
Finding identical cells in module `\post_norm'.
Finding identical cells in module `\pre_norm'.
Finding identical cells in module `\pre_norm_fmul'.
Finding identical cells in module `\pri_encoder'.
Removed a total of 0 cells.

8.13. Executing OPT_DFF pass (perform DFF optimizations).

8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_sub27..
Warning: Ignoring module b_left_shifter because it contains processes (run 'proc' command first).
Warning: Ignoring module b_left_shifter_new because it contains processes (run 'proc' command first).
Warning: Ignoring module b_right_shifter because it contains processes (run 'proc' command first).
Warning: Ignoring module b_right_shifter_new because it contains processes (run 'proc' command first).
Finding unused cells or wires in module \bgm..
Warning: Ignoring module delay5 because it contains processes (run 'proc' command first).
Warning: Ignoring module except because it contains processes (run 'proc' command first).
Warning: Ignoring module fpu_add because it contains processes (run 'proc' command first).
Warning: Ignoring module fpu_mul because it contains processes (run 'proc' command first).
Warning: Ignoring module mul_r2 because it contains processes (run 'proc' command first).
Warning: Ignoring module post_norm because it contains processes (run 'proc' command first).
Warning: Ignoring module pre_norm because it contains processes (run 'proc' command first).
Warning: Ignoring module pre_norm_fmul because it contains processes (run 'proc' command first).
Warning: Ignoring module pri_encoder because it contains processes (run 'proc' command first).

8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_sub27.
Optimizing module b_left_shifter.
Optimizing module b_left_shifter_new.
Optimizing module b_right_shifter.
Optimizing module b_right_shifter_new.
Optimizing module bgm.
Optimizing module delay5.
Optimizing module except.
Optimizing module fpu_add.
Optimizing module fpu_mul.
Optimizing module mul_r2.
Optimizing module post_norm.
Optimizing module pre_norm.
Optimizing module pre_norm_fmul.
Optimizing module pri_encoder.

8.16. Finished OPT passes. (There is nothing left to do.)

9. Executing PROC pass (convert processes to netlists).

9.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$bgm.v:1874$1040 in module b_left_shifter.
Marked 1 switch rules as full_case in process $proc$bgm.v:1944$1089 in module b_left_shifter_new.
Marked 1 switch rules as full_case in process $proc$bgm.v:1803$991 in module b_right_shifter.
Marked 1 switch rules as full_case in process $proc$bgm.v:2602$1334 in module b_right_shifter_new.
Removed 1 dead cases from process $proc$bgm.v:1529$691 in module post_norm.
Removed 1 dead cases from process $proc$bgm.v:1537$692 in module post_norm.
Removed 1 dead cases from process $proc$bgm.v:2517$1295 in module pre_norm.
Removed 1 dead cases from process $proc$bgm.v:2570$1332 in module pre_norm.
Removed 1 dead cases from process $proc$bgm.v:1144$368 in module pre_norm_fmul.
Marked 49 switch rules as full_case in process $proc$bgm.v:1687$941 in module pri_encoder.
Removed a total of 5 dead cases.

9.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 135 assignments to connections.

9.4. Executing PROC_INIT pass (extract init attributes).

9.5. Executing PROC_ARST pass (detect async resets in processes).

9.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\b_left_shifter.$proc$bgm.v:1874$1040'.
     1/1: $1\shift_out[47:0]
Creating decoders for process `\b_left_shifter_new.$proc$bgm.v:1944$1089'.
     1/1: $1\shift_out[55:0]
Creating decoders for process `\b_right_shifter.$proc$bgm.v:1803$991'.
     1/1: $1\shift_out[47:0]
Creating decoders for process `\b_right_shifter_new.$proc$bgm.v:2602$1334'.
     1/1: $1\shift_out[26:0]
Creating decoders for process `\delay5.$proc$bgm.v:440$38'.
Creating decoders for process `\except.$proc$bgm.v:1000$259'.
Creating decoders for process `\except.$proc$bgm.v:1003$263'.
Creating decoders for process `\except.$proc$bgm.v:1006$267'.
Creating decoders for process `\except.$proc$bgm.v:1009$269'.
Creating decoders for process `\except.$proc$bgm.v:1012$271'.
Creating decoders for process `\except.$proc$bgm.v:1015$274'.
Creating decoders for process `\except.$proc$bgm.v:1018$277'.
Creating decoders for process `\except.$proc$bgm.v:1021$280'.
Creating decoders for process `\except.$proc$bgm.v:1024$283'.
Creating decoders for process `\except.$proc$bgm.v:1027$285'.
Creating decoders for process `\except.$proc$bgm.v:1030$287'.
Creating decoders for process `\except.$proc$bgm.v:1033$288'.
Creating decoders for process `\except.$proc$bgm.v:964$223'.
Creating decoders for process `\except.$proc$bgm.v:967$225'.
Creating decoders for process `\except.$proc$bgm.v:970$227'.
Creating decoders for process `\except.$proc$bgm.v:973$230'.
Creating decoders for process `\except.$proc$bgm.v:976$233'.
Creating decoders for process `\except.$proc$bgm.v:979$234'.
Creating decoders for process `\except.$proc$bgm.v:982$238'.
Creating decoders for process `\except.$proc$bgm.v:985$239'.
Creating decoders for process `\except.$proc$bgm.v:988$243'.
Creating decoders for process `\except.$proc$bgm.v:991$247'.
Creating decoders for process `\except.$proc$bgm.v:994$251'.
Creating decoders for process `\except.$proc$bgm.v:997$255'.
Creating decoders for process `\fpu_add.$proc$bgm.v:2086$1146'.
Creating decoders for process `\fpu_add.$proc$bgm.v:2095$1147'.
Creating decoders for process `\fpu_add.$proc$bgm.v:2098$1148'.
Creating decoders for process `\fpu_add.$proc$bgm.v:2101$1149'.
Creating decoders for process `\fpu_add.$proc$bgm.v:2104$1150'.
Creating decoders for process `\fpu_add.$proc$bgm.v:2107$1151'.
Creating decoders for process `\fpu_add.$proc$bgm.v:2110$1152'.
Creating decoders for process `\fpu_add.$proc$bgm.v:2113$1153'.
Creating decoders for process `\fpu_add.$proc$bgm.v:2116$1154'.
Creating decoders for process `\fpu_add.$proc$bgm.v:2168$1156'.
Creating decoders for process `\fpu_add.$proc$bgm.v:2184$1157'.
Creating decoders for process `\fpu_add.$proc$bgm.v:2203$1158'.
Creating decoders for process `\fpu_add.$proc$bgm.v:2207$1159'.
Creating decoders for process `\fpu_add.$proc$bgm.v:2214$1160'.
Creating decoders for process `\fpu_add.$proc$bgm.v:2217$1161'.
Creating decoders for process `\fpu_add.$proc$bgm.v:2222$1162'.
Creating decoders for process `\fpu_add.$proc$bgm.v:2260$1166'.
Creating decoders for process `\fpu_add.$proc$bgm.v:2263$1167'.
Creating decoders for process `\fpu_add.$proc$bgm.v:2272$1173'.
Creating decoders for process `\fpu_add.$proc$bgm.v:2278$1179'.
Creating decoders for process `\fpu_add.$proc$bgm.v:2285$1190'.
Creating decoders for process `\fpu_add.$proc$bgm.v:2291$1195'.
Creating decoders for process `\fpu_add.$proc$bgm.v:2296$1200'.
Creating decoders for process `\fpu_add.$proc$bgm.v:2299$1201'.
Creating decoders for process `\fpu_add.$proc$bgm.v:2305$1202'.
Creating decoders for process `\fpu_add.$proc$bgm.v:2308$1207'.
Creating decoders for process `\fpu_add.$proc$bgm.v:2313$1226'.
Creating decoders for process `\fpu_add.$proc$bgm.v:2316$1227'.
Creating decoders for process `\fpu_add.$proc$bgm.v:2319$1231'.
Creating decoders for process `\fpu_add.$proc$bgm.v:2323$1232'.
Creating decoders for process `\fpu_mul.$proc$bgm.v:593$39'.
Creating decoders for process `\fpu_mul.$proc$bgm.v:597$40'.
Creating decoders for process `\fpu_mul.$proc$bgm.v:600$41'.
Creating decoders for process `\fpu_mul.$proc$bgm.v:603$42'.
Creating decoders for process `\fpu_mul.$proc$bgm.v:606$43'.
Creating decoders for process `\fpu_mul.$proc$bgm.v:609$44'.
Creating decoders for process `\fpu_mul.$proc$bgm.v:612$45'.
Creating decoders for process `\fpu_mul.$proc$bgm.v:615$46'.
Creating decoders for process `\fpu_mul.$proc$bgm.v:618$47'.
Creating decoders for process `\fpu_mul.$proc$bgm.v:676$48'.
Creating decoders for process `\fpu_mul.$proc$bgm.v:679$49'.
Creating decoders for process `\fpu_mul.$proc$bgm.v:682$50'.
Creating decoders for process `\fpu_mul.$proc$bgm.v:685$51'.
Creating decoders for process `\fpu_mul.$proc$bgm.v:712$52'.
Creating decoders for process `\fpu_mul.$proc$bgm.v:715$53'.
Creating decoders for process `\fpu_mul.$proc$bgm.v:719$54'.
Creating decoders for process `\fpu_mul.$proc$bgm.v:722$55'.
Creating decoders for process `\fpu_mul.$proc$bgm.v:725$56'.
Creating decoders for process `\fpu_mul.$proc$bgm.v:730$57'.
Creating decoders for process `\fpu_mul.$proc$bgm.v:781$62'.
Creating decoders for process `\fpu_mul.$proc$bgm.v:798$84'.
Creating decoders for process `\fpu_mul.$proc$bgm.v:807$104'.
Creating decoders for process `\fpu_mul.$proc$bgm.v:818$132'.
Creating decoders for process `\fpu_mul.$proc$bgm.v:824$140'.
Creating decoders for process `\fpu_mul.$proc$bgm.v:827$141'.
Creating decoders for process `\fpu_mul.$proc$bgm.v:864$159'.
Creating decoders for process `\fpu_mul.$proc$bgm.v:867$160'.
Creating decoders for process `\fpu_mul.$proc$bgm.v:871$161'.
Creating decoders for process `\fpu_mul.$proc$bgm.v:880$181'.
Creating decoders for process `\fpu_mul.$proc$bgm.v:895$211'.
Creating decoders for process `\fpu_mul.$proc$bgm.v:898$212'.
Creating decoders for process `\fpu_mul.$proc$bgm.v:901$216'.
Creating decoders for process `\fpu_mul.$proc$bgm.v:906$222'.
Creating decoders for process `\mul_r2.$proc$bgm.v:1173$372'.
Creating decoders for process `\mul_r2.$proc$bgm.v:1176$374'.
Creating decoders for process `\post_norm.$proc$bgm.v:1529$691'.
     1/1: $1\exp_out_rnd[7:0]
Creating decoders for process `\post_norm.$proc$bgm.v:1537$692'.
     1/1: $1\fract_out_rnd[22:0]
Creating decoders for process `\pre_norm.$proc$bgm.v:2428$1246'.
Creating decoders for process `\pre_norm.$proc$bgm.v:2462$1259'.
     1/1: $1\sticky[0:0]
Creating decoders for process `\pre_norm.$proc$bgm.v:2507$1293'.
Creating decoders for process `\pre_norm.$proc$bgm.v:2510$1294'.
Creating decoders for process `\pre_norm.$proc$bgm.v:2517$1295'.
     1/1: $1\sign_d[0:0]
Creating decoders for process `\pre_norm.$proc$bgm.v:2533$1298'.
Creating decoders for process `\pre_norm.$proc$bgm.v:2537$1299'.
Creating decoders for process `\pre_norm.$proc$bgm.v:2540$1300'.
Creating decoders for process `\pre_norm.$proc$bgm.v:2543$1301'.
Creating decoders for process `\pre_norm.$proc$bgm.v:2546$1302'.
Creating decoders for process `\pre_norm.$proc$bgm.v:2553$1321'.
Creating decoders for process `\pre_norm.$proc$bgm.v:2556$1323'.
Creating decoders for process `\pre_norm.$proc$bgm.v:2561$1328'.
Creating decoders for process `\pre_norm.$proc$bgm.v:2570$1332'.
     1/1: $1\add_d[0:0]
Creating decoders for process `\pre_norm.$proc$bgm.v:2586$1333'.
Creating decoders for process `\pre_norm_fmul.$proc$bgm.v:1114$315'.
Creating decoders for process `\pre_norm_fmul.$proc$bgm.v:1123$337'.
Creating decoders for process `\pre_norm_fmul.$proc$bgm.v:1131$362'.
Creating decoders for process `\pre_norm_fmul.$proc$bgm.v:1134$363'.
Creating decoders for process `\pre_norm_fmul.$proc$bgm.v:1144$368'.
     1/1: $1\sign_d[0:0]
Creating decoders for process `\pre_norm_fmul.$proc$bgm.v:1152$369'.
Creating decoders for process `\pre_norm_fmul.$proc$bgm.v:1155$370'.
Creating decoders for process `\pri_encoder.$proc$bgm.v:1687$941'.
     1/49: $49\fi_ldz_r0[5:0]
     2/49: $48\fi_ldz_r0[5:0]
     3/49: $47\fi_ldz_r0[5:0]
     4/49: $46\fi_ldz_r0[5:0]
     5/49: $45\fi_ldz_r0[5:0]
     6/49: $44\fi_ldz_r0[5:0]
     7/49: $43\fi_ldz_r0[5:0]
     8/49: $42\fi_ldz_r0[5:0]
     9/49: $41\fi_ldz_r0[5:0]
    10/49: $40\fi_ldz_r0[5:0]
    11/49: $39\fi_ldz_r0[5:0]
    12/49: $38\fi_ldz_r0[5:0]
    13/49: $37\fi_ldz_r0[5:0]
    14/49: $36\fi_ldz_r0[5:0]
    15/49: $35\fi_ldz_r0[5:0]
    16/49: $34\fi_ldz_r0[5:0]
    17/49: $33\fi_ldz_r0[5:0]
    18/49: $32\fi_ldz_r0[5:0]
    19/49: $31\fi_ldz_r0[5:0]
    20/49: $30\fi_ldz_r0[5:0]
    21/49: $29\fi_ldz_r0[5:0]
    22/49: $28\fi_ldz_r0[5:0]
    23/49: $27\fi_ldz_r0[5:0]
    24/49: $26\fi_ldz_r0[5:0]
    25/49: $25\fi_ldz_r0[5:0]
    26/49: $24\fi_ldz_r0[5:0]
    27/49: $23\fi_ldz_r0[5:0]
    28/49: $22\fi_ldz_r0[5:0]
    29/49: $21\fi_ldz_r0[5:0]
    30/49: $20\fi_ldz_r0[5:0]
    31/49: $19\fi_ldz_r0[5:0]
    32/49: $18\fi_ldz_r0[5:0]
    33/49: $17\fi_ldz_r0[5:0]
    34/49: $16\fi_ldz_r0[5:0]
    35/49: $15\fi_ldz_r0[5:0]
    36/49: $14\fi_ldz_r0[5:0]
    37/49: $13\fi_ldz_r0[5:0]
    38/49: $12\fi_ldz_r0[5:0]
    39/49: $11\fi_ldz_r0[5:0]
    40/49: $10\fi_ldz_r0[5:0]
    41/49: $9\fi_ldz_r0[5:0]
    42/49: $8\fi_ldz_r0[5:0]
    43/49: $7\fi_ldz_r0[5:0]
    44/49: $6\fi_ldz_r0[5:0]
    45/49: $5\fi_ldz_r0[5:0]
    46/49: $4\fi_ldz_r0[5:0]
    47/49: $3\fi_ldz_r0[5:0]
    48/49: $2\fi_ldz_r0[5:0]
    49/49: $1\fi_ldz_r0[5:0]

9.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\b_left_shifter.\shift_out' from process `\b_left_shifter.$proc$bgm.v:1874$1040'.
No latch inferred for signal `\b_left_shifter_new.\shift_out' from process `\b_left_shifter_new.$proc$bgm.v:1944$1089'.
No latch inferred for signal `\b_right_shifter.\shift_out' from process `\b_right_shifter.$proc$bgm.v:1803$991'.
No latch inferred for signal `\b_right_shifter_new.\shift_out' from process `\b_right_shifter_new.$proc$bgm.v:2602$1334'.
No latch inferred for signal `\fpu_mul.\fract_denorm' from process `\fpu_mul.$proc$bgm.v:719$54'.
No latch inferred for signal `\post_norm.\exp_out_rnd' from process `\post_norm.$proc$bgm.v:1529$691'.
No latch inferred for signal `\post_norm.\fract_out_rnd' from process `\post_norm.$proc$bgm.v:1537$692'.
No latch inferred for signal `\pre_norm.\sticky' from process `\pre_norm.$proc$bgm.v:2462$1259'.
No latch inferred for signal `\pre_norm.\sign_d' from process `\pre_norm.$proc$bgm.v:2517$1295'.
No latch inferred for signal `\pre_norm.\add_d' from process `\pre_norm.$proc$bgm.v:2570$1332'.
No latch inferred for signal `\pre_norm_fmul.\sign_d' from process `\pre_norm_fmul.$proc$bgm.v:1144$368'.
No latch inferred for signal `\pri_encoder.\fi_ldz_r0' from process `\pri_encoder.$proc$bgm.v:1687$941'.

9.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\delay5.\d5_reg1' using process `\delay5.$proc$bgm.v:440$38'.
  created $dff cell `$procdff$5294' with positive edge clock.
Creating register for signal `\except.\opa_nan' using process `\except.$proc$bgm.v:1000$259'.
  created $dff cell `$procdff$5295' with positive edge clock.
Creating register for signal `\except.\opb_nan' using process `\except.$proc$bgm.v:1003$263'.
  created $dff cell `$procdff$5296' with positive edge clock.
Creating register for signal `\except.\opa_inf' using process `\except.$proc$bgm.v:1006$267'.
  created $dff cell `$procdff$5297' with positive edge clock.
Creating register for signal `\except.\opb_inf' using process `\except.$proc$bgm.v:1009$269'.
  created $dff cell `$procdff$5298' with positive edge clock.
Creating register for signal `\except.\expa_00' using process `\except.$proc$bgm.v:1012$271'.
  created $dff cell `$procdff$5299' with positive edge clock.
Creating register for signal `\except.\expb_00' using process `\except.$proc$bgm.v:1015$274'.
  created $dff cell `$procdff$5300' with positive edge clock.
Creating register for signal `\except.\fracta_00' using process `\except.$proc$bgm.v:1018$277'.
  created $dff cell `$procdff$5301' with positive edge clock.
Creating register for signal `\except.\fractb_00' using process `\except.$proc$bgm.v:1021$280'.
  created $dff cell `$procdff$5302' with positive edge clock.
Creating register for signal `\except.\opa_00' using process `\except.$proc$bgm.v:1024$283'.
  created $dff cell `$procdff$5303' with positive edge clock.
Creating register for signal `\except.\opb_00' using process `\except.$proc$bgm.v:1027$285'.
  created $dff cell `$procdff$5304' with positive edge clock.
Creating register for signal `\except.\opa_dn' using process `\except.$proc$bgm.v:1030$287'.
  created $dff cell `$procdff$5305' with positive edge clock.
Creating register for signal `\except.\opb_dn' using process `\except.$proc$bgm.v:1033$288'.
  created $dff cell `$procdff$5306' with positive edge clock.
Creating register for signal `\except.\expa_ff' using process `\except.$proc$bgm.v:964$223'.
  created $dff cell `$procdff$5307' with positive edge clock.
Creating register for signal `\except.\expb_ff' using process `\except.$proc$bgm.v:967$225'.
  created $dff cell `$procdff$5308' with positive edge clock.
Creating register for signal `\except.\infa_f_r' using process `\except.$proc$bgm.v:970$227'.
  created $dff cell `$procdff$5309' with positive edge clock.
Creating register for signal `\except.\infb_f_r' using process `\except.$proc$bgm.v:973$230'.
  created $dff cell `$procdff$5310' with positive edge clock.
Creating register for signal `\except.\qnan_r_a' using process `\except.$proc$bgm.v:976$233'.
  created $dff cell `$procdff$5311' with positive edge clock.
Creating register for signal `\except.\snan_r_a' using process `\except.$proc$bgm.v:979$234'.
  created $dff cell `$procdff$5312' with positive edge clock.
Creating register for signal `\except.\qnan_r_b' using process `\except.$proc$bgm.v:982$238'.
  created $dff cell `$procdff$5313' with positive edge clock.
Creating register for signal `\except.\snan_r_b' using process `\except.$proc$bgm.v:985$239'.
  created $dff cell `$procdff$5314' with positive edge clock.
Creating register for signal `\except.\ind' using process `\except.$proc$bgm.v:988$243'.
  created $dff cell `$procdff$5315' with positive edge clock.
Creating register for signal `\except.\inf' using process `\except.$proc$bgm.v:991$247'.
  created $dff cell `$procdff$5316' with positive edge clock.
Creating register for signal `\except.\qnan' using process `\except.$proc$bgm.v:994$251'.
  created $dff cell `$procdff$5317' with positive edge clock.
Creating register for signal `\except.\snan' using process `\except.$proc$bgm.v:997$255'.
  created $dff cell `$procdff$5318' with positive edge clock.
Creating register for signal `\fpu_add.\fpu_op' using process `\fpu_add.$proc$bgm.v:2086$1146'.
  created $dff cell `$procdff$5319' with positive edge clock.
Creating register for signal `\fpu_add.\opa_r' using process `\fpu_add.$proc$bgm.v:2095$1147'.
  created $dff cell `$procdff$5320' with positive edge clock.
Creating register for signal `\fpu_add.\opb_r' using process `\fpu_add.$proc$bgm.v:2098$1148'.
  created $dff cell `$procdff$5321' with positive edge clock.
Creating register for signal `\fpu_add.\rmode_r1' using process `\fpu_add.$proc$bgm.v:2101$1149'.
  created $dff cell `$procdff$5322' with positive edge clock.
Creating register for signal `\fpu_add.\rmode_r2' using process `\fpu_add.$proc$bgm.v:2104$1150'.
  created $dff cell `$procdff$5323' with positive edge clock.
Creating register for signal `\fpu_add.\rmode_r3' using process `\fpu_add.$proc$bgm.v:2107$1151'.
  created $dff cell `$procdff$5324' with positive edge clock.
Creating register for signal `\fpu_add.\fpu_op_r1' using process `\fpu_add.$proc$bgm.v:2110$1152'.
  created $dff cell `$procdff$5325' with positive edge clock.
Creating register for signal `\fpu_add.\fpu_op_r2' using process `\fpu_add.$proc$bgm.v:2113$1153'.
  created $dff cell `$procdff$5326' with positive edge clock.
Creating register for signal `\fpu_add.\fpu_op_r3' using process `\fpu_add.$proc$bgm.v:2116$1154'.
  created $dff cell `$procdff$5327' with positive edge clock.
Creating register for signal `\fpu_add.\sign_fasu_r' using process `\fpu_add.$proc$bgm.v:2168$1156'.
  created $dff cell `$procdff$5328' with positive edge clock.
Creating register for signal `\fpu_add.\fract_out_q' using process `\fpu_add.$proc$bgm.v:2184$1157'.
  created $dff cell `$procdff$5329' with positive edge clock.
Creating register for signal `\fpu_add.\exp_r' using process `\fpu_add.$proc$bgm.v:2203$1158'.
  created $dff cell `$procdff$5330' with positive edge clock.
Creating register for signal `\fpu_add.\opa_r1' using process `\fpu_add.$proc$bgm.v:2207$1159'.
  created $dff cell `$procdff$5331' with positive edge clock.
Creating register for signal `\fpu_add.\opas_r1' using process `\fpu_add.$proc$bgm.v:2214$1160'.
  created $dff cell `$procdff$5332' with positive edge clock.
Creating register for signal `\fpu_add.\opas_r2' using process `\fpu_add.$proc$bgm.v:2217$1161'.
  created $dff cell `$procdff$5333' with positive edge clock.
Creating register for signal `\fpu_add.\sign' using process `\fpu_add.$proc$bgm.v:2222$1162'.
  created $dff cell `$procdff$5334' with positive edge clock.
Creating register for signal `\fpu_add.\fasu_op_r1' using process `\fpu_add.$proc$bgm.v:2260$1166'.
  created $dff cell `$procdff$5335' with positive edge clock.
Creating register for signal `\fpu_add.\fasu_op_r2' using process `\fpu_add.$proc$bgm.v:2263$1167'.
  created $dff cell `$procdff$5336' with positive edge clock.
Creating register for signal `\fpu_add.\out_o1 [30:0]' using process `\fpu_add.$proc$bgm.v:2272$1173'.
  created $dff cell `$procdff$5337' with positive edge clock.
Creating register for signal `\fpu_add.\out_o1 [31]' using process `\fpu_add.$proc$bgm.v:2278$1179'.
  created $dff cell `$procdff$5338' with positive edge clock.
Creating register for signal `\fpu_add.\ine_o1' using process `\fpu_add.$proc$bgm.v:2285$1190'.
  created $dff cell `$procdff$5339' with positive edge clock.
Creating register for signal `\fpu_add.\overflow_o1' using process `\fpu_add.$proc$bgm.v:2291$1195'.
  created $dff cell `$procdff$5340' with positive edge clock.
Creating register for signal `\fpu_add.\underflow_o1' using process `\fpu_add.$proc$bgm.v:2296$1200'.
  created $dff cell `$procdff$5341' with positive edge clock.
Creating register for signal `\fpu_add.\snan_o1' using process `\fpu_add.$proc$bgm.v:2299$1201'.
  created $dff cell `$procdff$5342' with positive edge clock.
Creating register for signal `\fpu_add.\qnan_o1' using process `\fpu_add.$proc$bgm.v:2305$1202'.
  created $dff cell `$procdff$5343' with positive edge clock.
Creating register for signal `\fpu_add.\inf_o1' using process `\fpu_add.$proc$bgm.v:2308$1207'.
  created $dff cell `$procdff$5344' with positive edge clock.
Creating register for signal `\fpu_add.\zero_o1' using process `\fpu_add.$proc$bgm.v:2313$1226'.
  created $dff cell `$procdff$5345' with positive edge clock.
Creating register for signal `\fpu_add.\opa_nan_r' using process `\fpu_add.$proc$bgm.v:2316$1227'.
  created $dff cell `$procdff$5346' with positive edge clock.
Creating register for signal `\fpu_add.\div_by_zero_o1' using process `\fpu_add.$proc$bgm.v:2319$1231'.
  created $dff cell `$procdff$5347' with positive edge clock.
Creating register for signal `\fpu_add.\out' using process `\fpu_add.$proc$bgm.v:2323$1232'.
  created $dff cell `$procdff$5348' with positive edge clock.
Creating register for signal `\fpu_add.\zero' using process `\fpu_add.$proc$bgm.v:2323$1232'.
  created $dff cell `$procdff$5349' with positive edge clock.
Creating register for signal `\fpu_add.\div_by_zero' using process `\fpu_add.$proc$bgm.v:2323$1232'.
  created $dff cell `$procdff$5350' with positive edge clock.
Creating register for signal `\fpu_add.\overflow' using process `\fpu_add.$proc$bgm.v:2323$1232'.
  created $dff cell `$procdff$5351' with positive edge clock.
Creating register for signal `\fpu_add.\underflow' using process `\fpu_add.$proc$bgm.v:2323$1232'.
  created $dff cell `$procdff$5352' with positive edge clock.
Creating register for signal `\fpu_add.\inf' using process `\fpu_add.$proc$bgm.v:2323$1232'.
  created $dff cell `$procdff$5353' with positive edge clock.
Creating register for signal `\fpu_add.\snan' using process `\fpu_add.$proc$bgm.v:2323$1232'.
  created $dff cell `$procdff$5354' with positive edge clock.
Creating register for signal `\fpu_add.\qnan' using process `\fpu_add.$proc$bgm.v:2323$1232'.
  created $dff cell `$procdff$5355' with positive edge clock.
Creating register for signal `\fpu_add.\ine' using process `\fpu_add.$proc$bgm.v:2323$1232'.
  created $dff cell `$procdff$5356' with positive edge clock.
Creating register for signal `\fpu_mul.\fpu_op' using process `\fpu_mul.$proc$bgm.v:593$39'.
  created $dff cell `$procdff$5357' with positive edge clock.
Creating register for signal `\fpu_mul.\opa_r' using process `\fpu_mul.$proc$bgm.v:597$40'.
  created $dff cell `$procdff$5358' with positive edge clock.
Creating register for signal `\fpu_mul.\opb_r' using process `\fpu_mul.$proc$bgm.v:600$41'.
  created $dff cell `$procdff$5359' with positive edge clock.
Creating register for signal `\fpu_mul.\rmode_r1' using process `\fpu_mul.$proc$bgm.v:603$42'.
  created $dff cell `$procdff$5360' with positive edge clock.
Creating register for signal `\fpu_mul.\rmode_r2' using process `\fpu_mul.$proc$bgm.v:606$43'.
  created $dff cell `$procdff$5361' with positive edge clock.
Creating register for signal `\fpu_mul.\rmode_r3' using process `\fpu_mul.$proc$bgm.v:609$44'.
  created $dff cell `$procdff$5362' with positive edge clock.
Creating register for signal `\fpu_mul.\fpu_op_r1' using process `\fpu_mul.$proc$bgm.v:612$45'.
  created $dff cell `$procdff$5363' with positive edge clock.
Creating register for signal `\fpu_mul.\fpu_op_r2' using process `\fpu_mul.$proc$bgm.v:615$46'.
  created $dff cell `$procdff$5364' with positive edge clock.
Creating register for signal `\fpu_mul.\fpu_op_r3' using process `\fpu_mul.$proc$bgm.v:618$47'.
  created $dff cell `$procdff$5365' with positive edge clock.
Creating register for signal `\fpu_mul.\sign_mul_r' using process `\fpu_mul.$proc$bgm.v:676$48'.
  created $dff cell `$procdff$5366' with positive edge clock.
Creating register for signal `\fpu_mul.\sign_exe_r' using process `\fpu_mul.$proc$bgm.v:679$49'.
  created $dff cell `$procdff$5367' with positive edge clock.
Creating register for signal `\fpu_mul.\inf_mul_r' using process `\fpu_mul.$proc$bgm.v:682$50'.
  created $dff cell `$procdff$5368' with positive edge clock.
Creating register for signal `\fpu_mul.\exp_ovf_r' using process `\fpu_mul.$proc$bgm.v:685$51'.
  created $dff cell `$procdff$5369' with positive edge clock.
Creating register for signal `\fpu_mul.\exp_r' using process `\fpu_mul.$proc$bgm.v:712$52'.
  created $dff cell `$procdff$5370' with positive edge clock.
Creating register for signal `\fpu_mul.\opa_r1' using process `\fpu_mul.$proc$bgm.v:715$53'.
  created $dff cell `$procdff$5371' with positive edge clock.
Creating register for signal `\fpu_mul.\opas_r1' using process `\fpu_mul.$proc$bgm.v:722$55'.
  created $dff cell `$procdff$5372' with positive edge clock.
Creating register for signal `\fpu_mul.\opas_r2' using process `\fpu_mul.$proc$bgm.v:725$56'.
  created $dff cell `$procdff$5373' with positive edge clock.
Creating register for signal `\fpu_mul.\sign' using process `\fpu_mul.$proc$bgm.v:730$57'.
  created $dff cell `$procdff$5374' with positive edge clock.
Creating register for signal `\fpu_mul.\inf_mul2' using process `\fpu_mul.$proc$bgm.v:781$62'.
  created $dff cell `$procdff$5375' with positive edge clock.
Creating register for signal `\fpu_mul.\out_o1 [30:0]' using process `\fpu_mul.$proc$bgm.v:798$84'.
  created $dff cell `$procdff$5376' with positive edge clock.
Creating register for signal `\fpu_mul.\out_o1 [31]' using process `\fpu_mul.$proc$bgm.v:807$104'.
  created $dff cell `$procdff$5377' with positive edge clock.
Creating register for signal `\fpu_mul.\ine_o1' using process `\fpu_mul.$proc$bgm.v:818$132'.
  created $dff cell `$procdff$5378' with positive edge clock.
Creating register for signal `\fpu_mul.\overflow_o1' using process `\fpu_mul.$proc$bgm.v:824$140'.
  created $dff cell `$procdff$5379' with positive edge clock.
Creating register for signal `\fpu_mul.\underflow_fmul_r' using process `\fpu_mul.$proc$bgm.v:827$141'.
  created $dff cell `$procdff$5380' with positive edge clock.
Creating register for signal `\fpu_mul.\underflow_o1' using process `\fpu_mul.$proc$bgm.v:864$159'.
  created $dff cell `$procdff$5381' with positive edge clock.
Creating register for signal `\fpu_mul.\snan_o1' using process `\fpu_mul.$proc$bgm.v:867$160'.
  created $dff cell `$procdff$5382' with positive edge clock.
Creating register for signal `\fpu_mul.\qnan_o1' using process `\fpu_mul.$proc$bgm.v:871$161'.
  created $dff cell `$procdff$5383' with positive edge clock.
Creating register for signal `\fpu_mul.\inf_o1' using process `\fpu_mul.$proc$bgm.v:880$181'.
  created $dff cell `$procdff$5384' with positive edge clock.
Creating register for signal `\fpu_mul.\zero_o1' using process `\fpu_mul.$proc$bgm.v:895$211'.
  created $dff cell `$procdff$5385' with positive edge clock.
Creating register for signal `\fpu_mul.\opa_nan_r' using process `\fpu_mul.$proc$bgm.v:898$212'.
  created $dff cell `$procdff$5386' with positive edge clock.
Creating register for signal `\fpu_mul.\div_by_zero_o1' using process `\fpu_mul.$proc$bgm.v:901$216'.
  created $dff cell `$procdff$5387' with positive edge clock.
Creating register for signal `\fpu_mul.\out' using process `\fpu_mul.$proc$bgm.v:906$222'.
  created $dff cell `$procdff$5388' with positive edge clock.
Creating register for signal `\fpu_mul.\zero' using process `\fpu_mul.$proc$bgm.v:906$222'.
  created $dff cell `$procdff$5389' with positive edge clock.
Creating register for signal `\fpu_mul.\div_by_zero' using process `\fpu_mul.$proc$bgm.v:906$222'.
  created $dff cell `$procdff$5390' with positive edge clock.
Creating register for signal `\fpu_mul.\overflow' using process `\fpu_mul.$proc$bgm.v:906$222'.
  created $dff cell `$procdff$5391' with positive edge clock.
Creating register for signal `\fpu_mul.\underflow' using process `\fpu_mul.$proc$bgm.v:906$222'.
  created $dff cell `$procdff$5392' with positive edge clock.
Creating register for signal `\fpu_mul.\inf' using process `\fpu_mul.$proc$bgm.v:906$222'.
  created $dff cell `$procdff$5393' with positive edge clock.
Creating register for signal `\fpu_mul.\snan' using process `\fpu_mul.$proc$bgm.v:906$222'.
  created $dff cell `$procdff$5394' with positive edge clock.
Creating register for signal `\fpu_mul.\qnan' using process `\fpu_mul.$proc$bgm.v:906$222'.
  created $dff cell `$procdff$5395' with positive edge clock.
Creating register for signal `\fpu_mul.\ine' using process `\fpu_mul.$proc$bgm.v:906$222'.
  created $dff cell `$procdff$5396' with positive edge clock.
Creating register for signal `\mul_r2.\prod1' using process `\mul_r2.$proc$bgm.v:1173$372'.
  created $dff cell `$procdff$5397' with positive edge clock.
Creating register for signal `\mul_r2.\prod' using process `\mul_r2.$proc$bgm.v:1176$374'.
  created $dff cell `$procdff$5398' with positive edge clock.
Creating register for signal `\pre_norm.\exp_dn_out' using process `\pre_norm.$proc$bgm.v:2428$1246'.
  created $dff cell `$procdff$5399' with positive edge clock.
Creating register for signal `\pre_norm.\fracta_out' using process `\pre_norm.$proc$bgm.v:2507$1293'.
  created $dff cell `$procdff$5400' with positive edge clock.
Creating register for signal `\pre_norm.\fractb_out' using process `\pre_norm.$proc$bgm.v:2510$1294'.
  created $dff cell `$procdff$5401' with positive edge clock.
Creating register for signal `\pre_norm.\sign' using process `\pre_norm.$proc$bgm.v:2533$1298'.
  created $dff cell `$procdff$5402' with positive edge clock.
Creating register for signal `\pre_norm.\signa_r' using process `\pre_norm.$proc$bgm.v:2537$1299'.
  created $dff cell `$procdff$5403' with positive edge clock.
Creating register for signal `\pre_norm.\signb_r' using process `\pre_norm.$proc$bgm.v:2540$1300'.
  created $dff cell `$procdff$5404' with positive edge clock.
Creating register for signal `\pre_norm.\add_r' using process `\pre_norm.$proc$bgm.v:2543$1301'.
  created $dff cell `$procdff$5405' with positive edge clock.
Creating register for signal `\pre_norm.\result_zero_sign' using process `\pre_norm.$proc$bgm.v:2546$1302'.
  created $dff cell `$procdff$5406' with positive edge clock.
Creating register for signal `\pre_norm.\fracta_lt_fractb' using process `\pre_norm.$proc$bgm.v:2553$1321'.
  created $dff cell `$procdff$5407' with positive edge clock.
Creating register for signal `\pre_norm.\fracta_eq_fractb' using process `\pre_norm.$proc$bgm.v:2556$1323'.
  created $dff cell `$procdff$5408' with positive edge clock.
Creating register for signal `\pre_norm.\nan_sign' using process `\pre_norm.$proc$bgm.v:2561$1328'.
  created $dff cell `$procdff$5409' with positive edge clock.
Creating register for signal `\pre_norm.\fasu_op' using process `\pre_norm.$proc$bgm.v:2586$1333'.
  created $dff cell `$procdff$5410' with positive edge clock.
Creating register for signal `\pre_norm_fmul.\exp_out' using process `\pre_norm_fmul.$proc$bgm.v:1114$315'.
  created $dff cell `$procdff$5411' with positive edge clock.
Creating register for signal `\pre_norm_fmul.\exp_ovf' using process `\pre_norm_fmul.$proc$bgm.v:1123$337'.
  created $dff cell `$procdff$5412' with positive edge clock.
Creating register for signal `\pre_norm_fmul.\underflow' using process `\pre_norm_fmul.$proc$bgm.v:1131$362'.
  created $dff cell `$procdff$5413' with positive edge clock.
Creating register for signal `\pre_norm_fmul.\inf' using process `\pre_norm_fmul.$proc$bgm.v:1134$363'.
  created $dff cell `$procdff$5414' with positive edge clock.
Creating register for signal `\pre_norm_fmul.\sign' using process `\pre_norm_fmul.$proc$bgm.v:1152$369'.
  created $dff cell `$procdff$5415' with positive edge clock.
Creating register for signal `\pre_norm_fmul.\sign_exe' using process `\pre_norm_fmul.$proc$bgm.v:1155$370'.
  created $dff cell `$procdff$5416' with positive edge clock.

9.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

9.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\b_left_shifter.$proc$bgm.v:1874$1040'.
Removing empty process `b_left_shifter.$proc$bgm.v:1874$1040'.
Found and cleaned up 1 empty switch in `\b_left_shifter_new.$proc$bgm.v:1944$1089'.
Removing empty process `b_left_shifter_new.$proc$bgm.v:1944$1089'.
Found and cleaned up 1 empty switch in `\b_right_shifter.$proc$bgm.v:1803$991'.
Removing empty process `b_right_shifter.$proc$bgm.v:1803$991'.
Found and cleaned up 1 empty switch in `\b_right_shifter_new.$proc$bgm.v:2602$1334'.
Removing empty process `b_right_shifter_new.$proc$bgm.v:2602$1334'.
Removing empty process `delay5.$proc$bgm.v:440$38'.
Removing empty process `except.$proc$bgm.v:1000$259'.
Removing empty process `except.$proc$bgm.v:1003$263'.
Removing empty process `except.$proc$bgm.v:1006$267'.
Removing empty process `except.$proc$bgm.v:1009$269'.
Removing empty process `except.$proc$bgm.v:1012$271'.
Removing empty process `except.$proc$bgm.v:1015$274'.
Removing empty process `except.$proc$bgm.v:1018$277'.
Removing empty process `except.$proc$bgm.v:1021$280'.
Removing empty process `except.$proc$bgm.v:1024$283'.
Removing empty process `except.$proc$bgm.v:1027$285'.
Removing empty process `except.$proc$bgm.v:1030$287'.
Removing empty process `except.$proc$bgm.v:1033$288'.
Removing empty process `except.$proc$bgm.v:964$223'.
Removing empty process `except.$proc$bgm.v:967$225'.
Removing empty process `except.$proc$bgm.v:970$227'.
Removing empty process `except.$proc$bgm.v:973$230'.
Removing empty process `except.$proc$bgm.v:976$233'.
Removing empty process `except.$proc$bgm.v:979$234'.
Removing empty process `except.$proc$bgm.v:982$238'.
Removing empty process `except.$proc$bgm.v:985$239'.
Removing empty process `except.$proc$bgm.v:988$243'.
Removing empty process `except.$proc$bgm.v:991$247'.
Removing empty process `except.$proc$bgm.v:994$251'.
Removing empty process `except.$proc$bgm.v:997$255'.
Removing empty process `fpu_add.$proc$bgm.v:2086$1146'.
Removing empty process `fpu_add.$proc$bgm.v:2095$1147'.
Removing empty process `fpu_add.$proc$bgm.v:2098$1148'.
Removing empty process `fpu_add.$proc$bgm.v:2101$1149'.
Removing empty process `fpu_add.$proc$bgm.v:2104$1150'.
Removing empty process `fpu_add.$proc$bgm.v:2107$1151'.
Removing empty process `fpu_add.$proc$bgm.v:2110$1152'.
Removing empty process `fpu_add.$proc$bgm.v:2113$1153'.
Removing empty process `fpu_add.$proc$bgm.v:2116$1154'.
Removing empty process `fpu_add.$proc$bgm.v:2168$1156'.
Removing empty process `fpu_add.$proc$bgm.v:2184$1157'.
Removing empty process `fpu_add.$proc$bgm.v:2203$1158'.
Removing empty process `fpu_add.$proc$bgm.v:2207$1159'.
Removing empty process `fpu_add.$proc$bgm.v:2214$1160'.
Removing empty process `fpu_add.$proc$bgm.v:2217$1161'.
Removing empty process `fpu_add.$proc$bgm.v:2222$1162'.
Removing empty process `fpu_add.$proc$bgm.v:2260$1166'.
Removing empty process `fpu_add.$proc$bgm.v:2263$1167'.
Removing empty process `fpu_add.$proc$bgm.v:2272$1173'.
Removing empty process `fpu_add.$proc$bgm.v:2278$1179'.
Removing empty process `fpu_add.$proc$bgm.v:2285$1190'.
Removing empty process `fpu_add.$proc$bgm.v:2291$1195'.
Removing empty process `fpu_add.$proc$bgm.v:2296$1200'.
Removing empty process `fpu_add.$proc$bgm.v:2299$1201'.
Removing empty process `fpu_add.$proc$bgm.v:2305$1202'.
Removing empty process `fpu_add.$proc$bgm.v:2308$1207'.
Removing empty process `fpu_add.$proc$bgm.v:2313$1226'.
Removing empty process `fpu_add.$proc$bgm.v:2316$1227'.
Removing empty process `fpu_add.$proc$bgm.v:2319$1231'.
Removing empty process `fpu_add.$proc$bgm.v:2323$1232'.
Removing empty process `fpu_mul.$proc$bgm.v:593$39'.
Removing empty process `fpu_mul.$proc$bgm.v:597$40'.
Removing empty process `fpu_mul.$proc$bgm.v:600$41'.
Removing empty process `fpu_mul.$proc$bgm.v:603$42'.
Removing empty process `fpu_mul.$proc$bgm.v:606$43'.
Removing empty process `fpu_mul.$proc$bgm.v:609$44'.
Removing empty process `fpu_mul.$proc$bgm.v:612$45'.
Removing empty process `fpu_mul.$proc$bgm.v:615$46'.
Removing empty process `fpu_mul.$proc$bgm.v:618$47'.
Removing empty process `fpu_mul.$proc$bgm.v:676$48'.
Removing empty process `fpu_mul.$proc$bgm.v:679$49'.
Removing empty process `fpu_mul.$proc$bgm.v:682$50'.
Removing empty process `fpu_mul.$proc$bgm.v:685$51'.
Removing empty process `fpu_mul.$proc$bgm.v:712$52'.
Removing empty process `fpu_mul.$proc$bgm.v:715$53'.
Removing empty process `fpu_mul.$proc$bgm.v:719$54'.
Removing empty process `fpu_mul.$proc$bgm.v:722$55'.
Removing empty process `fpu_mul.$proc$bgm.v:725$56'.
Removing empty process `fpu_mul.$proc$bgm.v:730$57'.
Removing empty process `fpu_mul.$proc$bgm.v:781$62'.
Removing empty process `fpu_mul.$proc$bgm.v:798$84'.
Removing empty process `fpu_mul.$proc$bgm.v:807$104'.
Removing empty process `fpu_mul.$proc$bgm.v:818$132'.
Removing empty process `fpu_mul.$proc$bgm.v:824$140'.
Removing empty process `fpu_mul.$proc$bgm.v:827$141'.
Removing empty process `fpu_mul.$proc$bgm.v:864$159'.
Removing empty process `fpu_mul.$proc$bgm.v:867$160'.
Removing empty process `fpu_mul.$proc$bgm.v:871$161'.
Removing empty process `fpu_mul.$proc$bgm.v:880$181'.
Removing empty process `fpu_mul.$proc$bgm.v:895$211'.
Removing empty process `fpu_mul.$proc$bgm.v:898$212'.
Removing empty process `fpu_mul.$proc$bgm.v:901$216'.
Removing empty process `fpu_mul.$proc$bgm.v:906$222'.
Removing empty process `mul_r2.$proc$bgm.v:1173$372'.
Removing empty process `mul_r2.$proc$bgm.v:1176$374'.
Found and cleaned up 1 empty switch in `\post_norm.$proc$bgm.v:1529$691'.
Removing empty process `post_norm.$proc$bgm.v:1529$691'.
Found and cleaned up 1 empty switch in `\post_norm.$proc$bgm.v:1537$692'.
Removing empty process `post_norm.$proc$bgm.v:1537$692'.
Removing empty process `pre_norm.$proc$bgm.v:2428$1246'.
Found and cleaned up 1 empty switch in `\pre_norm.$proc$bgm.v:2462$1259'.
Removing empty process `pre_norm.$proc$bgm.v:2462$1259'.
Removing empty process `pre_norm.$proc$bgm.v:2507$1293'.
Removing empty process `pre_norm.$proc$bgm.v:2510$1294'.
Found and cleaned up 1 empty switch in `\pre_norm.$proc$bgm.v:2517$1295'.
Removing empty process `pre_norm.$proc$bgm.v:2517$1295'.
Removing empty process `pre_norm.$proc$bgm.v:2533$1298'.
Removing empty process `pre_norm.$proc$bgm.v:2537$1299'.
Removing empty process `pre_norm.$proc$bgm.v:2540$1300'.
Removing empty process `pre_norm.$proc$bgm.v:2543$1301'.
Removing empty process `pre_norm.$proc$bgm.v:2546$1302'.
Removing empty process `pre_norm.$proc$bgm.v:2553$1321'.
Removing empty process `pre_norm.$proc$bgm.v:2556$1323'.
Removing empty process `pre_norm.$proc$bgm.v:2561$1328'.
Found and cleaned up 1 empty switch in `\pre_norm.$proc$bgm.v:2570$1332'.
Removing empty process `pre_norm.$proc$bgm.v:2570$1332'.
Removing empty process `pre_norm.$proc$bgm.v:2586$1333'.
Removing empty process `pre_norm_fmul.$proc$bgm.v:1114$315'.
Removing empty process `pre_norm_fmul.$proc$bgm.v:1123$337'.
Removing empty process `pre_norm_fmul.$proc$bgm.v:1131$362'.
Removing empty process `pre_norm_fmul.$proc$bgm.v:1134$363'.
Found and cleaned up 1 empty switch in `\pre_norm_fmul.$proc$bgm.v:1144$368'.
Removing empty process `pre_norm_fmul.$proc$bgm.v:1144$368'.
Removing empty process `pre_norm_fmul.$proc$bgm.v:1152$369'.
Removing empty process `pre_norm_fmul.$proc$bgm.v:1155$370'.
Found and cleaned up 49 empty switches in `\pri_encoder.$proc$bgm.v:1687$941'.
Removing empty process `pri_encoder.$proc$bgm.v:1687$941'.
Cleaned up 59 empty switches.

9.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_sub27.
Optimizing module b_left_shifter.
<suppressed ~1 debug messages>
Optimizing module b_left_shifter_new.
<suppressed ~1 debug messages>
Optimizing module b_right_shifter.
<suppressed ~1 debug messages>
Optimizing module b_right_shifter_new.
<suppressed ~1 debug messages>
Optimizing module bgm.
Optimizing module delay5.
Optimizing module except.
Optimizing module fpu_add.
Optimizing module fpu_mul.
Optimizing module mul_r2.
Optimizing module post_norm.
<suppressed ~2 debug messages>
Optimizing module pre_norm.
<suppressed ~3 debug messages>
Optimizing module pre_norm_fmul.
<suppressed ~1 debug messages>
Optimizing module pri_encoder.

10. Executing FSM pass (extract and optimize FSM).

10.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking fpu_add.fpu_op as FSM state register:
    Users of register don't seem to benefit from recoding.
    Circuit seems to be self-resetting.
Not marking fpu_add.rmode_r1 as FSM state register:
    Users of register don't seem to benefit from recoding.
    Circuit seems to be self-resetting.
Not marking fpu_mul.fpu_op as FSM state register:
    Users of register don't seem to benefit from recoding.
    Circuit seems to be self-resetting.
Not marking fpu_mul.rmode_r1 as FSM state register:
    Users of register don't seem to benefit from recoding.
    Circuit seems to be self-resetting.

10.2. Executing FSM_EXTRACT pass (extracting FSM from design).

10.3. Executing FSM_OPT pass (simple optimizations of FSMs).

10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_sub27..
Finding unused cells or wires in module \b_left_shifter..
Finding unused cells or wires in module \b_left_shifter_new..
Finding unused cells or wires in module \b_right_shifter..
Finding unused cells or wires in module \b_right_shifter_new..
Finding unused cells or wires in module \bgm..
Finding unused cells or wires in module \delay5..
Finding unused cells or wires in module \except..
Finding unused cells or wires in module \fpu_add..
Finding unused cells or wires in module \fpu_mul..
Finding unused cells or wires in module \mul_r2..
Finding unused cells or wires in module \post_norm..
Finding unused cells or wires in module \pre_norm..
Finding unused cells or wires in module \pre_norm_fmul..
Finding unused cells or wires in module \pri_encoder..
Removed 13 unused cells and 2042 unused wires.
<suppressed ~60 debug messages>

10.5. Executing FSM_OPT pass (simple optimizations of FSMs).

10.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

10.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

10.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

11. Executing OPT pass (performing simple optimizations).

11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_sub27.
Optimizing module b_left_shifter.
Optimizing module b_left_shifter_new.
Optimizing module b_right_shifter.
Optimizing module b_right_shifter_new.
Optimizing module bgm.
Optimizing module delay5.
Optimizing module except.
Optimizing module fpu_add.
Optimizing module fpu_mul.
Optimizing module mul_r2.
Optimizing module post_norm.
Optimizing module pre_norm.
Optimizing module pre_norm_fmul.
Optimizing module pri_encoder.

11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_sub27'.
Finding identical cells in module `\b_left_shifter'.
Finding identical cells in module `\b_left_shifter_new'.
Finding identical cells in module `\b_right_shifter'.
Finding identical cells in module `\b_right_shifter_new'.
Finding identical cells in module `\bgm'.
Finding identical cells in module `\delay5'.
Finding identical cells in module `\except'.
<suppressed ~6 debug messages>
Finding identical cells in module `\fpu_add'.
Finding identical cells in module `\fpu_mul'.
Finding identical cells in module `\mul_r2'.
Finding identical cells in module `\post_norm'.
<suppressed ~24 debug messages>
Finding identical cells in module `\pre_norm'.
<suppressed ~24 debug messages>
Finding identical cells in module `\pre_norm_fmul'.
Finding identical cells in module `\pri_encoder'.
Removed a total of 18 cells.

11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_sub27..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_left_shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_left_shifter_new..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_right_shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_right_shifter_new..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \bgm..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \delay5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \except..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fpu_add..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fpu_mul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mul_r2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \post_norm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$bgm.v:1439$542: \opas -> 1'1
      Replacing known input bits on port A of cell $ternary$bgm.v:1438$538: \opas -> 1'0
  Analyzing evaluation results.
Running muxtree optimizer on module \pre_norm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pre_norm_fmul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pri_encoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$1623.
    dead port 1/2 on $mux $procmux$1626.
    dead port 1/2 on $mux $procmux$1629.
    dead port 1/2 on $mux $procmux$1632.
    dead port 1/2 on $mux $procmux$1635.
    dead port 1/2 on $mux $procmux$1638.
    dead port 1/2 on $mux $procmux$1641.
    dead port 1/2 on $mux $procmux$1644.
    dead port 1/2 on $mux $procmux$1647.
    dead port 1/2 on $mux $procmux$1650.
    dead port 1/2 on $mux $procmux$1653.
    dead port 1/2 on $mux $procmux$1656.
    dead port 1/2 on $mux $procmux$1659.
    dead port 1/2 on $mux $procmux$1662.
    dead port 1/2 on $mux $procmux$1665.
    dead port 1/2 on $mux $procmux$1668.
    dead port 1/2 on $mux $procmux$1671.
    dead port 1/2 on $mux $procmux$1674.
    dead port 1/2 on $mux $procmux$1677.
    dead port 1/2 on $mux $procmux$1680.
    dead port 1/2 on $mux $procmux$1683.
    dead port 1/2 on $mux $procmux$1686.
    dead port 1/2 on $mux $procmux$1689.
    dead port 1/2 on $mux $procmux$1692.
    dead port 1/2 on $mux $procmux$1695.
    dead port 1/2 on $mux $procmux$1698.
    dead port 1/2 on $mux $procmux$1701.
    dead port 1/2 on $mux $procmux$1704.
    dead port 1/2 on $mux $procmux$1707.
    dead port 1/2 on $mux $procmux$1710.
    dead port 1/2 on $mux $procmux$1713.
    dead port 1/2 on $mux $procmux$1716.
    dead port 1/2 on $mux $procmux$1719.
    dead port 1/2 on $mux $procmux$1722.
    dead port 1/2 on $mux $procmux$1725.
    dead port 1/2 on $mux $procmux$1728.
    dead port 1/2 on $mux $procmux$1731.
    dead port 1/2 on $mux $procmux$1734.
    dead port 1/2 on $mux $procmux$1737.
    dead port 1/2 on $mux $procmux$1740.
    dead port 1/2 on $mux $procmux$1743.
    dead port 1/2 on $mux $procmux$1746.
    dead port 1/2 on $mux $procmux$1749.
    dead port 1/2 on $mux $procmux$1752.
    dead port 1/2 on $mux $procmux$1755.
    dead port 1/2 on $mux $procmux$1758.
    dead port 1/2 on $mux $procmux$1761.
    dead port 1/2 on $mux $procmux$1764.
    dead port 1/2 on $mux $procmux$1770.
    dead port 1/2 on $mux $procmux$1773.
    dead port 1/2 on $mux $procmux$1776.
    dead port 1/2 on $mux $procmux$1779.
    dead port 1/2 on $mux $procmux$1782.
    dead port 1/2 on $mux $procmux$1785.
    dead port 1/2 on $mux $procmux$1788.
    dead port 1/2 on $mux $procmux$1791.
    dead port 1/2 on $mux $procmux$1794.
    dead port 1/2 on $mux $procmux$1797.
    dead port 1/2 on $mux $procmux$1800.
    dead port 1/2 on $mux $procmux$1803.
    dead port 1/2 on $mux $procmux$1806.
    dead port 1/2 on $mux $procmux$1809.
    dead port 1/2 on $mux $procmux$1812.
    dead port 1/2 on $mux $procmux$1815.
    dead port 1/2 on $mux $procmux$1818.
    dead port 1/2 on $mux $procmux$1821.
    dead port 1/2 on $mux $procmux$1824.
    dead port 1/2 on $mux $procmux$1827.
    dead port 1/2 on $mux $procmux$1830.
    dead port 1/2 on $mux $procmux$1833.
    dead port 1/2 on $mux $procmux$1836.
    dead port 1/2 on $mux $procmux$1839.
    dead port 1/2 on $mux $procmux$1842.
    dead port 1/2 on $mux $procmux$1845.
    dead port 1/2 on $mux $procmux$1848.
    dead port 1/2 on $mux $procmux$1851.
    dead port 1/2 on $mux $procmux$1854.
    dead port 1/2 on $mux $procmux$1857.
    dead port 1/2 on $mux $procmux$1860.
    dead port 1/2 on $mux $procmux$1863.
    dead port 1/2 on $mux $procmux$1866.
    dead port 1/2 on $mux $procmux$1869.
    dead port 1/2 on $mux $procmux$1872.
    dead port 1/2 on $mux $procmux$1875.
    dead port 1/2 on $mux $procmux$1878.
    dead port 1/2 on $mux $procmux$1881.
    dead port 1/2 on $mux $procmux$1884.
    dead port 1/2 on $mux $procmux$1887.
    dead port 1/2 on $mux $procmux$1890.
    dead port 1/2 on $mux $procmux$1893.
    dead port 1/2 on $mux $procmux$1896.
    dead port 1/2 on $mux $procmux$1899.
    dead port 1/2 on $mux $procmux$1902.
    dead port 1/2 on $mux $procmux$1905.
    dead port 1/2 on $mux $procmux$1908.
    dead port 1/2 on $mux $procmux$1914.
    dead port 1/2 on $mux $procmux$1917.
    dead port 1/2 on $mux $procmux$1920.
    dead port 1/2 on $mux $procmux$1923.
    dead port 1/2 on $mux $procmux$1926.
    dead port 1/2 on $mux $procmux$1929.
    dead port 1/2 on $mux $procmux$1932.
    dead port 1/2 on $mux $procmux$1935.
    dead port 1/2 on $mux $procmux$1938.
    dead port 1/2 on $mux $procmux$1941.
    dead port 1/2 on $mux $procmux$1944.
    dead port 1/2 on $mux $procmux$1947.
    dead port 1/2 on $mux $procmux$1950.
    dead port 1/2 on $mux $procmux$1953.
    dead port 1/2 on $mux $procmux$1956.
    dead port 1/2 on $mux $procmux$1959.
    dead port 1/2 on $mux $procmux$1962.
    dead port 1/2 on $mux $procmux$1965.
    dead port 1/2 on $mux $procmux$1968.
    dead port 1/2 on $mux $procmux$1971.
    dead port 1/2 on $mux $procmux$1974.
    dead port 1/2 on $mux $procmux$1977.
    dead port 1/2 on $mux $procmux$1980.
    dead port 1/2 on $mux $procmux$1983.
    dead port 1/2 on $mux $procmux$1986.
    dead port 1/2 on $mux $procmux$1989.
    dead port 1/2 on $mux $procmux$1992.
    dead port 1/2 on $mux $procmux$1995.
    dead port 1/2 on $mux $procmux$1998.
    dead port 1/2 on $mux $procmux$2001.
    dead port 1/2 on $mux $procmux$2004.
    dead port 1/2 on $mux $procmux$2007.
    dead port 1/2 on $mux $procmux$2010.
    dead port 1/2 on $mux $procmux$2013.
    dead port 1/2 on $mux $procmux$2016.
    dead port 1/2 on $mux $procmux$2019.
    dead port 1/2 on $mux $procmux$2022.
    dead port 1/2 on $mux $procmux$2025.
    dead port 1/2 on $mux $procmux$2028.
    dead port 1/2 on $mux $procmux$2031.
    dead port 1/2 on $mux $procmux$2034.
    dead port 1/2 on $mux $procmux$2037.
    dead port 1/2 on $mux $procmux$2040.
    dead port 1/2 on $mux $procmux$2043.
    dead port 1/2 on $mux $procmux$2046.
    dead port 1/2 on $mux $procmux$2049.
    dead port 1/2 on $mux $procmux$2055.
    dead port 1/2 on $mux $procmux$2058.
    dead port 1/2 on $mux $procmux$2061.
    dead port 1/2 on $mux $procmux$2064.
    dead port 1/2 on $mux $procmux$2067.
    dead port 1/2 on $mux $procmux$2070.
    dead port 1/2 on $mux $procmux$2073.
    dead port 1/2 on $mux $procmux$2076.
    dead port 1/2 on $mux $procmux$2079.
    dead port 1/2 on $mux $procmux$2082.
    dead port 1/2 on $mux $procmux$2085.
    dead port 1/2 on $mux $procmux$2088.
    dead port 1/2 on $mux $procmux$2091.
    dead port 1/2 on $mux $procmux$2094.
    dead port 1/2 on $mux $procmux$2097.
    dead port 1/2 on $mux $procmux$2100.
    dead port 1/2 on $mux $procmux$2103.
    dead port 1/2 on $mux $procmux$2106.
    dead port 1/2 on $mux $procmux$2109.
    dead port 1/2 on $mux $procmux$2112.
    dead port 1/2 on $mux $procmux$2115.
    dead port 1/2 on $mux $procmux$2118.
    dead port 1/2 on $mux $procmux$2121.
    dead port 1/2 on $mux $procmux$2124.
    dead port 1/2 on $mux $procmux$2127.
    dead port 1/2 on $mux $procmux$2130.
    dead port 1/2 on $mux $procmux$2133.
    dead port 1/2 on $mux $procmux$2136.
    dead port 1/2 on $mux $procmux$2139.
    dead port 1/2 on $mux $procmux$2142.
    dead port 1/2 on $mux $procmux$2145.
    dead port 1/2 on $mux $procmux$2148.
    dead port 1/2 on $mux $procmux$2151.
    dead port 1/2 on $mux $procmux$2154.
    dead port 1/2 on $mux $procmux$2157.
    dead port 1/2 on $mux $procmux$2160.
    dead port 1/2 on $mux $procmux$2163.
    dead port 1/2 on $mux $procmux$2166.
    dead port 1/2 on $mux $procmux$2169.
    dead port 1/2 on $mux $procmux$2172.
    dead port 1/2 on $mux $procmux$2175.
    dead port 1/2 on $mux $procmux$2178.
    dead port 1/2 on $mux $procmux$2181.
    dead port 1/2 on $mux $procmux$2184.
    dead port 1/2 on $mux $procmux$2187.
    dead port 1/2 on $mux $procmux$2193.
    dead port 1/2 on $mux $procmux$2196.
    dead port 1/2 on $mux $procmux$2199.
    dead port 1/2 on $mux $procmux$2202.
    dead port 1/2 on $mux $procmux$2205.
    dead port 1/2 on $mux $procmux$2208.
    dead port 1/2 on $mux $procmux$2211.
    dead port 1/2 on $mux $procmux$2214.
    dead port 1/2 on $mux $procmux$2217.
    dead port 1/2 on $mux $procmux$2220.
    dead port 1/2 on $mux $procmux$2223.
    dead port 1/2 on $mux $procmux$2226.
    dead port 1/2 on $mux $procmux$2229.
    dead port 1/2 on $mux $procmux$2232.
    dead port 1/2 on $mux $procmux$2235.
    dead port 1/2 on $mux $procmux$2238.
    dead port 1/2 on $mux $procmux$2241.
    dead port 1/2 on $mux $procmux$2244.
    dead port 1/2 on $mux $procmux$2247.
    dead port 1/2 on $mux $procmux$2250.
    dead port 1/2 on $mux $procmux$2253.
    dead port 1/2 on $mux $procmux$2256.
    dead port 1/2 on $mux $procmux$2259.
    dead port 1/2 on $mux $procmux$2262.
    dead port 1/2 on $mux $procmux$2265.
    dead port 1/2 on $mux $procmux$2268.
    dead port 1/2 on $mux $procmux$2271.
    dead port 1/2 on $mux $procmux$2274.
    dead port 1/2 on $mux $procmux$2277.
    dead port 1/2 on $mux $procmux$2280.
    dead port 1/2 on $mux $procmux$2283.
    dead port 1/2 on $mux $procmux$2286.
    dead port 1/2 on $mux $procmux$2289.
    dead port 1/2 on $mux $procmux$2292.
    dead port 1/2 on $mux $procmux$2295.
    dead port 1/2 on $mux $procmux$2298.
    dead port 1/2 on $mux $procmux$2301.
    dead port 1/2 on $mux $procmux$2304.
    dead port 1/2 on $mux $procmux$2307.
    dead port 1/2 on $mux $procmux$2310.
    dead port 1/2 on $mux $procmux$2313.
    dead port 1/2 on $mux $procmux$2316.
    dead port 1/2 on $mux $procmux$2319.
    dead port 1/2 on $mux $procmux$2322.
    dead port 1/2 on $mux $procmux$2328.
    dead port 1/2 on $mux $procmux$2331.
    dead port 1/2 on $mux $procmux$2334.
    dead port 1/2 on $mux $procmux$2337.
    dead port 1/2 on $mux $procmux$2340.
    dead port 1/2 on $mux $procmux$2343.
    dead port 1/2 on $mux $procmux$2346.
    dead port 1/2 on $mux $procmux$2349.
    dead port 1/2 on $mux $procmux$2352.
    dead port 1/2 on $mux $procmux$2355.
    dead port 1/2 on $mux $procmux$2358.
    dead port 1/2 on $mux $procmux$2361.
    dead port 1/2 on $mux $procmux$2364.
    dead port 1/2 on $mux $procmux$2367.
    dead port 1/2 on $mux $procmux$2370.
    dead port 1/2 on $mux $procmux$2373.
    dead port 1/2 on $mux $procmux$2376.
    dead port 1/2 on $mux $procmux$2379.
    dead port 1/2 on $mux $procmux$2382.
    dead port 1/2 on $mux $procmux$2385.
    dead port 1/2 on $mux $procmux$2388.
    dead port 1/2 on $mux $procmux$2391.
    dead port 1/2 on $mux $procmux$2394.
    dead port 1/2 on $mux $procmux$2397.
    dead port 1/2 on $mux $procmux$2400.
    dead port 1/2 on $mux $procmux$2403.
    dead port 1/2 on $mux $procmux$2406.
    dead port 1/2 on $mux $procmux$2409.
    dead port 1/2 on $mux $procmux$2412.
    dead port 1/2 on $mux $procmux$2415.
    dead port 1/2 on $mux $procmux$2418.
    dead port 1/2 on $mux $procmux$2421.
    dead port 1/2 on $mux $procmux$2424.
    dead port 1/2 on $mux $procmux$2427.
    dead port 1/2 on $mux $procmux$2430.
    dead port 1/2 on $mux $procmux$2433.
    dead port 1/2 on $mux $procmux$2436.
    dead port 1/2 on $mux $procmux$2439.
    dead port 1/2 on $mux $procmux$2442.
    dead port 1/2 on $mux $procmux$2445.
    dead port 1/2 on $mux $procmux$2448.
    dead port 1/2 on $mux $procmux$2451.
    dead port 1/2 on $mux $procmux$2454.
    dead port 1/2 on $mux $procmux$2460.
    dead port 1/2 on $mux $procmux$2463.
    dead port 1/2 on $mux $procmux$2466.
    dead port 1/2 on $mux $procmux$2469.
    dead port 1/2 on $mux $procmux$2472.
    dead port 1/2 on $mux $procmux$2475.
    dead port 1/2 on $mux $procmux$2478.
    dead port 1/2 on $mux $procmux$2481.
    dead port 1/2 on $mux $procmux$2484.
    dead port 1/2 on $mux $procmux$2487.
    dead port 1/2 on $mux $procmux$2490.
    dead port 1/2 on $mux $procmux$2493.
    dead port 1/2 on $mux $procmux$2496.
    dead port 1/2 on $mux $procmux$2499.
    dead port 1/2 on $mux $procmux$2502.
    dead port 1/2 on $mux $procmux$2505.
    dead port 1/2 on $mux $procmux$2508.
    dead port 1/2 on $mux $procmux$2511.
    dead port 1/2 on $mux $procmux$2514.
    dead port 1/2 on $mux $procmux$2517.
    dead port 1/2 on $mux $procmux$2520.
    dead port 1/2 on $mux $procmux$2523.
    dead port 1/2 on $mux $procmux$2526.
    dead port 1/2 on $mux $procmux$2529.
    dead port 1/2 on $mux $procmux$2532.
    dead port 1/2 on $mux $procmux$2535.
    dead port 1/2 on $mux $procmux$2538.
    dead port 1/2 on $mux $procmux$2541.
    dead port 1/2 on $mux $procmux$2544.
    dead port 1/2 on $mux $procmux$2547.
    dead port 1/2 on $mux $procmux$2550.
    dead port 1/2 on $mux $procmux$2553.
    dead port 1/2 on $mux $procmux$2556.
    dead port 1/2 on $mux $procmux$2559.
    dead port 1/2 on $mux $procmux$2562.
    dead port 1/2 on $mux $procmux$2565.
    dead port 1/2 on $mux $procmux$2568.
    dead port 1/2 on $mux $procmux$2571.
    dead port 1/2 on $mux $procmux$2574.
    dead port 1/2 on $mux $procmux$2577.
    dead port 1/2 on $mux $procmux$2580.
    dead port 1/2 on $mux $procmux$2583.
    dead port 1/2 on $mux $procmux$2589.
    dead port 1/2 on $mux $procmux$2592.
    dead port 1/2 on $mux $procmux$2595.
    dead port 1/2 on $mux $procmux$2598.
    dead port 1/2 on $mux $procmux$2601.
    dead port 1/2 on $mux $procmux$2604.
    dead port 1/2 on $mux $procmux$2607.
    dead port 1/2 on $mux $procmux$2610.
    dead port 1/2 on $mux $procmux$2613.
    dead port 1/2 on $mux $procmux$2616.
    dead port 1/2 on $mux $procmux$2619.
    dead port 1/2 on $mux $procmux$2622.
    dead port 1/2 on $mux $procmux$2625.
    dead port 1/2 on $mux $procmux$2628.
    dead port 1/2 on $mux $procmux$2631.
    dead port 1/2 on $mux $procmux$2634.
    dead port 1/2 on $mux $procmux$2637.
    dead port 1/2 on $mux $procmux$2640.
    dead port 1/2 on $mux $procmux$2643.
    dead port 1/2 on $mux $procmux$2646.
    dead port 1/2 on $mux $procmux$2649.
    dead port 1/2 on $mux $procmux$2652.
    dead port 1/2 on $mux $procmux$2655.
    dead port 1/2 on $mux $procmux$2658.
    dead port 1/2 on $mux $procmux$2661.
    dead port 1/2 on $mux $procmux$2664.
    dead port 1/2 on $mux $procmux$2667.
    dead port 1/2 on $mux $procmux$2670.
    dead port 1/2 on $mux $procmux$2673.
    dead port 1/2 on $mux $procmux$2676.
    dead port 1/2 on $mux $procmux$2679.
    dead port 1/2 on $mux $procmux$2682.
    dead port 1/2 on $mux $procmux$2685.
    dead port 1/2 on $mux $procmux$2688.
    dead port 1/2 on $mux $procmux$2691.
    dead port 1/2 on $mux $procmux$2694.
    dead port 1/2 on $mux $procmux$2697.
    dead port 1/2 on $mux $procmux$2700.
    dead port 1/2 on $mux $procmux$2703.
    dead port 1/2 on $mux $procmux$2706.
    dead port 1/2 on $mux $procmux$2709.
    dead port 1/2 on $mux $procmux$2715.
    dead port 1/2 on $mux $procmux$2718.
    dead port 1/2 on $mux $procmux$2721.
    dead port 1/2 on $mux $procmux$2724.
    dead port 1/2 on $mux $procmux$2727.
    dead port 1/2 on $mux $procmux$2730.
    dead port 1/2 on $mux $procmux$2733.
    dead port 1/2 on $mux $procmux$2736.
    dead port 1/2 on $mux $procmux$2739.
    dead port 1/2 on $mux $procmux$2742.
    dead port 1/2 on $mux $procmux$2745.
    dead port 1/2 on $mux $procmux$2748.
    dead port 1/2 on $mux $procmux$2751.
    dead port 1/2 on $mux $procmux$2754.
    dead port 1/2 on $mux $procmux$2757.
    dead port 1/2 on $mux $procmux$2760.
    dead port 1/2 on $mux $procmux$2763.
    dead port 1/2 on $mux $procmux$2766.
    dead port 1/2 on $mux $procmux$2769.
    dead port 1/2 on $mux $procmux$2772.
    dead port 1/2 on $mux $procmux$2775.
    dead port 1/2 on $mux $procmux$2778.
    dead port 1/2 on $mux $procmux$2781.
    dead port 1/2 on $mux $procmux$2784.
    dead port 1/2 on $mux $procmux$2787.
    dead port 1/2 on $mux $procmux$2790.
    dead port 1/2 on $mux $procmux$2793.
    dead port 1/2 on $mux $procmux$2796.
    dead port 1/2 on $mux $procmux$2799.
    dead port 1/2 on $mux $procmux$2802.
    dead port 1/2 on $mux $procmux$2805.
    dead port 1/2 on $mux $procmux$2808.
    dead port 1/2 on $mux $procmux$2811.
    dead port 1/2 on $mux $procmux$2814.
    dead port 1/2 on $mux $procmux$2817.
    dead port 1/2 on $mux $procmux$2820.
    dead port 1/2 on $mux $procmux$2823.
    dead port 1/2 on $mux $procmux$2826.
    dead port 1/2 on $mux $procmux$2829.
    dead port 1/2 on $mux $procmux$2832.
    dead port 1/2 on $mux $procmux$2838.
    dead port 1/2 on $mux $procmux$2841.
    dead port 1/2 on $mux $procmux$2844.
    dead port 1/2 on $mux $procmux$2847.
    dead port 1/2 on $mux $procmux$2850.
    dead port 1/2 on $mux $procmux$2853.
    dead port 1/2 on $mux $procmux$2856.
    dead port 1/2 on $mux $procmux$2859.
    dead port 1/2 on $mux $procmux$2862.
    dead port 1/2 on $mux $procmux$2865.
    dead port 1/2 on $mux $procmux$2868.
    dead port 1/2 on $mux $procmux$2871.
    dead port 1/2 on $mux $procmux$2874.
    dead port 1/2 on $mux $procmux$2877.
    dead port 1/2 on $mux $procmux$2880.
    dead port 1/2 on $mux $procmux$2883.
    dead port 1/2 on $mux $procmux$2886.
    dead port 1/2 on $mux $procmux$2889.
    dead port 1/2 on $mux $procmux$2892.
    dead port 1/2 on $mux $procmux$2895.
    dead port 1/2 on $mux $procmux$2898.
    dead port 1/2 on $mux $procmux$2901.
    dead port 1/2 on $mux $procmux$2904.
    dead port 1/2 on $mux $procmux$2907.
    dead port 1/2 on $mux $procmux$2910.
    dead port 1/2 on $mux $procmux$2913.
    dead port 1/2 on $mux $procmux$2916.
    dead port 1/2 on $mux $procmux$2919.
    dead port 1/2 on $mux $procmux$2922.
    dead port 1/2 on $mux $procmux$2925.
    dead port 1/2 on $mux $procmux$2928.
    dead port 1/2 on $mux $procmux$2931.
    dead port 1/2 on $mux $procmux$2934.
    dead port 1/2 on $mux $procmux$2937.
    dead port 1/2 on $mux $procmux$2940.
    dead port 1/2 on $mux $procmux$2943.
    dead port 1/2 on $mux $procmux$2946.
    dead port 1/2 on $mux $procmux$2949.
    dead port 1/2 on $mux $procmux$2952.
    dead port 1/2 on $mux $procmux$2958.
    dead port 1/2 on $mux $procmux$2961.
    dead port 1/2 on $mux $procmux$2964.
    dead port 1/2 on $mux $procmux$2967.
    dead port 1/2 on $mux $procmux$2970.
    dead port 1/2 on $mux $procmux$2973.
    dead port 1/2 on $mux $procmux$2976.
    dead port 1/2 on $mux $procmux$2979.
    dead port 1/2 on $mux $procmux$2982.
    dead port 1/2 on $mux $procmux$2985.
    dead port 1/2 on $mux $procmux$2988.
    dead port 1/2 on $mux $procmux$2991.
    dead port 1/2 on $mux $procmux$2994.
    dead port 1/2 on $mux $procmux$2997.
    dead port 1/2 on $mux $procmux$3000.
    dead port 1/2 on $mux $procmux$3003.
    dead port 1/2 on $mux $procmux$3006.
    dead port 1/2 on $mux $procmux$3009.
    dead port 1/2 on $mux $procmux$3012.
    dead port 1/2 on $mux $procmux$3015.
    dead port 1/2 on $mux $procmux$3018.
    dead port 1/2 on $mux $procmux$3021.
    dead port 1/2 on $mux $procmux$3024.
    dead port 1/2 on $mux $procmux$3027.
    dead port 1/2 on $mux $procmux$3030.
    dead port 1/2 on $mux $procmux$3033.
    dead port 1/2 on $mux $procmux$3036.
    dead port 1/2 on $mux $procmux$3039.
    dead port 1/2 on $mux $procmux$3042.
    dead port 1/2 on $mux $procmux$3045.
    dead port 1/2 on $mux $procmux$3048.
    dead port 1/2 on $mux $procmux$3051.
    dead port 1/2 on $mux $procmux$3054.
    dead port 1/2 on $mux $procmux$3057.
    dead port 1/2 on $mux $procmux$3060.
    dead port 1/2 on $mux $procmux$3063.
    dead port 1/2 on $mux $procmux$3066.
    dead port 1/2 on $mux $procmux$3069.
    dead port 1/2 on $mux $procmux$3075.
    dead port 1/2 on $mux $procmux$3078.
    dead port 1/2 on $mux $procmux$3081.
    dead port 1/2 on $mux $procmux$3084.
    dead port 1/2 on $mux $procmux$3087.
    dead port 1/2 on $mux $procmux$3090.
    dead port 1/2 on $mux $procmux$3093.
    dead port 1/2 on $mux $procmux$3096.
    dead port 1/2 on $mux $procmux$3099.
    dead port 1/2 on $mux $procmux$3102.
    dead port 1/2 on $mux $procmux$3105.
    dead port 1/2 on $mux $procmux$3108.
    dead port 1/2 on $mux $procmux$3111.
    dead port 1/2 on $mux $procmux$3114.
    dead port 1/2 on $mux $procmux$3117.
    dead port 1/2 on $mux $procmux$3120.
    dead port 1/2 on $mux $procmux$3123.
    dead port 1/2 on $mux $procmux$3126.
    dead port 1/2 on $mux $procmux$3129.
    dead port 1/2 on $mux $procmux$3132.
    dead port 1/2 on $mux $procmux$3135.
    dead port 1/2 on $mux $procmux$3138.
    dead port 1/2 on $mux $procmux$3141.
    dead port 1/2 on $mux $procmux$3144.
    dead port 1/2 on $mux $procmux$3147.
    dead port 1/2 on $mux $procmux$3150.
    dead port 1/2 on $mux $procmux$3153.
    dead port 1/2 on $mux $procmux$3156.
    dead port 1/2 on $mux $procmux$3159.
    dead port 1/2 on $mux $procmux$3162.
    dead port 1/2 on $mux $procmux$3165.
    dead port 1/2 on $mux $procmux$3168.
    dead port 1/2 on $mux $procmux$3171.
    dead port 1/2 on $mux $procmux$3174.
    dead port 1/2 on $mux $procmux$3177.
    dead port 1/2 on $mux $procmux$3180.
    dead port 1/2 on $mux $procmux$3183.
    dead port 1/2 on $mux $procmux$3189.
    dead port 1/2 on $mux $procmux$3192.
    dead port 1/2 on $mux $procmux$3195.
    dead port 1/2 on $mux $procmux$3198.
    dead port 1/2 on $mux $procmux$3201.
    dead port 1/2 on $mux $procmux$3204.
    dead port 1/2 on $mux $procmux$3207.
    dead port 1/2 on $mux $procmux$3210.
    dead port 1/2 on $mux $procmux$3213.
    dead port 1/2 on $mux $procmux$3216.
    dead port 1/2 on $mux $procmux$3219.
    dead port 1/2 on $mux $procmux$3222.
    dead port 1/2 on $mux $procmux$3225.
    dead port 1/2 on $mux $procmux$3228.
    dead port 1/2 on $mux $procmux$3231.
    dead port 1/2 on $mux $procmux$3234.
    dead port 1/2 on $mux $procmux$3237.
    dead port 1/2 on $mux $procmux$3240.
    dead port 1/2 on $mux $procmux$3243.
    dead port 1/2 on $mux $procmux$3246.
    dead port 1/2 on $mux $procmux$3249.
    dead port 1/2 on $mux $procmux$3252.
    dead port 1/2 on $mux $procmux$3255.
    dead port 1/2 on $mux $procmux$3258.
    dead port 1/2 on $mux $procmux$3261.
    dead port 1/2 on $mux $procmux$3264.
    dead port 1/2 on $mux $procmux$3267.
    dead port 1/2 on $mux $procmux$3270.
    dead port 1/2 on $mux $procmux$3273.
    dead port 1/2 on $mux $procmux$3276.
    dead port 1/2 on $mux $procmux$3279.
    dead port 1/2 on $mux $procmux$3282.
    dead port 1/2 on $mux $procmux$3285.
    dead port 1/2 on $mux $procmux$3288.
    dead port 1/2 on $mux $procmux$3291.
    dead port 1/2 on $mux $procmux$3294.
    dead port 1/2 on $mux $procmux$3300.
    dead port 1/2 on $mux $procmux$3303.
    dead port 1/2 on $mux $procmux$3306.
    dead port 1/2 on $mux $procmux$3309.
    dead port 1/2 on $mux $procmux$3312.
    dead port 1/2 on $mux $procmux$3315.
    dead port 1/2 on $mux $procmux$3318.
    dead port 1/2 on $mux $procmux$3321.
    dead port 1/2 on $mux $procmux$3324.
    dead port 1/2 on $mux $procmux$3327.
    dead port 1/2 on $mux $procmux$3330.
    dead port 1/2 on $mux $procmux$3333.
    dead port 1/2 on $mux $procmux$3336.
    dead port 1/2 on $mux $procmux$3339.
    dead port 1/2 on $mux $procmux$3342.
    dead port 1/2 on $mux $procmux$3345.
    dead port 1/2 on $mux $procmux$3348.
    dead port 1/2 on $mux $procmux$3351.
    dead port 1/2 on $mux $procmux$3354.
    dead port 1/2 on $mux $procmux$3357.
    dead port 1/2 on $mux $procmux$3360.
    dead port 1/2 on $mux $procmux$3363.
    dead port 1/2 on $mux $procmux$3366.
    dead port 1/2 on $mux $procmux$3369.
    dead port 1/2 on $mux $procmux$3372.
    dead port 1/2 on $mux $procmux$3375.
    dead port 1/2 on $mux $procmux$3378.
    dead port 1/2 on $mux $procmux$3381.
    dead port 1/2 on $mux $procmux$3384.
    dead port 1/2 on $mux $procmux$3387.
    dead port 1/2 on $mux $procmux$3390.
    dead port 1/2 on $mux $procmux$3393.
    dead port 1/2 on $mux $procmux$3396.
    dead port 1/2 on $mux $procmux$3399.
    dead port 1/2 on $mux $procmux$3402.
    dead port 1/2 on $mux $procmux$3408.
    dead port 1/2 on $mux $procmux$3411.
    dead port 1/2 on $mux $procmux$3414.
    dead port 1/2 on $mux $procmux$3417.
    dead port 1/2 on $mux $procmux$3420.
    dead port 1/2 on $mux $procmux$3423.
    dead port 1/2 on $mux $procmux$3426.
    dead port 1/2 on $mux $procmux$3429.
    dead port 1/2 on $mux $procmux$3432.
    dead port 1/2 on $mux $procmux$3435.
    dead port 1/2 on $mux $procmux$3438.
    dead port 1/2 on $mux $procmux$3441.
    dead port 1/2 on $mux $procmux$3444.
    dead port 1/2 on $mux $procmux$3447.
    dead port 1/2 on $mux $procmux$3450.
    dead port 1/2 on $mux $procmux$3453.
    dead port 1/2 on $mux $procmux$3456.
    dead port 1/2 on $mux $procmux$3459.
    dead port 1/2 on $mux $procmux$3462.
    dead port 1/2 on $mux $procmux$3465.
    dead port 1/2 on $mux $procmux$3468.
    dead port 1/2 on $mux $procmux$3471.
    dead port 1/2 on $mux $procmux$3474.
    dead port 1/2 on $mux $procmux$3477.
    dead port 1/2 on $mux $procmux$3480.
    dead port 1/2 on $mux $procmux$3483.
    dead port 1/2 on $mux $procmux$3486.
    dead port 1/2 on $mux $procmux$3489.
    dead port 1/2 on $mux $procmux$3492.
    dead port 1/2 on $mux $procmux$3495.
    dead port 1/2 on $mux $procmux$3498.
    dead port 1/2 on $mux $procmux$3501.
    dead port 1/2 on $mux $procmux$3504.
    dead port 1/2 on $mux $procmux$3507.
    dead port 1/2 on $mux $procmux$3513.
    dead port 1/2 on $mux $procmux$3516.
    dead port 1/2 on $mux $procmux$3519.
    dead port 1/2 on $mux $procmux$3522.
    dead port 1/2 on $mux $procmux$3525.
    dead port 1/2 on $mux $procmux$3528.
    dead port 1/2 on $mux $procmux$3531.
    dead port 1/2 on $mux $procmux$3534.
    dead port 1/2 on $mux $procmux$3537.
    dead port 1/2 on $mux $procmux$3540.
    dead port 1/2 on $mux $procmux$3543.
    dead port 1/2 on $mux $procmux$3546.
    dead port 1/2 on $mux $procmux$3549.
    dead port 1/2 on $mux $procmux$3552.
    dead port 1/2 on $mux $procmux$3555.
    dead port 1/2 on $mux $procmux$3558.
    dead port 1/2 on $mux $procmux$3561.
    dead port 1/2 on $mux $procmux$3564.
    dead port 1/2 on $mux $procmux$3567.
    dead port 1/2 on $mux $procmux$3570.
    dead port 1/2 on $mux $procmux$3573.
    dead port 1/2 on $mux $procmux$3576.
    dead port 1/2 on $mux $procmux$3579.
    dead port 1/2 on $mux $procmux$3582.
    dead port 1/2 on $mux $procmux$3585.
    dead port 1/2 on $mux $procmux$3588.
    dead port 1/2 on $mux $procmux$3591.
    dead port 1/2 on $mux $procmux$3594.
    dead port 1/2 on $mux $procmux$3597.
    dead port 1/2 on $mux $procmux$3600.
    dead port 1/2 on $mux $procmux$3603.
    dead port 1/2 on $mux $procmux$3606.
    dead port 1/2 on $mux $procmux$3609.
    dead port 1/2 on $mux $procmux$3615.
    dead port 1/2 on $mux $procmux$3618.
    dead port 1/2 on $mux $procmux$3621.
    dead port 1/2 on $mux $procmux$3624.
    dead port 1/2 on $mux $procmux$3627.
    dead port 1/2 on $mux $procmux$3630.
    dead port 1/2 on $mux $procmux$3633.
    dead port 1/2 on $mux $procmux$3636.
    dead port 1/2 on $mux $procmux$3639.
    dead port 1/2 on $mux $procmux$3642.
    dead port 1/2 on $mux $procmux$3645.
    dead port 1/2 on $mux $procmux$3648.
    dead port 1/2 on $mux $procmux$3651.
    dead port 1/2 on $mux $procmux$3654.
    dead port 1/2 on $mux $procmux$3657.
    dead port 1/2 on $mux $procmux$3660.
    dead port 1/2 on $mux $procmux$3663.
    dead port 1/2 on $mux $procmux$3666.
    dead port 1/2 on $mux $procmux$3669.
    dead port 1/2 on $mux $procmux$3672.
    dead port 1/2 on $mux $procmux$3675.
    dead port 1/2 on $mux $procmux$3678.
    dead port 1/2 on $mux $procmux$3681.
    dead port 1/2 on $mux $procmux$3684.
    dead port 1/2 on $mux $procmux$3687.
    dead port 1/2 on $mux $procmux$3690.
    dead port 1/2 on $mux $procmux$3693.
    dead port 1/2 on $mux $procmux$3696.
    dead port 1/2 on $mux $procmux$3699.
    dead port 1/2 on $mux $procmux$3702.
    dead port 1/2 on $mux $procmux$3705.
    dead port 1/2 on $mux $procmux$3708.
    dead port 1/2 on $mux $procmux$3714.
    dead port 1/2 on $mux $procmux$3717.
    dead port 1/2 on $mux $procmux$3720.
    dead port 1/2 on $mux $procmux$3723.
    dead port 1/2 on $mux $procmux$3726.
    dead port 1/2 on $mux $procmux$3729.
    dead port 1/2 on $mux $procmux$3732.
    dead port 1/2 on $mux $procmux$3735.
    dead port 1/2 on $mux $procmux$3738.
    dead port 1/2 on $mux $procmux$3741.
    dead port 1/2 on $mux $procmux$3744.
    dead port 1/2 on $mux $procmux$3747.
    dead port 1/2 on $mux $procmux$3750.
    dead port 1/2 on $mux $procmux$3753.
    dead port 1/2 on $mux $procmux$3756.
    dead port 1/2 on $mux $procmux$3759.
    dead port 1/2 on $mux $procmux$3762.
    dead port 1/2 on $mux $procmux$3765.
    dead port 1/2 on $mux $procmux$3768.
    dead port 1/2 on $mux $procmux$3771.
    dead port 1/2 on $mux $procmux$3774.
    dead port 1/2 on $mux $procmux$3777.
    dead port 1/2 on $mux $procmux$3780.
    dead port 1/2 on $mux $procmux$3783.
    dead port 1/2 on $mux $procmux$3786.
    dead port 1/2 on $mux $procmux$3789.
    dead port 1/2 on $mux $procmux$3792.
    dead port 1/2 on $mux $procmux$3795.
    dead port 1/2 on $mux $procmux$3798.
    dead port 1/2 on $mux $procmux$3801.
    dead port 1/2 on $mux $procmux$3804.
    dead port 1/2 on $mux $procmux$3810.
    dead port 1/2 on $mux $procmux$3813.
    dead port 1/2 on $mux $procmux$3816.
    dead port 1/2 on $mux $procmux$3819.
    dead port 1/2 on $mux $procmux$3822.
    dead port 1/2 on $mux $procmux$3825.
    dead port 1/2 on $mux $procmux$3828.
    dead port 1/2 on $mux $procmux$3831.
    dead port 1/2 on $mux $procmux$3834.
    dead port 1/2 on $mux $procmux$3837.
    dead port 1/2 on $mux $procmux$3840.
    dead port 1/2 on $mux $procmux$3843.
    dead port 1/2 on $mux $procmux$3846.
    dead port 1/2 on $mux $procmux$3849.
    dead port 1/2 on $mux $procmux$3852.
    dead port 1/2 on $mux $procmux$3855.
    dead port 1/2 on $mux $procmux$3858.
    dead port 1/2 on $mux $procmux$3861.
    dead port 1/2 on $mux $procmux$3864.
    dead port 1/2 on $mux $procmux$3867.
    dead port 1/2 on $mux $procmux$3870.
    dead port 1/2 on $mux $procmux$3873.
    dead port 1/2 on $mux $procmux$3876.
    dead port 1/2 on $mux $procmux$3879.
    dead port 1/2 on $mux $procmux$3882.
    dead port 1/2 on $mux $procmux$3885.
    dead port 1/2 on $mux $procmux$3888.
    dead port 1/2 on $mux $procmux$3891.
    dead port 1/2 on $mux $procmux$3894.
    dead port 1/2 on $mux $procmux$3897.
    dead port 1/2 on $mux $procmux$3903.
    dead port 1/2 on $mux $procmux$3906.
    dead port 1/2 on $mux $procmux$3909.
    dead port 1/2 on $mux $procmux$3912.
    dead port 1/2 on $mux $procmux$3915.
    dead port 1/2 on $mux $procmux$3918.
    dead port 1/2 on $mux $procmux$3921.
    dead port 1/2 on $mux $procmux$3924.
    dead port 1/2 on $mux $procmux$3927.
    dead port 1/2 on $mux $procmux$3930.
    dead port 1/2 on $mux $procmux$3933.
    dead port 1/2 on $mux $procmux$3936.
    dead port 1/2 on $mux $procmux$3939.
    dead port 1/2 on $mux $procmux$3942.
    dead port 1/2 on $mux $procmux$3945.
    dead port 1/2 on $mux $procmux$3948.
    dead port 1/2 on $mux $procmux$3951.
    dead port 1/2 on $mux $procmux$3954.
    dead port 1/2 on $mux $procmux$3957.
    dead port 1/2 on $mux $procmux$3960.
    dead port 1/2 on $mux $procmux$3963.
    dead port 1/2 on $mux $procmux$3966.
    dead port 1/2 on $mux $procmux$3969.
    dead port 1/2 on $mux $procmux$3972.
    dead port 1/2 on $mux $procmux$3975.
    dead port 1/2 on $mux $procmux$3978.
    dead port 1/2 on $mux $procmux$3981.
    dead port 1/2 on $mux $procmux$3984.
    dead port 1/2 on $mux $procmux$3987.
    dead port 1/2 on $mux $procmux$3993.
    dead port 1/2 on $mux $procmux$3996.
    dead port 1/2 on $mux $procmux$3999.
    dead port 1/2 on $mux $procmux$4002.
    dead port 1/2 on $mux $procmux$4005.
    dead port 1/2 on $mux $procmux$4008.
    dead port 1/2 on $mux $procmux$4011.
    dead port 1/2 on $mux $procmux$4014.
    dead port 1/2 on $mux $procmux$4017.
    dead port 1/2 on $mux $procmux$4020.
    dead port 1/2 on $mux $procmux$4023.
    dead port 1/2 on $mux $procmux$4026.
    dead port 1/2 on $mux $procmux$4029.
    dead port 1/2 on $mux $procmux$4032.
    dead port 1/2 on $mux $procmux$4035.
    dead port 1/2 on $mux $procmux$4038.
    dead port 1/2 on $mux $procmux$4041.
    dead port 1/2 on $mux $procmux$4044.
    dead port 1/2 on $mux $procmux$4047.
    dead port 1/2 on $mux $procmux$4050.
    dead port 1/2 on $mux $procmux$4053.
    dead port 1/2 on $mux $procmux$4056.
    dead port 1/2 on $mux $procmux$4059.
    dead port 1/2 on $mux $procmux$4062.
    dead port 1/2 on $mux $procmux$4065.
    dead port 1/2 on $mux $procmux$4068.
    dead port 1/2 on $mux $procmux$4071.
    dead port 1/2 on $mux $procmux$4074.
    dead port 1/2 on $mux $procmux$4080.
    dead port 1/2 on $mux $procmux$4083.
    dead port 1/2 on $mux $procmux$4086.
    dead port 1/2 on $mux $procmux$4089.
    dead port 1/2 on $mux $procmux$4092.
    dead port 1/2 on $mux $procmux$4095.
    dead port 1/2 on $mux $procmux$4098.
    dead port 1/2 on $mux $procmux$4101.
    dead port 1/2 on $mux $procmux$4104.
    dead port 1/2 on $mux $procmux$4107.
    dead port 1/2 on $mux $procmux$4110.
    dead port 1/2 on $mux $procmux$4113.
    dead port 1/2 on $mux $procmux$4116.
    dead port 1/2 on $mux $procmux$4119.
    dead port 1/2 on $mux $procmux$4122.
    dead port 1/2 on $mux $procmux$4125.
    dead port 1/2 on $mux $procmux$4128.
    dead port 1/2 on $mux $procmux$4131.
    dead port 1/2 on $mux $procmux$4134.
    dead port 1/2 on $mux $procmux$4137.
    dead port 1/2 on $mux $procmux$4140.
    dead port 1/2 on $mux $procmux$4143.
    dead port 1/2 on $mux $procmux$4146.
    dead port 1/2 on $mux $procmux$4149.
    dead port 1/2 on $mux $procmux$4152.
    dead port 1/2 on $mux $procmux$4155.
    dead port 1/2 on $mux $procmux$4158.
    dead port 1/2 on $mux $procmux$4164.
    dead port 1/2 on $mux $procmux$4167.
    dead port 1/2 on $mux $procmux$4170.
    dead port 1/2 on $mux $procmux$4173.
    dead port 1/2 on $mux $procmux$4176.
    dead port 1/2 on $mux $procmux$4179.
    dead port 1/2 on $mux $procmux$4182.
    dead port 1/2 on $mux $procmux$4185.
    dead port 1/2 on $mux $procmux$4188.
    dead port 1/2 on $mux $procmux$4191.
    dead port 1/2 on $mux $procmux$4194.
    dead port 1/2 on $mux $procmux$4197.
    dead port 1/2 on $mux $procmux$4200.
    dead port 1/2 on $mux $procmux$4203.
    dead port 1/2 on $mux $procmux$4206.
    dead port 1/2 on $mux $procmux$4209.
    dead port 1/2 on $mux $procmux$4212.
    dead port 1/2 on $mux $procmux$4215.
    dead port 1/2 on $mux $procmux$4218.
    dead port 1/2 on $mux $procmux$4221.
    dead port 1/2 on $mux $procmux$4224.
    dead port 1/2 on $mux $procmux$4227.
    dead port 1/2 on $mux $procmux$4230.
    dead port 1/2 on $mux $procmux$4233.
    dead port 1/2 on $mux $procmux$4236.
    dead port 1/2 on $mux $procmux$4239.
    dead port 1/2 on $mux $procmux$4245.
    dead port 1/2 on $mux $procmux$4248.
    dead port 1/2 on $mux $procmux$4251.
    dead port 1/2 on $mux $procmux$4254.
    dead port 1/2 on $mux $procmux$4257.
    dead port 1/2 on $mux $procmux$4260.
    dead port 1/2 on $mux $procmux$4263.
    dead port 1/2 on $mux $procmux$4266.
    dead port 1/2 on $mux $procmux$4269.
    dead port 1/2 on $mux $procmux$4272.
    dead port 1/2 on $mux $procmux$4275.
    dead port 1/2 on $mux $procmux$4278.
    dead port 1/2 on $mux $procmux$4281.
    dead port 1/2 on $mux $procmux$4284.
    dead port 1/2 on $mux $procmux$4287.
    dead port 1/2 on $mux $procmux$4290.
    dead port 1/2 on $mux $procmux$4293.
    dead port 1/2 on $mux $procmux$4296.
    dead port 1/2 on $mux $procmux$4299.
    dead port 1/2 on $mux $procmux$4302.
    dead port 1/2 on $mux $procmux$4305.
    dead port 1/2 on $mux $procmux$4308.
    dead port 1/2 on $mux $procmux$4311.
    dead port 1/2 on $mux $procmux$4314.
    dead port 1/2 on $mux $procmux$4317.
    dead port 1/2 on $mux $procmux$4323.
    dead port 1/2 on $mux $procmux$4326.
    dead port 1/2 on $mux $procmux$4329.
    dead port 1/2 on $mux $procmux$4332.
    dead port 1/2 on $mux $procmux$4335.
    dead port 1/2 on $mux $procmux$4338.
    dead port 1/2 on $mux $procmux$4341.
    dead port 1/2 on $mux $procmux$4344.
    dead port 1/2 on $mux $procmux$4347.
    dead port 1/2 on $mux $procmux$4350.
    dead port 1/2 on $mux $procmux$4353.
    dead port 1/2 on $mux $procmux$4356.
    dead port 1/2 on $mux $procmux$4359.
    dead port 1/2 on $mux $procmux$4362.
    dead port 1/2 on $mux $procmux$4365.
    dead port 1/2 on $mux $procmux$4368.
    dead port 1/2 on $mux $procmux$4371.
    dead port 1/2 on $mux $procmux$4374.
    dead port 1/2 on $mux $procmux$4377.
    dead port 1/2 on $mux $procmux$4380.
    dead port 1/2 on $mux $procmux$4383.
    dead port 1/2 on $mux $procmux$4386.
    dead port 1/2 on $mux $procmux$4389.
    dead port 1/2 on $mux $procmux$4392.
    dead port 1/2 on $mux $procmux$4398.
    dead port 1/2 on $mux $procmux$4401.
    dead port 1/2 on $mux $procmux$4404.
    dead port 1/2 on $mux $procmux$4407.
    dead port 1/2 on $mux $procmux$4410.
    dead port 1/2 on $mux $procmux$4413.
    dead port 1/2 on $mux $procmux$4416.
    dead port 1/2 on $mux $procmux$4419.
    dead port 1/2 on $mux $procmux$4422.
    dead port 1/2 on $mux $procmux$4425.
    dead port 1/2 on $mux $procmux$4428.
    dead port 1/2 on $mux $procmux$4431.
    dead port 1/2 on $mux $procmux$4434.
    dead port 1/2 on $mux $procmux$4437.
    dead port 1/2 on $mux $procmux$4440.
    dead port 1/2 on $mux $procmux$4443.
    dead port 1/2 on $mux $procmux$4446.
    dead port 1/2 on $mux $procmux$4449.
    dead port 1/2 on $mux $procmux$4452.
    dead port 1/2 on $mux $procmux$4455.
    dead port 1/2 on $mux $procmux$4458.
    dead port 1/2 on $mux $procmux$4461.
    dead port 1/2 on $mux $procmux$4464.
    dead port 1/2 on $mux $procmux$4470.
    dead port 1/2 on $mux $procmux$4473.
    dead port 1/2 on $mux $procmux$4476.
    dead port 1/2 on $mux $procmux$4479.
    dead port 1/2 on $mux $procmux$4482.
    dead port 1/2 on $mux $procmux$4485.
    dead port 1/2 on $mux $procmux$4488.
    dead port 1/2 on $mux $procmux$4491.
    dead port 1/2 on $mux $procmux$4494.
    dead port 1/2 on $mux $procmux$4497.
    dead port 1/2 on $mux $procmux$4500.
    dead port 1/2 on $mux $procmux$4503.
    dead port 1/2 on $mux $procmux$4506.
    dead port 1/2 on $mux $procmux$4509.
    dead port 1/2 on $mux $procmux$4512.
    dead port 1/2 on $mux $procmux$4515.
    dead port 1/2 on $mux $procmux$4518.
    dead port 1/2 on $mux $procmux$4521.
    dead port 1/2 on $mux $procmux$4524.
    dead port 1/2 on $mux $procmux$4527.
    dead port 1/2 on $mux $procmux$4530.
    dead port 1/2 on $mux $procmux$4533.
    dead port 1/2 on $mux $procmux$4539.
    dead port 1/2 on $mux $procmux$4542.
    dead port 1/2 on $mux $procmux$4545.
    dead port 1/2 on $mux $procmux$4548.
    dead port 1/2 on $mux $procmux$4551.
    dead port 1/2 on $mux $procmux$4554.
    dead port 1/2 on $mux $procmux$4557.
    dead port 1/2 on $mux $procmux$4560.
    dead port 1/2 on $mux $procmux$4563.
    dead port 1/2 on $mux $procmux$4566.
    dead port 1/2 on $mux $procmux$4569.
    dead port 1/2 on $mux $procmux$4572.
    dead port 1/2 on $mux $procmux$4575.
    dead port 1/2 on $mux $procmux$4578.
    dead port 1/2 on $mux $procmux$4581.
    dead port 1/2 on $mux $procmux$4584.
    dead port 1/2 on $mux $procmux$4587.
    dead port 1/2 on $mux $procmux$4590.
    dead port 1/2 on $mux $procmux$4593.
    dead port 1/2 on $mux $procmux$4596.
    dead port 1/2 on $mux $procmux$4599.
    dead port 1/2 on $mux $procmux$4605.
    dead port 1/2 on $mux $procmux$4608.
    dead port 1/2 on $mux $procmux$4611.
    dead port 1/2 on $mux $procmux$4614.
    dead port 1/2 on $mux $procmux$4617.
    dead port 1/2 on $mux $procmux$4620.
    dead port 1/2 on $mux $procmux$4623.
    dead port 1/2 on $mux $procmux$4626.
    dead port 1/2 on $mux $procmux$4629.
    dead port 1/2 on $mux $procmux$4632.
    dead port 1/2 on $mux $procmux$4635.
    dead port 1/2 on $mux $procmux$4638.
    dead port 1/2 on $mux $procmux$4641.
    dead port 1/2 on $mux $procmux$4644.
    dead port 1/2 on $mux $procmux$4647.
    dead port 1/2 on $mux $procmux$4650.
    dead port 1/2 on $mux $procmux$4653.
    dead port 1/2 on $mux $procmux$4656.
    dead port 1/2 on $mux $procmux$4659.
    dead port 1/2 on $mux $procmux$4662.
    dead port 1/2 on $mux $procmux$4668.
    dead port 1/2 on $mux $procmux$4671.
    dead port 1/2 on $mux $procmux$4674.
    dead port 1/2 on $mux $procmux$4677.
    dead port 1/2 on $mux $procmux$4680.
    dead port 1/2 on $mux $procmux$4683.
    dead port 1/2 on $mux $procmux$4686.
    dead port 1/2 on $mux $procmux$4689.
    dead port 1/2 on $mux $procmux$4692.
    dead port 1/2 on $mux $procmux$4695.
    dead port 1/2 on $mux $procmux$4698.
    dead port 1/2 on $mux $procmux$4701.
    dead port 1/2 on $mux $procmux$4704.
    dead port 1/2 on $mux $procmux$4707.
    dead port 1/2 on $mux $procmux$4710.
    dead port 1/2 on $mux $procmux$4713.
    dead port 1/2 on $mux $procmux$4716.
    dead port 1/2 on $mux $procmux$4719.
    dead port 1/2 on $mux $procmux$4722.
    dead port 1/2 on $mux $procmux$4728.
    dead port 1/2 on $mux $procmux$4731.
    dead port 1/2 on $mux $procmux$4734.
    dead port 1/2 on $mux $procmux$4737.
    dead port 1/2 on $mux $procmux$4740.
    dead port 1/2 on $mux $procmux$4743.
    dead port 1/2 on $mux $procmux$4746.
    dead port 1/2 on $mux $procmux$4749.
    dead port 1/2 on $mux $procmux$4752.
    dead port 1/2 on $mux $procmux$4755.
    dead port 1/2 on $mux $procmux$4758.
    dead port 1/2 on $mux $procmux$4761.
    dead port 1/2 on $mux $procmux$4764.
    dead port 1/2 on $mux $procmux$4767.
    dead port 1/2 on $mux $procmux$4770.
    dead port 1/2 on $mux $procmux$4773.
    dead port 1/2 on $mux $procmux$4776.
    dead port 1/2 on $mux $procmux$4779.
    dead port 1/2 on $mux $procmux$4785.
    dead port 1/2 on $mux $procmux$4788.
    dead port 1/2 on $mux $procmux$4791.
    dead port 1/2 on $mux $procmux$4794.
    dead port 1/2 on $mux $procmux$4797.
    dead port 1/2 on $mux $procmux$4800.
    dead port 1/2 on $mux $procmux$4803.
    dead port 1/2 on $mux $procmux$4806.
    dead port 1/2 on $mux $procmux$4809.
    dead port 1/2 on $mux $procmux$4812.
    dead port 1/2 on $mux $procmux$4815.
    dead port 1/2 on $mux $procmux$4818.
    dead port 1/2 on $mux $procmux$4821.
    dead port 1/2 on $mux $procmux$4824.
    dead port 1/2 on $mux $procmux$4827.
    dead port 1/2 on $mux $procmux$4830.
    dead port 1/2 on $mux $procmux$4833.
    dead port 1/2 on $mux $procmux$4839.
    dead port 1/2 on $mux $procmux$4842.
    dead port 1/2 on $mux $procmux$4845.
    dead port 1/2 on $mux $procmux$4848.
    dead port 1/2 on $mux $procmux$4851.
    dead port 1/2 on $mux $procmux$4854.
    dead port 1/2 on $mux $procmux$4857.
    dead port 1/2 on $mux $procmux$4860.
    dead port 1/2 on $mux $procmux$4863.
    dead port 1/2 on $mux $procmux$4866.
    dead port 1/2 on $mux $procmux$4869.
    dead port 1/2 on $mux $procmux$4872.
    dead port 1/2 on $mux $procmux$4875.
    dead port 1/2 on $mux $procmux$4878.
    dead port 1/2 on $mux $procmux$4881.
    dead port 1/2 on $mux $procmux$4884.
    dead port 1/2 on $mux $procmux$4890.
    dead port 1/2 on $mux $procmux$4893.
    dead port 1/2 on $mux $procmux$4896.
    dead port 1/2 on $mux $procmux$4899.
    dead port 1/2 on $mux $procmux$4902.
    dead port 1/2 on $mux $procmux$4905.
    dead port 1/2 on $mux $procmux$4908.
    dead port 1/2 on $mux $procmux$4911.
    dead port 1/2 on $mux $procmux$4914.
    dead port 1/2 on $mux $procmux$4917.
    dead port 1/2 on $mux $procmux$4920.
    dead port 1/2 on $mux $procmux$4923.
    dead port 1/2 on $mux $procmux$4926.
    dead port 1/2 on $mux $procmux$4929.
    dead port 1/2 on $mux $procmux$4932.
    dead port 1/2 on $mux $procmux$4938.
    dead port 1/2 on $mux $procmux$4941.
    dead port 1/2 on $mux $procmux$4944.
    dead port 1/2 on $mux $procmux$4947.
    dead port 1/2 on $mux $procmux$4950.
    dead port 1/2 on $mux $procmux$4953.
    dead port 1/2 on $mux $procmux$4956.
    dead port 1/2 on $mux $procmux$4959.
    dead port 1/2 on $mux $procmux$4962.
    dead port 1/2 on $mux $procmux$4965.
    dead port 1/2 on $mux $procmux$4968.
    dead port 1/2 on $mux $procmux$4971.
    dead port 1/2 on $mux $procmux$4974.
    dead port 1/2 on $mux $procmux$4977.
    dead port 1/2 on $mux $procmux$4983.
    dead port 1/2 on $mux $procmux$4986.
    dead port 1/2 on $mux $procmux$4989.
    dead port 1/2 on $mux $procmux$4992.
    dead port 1/2 on $mux $procmux$4995.
    dead port 1/2 on $mux $procmux$4998.
    dead port 1/2 on $mux $procmux$5001.
    dead port 1/2 on $mux $procmux$5004.
    dead port 1/2 on $mux $procmux$5007.
    dead port 1/2 on $mux $procmux$5010.
    dead port 1/2 on $mux $procmux$5013.
    dead port 1/2 on $mux $procmux$5016.
    dead port 1/2 on $mux $procmux$5019.
    dead port 1/2 on $mux $procmux$5025.
    dead port 1/2 on $mux $procmux$5028.
    dead port 1/2 on $mux $procmux$5031.
    dead port 1/2 on $mux $procmux$5034.
    dead port 1/2 on $mux $procmux$5037.
    dead port 1/2 on $mux $procmux$5040.
    dead port 1/2 on $mux $procmux$5043.
    dead port 1/2 on $mux $procmux$5046.
    dead port 1/2 on $mux $procmux$5049.
    dead port 1/2 on $mux $procmux$5052.
    dead port 1/2 on $mux $procmux$5055.
    dead port 1/2 on $mux $procmux$5058.
    dead port 1/2 on $mux $procmux$5064.
    dead port 1/2 on $mux $procmux$5067.
    dead port 1/2 on $mux $procmux$5070.
    dead port 1/2 on $mux $procmux$5073.
    dead port 1/2 on $mux $procmux$5076.
    dead port 1/2 on $mux $procmux$5079.
    dead port 1/2 on $mux $procmux$5082.
    dead port 1/2 on $mux $procmux$5085.
    dead port 1/2 on $mux $procmux$5088.
    dead port 1/2 on $mux $procmux$5091.
    dead port 1/2 on $mux $procmux$5094.
    dead port 1/2 on $mux $procmux$5100.
    dead port 1/2 on $mux $procmux$5103.
    dead port 1/2 on $mux $procmux$5106.
    dead port 1/2 on $mux $procmux$5109.
    dead port 1/2 on $mux $procmux$5112.
    dead port 1/2 on $mux $procmux$5115.
    dead port 1/2 on $mux $procmux$5118.
    dead port 1/2 on $mux $procmux$5121.
    dead port 1/2 on $mux $procmux$5124.
    dead port 1/2 on $mux $procmux$5127.
    dead port 1/2 on $mux $procmux$5133.
    dead port 1/2 on $mux $procmux$5136.
    dead port 1/2 on $mux $procmux$5139.
    dead port 1/2 on $mux $procmux$5142.
    dead port 1/2 on $mux $procmux$5145.
    dead port 1/2 on $mux $procmux$5148.
    dead port 1/2 on $mux $procmux$5151.
    dead port 1/2 on $mux $procmux$5154.
    dead port 1/2 on $mux $procmux$5157.
    dead port 1/2 on $mux $procmux$5163.
    dead port 1/2 on $mux $procmux$5166.
    dead port 1/2 on $mux $procmux$5169.
    dead port 1/2 on $mux $procmux$5172.
    dead port 1/2 on $mux $procmux$5175.
    dead port 1/2 on $mux $procmux$5178.
    dead port 1/2 on $mux $procmux$5181.
    dead port 1/2 on $mux $procmux$5184.
    dead port 1/2 on $mux $procmux$5190.
    dead port 1/2 on $mux $procmux$5193.
    dead port 1/2 on $mux $procmux$5196.
    dead port 1/2 on $mux $procmux$5199.
    dead port 1/2 on $mux $procmux$5202.
    dead port 1/2 on $mux $procmux$5205.
    dead port 1/2 on $mux $procmux$5208.
    dead port 1/2 on $mux $procmux$5214.
    dead port 1/2 on $mux $procmux$5217.
    dead port 1/2 on $mux $procmux$5220.
    dead port 1/2 on $mux $procmux$5223.
    dead port 1/2 on $mux $procmux$5226.
    dead port 1/2 on $mux $procmux$5229.
    dead port 1/2 on $mux $procmux$5235.
    dead port 1/2 on $mux $procmux$5238.
    dead port 1/2 on $mux $procmux$5241.
    dead port 1/2 on $mux $procmux$5244.
    dead port 1/2 on $mux $procmux$5247.
    dead port 1/2 on $mux $procmux$5253.
    dead port 1/2 on $mux $procmux$5256.
    dead port 1/2 on $mux $procmux$5259.
    dead port 1/2 on $mux $procmux$5262.
    dead port 1/2 on $mux $procmux$5268.
    dead port 1/2 on $mux $procmux$5271.
    dead port 1/2 on $mux $procmux$5274.
    dead port 1/2 on $mux $procmux$5280.
    dead port 1/2 on $mux $procmux$5283.
    dead port 1/2 on $mux $procmux$5289.
Removed 1176 multiplexer ports.
<suppressed ~57 debug messages>

11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_sub27.
  Optimizing cells in module \b_left_shifter.
  Optimizing cells in module \b_left_shifter_new.
  Optimizing cells in module \b_right_shifter.
  Optimizing cells in module \b_right_shifter_new.
  Optimizing cells in module \bgm.
  Optimizing cells in module \delay5.
  Optimizing cells in module \except.
  Optimizing cells in module \fpu_add.
  Optimizing cells in module \fpu_mul.
  Optimizing cells in module \mul_r2.
  Optimizing cells in module \post_norm.
    New ctrl vector for $pmux cell $procmux$1556: { \rmode_00 \rmode_01 $auto$opt_reduce.cc:134:opt_pmux$5418 }
    New ctrl vector for $pmux cell $procmux$1561: { \rmode_00 \rmode_01 $auto$opt_reduce.cc:134:opt_pmux$5420 }
  Optimizing cells in module \post_norm.
  Optimizing cells in module \pre_norm.
    New ctrl vector for $pmux cell $procmux$1567: { $auto$opt_reduce.cc:134:opt_pmux$5422 $procmux$1591_CMP $procmux$1590_CMP $procmux$1589_CMP $procmux$1588_CMP $procmux$1587_CMP $procmux$1586_CMP $procmux$1585_CMP $procmux$1584_CMP $procmux$1583_CMP $procmux$1582_CMP $procmux$1581_CMP $procmux$1580_CMP $procmux$1579_CMP $procmux$1578_CMP $procmux$1577_CMP $procmux$1576_CMP $procmux$1575_CMP $procmux$1574_CMP $procmux$1573_CMP $procmux$1572_CMP $procmux$1571_CMP $procmux$1570_CMP $procmux$1569_CMP $procmux$1568_CMP }
    New ctrl vector for $pmux cell $procmux$1596: { $auto$opt_reduce.cc:134:opt_pmux$5430 $auto$opt_reduce.cc:134:opt_pmux$5428 $auto$opt_reduce.cc:134:opt_pmux$5426 $auto$opt_reduce.cc:134:opt_pmux$5424 }
    New ctrl vector for $pmux cell $procmux$1605: { $auto$opt_reduce.cc:134:opt_pmux$5434 $auto$opt_reduce.cc:134:opt_pmux$5432 }
  Optimizing cells in module \pre_norm.
  Optimizing cells in module \pre_norm_fmul.
    New ctrl vector for $pmux cell $procmux$1614: { $auto$opt_reduce.cc:134:opt_pmux$5438 $auto$opt_reduce.cc:134:opt_pmux$5436 }
  Optimizing cells in module \pre_norm_fmul.
  Optimizing cells in module \pri_encoder.
Performed a total of 9 changes.

11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_sub27'.
Finding identical cells in module `\b_left_shifter'.
Finding identical cells in module `\b_left_shifter_new'.
Finding identical cells in module `\b_right_shifter'.
Finding identical cells in module `\b_right_shifter_new'.
Finding identical cells in module `\bgm'.
Finding identical cells in module `\delay5'.
Finding identical cells in module `\except'.
Finding identical cells in module `\fpu_add'.
Finding identical cells in module `\fpu_mul'.
Finding identical cells in module `\mul_r2'.
Finding identical cells in module `\post_norm'.
<suppressed ~3 debug messages>
Finding identical cells in module `\pre_norm'.
Finding identical cells in module `\pre_norm_fmul'.
Finding identical cells in module `\pri_encoder'.
Removed a total of 1 cells.

11.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$5319 ($dff) from module fpu_add.
Setting constant 0-bit at position 1 on $procdff$5319 ($dff) from module fpu_add.
Setting constant 0-bit at position 2 on $procdff$5319 ($dff) from module fpu_add.
Setting constant 0-bit at position 0 on $procdff$5322 ($dff) from module fpu_add.
Setting constant 0-bit at position 1 on $procdff$5322 ($dff) from module fpu_add.
Setting constant 0-bit at position 0 on $procdff$5347 ($dff) from module fpu_add.
Setting constant 0-bit at position 0 on $procdff$5357 ($dff) from module fpu_mul.
Setting constant 1-bit at position 1 on $procdff$5357 ($dff) from module fpu_mul.
Setting constant 0-bit at position 2 on $procdff$5357 ($dff) from module fpu_mul.
Setting constant 0-bit at position 0 on $procdff$5360 ($dff) from module fpu_mul.
Setting constant 0-bit at position 1 on $procdff$5360 ($dff) from module fpu_mul.
Adding SRST signal on $procdff$5399 ($dff) from module pre_norm (D = \exp_large, Q = \exp_dn_out, rval = 8'00000000).

11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_sub27..
Finding unused cells or wires in module \b_left_shifter..
Finding unused cells or wires in module \b_left_shifter_new..
Finding unused cells or wires in module \b_right_shifter..
Finding unused cells or wires in module \b_right_shifter_new..
Finding unused cells or wires in module \bgm..
Finding unused cells or wires in module \delay5..
Finding unused cells or wires in module \except..
Finding unused cells or wires in module \fpu_add..
Finding unused cells or wires in module \fpu_mul..
Finding unused cells or wires in module \mul_r2..
Finding unused cells or wires in module \post_norm..
Finding unused cells or wires in module \pre_norm..
Finding unused cells or wires in module \pre_norm_fmul..
Finding unused cells or wires in module \pri_encoder..
Removed 1 unused cells and 1197 unused wires.
<suppressed ~4 debug messages>

11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_sub27.
Optimizing module b_left_shifter.
Optimizing module b_left_shifter_new.
Optimizing module b_right_shifter.
Optimizing module b_right_shifter_new.
Optimizing module bgm.
Optimizing module delay5.
Optimizing module except.
Optimizing module fpu_add.
Optimizing module fpu_mul.
Optimizing module mul_r2.
Optimizing module post_norm.
Optimizing module pre_norm.
Optimizing module pre_norm_fmul.
Optimizing module pri_encoder.

11.9. Rerunning OPT passes. (Maybe there is more to do..)

11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_sub27..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_left_shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_left_shifter_new..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_right_shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_right_shifter_new..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \bgm..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \delay5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \except..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fpu_add..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fpu_mul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mul_r2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \post_norm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pre_norm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pre_norm_fmul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pri_encoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~56 debug messages>

11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_sub27.
  Optimizing cells in module \b_left_shifter.
  Optimizing cells in module \b_left_shifter_new.
  Optimizing cells in module \b_right_shifter.
  Optimizing cells in module \b_right_shifter_new.
  Optimizing cells in module \bgm.
  Optimizing cells in module \delay5.
  Optimizing cells in module \except.
  Optimizing cells in module \fpu_add.
  Optimizing cells in module \fpu_mul.
  Optimizing cells in module \mul_r2.
  Optimizing cells in module \post_norm.
  Optimizing cells in module \pre_norm.
  Optimizing cells in module \pre_norm_fmul.
  Optimizing cells in module \pri_encoder.
Performed a total of 0 changes.

11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_sub27'.
Finding identical cells in module `\b_left_shifter'.
Finding identical cells in module `\b_left_shifter_new'.
Finding identical cells in module `\b_right_shifter'.
Finding identical cells in module `\b_right_shifter_new'.
Finding identical cells in module `\bgm'.
Finding identical cells in module `\delay5'.
Finding identical cells in module `\except'.
Finding identical cells in module `\fpu_add'.
Finding identical cells in module `\fpu_mul'.
Finding identical cells in module `\mul_r2'.
Finding identical cells in module `\post_norm'.
Finding identical cells in module `\pre_norm'.
Finding identical cells in module `\pre_norm_fmul'.
Finding identical cells in module `\pri_encoder'.
Removed a total of 0 cells.

11.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$5323 ($dff) from module fpu_add.
Setting constant 0-bit at position 1 on $procdff$5323 ($dff) from module fpu_add.
Setting constant 0-bit at position 0 on $procdff$5325 ($dff) from module fpu_add.
Setting constant 0-bit at position 1 on $procdff$5325 ($dff) from module fpu_add.
Setting constant 0-bit at position 2 on $procdff$5325 ($dff) from module fpu_add.
Setting constant 0-bit at position 0 on $procdff$5350 ($dff) from module fpu_add.
Setting constant 0-bit at position 0 on $procdff$5361 ($dff) from module fpu_mul.
Setting constant 0-bit at position 1 on $procdff$5361 ($dff) from module fpu_mul.
Setting constant 0-bit at position 0 on $procdff$5363 ($dff) from module fpu_mul.
Setting constant 1-bit at position 1 on $procdff$5363 ($dff) from module fpu_mul.
Setting constant 0-bit at position 2 on $procdff$5363 ($dff) from module fpu_mul.

11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_sub27..
Finding unused cells or wires in module \b_left_shifter..
Finding unused cells or wires in module \b_left_shifter_new..
Finding unused cells or wires in module \b_right_shifter..
Finding unused cells or wires in module \b_right_shifter_new..
Finding unused cells or wires in module \bgm..
Finding unused cells or wires in module \delay5..
Finding unused cells or wires in module \except..
Finding unused cells or wires in module \fpu_add..
Finding unused cells or wires in module \fpu_mul..
Finding unused cells or wires in module \mul_r2..
Finding unused cells or wires in module \post_norm..
Finding unused cells or wires in module \pre_norm..
Finding unused cells or wires in module \pre_norm_fmul..
Finding unused cells or wires in module \pri_encoder..

11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_sub27.
Optimizing module b_left_shifter.
Optimizing module b_left_shifter_new.
Optimizing module b_right_shifter.
Optimizing module b_right_shifter_new.
Optimizing module bgm.
Optimizing module delay5.
Optimizing module except.
Optimizing module fpu_add.
<suppressed ~3 debug messages>
Optimizing module fpu_mul.
<suppressed ~2 debug messages>
Optimizing module mul_r2.
Optimizing module post_norm.
Optimizing module pre_norm.
Optimizing module pre_norm_fmul.
Optimizing module pri_encoder.

11.16. Rerunning OPT passes. (Maybe there is more to do..)

11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_sub27..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_left_shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_left_shifter_new..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_right_shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_right_shifter_new..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \bgm..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \delay5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \except..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fpu_add..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fpu_mul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mul_r2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \post_norm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pre_norm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pre_norm_fmul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pri_encoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~54 debug messages>

11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_sub27.
  Optimizing cells in module \b_left_shifter.
  Optimizing cells in module \b_left_shifter_new.
  Optimizing cells in module \b_right_shifter.
  Optimizing cells in module \b_right_shifter_new.
  Optimizing cells in module \bgm.
  Optimizing cells in module \delay5.
  Optimizing cells in module \except.
  Optimizing cells in module \fpu_add.
  Optimizing cells in module \fpu_mul.
  Optimizing cells in module \mul_r2.
  Optimizing cells in module \post_norm.
  Optimizing cells in module \pre_norm.
  Optimizing cells in module \pre_norm_fmul.
  Optimizing cells in module \pri_encoder.
Performed a total of 0 changes.

11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_sub27'.
Finding identical cells in module `\b_left_shifter'.
Finding identical cells in module `\b_left_shifter_new'.
Finding identical cells in module `\b_right_shifter'.
Finding identical cells in module `\b_right_shifter_new'.
Finding identical cells in module `\bgm'.
Finding identical cells in module `\delay5'.
Finding identical cells in module `\except'.
Finding identical cells in module `\fpu_add'.
<suppressed ~3 debug messages>
Finding identical cells in module `\fpu_mul'.
<suppressed ~3 debug messages>
Finding identical cells in module `\mul_r2'.
Finding identical cells in module `\post_norm'.
Finding identical cells in module `\pre_norm'.
Finding identical cells in module `\pre_norm_fmul'.
Finding identical cells in module `\pri_encoder'.
Removed a total of 2 cells.

11.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$5324 ($dff) from module fpu_add.
Setting constant 0-bit at position 1 on $procdff$5324 ($dff) from module fpu_add.
Setting constant 0-bit at position 0 on $procdff$5326 ($dff) from module fpu_add.
Setting constant 0-bit at position 1 on $procdff$5326 ($dff) from module fpu_add.
Setting constant 0-bit at position 2 on $procdff$5326 ($dff) from module fpu_add.
Setting constant 0-bit at position 0 on $procdff$5362 ($dff) from module fpu_mul.
Setting constant 0-bit at position 1 on $procdff$5362 ($dff) from module fpu_mul.
Setting constant 0-bit at position 0 on $procdff$5364 ($dff) from module fpu_mul.
Setting constant 1-bit at position 1 on $procdff$5364 ($dff) from module fpu_mul.
Setting constant 0-bit at position 2 on $procdff$5364 ($dff) from module fpu_mul.

11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_sub27..
Finding unused cells or wires in module \b_left_shifter..
Finding unused cells or wires in module \b_left_shifter_new..
Finding unused cells or wires in module \b_right_shifter..
Finding unused cells or wires in module \b_right_shifter_new..
Finding unused cells or wires in module \bgm..
Finding unused cells or wires in module \delay5..
Finding unused cells or wires in module \except..
Finding unused cells or wires in module \fpu_add..
Finding unused cells or wires in module \fpu_mul..
Finding unused cells or wires in module \mul_r2..
Finding unused cells or wires in module \post_norm..
Finding unused cells or wires in module \pre_norm..
Finding unused cells or wires in module \pre_norm_fmul..
Finding unused cells or wires in module \pri_encoder..
Removed 2 unused cells and 6 unused wires.
<suppressed ~4 debug messages>

11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_sub27.
Optimizing module b_left_shifter.
Optimizing module b_left_shifter_new.
Optimizing module b_right_shifter.
Optimizing module b_right_shifter_new.
Optimizing module bgm.
Optimizing module delay5.
Optimizing module except.
Optimizing module fpu_add.
Optimizing module fpu_mul.
<suppressed ~10 debug messages>
Optimizing module mul_r2.
Optimizing module post_norm.
Optimizing module pre_norm.
Optimizing module pre_norm_fmul.
Optimizing module pri_encoder.

11.23. Rerunning OPT passes. (Maybe there is more to do..)

11.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_sub27..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_left_shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_left_shifter_new..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_right_shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_right_shifter_new..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \bgm..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \delay5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \except..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fpu_add..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fpu_mul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mul_r2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \post_norm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pre_norm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pre_norm_fmul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pri_encoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~54 debug messages>

11.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_sub27.
  Optimizing cells in module \b_left_shifter.
  Optimizing cells in module \b_left_shifter_new.
  Optimizing cells in module \b_right_shifter.
  Optimizing cells in module \b_right_shifter_new.
  Optimizing cells in module \bgm.
  Optimizing cells in module \delay5.
  Optimizing cells in module \except.
  Optimizing cells in module \fpu_add.
  Optimizing cells in module \fpu_mul.
  Optimizing cells in module \mul_r2.
  Optimizing cells in module \post_norm.
  Optimizing cells in module \pre_norm.
  Optimizing cells in module \pre_norm_fmul.
  Optimizing cells in module \pri_encoder.
Performed a total of 0 changes.

11.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_sub27'.
Finding identical cells in module `\b_left_shifter'.
Finding identical cells in module `\b_left_shifter_new'.
Finding identical cells in module `\b_right_shifter'.
Finding identical cells in module `\b_right_shifter_new'.
Finding identical cells in module `\bgm'.
Finding identical cells in module `\delay5'.
Finding identical cells in module `\except'.
Finding identical cells in module `\fpu_add'.
Finding identical cells in module `\fpu_mul'.
<suppressed ~6 debug messages>
Finding identical cells in module `\mul_r2'.
Finding identical cells in module `\post_norm'.
Finding identical cells in module `\pre_norm'.
Finding identical cells in module `\pre_norm_fmul'.
Finding identical cells in module `\pri_encoder'.
Removed a total of 2 cells.

11.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$5327 ($dff) from module fpu_add.
Setting constant 0-bit at position 1 on $procdff$5327 ($dff) from module fpu_add.
Setting constant 0-bit at position 2 on $procdff$5327 ($dff) from module fpu_add.
Setting constant 0-bit at position 0 on $procdff$5365 ($dff) from module fpu_mul.
Setting constant 1-bit at position 1 on $procdff$5365 ($dff) from module fpu_mul.
Setting constant 0-bit at position 2 on $procdff$5365 ($dff) from module fpu_mul.
Setting constant 0-bit at position 0 on $procdff$5386 ($dff) from module fpu_mul.

11.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_sub27..
Finding unused cells or wires in module \b_left_shifter..
Finding unused cells or wires in module \b_left_shifter_new..
Finding unused cells or wires in module \b_right_shifter..
Finding unused cells or wires in module \b_right_shifter_new..
Finding unused cells or wires in module \bgm..
Finding unused cells or wires in module \delay5..
Finding unused cells or wires in module \except..
Finding unused cells or wires in module \fpu_add..
Finding unused cells or wires in module \fpu_mul..
Finding unused cells or wires in module \mul_r2..
Finding unused cells or wires in module \post_norm..
Finding unused cells or wires in module \pre_norm..
Finding unused cells or wires in module \pre_norm_fmul..
Finding unused cells or wires in module \pri_encoder..
Removed 1 unused cells and 12 unused wires.
<suppressed ~2 debug messages>

11.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_sub27.
Optimizing module b_left_shifter.
Optimizing module b_left_shifter_new.
Optimizing module b_right_shifter.
Optimizing module b_right_shifter_new.
Optimizing module bgm.
Optimizing module delay5.
Optimizing module except.
Optimizing module fpu_add.
<suppressed ~2 debug messages>
Optimizing module fpu_mul.
<suppressed ~18 debug messages>
Optimizing module mul_r2.
Optimizing module post_norm.
Optimizing module pre_norm.
Optimizing module pre_norm_fmul.
Optimizing module pri_encoder.

11.30. Rerunning OPT passes. (Maybe there is more to do..)

11.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_sub27..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_left_shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_left_shifter_new..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_right_shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_right_shifter_new..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \bgm..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \delay5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \except..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fpu_add..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fpu_mul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mul_r2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \post_norm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pre_norm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pre_norm_fmul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pri_encoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~54 debug messages>

11.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_sub27.
  Optimizing cells in module \b_left_shifter.
  Optimizing cells in module \b_left_shifter_new.
  Optimizing cells in module \b_right_shifter.
  Optimizing cells in module \b_right_shifter_new.
  Optimizing cells in module \bgm.
  Optimizing cells in module \delay5.
  Optimizing cells in module \except.
  Optimizing cells in module \fpu_add.
  Optimizing cells in module \fpu_mul.
  Optimizing cells in module \mul_r2.
  Optimizing cells in module \post_norm.
  Optimizing cells in module \pre_norm.
  Optimizing cells in module \pre_norm_fmul.
  Optimizing cells in module \pri_encoder.
Performed a total of 0 changes.

11.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_sub27'.
Finding identical cells in module `\b_left_shifter'.
Finding identical cells in module `\b_left_shifter_new'.
Finding identical cells in module `\b_right_shifter'.
Finding identical cells in module `\b_right_shifter_new'.
Finding identical cells in module `\bgm'.
Finding identical cells in module `\delay5'.
Finding identical cells in module `\except'.
Finding identical cells in module `\fpu_add'.
Finding identical cells in module `\fpu_mul'.
Finding identical cells in module `\mul_r2'.
Finding identical cells in module `\post_norm'.
Finding identical cells in module `\pre_norm'.
Finding identical cells in module `\pre_norm_fmul'.
Finding identical cells in module `\pri_encoder'.
Removed a total of 0 cells.

11.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$5387 ($dff) from module fpu_mul.

11.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_sub27..
Finding unused cells or wires in module \b_left_shifter..
Finding unused cells or wires in module \b_left_shifter_new..
Finding unused cells or wires in module \b_right_shifter..
Finding unused cells or wires in module \b_right_shifter_new..
Finding unused cells or wires in module \bgm..
Finding unused cells or wires in module \delay5..
Finding unused cells or wires in module \except..
Finding unused cells or wires in module \fpu_add..
Finding unused cells or wires in module \fpu_mul..
Finding unused cells or wires in module \mul_r2..
Finding unused cells or wires in module \post_norm..
Finding unused cells or wires in module \pre_norm..
Finding unused cells or wires in module \pre_norm_fmul..
Finding unused cells or wires in module \pri_encoder..
Removed 3 unused cells and 20 unused wires.
<suppressed ~5 debug messages>

11.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_sub27.
Optimizing module b_left_shifter.
Optimizing module b_left_shifter_new.
Optimizing module b_right_shifter.
Optimizing module b_right_shifter_new.
Optimizing module bgm.
Optimizing module delay5.
Optimizing module except.
Optimizing module fpu_add.
Optimizing module fpu_mul.
Optimizing module mul_r2.
Optimizing module post_norm.
Optimizing module pre_norm.
Optimizing module pre_norm_fmul.
Optimizing module pri_encoder.

11.37. Rerunning OPT passes. (Maybe there is more to do..)

11.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_sub27..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_left_shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_left_shifter_new..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_right_shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_right_shifter_new..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \bgm..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \delay5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \except..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fpu_add..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fpu_mul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mul_r2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \post_norm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pre_norm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pre_norm_fmul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pri_encoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~54 debug messages>

11.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_sub27.
  Optimizing cells in module \b_left_shifter.
  Optimizing cells in module \b_left_shifter_new.
  Optimizing cells in module \b_right_shifter.
  Optimizing cells in module \b_right_shifter_new.
  Optimizing cells in module \bgm.
  Optimizing cells in module \delay5.
  Optimizing cells in module \except.
  Optimizing cells in module \fpu_add.
  Optimizing cells in module \fpu_mul.
  Optimizing cells in module \mul_r2.
  Optimizing cells in module \post_norm.
  Optimizing cells in module \pre_norm.
  Optimizing cells in module \pre_norm_fmul.
  Optimizing cells in module \pri_encoder.
Performed a total of 0 changes.

11.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_sub27'.
Finding identical cells in module `\b_left_shifter'.
Finding identical cells in module `\b_left_shifter_new'.
Finding identical cells in module `\b_right_shifter'.
Finding identical cells in module `\b_right_shifter_new'.
Finding identical cells in module `\bgm'.
Finding identical cells in module `\delay5'.
Finding identical cells in module `\except'.
Finding identical cells in module `\fpu_add'.
Finding identical cells in module `\fpu_mul'.
Finding identical cells in module `\mul_r2'.
Finding identical cells in module `\post_norm'.
Finding identical cells in module `\pre_norm'.
Finding identical cells in module `\pre_norm_fmul'.
Finding identical cells in module `\pri_encoder'.
Removed a total of 0 cells.

11.41. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$5390 ($dff) from module fpu_mul.

11.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_sub27..
Finding unused cells or wires in module \b_left_shifter..
Finding unused cells or wires in module \b_left_shifter_new..
Finding unused cells or wires in module \b_right_shifter..
Finding unused cells or wires in module \b_right_shifter_new..
Finding unused cells or wires in module \bgm..
Finding unused cells or wires in module \delay5..
Finding unused cells or wires in module \except..
Finding unused cells or wires in module \fpu_add..
Finding unused cells or wires in module \fpu_mul..
Finding unused cells or wires in module \mul_r2..
Finding unused cells or wires in module \post_norm..
Finding unused cells or wires in module \pre_norm..
Finding unused cells or wires in module \pre_norm_fmul..
Finding unused cells or wires in module \pri_encoder..

11.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_sub27.
Optimizing module b_left_shifter.
Optimizing module b_left_shifter_new.
Optimizing module b_right_shifter.
Optimizing module b_right_shifter_new.
Optimizing module bgm.
Optimizing module delay5.
Optimizing module except.
Optimizing module fpu_add.
Optimizing module fpu_mul.
Optimizing module mul_r2.
Optimizing module post_norm.
Optimizing module pre_norm.
Optimizing module pre_norm_fmul.
Optimizing module pri_encoder.

11.44. Rerunning OPT passes. (Maybe there is more to do..)

11.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_sub27..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_left_shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_left_shifter_new..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_right_shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_right_shifter_new..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \bgm..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \delay5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \except..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fpu_add..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fpu_mul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mul_r2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \post_norm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pre_norm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pre_norm_fmul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pri_encoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~54 debug messages>

11.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_sub27.
  Optimizing cells in module \b_left_shifter.
  Optimizing cells in module \b_left_shifter_new.
  Optimizing cells in module \b_right_shifter.
  Optimizing cells in module \b_right_shifter_new.
  Optimizing cells in module \bgm.
  Optimizing cells in module \delay5.
  Optimizing cells in module \except.
  Optimizing cells in module \fpu_add.
  Optimizing cells in module \fpu_mul.
  Optimizing cells in module \mul_r2.
  Optimizing cells in module \post_norm.
  Optimizing cells in module \pre_norm.
  Optimizing cells in module \pre_norm_fmul.
  Optimizing cells in module \pri_encoder.
Performed a total of 0 changes.

11.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_sub27'.
Finding identical cells in module `\b_left_shifter'.
Finding identical cells in module `\b_left_shifter_new'.
Finding identical cells in module `\b_right_shifter'.
Finding identical cells in module `\b_right_shifter_new'.
Finding identical cells in module `\bgm'.
Finding identical cells in module `\delay5'.
Finding identical cells in module `\except'.
Finding identical cells in module `\fpu_add'.
Finding identical cells in module `\fpu_mul'.
Finding identical cells in module `\mul_r2'.
Finding identical cells in module `\post_norm'.
Finding identical cells in module `\pre_norm'.
Finding identical cells in module `\pre_norm_fmul'.
Finding identical cells in module `\pri_encoder'.
Removed a total of 0 cells.

11.48. Executing OPT_DFF pass (perform DFF optimizations).

11.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_sub27..
Finding unused cells or wires in module \b_left_shifter..
Finding unused cells or wires in module \b_left_shifter_new..
Finding unused cells or wires in module \b_right_shifter..
Finding unused cells or wires in module \b_right_shifter_new..
Finding unused cells or wires in module \bgm..
Finding unused cells or wires in module \delay5..
Finding unused cells or wires in module \except..
Finding unused cells or wires in module \fpu_add..
Finding unused cells or wires in module \fpu_mul..
Finding unused cells or wires in module \mul_r2..
Finding unused cells or wires in module \post_norm..
Finding unused cells or wires in module \pre_norm..
Finding unused cells or wires in module \pre_norm_fmul..
Finding unused cells or wires in module \pri_encoder..

11.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_sub27.
Optimizing module b_left_shifter.
Optimizing module b_left_shifter_new.
Optimizing module b_right_shifter.
Optimizing module b_right_shifter_new.
Optimizing module bgm.
Optimizing module delay5.
Optimizing module except.
Optimizing module fpu_add.
Optimizing module fpu_mul.
Optimizing module mul_r2.
Optimizing module post_norm.
Optimizing module pre_norm.
Optimizing module pre_norm_fmul.
Optimizing module pri_encoder.

11.51. Finished OPT passes. (There is nothing left to do.)

12. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 28) from port A of cell add_sub27.$add$bgm.v:2656$1362 ($add).
Removed top 1 bits (of 28) from port B of cell add_sub27.$add$bgm.v:2656$1362 ($add).
Removed top 1 bits (of 28) from port A of cell add_sub27.$sub$bgm.v:2656$1363 ($sub).
Removed top 1 bits (of 28) from port B of cell add_sub27.$sub$bgm.v:2656$1363 ($sub).
Removed top 1 bits (of 6) from port B of cell b_left_shifter.$procmux$1391_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_left_shifter.$procmux$1386_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_left_shifter.$procmux$1390_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell b_left_shifter.$procmux$1414_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_left_shifter.$procmux$1385_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell b_left_shifter.$procmux$1413_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell b_left_shifter.$procmux$1412_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell b_left_shifter.$procmux$1411_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell b_left_shifter.$procmux$1410_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell b_left_shifter.$procmux$1409_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_left_shifter.$procmux$1384_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell b_left_shifter.$procmux$1408_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell b_left_shifter.$procmux$1407_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_left_shifter.$procmux$1389_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell b_left_shifter.$procmux$1406_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell b_left_shifter.$procmux$1405_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell b_left_shifter.$procmux$1404_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell b_left_shifter.$procmux$1403_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell b_left_shifter.$procmux$1402_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell b_left_shifter.$procmux$1401_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell b_left_shifter.$procmux$1400_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_left_shifter.$procmux$1388_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_left_shifter.$procmux$1399_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_left_shifter.$procmux$1398_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_left_shifter.$procmux$1397_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_left_shifter.$procmux$1396_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_left_shifter.$procmux$1395_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_left_shifter.$procmux$1394_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_left_shifter.$procmux$1393_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_left_shifter.$procmux$1387_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_left_shifter.$procmux$1392_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_left_shifter_new.$procmux$1445_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_left_shifter_new.$procmux$1450_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_left_shifter_new.$procmux$1449_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_left_shifter_new.$procmux$1448_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_left_shifter_new.$procmux$1444_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_left_shifter_new.$procmux$1447_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_left_shifter_new.$procmux$1443_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_left_shifter_new.$procmux$1446_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell b_left_shifter_new.$procmux$1462_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell b_left_shifter_new.$procmux$1460_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell b_left_shifter_new.$procmux$1459_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell b_left_shifter_new.$procmux$1464_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell b_left_shifter_new.$procmux$1463_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell b_left_shifter_new.$procmux$1461_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell b_left_shifter_new.$procmux$1473_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell b_left_shifter_new.$procmux$1472_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell b_left_shifter_new.$procmux$1471_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell b_left_shifter_new.$procmux$1470_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell b_left_shifter_new.$procmux$1469_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell b_left_shifter_new.$procmux$1468_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell b_left_shifter_new.$procmux$1467_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell b_left_shifter_new.$procmux$1466_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_left_shifter_new.$procmux$1457_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_left_shifter_new.$procmux$1456_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_left_shifter_new.$procmux$1455_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_left_shifter_new.$procmux$1454_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_left_shifter_new.$procmux$1458_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_left_shifter_new.$procmux$1451_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_left_shifter_new.$procmux$1453_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_left_shifter_new.$procmux$1452_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell b_left_shifter_new.$procmux$1465_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell b_right_shifter.$procmux$1514_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell b_right_shifter.$procmux$1513_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell b_right_shifter.$procmux$1512_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell b_right_shifter.$procmux$1511_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell b_right_shifter.$procmux$1510_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_right_shifter.$procmux$1509_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_right_shifter.$procmux$1508_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_right_shifter.$procmux$1507_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_right_shifter.$procmux$1506_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_right_shifter.$procmux$1505_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_right_shifter.$procmux$1504_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_right_shifter.$procmux$1503_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_right_shifter.$procmux$1502_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_right_shifter.$procmux$1501_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_right_shifter.$procmux$1500_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_right_shifter.$procmux$1499_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_right_shifter.$procmux$1498_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_right_shifter.$procmux$1497_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_right_shifter.$procmux$1496_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_right_shifter.$procmux$1495_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell b_right_shifter.$procmux$1494_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell b_right_shifter.$procmux$1524_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell b_right_shifter.$procmux$1523_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell b_right_shifter.$procmux$1522_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell b_right_shifter.$procmux$1521_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell b_right_shifter.$procmux$1520_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell b_right_shifter.$procmux$1519_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell b_right_shifter.$procmux$1518_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell b_right_shifter.$procmux$1517_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell b_right_shifter.$procmux$1516_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell b_right_shifter.$procmux$1515_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell b_right_shifter_new.$procmux$1543_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell b_right_shifter_new.$procmux$1542_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell b_right_shifter_new.$procmux$1541_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell b_right_shifter_new.$procmux$1540_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell b_right_shifter_new.$procmux$1546_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell b_right_shifter_new.$procmux$1545_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell b_right_shifter_new.$procmux$1544_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell b_right_shifter_new.$procmux$1554_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell b_right_shifter_new.$procmux$1553_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell b_right_shifter_new.$procmux$1552_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell b_right_shifter_new.$procmux$1551_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell b_right_shifter_new.$procmux$1550_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell b_right_shifter_new.$procmux$1549_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell b_right_shifter_new.$procmux$1548_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell b_right_shifter_new.$procmux$1547_CMP0 ($eq).
Removed top 8 bits (of 31) from mux cell fpu_add.$ternary$bgm.v:2269$1172 ($mux).
Removed top 8 bits (of 31) from wire fpu_add.out_fixed.
Removed top 8 bits (of 31) from mux cell fpu_mul.$ternary$bgm.v:793$83 ($mux).
Removed top 8 bits (of 31) from wire fpu_mul.out_fixed.
Removed top 1 bits (of 3) from port B of cell post_norm.$eq$bgm.v:1294$375 ($eq).
Removed top 1 bits (of 3) from port B of cell post_norm.$eq$bgm.v:1295$376 ($eq).
Removed top 1 bits (of 2) from port B of cell post_norm.$eq$bgm.v:1325$399 ($eq).
Removed top 1 bits (of 24) from port A of cell post_norm.$add$bgm.v:1339$409 ($add).
Removed top 23 bits (of 24) from port B of cell post_norm.$add$bgm.v:1339$409 ($add).
Removed top 7 bits (of 8) from mux cell post_norm.$ternary$bgm.v:1342$410 ($mux).
Removed top 1 bits (of 8) from port B of cell post_norm.$lt$bgm.v:1343$412 ($lt).
Removed top 1 bits (of 9) from port A of cell post_norm.$sub$bgm.v:1350$436 ($sub).
Removed top 4 bits (of 9) from port B of cell post_norm.$sub$bgm.v:1350$436 ($sub).
Removed top 6 bits (of 8) from port B of cell post_norm.$add$bgm.v:1351$437 ($add).
Removed top 3 bits (of 8) from port A of cell post_norm.$add$bgm.v:1352$438 ($add).
Removed top 3 bits (of 8) from port A of cell post_norm.$sub$bgm.v:1353$439 ($sub).
Removed top 3 bits (of 8) from port B of cell post_norm.$gt$bgm.v:1356$445 ($gt).
Removed top 1 bits (of 8) from port B of cell post_norm.$sub$bgm.v:1358$447 ($sub).
Removed top 5 bits (of 6) from port B of cell post_norm.$sub$bgm.v:1420$519 ($sub).
Removed top 1 bits (of 6) from port B of cell post_norm.$sub$bgm.v:1421$520 ($sub).
Removed top 7 bits (of 8) from port B of cell post_norm.$add$bgm.v:1422$521 ($add).
Removed top 7 bits (of 8) from port B of cell post_norm.$sub$bgm.v:1423$522 ($sub).
Removed top 1 bits (of 9) from port A of cell post_norm.$add$bgm.v:1424$523 ($add).
Removed top 8 bits (of 9) from port B of cell post_norm.$add$bgm.v:1424$523 ($add).
Removed top 1 bits (of 9) from port A of cell post_norm.$sub$bgm.v:1425$524 ($sub).
Removed top 8 bits (of 9) from port B of cell post_norm.$sub$bgm.v:1425$524 ($sub).
Removed top 7 bits (of 8) from port B of cell post_norm.$sub$bgm.v:1426$525 ($sub).
Removed top 3 bits (of 9) from port B of cell post_norm.$sub$bgm.v:1428$526 ($sub).
Removed top 2 bits (of 8) from port B of cell post_norm.$sub$bgm.v:1430$527 ($sub).
Removed top 2 bits (of 8) from port B of cell post_norm.$sub$bgm.v:1431$528 ($sub).
Removed top 2 bits (of 8) from port B of cell post_norm.$sub$bgm.v:1441$546 ($sub).
Removed top 2 bits (of 7) from port A of cell post_norm.$add$bgm.v:1455$556 ($add).
Removed top 1 bits (of 7) from port B of cell post_norm.$add$bgm.v:1455$556 ($add).
Removed top 3 bits (of 8) from port B of cell post_norm.$sub$bgm.v:1456$557 ($sub).
Removed top 2 bits (of 7) from port A of cell post_norm.$sub$bgm.v:1457$558 ($sub).
Removed top 1 bits (of 7) from port B of cell post_norm.$sub$bgm.v:1457$558 ($sub).
Removed top 1 bits (of 9) from port B of cell post_norm.$add$bgm.v:1460$559 ($add).
Removed top 1 bits (of 8) from port B of cell post_norm.$sub$bgm.v:1462$560 ($sub).
Removed top 1 bits (of 8) from port B of cell post_norm.$lt$bgm.v:1470$577 ($lt).
Removed top 1 bits (of 6) from port B of cell post_norm.$gt$bgm.v:1490$608 ($gt).
Removed top 3 bits (of 8) from port B of cell post_norm.$lt$bgm.v:1552$701 ($lt).
Removed top 1 bits (of 8) from port B of cell post_norm.$ne$bgm.v:1569$723 ($ne).
Removed top 1 bits (of 9) from port B of cell post_norm.$gt$bgm.v:1571$730 ($gt).
Removed top 3 bits (of 8) from port B of cell post_norm.$gt$bgm.v:1638$845 ($gt).
Removed top 1 bits (of 6) from port B of cell post_norm.$lt$bgm.v:1638$847 ($lt).
Removed top 3 bits (of 8) from port B of cell post_norm.$lt$bgm.v:1639$849 ($lt).
Removed top 1 bits (of 8) from port B of cell post_norm.$lt$bgm.v:1642$868 ($lt).
Removed top 2 bits (of 8) from port B of cell post_norm.$gt$bgm.v:1642$870 ($gt).
Removed top 2 bits (of 7) from port B of cell post_norm.$lt$bgm.v:1649$885 ($lt).
Removed top 7 bits (of 8) from port B of cell post_norm.$eq$bgm.v:1649$887 ($eq).
Removed top 7 bits (of 8) from wire post_norm.f2i_emin.
Removed top 1 bits (of 5) from port B of cell pre_norm.$procmux$1581_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell pre_norm.$procmux$1580_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell pre_norm.$procmux$1583_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell pre_norm.$procmux$1582_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell pre_norm.$procmux$1587_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell pre_norm.$procmux$1586_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell pre_norm.$procmux$1585_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell pre_norm.$procmux$1588_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell pre_norm.$procmux$1584_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell pre_norm.$procmux$1590_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell pre_norm.$procmux$1589_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell pre_norm.$procmux$1599_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell pre_norm.$procmux$1594_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell pre_norm.$procmux$1593_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell pre_norm.$procmux$1592_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell pre_norm.$procmux$1591_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell pre_norm.$procmux$1604_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell pre_norm.$procmux$1603_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell pre_norm.$sub$bgm.v:2424$1241 ($sub).
Removed top 3 bits (of 8) from port B of cell pre_norm.$gt$bgm.v:2443$1256 ($gt).
Removed top 1 bits (of 2) from port B of cell pre_norm_fmul.$procmux$1617_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell pre_norm_fmul.$eq$bgm.v:1078$289 ($eq).
Removed top 1 bits (of 9) from port A of cell pre_norm_fmul.$sub$bgm.v:1107$304 ($sub).
Removed top 1 bits (of 9) from port B of cell pre_norm_fmul.$sub$bgm.v:1107$304 ($sub).
Removed top 1 bits (of 9) from port A of cell pre_norm_fmul.$add$bgm.v:1107$305 ($add).
Removed top 1 bits (of 9) from port B of cell pre_norm_fmul.$add$bgm.v:1107$305 ($add).
Removed top 2 bits (of 9) from port B of cell pre_norm_fmul.$add$bgm.v:1108$307 ($add).
Removed top 2 bits (of 9) from port B of cell pre_norm_fmul.$sub$bgm.v:1108$308 ($sub).
Removed top 7 bits (of 8) from port B of cell pre_norm_fmul.$add$bgm.v:1109$310 ($add).
Removed top 1 bits (of 8) from port A of cell pre_norm_fmul.$sub$bgm.v:1110$311 ($sub).
Removed top 7 bits (of 8) from port B of cell pre_norm_fmul.$add$bgm.v:1111$312 ($add).
Removed top 7 bits (of 8) from port B of cell pre_norm_fmul.$sub$bgm.v:1111$313 ($sub).
Removed top 1 bits (of 8) from port B of cell pre_norm_fmul.$lt$bgm.v:1126$338 ($lt).
Removed top 1 bits (of 8) from port B of cell pre_norm_fmul.$eq$bgm.v:1129$360 ($eq).
Removed top 1 bits (of 2) from port B of cell pri_encoder.$eq$bgm.v:1691$943 ($eq).
Removed top 2 bits (of 3) from port B of cell pri_encoder.$eq$bgm.v:1693$944 ($eq).
Removed top 3 bits (of 4) from port B of cell pri_encoder.$eq$bgm.v:1695$945 ($eq).
Removed top 4 bits (of 5) from port B of cell pri_encoder.$eq$bgm.v:1697$946 ($eq).
Removed top 5 bits (of 6) from port B of cell pri_encoder.$eq$bgm.v:1699$947 ($eq).
Removed top 6 bits (of 7) from port B of cell pri_encoder.$eq$bgm.v:1701$948 ($eq).
Removed top 7 bits (of 8) from port B of cell pri_encoder.$eq$bgm.v:1703$949 ($eq).
Removed top 8 bits (of 9) from port B of cell pri_encoder.$eq$bgm.v:1705$950 ($eq).
Removed top 9 bits (of 10) from port B of cell pri_encoder.$eq$bgm.v:1707$951 ($eq).
Removed top 10 bits (of 11) from port B of cell pri_encoder.$eq$bgm.v:1709$952 ($eq).
Removed top 11 bits (of 12) from port B of cell pri_encoder.$eq$bgm.v:1711$953 ($eq).
Removed top 12 bits (of 13) from port B of cell pri_encoder.$eq$bgm.v:1713$954 ($eq).
Removed top 13 bits (of 14) from port B of cell pri_encoder.$eq$bgm.v:1715$955 ($eq).
Removed top 14 bits (of 15) from port B of cell pri_encoder.$eq$bgm.v:1717$956 ($eq).
Removed top 15 bits (of 16) from port B of cell pri_encoder.$eq$bgm.v:1719$957 ($eq).
Removed top 16 bits (of 17) from port B of cell pri_encoder.$eq$bgm.v:1721$958 ($eq).
Removed top 17 bits (of 18) from port B of cell pri_encoder.$eq$bgm.v:1723$959 ($eq).
Removed top 18 bits (of 19) from port B of cell pri_encoder.$eq$bgm.v:1725$960 ($eq).
Removed top 19 bits (of 20) from port B of cell pri_encoder.$eq$bgm.v:1727$961 ($eq).
Removed top 20 bits (of 21) from port B of cell pri_encoder.$eq$bgm.v:1729$962 ($eq).
Removed top 21 bits (of 22) from port B of cell pri_encoder.$eq$bgm.v:1731$963 ($eq).
Removed top 22 bits (of 23) from port B of cell pri_encoder.$eq$bgm.v:1733$964 ($eq).
Removed top 23 bits (of 24) from port B of cell pri_encoder.$eq$bgm.v:1735$965 ($eq).
Removed top 24 bits (of 25) from port B of cell pri_encoder.$eq$bgm.v:1737$966 ($eq).
Removed top 25 bits (of 26) from port B of cell pri_encoder.$eq$bgm.v:1739$967 ($eq).
Removed top 26 bits (of 27) from port B of cell pri_encoder.$eq$bgm.v:1741$968 ($eq).
Removed top 27 bits (of 28) from port B of cell pri_encoder.$eq$bgm.v:1743$969 ($eq).
Removed top 28 bits (of 29) from port B of cell pri_encoder.$eq$bgm.v:1745$970 ($eq).
Removed top 29 bits (of 30) from port B of cell pri_encoder.$eq$bgm.v:1747$971 ($eq).
Removed top 30 bits (of 31) from port B of cell pri_encoder.$eq$bgm.v:1749$972 ($eq).
Removed top 31 bits (of 32) from port B of cell pri_encoder.$eq$bgm.v:1751$973 ($eq).
Removed top 32 bits (of 33) from port B of cell pri_encoder.$eq$bgm.v:1753$974 ($eq).
Removed top 33 bits (of 34) from port B of cell pri_encoder.$eq$bgm.v:1755$975 ($eq).
Removed top 34 bits (of 35) from port B of cell pri_encoder.$eq$bgm.v:1757$976 ($eq).
Removed top 35 bits (of 36) from port B of cell pri_encoder.$eq$bgm.v:1759$977 ($eq).
Removed top 36 bits (of 37) from port B of cell pri_encoder.$eq$bgm.v:1761$978 ($eq).
Removed top 37 bits (of 38) from port B of cell pri_encoder.$eq$bgm.v:1763$979 ($eq).
Removed top 38 bits (of 39) from port B of cell pri_encoder.$eq$bgm.v:1765$980 ($eq).
Removed top 39 bits (of 40) from port B of cell pri_encoder.$eq$bgm.v:1767$981 ($eq).
Removed top 40 bits (of 41) from port B of cell pri_encoder.$eq$bgm.v:1769$982 ($eq).
Removed top 41 bits (of 42) from port B of cell pri_encoder.$eq$bgm.v:1771$983 ($eq).
Removed top 42 bits (of 43) from port B of cell pri_encoder.$eq$bgm.v:1773$984 ($eq).
Removed top 43 bits (of 44) from port B of cell pri_encoder.$eq$bgm.v:1775$985 ($eq).
Removed top 44 bits (of 45) from port B of cell pri_encoder.$eq$bgm.v:1777$986 ($eq).
Removed top 45 bits (of 46) from port B of cell pri_encoder.$eq$bgm.v:1779$987 ($eq).
Removed top 46 bits (of 47) from port B of cell pri_encoder.$eq$bgm.v:1781$988 ($eq).
Removed top 47 bits (of 48) from port B of cell pri_encoder.$eq$bgm.v:1783$989 ($eq).

13. Executing PEEPOPT pass (run peephole optimizers).

14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_sub27..
Finding unused cells or wires in module \b_left_shifter..
Finding unused cells or wires in module \b_left_shifter_new..
Finding unused cells or wires in module \b_right_shifter..
Finding unused cells or wires in module \b_right_shifter_new..
Finding unused cells or wires in module \bgm..
Finding unused cells or wires in module \delay5..
Finding unused cells or wires in module \except..
Finding unused cells or wires in module \fpu_add..
Finding unused cells or wires in module \fpu_mul..
Finding unused cells or wires in module \mul_r2..
Finding unused cells or wires in module \post_norm..
Finding unused cells or wires in module \pre_norm..
Finding unused cells or wires in module \pre_norm_fmul..
Finding unused cells or wires in module \pri_encoder..
Removed 0 unused cells and 3 unused wires.
<suppressed ~3 debug messages>

15. Executing SHARE pass (SAT-based resource sharing).

16. Executing OPT pass (performing simple optimizations).

16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_sub27.
Optimizing module b_left_shifter.
<suppressed ~1 debug messages>
Optimizing module b_left_shifter_new.
<suppressed ~1 debug messages>
Optimizing module b_right_shifter.
<suppressed ~1 debug messages>
Optimizing module b_right_shifter_new.
<suppressed ~1 debug messages>
Optimizing module bgm.
Optimizing module delay5.
Optimizing module except.
Optimizing module fpu_add.
Optimizing module fpu_mul.
Optimizing module mul_r2.
Optimizing module post_norm.
<suppressed ~14 debug messages>
Optimizing module pre_norm.
<suppressed ~5 debug messages>
Optimizing module pre_norm_fmul.
<suppressed ~2 debug messages>
Optimizing module pri_encoder.
<suppressed ~2 debug messages>

16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_sub27'.
Finding identical cells in module `\b_left_shifter'.
Finding identical cells in module `\b_left_shifter_new'.
Finding identical cells in module `\b_right_shifter'.
Finding identical cells in module `\b_right_shifter_new'.
Finding identical cells in module `\bgm'.
Finding identical cells in module `\delay5'.
Finding identical cells in module `\except'.
Finding identical cells in module `\fpu_add'.
Finding identical cells in module `\fpu_mul'.
Finding identical cells in module `\mul_r2'.
Finding identical cells in module `\post_norm'.
Finding identical cells in module `\pre_norm'.
Finding identical cells in module `\pre_norm_fmul'.
Finding identical cells in module `\pri_encoder'.
Removed a total of 0 cells.

16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_sub27..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_left_shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_left_shifter_new..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_right_shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_right_shifter_new..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \bgm..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \delay5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \except..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fpu_add..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fpu_mul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mul_r2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \post_norm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pre_norm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pre_norm_fmul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pri_encoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~51 debug messages>

16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_sub27.
  Optimizing cells in module \b_left_shifter.
  Optimizing cells in module \b_left_shifter_new.
  Optimizing cells in module \b_right_shifter.
  Optimizing cells in module \b_right_shifter_new.
  Optimizing cells in module \bgm.
  Optimizing cells in module \delay5.
  Optimizing cells in module \except.
  Optimizing cells in module \fpu_add.
    Consolidated identical input bits for $mux cell $ternary$bgm.v:2269$1172:
      Old ports: A=23'00000000000000000000000, B=23'10000000000000000000001, Y=\out_fixed
      New ports: A=1'0, B=1'1, Y=\out_fixed [0]
      New connections: \out_fixed [22:1] = { \out_fixed [0] 21'000000000000000000000 }
  Optimizing cells in module \fpu_add.
  Optimizing cells in module \fpu_mul.
    Consolidated identical input bits for $mux cell $ternary$bgm.v:793$83:
      Old ports: A=23'00000000000000000000000, B=23'10000000000000000000001, Y=\out_fixed
      New ports: A=1'0, B=1'1, Y=\out_fixed [0]
      New connections: \out_fixed [22:1] = { \out_fixed [0] 21'000000000000000000000 }
  Optimizing cells in module \fpu_mul.
  Optimizing cells in module \mul_r2.
  Optimizing cells in module \post_norm.
    Consolidated identical input bits for $mux cell $ternary$bgm.v:1441$545:
      Old ports: A=8'00000000, B=8'10011110, Y=$ternary$bgm.v:1441$545_Y
      New ports: A=1'0, B=1'1, Y=$ternary$bgm.v:1441$545_Y [1]
      New connections: { $ternary$bgm.v:1441$545_Y [7:2] $ternary$bgm.v:1441$545_Y [0] } = { $ternary$bgm.v:1441$545_Y [1] 2'00 $ternary$bgm.v:1441$545_Y [1] $ternary$bgm.v:1441$545_Y [1] $ternary$bgm.v:1441$545_Y [1] 1'0 }
  Optimizing cells in module \post_norm.
  Optimizing cells in module \pre_norm.
  Optimizing cells in module \pre_norm_fmul.
  Optimizing cells in module \pri_encoder.
    Consolidated identical input bits for $mux cell $procmux$1911:
      Old ports: A=6'110000, B=6'101111, Y=$47\fi_ldz_r0[5:0]
      New ports: A=2'10, B=2'01, Y={ $47\fi_ldz_r0[5:0] [4] $47\fi_ldz_r0[5:0] [0] }
      New connections: { $47\fi_ldz_r0[5:0] [5] $47\fi_ldz_r0[5:0] [3:1] } = { 1'1 $47\fi_ldz_r0[5:0] [0] $47\fi_ldz_r0[5:0] [0] $47\fi_ldz_r0[5:0] [0] }
  Optimizing cells in module \pri_encoder.
    Consolidated identical input bits for $mux cell $procmux$2052:
      Old ports: A=$47\fi_ldz_r0[5:0], B=6'101110, Y=$46\fi_ldz_r0[5:0]
      New ports: A={ $47\fi_ldz_r0[5:0] [4] $47\fi_ldz_r0[5:0] [0] $47\fi_ldz_r0[5:0] [0] }, B=3'010, Y={ $46\fi_ldz_r0[5:0] [4] $46\fi_ldz_r0[5:0] [1:0] }
      New connections: { $46\fi_ldz_r0[5:0] [5] $46\fi_ldz_r0[5:0] [3:2] } = { 1'1 $46\fi_ldz_r0[5:0] [1] $46\fi_ldz_r0[5:0] [1] }
  Optimizing cells in module \pri_encoder.
    Consolidated identical input bits for $mux cell $procmux$2190:
      Old ports: A=$46\fi_ldz_r0[5:0], B=6'101101, Y=$45\fi_ldz_r0[5:0]
      New ports: A={ $46\fi_ldz_r0[5:0] [4] $46\fi_ldz_r0[5:0] [1] $46\fi_ldz_r0[5:0] [1:0] }, B=4'0101, Y={ $45\fi_ldz_r0[5:0] [4] $45\fi_ldz_r0[5:0] [2:0] }
      New connections: { $45\fi_ldz_r0[5:0] [5] $45\fi_ldz_r0[5:0] [3] } = { 1'1 $45\fi_ldz_r0[5:0] [2] }
  Optimizing cells in module \pri_encoder.
    Consolidated identical input bits for $mux cell $procmux$2325:
      Old ports: A=$45\fi_ldz_r0[5:0], B=6'101100, Y=$44\fi_ldz_r0[5:0]
      New ports: A={ $45\fi_ldz_r0[5:0] [4] $45\fi_ldz_r0[5:0] [2:0] }, B=4'0100, Y={ $44\fi_ldz_r0[5:0] [4] $44\fi_ldz_r0[5:0] [2:0] }
      New connections: { $44\fi_ldz_r0[5:0] [5] $44\fi_ldz_r0[5:0] [3] } = { 1'1 $44\fi_ldz_r0[5:0] [2] }
  Optimizing cells in module \pri_encoder.
    Consolidated identical input bits for $mux cell $procmux$2457:
      Old ports: A=$44\fi_ldz_r0[5:0], B=6'101011, Y=$43\fi_ldz_r0[5:0]
      New ports: A={ $44\fi_ldz_r0[5:0] [4] $44\fi_ldz_r0[5:0] [2] $44\fi_ldz_r0[5:0] [2:0] }, B=5'01011, Y=$43\fi_ldz_r0[5:0] [4:0]
      New connections: $43\fi_ldz_r0[5:0] [5] = 1'1
  Optimizing cells in module \pri_encoder.
    Consolidated identical input bits for $mux cell $procmux$2586:
      Old ports: A=$43\fi_ldz_r0[5:0], B=6'101010, Y=$42\fi_ldz_r0[5:0]
      New ports: A=$43\fi_ldz_r0[5:0] [4:0], B=5'01010, Y=$42\fi_ldz_r0[5:0] [4:0]
      New connections: $42\fi_ldz_r0[5:0] [5] = 1'1
  Optimizing cells in module \pri_encoder.
    Consolidated identical input bits for $mux cell $procmux$2712:
      Old ports: A=$42\fi_ldz_r0[5:0], B=6'101001, Y=$41\fi_ldz_r0[5:0]
      New ports: A=$42\fi_ldz_r0[5:0] [4:0], B=5'01001, Y=$41\fi_ldz_r0[5:0] [4:0]
      New connections: $41\fi_ldz_r0[5:0] [5] = 1'1
  Optimizing cells in module \pri_encoder.
    Consolidated identical input bits for $mux cell $procmux$2835:
      Old ports: A=$41\fi_ldz_r0[5:0], B=6'101000, Y=$40\fi_ldz_r0[5:0]
      New ports: A=$41\fi_ldz_r0[5:0] [4:0], B=5'01000, Y=$40\fi_ldz_r0[5:0] [4:0]
      New connections: $40\fi_ldz_r0[5:0] [5] = 1'1
  Optimizing cells in module \pri_encoder.
    Consolidated identical input bits for $mux cell $procmux$2955:
      Old ports: A=$40\fi_ldz_r0[5:0], B=6'100111, Y=$39\fi_ldz_r0[5:0]
      New ports: A=$40\fi_ldz_r0[5:0] [4:0], B=5'00111, Y=$39\fi_ldz_r0[5:0] [4:0]
      New connections: $39\fi_ldz_r0[5:0] [5] = 1'1
  Optimizing cells in module \pri_encoder.
    Consolidated identical input bits for $mux cell $procmux$3072:
      Old ports: A=$39\fi_ldz_r0[5:0], B=6'100110, Y=$38\fi_ldz_r0[5:0]
      New ports: A=$39\fi_ldz_r0[5:0] [4:0], B=5'00110, Y=$38\fi_ldz_r0[5:0] [4:0]
      New connections: $38\fi_ldz_r0[5:0] [5] = 1'1
  Optimizing cells in module \pri_encoder.
    Consolidated identical input bits for $mux cell $procmux$3186:
      Old ports: A=$38\fi_ldz_r0[5:0], B=6'100101, Y=$37\fi_ldz_r0[5:0]
      New ports: A=$38\fi_ldz_r0[5:0] [4:0], B=5'00101, Y=$37\fi_ldz_r0[5:0] [4:0]
      New connections: $37\fi_ldz_r0[5:0] [5] = 1'1
  Optimizing cells in module \pri_encoder.
    Consolidated identical input bits for $mux cell $procmux$3297:
      Old ports: A=$37\fi_ldz_r0[5:0], B=6'100100, Y=$36\fi_ldz_r0[5:0]
      New ports: A=$37\fi_ldz_r0[5:0] [4:0], B=5'00100, Y=$36\fi_ldz_r0[5:0] [4:0]
      New connections: $36\fi_ldz_r0[5:0] [5] = 1'1
  Optimizing cells in module \pri_encoder.
    Consolidated identical input bits for $mux cell $procmux$3405:
      Old ports: A=$36\fi_ldz_r0[5:0], B=6'100011, Y=$35\fi_ldz_r0[5:0]
      New ports: A=$36\fi_ldz_r0[5:0] [4:0], B=5'00011, Y=$35\fi_ldz_r0[5:0] [4:0]
      New connections: $35\fi_ldz_r0[5:0] [5] = 1'1
  Optimizing cells in module \pri_encoder.
    Consolidated identical input bits for $mux cell $procmux$3510:
      Old ports: A=$35\fi_ldz_r0[5:0], B=6'100010, Y=$34\fi_ldz_r0[5:0]
      New ports: A=$35\fi_ldz_r0[5:0] [4:0], B=5'00010, Y=$34\fi_ldz_r0[5:0] [4:0]
      New connections: $34\fi_ldz_r0[5:0] [5] = 1'1
  Optimizing cells in module \pri_encoder.
    Consolidated identical input bits for $mux cell $procmux$3612:
      Old ports: A=$34\fi_ldz_r0[5:0], B=6'100001, Y=$33\fi_ldz_r0[5:0]
      New ports: A=$34\fi_ldz_r0[5:0] [4:0], B=5'00001, Y=$33\fi_ldz_r0[5:0] [4:0]
      New connections: $33\fi_ldz_r0[5:0] [5] = 1'1
  Optimizing cells in module \pri_encoder.
    Consolidated identical input bits for $mux cell $procmux$3711:
      Old ports: A=$33\fi_ldz_r0[5:0], B=6'100000, Y=$32\fi_ldz_r0[5:0]
      New ports: A=$33\fi_ldz_r0[5:0] [4:0], B=5'00000, Y=$32\fi_ldz_r0[5:0] [4:0]
      New connections: $32\fi_ldz_r0[5:0] [5] = 1'1
  Optimizing cells in module \pri_encoder.
Performed a total of 19 changes.

16.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_sub27'.
Finding identical cells in module `\b_left_shifter'.
Finding identical cells in module `\b_left_shifter_new'.
Finding identical cells in module `\b_right_shifter'.
Finding identical cells in module `\b_right_shifter_new'.
Finding identical cells in module `\bgm'.
Finding identical cells in module `\delay5'.
Finding identical cells in module `\except'.
Finding identical cells in module `\fpu_add'.
Finding identical cells in module `\fpu_mul'.
Finding identical cells in module `\mul_r2'.
Finding identical cells in module `\post_norm'.
Finding identical cells in module `\pre_norm'.
Finding identical cells in module `\pre_norm_fmul'.
Finding identical cells in module `\pri_encoder'.
Removed a total of 0 cells.

16.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $ternary$bgm.v:2656$1364 in front of them:
        $add$bgm.v:2656$1362
        $sub$bgm.v:2656$1363

    Found cells that share an operand and can be merged by moving the $mux $ternary$bgm.v:1490$609 in front of them:
        $sub$bgm.v:1430$527
        $sub$bgm.v:1431$528

    Found cells that share an operand and can be merged by moving the $mux $ternary$bgm.v:1107$306 in front of them:
        $sub$bgm.v:1107$304
        $add$bgm.v:1107$305

    Found cells that share an operand and can be merged by moving the $mux $ternary$bgm.v:1108$309 in front of them:
        $add$bgm.v:1108$307
        $sub$bgm.v:1108$308

    Found cells that share an operand and can be merged by moving the $mux $ternary$bgm.v:1111$314 in front of them:
        $add$bgm.v:1111$312
        $sub$bgm.v:1111$313

16.7. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$5337 ($dff) from module fpu_add (D = \out_d [30:23], Q = \out_o1 [30:23], rval = 8'11111111).
Adding SRST signal on $procdff$5376 ($dff) from module fpu_mul (D = \out_d [30:23], Q = \out_o1 [30:23], rval = 8'11111111).

16.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_sub27..
Finding unused cells or wires in module \b_left_shifter..
Finding unused cells or wires in module \b_left_shifter_new..
Finding unused cells or wires in module \b_right_shifter..
Finding unused cells or wires in module \b_right_shifter_new..
Finding unused cells or wires in module \bgm..
Finding unused cells or wires in module \delay5..
Finding unused cells or wires in module \except..
Finding unused cells or wires in module \fpu_add..
Finding unused cells or wires in module \fpu_mul..
Finding unused cells or wires in module \mul_r2..
Finding unused cells or wires in module \post_norm..
Finding unused cells or wires in module \pre_norm..
Finding unused cells or wires in module \pre_norm_fmul..
Finding unused cells or wires in module \pri_encoder..
Removed 16 unused cells and 29 unused wires.
<suppressed ~26 debug messages>

16.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_sub27.
<suppressed ~1 debug messages>
Optimizing module b_left_shifter.
Optimizing module b_left_shifter_new.
Optimizing module b_right_shifter.
Optimizing module b_right_shifter_new.
Optimizing module bgm.
Optimizing module delay5.
Optimizing module except.
Optimizing module fpu_add.
<suppressed ~1 debug messages>
Optimizing module fpu_mul.
<suppressed ~1 debug messages>
Optimizing module mul_r2.
Optimizing module post_norm.
<suppressed ~2 debug messages>
Optimizing module pre_norm.
Optimizing module pre_norm_fmul.
<suppressed ~5 debug messages>
Optimizing module pri_encoder.

16.10. Rerunning OPT passes. (Maybe there is more to do..)

16.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_sub27..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_left_shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_left_shifter_new..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_right_shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_right_shifter_new..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \bgm..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \delay5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \except..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fpu_add..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fpu_mul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mul_r2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \post_norm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pre_norm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pre_norm_fmul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pri_encoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~52 debug messages>

16.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_sub27.
  Optimizing cells in module \b_left_shifter.
  Optimizing cells in module \b_left_shifter_new.
  Optimizing cells in module \b_right_shifter.
  Optimizing cells in module \b_right_shifter_new.
  Optimizing cells in module \bgm.
  Optimizing cells in module \delay5.
  Optimizing cells in module \except.
  Optimizing cells in module \fpu_add.
  Optimizing cells in module \fpu_mul.
  Optimizing cells in module \mul_r2.
  Optimizing cells in module \post_norm.
  Optimizing cells in module \pre_norm.
  Optimizing cells in module \pre_norm_fmul.
    Consolidated identical input bits for $mux cell $auto$opt_share.cc:241:merge_operators$5460:
      Old ports: A=9'110000001, B=9'001111111, Y=$auto$rtlil.cc:2496:Mux$5461
      New ports: A=2'10, B=2'01, Y={ $auto$rtlil.cc:2496:Mux$5461 [7] $auto$rtlil.cc:2496:Mux$5461 [1] }
      New connections: { $auto$rtlil.cc:2496:Mux$5461 [8] $auto$rtlil.cc:2496:Mux$5461 [6:2] $auto$rtlil.cc:2496:Mux$5461 [0] } = { $auto$rtlil.cc:2496:Mux$5461 [7] $auto$rtlil.cc:2496:Mux$5461 [1] $auto$rtlil.cc:2496:Mux$5461 [1] $auto$rtlil.cc:2496:Mux$5461 [1] $auto$rtlil.cc:2496:Mux$5461 [1] $auto$rtlil.cc:2496:Mux$5461 [1] 1'1 }
    Consolidated identical input bits for $mux cell $auto$opt_share.cc:241:merge_operators$5465:
      Old ports: A=8'11111111, B=8'00000001, Y=$auto$rtlil.cc:2496:Mux$5466
      New ports: A=1'1, B=1'0, Y=$auto$rtlil.cc:2496:Mux$5466 [1]
      New connections: { $auto$rtlil.cc:2496:Mux$5466 [7:2] $auto$rtlil.cc:2496:Mux$5466 [0] } = { $auto$rtlil.cc:2496:Mux$5466 [1] $auto$rtlil.cc:2496:Mux$5466 [1] $auto$rtlil.cc:2496:Mux$5466 [1] $auto$rtlil.cc:2496:Mux$5466 [1] $auto$rtlil.cc:2496:Mux$5466 [1] $auto$rtlil.cc:2496:Mux$5466 [1] 1'1 }
  Optimizing cells in module \pre_norm_fmul.
  Optimizing cells in module \pri_encoder.
Performed a total of 2 changes.

16.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_sub27'.
Finding identical cells in module `\b_left_shifter'.
Finding identical cells in module `\b_left_shifter_new'.
Finding identical cells in module `\b_right_shifter'.
Finding identical cells in module `\b_right_shifter_new'.
Finding identical cells in module `\bgm'.
Finding identical cells in module `\delay5'.
Finding identical cells in module `\except'.
Finding identical cells in module `\fpu_add'.
Finding identical cells in module `\fpu_mul'.
Finding identical cells in module `\mul_r2'.
Finding identical cells in module `\post_norm'.
Finding identical cells in module `\pre_norm'.
Finding identical cells in module `\pre_norm_fmul'.
Finding identical cells in module `\pri_encoder'.
Removed a total of 0 cells.

16.14. Executing OPT_SHARE pass.

16.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$5468 ($dff) from module fpu_add (D = \out_d [21:1], Q = \out_o1 [21:1], rval = 21'000000000000000000000).
Adding SRST signal on $auto$ff.cc:266:slice$5470 ($dff) from module fpu_mul (D = \out_d [21:1], Q = \out_o1 [21:1], rval = 21'000000000000000000000).

16.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_sub27..
Finding unused cells or wires in module \b_left_shifter..
Finding unused cells or wires in module \b_left_shifter_new..
Finding unused cells or wires in module \b_right_shifter..
Finding unused cells or wires in module \b_right_shifter_new..
Finding unused cells or wires in module \bgm..
Finding unused cells or wires in module \delay5..
Finding unused cells or wires in module \except..
Finding unused cells or wires in module \fpu_add..
Finding unused cells or wires in module \fpu_mul..
Finding unused cells or wires in module \mul_r2..
Finding unused cells or wires in module \post_norm..
Finding unused cells or wires in module \pre_norm..
Finding unused cells or wires in module \pre_norm_fmul..
Finding unused cells or wires in module \pri_encoder..
Removed 0 unused cells and 10 unused wires.
<suppressed ~5 debug messages>

16.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_sub27.
Optimizing module b_left_shifter.
Optimizing module b_left_shifter_new.
Optimizing module b_right_shifter.
Optimizing module b_right_shifter_new.
Optimizing module bgm.
Optimizing module delay5.
Optimizing module except.
Optimizing module fpu_add.
Optimizing module fpu_mul.
Optimizing module mul_r2.
Optimizing module post_norm.
Optimizing module pre_norm.
Optimizing module pre_norm_fmul.
<suppressed ~1 debug messages>
Optimizing module pri_encoder.

16.18. Rerunning OPT passes. (Maybe there is more to do..)

16.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_sub27..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_left_shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_left_shifter_new..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_right_shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \b_right_shifter_new..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \bgm..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \delay5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \except..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fpu_add..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fpu_mul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mul_r2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \post_norm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pre_norm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pre_norm_fmul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pri_encoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~51 debug messages>

16.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_sub27.
  Optimizing cells in module \b_left_shifter.
  Optimizing cells in module \b_left_shifter_new.
  Optimizing cells in module \b_right_shifter.
  Optimizing cells in module \b_right_shifter_new.
  Optimizing cells in module \bgm.
  Optimizing cells in module \delay5.
  Optimizing cells in module \except.
  Optimizing cells in module \fpu_add.
  Optimizing cells in module \fpu_mul.
  Optimizing cells in module \mul_r2.
  Optimizing cells in module \post_norm.
  Optimizing cells in module \pre_norm.
  Optimizing cells in module \pre_norm_fmul.
  Optimizing cells in module \pri_encoder.
Performed a total of 0 changes.

16.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_sub27'.
Finding identical cells in module `\b_left_shifter'.
Finding identical cells in module `\b_left_shifter_new'.
Finding identical cells in module `\b_right_shifter'.
Finding identical cells in module `\b_right_shifter_new'.
Finding identical cells in module `\bgm'.
Finding identical cells in module `\delay5'.
Finding identical cells in module `\except'.
Finding identical cells in module `\fpu_add'.
Finding identical cells in module `\fpu_mul'.
Finding identical cells in module `\mul_r2'.
Finding identical cells in module `\post_norm'.
Finding identical cells in module `\pre_norm'.
Finding identical cells in module `\pre_norm_fmul'.
Finding identical cells in module `\pri_encoder'.
Removed a total of 0 cells.

16.22. Executing OPT_SHARE pass.

16.23. Executing OPT_DFF pass (perform DFF optimizations).

16.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_sub27..
Finding unused cells or wires in module \b_left_shifter..
Finding unused cells or wires in module \b_left_shifter_new..
Finding unused cells or wires in module \b_right_shifter..
Finding unused cells or wires in module \b_right_shifter_new..
Finding unused cells or wires in module \bgm..
Finding unused cells or wires in module \delay5..
Finding unused cells or wires in module \except..
Finding unused cells or wires in module \fpu_add..
Finding unused cells or wires in module \fpu_mul..
Finding unused cells or wires in module \mul_r2..
Finding unused cells or wires in module \post_norm..
Finding unused cells or wires in module \pre_norm..
Finding unused cells or wires in module \pre_norm_fmul..
Finding unused cells or wires in module \pri_encoder..

16.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_sub27.
Optimizing module b_left_shifter.
Optimizing module b_left_shifter_new.
Optimizing module b_right_shifter.
Optimizing module b_right_shifter_new.
Optimizing module bgm.
Optimizing module delay5.
Optimizing module except.
Optimizing module fpu_add.
Optimizing module fpu_mul.
Optimizing module mul_r2.
Optimizing module post_norm.
Optimizing module pre_norm.
Optimizing module pre_norm_fmul.
Optimizing module pri_encoder.

16.26. Finished OPT passes. (There is nothing left to do.)

17. Executing MEMORY pass.

17.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

17.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

17.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

17.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

17.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

17.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_sub27..
Finding unused cells or wires in module \b_left_shifter..
Finding unused cells or wires in module \b_left_shifter_new..
Finding unused cells or wires in module \b_right_shifter..
Finding unused cells or wires in module \b_right_shifter_new..
Finding unused cells or wires in module \bgm..
Finding unused cells or wires in module \delay5..
Finding unused cells or wires in module \except..
Finding unused cells or wires in module \fpu_add..
Finding unused cells or wires in module \fpu_mul..
Finding unused cells or wires in module \mul_r2..
Finding unused cells or wires in module \post_norm..
Finding unused cells or wires in module \pre_norm..
Finding unused cells or wires in module \pre_norm_fmul..
Finding unused cells or wires in module \pri_encoder..

17.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

17.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

17.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_sub27..
Finding unused cells or wires in module \b_left_shifter..
Finding unused cells or wires in module \b_left_shifter_new..
Finding unused cells or wires in module \b_right_shifter..
Finding unused cells or wires in module \b_right_shifter_new..
Finding unused cells or wires in module \bgm..
Finding unused cells or wires in module \delay5..
Finding unused cells or wires in module \except..
Finding unused cells or wires in module \fpu_add..
Finding unused cells or wires in module \fpu_mul..
Finding unused cells or wires in module \mul_r2..
Finding unused cells or wires in module \post_norm..
Finding unused cells or wires in module \pre_norm..
Finding unused cells or wires in module \pre_norm_fmul..
Finding unused cells or wires in module \pri_encoder..

17.10. Executing MEMORY_COLLECT pass (generating $mem cells).

18. Executing FLATTEN pass (flatten design).
Deleting now unused module add_sub27.
Deleting now unused module b_left_shifter.
Deleting now unused module b_left_shifter_new.
Deleting now unused module b_right_shifter.
Deleting now unused module b_right_shifter_new.
Deleting now unused module delay5.
Deleting now unused module except.
Deleting now unused module fpu_add.
Deleting now unused module fpu_mul.
Deleting now unused module mul_r2.
Deleting now unused module post_norm.
Deleting now unused module pre_norm.
Deleting now unused module pre_norm_fmul.
Deleting now unused module pri_encoder.
<suppressed ~45 debug messages>

19. Executing OPT pass (performing simple optimizations).

19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bgm.
<suppressed ~4517 debug messages>

19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bgm'.
<suppressed ~1842 debug messages>
Removed a total of 614 cells.

19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bgm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/3 on $pmux $flatten\a4_add.\u4.$procmux$1556.
    dead port 2/3 on $pmux $flatten\a4_add.\u4.$procmux$1556.
    dead port 1/3 on $pmux $flatten\a4_add.\u4.$procmux$1561.
    dead port 2/3 on $pmux $flatten\a4_add.\u4.$procmux$1561.
    dead port 1/2 on $mux $flatten\a4_add.\u4.$ternary$bgm.v:1365$463.
    dead port 2/2 on $mux $flatten\a4_add.\u4.$ternary$bgm.v:1365$463.
    dead port 1/2 on $mux $flatten\a4_add.\u4.$ternary$bgm.v:1383$496.
    dead port 2/2 on $mux $flatten\a4_add.\u4.$ternary$bgm.v:1383$496.
    dead port 1/2 on $mux $flatten\a4_add.\u4.$ternary$bgm.v:1387$507.
    dead port 2/2 on $mux $flatten\a4_add.\u4.$ternary$bgm.v:1387$507.
    dead port 1/2 on $mux $flatten\a4_add.\u4.$ternary$bgm.v:1388$506.
    dead port 2/2 on $mux $flatten\a4_add.\u4.$ternary$bgm.v:1388$506.
    dead port 1/2 on $mux $flatten\a4_add.\u4.$ternary$bgm.v:1391$510.
    dead port 2/2 on $mux $flatten\a4_add.\u4.$ternary$bgm.v:1391$510.
    dead port 1/2 on $mux $flatten\a4_add.\u4.$ternary$bgm.v:1402$513.
    dead port 2/2 on $mux $flatten\a4_add.\u4.$ternary$bgm.v:1402$513.
    dead port 1/2 on $mux $flatten\a4_add.\u4.$ternary$bgm.v:1441$547.
    dead port 2/2 on $mux $flatten\a4_add.\u4.$ternary$bgm.v:1441$547.
    dead port 1/2 on $mux $flatten\a4_add.\u4.$ternary$bgm.v:1450$548.
    dead port 2/2 on $mux $flatten\a4_add.\u4.$ternary$bgm.v:1450$548.
    dead port 1/2 on $mux $flatten\a4_add.\u4.$ternary$bgm.v:1450$549.
    dead port 2/2 on $mux $flatten\a4_add.\u4.$ternary$bgm.v:1450$549.
    dead port 1/2 on $mux $flatten\a4_add.\u4.$ternary$bgm.v:1489$607.
    dead port 2/2 on $mux $flatten\a4_add.\u4.$ternary$bgm.v:1489$607.
    dead port 1/2 on $mux $flatten\a4_add.\u4.$ternary$bgm.v:1491$616.
    dead port 2/2 on $mux $flatten\a4_add.\u4.$ternary$bgm.v:1491$616.
    dead port 1/2 on $mux $flatten\a4_add.\u4.$ternary$bgm.v:1491$617.
    dead port 2/2 on $mux $flatten\a4_add.\u4.$ternary$bgm.v:1491$617.
    dead port 1/2 on $mux $flatten\a4_add.\u4.$ternary$bgm.v:1521$678.
    dead port 2/2 on $mux $flatten\a4_add.\u4.$ternary$bgm.v:1521$678.
    dead port 1/2 on $mux $flatten\a4_add.\u4.$ternary$bgm.v:1523$686.
    dead port 2/2 on $mux $flatten\a4_add.\u4.$ternary$bgm.v:1523$686.
    dead port 1/2 on $mux $flatten\a4_add.\u4.$ternary$bgm.v:1524$690.
    dead port 2/2 on $mux $flatten\a4_add.\u4.$ternary$bgm.v:1524$690.
    dead port 1/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 2/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 3/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 4/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 5/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 6/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 7/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 8/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 9/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 10/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 11/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 12/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 13/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 14/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 15/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 16/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 17/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 18/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 19/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 20/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 21/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 22/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 23/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 24/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 25/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 26/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 27/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 28/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 29/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 30/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 31/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 32/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 33/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 34/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 35/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 36/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 37/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 38/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 39/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 40/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 41/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 42/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 43/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 44/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 45/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 46/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 47/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 48/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 49/49 on $pmux $flatten\a5_add.\u4.\u1.$procmux$1476.
    dead port 1/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 2/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 3/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 4/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 5/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 6/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 7/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 8/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 9/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 10/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 11/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 12/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 13/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 14/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 15/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 16/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 17/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 18/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 19/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 20/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 21/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 22/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 23/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 24/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 25/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 26/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 27/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 28/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 29/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 30/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 31/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 32/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 33/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 34/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 35/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 36/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 37/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 38/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 39/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 40/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 41/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 42/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 43/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 44/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 45/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 46/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 47/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 48/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 49/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 50/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 51/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 52/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 53/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 54/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 55/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 56/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 57/57 on $pmux $flatten\a5_add.\u4.\u3.$procmux$1417.
    dead port 1/3 on $pmux $flatten\a5_add.\u4.$procmux$1556.
    dead port 2/3 on $pmux $flatten\a5_add.\u4.$procmux$1556.
    dead port 1/3 on $pmux $flatten\a5_add.\u4.$procmux$1561.
    dead port 2/3 on $pmux $flatten\a5_add.\u4.$procmux$1561.
    dead port 1/2 on $mux $flatten\a5_add.\u4.$ternary$bgm.v:1365$463.
    dead port 2/2 on $mux $flatten\a5_add.\u4.$ternary$bgm.v:1365$463.
    dead port 1/2 on $mux $flatten\a5_add.\u4.$ternary$bgm.v:1383$496.
    dead port 2/2 on $mux $flatten\a5_add.\u4.$ternary$bgm.v:1383$496.
    dead port 1/2 on $mux $flatten\a5_add.\u4.$ternary$bgm.v:1387$507.
    dead port 2/2 on $mux $flatten\a5_add.\u4.$ternary$bgm.v:1387$507.
    dead port 1/2 on $mux $flatten\a5_add.\u4.$ternary$bgm.v:1388$506.
    dead port 2/2 on $mux $flatten\a5_add.\u4.$ternary$bgm.v:1388$506.
    dead port 1/2 on $mux $flatten\a5_add.\u4.$ternary$bgm.v:1391$510.
    dead port 2/2 on $mux $flatten\a5_add.\u4.$ternary$bgm.v:1391$510.
    dead port 1/2 on $mux $flatten\a5_add.\u4.$ternary$bgm.v:1402$513.
    dead port 2/2 on $mux $flatten\a5_add.\u4.$ternary$bgm.v:1402$513.
    dead port 1/2 on $mux $flatten\a5_add.\u4.$ternary$bgm.v:1441$547.
    dead port 2/2 on $mux $flatten\a5_add.\u4.$ternary$bgm.v:1441$547.
    dead port 1/2 on $mux $flatten\a5_add.\u4.$ternary$bgm.v:1450$548.
    dead port 2/2 on $mux $flatten\a5_add.\u4.$ternary$bgm.v:1450$548.
    dead port 1/2 on $mux $flatten\a5_add.\u4.$ternary$bgm.v:1450$549.
    dead port 2/2 on $mux $flatten\a5_add.\u4.$ternary$bgm.v:1450$549.
    dead port 1/2 on $mux $flatten\a5_add.\u4.$ternary$bgm.v:1489$607.
    dead port 2/2 on $mux $flatten\a5_add.\u4.$ternary$bgm.v:1489$607.
    dead port 1/2 on $mux $flatten\a5_add.\u4.$ternary$bgm.v:1491$616.
    dead port 2/2 on $mux $flatten\a5_add.\u4.$ternary$bgm.v:1491$616.
    dead port 1/2 on $mux $flatten\a5_add.\u4.$ternary$bgm.v:1491$617.
    dead port 2/2 on $mux $flatten\a5_add.\u4.$ternary$bgm.v:1491$617.
    dead port 1/2 on $mux $flatten\a5_add.\u4.$ternary$bgm.v:1521$678.
    dead port 2/2 on $mux $flatten\a5_add.\u4.$ternary$bgm.v:1521$678.
    dead port 1/2 on $mux $flatten\a5_add.\u4.$ternary$bgm.v:1523$686.
    dead port 2/2 on $mux $flatten\a5_add.\u4.$ternary$bgm.v:1523$686.
    dead port 1/2 on $mux $flatten\a5_add.\u4.$ternary$bgm.v:1524$690.
    dead port 2/2 on $mux $flatten\a5_add.\u4.$ternary$bgm.v:1524$690.
    dead port 1/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 2/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 3/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 4/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 5/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 6/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 7/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 8/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 9/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 10/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 11/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 12/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 13/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 14/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 15/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 16/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 17/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 18/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 19/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 20/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 21/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 22/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 23/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 24/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 25/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 26/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 27/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 28/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 29/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 30/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 31/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 32/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 33/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 34/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 35/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 36/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 37/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 38/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 39/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 40/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 41/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 42/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 43/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 44/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 45/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 46/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 47/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 48/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 49/49 on $pmux $flatten\a6_add.\u4.\u1.$procmux$1476.
    dead port 1/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 2/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 3/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 4/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 5/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 6/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 7/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 8/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 9/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 10/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 11/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 12/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 13/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 14/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 15/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 16/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 17/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 18/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 19/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 20/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 21/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 22/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 23/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 24/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 25/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 26/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 27/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 28/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 29/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 30/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 31/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 32/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 33/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 34/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 35/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 36/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 37/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 38/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 39/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 40/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 41/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 42/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 43/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 44/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 45/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 46/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 47/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 48/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 49/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 50/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 51/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 52/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 53/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 54/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 55/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 56/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 57/57 on $pmux $flatten\a6_add.\u4.\u3.$procmux$1417.
    dead port 1/2 on $mux $flatten\a3_add.\u4.$ternary$bgm.v:1489$607.
    dead port 2/2 on $mux $flatten\a3_add.\u4.$ternary$bgm.v:1489$607.
    dead port 1/2 on $mux $flatten\a3_add.\u4.$ternary$bgm.v:1491$616.
    dead port 2/2 on $mux $flatten\a3_add.\u4.$ternary$bgm.v:1491$616.
    dead port 1/2 on $mux $flatten\a3_add.\u4.$ternary$bgm.v:1491$617.
    dead port 2/2 on $mux $flatten\a3_add.\u4.$ternary$bgm.v:1491$617.
    dead port 1/2 on $mux $flatten\a3_add.\u4.$ternary$bgm.v:1402$513.
    dead port 2/2 on $mux $flatten\a3_add.\u4.$ternary$bgm.v:1402$513.
    dead port 1/3 on $pmux $flatten\a6_add.\u4.$procmux$1556.
    dead port 2/3 on $pmux $flatten\a6_add.\u4.$procmux$1556.
    dead port 1/3 on $pmux $flatten\a6_add.\u4.$procmux$1561.
    dead port 2/3 on $pmux $flatten\a6_add.\u4.$procmux$1561.
    dead port 1/2 on $mux $flatten\a6_add.\u4.$ternary$bgm.v:1365$463.
    dead port 2/2 on $mux $flatten\a6_add.\u4.$ternary$bgm.v:1365$463.
    dead port 1/2 on $mux $flatten\a6_add.\u4.$ternary$bgm.v:1383$496.
    dead port 2/2 on $mux $flatten\a6_add.\u4.$ternary$bgm.v:1383$496.
    dead port 1/2 on $mux $flatten\a6_add.\u4.$ternary$bgm.v:1387$507.
    dead port 2/2 on $mux $flatten\a6_add.\u4.$ternary$bgm.v:1387$507.
    dead port 1/2 on $mux $flatten\a6_add.\u4.$ternary$bgm.v:1388$506.
    dead port 2/2 on $mux $flatten\a6_add.\u4.$ternary$bgm.v:1388$506.
    dead port 1/2 on $mux $flatten\a6_add.\u4.$ternary$bgm.v:1391$510.
    dead port 2/2 on $mux $flatten\a6_add.\u4.$ternary$bgm.v:1391$510.
    dead port 1/2 on $mux $flatten\a6_add.\u4.$ternary$bgm.v:1402$513.
    dead port 2/2 on $mux $flatten\a6_add.\u4.$ternary$bgm.v:1402$513.
    dead port 1/2 on $mux $flatten\a6_add.\u4.$ternary$bgm.v:1441$547.
    dead port 2/2 on $mux $flatten\a6_add.\u4.$ternary$bgm.v:1441$547.
    dead port 1/2 on $mux $flatten\a6_add.\u4.$ternary$bgm.v:1450$548.
    dead port 2/2 on $mux $flatten\a6_add.\u4.$ternary$bgm.v:1450$548.
    dead port 1/2 on $mux $flatten\a6_add.\u4.$ternary$bgm.v:1450$549.
    dead port 2/2 on $mux $flatten\a6_add.\u4.$ternary$bgm.v:1450$549.
    dead port 1/3 on $pmux $flatten\a3_add.\u4.$procmux$1556.
    dead port 2/3 on $pmux $flatten\a3_add.\u4.$procmux$1556.
    dead port 1/3 on $pmux $flatten\a3_add.\u4.$procmux$1561.
    dead port 2/3 on $pmux $flatten\a3_add.\u4.$procmux$1561.
    dead port 1/2 on $mux $flatten\a6_add.\u4.$ternary$bgm.v:1489$607.
    dead port 2/2 on $mux $flatten\a6_add.\u4.$ternary$bgm.v:1489$607.
    dead port 1/2 on $mux $flatten\a6_add.\u4.$ternary$bgm.v:1491$616.
    dead port 2/2 on $mux $flatten\a6_add.\u4.$ternary$bgm.v:1491$616.
    dead port 1/2 on $mux $flatten\a6_add.\u4.$ternary$bgm.v:1491$617.
    dead port 2/2 on $mux $flatten\a6_add.\u4.$ternary$bgm.v:1491$617.
    dead port 1/2 on $mux $flatten\a6_add.\u4.$ternary$bgm.v:1521$678.
    dead port 2/2 on $mux $flatten\a6_add.\u4.$ternary$bgm.v:1521$678.
    dead port 1/2 on $mux $flatten\a6_add.\u4.$ternary$bgm.v:1523$686.
    dead port 2/2 on $mux $flatten\a6_add.\u4.$ternary$bgm.v:1523$686.
    dead port 1/2 on $mux $flatten\a6_add.\u4.$ternary$bgm.v:1524$690.
    dead port 2/2 on $mux $flatten\a6_add.\u4.$ternary$bgm.v:1524$690.
    dead port 1/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 2/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 3/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 4/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 5/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 6/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 7/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 8/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 9/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 10/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 11/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 12/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 13/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 14/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 15/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 16/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 17/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 18/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 19/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 20/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 21/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 22/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 23/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 24/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 25/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 26/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 27/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 28/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 29/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 30/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 31/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 32/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 33/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 34/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 35/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 36/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 37/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 38/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 39/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 40/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 41/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 42/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 43/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 44/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 45/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 46/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 47/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 48/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 49/49 on $pmux $flatten\a4_add.\u4.\u1.$procmux$1476.
    dead port 1/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 2/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 3/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 4/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 5/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 6/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 7/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 8/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 9/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 10/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 11/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 12/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 13/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 14/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 15/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 16/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 17/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 18/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 19/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 20/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 21/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 22/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 23/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 24/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 25/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 26/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 27/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 28/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 29/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 30/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 31/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 32/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 33/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 34/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 35/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 36/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 37/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 38/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 39/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 40/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 41/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 42/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 43/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 44/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 45/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 46/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 47/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 48/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 49/49 on $pmux $flatten\a7_add.\u4.\u1.$procmux$1476.
    dead port 1/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 2/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 3/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 4/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 5/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 6/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 7/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 8/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 9/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 10/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 11/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 12/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 13/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 14/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 15/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 16/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 17/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 18/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 19/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 20/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 21/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 22/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 23/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 24/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 25/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 26/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 27/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 28/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 29/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 30/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 31/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 32/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 33/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 34/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 35/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 36/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 37/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 38/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 39/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 40/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 41/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 42/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 43/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 44/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 45/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 46/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 47/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 48/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 49/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 50/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 51/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 52/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 53/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 54/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 55/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 56/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 57/57 on $pmux $flatten\a7_add.\u4.\u3.$procmux$1417.
    dead port 1/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 2/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 3/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 4/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 5/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 6/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 7/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 8/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 9/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 10/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 11/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 12/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 13/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 14/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 15/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 16/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 17/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 18/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 19/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 20/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 21/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 22/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 23/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 24/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 25/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 26/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 27/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 28/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 29/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 30/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 31/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 32/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 33/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 34/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 35/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 36/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 37/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 38/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 39/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 40/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 41/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 42/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 43/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 44/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 45/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 46/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 47/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 48/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 49/49 on $pmux $flatten\a3_add.\u4.\u1.$procmux$1476.
    dead port 1/3 on $pmux $flatten\a1_add.\u4.$procmux$1561.
    dead port 2/3 on $pmux $flatten\a1_add.\u4.$procmux$1561.
    dead port 1/2 on $mux $flatten\a1_add.\u4.$ternary$bgm.v:1402$513.
    dead port 2/2 on $mux $flatten\a1_add.\u4.$ternary$bgm.v:1402$513.
    dead port 1/2 on $mux $flatten\a1_add.\u4.$ternary$bgm.v:1387$507.
    dead port 2/2 on $mux $flatten\a1_add.\u4.$ternary$bgm.v:1387$507.
    dead port 1/2 on $mux $flatten\a1_add.\u4.$ternary$bgm.v:1388$506.
    dead port 2/2 on $mux $flatten\a1_add.\u4.$ternary$bgm.v:1388$506.
    dead port 1/2 on $mux $flatten\a1_add.\u4.$ternary$bgm.v:1450$548.
    dead port 2/2 on $mux $flatten\a1_add.\u4.$ternary$bgm.v:1450$548.
    dead port 1/2 on $mux $flatten\a1_add.\u4.$ternary$bgm.v:1450$549.
    dead port 2/2 on $mux $flatten\a1_add.\u4.$ternary$bgm.v:1450$549.
    dead port 1/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 2/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 3/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 4/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 5/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 6/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 7/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 8/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 9/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 10/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 11/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 12/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 13/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 14/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 15/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 16/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 17/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 18/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 19/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 20/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 21/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 22/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 23/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 24/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 25/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 26/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 27/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 28/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 29/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 30/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 31/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 32/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 33/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 34/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 35/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 36/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 37/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 38/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 39/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 40/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 41/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 42/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 43/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 44/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 45/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 46/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 47/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 48/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 49/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 50/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 51/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 52/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 53/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 54/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 55/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 56/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 57/57 on $pmux $flatten\a3_add.\u4.\u3.$procmux$1417.
    dead port 1/2 on $mux $flatten\a1_add.\u4.$ternary$bgm.v:1521$678.
    dead port 2/2 on $mux $flatten\a1_add.\u4.$ternary$bgm.v:1521$678.
    dead port 1/2 on $mux $flatten\a1_add.\u4.$ternary$bgm.v:1491$616.
    dead port 2/2 on $mux $flatten\a1_add.\u4.$ternary$bgm.v:1491$616.
    dead port 1/3 on $pmux $flatten\a1_add.\u4.$procmux$1556.
    dead port 2/3 on $pmux $flatten\a1_add.\u4.$procmux$1556.
    dead port 1/2 on $mux $flatten\a1_add.\u4.$ternary$bgm.v:1365$463.
    dead port 2/2 on $mux $flatten\a1_add.\u4.$ternary$bgm.v:1365$463.
    dead port 1/2 on $mux $flatten\a1_add.\u4.$ternary$bgm.v:1441$547.
    dead port 2/2 on $mux $flatten\a1_add.\u4.$ternary$bgm.v:1441$547.
    dead port 1/2 on $mux $flatten\a1_add.\u4.$ternary$bgm.v:1383$496.
    dead port 2/2 on $mux $flatten\a1_add.\u4.$ternary$bgm.v:1383$496.
    dead port 1/2 on $mux $flatten\a1_add.\u4.$ternary$bgm.v:1391$510.
    dead port 2/2 on $mux $flatten\a1_add.\u4.$ternary$bgm.v:1391$510.
    dead port 1/2 on $mux $flatten\a1_add.\u4.$ternary$bgm.v:1523$686.
    dead port 2/2 on $mux $flatten\a1_add.\u4.$ternary$bgm.v:1523$686.
    dead port 1/2 on $mux $flatten\a1_add.\u4.$ternary$bgm.v:1524$690.
    dead port 2/2 on $mux $flatten\a1_add.\u4.$ternary$bgm.v:1524$690.
    dead port 1/2 on $mux $flatten\a1_add.\u4.$ternary$bgm.v:1489$607.
    dead port 2/2 on $mux $flatten\a1_add.\u4.$ternary$bgm.v:1489$607.
    dead port 1/2 on $mux $flatten\a1_add.\u4.$ternary$bgm.v:1491$617.
    dead port 2/2 on $mux $flatten\a1_add.\u4.$ternary$bgm.v:1491$617.
    dead port 1/3 on $pmux $flatten\a7_add.\u4.$procmux$1556.
    dead port 2/3 on $pmux $flatten\a7_add.\u4.$procmux$1556.
    dead port 1/3 on $pmux $flatten\a7_add.\u4.$procmux$1561.
    dead port 2/3 on $pmux $flatten\a7_add.\u4.$procmux$1561.
    dead port 1/2 on $mux $flatten\a7_add.\u4.$ternary$bgm.v:1365$463.
    dead port 2/2 on $mux $flatten\a7_add.\u4.$ternary$bgm.v:1365$463.
    dead port 1/2 on $mux $flatten\a7_add.\u4.$ternary$bgm.v:1383$496.
    dead port 2/2 on $mux $flatten\a7_add.\u4.$ternary$bgm.v:1383$496.
    dead port 1/2 on $mux $flatten\a7_add.\u4.$ternary$bgm.v:1387$507.
    dead port 2/2 on $mux $flatten\a7_add.\u4.$ternary$bgm.v:1387$507.
    dead port 1/2 on $mux $flatten\a7_add.\u4.$ternary$bgm.v:1388$506.
    dead port 2/2 on $mux $flatten\a7_add.\u4.$ternary$bgm.v:1388$506.
    dead port 1/2 on $mux $flatten\a7_add.\u4.$ternary$bgm.v:1391$510.
    dead port 2/2 on $mux $flatten\a7_add.\u4.$ternary$bgm.v:1391$510.
    dead port 1/2 on $mux $flatten\a7_add.\u4.$ternary$bgm.v:1402$513.
    dead port 2/2 on $mux $flatten\a7_add.\u4.$ternary$bgm.v:1402$513.
    dead port 1/2 on $mux $flatten\a7_add.\u4.$ternary$bgm.v:1441$547.
    dead port 2/2 on $mux $flatten\a7_add.\u4.$ternary$bgm.v:1441$547.
    dead port 1/2 on $mux $flatten\a7_add.\u4.$ternary$bgm.v:1450$548.
    dead port 2/2 on $mux $flatten\a7_add.\u4.$ternary$bgm.v:1450$548.
    dead port 1/2 on $mux $flatten\a7_add.\u4.$ternary$bgm.v:1450$549.
    dead port 2/2 on $mux $flatten\a7_add.\u4.$ternary$bgm.v:1450$549.
    dead port 1/2 on $mux $flatten\a7_add.\u4.$ternary$bgm.v:1489$607.
    dead port 2/2 on $mux $flatten\a7_add.\u4.$ternary$bgm.v:1489$607.
    dead port 1/2 on $mux $flatten\a7_add.\u4.$ternary$bgm.v:1491$616.
    dead port 2/2 on $mux $flatten\a7_add.\u4.$ternary$bgm.v:1491$616.
    dead port 1/2 on $mux $flatten\a7_add.\u4.$ternary$bgm.v:1491$617.
    dead port 2/2 on $mux $flatten\a7_add.\u4.$ternary$bgm.v:1491$617.
    dead port 1/2 on $mux $flatten\a7_add.\u4.$ternary$bgm.v:1521$678.
    dead port 2/2 on $mux $flatten\a7_add.\u4.$ternary$bgm.v:1521$678.
    dead port 1/2 on $mux $flatten\a7_add.\u4.$ternary$bgm.v:1523$686.
    dead port 2/2 on $mux $flatten\a7_add.\u4.$ternary$bgm.v:1523$686.
    dead port 1/2 on $mux $flatten\a7_add.\u4.$ternary$bgm.v:1524$690.
    dead port 2/2 on $mux $flatten\a7_add.\u4.$ternary$bgm.v:1524$690.
    dead port 1/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 2/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 3/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 4/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 5/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 6/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 7/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 8/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 9/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 10/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 11/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 12/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 13/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 14/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 15/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 16/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 17/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 18/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 19/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 20/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 21/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 22/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 23/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 24/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 25/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 26/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 27/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 28/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 29/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 30/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 31/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 32/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 33/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 34/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 35/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 36/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 37/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 38/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 39/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 40/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 41/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 42/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 43/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 44/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 45/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 46/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 47/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 48/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 49/49 on $pmux $flatten\a8_add.\u4.\u1.$procmux$1476.
    dead port 1/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 2/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 3/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 4/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 5/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 6/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 7/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 8/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 9/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 10/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 11/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 12/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 13/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 14/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 15/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 16/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 17/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 18/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 19/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 20/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 21/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 22/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 23/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 24/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 25/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 26/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 27/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 28/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 29/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 30/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 31/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 32/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 33/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 34/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 35/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 36/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 37/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 38/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 39/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 40/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 41/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 42/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 43/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 44/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 45/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 46/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 47/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 48/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 49/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 50/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 51/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 52/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 53/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 54/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 55/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 56/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 57/57 on $pmux $flatten\a8_add.\u4.\u3.$procmux$1417.
    dead port 1/3 on $pmux $flatten\a8_add.\u4.$procmux$1556.
    dead port 2/3 on $pmux $flatten\a8_add.\u4.$procmux$1556.
    dead port 1/3 on $pmux $flatten\a8_add.\u4.$procmux$1561.
    dead port 2/3 on $pmux $flatten\a8_add.\u4.$procmux$1561.
    dead port 1/2 on $mux $flatten\a8_add.\u4.$ternary$bgm.v:1365$463.
    dead port 2/2 on $mux $flatten\a8_add.\u4.$ternary$bgm.v:1365$463.
    dead port 1/2 on $mux $flatten\a8_add.\u4.$ternary$bgm.v:1383$496.
    dead port 2/2 on $mux $flatten\a8_add.\u4.$ternary$bgm.v:1383$496.
    dead port 1/2 on $mux $flatten\a8_add.\u4.$ternary$bgm.v:1387$507.
    dead port 2/2 on $mux $flatten\a8_add.\u4.$ternary$bgm.v:1387$507.
    dead port 1/2 on $mux $flatten\a8_add.\u4.$ternary$bgm.v:1388$506.
    dead port 2/2 on $mux $flatten\a8_add.\u4.$ternary$bgm.v:1388$506.
    dead port 1/2 on $mux $flatten\a8_add.\u4.$ternary$bgm.v:1391$510.
    dead port 2/2 on $mux $flatten\a8_add.\u4.$ternary$bgm.v:1391$510.
    dead port 1/2 on $mux $flatten\a8_add.\u4.$ternary$bgm.v:1402$513.
    dead port 2/2 on $mux $flatten\a8_add.\u4.$ternary$bgm.v:1402$513.
    dead port 1/2 on $mux $flatten\a8_add.\u4.$ternary$bgm.v:1441$547.
    dead port 2/2 on $mux $flatten\a8_add.\u4.$ternary$bgm.v:1441$547.
    dead port 1/2 on $mux $flatten\a8_add.\u4.$ternary$bgm.v:1450$548.
    dead port 2/2 on $mux $flatten\a8_add.\u4.$ternary$bgm.v:1450$548.
    dead port 1/2 on $mux $flatten\a8_add.\u4.$ternary$bgm.v:1450$549.
    dead port 2/2 on $mux $flatten\a8_add.\u4.$ternary$bgm.v:1450$549.
    dead port 1/2 on $mux $flatten\a8_add.\u4.$ternary$bgm.v:1489$607.
    dead port 2/2 on $mux $flatten\a8_add.\u4.$ternary$bgm.v:1489$607.
    dead port 1/2 on $mux $flatten\a8_add.\u4.$ternary$bgm.v:1491$616.
    dead port 2/2 on $mux $flatten\a8_add.\u4.$ternary$bgm.v:1491$616.
    dead port 1/2 on $mux $flatten\a8_add.\u4.$ternary$bgm.v:1491$617.
    dead port 2/2 on $mux $flatten\a8_add.\u4.$ternary$bgm.v:1491$617.
    dead port 1/2 on $mux $flatten\a8_add.\u4.$ternary$bgm.v:1521$678.
    dead port 2/2 on $mux $flatten\a8_add.\u4.$ternary$bgm.v:1521$678.
    dead port 1/2 on $mux $flatten\a8_add.\u4.$ternary$bgm.v:1523$686.
    dead port 2/2 on $mux $flatten\a8_add.\u4.$ternary$bgm.v:1523$686.
    dead port 1/2 on $mux $flatten\a8_add.\u4.$ternary$bgm.v:1524$690.
    dead port 2/2 on $mux $flatten\a8_add.\u4.$ternary$bgm.v:1524$690.
    dead port 1/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 2/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 3/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 4/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 5/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 6/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 7/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 8/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 9/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 10/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 11/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 12/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 13/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 14/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 15/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 16/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 17/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 18/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 19/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 20/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 21/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 22/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 23/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 24/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 25/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 26/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 27/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 28/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 29/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 30/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 31/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 32/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 33/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 34/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 35/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 36/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 37/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 38/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 39/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 40/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 41/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 42/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 43/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 44/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 45/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 46/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 47/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 48/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 49/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 50/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 51/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 52/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 53/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 54/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 55/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 56/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 57/57 on $pmux $flatten\a4_add.\u4.\u3.$procmux$1417.
    dead port 1/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 2/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 3/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 4/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 5/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 6/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 7/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 8/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 9/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 10/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 11/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 12/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 13/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 14/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 15/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 16/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 17/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 18/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 19/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 20/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 21/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 22/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 23/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 24/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 25/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 26/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 27/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 28/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 29/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 30/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 31/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 32/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 33/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 34/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 35/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 36/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 37/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 38/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 39/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 40/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 41/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 42/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 43/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 44/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 45/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 46/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 47/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 48/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 49/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 50/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 51/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 52/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 53/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 54/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 55/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 56/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 57/57 on $pmux $flatten\x0_mul.\u4.\u3.$procmux$1417.
    dead port 1/2 on $mux $flatten\a3_add.\u4.$ternary$bgm.v:1441$547.
    dead port 2/2 on $mux $flatten\a3_add.\u4.$ternary$bgm.v:1441$547.
    dead port 1/3 on $pmux $flatten\x0_mul.\u4.$procmux$1556.
    dead port 2/3 on $pmux $flatten\x0_mul.\u4.$procmux$1556.
    dead port 1/3 on $pmux $flatten\x0_mul.\u4.$procmux$1561.
    dead port 2/3 on $pmux $flatten\x0_mul.\u4.$procmux$1561.
    dead port 1/2 on $mux $flatten\x0_mul.\u4.$ternary$bgm.v:1376$479.
    dead port 2/2 on $mux $flatten\x0_mul.\u4.$ternary$bgm.v:1376$479.
    dead port 1/2 on $mux $flatten\x0_mul.\u4.$ternary$bgm.v:1376$480.
    dead port 2/2 on $mux $flatten\x0_mul.\u4.$ternary$bgm.v:1376$480.
    dead port 1/2 on $mux $flatten\a3_add.\u4.$ternary$bgm.v:1391$510.
    dead port 2/2 on $mux $flatten\a3_add.\u4.$ternary$bgm.v:1391$510.
    dead port 1/2 on $mux $flatten\x0_mul.\u4.$ternary$bgm.v:1387$507.
    dead port 2/2 on $mux $flatten\x0_mul.\u4.$ternary$bgm.v:1387$507.
    dead port 1/2 on $mux $flatten\x0_mul.\u4.$ternary$bgm.v:1388$506.
    dead port 2/2 on $mux $flatten\x0_mul.\u4.$ternary$bgm.v:1388$506.
    dead port 1/2 on $mux $flatten\x0_mul.\u4.$ternary$bgm.v:1390$511.
    dead port 2/2 on $mux $flatten\x0_mul.\u4.$ternary$bgm.v:1390$511.
    dead port 1/2 on $mux $flatten\x0_mul.\u4.$ternary$bgm.v:1391$510.
    dead port 2/2 on $mux $flatten\x0_mul.\u4.$ternary$bgm.v:1391$510.
    dead port 1/2 on $mux $flatten\x0_mul.\u4.$ternary$bgm.v:1441$547.
    dead port 2/2 on $mux $flatten\x0_mul.\u4.$ternary$bgm.v:1441$547.
    dead port 1/2 on $mux $flatten\x0_mul.\u4.$ternary$bgm.v:1450$548.
    dead port 2/2 on $mux $flatten\x0_mul.\u4.$ternary$bgm.v:1450$548.
    dead port 1/2 on $mux $flatten\x0_mul.\u4.$ternary$bgm.v:1450$549.
    dead port 2/2 on $mux $flatten\x0_mul.\u4.$ternary$bgm.v:1450$549.
    dead port 1/2 on $mux $flatten\x0_mul.\u4.$ternary$bgm.v:1489$607.
    dead port 2/2 on $mux $flatten\x0_mul.\u4.$ternary$bgm.v:1489$607.
    dead port 1/2 on $mux $flatten\x0_mul.\u4.$ternary$bgm.v:1491$616.
    dead port 2/2 on $mux $flatten\x0_mul.\u4.$ternary$bgm.v:1491$616.
    dead port 1/2 on $mux $flatten\x0_mul.\u4.$ternary$bgm.v:1491$617.
    dead port 2/2 on $mux $flatten\x0_mul.\u4.$ternary$bgm.v:1491$617.
    dead port 1/2 on $mux $flatten\x0_mul.\u4.$ternary$bgm.v:1521$677.
    dead port 2/2 on $mux $flatten\x0_mul.\u4.$ternary$bgm.v:1521$677.
    dead port 1/2 on $mux $flatten\x0_mul.\u4.$ternary$bgm.v:1521$678.
    dead port 2/2 on $mux $flatten\x0_mul.\u4.$ternary$bgm.v:1521$678.
    dead port 1/2 on $mux $flatten\x0_mul.\u4.$ternary$bgm.v:1523$686.
    dead port 2/2 on $mux $flatten\x0_mul.\u4.$ternary$bgm.v:1523$686.
    dead port 1/2 on $mux $flatten\x0_mul.\u4.$ternary$bgm.v:1524$690.
    dead port 2/2 on $mux $flatten\x0_mul.\u4.$ternary$bgm.v:1524$690.
    dead port 1/2 on $mux $flatten\x0_mul.\u2.$ternary$bgm.v:1117$318.
    dead port 2/2 on $mux $flatten\x0_mul.\u2.$ternary$bgm.v:1117$318.
    dead port 1/2 on $mux $flatten\x0_mul.\u2.$ternary$bgm.v:1117$319.
    dead port 2/2 on $mux $flatten\x0_mul.\u2.$ternary$bgm.v:1117$319.
    dead port 1/2 on $mux $flatten\x0_mul.\u2.$ternary$bgm.v:1117$320.
    dead port 2/2 on $mux $flatten\x0_mul.\u2.$ternary$bgm.v:1117$320.
    dead port 1/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 2/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 3/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 4/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 5/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 6/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 7/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 8/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 9/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 10/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 11/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 12/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 13/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 14/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 15/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 16/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 17/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 18/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 19/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 20/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 21/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 22/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 23/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 24/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 25/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 26/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 27/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 28/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 29/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 30/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 31/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 32/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 33/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 34/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 35/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 36/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 37/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 38/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 39/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 40/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 41/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 42/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 43/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 44/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 45/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 46/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 47/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 48/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 49/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 50/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 51/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 52/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 53/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 54/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 55/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 56/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 57/57 on $pmux $flatten\x10_mul.\u4.\u3.$procmux$1417.
    dead port 1/3 on $pmux $flatten\x10_mul.\u4.$procmux$1556.
    dead port 2/3 on $pmux $flatten\x10_mul.\u4.$procmux$1556.
    dead port 1/3 on $pmux $flatten\x10_mul.\u4.$procmux$1561.
    dead port 2/3 on $pmux $flatten\x10_mul.\u4.$procmux$1561.
    dead port 1/2 on $mux $flatten\x10_mul.\u4.$ternary$bgm.v:1376$479.
    dead port 2/2 on $mux $flatten\x10_mul.\u4.$ternary$bgm.v:1376$479.
    dead port 1/2 on $mux $flatten\x10_mul.\u4.$ternary$bgm.v:1376$480.
    dead port 2/2 on $mux $flatten\x10_mul.\u4.$ternary$bgm.v:1376$480.
    dead port 1/2 on $mux $flatten\x10_mul.\u4.$ternary$bgm.v:1387$507.
    dead port 2/2 on $mux $flatten\x10_mul.\u4.$ternary$bgm.v:1387$507.
    dead port 1/2 on $mux $flatten\x10_mul.\u4.$ternary$bgm.v:1388$506.
    dead port 2/2 on $mux $flatten\x10_mul.\u4.$ternary$bgm.v:1388$506.
    dead port 1/2 on $mux $flatten\x10_mul.\u4.$ternary$bgm.v:1390$511.
    dead port 2/2 on $mux $flatten\x10_mul.\u4.$ternary$bgm.v:1390$511.
    dead port 1/2 on $mux $flatten\x10_mul.\u4.$ternary$bgm.v:1391$510.
    dead port 2/2 on $mux $flatten\x10_mul.\u4.$ternary$bgm.v:1391$510.
    dead port 1/2 on $mux $flatten\x10_mul.\u4.$ternary$bgm.v:1441$547.
    dead port 2/2 on $mux $flatten\x10_mul.\u4.$ternary$bgm.v:1441$547.
    dead port 1/2 on $mux $flatten\x10_mul.\u4.$ternary$bgm.v:1450$548.
    dead port 2/2 on $mux $flatten\x10_mul.\u4.$ternary$bgm.v:1450$548.
    dead port 1/2 on $mux $flatten\x10_mul.\u4.$ternary$bgm.v:1450$549.
    dead port 2/2 on $mux $flatten\x10_mul.\u4.$ternary$bgm.v:1450$549.
    dead port 1/2 on $mux $flatten\x10_mul.\u4.$ternary$bgm.v:1489$607.
    dead port 2/2 on $mux $flatten\x10_mul.\u4.$ternary$bgm.v:1489$607.
    dead port 1/2 on $mux $flatten\x10_mul.\u4.$ternary$bgm.v:1491$616.
    dead port 2/2 on $mux $flatten\x10_mul.\u4.$ternary$bgm.v:1491$616.
    dead port 1/2 on $mux $flatten\x10_mul.\u4.$ternary$bgm.v:1491$617.
    dead port 2/2 on $mux $flatten\x10_mul.\u4.$ternary$bgm.v:1491$617.
    dead port 1/2 on $mux $flatten\x10_mul.\u4.$ternary$bgm.v:1521$677.
    dead port 2/2 on $mux $flatten\x10_mul.\u4.$ternary$bgm.v:1521$677.
    dead port 1/2 on $mux $flatten\x10_mul.\u4.$ternary$bgm.v:1521$678.
    dead port 2/2 on $mux $flatten\x10_mul.\u4.$ternary$bgm.v:1521$678.
    dead port 1/2 on $mux $flatten\x10_mul.\u4.$ternary$bgm.v:1523$686.
    dead port 2/2 on $mux $flatten\x10_mul.\u4.$ternary$bgm.v:1523$686.
    dead port 1/2 on $mux $flatten\x10_mul.\u4.$ternary$bgm.v:1524$690.
    dead port 2/2 on $mux $flatten\x10_mul.\u4.$ternary$bgm.v:1524$690.
    dead port 1/2 on $mux $flatten\x10_mul.\u2.$ternary$bgm.v:1117$318.
    dead port 2/2 on $mux $flatten\x10_mul.\u2.$ternary$bgm.v:1117$318.
    dead port 1/2 on $mux $flatten\x10_mul.\u2.$ternary$bgm.v:1117$319.
    dead port 2/2 on $mux $flatten\x10_mul.\u2.$ternary$bgm.v:1117$319.
    dead port 1/2 on $mux $flatten\x10_mul.\u2.$ternary$bgm.v:1117$320.
    dead port 2/2 on $mux $flatten\x10_mul.\u2.$ternary$bgm.v:1117$320.
    dead port 1/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 2/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 3/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 4/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 5/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 6/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 7/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 8/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 9/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 10/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 11/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 12/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 13/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 14/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 15/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 16/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 17/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 18/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 19/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 20/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 21/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 22/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 23/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 24/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 25/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 26/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 27/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 28/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 29/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 30/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 31/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 32/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 33/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 34/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 35/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 36/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 37/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 38/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 39/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 40/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 41/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 42/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 43/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 44/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 45/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 46/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 47/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 48/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 49/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 50/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 51/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 52/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 53/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 54/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 55/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 56/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 57/57 on $pmux $flatten\x1_mul.\u4.\u3.$procmux$1417.
    dead port 1/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 2/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 3/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 4/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 5/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 6/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 7/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 8/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 9/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 10/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 11/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 12/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 13/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 14/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 15/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 16/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 17/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 18/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 19/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 20/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 21/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 22/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 23/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 24/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 25/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 26/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 27/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 28/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 29/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 30/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 31/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 32/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 33/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 34/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 35/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 36/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 37/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 38/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 39/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 40/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 41/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 42/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 43/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 44/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 45/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 46/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 47/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 48/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 49/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 50/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 51/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 52/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 53/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 54/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 55/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 56/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 57/57 on $pmux $flatten\a1_add.\u4.\u3.$procmux$1417.
    dead port 1/2 on $mux $flatten\a3_add.\u4.$ternary$bgm.v:1521$678.
    dead port 2/2 on $mux $flatten\a3_add.\u4.$ternary$bgm.v:1521$678.
    dead port 1/2 on $mux $flatten\a3_add.\u4.$ternary$bgm.v:1524$690.
    dead port 2/2 on $mux $flatten\a3_add.\u4.$ternary$bgm.v:1524$690.
    dead port 1/3 on $pmux $flatten\x1_mul.\u4.$procmux$1556.
    dead port 2/3 on $pmux $flatten\x1_mul.\u4.$procmux$1556.
    dead port 1/3 on $pmux $flatten\x1_mul.\u4.$procmux$1561.
    dead port 2/3 on $pmux $flatten\x1_mul.\u4.$procmux$1561.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$bgm.v:1376$479.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$bgm.v:1376$479.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$bgm.v:1376$480.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$bgm.v:1376$480.
    dead port 1/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 2/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 3/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 4/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 5/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 6/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 7/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 8/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 9/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 10/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 11/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 12/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 13/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 14/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 15/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 16/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 17/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 18/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 19/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 20/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 21/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 22/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 23/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 24/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 25/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 26/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 27/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 28/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 29/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 30/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 31/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 32/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 33/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 34/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 35/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 36/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 37/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 38/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 39/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 40/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 41/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 42/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 43/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 44/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 45/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 46/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 47/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 48/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 49/49 on $pmux $flatten\a1_add.\u4.\u1.$procmux$1476.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$bgm.v:1387$507.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$bgm.v:1387$507.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$bgm.v:1388$506.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$bgm.v:1388$506.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$bgm.v:1390$511.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$bgm.v:1390$511.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$bgm.v:1391$510.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$bgm.v:1391$510.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$bgm.v:1441$547.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$bgm.v:1441$547.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$bgm.v:1450$548.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$bgm.v:1450$548.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$bgm.v:1450$549.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$bgm.v:1450$549.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$bgm.v:1489$607.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$bgm.v:1489$607.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$bgm.v:1491$616.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$bgm.v:1491$616.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$bgm.v:1491$617.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$bgm.v:1491$617.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$bgm.v:1521$677.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$bgm.v:1521$677.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$bgm.v:1521$678.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$bgm.v:1521$678.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$bgm.v:1523$686.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$bgm.v:1523$686.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$bgm.v:1524$690.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$bgm.v:1524$690.
    dead port 1/2 on $mux $flatten\a3_add.\u4.$ternary$bgm.v:1523$686.
    dead port 2/2 on $mux $flatten\a3_add.\u4.$ternary$bgm.v:1523$686.
    dead port 1/2 on $mux $flatten\x1_mul.\u2.$ternary$bgm.v:1117$318.
    dead port 2/2 on $mux $flatten\x1_mul.\u2.$ternary$bgm.v:1117$318.
    dead port 1/2 on $mux $flatten\x1_mul.\u2.$ternary$bgm.v:1117$319.
    dead port 2/2 on $mux $flatten\x1_mul.\u2.$ternary$bgm.v:1117$319.
    dead port 1/2 on $mux $flatten\x1_mul.\u2.$ternary$bgm.v:1117$320.
    dead port 2/2 on $mux $flatten\x1_mul.\u2.$ternary$bgm.v:1117$320.
    dead port 1/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 2/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 3/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 4/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 5/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 6/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 7/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 8/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 9/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 10/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 11/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 12/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 13/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 14/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 15/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 16/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 17/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 18/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 19/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 20/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 21/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 22/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 23/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 24/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 25/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 26/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 27/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 28/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 29/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 30/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 31/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 32/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 33/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 34/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 35/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 36/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 37/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 38/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 39/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 40/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 41/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 42/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 43/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 44/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 45/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 46/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 47/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 48/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 49/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 50/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 51/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 52/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 53/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 54/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 55/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 56/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 57/57 on $pmux $flatten\x2_mul.\u4.\u3.$procmux$1417.
    dead port 1/3 on $pmux $flatten\x2_mul.\u4.$procmux$1556.
    dead port 2/3 on $pmux $flatten\x2_mul.\u4.$procmux$1556.
    dead port 1/3 on $pmux $flatten\x2_mul.\u4.$procmux$1561.
    dead port 2/3 on $pmux $flatten\x2_mul.\u4.$procmux$1561.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$bgm.v:1376$479.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$bgm.v:1376$479.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$bgm.v:1376$480.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$bgm.v:1376$480.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$bgm.v:1387$507.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$bgm.v:1387$507.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$bgm.v:1388$506.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$bgm.v:1388$506.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$bgm.v:1390$511.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$bgm.v:1390$511.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$bgm.v:1391$510.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$bgm.v:1391$510.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$bgm.v:1441$547.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$bgm.v:1441$547.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$bgm.v:1450$548.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$bgm.v:1450$548.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$bgm.v:1450$549.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$bgm.v:1450$549.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$bgm.v:1489$607.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$bgm.v:1489$607.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$bgm.v:1491$616.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$bgm.v:1491$616.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$bgm.v:1491$617.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$bgm.v:1491$617.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$bgm.v:1521$677.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$bgm.v:1521$677.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$bgm.v:1521$678.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$bgm.v:1521$678.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$bgm.v:1523$686.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$bgm.v:1523$686.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$bgm.v:1524$690.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$bgm.v:1524$690.
    dead port 1/2 on $mux $flatten\x2_mul.\u2.$ternary$bgm.v:1117$318.
    dead port 2/2 on $mux $flatten\x2_mul.\u2.$ternary$bgm.v:1117$318.
    dead port 1/2 on $mux $flatten\x2_mul.\u2.$ternary$bgm.v:1117$319.
    dead port 2/2 on $mux $flatten\x2_mul.\u2.$ternary$bgm.v:1117$319.
    dead port 1/2 on $mux $flatten\x2_mul.\u2.$ternary$bgm.v:1117$320.
    dead port 2/2 on $mux $flatten\x2_mul.\u2.$ternary$bgm.v:1117$320.
    dead port 1/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 2/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 3/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 4/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 5/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 6/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 7/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 8/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 9/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 10/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 11/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 12/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 13/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 14/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 15/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 16/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 17/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 18/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 19/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 20/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 21/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 22/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 23/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 24/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 25/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 26/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 27/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 28/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 29/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 30/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 31/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 32/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 33/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 34/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 35/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 36/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 37/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 38/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 39/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 40/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 41/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 42/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 43/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 44/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 45/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 46/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 47/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 48/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 49/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 50/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 51/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 52/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 53/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 54/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 55/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 56/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 57/57 on $pmux $flatten\x3_mul.\u4.\u3.$procmux$1417.
    dead port 1/2 on $mux $flatten\a3_add.\u4.$ternary$bgm.v:1383$496.
    dead port 2/2 on $mux $flatten\a3_add.\u4.$ternary$bgm.v:1383$496.
    dead port 1/3 on $pmux $flatten\x3_mul.\u4.$procmux$1556.
    dead port 2/3 on $pmux $flatten\x3_mul.\u4.$procmux$1556.
    dead port 1/3 on $pmux $flatten\x3_mul.\u4.$procmux$1561.
    dead port 2/3 on $pmux $flatten\x3_mul.\u4.$procmux$1561.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$bgm.v:1376$479.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$bgm.v:1376$479.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$bgm.v:1376$480.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$bgm.v:1376$480.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$bgm.v:1387$507.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$bgm.v:1387$507.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$bgm.v:1388$506.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$bgm.v:1388$506.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$bgm.v:1390$511.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$bgm.v:1390$511.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$bgm.v:1391$510.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$bgm.v:1391$510.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$bgm.v:1441$547.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$bgm.v:1441$547.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$bgm.v:1450$548.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$bgm.v:1450$548.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$bgm.v:1450$549.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$bgm.v:1450$549.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$bgm.v:1489$607.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$bgm.v:1489$607.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$bgm.v:1491$616.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$bgm.v:1491$616.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$bgm.v:1491$617.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$bgm.v:1491$617.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$bgm.v:1521$677.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$bgm.v:1521$677.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$bgm.v:1521$678.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$bgm.v:1521$678.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$bgm.v:1523$686.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$bgm.v:1523$686.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$bgm.v:1524$690.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$bgm.v:1524$690.
    dead port 1/2 on $mux $flatten\x3_mul.\u2.$ternary$bgm.v:1117$318.
    dead port 2/2 on $mux $flatten\x3_mul.\u2.$ternary$bgm.v:1117$318.
    dead port 1/2 on $mux $flatten\x3_mul.\u2.$ternary$bgm.v:1117$319.
    dead port 2/2 on $mux $flatten\x3_mul.\u2.$ternary$bgm.v:1117$319.
    dead port 1/2 on $mux $flatten\x3_mul.\u2.$ternary$bgm.v:1117$320.
    dead port 2/2 on $mux $flatten\x3_mul.\u2.$ternary$bgm.v:1117$320.
    dead port 1/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 2/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 3/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 4/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 5/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 6/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 7/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 8/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 9/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 10/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 11/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 12/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 13/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 14/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 15/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 16/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 17/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 18/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 19/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 20/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 21/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 22/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 23/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 24/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 25/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 26/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 27/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 28/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 29/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 30/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 31/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 32/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 33/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 34/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 35/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 36/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 37/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 38/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 39/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 40/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 41/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 42/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 43/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 44/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 45/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 46/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 47/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 48/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 49/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 50/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 51/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 52/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 53/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 54/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 55/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 56/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 57/57 on $pmux $flatten\x4_mul.\u4.\u3.$procmux$1417.
    dead port 1/3 on $pmux $flatten\a2_add.\u4.$procmux$1556.
    dead port 2/3 on $pmux $flatten\a2_add.\u4.$procmux$1556.
    dead port 1/2 on $mux $flatten\a0_add.\u4.$ternary$bgm.v:1450$548.
    dead port 2/2 on $mux $flatten\a0_add.\u4.$ternary$bgm.v:1450$548.
    dead port 1/2 on $mux $flatten\a0_add.\u4.$ternary$bgm.v:1521$678.
    dead port 2/2 on $mux $flatten\a0_add.\u4.$ternary$bgm.v:1521$678.
    dead port 1/2 on $mux $flatten\a0_add.\u4.$ternary$bgm.v:1523$686.
    dead port 2/2 on $mux $flatten\a0_add.\u4.$ternary$bgm.v:1523$686.
    dead port 1/2 on $mux $flatten\a0_add.\u4.$ternary$bgm.v:1524$690.
    dead port 2/2 on $mux $flatten\a0_add.\u4.$ternary$bgm.v:1524$690.
    dead port 1/2 on $mux $flatten\a0_add.\u4.$ternary$bgm.v:1491$616.
    dead port 2/2 on $mux $flatten\a0_add.\u4.$ternary$bgm.v:1491$616.
    dead port 1/2 on $mux $flatten\a0_add.\u4.$ternary$bgm.v:1491$617.
    dead port 2/2 on $mux $flatten\a0_add.\u4.$ternary$bgm.v:1491$617.
    dead port 1/2 on $mux $flatten\a0_add.\u4.$ternary$bgm.v:1387$507.
    dead port 2/2 on $mux $flatten\a0_add.\u4.$ternary$bgm.v:1387$507.
    dead port 1/2 on $mux $flatten\a0_add.\u4.$ternary$bgm.v:1402$513.
    dead port 2/2 on $mux $flatten\a0_add.\u4.$ternary$bgm.v:1402$513.
    dead port 1/2 on $mux $flatten\a0_add.\u4.$ternary$bgm.v:1383$496.
    dead port 2/2 on $mux $flatten\a0_add.\u4.$ternary$bgm.v:1383$496.
    dead port 1/2 on $mux $flatten\a0_add.\u4.$ternary$bgm.v:1450$549.
    dead port 2/2 on $mux $flatten\a0_add.\u4.$ternary$bgm.v:1450$549.
    dead port 1/2 on $mux $flatten\a0_add.\u4.$ternary$bgm.v:1388$506.
    dead port 2/2 on $mux $flatten\a0_add.\u4.$ternary$bgm.v:1388$506.
    dead port 1/2 on $mux $flatten\a0_add.\u4.$ternary$bgm.v:1441$547.
    dead port 2/2 on $mux $flatten\a0_add.\u4.$ternary$bgm.v:1441$547.
    dead port 1/2 on $mux $flatten\a0_add.\u4.$ternary$bgm.v:1489$607.
    dead port 2/2 on $mux $flatten\a0_add.\u4.$ternary$bgm.v:1489$607.
    dead port 1/3 on $pmux $flatten\x4_mul.\u4.$procmux$1556.
    dead port 2/3 on $pmux $flatten\x4_mul.\u4.$procmux$1556.
    dead port 1/3 on $pmux $flatten\x4_mul.\u4.$procmux$1561.
    dead port 2/3 on $pmux $flatten\x4_mul.\u4.$procmux$1561.
    dead port 1/3 on $pmux $flatten\a2_add.\u4.$procmux$1561.
    dead port 2/3 on $pmux $flatten\a2_add.\u4.$procmux$1561.
    dead port 1/2 on $mux $flatten\a0_add.\u4.$ternary$bgm.v:1365$463.
    dead port 2/2 on $mux $flatten\a0_add.\u4.$ternary$bgm.v:1365$463.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$bgm.v:1376$479.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$bgm.v:1376$479.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$bgm.v:1376$480.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$bgm.v:1376$480.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$bgm.v:1387$507.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$bgm.v:1387$507.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$bgm.v:1388$506.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$bgm.v:1388$506.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$bgm.v:1390$511.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$bgm.v:1390$511.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$bgm.v:1391$510.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$bgm.v:1391$510.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$bgm.v:1441$547.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$bgm.v:1441$547.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$bgm.v:1450$548.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$bgm.v:1450$548.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$bgm.v:1450$549.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$bgm.v:1450$549.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$bgm.v:1489$607.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$bgm.v:1489$607.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$bgm.v:1491$616.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$bgm.v:1491$616.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$bgm.v:1491$617.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$bgm.v:1491$617.
    dead port 1/2 on $mux $flatten\a0_add.\u4.$ternary$bgm.v:1391$510.
    dead port 2/2 on $mux $flatten\a0_add.\u4.$ternary$bgm.v:1391$510.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$bgm.v:1521$677.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$bgm.v:1521$677.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$bgm.v:1521$678.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$bgm.v:1521$678.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$bgm.v:1523$686.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$bgm.v:1523$686.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$bgm.v:1524$690.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$bgm.v:1524$690.
    dead port 1/2 on $mux $flatten\x4_mul.\u2.$ternary$bgm.v:1117$318.
    dead port 2/2 on $mux $flatten\x4_mul.\u2.$ternary$bgm.v:1117$318.
    dead port 1/2 on $mux $flatten\x4_mul.\u2.$ternary$bgm.v:1117$319.
    dead port 2/2 on $mux $flatten\x4_mul.\u2.$ternary$bgm.v:1117$319.
    dead port 1/2 on $mux $flatten\x4_mul.\u2.$ternary$bgm.v:1117$320.
    dead port 2/2 on $mux $flatten\x4_mul.\u2.$ternary$bgm.v:1117$320.
    dead port 1/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 2/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 3/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 4/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 5/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 6/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 7/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 8/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 9/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 10/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 11/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 12/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 13/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 14/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 15/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 16/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 17/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 18/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 19/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 20/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 21/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 22/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 23/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 24/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 25/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 26/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 27/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 28/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 29/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 30/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 31/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 32/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 33/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 34/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 35/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 36/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 37/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 38/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 39/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 40/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 41/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 42/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 43/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 44/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 45/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 46/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 47/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 48/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 49/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 50/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 51/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 52/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 53/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 54/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 55/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 56/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 57/57 on $pmux $flatten\x5_mul.\u4.\u3.$procmux$1417.
    dead port 1/3 on $pmux $flatten\a0_add.\u4.$procmux$1556.
    dead port 2/3 on $pmux $flatten\a0_add.\u4.$procmux$1556.
    dead port 1/3 on $pmux $flatten\a0_add.\u4.$procmux$1561.
    dead port 2/3 on $pmux $flatten\a0_add.\u4.$procmux$1561.
    dead port 1/2 on $mux $flatten\a2_add.\u4.$ternary$bgm.v:1450$549.
    dead port 2/2 on $mux $flatten\a2_add.\u4.$ternary$bgm.v:1450$549.
    dead port 1/2 on $mux $flatten\a2_add.\u4.$ternary$bgm.v:1388$506.
    dead port 2/2 on $mux $flatten\a2_add.\u4.$ternary$bgm.v:1388$506.
    dead port 1/3 on $pmux $flatten\x5_mul.\u4.$procmux$1556.
    dead port 2/3 on $pmux $flatten\x5_mul.\u4.$procmux$1556.
    dead port 1/3 on $pmux $flatten\x5_mul.\u4.$procmux$1561.
    dead port 2/3 on $pmux $flatten\x5_mul.\u4.$procmux$1561.
    dead port 1/2 on $mux $flatten\x5_mul.\u4.$ternary$bgm.v:1376$479.
    dead port 2/2 on $mux $flatten\x5_mul.\u4.$ternary$bgm.v:1376$479.
    dead port 1/2 on $mux $flatten\x5_mul.\u4.$ternary$bgm.v:1376$480.
    dead port 2/2 on $mux $flatten\x5_mul.\u4.$ternary$bgm.v:1376$480.
    dead port 1/2 on $mux $flatten\x5_mul.\u4.$ternary$bgm.v:1387$507.
    dead port 2/2 on $mux $flatten\x5_mul.\u4.$ternary$bgm.v:1387$507.
    dead port 1/2 on $mux $flatten\x5_mul.\u4.$ternary$bgm.v:1388$506.
    dead port 2/2 on $mux $flatten\x5_mul.\u4.$ternary$bgm.v:1388$506.
    dead port 1/2 on $mux $flatten\x5_mul.\u4.$ternary$bgm.v:1390$511.
    dead port 2/2 on $mux $flatten\x5_mul.\u4.$ternary$bgm.v:1390$511.
    dead port 1/2 on $mux $flatten\x5_mul.\u4.$ternary$bgm.v:1391$510.
    dead port 2/2 on $mux $flatten\x5_mul.\u4.$ternary$bgm.v:1391$510.
    dead port 1/2 on $mux $flatten\x5_mul.\u4.$ternary$bgm.v:1441$547.
    dead port 2/2 on $mux $flatten\x5_mul.\u4.$ternary$bgm.v:1441$547.
    dead port 1/2 on $mux $flatten\x5_mul.\u4.$ternary$bgm.v:1450$548.
    dead port 2/2 on $mux $flatten\x5_mul.\u4.$ternary$bgm.v:1450$548.
    dead port 1/2 on $mux $flatten\x5_mul.\u4.$ternary$bgm.v:1450$549.
    dead port 2/2 on $mux $flatten\x5_mul.\u4.$ternary$bgm.v:1450$549.
    dead port 1/2 on $mux $flatten\a2_add.\u4.$ternary$bgm.v:1365$463.
    dead port 2/2 on $mux $flatten\a2_add.\u4.$ternary$bgm.v:1365$463.
    dead port 1/2 on $mux $flatten\x5_mul.\u4.$ternary$bgm.v:1489$607.
    dead port 2/2 on $mux $flatten\x5_mul.\u4.$ternary$bgm.v:1489$607.
    dead port 1/2 on $mux $flatten\x5_mul.\u4.$ternary$bgm.v:1491$616.
    dead port 2/2 on $mux $flatten\x5_mul.\u4.$ternary$bgm.v:1491$616.
    dead port 1/2 on $mux $flatten\x5_mul.\u4.$ternary$bgm.v:1491$617.
    dead port 2/2 on $mux $flatten\x5_mul.\u4.$ternary$bgm.v:1491$617.
    dead port 1/2 on $mux $flatten\x5_mul.\u4.$ternary$bgm.v:1521$677.
    dead port 2/2 on $mux $flatten\x5_mul.\u4.$ternary$bgm.v:1521$677.
    dead port 1/2 on $mux $flatten\x5_mul.\u4.$ternary$bgm.v:1521$678.
    dead port 2/2 on $mux $flatten\x5_mul.\u4.$ternary$bgm.v:1521$678.
    dead port 1/2 on $mux $flatten\x5_mul.\u4.$ternary$bgm.v:1523$686.
    dead port 2/2 on $mux $flatten\x5_mul.\u4.$ternary$bgm.v:1523$686.
    dead port 1/2 on $mux $flatten\x5_mul.\u4.$ternary$bgm.v:1524$690.
    dead port 2/2 on $mux $flatten\x5_mul.\u4.$ternary$bgm.v:1524$690.
    dead port 1/2 on $mux $flatten\a2_add.\u4.$ternary$bgm.v:1489$607.
    dead port 2/2 on $mux $flatten\a2_add.\u4.$ternary$bgm.v:1489$607.
    dead port 1/2 on $mux $flatten\x5_mul.\u2.$ternary$bgm.v:1117$318.
    dead port 2/2 on $mux $flatten\x5_mul.\u2.$ternary$bgm.v:1117$318.
    dead port 1/2 on $mux $flatten\x5_mul.\u2.$ternary$bgm.v:1117$319.
    dead port 2/2 on $mux $flatten\x5_mul.\u2.$ternary$bgm.v:1117$319.
    dead port 1/2 on $mux $flatten\x5_mul.\u2.$ternary$bgm.v:1117$320.
    dead port 2/2 on $mux $flatten\x5_mul.\u2.$ternary$bgm.v:1117$320.
    dead port 1/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 2/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 3/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 4/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 5/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 6/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 7/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 8/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 9/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 10/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 11/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 12/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 13/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 14/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 15/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 16/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 17/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 18/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 19/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 20/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 21/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 22/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 23/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 24/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 25/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 26/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 27/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 28/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 29/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 30/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 31/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 32/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 33/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 34/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 35/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 36/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 37/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 38/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 39/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 40/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 41/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 42/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 43/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 44/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 45/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 46/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 47/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 48/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 49/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 50/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 51/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 52/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 53/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 54/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 55/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 56/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 57/57 on $pmux $flatten\x6_mul.\u4.\u3.$procmux$1417.
    dead port 1/2 on $mux $flatten\a3_add.\u4.$ternary$bgm.v:1450$549.
    dead port 2/2 on $mux $flatten\a3_add.\u4.$ternary$bgm.v:1450$549.
    dead port 1/2 on $mux $flatten\a2_add.\u4.$ternary$bgm.v:1491$617.
    dead port 2/2 on $mux $flatten\a2_add.\u4.$ternary$bgm.v:1491$617.
    dead port 1/2 on $mux $flatten\a2_add.\u4.$ternary$bgm.v:1523$686.
    dead port 2/2 on $mux $flatten\a2_add.\u4.$ternary$bgm.v:1523$686.
    dead port 1/2 on $mux $flatten\a2_add.\u4.$ternary$bgm.v:1524$690.
    dead port 2/2 on $mux $flatten\a2_add.\u4.$ternary$bgm.v:1524$690.
    dead port 1/2 on $mux $flatten\a2_add.\u4.$ternary$bgm.v:1450$548.
    dead port 2/2 on $mux $flatten\a2_add.\u4.$ternary$bgm.v:1450$548.
    dead port 1/2 on $mux $flatten\a2_add.\u4.$ternary$bgm.v:1441$547.
    dead port 2/2 on $mux $flatten\a2_add.\u4.$ternary$bgm.v:1441$547.
    dead port 1/2 on $mux $flatten\a2_add.\u4.$ternary$bgm.v:1383$496.
    dead port 2/2 on $mux $flatten\a2_add.\u4.$ternary$bgm.v:1383$496.
    dead port 1/2 on $mux $flatten\a2_add.\u4.$ternary$bgm.v:1391$510.
    dead port 2/2 on $mux $flatten\a2_add.\u4.$ternary$bgm.v:1391$510.
    dead port 1/2 on $mux $flatten\a2_add.\u4.$ternary$bgm.v:1521$678.
    dead port 2/2 on $mux $flatten\a2_add.\u4.$ternary$bgm.v:1521$678.
    dead port 1/3 on $pmux $flatten\x6_mul.\u4.$procmux$1556.
    dead port 2/3 on $pmux $flatten\x6_mul.\u4.$procmux$1556.
    dead port 1/3 on $pmux $flatten\x6_mul.\u4.$procmux$1561.
    dead port 2/3 on $pmux $flatten\x6_mul.\u4.$procmux$1561.
    dead port 1/2 on $mux $flatten\x6_mul.\u4.$ternary$bgm.v:1376$479.
    dead port 2/2 on $mux $flatten\x6_mul.\u4.$ternary$bgm.v:1376$479.
    dead port 1/2 on $mux $flatten\x6_mul.\u4.$ternary$bgm.v:1376$480.
    dead port 2/2 on $mux $flatten\x6_mul.\u4.$ternary$bgm.v:1376$480.
    dead port 1/2 on $mux $flatten\a2_add.\u4.$ternary$bgm.v:1387$507.
    dead port 2/2 on $mux $flatten\a2_add.\u4.$ternary$bgm.v:1387$507.
    dead port 1/2 on $mux $flatten\x6_mul.\u4.$ternary$bgm.v:1387$507.
    dead port 2/2 on $mux $flatten\x6_mul.\u4.$ternary$bgm.v:1387$507.
    dead port 1/2 on $mux $flatten\x6_mul.\u4.$ternary$bgm.v:1388$506.
    dead port 2/2 on $mux $flatten\x6_mul.\u4.$ternary$bgm.v:1388$506.
    dead port 1/2 on $mux $flatten\x6_mul.\u4.$ternary$bgm.v:1390$511.
    dead port 2/2 on $mux $flatten\x6_mul.\u4.$ternary$bgm.v:1390$511.
    dead port 1/2 on $mux $flatten\x6_mul.\u4.$ternary$bgm.v:1391$510.
    dead port 2/2 on $mux $flatten\x6_mul.\u4.$ternary$bgm.v:1391$510.
    dead port 1/2 on $mux $flatten\x6_mul.\u4.$ternary$bgm.v:1441$547.
    dead port 2/2 on $mux $flatten\x6_mul.\u4.$ternary$bgm.v:1441$547.
    dead port 1/2 on $mux $flatten\x6_mul.\u4.$ternary$bgm.v:1450$548.
    dead port 2/2 on $mux $flatten\x6_mul.\u4.$ternary$bgm.v:1450$548.
    dead port 1/2 on $mux $flatten\x6_mul.\u4.$ternary$bgm.v:1450$549.
    dead port 2/2 on $mux $flatten\x6_mul.\u4.$ternary$bgm.v:1450$549.
    dead port 1/2 on $mux $flatten\a2_add.\u4.$ternary$bgm.v:1402$513.
    dead port 2/2 on $mux $flatten\a2_add.\u4.$ternary$bgm.v:1402$513.
    dead port 1/2 on $mux $flatten\x6_mul.\u4.$ternary$bgm.v:1489$607.
    dead port 2/2 on $mux $flatten\x6_mul.\u4.$ternary$bgm.v:1489$607.
    dead port 1/2 on $mux $flatten\x6_mul.\u4.$ternary$bgm.v:1491$616.
    dead port 2/2 on $mux $flatten\x6_mul.\u4.$ternary$bgm.v:1491$616.
    dead port 1/2 on $mux $flatten\x6_mul.\u4.$ternary$bgm.v:1491$617.
    dead port 2/2 on $mux $flatten\x6_mul.\u4.$ternary$bgm.v:1491$617.
    dead port 1/2 on $mux $flatten\x6_mul.\u4.$ternary$bgm.v:1521$677.
    dead port 2/2 on $mux $flatten\x6_mul.\u4.$ternary$bgm.v:1521$677.
    dead port 1/2 on $mux $flatten\x6_mul.\u4.$ternary$bgm.v:1521$678.
    dead port 2/2 on $mux $flatten\x6_mul.\u4.$ternary$bgm.v:1521$678.
    dead port 1/2 on $mux $flatten\x6_mul.\u4.$ternary$bgm.v:1523$686.
    dead port 2/2 on $mux $flatten\x6_mul.\u4.$ternary$bgm.v:1523$686.
    dead port 1/2 on $mux $flatten\x6_mul.\u4.$ternary$bgm.v:1524$690.
    dead port 2/2 on $mux $flatten\x6_mul.\u4.$ternary$bgm.v:1524$690.
    dead port 1/2 on $mux $flatten\a2_add.\u4.$ternary$bgm.v:1491$616.
    dead port 2/2 on $mux $flatten\a2_add.\u4.$ternary$bgm.v:1491$616.
    dead port 1/2 on $mux $flatten\x6_mul.\u2.$ternary$bgm.v:1117$318.
    dead port 2/2 on $mux $flatten\x6_mul.\u2.$ternary$bgm.v:1117$318.
    dead port 1/2 on $mux $flatten\x6_mul.\u2.$ternary$bgm.v:1117$319.
    dead port 2/2 on $mux $flatten\x6_mul.\u2.$ternary$bgm.v:1117$319.
    dead port 1/2 on $mux $flatten\x6_mul.\u2.$ternary$bgm.v:1117$320.
    dead port 2/2 on $mux $flatten\x6_mul.\u2.$ternary$bgm.v:1117$320.
    dead port 1/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 2/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 3/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 4/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 5/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 6/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 7/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 8/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 9/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 10/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 11/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 12/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 13/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 14/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 15/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 16/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 17/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 18/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 19/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 20/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 21/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 22/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 23/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 24/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 25/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 26/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 27/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 28/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 29/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 30/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 31/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 32/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 33/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 34/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 35/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 36/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 37/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 38/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 39/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 40/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 41/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 42/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 43/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 44/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 45/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 46/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 47/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 48/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 49/49 on $pmux $flatten\a2_add.\u4.\u1.$procmux$1476.
    dead port 1/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 2/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 3/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 4/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 5/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 6/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 7/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 8/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 9/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 10/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 11/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 12/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 13/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 14/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 15/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 16/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 17/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 18/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 19/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 20/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 21/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 22/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 23/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 24/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 25/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 26/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 27/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 28/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 29/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 30/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 31/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 32/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 33/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 34/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 35/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 36/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 37/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 38/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 39/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 40/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 41/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 42/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 43/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 44/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 45/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 46/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 47/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 48/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 49/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 50/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 51/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 52/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 53/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 54/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 55/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 56/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 57/57 on $pmux $flatten\x7_mul.\u4.\u3.$procmux$1417.
    dead port 1/3 on $pmux $flatten\x7_mul.\u4.$procmux$1556.
    dead port 2/3 on $pmux $flatten\x7_mul.\u4.$procmux$1556.
    dead port 1/3 on $pmux $flatten\x7_mul.\u4.$procmux$1561.
    dead port 2/3 on $pmux $flatten\x7_mul.\u4.$procmux$1561.
    dead port 1/2 on $mux $flatten\x7_mul.\u4.$ternary$bgm.v:1376$479.
    dead port 2/2 on $mux $flatten\x7_mul.\u4.$ternary$bgm.v:1376$479.
    dead port 1/2 on $mux $flatten\x7_mul.\u4.$ternary$bgm.v:1376$480.
    dead port 2/2 on $mux $flatten\x7_mul.\u4.$ternary$bgm.v:1376$480.
    dead port 1/2 on $mux $flatten\x7_mul.\u4.$ternary$bgm.v:1387$507.
    dead port 2/2 on $mux $flatten\x7_mul.\u4.$ternary$bgm.v:1387$507.
    dead port 1/2 on $mux $flatten\x7_mul.\u4.$ternary$bgm.v:1388$506.
    dead port 2/2 on $mux $flatten\x7_mul.\u4.$ternary$bgm.v:1388$506.
    dead port 1/2 on $mux $flatten\x7_mul.\u4.$ternary$bgm.v:1390$511.
    dead port 2/2 on $mux $flatten\x7_mul.\u4.$ternary$bgm.v:1390$511.
    dead port 1/2 on $mux $flatten\x7_mul.\u4.$ternary$bgm.v:1391$510.
    dead port 2/2 on $mux $flatten\x7_mul.\u4.$ternary$bgm.v:1391$510.
    dead port 1/2 on $mux $flatten\x7_mul.\u4.$ternary$bgm.v:1441$547.
    dead port 2/2 on $mux $flatten\x7_mul.\u4.$ternary$bgm.v:1441$547.
    dead port 1/2 on $mux $flatten\x7_mul.\u4.$ternary$bgm.v:1450$548.
    dead port 2/2 on $mux $flatten\x7_mul.\u4.$ternary$bgm.v:1450$548.
    dead port 1/2 on $mux $flatten\x7_mul.\u4.$ternary$bgm.v:1450$549.
    dead port 2/2 on $mux $flatten\x7_mul.\u4.$ternary$bgm.v:1450$549.
    dead port 1/2 on $mux $flatten\x7_mul.\u4.$ternary$bgm.v:1489$607.
    dead port 2/2 on $mux $flatten\x7_mul.\u4.$ternary$bgm.v:1489$607.
    dead port 1/2 on $mux $flatten\x7_mul.\u4.$ternary$bgm.v:1491$616.
    dead port 2/2 on $mux $flatten\x7_mul.\u4.$ternary$bgm.v:1491$616.
    dead port 1/2 on $mux $flatten\x7_mul.\u4.$ternary$bgm.v:1491$617.
    dead port 2/2 on $mux $flatten\x7_mul.\u4.$ternary$bgm.v:1491$617.
    dead port 1/2 on $mux $flatten\x7_mul.\u4.$ternary$bgm.v:1521$677.
    dead port 2/2 on $mux $flatten\x7_mul.\u4.$ternary$bgm.v:1521$677.
    dead port 1/2 on $mux $flatten\x7_mul.\u4.$ternary$bgm.v:1521$678.
    dead port 2/2 on $mux $flatten\x7_mul.\u4.$ternary$bgm.v:1521$678.
    dead port 1/2 on $mux $flatten\x7_mul.\u4.$ternary$bgm.v:1523$686.
    dead port 2/2 on $mux $flatten\x7_mul.\u4.$ternary$bgm.v:1523$686.
    dead port 1/2 on $mux $flatten\x7_mul.\u4.$ternary$bgm.v:1524$690.
    dead port 2/2 on $mux $flatten\x7_mul.\u4.$ternary$bgm.v:1524$690.
    dead port 1/2 on $mux $flatten\x7_mul.\u2.$ternary$bgm.v:1117$318.
    dead port 2/2 on $mux $flatten\x7_mul.\u2.$ternary$bgm.v:1117$318.
    dead port 1/2 on $mux $flatten\x7_mul.\u2.$ternary$bgm.v:1117$319.
    dead port 2/2 on $mux $flatten\x7_mul.\u2.$ternary$bgm.v:1117$319.
    dead port 1/2 on $mux $flatten\x7_mul.\u2.$ternary$bgm.v:1117$320.
    dead port 2/2 on $mux $flatten\x7_mul.\u2.$ternary$bgm.v:1117$320.
    dead port 1/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 2/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 3/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 4/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 5/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 6/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 7/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 8/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 9/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 10/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 11/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 12/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 13/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 14/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 15/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 16/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 17/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 18/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 19/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 20/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 21/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 22/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 23/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 24/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 25/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 26/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 27/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 28/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 29/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 30/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 31/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 32/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 33/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 34/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 35/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 36/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 37/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 38/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 39/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 40/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 41/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 42/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 43/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 44/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 45/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 46/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 47/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 48/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 49/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 50/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 51/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 52/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 53/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 54/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 55/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 56/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 57/57 on $pmux $flatten\x8_mul.\u4.\u3.$procmux$1417.
    dead port 1/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 2/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 3/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 4/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 5/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 6/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 7/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 8/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 9/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 10/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 11/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 12/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 13/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 14/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 15/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 16/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 17/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 18/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 19/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 20/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 21/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 22/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 23/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 24/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 25/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 26/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 27/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 28/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 29/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 30/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 31/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 32/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 33/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 34/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 35/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 36/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 37/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 38/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 39/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 40/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 41/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 42/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 43/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 44/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 45/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 46/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 47/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 48/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 49/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 50/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 51/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 52/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 53/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 54/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 55/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 56/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 57/57 on $pmux $flatten\a0_add.\u4.\u3.$procmux$1417.
    dead port 1/2 on $mux $flatten\a3_add.\u4.$ternary$bgm.v:1388$506.
    dead port 2/2 on $mux $flatten\a3_add.\u4.$ternary$bgm.v:1388$506.
    dead port 1/2 on $mux $flatten\a3_add.\u4.$ternary$bgm.v:1387$507.
    dead port 2/2 on $mux $flatten\a3_add.\u4.$ternary$bgm.v:1387$507.
    dead port 1/2 on $mux $flatten\a3_add.\u4.$ternary$bgm.v:1450$548.
    dead port 2/2 on $mux $flatten\a3_add.\u4.$ternary$bgm.v:1450$548.
    dead port 1/3 on $pmux $flatten\x8_mul.\u4.$procmux$1556.
    dead port 2/3 on $pmux $flatten\x8_mul.\u4.$procmux$1556.
    dead port 1/3 on $pmux $flatten\x8_mul.\u4.$procmux$1561.
    dead port 2/3 on $pmux $flatten\x8_mul.\u4.$procmux$1561.
    dead port 1/2 on $mux $flatten\x8_mul.\u4.$ternary$bgm.v:1376$479.
    dead port 2/2 on $mux $flatten\x8_mul.\u4.$ternary$bgm.v:1376$479.
    dead port 1/2 on $mux $flatten\x8_mul.\u4.$ternary$bgm.v:1376$480.
    dead port 2/2 on $mux $flatten\x8_mul.\u4.$ternary$bgm.v:1376$480.
    dead port 1/2 on $mux $flatten\x8_mul.\u4.$ternary$bgm.v:1387$507.
    dead port 2/2 on $mux $flatten\x8_mul.\u4.$ternary$bgm.v:1387$507.
    dead port 1/2 on $mux $flatten\x8_mul.\u4.$ternary$bgm.v:1388$506.
    dead port 2/2 on $mux $flatten\x8_mul.\u4.$ternary$bgm.v:1388$506.
    dead port 1/2 on $mux $flatten\x8_mul.\u4.$ternary$bgm.v:1390$511.
    dead port 2/2 on $mux $flatten\x8_mul.\u4.$ternary$bgm.v:1390$511.
    dead port 1/2 on $mux $flatten\x8_mul.\u4.$ternary$bgm.v:1391$510.
    dead port 2/2 on $mux $flatten\x8_mul.\u4.$ternary$bgm.v:1391$510.
    dead port 1/2 on $mux $flatten\x8_mul.\u4.$ternary$bgm.v:1441$547.
    dead port 2/2 on $mux $flatten\x8_mul.\u4.$ternary$bgm.v:1441$547.
    dead port 1/2 on $mux $flatten\x8_mul.\u4.$ternary$bgm.v:1450$548.
    dead port 2/2 on $mux $flatten\x8_mul.\u4.$ternary$bgm.v:1450$548.
    dead port 1/2 on $mux $flatten\x8_mul.\u4.$ternary$bgm.v:1450$549.
    dead port 2/2 on $mux $flatten\x8_mul.\u4.$ternary$bgm.v:1450$549.
    dead port 1/2 on $mux $flatten\x8_mul.\u4.$ternary$bgm.v:1489$607.
    dead port 2/2 on $mux $flatten\x8_mul.\u4.$ternary$bgm.v:1489$607.
    dead port 1/2 on $mux $flatten\x8_mul.\u4.$ternary$bgm.v:1491$616.
    dead port 2/2 on $mux $flatten\x8_mul.\u4.$ternary$bgm.v:1491$616.
    dead port 1/2 on $mux $flatten\x8_mul.\u4.$ternary$bgm.v:1491$617.
    dead port 2/2 on $mux $flatten\x8_mul.\u4.$ternary$bgm.v:1491$617.
    dead port 1/2 on $mux $flatten\x8_mul.\u4.$ternary$bgm.v:1521$677.
    dead port 2/2 on $mux $flatten\x8_mul.\u4.$ternary$bgm.v:1521$677.
    dead port 1/2 on $mux $flatten\x8_mul.\u4.$ternary$bgm.v:1521$678.
    dead port 2/2 on $mux $flatten\x8_mul.\u4.$ternary$bgm.v:1521$678.
    dead port 1/2 on $mux $flatten\x8_mul.\u4.$ternary$bgm.v:1523$686.
    dead port 2/2 on $mux $flatten\x8_mul.\u4.$ternary$bgm.v:1523$686.
    dead port 1/2 on $mux $flatten\x8_mul.\u4.$ternary$bgm.v:1524$690.
    dead port 2/2 on $mux $flatten\x8_mul.\u4.$ternary$bgm.v:1524$690.
    dead port 1/2 on $mux $flatten\x8_mul.\u2.$ternary$bgm.v:1117$318.
    dead port 2/2 on $mux $flatten\x8_mul.\u2.$ternary$bgm.v:1117$318.
    dead port 1/2 on $mux $flatten\x8_mul.\u2.$ternary$bgm.v:1117$319.
    dead port 2/2 on $mux $flatten\x8_mul.\u2.$ternary$bgm.v:1117$319.
    dead port 1/2 on $mux $flatten\x8_mul.\u2.$ternary$bgm.v:1117$320.
    dead port 2/2 on $mux $flatten\x8_mul.\u2.$ternary$bgm.v:1117$320.
    dead port 1/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 2/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 3/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 4/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 5/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 6/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 7/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 8/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 9/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 10/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 11/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 12/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 13/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 14/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 15/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 16/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 17/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 18/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 19/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 20/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 21/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 22/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 23/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 24/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 25/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 26/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 27/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 28/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 29/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 30/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 31/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 32/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 33/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 34/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 35/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 36/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 37/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 38/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 39/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 40/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 41/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 42/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 43/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 44/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 45/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 46/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 47/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 48/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 49/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 50/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 51/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 52/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 53/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 54/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 55/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 56/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 57/57 on $pmux $flatten\x9_mul.\u4.\u3.$procmux$1417.
    dead port 1/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 2/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 3/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 4/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 5/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 6/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 7/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 8/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 9/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 10/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 11/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 12/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 13/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 14/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 15/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 16/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 17/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 18/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 19/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 20/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 21/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 22/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 23/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 24/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 25/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 26/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 27/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 28/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 29/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 30/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 31/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 32/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 33/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 34/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 35/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 36/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 37/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 38/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 39/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 40/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 41/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 42/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 43/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 44/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 45/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 46/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 47/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 48/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 49/49 on $pmux $flatten\a0_add.\u4.\u1.$procmux$1476.
    dead port 1/2 on $mux $flatten\a3_add.\u4.$ternary$bgm.v:1365$463.
    dead port 2/2 on $mux $flatten\a3_add.\u4.$ternary$bgm.v:1365$463.
    dead port 1/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 2/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 3/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 4/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 5/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 6/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 7/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 8/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 9/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 10/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 11/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 12/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 13/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 14/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 15/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 16/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 17/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 18/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 19/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 20/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 21/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 22/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 23/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 24/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 25/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 26/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 27/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 28/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 29/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 30/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 31/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 32/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 33/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 34/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 35/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 36/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 37/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 38/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 39/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 40/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 41/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 42/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 43/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 44/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 45/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 46/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 47/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 48/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 49/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 50/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 51/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 52/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 53/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 54/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 55/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 56/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 57/57 on $pmux $flatten\a2_add.\u4.\u3.$procmux$1417.
    dead port 1/3 on $pmux $flatten\x9_mul.\u4.$procmux$1556.
    dead port 2/3 on $pmux $flatten\x9_mul.\u4.$procmux$1556.
    dead port 1/3 on $pmux $flatten\x9_mul.\u4.$procmux$1561.
    dead port 2/3 on $pmux $flatten\x9_mul.\u4.$procmux$1561.
    dead port 1/2 on $mux $flatten\x9_mul.\u4.$ternary$bgm.v:1376$479.
    dead port 2/2 on $mux $flatten\x9_mul.\u4.$ternary$bgm.v:1376$479.
    dead port 1/2 on $mux $flatten\x9_mul.\u4.$ternary$bgm.v:1376$480.
    dead port 2/2 on $mux $flatten\x9_mul.\u4.$ternary$bgm.v:1376$480.
    dead port 1/2 on $mux $flatten\x9_mul.\u4.$ternary$bgm.v:1387$507.
    dead port 2/2 on $mux $flatten\x9_mul.\u4.$ternary$bgm.v:1387$507.
    dead port 1/2 on $mux $flatten\x9_mul.\u4.$ternary$bgm.v:1388$506.
    dead port 2/2 on $mux $flatten\x9_mul.\u4.$ternary$bgm.v:1388$506.
    dead port 1/2 on $mux $flatten\x9_mul.\u4.$ternary$bgm.v:1390$511.
    dead port 2/2 on $mux $flatten\x9_mul.\u4.$ternary$bgm.v:1390$511.
    dead port 1/2 on $mux $flatten\x9_mul.\u4.$ternary$bgm.v:1391$510.
    dead port 2/2 on $mux $flatten\x9_mul.\u4.$ternary$bgm.v:1391$510.
    dead port 1/2 on $mux $flatten\x9_mul.\u4.$ternary$bgm.v:1441$547.
    dead port 2/2 on $mux $flatten\x9_mul.\u4.$ternary$bgm.v:1441$547.
    dead port 1/2 on $mux $flatten\x9_mul.\u4.$ternary$bgm.v:1450$548.
    dead port 2/2 on $mux $flatten\x9_mul.\u4.$ternary$bgm.v:1450$548.
    dead port 1/2 on $mux $flatten\x9_mul.\u4.$ternary$bgm.v:1450$549.
    dead port 2/2 on $mux $flatten\x9_mul.\u4.$ternary$bgm.v:1450$549.
    dead port 1/2 on $mux $flatten\x9_mul.\u4.$ternary$bgm.v:1489$607.
    dead port 2/2 on $mux $flatten\x9_mul.\u4.$ternary$bgm.v:1489$607.
    dead port 1/2 on $mux $flatten\x9_mul.\u4.$ternary$bgm.v:1491$616.
    dead port 2/2 on $mux $flatten\x9_mul.\u4.$ternary$bgm.v:1491$616.
    dead port 1/2 on $mux $flatten\x9_mul.\u4.$ternary$bgm.v:1491$617.
    dead port 2/2 on $mux $flatten\x9_mul.\u4.$ternary$bgm.v:1491$617.
    dead port 1/2 on $mux $flatten\x9_mul.\u4.$ternary$bgm.v:1521$677.
    dead port 2/2 on $mux $flatten\x9_mul.\u4.$ternary$bgm.v:1521$677.
    dead port 1/2 on $mux $flatten\x9_mul.\u4.$ternary$bgm.v:1521$678.
    dead port 2/2 on $mux $flatten\x9_mul.\u4.$ternary$bgm.v:1521$678.
    dead port 1/2 on $mux $flatten\x9_mul.\u4.$ternary$bgm.v:1523$686.
    dead port 2/2 on $mux $flatten\x9_mul.\u4.$ternary$bgm.v:1523$686.
    dead port 1/2 on $mux $flatten\x9_mul.\u4.$ternary$bgm.v:1524$690.
    dead port 2/2 on $mux $flatten\x9_mul.\u4.$ternary$bgm.v:1524$690.
    dead port 1/2 on $mux $flatten\x9_mul.\u2.$ternary$bgm.v:1117$318.
    dead port 2/2 on $mux $flatten\x9_mul.\u2.$ternary$bgm.v:1117$318.
    dead port 1/2 on $mux $flatten\x9_mul.\u2.$ternary$bgm.v:1117$319.
    dead port 2/2 on $mux $flatten\x9_mul.\u2.$ternary$bgm.v:1117$319.
    dead port 1/2 on $mux $flatten\x9_mul.\u2.$ternary$bgm.v:1117$320.
    dead port 2/2 on $mux $flatten\x9_mul.\u2.$ternary$bgm.v:1117$320.
Removed 2349 multiplexer ports.
<suppressed ~468 debug messages>

19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bgm.
    Consolidated identical input bits for $mux cell $flatten\a5_add.\u4.\u6.$procmux$4077:
      Old ports: A=6'110000, B=6'011100, Y=$flatten\a5_add.\u4.\u6.$28\fi_ldz_r0[5:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\a5_add.\u4.\u6.$28\fi_ldz_r0[5:0] [5] $flatten\a5_add.\u4.\u6.$28\fi_ldz_r0[5:0] [2] }
      New connections: { $flatten\a5_add.\u4.\u6.$28\fi_ldz_r0[5:0] [4:3] $flatten\a5_add.\u4.\u6.$28\fi_ldz_r0[5:0] [1:0] } = { 1'1 $flatten\a5_add.\u4.\u6.$28\fi_ldz_r0[5:0] [2] 2'00 }
    Consolidated identical input bits for $pmux cell $flatten\a3_add.\u4.\u7.$procmux$1366:
      Old ports: A=\a3_add.u4.u7.shift_in, B={ \a3_add.u4.u7.shift_in [46:0] 1'0 \a3_add.u4.u7.shift_in [45:0] 2'00 \a3_add.u4.u7.shift_in [44:0] 3'000 \a3_add.u4.u7.shift_in [43:0] 4'0000 \a3_add.u4.u7.shift_in [42:0] 5'00000 \a3_add.u4.u7.shift_in [41:0] 6'000000 \a3_add.u4.u7.shift_in [40:0] 7'0000000 \a3_add.u4.u7.shift_in [39:0] 8'00000000 \a3_add.u4.u7.shift_in [38:0] 9'000000000 \a3_add.u4.u7.shift_in [37:0] 10'0000000000 \a3_add.u4.u7.shift_in [36:0] 11'00000000000 \a3_add.u4.u7.shift_in [35:0] 12'000000000000 \a3_add.u4.u7.shift_in [34:0] 13'0000000000000 \a3_add.u4.u7.shift_in [33:0] 14'00000000000000 \a3_add.u4.u7.shift_in [32:0] 15'000000000000000 \a3_add.u4.u7.shift_in [31:0] 16'0000000000000000 \a3_add.u4.u7.shift_in [30:0] 17'00000000000000000 \a3_add.u4.u7.shift_in [29:0] 18'000000000000000000 \a3_add.u4.u7.shift_in [28:0] 19'0000000000000000000 \a3_add.u4.u7.shift_in [27:0] 20'00000000000000000000 \a3_add.u4.u7.shift_in [26:0] 21'000000000000000000000 \a3_add.u4.u7.shift_in [25:0] 22'0000000000000000000000 \a3_add.u4.u7.shift_in [24:0] 23'00000000000000000000000 \a3_add.u4.u7.shift_in [23:0] 24'000000000000000000000000 \a3_add.u4.u7.shift_in [22:0] 25'0000000000000000000000000 \a3_add.u4.u7.shift_in [21:0] 26'00000000000000000000000000 \a3_add.u4.u7.shift_in [20:0] 27'000000000000000000000000000 \a3_add.u4.u7.shift_in [19:0] 28'0000000000000000000000000000 \a3_add.u4.u7.shift_in [18:0] 29'00000000000000000000000000000 \a3_add.u4.u7.shift_in [17:0] 30'000000000000000000000000000000 \a3_add.u4.u7.shift_in [16:0] 31'0000000000000000000000000000000 \a3_add.u4.u7.shift_in [15:0] 32'00000000000000000000000000000000 \a3_add.u4.u7.shift_in [14:0] 33'000000000000000000000000000000000 \a3_add.u4.u7.shift_in [13:0] 34'0000000000000000000000000000000000 \a3_add.u4.u7.shift_in [12:0] 35'00000000000000000000000000000000000 \a3_add.u4.u7.shift_in [11:0] 36'000000000000000000000000000000000000 \a3_add.u4.u7.shift_in [10:0] 37'0000000000000000000000000000000000000 \a3_add.u4.u7.shift_in [9:0] 38'00000000000000000000000000000000000000 \a3_add.u4.u7.shift_in [8:0] 39'000000000000000000000000000000000000000 \a3_add.u4.u7.shift_in [7:0] 40'0000000000000000000000000000000000000000 \a3_add.u4.u7.shift_in [6:0] 41'00000000000000000000000000000000000000000 \a3_add.u4.u7.shift_in [5:0] 42'000000000000000000000000000000000000000000 \a3_add.u4.u7.shift_in [4:0] 43'0000000000000000000000000000000000000000000 \a3_add.u4.u7.shift_in [3:0] 44'00000000000000000000000000000000000000000000 \a3_add.u4.u7.shift_in [2:0] 45'000000000000000000000000000000000000000000000 \a3_add.u4.u7.shift_in [1:0] 46'0000000000000000000000000000000000000000000000 \a3_add.u4.u7.shift_in [0] 95'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 }, Y=\a3_add.u4.u7.shift_out
      New ports: A=\a3_add.fract_out_q, B={ \a3_add.fract_out_q [26:0] 1'0 \a3_add.fract_out_q [25:0] 2'00 \a3_add.fract_out_q [24:0] 3'000 \a3_add.fract_out_q [23:0] 4'0000 \a3_add.fract_out_q [22:0] 5'00000 \a3_add.fract_out_q [21:0] 6'000000 \a3_add.fract_out_q [20:0] 7'0000000 \a3_add.fract_out_q [19:0] 8'00000000 \a3_add.fract_out_q [18:0] 9'000000000 \a3_add.fract_out_q [17:0] 10'0000000000 \a3_add.fract_out_q [16:0] 11'00000000000 \a3_add.fract_out_q [15:0] 12'000000000000 \a3_add.fract_out_q [14:0] 13'0000000000000 \a3_add.fract_out_q [13:0] 14'00000000000000 \a3_add.fract_out_q [12:0] 15'000000000000000 \a3_add.fract_out_q [11:0] 16'0000000000000000 \a3_add.fract_out_q [10:0] 17'00000000000000000 \a3_add.fract_out_q [9:0] 18'000000000000000000 \a3_add.fract_out_q [8:0] 19'0000000000000000000 \a3_add.fract_out_q [7:0] 20'00000000000000000000 \a3_add.fract_out_q [6:0] 21'000000000000000000000 \a3_add.fract_out_q [5:0] 22'0000000000000000000000 \a3_add.fract_out_q [4:0] 23'00000000000000000000000 \a3_add.fract_out_q [3:0] 24'000000000000000000000000 \a3_add.fract_out_q [2:0] 25'0000000000000000000000000 \a3_add.fract_out_q [1:0] 26'00000000000000000000000000 \a3_add.fract_out_q [0] 615'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 }, Y=\a3_add.u4.u7.shift_out [47:20]
      New connections: \a3_add.u4.u7.shift_out [19:0] = 20'00000000000000000000
    New ctrl vector for $pmux cell $flatten\a3_add.\u4.\u7.$procmux$1366: { $flatten\a3_add.\u4.\u7.$procmux$1414_CMP $flatten\a3_add.\u4.\u7.$procmux$1413_CMP $flatten\a3_add.\u4.\u7.$procmux$1412_CMP $flatten\a3_add.\u4.\u7.$procmux$1411_CMP $flatten\a3_add.\u4.\u7.$procmux$1410_CMP $flatten\a3_add.\u4.\u7.$procmux$1409_CMP $flatten\a3_add.\u4.\u7.$procmux$1408_CMP $flatten\a3_add.\u4.\u7.$procmux$1407_CMP $flatten\a3_add.\u4.\u7.$procmux$1406_CMP $flatten\a3_add.\u4.\u7.$procmux$1405_CMP $flatten\a3_add.\u4.\u7.$procmux$1404_CMP $flatten\a3_add.\u4.\u7.$procmux$1403_CMP $flatten\a3_add.\u4.\u7.$procmux$1402_CMP $flatten\a3_add.\u4.\u7.$procmux$1401_CMP $flatten\a3_add.\u4.\u7.$procmux$1400_CMP $flatten\a3_add.\u4.\u7.$procmux$1399_CMP $flatten\a3_add.\u4.\u7.$procmux$1398_CMP $flatten\a3_add.\u4.\u7.$procmux$1397_CMP $flatten\a3_add.\u4.\u7.$procmux$1396_CMP $flatten\a3_add.\u4.\u7.$procmux$1395_CMP $flatten\a3_add.\u4.\u7.$procmux$1394_CMP $flatten\a3_add.\u4.\u7.$procmux$1393_CMP $flatten\a3_add.\u4.\u7.$procmux$1392_CMP $flatten\a3_add.\u4.\u7.$procmux$1391_CMP $flatten\a3_add.\u4.\u7.$procmux$1390_CMP $flatten\a3_add.\u4.\u7.$procmux$1389_CMP $flatten\a3_add.\u4.\u7.$procmux$1388_CMP $auto$opt_reduce.cc:134:opt_pmux$5676 }
    Consolidated identical input bits for $pmux cell $flatten\a5_add.\u4.\u7.$procmux$1366:
      Old ports: A=\a5_add.u4.u7.shift_in, B={ \a5_add.u4.u7.shift_in [46:0] 1'0 \a5_add.u4.u7.shift_in [45:0] 2'00 \a5_add.u4.u7.shift_in [44:0] 3'000 \a5_add.u4.u7.shift_in [43:0] 4'0000 \a5_add.u4.u7.shift_in [42:0] 5'00000 \a5_add.u4.u7.shift_in [41:0] 6'000000 \a5_add.u4.u7.shift_in [40:0] 7'0000000 \a5_add.u4.u7.shift_in [39:0] 8'00000000 \a5_add.u4.u7.shift_in [38:0] 9'000000000 \a5_add.u4.u7.shift_in [37:0] 10'0000000000 \a5_add.u4.u7.shift_in [36:0] 11'00000000000 \a5_add.u4.u7.shift_in [35:0] 12'000000000000 \a5_add.u4.u7.shift_in [34:0] 13'0000000000000 \a5_add.u4.u7.shift_in [33:0] 14'00000000000000 \a5_add.u4.u7.shift_in [32:0] 15'000000000000000 \a5_add.u4.u7.shift_in [31:0] 16'0000000000000000 \a5_add.u4.u7.shift_in [30:0] 17'00000000000000000 \a5_add.u4.u7.shift_in [29:0] 18'000000000000000000 \a5_add.u4.u7.shift_in [28:0] 19'0000000000000000000 \a5_add.u4.u7.shift_in [27:0] 20'00000000000000000000 \a5_add.u4.u7.shift_in [26:0] 21'000000000000000000000 \a5_add.u4.u7.shift_in [25:0] 22'0000000000000000000000 \a5_add.u4.u7.shift_in [24:0] 23'00000000000000000000000 \a5_add.u4.u7.shift_in [23:0] 24'000000000000000000000000 \a5_add.u4.u7.shift_in [22:0] 25'0000000000000000000000000 \a5_add.u4.u7.shift_in [21:0] 26'00000000000000000000000000 \a5_add.u4.u7.shift_in [20:0] 27'000000000000000000000000000 \a5_add.u4.u7.shift_in [19:0] 28'0000000000000000000000000000 \a5_add.u4.u7.shift_in [18:0] 29'00000000000000000000000000000 \a5_add.u4.u7.shift_in [17:0] 30'000000000000000000000000000000 \a5_add.u4.u7.shift_in [16:0] 31'0000000000000000000000000000000 \a5_add.u4.u7.shift_in [15:0] 32'00000000000000000000000000000000 \a5_add.u4.u7.shift_in [14:0] 33'000000000000000000000000000000000 \a5_add.u4.u7.shift_in [13:0] 34'0000000000000000000000000000000000 \a5_add.u4.u7.shift_in [12:0] 35'00000000000000000000000000000000000 \a5_add.u4.u7.shift_in [11:0] 36'000000000000000000000000000000000000 \a5_add.u4.u7.shift_in [10:0] 37'0000000000000000000000000000000000000 \a5_add.u4.u7.shift_in [9:0] 38'00000000000000000000000000000000000000 \a5_add.u4.u7.shift_in [8:0] 39'000000000000000000000000000000000000000 \a5_add.u4.u7.shift_in [7:0] 40'0000000000000000000000000000000000000000 \a5_add.u4.u7.shift_in [6:0] 41'00000000000000000000000000000000000000000 \a5_add.u4.u7.shift_in [5:0] 42'000000000000000000000000000000000000000000 \a5_add.u4.u7.shift_in [4:0] 43'0000000000000000000000000000000000000000000 \a5_add.u4.u7.shift_in [3:0] 44'00000000000000000000000000000000000000000000 \a5_add.u4.u7.shift_in [2:0] 45'000000000000000000000000000000000000000000000 \a5_add.u4.u7.shift_in [1:0] 46'0000000000000000000000000000000000000000000000 \a5_add.u4.u7.shift_in [0] 95'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 }, Y=\a5_add.u4.u7.shift_out
      New ports: A=\a5_add.fract_out_q, B={ \a5_add.fract_out_q [26:0] 1'0 \a5_add.fract_out_q [25:0] 2'00 \a5_add.fract_out_q [24:0] 3'000 \a5_add.fract_out_q [23:0] 4'0000 \a5_add.fract_out_q [22:0] 5'00000 \a5_add.fract_out_q [21:0] 6'000000 \a5_add.fract_out_q [20:0] 7'0000000 \a5_add.fract_out_q [19:0] 8'00000000 \a5_add.fract_out_q [18:0] 9'000000000 \a5_add.fract_out_q [17:0] 10'0000000000 \a5_add.fract_out_q [16:0] 11'00000000000 \a5_add.fract_out_q [15:0] 12'000000000000 \a5_add.fract_out_q [14:0] 13'0000000000000 \a5_add.fract_out_q [13:0] 14'00000000000000 \a5_add.fract_out_q [12:0] 15'000000000000000 \a5_add.fract_out_q [11:0] 16'0000000000000000 \a5_add.fract_out_q [10:0] 17'00000000000000000 \a5_add.fract_out_q [9:0] 18'000000000000000000 \a5_add.fract_out_q [8:0] 19'0000000000000000000 \a5_add.fract_out_q [7:0] 20'00000000000000000000 \a5_add.fract_out_q [6:0] 21'000000000000000000000 \a5_add.fract_out_q [5:0] 22'0000000000000000000000 \a5_add.fract_out_q [4:0] 23'00000000000000000000000 \a5_add.fract_out_q [3:0] 24'000000000000000000000000 \a5_add.fract_out_q [2:0] 25'0000000000000000000000000 \a5_add.fract_out_q [1:0] 26'00000000000000000000000000 \a5_add.fract_out_q [0] 615'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 }, Y=\a5_add.u4.u7.shift_out [47:20]
      New connections: \a5_add.u4.u7.shift_out [19:0] = 20'00000000000000000000
    New ctrl vector for $pmux cell $flatten\a5_add.\u4.\u7.$procmux$1366: { $flatten\a5_add.\u4.\u7.$procmux$1414_CMP $flatten\a5_add.\u4.\u7.$procmux$1413_CMP $flatten\a5_add.\u4.\u7.$procmux$1412_CMP $flatten\a5_add.\u4.\u7.$procmux$1411_CMP $flatten\a5_add.\u4.\u7.$procmux$1410_CMP $flatten\a5_add.\u4.\u7.$procmux$1409_CMP $flatten\a5_add.\u4.\u7.$procmux$1408_CMP $flatten\a5_add.\u4.\u7.$procmux$1407_CMP $flatten\a5_add.\u4.\u7.$procmux$1406_CMP $flatten\a5_add.\u4.\u7.$procmux$1405_CMP $flatten\a5_add.\u4.\u7.$procmux$1404_CMP $flatten\a5_add.\u4.\u7.$procmux$1403_CMP $flatten\a5_add.\u4.\u7.$procmux$1402_CMP $flatten\a5_add.\u4.\u7.$procmux$1401_CMP $flatten\a5_add.\u4.\u7.$procmux$1400_CMP $flatten\a5_add.\u4.\u7.$procmux$1399_CMP $flatten\a5_add.\u4.\u7.$procmux$1398_CMP $flatten\a5_add.\u4.\u7.$procmux$1397_CMP $flatten\a5_add.\u4.\u7.$procmux$1396_CMP $flatten\a5_add.\u4.\u7.$procmux$1395_CMP $flatten\a5_add.\u4.\u7.$procmux$1394_CMP $flatten\a5_add.\u4.\u7.$procmux$1393_CMP $flatten\a5_add.\u4.\u7.$procmux$1392_CMP $flatten\a5_add.\u4.\u7.$procmux$1391_CMP $flatten\a5_add.\u4.\u7.$procmux$1390_CMP $flatten\a5_add.\u4.\u7.$procmux$1389_CMP $flatten\a5_add.\u4.\u7.$procmux$1388_CMP $auto$opt_reduce.cc:134:opt_pmux$5678 }
    Consolidated identical input bits for $mux cell $flatten\a5_add.\u4.$ternary$bgm.v:1349$435:
      Old ports: A=9'000000000, B=\a5_add.u4.div_scht1a, Y={ \a5_add.u4.div_shft1_co \a5_add.u4.div_shft1 }
      New ports: A=8'00000000, B={ \a5_add.u4.div_shft3 [7:5] \a5_add.exp_r [4:0] }, Y=\a5_add.u4.div_shft1
      New connections: \a5_add.u4.div_shft1_co = 1'0
    Consolidated identical input bits for $mux cell $flatten\a6_add.\u4.\u6.$procmux$4077:
      Old ports: A=6'110000, B=6'011100, Y=$flatten\a6_add.\u4.\u6.$28\fi_ldz_r0[5:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\a6_add.\u4.\u6.$28\fi_ldz_r0[5:0] [5] $flatten\a6_add.\u4.\u6.$28\fi_ldz_r0[5:0] [2] }
      New connections: { $flatten\a6_add.\u4.\u6.$28\fi_ldz_r0[5:0] [4:3] $flatten\a6_add.\u4.\u6.$28\fi_ldz_r0[5:0] [1:0] } = { 1'1 $flatten\a6_add.\u4.\u6.$28\fi_ldz_r0[5:0] [2] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\a3_add.\u4.\u6.$procmux$4077:
      Old ports: A=6'110000, B=6'011100, Y=$flatten\a3_add.\u4.\u6.$28\fi_ldz_r0[5:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\a3_add.\u4.\u6.$28\fi_ldz_r0[5:0] [5] $flatten\a3_add.\u4.\u6.$28\fi_ldz_r0[5:0] [2] }
      New connections: { $flatten\a3_add.\u4.\u6.$28\fi_ldz_r0[5:0] [4:3] $flatten\a3_add.\u4.\u6.$28\fi_ldz_r0[5:0] [1:0] } = { 1'1 $flatten\a3_add.\u4.\u6.$28\fi_ldz_r0[5:0] [2] 2'00 }
    Consolidated identical input bits for $pmux cell $flatten\a6_add.\u4.\u7.$procmux$1366:
      Old ports: A=\a6_add.u4.u7.shift_in, B={ \a6_add.u4.u7.shift_in [46:0] 1'0 \a6_add.u4.u7.shift_in [45:0] 2'00 \a6_add.u4.u7.shift_in [44:0] 3'000 \a6_add.u4.u7.shift_in [43:0] 4'0000 \a6_add.u4.u7.shift_in [42:0] 5'00000 \a6_add.u4.u7.shift_in [41:0] 6'000000 \a6_add.u4.u7.shift_in [40:0] 7'0000000 \a6_add.u4.u7.shift_in [39:0] 8'00000000 \a6_add.u4.u7.shift_in [38:0] 9'000000000 \a6_add.u4.u7.shift_in [37:0] 10'0000000000 \a6_add.u4.u7.shift_in [36:0] 11'00000000000 \a6_add.u4.u7.shift_in [35:0] 12'000000000000 \a6_add.u4.u7.shift_in [34:0] 13'0000000000000 \a6_add.u4.u7.shift_in [33:0] 14'00000000000000 \a6_add.u4.u7.shift_in [32:0] 15'000000000000000 \a6_add.u4.u7.shift_in [31:0] 16'0000000000000000 \a6_add.u4.u7.shift_in [30:0] 17'00000000000000000 \a6_add.u4.u7.shift_in [29:0] 18'000000000000000000 \a6_add.u4.u7.shift_in [28:0] 19'0000000000000000000 \a6_add.u4.u7.shift_in [27:0] 20'00000000000000000000 \a6_add.u4.u7.shift_in [26:0] 21'000000000000000000000 \a6_add.u4.u7.shift_in [25:0] 22'0000000000000000000000 \a6_add.u4.u7.shift_in [24:0] 23'00000000000000000000000 \a6_add.u4.u7.shift_in [23:0] 24'000000000000000000000000 \a6_add.u4.u7.shift_in [22:0] 25'0000000000000000000000000 \a6_add.u4.u7.shift_in [21:0] 26'00000000000000000000000000 \a6_add.u4.u7.shift_in [20:0] 27'000000000000000000000000000 \a6_add.u4.u7.shift_in [19:0] 28'0000000000000000000000000000 \a6_add.u4.u7.shift_in [18:0] 29'00000000000000000000000000000 \a6_add.u4.u7.shift_in [17:0] 30'000000000000000000000000000000 \a6_add.u4.u7.shift_in [16:0] 31'0000000000000000000000000000000 \a6_add.u4.u7.shift_in [15:0] 32'00000000000000000000000000000000 \a6_add.u4.u7.shift_in [14:0] 33'000000000000000000000000000000000 \a6_add.u4.u7.shift_in [13:0] 34'0000000000000000000000000000000000 \a6_add.u4.u7.shift_in [12:0] 35'00000000000000000000000000000000000 \a6_add.u4.u7.shift_in [11:0] 36'000000000000000000000000000000000000 \a6_add.u4.u7.shift_in [10:0] 37'0000000000000000000000000000000000000 \a6_add.u4.u7.shift_in [9:0] 38'00000000000000000000000000000000000000 \a6_add.u4.u7.shift_in [8:0] 39'000000000000000000000000000000000000000 \a6_add.u4.u7.shift_in [7:0] 40'0000000000000000000000000000000000000000 \a6_add.u4.u7.shift_in [6:0] 41'00000000000000000000000000000000000000000 \a6_add.u4.u7.shift_in [5:0] 42'000000000000000000000000000000000000000000 \a6_add.u4.u7.shift_in [4:0] 43'0000000000000000000000000000000000000000000 \a6_add.u4.u7.shift_in [3:0] 44'00000000000000000000000000000000000000000000 \a6_add.u4.u7.shift_in [2:0] 45'000000000000000000000000000000000000000000000 \a6_add.u4.u7.shift_in [1:0] 46'0000000000000000000000000000000000000000000000 \a6_add.u4.u7.shift_in [0] 95'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 }, Y=\a6_add.u4.u7.shift_out
      New ports: A=\a6_add.fract_out_q, B={ \a6_add.fract_out_q [26:0] 1'0 \a6_add.fract_out_q [25:0] 2'00 \a6_add.fract_out_q [24:0] 3'000 \a6_add.fract_out_q [23:0] 4'0000 \a6_add.fract_out_q [22:0] 5'00000 \a6_add.fract_out_q [21:0] 6'000000 \a6_add.fract_out_q [20:0] 7'0000000 \a6_add.fract_out_q [19:0] 8'00000000 \a6_add.fract_out_q [18:0] 9'000000000 \a6_add.fract_out_q [17:0] 10'0000000000 \a6_add.fract_out_q [16:0] 11'00000000000 \a6_add.fract_out_q [15:0] 12'000000000000 \a6_add.fract_out_q [14:0] 13'0000000000000 \a6_add.fract_out_q [13:0] 14'00000000000000 \a6_add.fract_out_q [12:0] 15'000000000000000 \a6_add.fract_out_q [11:0] 16'0000000000000000 \a6_add.fract_out_q [10:0] 17'00000000000000000 \a6_add.fract_out_q [9:0] 18'000000000000000000 \a6_add.fract_out_q [8:0] 19'0000000000000000000 \a6_add.fract_out_q [7:0] 20'00000000000000000000 \a6_add.fract_out_q [6:0] 21'000000000000000000000 \a6_add.fract_out_q [5:0] 22'0000000000000000000000 \a6_add.fract_out_q [4:0] 23'00000000000000000000000 \a6_add.fract_out_q [3:0] 24'000000000000000000000000 \a6_add.fract_out_q [2:0] 25'0000000000000000000000000 \a6_add.fract_out_q [1:0] 26'00000000000000000000000000 \a6_add.fract_out_q [0] 615'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 }, Y=\a6_add.u4.u7.shift_out [47:20]
      New connections: \a6_add.u4.u7.shift_out [19:0] = 20'00000000000000000000
    New ctrl vector for $pmux cell $flatten\a6_add.\u4.\u7.$procmux$1366: { $flatten\a6_add.\u4.\u7.$procmux$1414_CMP $flatten\a6_add.\u4.\u7.$procmux$1413_CMP $flatten\a6_add.\u4.\u7.$procmux$1412_CMP $flatten\a6_add.\u4.\u7.$procmux$1411_CMP $flatten\a6_add.\u4.\u7.$procmux$1410_CMP $flatten\a6_add.\u4.\u7.$procmux$1409_CMP $flatten\a6_add.\u4.\u7.$procmux$1408_CMP $flatten\a6_add.\u4.\u7.$procmux$1407_CMP $flatten\a6_add.\u4.\u7.$procmux$1406_CMP $flatten\a6_add.\u4.\u7.$procmux$1405_CMP $flatten\a6_add.\u4.\u7.$procmux$1404_CMP $flatten\a6_add.\u4.\u7.$procmux$1403_CMP $flatten\a6_add.\u4.\u7.$procmux$1402_CMP $flatten\a6_add.\u4.\u7.$procmux$1401_CMP $flatten\a6_add.\u4.\u7.$procmux$1400_CMP $flatten\a6_add.\u4.\u7.$procmux$1399_CMP $flatten\a6_add.\u4.\u7.$procmux$1398_CMP $flatten\a6_add.\u4.\u7.$procmux$1397_CMP $flatten\a6_add.\u4.\u7.$procmux$1396_CMP $flatten\a6_add.\u4.\u7.$procmux$1395_CMP $flatten\a6_add.\u4.\u7.$procmux$1394_CMP $flatten\a6_add.\u4.\u7.$procmux$1393_CMP $flatten\a6_add.\u4.\u7.$procmux$1392_CMP $flatten\a6_add.\u4.\u7.$procmux$1391_CMP $flatten\a6_add.\u4.\u7.$procmux$1390_CMP $flatten\a6_add.\u4.\u7.$procmux$1389_CMP $flatten\a6_add.\u4.\u7.$procmux$1388_CMP $auto$opt_reduce.cc:134:opt_pmux$5680 }
    Consolidated identical input bits for $mux cell $flatten\a6_add.\u4.$ternary$bgm.v:1349$435:
      Old ports: A=9'000000000, B=\a6_add.u4.div_scht1a, Y={ \a6_add.u4.div_shft1_co \a6_add.u4.div_shft1 }
      New ports: A=8'00000000, B={ \a6_add.u4.div_shft3 [7:5] \a6_add.exp_r [4:0] }, Y=\a6_add.u4.div_shft1
      New connections: \a6_add.u4.div_shft1_co = 1'0
    Consolidated identical input bits for $mux cell $flatten\a7_add.\u4.\u6.$procmux$4077:
      Old ports: A=6'110000, B=6'011100, Y=$flatten\a7_add.\u4.\u6.$28\fi_ldz_r0[5:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\a7_add.\u4.\u6.$28\fi_ldz_r0[5:0] [5] $flatten\a7_add.\u4.\u6.$28\fi_ldz_r0[5:0] [2] }
      New connections: { $flatten\a7_add.\u4.\u6.$28\fi_ldz_r0[5:0] [4:3] $flatten\a7_add.\u4.\u6.$28\fi_ldz_r0[5:0] [1:0] } = { 1'1 $flatten\a7_add.\u4.\u6.$28\fi_ldz_r0[5:0] [2] 2'00 }
    Consolidated identical input bits for $pmux cell $flatten\a7_add.\u4.\u7.$procmux$1366:
      Old ports: A=\a7_add.u4.u7.shift_in, B={ \a7_add.u4.u7.shift_in [46:0] 1'0 \a7_add.u4.u7.shift_in [45:0] 2'00 \a7_add.u4.u7.shift_in [44:0] 3'000 \a7_add.u4.u7.shift_in [43:0] 4'0000 \a7_add.u4.u7.shift_in [42:0] 5'00000 \a7_add.u4.u7.shift_in [41:0] 6'000000 \a7_add.u4.u7.shift_in [40:0] 7'0000000 \a7_add.u4.u7.shift_in [39:0] 8'00000000 \a7_add.u4.u7.shift_in [38:0] 9'000000000 \a7_add.u4.u7.shift_in [37:0] 10'0000000000 \a7_add.u4.u7.shift_in [36:0] 11'00000000000 \a7_add.u4.u7.shift_in [35:0] 12'000000000000 \a7_add.u4.u7.shift_in [34:0] 13'0000000000000 \a7_add.u4.u7.shift_in [33:0] 14'00000000000000 \a7_add.u4.u7.shift_in [32:0] 15'000000000000000 \a7_add.u4.u7.shift_in [31:0] 16'0000000000000000 \a7_add.u4.u7.shift_in [30:0] 17'00000000000000000 \a7_add.u4.u7.shift_in [29:0] 18'000000000000000000 \a7_add.u4.u7.shift_in [28:0] 19'0000000000000000000 \a7_add.u4.u7.shift_in [27:0] 20'00000000000000000000 \a7_add.u4.u7.shift_in [26:0] 21'000000000000000000000 \a7_add.u4.u7.shift_in [25:0] 22'0000000000000000000000 \a7_add.u4.u7.shift_in [24:0] 23'00000000000000000000000 \a7_add.u4.u7.shift_in [23:0] 24'000000000000000000000000 \a7_add.u4.u7.shift_in [22:0] 25'0000000000000000000000000 \a7_add.u4.u7.shift_in [21:0] 26'00000000000000000000000000 \a7_add.u4.u7.shift_in [20:0] 27'000000000000000000000000000 \a7_add.u4.u7.shift_in [19:0] 28'0000000000000000000000000000 \a7_add.u4.u7.shift_in [18:0] 29'00000000000000000000000000000 \a7_add.u4.u7.shift_in [17:0] 30'000000000000000000000000000000 \a7_add.u4.u7.shift_in [16:0] 31'0000000000000000000000000000000 \a7_add.u4.u7.shift_in [15:0] 32'00000000000000000000000000000000 \a7_add.u4.u7.shift_in [14:0] 33'000000000000000000000000000000000 \a7_add.u4.u7.shift_in [13:0] 34'0000000000000000000000000000000000 \a7_add.u4.u7.shift_in [12:0] 35'00000000000000000000000000000000000 \a7_add.u4.u7.shift_in [11:0] 36'000000000000000000000000000000000000 \a7_add.u4.u7.shift_in [10:0] 37'0000000000000000000000000000000000000 \a7_add.u4.u7.shift_in [9:0] 38'00000000000000000000000000000000000000 \a7_add.u4.u7.shift_in [8:0] 39'000000000000000000000000000000000000000 \a7_add.u4.u7.shift_in [7:0] 40'0000000000000000000000000000000000000000 \a7_add.u4.u7.shift_in [6:0] 41'00000000000000000000000000000000000000000 \a7_add.u4.u7.shift_in [5:0] 42'000000000000000000000000000000000000000000 \a7_add.u4.u7.shift_in [4:0] 43'0000000000000000000000000000000000000000000 \a7_add.u4.u7.shift_in [3:0] 44'00000000000000000000000000000000000000000000 \a7_add.u4.u7.shift_in [2:0] 45'000000000000000000000000000000000000000000000 \a7_add.u4.u7.shift_in [1:0] 46'0000000000000000000000000000000000000000000000 \a7_add.u4.u7.shift_in [0] 95'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 }, Y=\a7_add.u4.u7.shift_out
      New ports: A=\a7_add.fract_out_q, B={ \a7_add.fract_out_q [26:0] 1'0 \a7_add.fract_out_q [25:0] 2'00 \a7_add.fract_out_q [24:0] 3'000 \a7_add.fract_out_q [23:0] 4'0000 \a7_add.fract_out_q [22:0] 5'00000 \a7_add.fract_out_q [21:0] 6'000000 \a7_add.fract_out_q [20:0] 7'0000000 \a7_add.fract_out_q [19:0] 8'00000000 \a7_add.fract_out_q [18:0] 9'000000000 \a7_add.fract_out_q [17:0] 10'0000000000 \a7_add.fract_out_q [16:0] 11'00000000000 \a7_add.fract_out_q [15:0] 12'000000000000 \a7_add.fract_out_q [14:0] 13'0000000000000 \a7_add.fract_out_q [13:0] 14'00000000000000 \a7_add.fract_out_q [12:0] 15'000000000000000 \a7_add.fract_out_q [11:0] 16'0000000000000000 \a7_add.fract_out_q [10:0] 17'00000000000000000 \a7_add.fract_out_q [9:0] 18'000000000000000000 \a7_add.fract_out_q [8:0] 19'0000000000000000000 \a7_add.fract_out_q [7:0] 20'00000000000000000000 \a7_add.fract_out_q [6:0] 21'000000000000000000000 \a7_add.fract_out_q [5:0] 22'0000000000000000000000 \a7_add.fract_out_q [4:0] 23'00000000000000000000000 \a7_add.fract_out_q [3:0] 24'000000000000000000000000 \a7_add.fract_out_q [2:0] 25'0000000000000000000000000 \a7_add.fract_out_q [1:0] 26'00000000000000000000000000 \a7_add.fract_out_q [0] 615'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 }, Y=\a7_add.u4.u7.shift_out [47:20]
      New connections: \a7_add.u4.u7.shift_out [19:0] = 20'00000000000000000000
    New ctrl vector for $pmux cell $flatten\a7_add.\u4.\u7.$procmux$1366: { $flatten\a7_add.\u4.\u7.$procmux$1414_CMP $flatten\a7_add.\u4.\u7.$procmux$1413_CMP $flatten\a7_add.\u4.\u7.$procmux$1412_CMP $flatten\a7_add.\u4.\u7.$procmux$1411_CMP $flatten\a7_add.\u4.\u7.$procmux$1410_CMP $flatten\a7_add.\u4.\u7.$procmux$1409_CMP $flatten\a7_add.\u4.\u7.$procmux$1408_CMP $flatten\a7_add.\u4.\u7.$procmux$1407_CMP $flatten\a7_add.\u4.\u7.$procmux$1406_CMP $flatten\a7_add.\u4.\u7.$procmux$1405_CMP $flatten\a7_add.\u4.\u7.$procmux$1404_CMP $flatten\a7_add.\u4.\u7.$procmux$1403_CMP $flatten\a7_add.\u4.\u7.$procmux$1402_CMP $flatten\a7_add.\u4.\u7.$procmux$1401_CMP $flatten\a7_add.\u4.\u7.$procmux$1400_CMP $flatten\a7_add.\u4.\u7.$procmux$1399_CMP $flatten\a7_add.\u4.\u7.$procmux$1398_CMP $flatten\a7_add.\u4.\u7.$procmux$1397_CMP $flatten\a7_add.\u4.\u7.$procmux$1396_CMP $flatten\a7_add.\u4.\u7.$procmux$1395_CMP $flatten\a7_add.\u4.\u7.$procmux$1394_CMP $flatten\a7_add.\u4.\u7.$procmux$1393_CMP $flatten\a7_add.\u4.\u7.$procmux$1392_CMP $flatten\a7_add.\u4.\u7.$procmux$1391_CMP $flatten\a7_add.\u4.\u7.$procmux$1390_CMP $flatten\a7_add.\u4.\u7.$procmux$1389_CMP $flatten\a7_add.\u4.\u7.$procmux$1388_CMP $auto$opt_reduce.cc:134:opt_pmux$5682 }
    Consolidated identical input bits for $mux cell $flatten\a4_add.\u4.$ternary$bgm.v:1349$435:
      Old ports: A=9'000000000, B=\a4_add.u4.div_scht1a, Y={ \a4_add.u4.div_shft1_co \a4_add.u4.div_shft1 }
      New ports: A=8'00000000, B={ \a4_add.u4.div_shft3 [7:5] \a4_add.exp_r [4:0] }, Y=\a4_add.u4.div_shft1
      New connections: \a4_add.u4.div_shft1_co = 1'0
    Consolidated identical input bits for $mux cell $flatten\a1_add.\u4.$ternary$bgm.v:1349$435:
      Old ports: A=9'000000000, B=\a1_add.u4.div_scht1a, Y={ \a1_add.u4.div_shft1_co \a1_add.u4.div_shft1 }
      New ports: A=8'00000000, B={ \a1_add.u4.div_shft3 [7:5] \a1_add.exp_r [4:0] }, Y=\a1_add.u4.div_shft1
      New connections: \a1_add.u4.div_shft1_co = 1'0
    Consolidated identical input bits for $mux cell $flatten\a7_add.\u4.$ternary$bgm.v:1349$435:
      Old ports: A=9'000000000, B=\a7_add.u4.div_scht1a, Y={ \a7_add.u4.div_shft1_co \a7_add.u4.div_shft1 }
      New ports: A=8'00000000, B={ \a7_add.u4.div_shft3 [7:5] \a7_add.exp_r [4:0] }, Y=\a7_add.u4.div_shft1
      New connections: \a7_add.u4.div_shft1_co = 1'0
    Consolidated identical input bits for $mux cell $flatten\a8_add.\u4.\u6.$procmux$4077:
      Old ports: A=6'110000, B=6'011100, Y=$flatten\a8_add.\u4.\u6.$28\fi_ldz_r0[5:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\a8_add.\u4.\u6.$28\fi_ldz_r0[5:0] [5] $flatten\a8_add.\u4.\u6.$28\fi_ldz_r0[5:0] [2] }
      New connections: { $flatten\a8_add.\u4.\u6.$28\fi_ldz_r0[5:0] [4:3] $flatten\a8_add.\u4.\u6.$28\fi_ldz_r0[5:0] [1:0] } = { 1'1 $flatten\a8_add.\u4.\u6.$28\fi_ldz_r0[5:0] [2] 2'00 }
    Consolidated identical input bits for $pmux cell $flatten\a8_add.\u4.\u7.$procmux$1366:
      Old ports: A=\a8_add.u4.u7.shift_in, B={ \a8_add.u4.u7.shift_in [46:0] 1'0 \a8_add.u4.u7.shift_in [45:0] 2'00 \a8_add.u4.u7.shift_in [44:0] 3'000 \a8_add.u4.u7.shift_in [43:0] 4'0000 \a8_add.u4.u7.shift_in [42:0] 5'00000 \a8_add.u4.u7.shift_in [41:0] 6'000000 \a8_add.u4.u7.shift_in [40:0] 7'0000000 \a8_add.u4.u7.shift_in [39:0] 8'00000000 \a8_add.u4.u7.shift_in [38:0] 9'000000000 \a8_add.u4.u7.shift_in [37:0] 10'0000000000 \a8_add.u4.u7.shift_in [36:0] 11'00000000000 \a8_add.u4.u7.shift_in [35:0] 12'000000000000 \a8_add.u4.u7.shift_in [34:0] 13'0000000000000 \a8_add.u4.u7.shift_in [33:0] 14'00000000000000 \a8_add.u4.u7.shift_in [32:0] 15'000000000000000 \a8_add.u4.u7.shift_in [31:0] 16'0000000000000000 \a8_add.u4.u7.shift_in [30:0] 17'00000000000000000 \a8_add.u4.u7.shift_in [29:0] 18'000000000000000000 \a8_add.u4.u7.shift_in [28:0] 19'0000000000000000000 \a8_add.u4.u7.shift_in [27:0] 20'00000000000000000000 \a8_add.u4.u7.shift_in [26:0] 21'000000000000000000000 \a8_add.u4.u7.shift_in [25:0] 22'0000000000000000000000 \a8_add.u4.u7.shift_in [24:0] 23'00000000000000000000000 \a8_add.u4.u7.shift_in [23:0] 24'000000000000000000000000 \a8_add.u4.u7.shift_in [22:0] 25'0000000000000000000000000 \a8_add.u4.u7.shift_in [21:0] 26'00000000000000000000000000 \a8_add.u4.u7.shift_in [20:0] 27'000000000000000000000000000 \a8_add.u4.u7.shift_in [19:0] 28'0000000000000000000000000000 \a8_add.u4.u7.shift_in [18:0] 29'00000000000000000000000000000 \a8_add.u4.u7.shift_in [17:0] 30'000000000000000000000000000000 \a8_add.u4.u7.shift_in [16:0] 31'0000000000000000000000000000000 \a8_add.u4.u7.shift_in [15:0] 32'00000000000000000000000000000000 \a8_add.u4.u7.shift_in [14:0] 33'000000000000000000000000000000000 \a8_add.u4.u7.shift_in [13:0] 34'0000000000000000000000000000000000 \a8_add.u4.u7.shift_in [12:0] 35'00000000000000000000000000000000000 \a8_add.u4.u7.shift_in [11:0] 36'000000000000000000000000000000000000 \a8_add.u4.u7.shift_in [10:0] 37'0000000000000000000000000000000000000 \a8_add.u4.u7.shift_in [9:0] 38'00000000000000000000000000000000000000 \a8_add.u4.u7.shift_in [8:0] 39'000000000000000000000000000000000000000 \a8_add.u4.u7.shift_in [7:0] 40'0000000000000000000000000000000000000000 \a8_add.u4.u7.shift_in [6:0] 41'00000000000000000000000000000000000000000 \a8_add.u4.u7.shift_in [5:0] 42'000000000000000000000000000000000000000000 \a8_add.u4.u7.shift_in [4:0] 43'0000000000000000000000000000000000000000000 \a8_add.u4.u7.shift_in [3:0] 44'00000000000000000000000000000000000000000000 \a8_add.u4.u7.shift_in [2:0] 45'000000000000000000000000000000000000000000000 \a8_add.u4.u7.shift_in [1:0] 46'0000000000000000000000000000000000000000000000 \a8_add.u4.u7.shift_in [0] 95'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 }, Y=\a8_add.u4.u7.shift_out
      New ports: A=\a8_add.fract_out_q, B={ \a8_add.fract_out_q [26:0] 1'0 \a8_add.fract_out_q [25:0] 2'00 \a8_add.fract_out_q [24:0] 3'000 \a8_add.fract_out_q [23:0] 4'0000 \a8_add.fract_out_q [22:0] 5'00000 \a8_add.fract_out_q [21:0] 6'000000 \a8_add.fract_out_q [20:0] 7'0000000 \a8_add.fract_out_q [19:0] 8'00000000 \a8_add.fract_out_q [18:0] 9'000000000 \a8_add.fract_out_q [17:0] 10'0000000000 \a8_add.fract_out_q [16:0] 11'00000000000 \a8_add.fract_out_q [15:0] 12'000000000000 \a8_add.fract_out_q [14:0] 13'0000000000000 \a8_add.fract_out_q [13:0] 14'00000000000000 \a8_add.fract_out_q [12:0] 15'000000000000000 \a8_add.fract_out_q [11:0] 16'0000000000000000 \a8_add.fract_out_q [10:0] 17'00000000000000000 \a8_add.fract_out_q [9:0] 18'000000000000000000 \a8_add.fract_out_q [8:0] 19'0000000000000000000 \a8_add.fract_out_q [7:0] 20'00000000000000000000 \a8_add.fract_out_q [6:0] 21'000000000000000000000 \a8_add.fract_out_q [5:0] 22'0000000000000000000000 \a8_add.fract_out_q [4:0] 23'00000000000000000000000 \a8_add.fract_out_q [3:0] 24'000000000000000000000000 \a8_add.fract_out_q [2:0] 25'0000000000000000000000000 \a8_add.fract_out_q [1:0] 26'00000000000000000000000000 \a8_add.fract_out_q [0] 615'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 }, Y=\a8_add.u4.u7.shift_out [47:20]
      New connections: \a8_add.u4.u7.shift_out [19:0] = 20'00000000000000000000
    New ctrl vector for $pmux cell $flatten\a8_add.\u4.\u7.$procmux$1366: { $flatten\a8_add.\u4.\u7.$procmux$1414_CMP $flatten\a8_add.\u4.\u7.$procmux$1413_CMP $flatten\a8_add.\u4.\u7.$procmux$1412_CMP $flatten\a8_add.\u4.\u7.$procmux$1411_CMP $flatten\a8_add.\u4.\u7.$procmux$1410_CMP $flatten\a8_add.\u4.\u7.$procmux$1409_CMP $flatten\a8_add.\u4.\u7.$procmux$1408_CMP $flatten\a8_add.\u4.\u7.$procmux$1407_CMP $flatten\a8_add.\u4.\u7.$procmux$1406_CMP $flatten\a8_add.\u4.\u7.$procmux$1405_CMP $flatten\a8_add.\u4.\u7.$procmux$1404_CMP $flatten\a8_add.\u4.\u7.$procmux$1403_CMP $flatten\a8_add.\u4.\u7.$procmux$1402_CMP $flatten\a8_add.\u4.\u7.$procmux$1401_CMP $flatten\a8_add.\u4.\u7.$procmux$1400_CMP $flatten\a8_add.\u4.\u7.$procmux$1399_CMP $flatten\a8_add.\u4.\u7.$procmux$1398_CMP $flatten\a8_add.\u4.\u7.$procmux$1397_CMP $flatten\a8_add.\u4.\u7.$procmux$1396_CMP $flatten\a8_add.\u4.\u7.$procmux$1395_CMP $flatten\a8_add.\u4.\u7.$procmux$1394_CMP $flatten\a8_add.\u4.\u7.$procmux$1393_CMP $flatten\a8_add.\u4.\u7.$procmux$1392_CMP $flatten\a8_add.\u4.\u7.$procmux$1391_CMP $flatten\a8_add.\u4.\u7.$procmux$1390_CMP $flatten\a8_add.\u4.\u7.$procmux$1389_CMP $flatten\a8_add.\u4.\u7.$procmux$1388_CMP $auto$opt_reduce.cc:134:opt_pmux$5684 }
    Consolidated identical input bits for $mux cell $flatten\a2_add.\u4.\u6.$procmux$4077:
      Old ports: A=6'110000, B=6'011100, Y=$flatten\a2_add.\u4.\u6.$28\fi_ldz_r0[5:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\a2_add.\u4.\u6.$28\fi_ldz_r0[5:0] [5] $flatten\a2_add.\u4.\u6.$28\fi_ldz_r0[5:0] [2] }
      New connections: { $flatten\a2_add.\u4.\u6.$28\fi_ldz_r0[5:0] [4:3] $flatten\a2_add.\u4.\u6.$28\fi_ldz_r0[5:0] [1:0] } = { 1'1 $flatten\a2_add.\u4.\u6.$28\fi_ldz_r0[5:0] [2] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\a8_add.\u4.$ternary$bgm.v:1349$435:
      Old ports: A=9'000000000, B=\a8_add.u4.div_scht1a, Y={ \a8_add.u4.div_shft1_co \a8_add.u4.div_shft1 }
      New ports: A=8'00000000, B={ \a8_add.u4.div_shft3 [7:5] \a8_add.exp_r [4:0] }, Y=\a8_add.u4.div_shft1
      New connections: \a8_add.u4.div_shft1_co = 1'0
    Consolidated identical input bits for $mux cell $flatten\x0_mul.\u4.$ternary$bgm.v:1349$435:
      Old ports: A=9'000000000, B=\x0_mul.u4.div_scht1a, Y={ \x0_mul.u4.div_shft1_co \x0_mul.u4.div_shft1 }
      New ports: A=8'00000000, B={ \x0_mul.u4.div_shft3 [7:5] \x0_mul.exp_r [4:0] }, Y=\x0_mul.u4.div_shft1
      New connections: \x0_mul.u4.div_shft1_co = 1'0
    Consolidated identical input bits for $mux cell $flatten\a4_add.\u4.\u6.$procmux$4077:
      Old ports: A=6'110000, B=6'011100, Y=$flatten\a4_add.\u4.\u6.$28\fi_ldz_r0[5:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\a4_add.\u4.\u6.$28\fi_ldz_r0[5:0] [5] $flatten\a4_add.\u4.\u6.$28\fi_ldz_r0[5:0] [2] }
      New connections: { $flatten\a4_add.\u4.\u6.$28\fi_ldz_r0[5:0] [4:3] $flatten\a4_add.\u4.\u6.$28\fi_ldz_r0[5:0] [1:0] } = { 1'1 $flatten\a4_add.\u4.\u6.$28\fi_ldz_r0[5:0] [2] 2'00 }
    Consolidated identical input bits for $pmux cell $flatten\a1_add.\u4.\u7.$procmux$1366:
      Old ports: A=\a1_add.u4.u7.shift_in, B={ \a1_add.u4.u7.shift_in [46:0] 1'0 \a1_add.u4.u7.shift_in [45:0] 2'00 \a1_add.u4.u7.shift_in [44:0] 3'000 \a1_add.u4.u7.shift_in [43:0] 4'0000 \a1_add.u4.u7.shift_in [42:0] 5'00000 \a1_add.u4.u7.shift_in [41:0] 6'000000 \a1_add.u4.u7.shift_in [40:0] 7'0000000 \a1_add.u4.u7.shift_in [39:0] 8'00000000 \a1_add.u4.u7.shift_in [38:0] 9'000000000 \a1_add.u4.u7.shift_in [37:0] 10'0000000000 \a1_add.u4.u7.shift_in [36:0] 11'00000000000 \a1_add.u4.u7.shift_in [35:0] 12'000000000000 \a1_add.u4.u7.shift_in [34:0] 13'0000000000000 \a1_add.u4.u7.shift_in [33:0] 14'00000000000000 \a1_add.u4.u7.shift_in [32:0] 15'000000000000000 \a1_add.u4.u7.shift_in [31:0] 16'0000000000000000 \a1_add.u4.u7.shift_in [30:0] 17'00000000000000000 \a1_add.u4.u7.shift_in [29:0] 18'000000000000000000 \a1_add.u4.u7.shift_in [28:0] 19'0000000000000000000 \a1_add.u4.u7.shift_in [27:0] 20'00000000000000000000 \a1_add.u4.u7.shift_in [26:0] 21'000000000000000000000 \a1_add.u4.u7.shift_in [25:0] 22'0000000000000000000000 \a1_add.u4.u7.shift_in [24:0] 23'00000000000000000000000 \a1_add.u4.u7.shift_in [23:0] 24'000000000000000000000000 \a1_add.u4.u7.shift_in [22:0] 25'0000000000000000000000000 \a1_add.u4.u7.shift_in [21:0] 26'00000000000000000000000000 \a1_add.u4.u7.shift_in [20:0] 27'000000000000000000000000000 \a1_add.u4.u7.shift_in [19:0] 28'0000000000000000000000000000 \a1_add.u4.u7.shift_in [18:0] 29'00000000000000000000000000000 \a1_add.u4.u7.shift_in [17:0] 30'000000000000000000000000000000 \a1_add.u4.u7.shift_in [16:0] 31'0000000000000000000000000000000 \a1_add.u4.u7.shift_in [15:0] 32'00000000000000000000000000000000 \a1_add.u4.u7.shift_in [14:0] 33'000000000000000000000000000000000 \a1_add.u4.u7.shift_in [13:0] 34'0000000000000000000000000000000000 \a1_add.u4.u7.shift_in [12:0] 35'00000000000000000000000000000000000 \a1_add.u4.u7.shift_in [11:0] 36'000000000000000000000000000000000000 \a1_add.u4.u7.shift_in [10:0] 37'0000000000000000000000000000000000000 \a1_add.u4.u7.shift_in [9:0] 38'00000000000000000000000000000000000000 \a1_add.u4.u7.shift_in [8:0] 39'000000000000000000000000000000000000000 \a1_add.u4.u7.shift_in [7:0] 40'0000000000000000000000000000000000000000 \a1_add.u4.u7.shift_in [6:0] 41'00000000000000000000000000000000000000000 \a1_add.u4.u7.shift_in [5:0] 42'000000000000000000000000000000000000000000 \a1_add.u4.u7.shift_in [4:0] 43'0000000000000000000000000000000000000000000 \a1_add.u4.u7.shift_in [3:0] 44'00000000000000000000000000000000000000000000 \a1_add.u4.u7.shift_in [2:0] 45'000000000000000000000000000000000000000000000 \a1_add.u4.u7.shift_in [1:0] 46'0000000000000000000000000000000000000000000000 \a1_add.u4.u7.shift_in [0] 95'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 }, Y=\a1_add.u4.u7.shift_out
      New ports: A=\a1_add.fract_out_q, B={ \a1_add.fract_out_q [26:0] 1'0 \a1_add.fract_out_q [25:0] 2'00 \a1_add.fract_out_q [24:0] 3'000 \a1_add.fract_out_q [23:0] 4'0000 \a1_add.fract_out_q [22:0] 5'00000 \a1_add.fract_out_q [21:0] 6'000000 \a1_add.fract_out_q [20:0] 7'0000000 \a1_add.fract_out_q [19:0] 8'00000000 \a1_add.fract_out_q [18:0] 9'000000000 \a1_add.fract_out_q [17:0] 10'0000000000 \a1_add.fract_out_q [16:0] 11'00000000000 \a1_add.fract_out_q [15:0] 12'000000000000 \a1_add.fract_out_q [14:0] 13'0000000000000 \a1_add.fract_out_q [13:0] 14'00000000000000 \a1_add.fract_out_q [12:0] 15'000000000000000 \a1_add.fract_out_q [11:0] 16'0000000000000000 \a1_add.fract_out_q [10:0] 17'00000000000000000 \a1_add.fract_out_q [9:0] 18'000000000000000000 \a1_add.fract_out_q [8:0] 19'0000000000000000000 \a1_add.fract_out_q [7:0] 20'00000000000000000000 \a1_add.fract_out_q [6:0] 21'000000000000000000000 \a1_add.fract_out_q [5:0] 22'0000000000000000000000 \a1_add.fract_out_q [4:0] 23'00000000000000000000000 \a1_add.fract_out_q [3:0] 24'000000000000000000000000 \a1_add.fract_out_q [2:0] 25'0000000000000000000000000 \a1_add.fract_out_q [1:0] 26'00000000000000000000000000 \a1_add.fract_out_q [0] 615'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 }, Y=\a1_add.u4.u7.shift_out [47:20]
      New connections: \a1_add.u4.u7.shift_out [19:0] = 20'00000000000000000000
    New ctrl vector for $pmux cell $flatten\a1_add.\u4.\u7.$procmux$1366: { $flatten\a1_add.\u4.\u7.$procmux$1414_CMP $flatten\a1_add.\u4.\u7.$procmux$1413_CMP $flatten\a1_add.\u4.\u7.$procmux$1412_CMP $flatten\a1_add.\u4.\u7.$procmux$1411_CMP $flatten\a1_add.\u4.\u7.$procmux$1410_CMP $flatten\a1_add.\u4.\u7.$procmux$1409_CMP $flatten\a1_add.\u4.\u7.$procmux$1408_CMP $flatten\a1_add.\u4.\u7.$procmux$1407_CMP $flatten\a1_add.\u4.\u7.$procmux$1406_CMP $flatten\a1_add.\u4.\u7.$procmux$1405_CMP $flatten\a1_add.\u4.\u7.$procmux$1404_CMP $flatten\a1_add.\u4.\u7.$procmux$1403_CMP $flatten\a1_add.\u4.\u7.$procmux$1402_CMP $flatten\a1_add.\u4.\u7.$procmux$1401_CMP $flatten\a1_add.\u4.\u7.$procmux$1400_CMP $flatten\a1_add.\u4.\u7.$procmux$1399_CMP $flatten\a1_add.\u4.\u7.$procmux$1398_CMP $flatten\a1_add.\u4.\u7.$procmux$1397_CMP $flatten\a1_add.\u4.\u7.$procmux$1396_CMP $flatten\a1_add.\u4.\u7.$procmux$1395_CMP $flatten\a1_add.\u4.\u7.$procmux$1394_CMP $flatten\a1_add.\u4.\u7.$procmux$1393_CMP $flatten\a1_add.\u4.\u7.$procmux$1392_CMP $flatten\a1_add.\u4.\u7.$procmux$1391_CMP $flatten\a1_add.\u4.\u7.$procmux$1390_CMP $flatten\a1_add.\u4.\u7.$procmux$1389_CMP $flatten\a1_add.\u4.\u7.$procmux$1388_CMP $auto$opt_reduce.cc:134:opt_pmux$5686 }
    Consolidated identical input bits for $mux cell $flatten\x10_mul.\u4.$ternary$bgm.v:1349$435:
      Old ports: A=9'000000000, B=\x10_mul.u4.div_scht1a, Y={ \x10_mul.u4.div_shft1_co \x10_mul.u4.div_shft1 }
      New ports: A=8'00000000, B={ $auto$opt_expr.cc:205:group_cell_inputs$5571 \x10_mul.exp_r [4:0] }, Y=\x10_mul.u4.div_shft1
      New connections: \x10_mul.u4.div_shft1_co = 1'0
    Consolidated identical input bits for $pmux cell $flatten\a2_add.\u4.\u7.$procmux$1366:
      Old ports: A=\a2_add.u4.u7.shift_in, B={ \a2_add.u4.u7.shift_in [46:0] 1'0 \a2_add.u4.u7.shift_in [45:0] 2'00 \a2_add.u4.u7.shift_in [44:0] 3'000 \a2_add.u4.u7.shift_in [43:0] 4'0000 \a2_add.u4.u7.shift_in [42:0] 5'00000 \a2_add.u4.u7.shift_in [41:0] 6'000000 \a2_add.u4.u7.shift_in [40:0] 7'0000000 \a2_add.u4.u7.shift_in [39:0] 8'00000000 \a2_add.u4.u7.shift_in [38:0] 9'000000000 \a2_add.u4.u7.shift_in [37:0] 10'0000000000 \a2_add.u4.u7.shift_in [36:0] 11'00000000000 \a2_add.u4.u7.shift_in [35:0] 12'000000000000 \a2_add.u4.u7.shift_in [34:0] 13'0000000000000 \a2_add.u4.u7.shift_in [33:0] 14'00000000000000 \a2_add.u4.u7.shift_in [32:0] 15'000000000000000 \a2_add.u4.u7.shift_in [31:0] 16'0000000000000000 \a2_add.u4.u7.shift_in [30:0] 17'00000000000000000 \a2_add.u4.u7.shift_in [29:0] 18'000000000000000000 \a2_add.u4.u7.shift_in [28:0] 19'0000000000000000000 \a2_add.u4.u7.shift_in [27:0] 20'00000000000000000000 \a2_add.u4.u7.shift_in [26:0] 21'000000000000000000000 \a2_add.u4.u7.shift_in [25:0] 22'0000000000000000000000 \a2_add.u4.u7.shift_in [24:0] 23'00000000000000000000000 \a2_add.u4.u7.shift_in [23:0] 24'000000000000000000000000 \a2_add.u4.u7.shift_in [22:0] 25'0000000000000000000000000 \a2_add.u4.u7.shift_in [21:0] 26'00000000000000000000000000 \a2_add.u4.u7.shift_in [20:0] 27'000000000000000000000000000 \a2_add.u4.u7.shift_in [19:0] 28'0000000000000000000000000000 \a2_add.u4.u7.shift_in [18:0] 29'00000000000000000000000000000 \a2_add.u4.u7.shift_in [17:0] 30'000000000000000000000000000000 \a2_add.u4.u7.shift_in [16:0] 31'0000000000000000000000000000000 \a2_add.u4.u7.shift_in [15:0] 32'00000000000000000000000000000000 \a2_add.u4.u7.shift_in [14:0] 33'000000000000000000000000000000000 \a2_add.u4.u7.shift_in [13:0] 34'0000000000000000000000000000000000 \a2_add.u4.u7.shift_in [12:0] 35'00000000000000000000000000000000000 \a2_add.u4.u7.shift_in [11:0] 36'000000000000000000000000000000000000 \a2_add.u4.u7.shift_in [10:0] 37'0000000000000000000000000000000000000 \a2_add.u4.u7.shift_in [9:0] 38'00000000000000000000000000000000000000 \a2_add.u4.u7.shift_in [8:0] 39'000000000000000000000000000000000000000 \a2_add.u4.u7.shift_in [7:0] 40'0000000000000000000000000000000000000000 \a2_add.u4.u7.shift_in [6:0] 41'00000000000000000000000000000000000000000 \a2_add.u4.u7.shift_in [5:0] 42'000000000000000000000000000000000000000000 \a2_add.u4.u7.shift_in [4:0] 43'0000000000000000000000000000000000000000000 \a2_add.u4.u7.shift_in [3:0] 44'00000000000000000000000000000000000000000000 \a2_add.u4.u7.shift_in [2:0] 45'000000000000000000000000000000000000000000000 \a2_add.u4.u7.shift_in [1:0] 46'0000000000000000000000000000000000000000000000 \a2_add.u4.u7.shift_in [0] 95'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 }, Y=\a2_add.u4.u7.shift_out
      New ports: A=\a2_add.fract_out_q, B={ \a2_add.fract_out_q [26:0] 1'0 \a2_add.fract_out_q [25:0] 2'00 \a2_add.fract_out_q [24:0] 3'000 \a2_add.fract_out_q [23:0] 4'0000 \a2_add.fract_out_q [22:0] 5'00000 \a2_add.fract_out_q [21:0] 6'000000 \a2_add.fract_out_q [20:0] 7'0000000 \a2_add.fract_out_q [19:0] 8'00000000 \a2_add.fract_out_q [18:0] 9'000000000 \a2_add.fract_out_q [17:0] 10'0000000000 \a2_add.fract_out_q [16:0] 11'00000000000 \a2_add.fract_out_q [15:0] 12'000000000000 \a2_add.fract_out_q [14:0] 13'0000000000000 \a2_add.fract_out_q [13:0] 14'00000000000000 \a2_add.fract_out_q [12:0] 15'000000000000000 \a2_add.fract_out_q [11:0] 16'0000000000000000 \a2_add.fract_out_q [10:0] 17'00000000000000000 \a2_add.fract_out_q [9:0] 18'000000000000000000 \a2_add.fract_out_q [8:0] 19'0000000000000000000 \a2_add.fract_out_q [7:0] 20'00000000000000000000 \a2_add.fract_out_q [6:0] 21'000000000000000000000 \a2_add.fract_out_q [5:0] 22'0000000000000000000000 \a2_add.fract_out_q [4:0] 23'00000000000000000000000 \a2_add.fract_out_q [3:0] 24'000000000000000000000000 \a2_add.fract_out_q [2:0] 25'0000000000000000000000000 \a2_add.fract_out_q [1:0] 26'00000000000000000000000000 \a2_add.fract_out_q [0] 615'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 }, Y=\a2_add.u4.u7.shift_out [47:20]
      New connections: \a2_add.u4.u7.shift_out [19:0] = 20'00000000000000000000
    New ctrl vector for $pmux cell $flatten\a2_add.\u4.\u7.$procmux$1366: { $flatten\a2_add.\u4.\u7.$procmux$1414_CMP $flatten\a2_add.\u4.\u7.$procmux$1413_CMP $flatten\a2_add.\u4.\u7.$procmux$1412_CMP $flatten\a2_add.\u4.\u7.$procmux$1411_CMP $flatten\a2_add.\u4.\u7.$procmux$1410_CMP $flatten\a2_add.\u4.\u7.$procmux$1409_CMP $flatten\a2_add.\u4.\u7.$procmux$1408_CMP $flatten\a2_add.\u4.\u7.$procmux$1407_CMP $flatten\a2_add.\u4.\u7.$procmux$1406_CMP $flatten\a2_add.\u4.\u7.$procmux$1405_CMP $flatten\a2_add.\u4.\u7.$procmux$1404_CMP $flatten\a2_add.\u4.\u7.$procmux$1403_CMP $flatten\a2_add.\u4.\u7.$procmux$1402_CMP $flatten\a2_add.\u4.\u7.$procmux$1401_CMP $flatten\a2_add.\u4.\u7.$procmux$1400_CMP $flatten\a2_add.\u4.\u7.$procmux$1399_CMP $flatten\a2_add.\u4.\u7.$procmux$1398_CMP $flatten\a2_add.\u4.\u7.$procmux$1397_CMP $flatten\a2_add.\u4.\u7.$procmux$1396_CMP $flatten\a2_add.\u4.\u7.$procmux$1395_CMP $flatten\a2_add.\u4.\u7.$procmux$1394_CMP $flatten\a2_add.\u4.\u7.$procmux$1393_CMP $flatten\a2_add.\u4.\u7.$procmux$1392_CMP $flatten\a2_add.\u4.\u7.$procmux$1391_CMP $flatten\a2_add.\u4.\u7.$procmux$1390_CMP $flatten\a2_add.\u4.\u7.$procmux$1389_CMP $flatten\a2_add.\u4.\u7.$procmux$1388_CMP $auto$opt_reduce.cc:134:opt_pmux$5688 }
    Consolidated identical input bits for $mux cell $flatten\a1_add.\u4.\u6.$procmux$4077:
      Old ports: A=6'110000, B=6'011100, Y=$flatten\a1_add.\u4.\u6.$28\fi_ldz_r0[5:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\a1_add.\u4.\u6.$28\fi_ldz_r0[5:0] [5] $flatten\a1_add.\u4.\u6.$28\fi_ldz_r0[5:0] [2] }
      New connections: { $flatten\a1_add.\u4.\u6.$28\fi_ldz_r0[5:0] [4:3] $flatten\a1_add.\u4.\u6.$28\fi_ldz_r0[5:0] [1:0] } = { 1'1 $flatten\a1_add.\u4.\u6.$28\fi_ldz_r0[5:0] [2] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\x1_mul.\u4.$ternary$bgm.v:1349$435:
      Old ports: A=9'000000000, B=\x1_mul.u4.div_scht1a, Y={ \x1_mul.u4.div_shft1_co \x1_mul.u4.div_shft1 }
      New ports: A=8'00000000, B={ $auto$opt_expr.cc:205:group_cell_inputs$5561 \x1_mul.exp_r [4:0] }, Y=\x1_mul.u4.div_shft1
      New connections: \x1_mul.u4.div_shft1_co = 1'0
    Consolidated identical input bits for $mux cell $flatten\x2_mul.\u4.$ternary$bgm.v:1349$435:
      Old ports: A=9'000000000, B=\x2_mul.u4.div_scht1a, Y={ \x2_mul.u4.div_shft1_co \x2_mul.u4.div_shft1 }
      New ports: A=8'00000000, B={ $auto$opt_expr.cc:205:group_cell_inputs$5551 \x2_mul.exp_r [4:0] }, Y=\x2_mul.u4.div_shft1
      New connections: \x2_mul.u4.div_shft1_co = 1'0
    Consolidated identical input bits for $mux cell $flatten\x3_mul.\u4.$ternary$bgm.v:1349$435:
      Old ports: A=9'000000000, B=\x3_mul.u4.div_scht1a, Y={ \x3_mul.u4.div_shft1_co \x3_mul.u4.div_shft1 }
      New ports: A=8'00000000, B={ $auto$opt_expr.cc:205:group_cell_inputs$5541 \x3_mul.exp_r [4:0] }, Y=\x3_mul.u4.div_shft1
      New connections: \x3_mul.u4.div_shft1_co = 1'0
    Consolidated identical input bits for $mux cell $flatten\a3_add.\u4.$ternary$bgm.v:1349$435:
      Old ports: A=9'000000000, B=\a3_add.u4.div_scht1a, Y={ \a3_add.u4.div_shft1_co \a3_add.u4.div_shft1 }
      New ports: A=8'00000000, B={ \a3_add.u4.div_shft3 [7:5] \a3_add.exp_r [4:0] }, Y=\a3_add.u4.div_shft1
      New connections: \a3_add.u4.div_shft1_co = 1'0
    Consolidated identical input bits for $mux cell $flatten\x4_mul.\u4.$ternary$bgm.v:1349$435:
      Old ports: A=9'000000000, B=\x4_mul.u4.div_scht1a, Y={ \x4_mul.u4.div_shft1_co \x4_mul.u4.div_shft1 }
      New ports: A=8'00000000, B={ $auto$opt_expr.cc:205:group_cell_inputs$5531 \x4_mul.exp_r [4:0] }, Y=\x4_mul.u4.div_shft1
      New connections: \x4_mul.u4.div_shft1_co = 1'0
    Consolidated identical input bits for $mux cell $flatten\a0_add.\u4.$ternary$bgm.v:1349$435:
      Old ports: A=9'000000000, B=\a0_add.u4.div_scht1a, Y={ \a0_add.u4.div_shft1_co \a0_add.u4.div_shft1 }
      New ports: A=8'00000000, B={ \a0_add.u4.div_shft3 [7:5] \a0_add.exp_r [4:0] }, Y=\a0_add.u4.div_shft1
      New connections: \a0_add.u4.div_shft1_co = 1'0
    Consolidated identical input bits for $pmux cell $flatten\a4_add.\u4.\u7.$procmux$1366:
      Old ports: A=\a4_add.u4.u7.shift_in, B={ \a4_add.u4.u7.shift_in [46:0] 1'0 \a4_add.u4.u7.shift_in [45:0] 2'00 \a4_add.u4.u7.shift_in [44:0] 3'000 \a4_add.u4.u7.shift_in [43:0] 4'0000 \a4_add.u4.u7.shift_in [42:0] 5'00000 \a4_add.u4.u7.shift_in [41:0] 6'000000 \a4_add.u4.u7.shift_in [40:0] 7'0000000 \a4_add.u4.u7.shift_in [39:0] 8'00000000 \a4_add.u4.u7.shift_in [38:0] 9'000000000 \a4_add.u4.u7.shift_in [37:0] 10'0000000000 \a4_add.u4.u7.shift_in [36:0] 11'00000000000 \a4_add.u4.u7.shift_in [35:0] 12'000000000000 \a4_add.u4.u7.shift_in [34:0] 13'0000000000000 \a4_add.u4.u7.shift_in [33:0] 14'00000000000000 \a4_add.u4.u7.shift_in [32:0] 15'000000000000000 \a4_add.u4.u7.shift_in [31:0] 16'0000000000000000 \a4_add.u4.u7.shift_in [30:0] 17'00000000000000000 \a4_add.u4.u7.shift_in [29:0] 18'000000000000000000 \a4_add.u4.u7.shift_in [28:0] 19'0000000000000000000 \a4_add.u4.u7.shift_in [27:0] 20'00000000000000000000 \a4_add.u4.u7.shift_in [26:0] 21'000000000000000000000 \a4_add.u4.u7.shift_in [25:0] 22'0000000000000000000000 \a4_add.u4.u7.shift_in [24:0] 23'00000000000000000000000 \a4_add.u4.u7.shift_in [23:0] 24'000000000000000000000000 \a4_add.u4.u7.shift_in [22:0] 25'0000000000000000000000000 \a4_add.u4.u7.shift_in [21:0] 26'00000000000000000000000000 \a4_add.u4.u7.shift_in [20:0] 27'000000000000000000000000000 \a4_add.u4.u7.shift_in [19:0] 28'0000000000000000000000000000 \a4_add.u4.u7.shift_in [18:0] 29'00000000000000000000000000000 \a4_add.u4.u7.shift_in [17:0] 30'000000000000000000000000000000 \a4_add.u4.u7.shift_in [16:0] 31'0000000000000000000000000000000 \a4_add.u4.u7.shift_in [15:0] 32'00000000000000000000000000000000 \a4_add.u4.u7.shift_in [14:0] 33'000000000000000000000000000000000 \a4_add.u4.u7.shift_in [13:0] 34'0000000000000000000000000000000000 \a4_add.u4.u7.shift_in [12:0] 35'00000000000000000000000000000000000 \a4_add.u4.u7.shift_in [11:0] 36'000000000000000000000000000000000000 \a4_add.u4.u7.shift_in [10:0] 37'0000000000000000000000000000000000000 \a4_add.u4.u7.shift_in [9:0] 38'00000000000000000000000000000000000000 \a4_add.u4.u7.shift_in [8:0] 39'000000000000000000000000000000000000000 \a4_add.u4.u7.shift_in [7:0] 40'0000000000000000000000000000000000000000 \a4_add.u4.u7.shift_in [6:0] 41'00000000000000000000000000000000000000000 \a4_add.u4.u7.shift_in [5:0] 42'000000000000000000000000000000000000000000 \a4_add.u4.u7.shift_in [4:0] 43'0000000000000000000000000000000000000000000 \a4_add.u4.u7.shift_in [3:0] 44'00000000000000000000000000000000000000000000 \a4_add.u4.u7.shift_in [2:0] 45'000000000000000000000000000000000000000000000 \a4_add.u4.u7.shift_in [1:0] 46'0000000000000000000000000000000000000000000000 \a4_add.u4.u7.shift_in [0] 95'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 }, Y=\a4_add.u4.u7.shift_out
      New ports: A=\a4_add.fract_out_q, B={ \a4_add.fract_out_q [26:0] 1'0 \a4_add.fract_out_q [25:0] 2'00 \a4_add.fract_out_q [24:0] 3'000 \a4_add.fract_out_q [23:0] 4'0000 \a4_add.fract_out_q [22:0] 5'00000 \a4_add.fract_out_q [21:0] 6'000000 \a4_add.fract_out_q [20:0] 7'0000000 \a4_add.fract_out_q [19:0] 8'00000000 \a4_add.fract_out_q [18:0] 9'000000000 \a4_add.fract_out_q [17:0] 10'0000000000 \a4_add.fract_out_q [16:0] 11'00000000000 \a4_add.fract_out_q [15:0] 12'000000000000 \a4_add.fract_out_q [14:0] 13'0000000000000 \a4_add.fract_out_q [13:0] 14'00000000000000 \a4_add.fract_out_q [12:0] 15'000000000000000 \a4_add.fract_out_q [11:0] 16'0000000000000000 \a4_add.fract_out_q [10:0] 17'00000000000000000 \a4_add.fract_out_q [9:0] 18'000000000000000000 \a4_add.fract_out_q [8:0] 19'0000000000000000000 \a4_add.fract_out_q [7:0] 20'00000000000000000000 \a4_add.fract_out_q [6:0] 21'000000000000000000000 \a4_add.fract_out_q [5:0] 22'0000000000000000000000 \a4_add.fract_out_q [4:0] 23'00000000000000000000000 \a4_add.fract_out_q [3:0] 24'000000000000000000000000 \a4_add.fract_out_q [2:0] 25'0000000000000000000000000 \a4_add.fract_out_q [1:0] 26'00000000000000000000000000 \a4_add.fract_out_q [0] 615'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 }, Y=\a4_add.u4.u7.shift_out [47:20]
      New connections: \a4_add.u4.u7.shift_out [19:0] = 20'00000000000000000000
    New ctrl vector for $pmux cell $flatten\a4_add.\u4.\u7.$procmux$1366: { $flatten\a4_add.\u4.\u7.$procmux$1414_CMP $flatten\a4_add.\u4.\u7.$procmux$1413_CMP $flatten\a4_add.\u4.\u7.$procmux$1412_CMP $flatten\a4_add.\u4.\u7.$procmux$1411_CMP $flatten\a4_add.\u4.\u7.$procmux$1410_CMP $flatten\a4_add.\u4.\u7.$procmux$1409_CMP $flatten\a4_add.\u4.\u7.$procmux$1408_CMP $flatten\a4_add.\u4.\u7.$procmux$1407_CMP $flatten\a4_add.\u4.\u7.$procmux$1406_CMP $flatten\a4_add.\u4.\u7.$procmux$1405_CMP $flatten\a4_add.\u4.\u7.$procmux$1404_CMP $flatten\a4_add.\u4.\u7.$procmux$1403_CMP $flatten\a4_add.\u4.\u7.$procmux$1402_CMP $flatten\a4_add.\u4.\u7.$procmux$1401_CMP $flatten\a4_add.\u4.\u7.$procmux$1400_CMP $flatten\a4_add.\u4.\u7.$procmux$1399_CMP $flatten\a4_add.\u4.\u7.$procmux$1398_CMP $flatten\a4_add.\u4.\u7.$procmux$1397_CMP $flatten\a4_add.\u4.\u7.$procmux$1396_CMP $flatten\a4_add.\u4.\u7.$procmux$1395_CMP $flatten\a4_add.\u4.\u7.$procmux$1394_CMP $flatten\a4_add.\u4.\u7.$procmux$1393_CMP $flatten\a4_add.\u4.\u7.$procmux$1392_CMP $flatten\a4_add.\u4.\u7.$procmux$1391_CMP $flatten\a4_add.\u4.\u7.$procmux$1390_CMP $flatten\a4_add.\u4.\u7.$procmux$1389_CMP $flatten\a4_add.\u4.\u7.$procmux$1388_CMP $auto$opt_reduce.cc:134:opt_pmux$5690 }
    Consolidated identical input bits for $mux cell $flatten\a2_add.\u4.$ternary$bgm.v:1349$435:
      Old ports: A=9'000000000, B=\a2_add.u4.div_scht1a, Y={ \a2_add.u4.div_shft1_co \a2_add.u4.div_shft1 }
      New ports: A=8'00000000, B={ $auto$opt_expr.cc:205:group_cell_inputs$5651 \a2_add.exp_r [4:0] }, Y=\a2_add.u4.div_shft1
      New connections: \a2_add.u4.div_shft1_co = 1'0
    Consolidated identical input bits for $mux cell $flatten\x5_mul.\u4.$ternary$bgm.v:1349$435:
      Old ports: A=9'000000000, B=\x5_mul.u4.div_scht1a, Y={ \x5_mul.u4.div_shft1_co \x5_mul.u4.div_shft1 }
      New ports: A=8'00000000, B={ $auto$opt_expr.cc:205:group_cell_inputs$5521 \x5_mul.exp_r [4:0] }, Y=\x5_mul.u4.div_shft1
      New connections: \x5_mul.u4.div_shft1_co = 1'0
    Consolidated identical input bits for $mux cell $flatten\x6_mul.\u4.$ternary$bgm.v:1349$435:
      Old ports: A=9'000000000, B=\x6_mul.u4.div_scht1a, Y={ \x6_mul.u4.div_shft1_co \x6_mul.u4.div_shft1 }
      New ports: A=8'00000000, B={ $auto$opt_expr.cc:205:group_cell_inputs$5511 \x6_mul.exp_r [4:0] }, Y=\x6_mul.u4.div_shft1
      New connections: \x6_mul.u4.div_shft1_co = 1'0
    Consolidated identical input bits for $pmux cell $flatten\a0_add.\u4.\u7.$procmux$1366:
      Old ports: A=\a0_add.u4.u7.shift_in, B={ \a0_add.u4.u7.shift_in [46:0] 1'0 \a0_add.u4.u7.shift_in [45:0] 2'00 \a0_add.u4.u7.shift_in [44:0] 3'000 \a0_add.u4.u7.shift_in [43:0] 4'0000 \a0_add.u4.u7.shift_in [42:0] 5'00000 \a0_add.u4.u7.shift_in [41:0] 6'000000 \a0_add.u4.u7.shift_in [40:0] 7'0000000 \a0_add.u4.u7.shift_in [39:0] 8'00000000 \a0_add.u4.u7.shift_in [38:0] 9'000000000 \a0_add.u4.u7.shift_in [37:0] 10'0000000000 \a0_add.u4.u7.shift_in [36:0] 11'00000000000 \a0_add.u4.u7.shift_in [35:0] 12'000000000000 \a0_add.u4.u7.shift_in [34:0] 13'0000000000000 \a0_add.u4.u7.shift_in [33:0] 14'00000000000000 \a0_add.u4.u7.shift_in [32:0] 15'000000000000000 \a0_add.u4.u7.shift_in [31:0] 16'0000000000000000 \a0_add.u4.u7.shift_in [30:0] 17'00000000000000000 \a0_add.u4.u7.shift_in [29:0] 18'000000000000000000 \a0_add.u4.u7.shift_in [28:0] 19'0000000000000000000 \a0_add.u4.u7.shift_in [27:0] 20'00000000000000000000 \a0_add.u4.u7.shift_in [26:0] 21'000000000000000000000 \a0_add.u4.u7.shift_in [25:0] 22'0000000000000000000000 \a0_add.u4.u7.shift_in [24:0] 23'00000000000000000000000 \a0_add.u4.u7.shift_in [23:0] 24'000000000000000000000000 \a0_add.u4.u7.shift_in [22:0] 25'0000000000000000000000000 \a0_add.u4.u7.shift_in [21:0] 26'00000000000000000000000000 \a0_add.u4.u7.shift_in [20:0] 27'000000000000000000000000000 \a0_add.u4.u7.shift_in [19:0] 28'0000000000000000000000000000 \a0_add.u4.u7.shift_in [18:0] 29'00000000000000000000000000000 \a0_add.u4.u7.shift_in [17:0] 30'000000000000000000000000000000 \a0_add.u4.u7.shift_in [16:0] 31'0000000000000000000000000000000 \a0_add.u4.u7.shift_in [15:0] 32'00000000000000000000000000000000 \a0_add.u4.u7.shift_in [14:0] 33'000000000000000000000000000000000 \a0_add.u4.u7.shift_in [13:0] 34'0000000000000000000000000000000000 \a0_add.u4.u7.shift_in [12:0] 35'00000000000000000000000000000000000 \a0_add.u4.u7.shift_in [11:0] 36'000000000000000000000000000000000000 \a0_add.u4.u7.shift_in [10:0] 37'0000000000000000000000000000000000000 \a0_add.u4.u7.shift_in [9:0] 38'00000000000000000000000000000000000000 \a0_add.u4.u7.shift_in [8:0] 39'000000000000000000000000000000000000000 \a0_add.u4.u7.shift_in [7:0] 40'0000000000000000000000000000000000000000 \a0_add.u4.u7.shift_in [6:0] 41'00000000000000000000000000000000000000000 \a0_add.u4.u7.shift_in [5:0] 42'000000000000000000000000000000000000000000 \a0_add.u4.u7.shift_in [4:0] 43'0000000000000000000000000000000000000000000 \a0_add.u4.u7.shift_in [3:0] 44'00000000000000000000000000000000000000000000 \a0_add.u4.u7.shift_in [2:0] 45'000000000000000000000000000000000000000000000 \a0_add.u4.u7.shift_in [1:0] 46'0000000000000000000000000000000000000000000000 \a0_add.u4.u7.shift_in [0] 95'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 }, Y=\a0_add.u4.u7.shift_out
      New ports: A=\a0_add.fract_out_q, B={ \a0_add.fract_out_q [26:0] 1'0 \a0_add.fract_out_q [25:0] 2'00 \a0_add.fract_out_q [24:0] 3'000 \a0_add.fract_out_q [23:0] 4'0000 \a0_add.fract_out_q [22:0] 5'00000 \a0_add.fract_out_q [21:0] 6'000000 \a0_add.fract_out_q [20:0] 7'0000000 \a0_add.fract_out_q [19:0] 8'00000000 \a0_add.fract_out_q [18:0] 9'000000000 \a0_add.fract_out_q [17:0] 10'0000000000 \a0_add.fract_out_q [16:0] 11'00000000000 \a0_add.fract_out_q [15:0] 12'000000000000 \a0_add.fract_out_q [14:0] 13'0000000000000 \a0_add.fract_out_q [13:0] 14'00000000000000 \a0_add.fract_out_q [12:0] 15'000000000000000 \a0_add.fract_out_q [11:0] 16'0000000000000000 \a0_add.fract_out_q [10:0] 17'00000000000000000 \a0_add.fract_out_q [9:0] 18'000000000000000000 \a0_add.fract_out_q [8:0] 19'0000000000000000000 \a0_add.fract_out_q [7:0] 20'00000000000000000000 \a0_add.fract_out_q [6:0] 21'000000000000000000000 \a0_add.fract_out_q [5:0] 22'0000000000000000000000 \a0_add.fract_out_q [4:0] 23'00000000000000000000000 \a0_add.fract_out_q [3:0] 24'000000000000000000000000 \a0_add.fract_out_q [2:0] 25'0000000000000000000000000 \a0_add.fract_out_q [1:0] 26'00000000000000000000000000 \a0_add.fract_out_q [0] 615'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 }, Y=\a0_add.u4.u7.shift_out [47:20]
      New connections: \a0_add.u4.u7.shift_out [19:0] = 20'00000000000000000000
    New ctrl vector for $pmux cell $flatten\a0_add.\u4.\u7.$procmux$1366: { $flatten\a0_add.\u4.\u7.$procmux$1414_CMP $flatten\a0_add.\u4.\u7.$procmux$1413_CMP $flatten\a0_add.\u4.\u7.$procmux$1412_CMP $flatten\a0_add.\u4.\u7.$procmux$1411_CMP $flatten\a0_add.\u4.\u7.$procmux$1410_CMP $flatten\a0_add.\u4.\u7.$procmux$1409_CMP $flatten\a0_add.\u4.\u7.$procmux$1408_CMP $flatten\a0_add.\u4.\u7.$procmux$1407_CMP $flatten\a0_add.\u4.\u7.$procmux$1406_CMP $flatten\a0_add.\u4.\u7.$procmux$1405_CMP $flatten\a0_add.\u4.\u7.$procmux$1404_CMP $flatten\a0_add.\u4.\u7.$procmux$1403_CMP $flatten\a0_add.\u4.\u7.$procmux$1402_CMP $flatten\a0_add.\u4.\u7.$procmux$1401_CMP $flatten\a0_add.\u4.\u7.$procmux$1400_CMP $flatten\a0_add.\u4.\u7.$procmux$1399_CMP $flatten\a0_add.\u4.\u7.$procmux$1398_CMP $flatten\a0_add.\u4.\u7.$procmux$1397_CMP $flatten\a0_add.\u4.\u7.$procmux$1396_CMP $flatten\a0_add.\u4.\u7.$procmux$1395_CMP $flatten\a0_add.\u4.\u7.$procmux$1394_CMP $flatten\a0_add.\u4.\u7.$procmux$1393_CMP $flatten\a0_add.\u4.\u7.$procmux$1392_CMP $flatten\a0_add.\u4.\u7.$procmux$1391_CMP $flatten\a0_add.\u4.\u7.$procmux$1390_CMP $flatten\a0_add.\u4.\u7.$procmux$1389_CMP $flatten\a0_add.\u4.\u7.$procmux$1388_CMP $auto$opt_reduce.cc:134:opt_pmux$5692 }
    Consolidated identical input bits for $mux cell $flatten\x7_mul.\u4.$ternary$bgm.v:1349$435:
      Old ports: A=9'000000000, B=\x7_mul.u4.div_scht1a, Y={ \x7_mul.u4.div_shft1_co \x7_mul.u4.div_shft1 }
      New ports: A=8'00000000, B={ $auto$opt_expr.cc:205:group_cell_inputs$5501 \x7_mul.exp_r [4:0] }, Y=\x7_mul.u4.div_shft1
      New connections: \x7_mul.u4.div_shft1_co = 1'0
    Consolidated identical input bits for $mux cell $flatten\a0_add.\u4.\u6.$procmux$4077:
      Old ports: A=6'110000, B=6'011100, Y=$flatten\a0_add.\u4.\u6.$28\fi_ldz_r0[5:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\a0_add.\u4.\u6.$28\fi_ldz_r0[5:0] [5] $flatten\a0_add.\u4.\u6.$28\fi_ldz_r0[5:0] [2] }
      New connections: { $flatten\a0_add.\u4.\u6.$28\fi_ldz_r0[5:0] [4:3] $flatten\a0_add.\u4.\u6.$28\fi_ldz_r0[5:0] [1:0] } = { 1'1 $flatten\a0_add.\u4.\u6.$28\fi_ldz_r0[5:0] [2] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\x8_mul.\u4.$ternary$bgm.v:1349$435:
      Old ports: A=9'000000000, B=\x8_mul.u4.div_scht1a, Y={ \x8_mul.u4.div_shft1_co \x8_mul.u4.div_shft1 }
      New ports: A=8'00000000, B={ $auto$opt_expr.cc:205:group_cell_inputs$5491 \x8_mul.exp_r [4:0] }, Y=\x8_mul.u4.div_shft1
      New connections: \x8_mul.u4.div_shft1_co = 1'0
    Consolidated identical input bits for $mux cell $flatten\x9_mul.\u4.$ternary$bgm.v:1349$435:
      Old ports: A=9'000000000, B=\x9_mul.u4.div_scht1a, Y={ \x9_mul.u4.div_shft1_co \x9_mul.u4.div_shft1 }
      New ports: A=8'00000000, B={ $auto$opt_expr.cc:205:group_cell_inputs$5475 \x9_mul.exp_r [4:0] }, Y=\x9_mul.u4.div_shft1
      New connections: \x9_mul.u4.div_shft1_co = 1'0
  Optimizing cells in module \bgm.
    Consolidated identical input bits for $mux cell $flatten\a5_add.\u4.\u6.$procmux$4161:
      Old ports: A=$flatten\a5_add.\u4.\u6.$28\fi_ldz_r0[5:0], B=6'011011, Y=$flatten\a5_add.\u4.\u6.$27\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a5_add.\u4.\u6.$28\fi_ldz_r0[5:0] [5] $flatten\a5_add.\u4.\u6.$28\fi_ldz_r0[5:0] [2] $flatten\a5_add.\u4.\u6.$28\fi_ldz_r0[5:0] [2] 1'0 }, B=4'0101, Y={ $flatten\a5_add.\u4.\u6.$27\fi_ldz_r0[5:0] [5] $flatten\a5_add.\u4.\u6.$27\fi_ldz_r0[5:0] [3:2] $flatten\a5_add.\u4.\u6.$27\fi_ldz_r0[5:0] [0] }
      New connections: { $flatten\a5_add.\u4.\u6.$27\fi_ldz_r0[5:0] [4] $flatten\a5_add.\u4.\u6.$27\fi_ldz_r0[5:0] [1] } = { 1'1 $flatten\a5_add.\u4.\u6.$27\fi_ldz_r0[5:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\a5_add.\u4.$ternary$bgm.v:1411$517:
      Old ports: A=\a5_add.u4.fract_in_shftl_1, B=48'000000000000000000000000000000000000000000000000, Y=\a5_add.u4.fract_in_shftl
      New ports: A=\a5_add.u4.u7.shift_out [47:20], B=28'0000000000000000000000000000, Y=\a5_add.u4.fract_in_shftl [47:20]
      New connections: \a5_add.u4.fract_in_shftl [19:0] = 20'00000000000000000000
    Consolidated identical input bits for $mux cell $flatten\a6_add.\u4.\u6.$procmux$4161:
      Old ports: A=$flatten\a6_add.\u4.\u6.$28\fi_ldz_r0[5:0], B=6'011011, Y=$flatten\a6_add.\u4.\u6.$27\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a6_add.\u4.\u6.$28\fi_ldz_r0[5:0] [5] $flatten\a6_add.\u4.\u6.$28\fi_ldz_r0[5:0] [2] $flatten\a6_add.\u4.\u6.$28\fi_ldz_r0[5:0] [2] 1'0 }, B=4'0101, Y={ $flatten\a6_add.\u4.\u6.$27\fi_ldz_r0[5:0] [5] $flatten\a6_add.\u4.\u6.$27\fi_ldz_r0[5:0] [3:2] $flatten\a6_add.\u4.\u6.$27\fi_ldz_r0[5:0] [0] }
      New connections: { $flatten\a6_add.\u4.\u6.$27\fi_ldz_r0[5:0] [4] $flatten\a6_add.\u4.\u6.$27\fi_ldz_r0[5:0] [1] } = { 1'1 $flatten\a6_add.\u4.\u6.$27\fi_ldz_r0[5:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\a3_add.\u4.\u6.$procmux$4161:
      Old ports: A=$flatten\a3_add.\u4.\u6.$28\fi_ldz_r0[5:0], B=6'011011, Y=$flatten\a3_add.\u4.\u6.$27\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a3_add.\u4.\u6.$28\fi_ldz_r0[5:0] [5] $flatten\a3_add.\u4.\u6.$28\fi_ldz_r0[5:0] [2] $flatten\a3_add.\u4.\u6.$28\fi_ldz_r0[5:0] [2] 1'0 }, B=4'0101, Y={ $flatten\a3_add.\u4.\u6.$27\fi_ldz_r0[5:0] [5] $flatten\a3_add.\u4.\u6.$27\fi_ldz_r0[5:0] [3:2] $flatten\a3_add.\u4.\u6.$27\fi_ldz_r0[5:0] [0] }
      New connections: { $flatten\a3_add.\u4.\u6.$27\fi_ldz_r0[5:0] [4] $flatten\a3_add.\u4.\u6.$27\fi_ldz_r0[5:0] [1] } = { 1'1 $flatten\a3_add.\u4.\u6.$27\fi_ldz_r0[5:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\a3_add.\u4.$ternary$bgm.v:1411$517:
      Old ports: A=\a3_add.u4.fract_in_shftl_1, B=48'000000000000000000000000000000000000000000000000, Y=\a3_add.u4.fract_in_shftl
      New ports: A=\a3_add.u4.u7.shift_out [47:20], B=28'0000000000000000000000000000, Y=\a3_add.u4.fract_in_shftl [47:20]
      New connections: \a3_add.u4.fract_in_shftl [19:0] = 20'00000000000000000000
    Consolidated identical input bits for $mux cell $flatten\a6_add.\u4.$ternary$bgm.v:1411$517:
      Old ports: A=\a6_add.u4.fract_in_shftl_1, B=48'000000000000000000000000000000000000000000000000, Y=\a6_add.u4.fract_in_shftl
      New ports: A=\a6_add.u4.u7.shift_out [47:20], B=28'0000000000000000000000000000, Y=\a6_add.u4.fract_in_shftl [47:20]
      New connections: \a6_add.u4.fract_in_shftl [19:0] = 20'00000000000000000000
    Consolidated identical input bits for $mux cell $flatten\a7_add.\u4.\u6.$procmux$4161:
      Old ports: A=$flatten\a7_add.\u4.\u6.$28\fi_ldz_r0[5:0], B=6'011011, Y=$flatten\a7_add.\u4.\u6.$27\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a7_add.\u4.\u6.$28\fi_ldz_r0[5:0] [5] $flatten\a7_add.\u4.\u6.$28\fi_ldz_r0[5:0] [2] $flatten\a7_add.\u4.\u6.$28\fi_ldz_r0[5:0] [2] 1'0 }, B=4'0101, Y={ $flatten\a7_add.\u4.\u6.$27\fi_ldz_r0[5:0] [5] $flatten\a7_add.\u4.\u6.$27\fi_ldz_r0[5:0] [3:2] $flatten\a7_add.\u4.\u6.$27\fi_ldz_r0[5:0] [0] }
      New connections: { $flatten\a7_add.\u4.\u6.$27\fi_ldz_r0[5:0] [4] $flatten\a7_add.\u4.\u6.$27\fi_ldz_r0[5:0] [1] } = { 1'1 $flatten\a7_add.\u4.\u6.$27\fi_ldz_r0[5:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\a1_add.\u4.$ternary$bgm.v:1411$517:
      Old ports: A=\a1_add.u4.fract_in_shftl_1, B=48'000000000000000000000000000000000000000000000000, Y=\a1_add.u4.fract_in_shftl
      New ports: A=\a1_add.u4.u7.shift_out [47:20], B=28'0000000000000000000000000000, Y=\a1_add.u4.fract_in_shftl [47:20]
      New connections: \a1_add.u4.fract_in_shftl [19:0] = 20'00000000000000000000
    Consolidated identical input bits for $mux cell $flatten\a7_add.\u4.$ternary$bgm.v:1411$517:
      Old ports: A=\a7_add.u4.fract_in_shftl_1, B=48'000000000000000000000000000000000000000000000000, Y=\a7_add.u4.fract_in_shftl
      New ports: A=\a7_add.u4.u7.shift_out [47:20], B=28'0000000000000000000000000000, Y=\a7_add.u4.fract_in_shftl [47:20]
      New connections: \a7_add.u4.fract_in_shftl [19:0] = 20'00000000000000000000
    Consolidated identical input bits for $mux cell $flatten\a4_add.\u4.$ternary$bgm.v:1411$517:
      Old ports: A=\a4_add.u4.fract_in_shftl_1, B=48'000000000000000000000000000000000000000000000000, Y=\a4_add.u4.fract_in_shftl
      New ports: A=\a4_add.u4.u7.shift_out [47:20], B=28'0000000000000000000000000000, Y=\a4_add.u4.fract_in_shftl [47:20]
      New connections: \a4_add.u4.fract_in_shftl [19:0] = 20'00000000000000000000
    Consolidated identical input bits for $mux cell $flatten\a8_add.\u4.\u6.$procmux$4161:
      Old ports: A=$flatten\a8_add.\u4.\u6.$28\fi_ldz_r0[5:0], B=6'011011, Y=$flatten\a8_add.\u4.\u6.$27\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a8_add.\u4.\u6.$28\fi_ldz_r0[5:0] [5] $flatten\a8_add.\u4.\u6.$28\fi_ldz_r0[5:0] [2] $flatten\a8_add.\u4.\u6.$28\fi_ldz_r0[5:0] [2] 1'0 }, B=4'0101, Y={ $flatten\a8_add.\u4.\u6.$27\fi_ldz_r0[5:0] [5] $flatten\a8_add.\u4.\u6.$27\fi_ldz_r0[5:0] [3:2] $flatten\a8_add.\u4.\u6.$27\fi_ldz_r0[5:0] [0] }
      New connections: { $flatten\a8_add.\u4.\u6.$27\fi_ldz_r0[5:0] [4] $flatten\a8_add.\u4.\u6.$27\fi_ldz_r0[5:0] [1] } = { 1'1 $flatten\a8_add.\u4.\u6.$27\fi_ldz_r0[5:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\a8_add.\u4.$ternary$bgm.v:1411$517:
      Old ports: A=\a8_add.u4.fract_in_shftl_1, B=48'000000000000000000000000000000000000000000000000, Y=\a8_add.u4.fract_in_shftl
      New ports: A=\a8_add.u4.u7.shift_out [47:20], B=28'0000000000000000000000000000, Y=\a8_add.u4.fract_in_shftl [47:20]
      New connections: \a8_add.u4.fract_in_shftl [19:0] = 20'00000000000000000000
    Consolidated identical input bits for $mux cell $flatten\a4_add.\u4.\u6.$procmux$4161:
      Old ports: A=$flatten\a4_add.\u4.\u6.$28\fi_ldz_r0[5:0], B=6'011011, Y=$flatten\a4_add.\u4.\u6.$27\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a4_add.\u4.\u6.$28\fi_ldz_r0[5:0] [5] $flatten\a4_add.\u4.\u6.$28\fi_ldz_r0[5:0] [2] $flatten\a4_add.\u4.\u6.$28\fi_ldz_r0[5:0] [2] 1'0 }, B=4'0101, Y={ $flatten\a4_add.\u4.\u6.$27\fi_ldz_r0[5:0] [5] $flatten\a4_add.\u4.\u6.$27\fi_ldz_r0[5:0] [3:2] $flatten\a4_add.\u4.\u6.$27\fi_ldz_r0[5:0] [0] }
      New connections: { $flatten\a4_add.\u4.\u6.$27\fi_ldz_r0[5:0] [4] $flatten\a4_add.\u4.\u6.$27\fi_ldz_r0[5:0] [1] } = { 1'1 $flatten\a4_add.\u4.\u6.$27\fi_ldz_r0[5:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\a1_add.\u4.\u6.$procmux$4161:
      Old ports: A=$flatten\a1_add.\u4.\u6.$28\fi_ldz_r0[5:0], B=6'011011, Y=$flatten\a1_add.\u4.\u6.$27\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a1_add.\u4.\u6.$28\fi_ldz_r0[5:0] [5] $flatten\a1_add.\u4.\u6.$28\fi_ldz_r0[5:0] [2] $flatten\a1_add.\u4.\u6.$28\fi_ldz_r0[5:0] [2] 1'0 }, B=4'0101, Y={ $flatten\a1_add.\u4.\u6.$27\fi_ldz_r0[5:0] [5] $flatten\a1_add.\u4.\u6.$27\fi_ldz_r0[5:0] [3:2] $flatten\a1_add.\u4.\u6.$27\fi_ldz_r0[5:0] [0] }
      New connections: { $flatten\a1_add.\u4.\u6.$27\fi_ldz_r0[5:0] [4] $flatten\a1_add.\u4.\u6.$27\fi_ldz_r0[5:0] [1] } = { 1'1 $flatten\a1_add.\u4.\u6.$27\fi_ldz_r0[5:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\a0_add.\u4.$ternary$bgm.v:1411$517:
      Old ports: A=\a0_add.u4.fract_in_shftl_1, B=48'000000000000000000000000000000000000000000000000, Y=\a0_add.u4.fract_in_shftl
      New ports: A=\a0_add.u4.u7.shift_out [47:20], B=28'0000000000000000000000000000, Y=\a0_add.u4.fract_in_shftl [47:20]
      New connections: \a0_add.u4.fract_in_shftl [19:0] = 20'00000000000000000000
    Consolidated identical input bits for $mux cell $flatten\a2_add.\u4.$ternary$bgm.v:1411$517:
      Old ports: A=\a2_add.u4.fract_in_shftl_1, B=48'000000000000000000000000000000000000000000000000, Y=\a2_add.u4.fract_in_shftl
      New ports: A=\a2_add.u4.u7.shift_out [47:20], B=28'0000000000000000000000000000, Y=\a2_add.u4.fract_in_shftl [47:20]
      New connections: \a2_add.u4.fract_in_shftl [19:0] = 20'00000000000000000000
    Consolidated identical input bits for $mux cell $flatten\a0_add.\u4.\u6.$procmux$4161:
      Old ports: A=$flatten\a0_add.\u4.\u6.$28\fi_ldz_r0[5:0], B=6'011011, Y=$flatten\a0_add.\u4.\u6.$27\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a0_add.\u4.\u6.$28\fi_ldz_r0[5:0] [5] $flatten\a0_add.\u4.\u6.$28\fi_ldz_r0[5:0] [2] $flatten\a0_add.\u4.\u6.$28\fi_ldz_r0[5:0] [2] 1'0 }, B=4'0101, Y={ $flatten\a0_add.\u4.\u6.$27\fi_ldz_r0[5:0] [5] $flatten\a0_add.\u4.\u6.$27\fi_ldz_r0[5:0] [3:2] $flatten\a0_add.\u4.\u6.$27\fi_ldz_r0[5:0] [0] }
      New connections: { $flatten\a0_add.\u4.\u6.$27\fi_ldz_r0[5:0] [4] $flatten\a0_add.\u4.\u6.$27\fi_ldz_r0[5:0] [1] } = { 1'1 $flatten\a0_add.\u4.\u6.$27\fi_ldz_r0[5:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\a2_add.\u4.\u6.$procmux$4161:
      Old ports: A=$flatten\a2_add.\u4.\u6.$28\fi_ldz_r0[5:0], B=6'011011, Y=$flatten\a2_add.\u4.\u6.$27\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a2_add.\u4.\u6.$28\fi_ldz_r0[5:0] [5] $flatten\a2_add.\u4.\u6.$28\fi_ldz_r0[5:0] [2] $flatten\a2_add.\u4.\u6.$28\fi_ldz_r0[5:0] [2] 1'0 }, B=4'0101, Y={ $flatten\a2_add.\u4.\u6.$27\fi_ldz_r0[5:0] [5] $flatten\a2_add.\u4.\u6.$27\fi_ldz_r0[5:0] [3:2] $flatten\a2_add.\u4.\u6.$27\fi_ldz_r0[5:0] [0] }
      New connections: { $flatten\a2_add.\u4.\u6.$27\fi_ldz_r0[5:0] [4] $flatten\a2_add.\u4.\u6.$27\fi_ldz_r0[5:0] [1] } = { 1'1 $flatten\a2_add.\u4.\u6.$27\fi_ldz_r0[5:0] [0] }
  Optimizing cells in module \bgm.
    New input vector for $reduce_or cell $flatten\a2_add.\u4.$reduce_or$bgm.v:1480$588: \a2_add.u4.fract_in_shftl [23:20]
    New input vector for $reduce_or cell $flatten\a3_add.\u4.$reduce_or$bgm.v:1480$587: \a3_add.u4.fract_in_shftl [24:20]
    New input vector for $reduce_or cell $flatten\a3_add.\u4.$reduce_or$bgm.v:1480$588: \a3_add.u4.fract_in_shftl [23:20]
    New input vector for $reduce_or cell $flatten\a2_add.\u4.$reduce_or$bgm.v:1480$587: \a2_add.u4.fract_in_shftl [24:20]
    New input vector for $reduce_or cell $flatten\a0_add.\u4.$reduce_or$bgm.v:1480$588: \a0_add.u4.fract_in_shftl [23:20]
    New input vector for $reduce_or cell $flatten\a0_add.\u4.$reduce_or$bgm.v:1480$587: \a0_add.u4.fract_in_shftl [24:20]
    New input vector for $reduce_or cell $flatten\a8_add.\u4.$reduce_or$bgm.v:1480$588: \a8_add.u4.fract_in_shftl [23:20]
    New input vector for $reduce_or cell $flatten\a8_add.\u4.$reduce_or$bgm.v:1480$587: \a8_add.u4.fract_in_shftl [24:20]
    New input vector for $reduce_or cell $flatten\a7_add.\u4.$reduce_or$bgm.v:1480$588: \a7_add.u4.fract_in_shftl [23:20]
    New input vector for $reduce_or cell $flatten\a7_add.\u4.$reduce_or$bgm.v:1480$587: \a7_add.u4.fract_in_shftl [24:20]
    New input vector for $reduce_or cell $flatten\a1_add.\u4.$reduce_or$bgm.v:1480$587: \a1_add.u4.fract_in_shftl [24:20]
    New input vector for $reduce_or cell $flatten\a1_add.\u4.$reduce_or$bgm.v:1480$588: \a1_add.u4.fract_in_shftl [23:20]
    New input vector for $reduce_or cell $flatten\a4_add.\u4.$reduce_or$bgm.v:1480$588: \a4_add.u4.fract_in_shftl [23:20]
    New input vector for $reduce_or cell $flatten\a4_add.\u4.$reduce_or$bgm.v:1480$587: \a4_add.u4.fract_in_shftl [24:20]
    New input vector for $reduce_or cell $flatten\a6_add.\u4.$reduce_or$bgm.v:1480$588: \a6_add.u4.fract_in_shftl [23:20]
    New input vector for $reduce_or cell $flatten\a6_add.\u4.$reduce_or$bgm.v:1480$587: \a6_add.u4.fract_in_shftl [24:20]
    New input vector for $reduce_or cell $flatten\a5_add.\u4.$reduce_or$bgm.v:1480$588: \a5_add.u4.fract_in_shftl [23:20]
    New input vector for $reduce_or cell $flatten\a5_add.\u4.$reduce_or$bgm.v:1480$587: \a5_add.u4.fract_in_shftl [24:20]
    Consolidated identical input bits for $mux cell $flatten\a5_add.\u4.\u6.$procmux$4242:
      Old ports: A=$flatten\a5_add.\u4.\u6.$27\fi_ldz_r0[5:0], B=6'011010, Y=$flatten\a5_add.\u4.\u6.$26\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a5_add.\u4.\u6.$27\fi_ldz_r0[5:0] [5] $flatten\a5_add.\u4.\u6.$27\fi_ldz_r0[5:0] [3:2] $flatten\a5_add.\u4.\u6.$27\fi_ldz_r0[5:0] [0] $flatten\a5_add.\u4.\u6.$27\fi_ldz_r0[5:0] [0] }, B=5'01010, Y={ $flatten\a5_add.\u4.\u6.$26\fi_ldz_r0[5:0] [5] $flatten\a5_add.\u4.\u6.$26\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a5_add.\u4.\u6.$26\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a6_add.\u4.\u6.$procmux$4242:
      Old ports: A=$flatten\a6_add.\u4.\u6.$27\fi_ldz_r0[5:0], B=6'011010, Y=$flatten\a6_add.\u4.\u6.$26\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a6_add.\u4.\u6.$27\fi_ldz_r0[5:0] [5] $flatten\a6_add.\u4.\u6.$27\fi_ldz_r0[5:0] [3:2] $flatten\a6_add.\u4.\u6.$27\fi_ldz_r0[5:0] [0] $flatten\a6_add.\u4.\u6.$27\fi_ldz_r0[5:0] [0] }, B=5'01010, Y={ $flatten\a6_add.\u4.\u6.$26\fi_ldz_r0[5:0] [5] $flatten\a6_add.\u4.\u6.$26\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a6_add.\u4.\u6.$26\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a3_add.\u4.\u6.$procmux$4242:
      Old ports: A=$flatten\a3_add.\u4.\u6.$27\fi_ldz_r0[5:0], B=6'011010, Y=$flatten\a3_add.\u4.\u6.$26\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a3_add.\u4.\u6.$27\fi_ldz_r0[5:0] [5] $flatten\a3_add.\u4.\u6.$27\fi_ldz_r0[5:0] [3:2] $flatten\a3_add.\u4.\u6.$27\fi_ldz_r0[5:0] [0] $flatten\a3_add.\u4.\u6.$27\fi_ldz_r0[5:0] [0] }, B=5'01010, Y={ $flatten\a3_add.\u4.\u6.$26\fi_ldz_r0[5:0] [5] $flatten\a3_add.\u4.\u6.$26\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a3_add.\u4.\u6.$26\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a7_add.\u4.\u6.$procmux$4242:
      Old ports: A=$flatten\a7_add.\u4.\u6.$27\fi_ldz_r0[5:0], B=6'011010, Y=$flatten\a7_add.\u4.\u6.$26\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a7_add.\u4.\u6.$27\fi_ldz_r0[5:0] [5] $flatten\a7_add.\u4.\u6.$27\fi_ldz_r0[5:0] [3:2] $flatten\a7_add.\u4.\u6.$27\fi_ldz_r0[5:0] [0] $flatten\a7_add.\u4.\u6.$27\fi_ldz_r0[5:0] [0] }, B=5'01010, Y={ $flatten\a7_add.\u4.\u6.$26\fi_ldz_r0[5:0] [5] $flatten\a7_add.\u4.\u6.$26\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a7_add.\u4.\u6.$26\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a8_add.\u4.\u6.$procmux$4242:
      Old ports: A=$flatten\a8_add.\u4.\u6.$27\fi_ldz_r0[5:0], B=6'011010, Y=$flatten\a8_add.\u4.\u6.$26\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a8_add.\u4.\u6.$27\fi_ldz_r0[5:0] [5] $flatten\a8_add.\u4.\u6.$27\fi_ldz_r0[5:0] [3:2] $flatten\a8_add.\u4.\u6.$27\fi_ldz_r0[5:0] [0] $flatten\a8_add.\u4.\u6.$27\fi_ldz_r0[5:0] [0] }, B=5'01010, Y={ $flatten\a8_add.\u4.\u6.$26\fi_ldz_r0[5:0] [5] $flatten\a8_add.\u4.\u6.$26\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a8_add.\u4.\u6.$26\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a4_add.\u4.\u6.$procmux$4242:
      Old ports: A=$flatten\a4_add.\u4.\u6.$27\fi_ldz_r0[5:0], B=6'011010, Y=$flatten\a4_add.\u4.\u6.$26\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a4_add.\u4.\u6.$27\fi_ldz_r0[5:0] [5] $flatten\a4_add.\u4.\u6.$27\fi_ldz_r0[5:0] [3:2] $flatten\a4_add.\u4.\u6.$27\fi_ldz_r0[5:0] [0] $flatten\a4_add.\u4.\u6.$27\fi_ldz_r0[5:0] [0] }, B=5'01010, Y={ $flatten\a4_add.\u4.\u6.$26\fi_ldz_r0[5:0] [5] $flatten\a4_add.\u4.\u6.$26\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a4_add.\u4.\u6.$26\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a1_add.\u4.\u6.$procmux$4242:
      Old ports: A=$flatten\a1_add.\u4.\u6.$27\fi_ldz_r0[5:0], B=6'011010, Y=$flatten\a1_add.\u4.\u6.$26\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a1_add.\u4.\u6.$27\fi_ldz_r0[5:0] [5] $flatten\a1_add.\u4.\u6.$27\fi_ldz_r0[5:0] [3:2] $flatten\a1_add.\u4.\u6.$27\fi_ldz_r0[5:0] [0] $flatten\a1_add.\u4.\u6.$27\fi_ldz_r0[5:0] [0] }, B=5'01010, Y={ $flatten\a1_add.\u4.\u6.$26\fi_ldz_r0[5:0] [5] $flatten\a1_add.\u4.\u6.$26\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a1_add.\u4.\u6.$26\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a0_add.\u4.\u6.$procmux$4242:
      Old ports: A=$flatten\a0_add.\u4.\u6.$27\fi_ldz_r0[5:0], B=6'011010, Y=$flatten\a0_add.\u4.\u6.$26\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a0_add.\u4.\u6.$27\fi_ldz_r0[5:0] [5] $flatten\a0_add.\u4.\u6.$27\fi_ldz_r0[5:0] [3:2] $flatten\a0_add.\u4.\u6.$27\fi_ldz_r0[5:0] [0] $flatten\a0_add.\u4.\u6.$27\fi_ldz_r0[5:0] [0] }, B=5'01010, Y={ $flatten\a0_add.\u4.\u6.$26\fi_ldz_r0[5:0] [5] $flatten\a0_add.\u4.\u6.$26\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a0_add.\u4.\u6.$26\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a2_add.\u4.\u6.$procmux$4242:
      Old ports: A=$flatten\a2_add.\u4.\u6.$27\fi_ldz_r0[5:0], B=6'011010, Y=$flatten\a2_add.\u4.\u6.$26\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a2_add.\u4.\u6.$27\fi_ldz_r0[5:0] [5] $flatten\a2_add.\u4.\u6.$27\fi_ldz_r0[5:0] [3:2] $flatten\a2_add.\u4.\u6.$27\fi_ldz_r0[5:0] [0] $flatten\a2_add.\u4.\u6.$27\fi_ldz_r0[5:0] [0] }, B=5'01010, Y={ $flatten\a2_add.\u4.\u6.$26\fi_ldz_r0[5:0] [5] $flatten\a2_add.\u4.\u6.$26\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a2_add.\u4.\u6.$26\fi_ldz_r0[5:0] [4] = 1'1
  Optimizing cells in module \bgm.
    Consolidated identical input bits for $mux cell $flatten\a5_add.\u4.\u6.$procmux$4320:
      Old ports: A=$flatten\a5_add.\u4.\u6.$26\fi_ldz_r0[5:0], B=6'011001, Y=$flatten\a5_add.\u4.\u6.$25\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a5_add.\u4.\u6.$26\fi_ldz_r0[5:0] [5] $flatten\a5_add.\u4.\u6.$26\fi_ldz_r0[5:0] [3:0] }, B=5'01001, Y={ $flatten\a5_add.\u4.\u6.$25\fi_ldz_r0[5:0] [5] $flatten\a5_add.\u4.\u6.$25\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a5_add.\u4.\u6.$25\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a6_add.\u4.\u6.$procmux$4320:
      Old ports: A=$flatten\a6_add.\u4.\u6.$26\fi_ldz_r0[5:0], B=6'011001, Y=$flatten\a6_add.\u4.\u6.$25\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a6_add.\u4.\u6.$26\fi_ldz_r0[5:0] [5] $flatten\a6_add.\u4.\u6.$26\fi_ldz_r0[5:0] [3:0] }, B=5'01001, Y={ $flatten\a6_add.\u4.\u6.$25\fi_ldz_r0[5:0] [5] $flatten\a6_add.\u4.\u6.$25\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a6_add.\u4.\u6.$25\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a3_add.\u4.\u6.$procmux$4320:
      Old ports: A=$flatten\a3_add.\u4.\u6.$26\fi_ldz_r0[5:0], B=6'011001, Y=$flatten\a3_add.\u4.\u6.$25\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a3_add.\u4.\u6.$26\fi_ldz_r0[5:0] [5] $flatten\a3_add.\u4.\u6.$26\fi_ldz_r0[5:0] [3:0] }, B=5'01001, Y={ $flatten\a3_add.\u4.\u6.$25\fi_ldz_r0[5:0] [5] $flatten\a3_add.\u4.\u6.$25\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a3_add.\u4.\u6.$25\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a7_add.\u4.\u6.$procmux$4320:
      Old ports: A=$flatten\a7_add.\u4.\u6.$26\fi_ldz_r0[5:0], B=6'011001, Y=$flatten\a7_add.\u4.\u6.$25\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a7_add.\u4.\u6.$26\fi_ldz_r0[5:0] [5] $flatten\a7_add.\u4.\u6.$26\fi_ldz_r0[5:0] [3:0] }, B=5'01001, Y={ $flatten\a7_add.\u4.\u6.$25\fi_ldz_r0[5:0] [5] $flatten\a7_add.\u4.\u6.$25\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a7_add.\u4.\u6.$25\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a8_add.\u4.\u6.$procmux$4320:
      Old ports: A=$flatten\a8_add.\u4.\u6.$26\fi_ldz_r0[5:0], B=6'011001, Y=$flatten\a8_add.\u4.\u6.$25\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a8_add.\u4.\u6.$26\fi_ldz_r0[5:0] [5] $flatten\a8_add.\u4.\u6.$26\fi_ldz_r0[5:0] [3:0] }, B=5'01001, Y={ $flatten\a8_add.\u4.\u6.$25\fi_ldz_r0[5:0] [5] $flatten\a8_add.\u4.\u6.$25\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a8_add.\u4.\u6.$25\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a4_add.\u4.\u6.$procmux$4320:
      Old ports: A=$flatten\a4_add.\u4.\u6.$26\fi_ldz_r0[5:0], B=6'011001, Y=$flatten\a4_add.\u4.\u6.$25\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a4_add.\u4.\u6.$26\fi_ldz_r0[5:0] [5] $flatten\a4_add.\u4.\u6.$26\fi_ldz_r0[5:0] [3:0] }, B=5'01001, Y={ $flatten\a4_add.\u4.\u6.$25\fi_ldz_r0[5:0] [5] $flatten\a4_add.\u4.\u6.$25\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a4_add.\u4.\u6.$25\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a1_add.\u4.\u6.$procmux$4320:
      Old ports: A=$flatten\a1_add.\u4.\u6.$26\fi_ldz_r0[5:0], B=6'011001, Y=$flatten\a1_add.\u4.\u6.$25\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a1_add.\u4.\u6.$26\fi_ldz_r0[5:0] [5] $flatten\a1_add.\u4.\u6.$26\fi_ldz_r0[5:0] [3:0] }, B=5'01001, Y={ $flatten\a1_add.\u4.\u6.$25\fi_ldz_r0[5:0] [5] $flatten\a1_add.\u4.\u6.$25\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a1_add.\u4.\u6.$25\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a0_add.\u4.\u6.$procmux$4320:
      Old ports: A=$flatten\a0_add.\u4.\u6.$26\fi_ldz_r0[5:0], B=6'011001, Y=$flatten\a0_add.\u4.\u6.$25\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a0_add.\u4.\u6.$26\fi_ldz_r0[5:0] [5] $flatten\a0_add.\u4.\u6.$26\fi_ldz_r0[5:0] [3:0] }, B=5'01001, Y={ $flatten\a0_add.\u4.\u6.$25\fi_ldz_r0[5:0] [5] $flatten\a0_add.\u4.\u6.$25\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a0_add.\u4.\u6.$25\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a2_add.\u4.\u6.$procmux$4320:
      Old ports: A=$flatten\a2_add.\u4.\u6.$26\fi_ldz_r0[5:0], B=6'011001, Y=$flatten\a2_add.\u4.\u6.$25\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a2_add.\u4.\u6.$26\fi_ldz_r0[5:0] [5] $flatten\a2_add.\u4.\u6.$26\fi_ldz_r0[5:0] [3:0] }, B=5'01001, Y={ $flatten\a2_add.\u4.\u6.$25\fi_ldz_r0[5:0] [5] $flatten\a2_add.\u4.\u6.$25\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a2_add.\u4.\u6.$25\fi_ldz_r0[5:0] [4] = 1'1
  Optimizing cells in module \bgm.
    Consolidated identical input bits for $mux cell $flatten\a5_add.\u4.\u6.$procmux$4395:
      Old ports: A=$flatten\a5_add.\u4.\u6.$25\fi_ldz_r0[5:0], B=6'011000, Y=$flatten\a5_add.\u4.\u6.$24\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a5_add.\u4.\u6.$25\fi_ldz_r0[5:0] [5] $flatten\a5_add.\u4.\u6.$25\fi_ldz_r0[5:0] [3:0] }, B=5'01000, Y={ $flatten\a5_add.\u4.\u6.$24\fi_ldz_r0[5:0] [5] $flatten\a5_add.\u4.\u6.$24\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a5_add.\u4.\u6.$24\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a6_add.\u4.\u6.$procmux$4395:
      Old ports: A=$flatten\a6_add.\u4.\u6.$25\fi_ldz_r0[5:0], B=6'011000, Y=$flatten\a6_add.\u4.\u6.$24\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a6_add.\u4.\u6.$25\fi_ldz_r0[5:0] [5] $flatten\a6_add.\u4.\u6.$25\fi_ldz_r0[5:0] [3:0] }, B=5'01000, Y={ $flatten\a6_add.\u4.\u6.$24\fi_ldz_r0[5:0] [5] $flatten\a6_add.\u4.\u6.$24\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a6_add.\u4.\u6.$24\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a3_add.\u4.\u6.$procmux$4395:
      Old ports: A=$flatten\a3_add.\u4.\u6.$25\fi_ldz_r0[5:0], B=6'011000, Y=$flatten\a3_add.\u4.\u6.$24\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a3_add.\u4.\u6.$25\fi_ldz_r0[5:0] [5] $flatten\a3_add.\u4.\u6.$25\fi_ldz_r0[5:0] [3:0] }, B=5'01000, Y={ $flatten\a3_add.\u4.\u6.$24\fi_ldz_r0[5:0] [5] $flatten\a3_add.\u4.\u6.$24\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a3_add.\u4.\u6.$24\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a7_add.\u4.\u6.$procmux$4395:
      Old ports: A=$flatten\a7_add.\u4.\u6.$25\fi_ldz_r0[5:0], B=6'011000, Y=$flatten\a7_add.\u4.\u6.$24\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a7_add.\u4.\u6.$25\fi_ldz_r0[5:0] [5] $flatten\a7_add.\u4.\u6.$25\fi_ldz_r0[5:0] [3:0] }, B=5'01000, Y={ $flatten\a7_add.\u4.\u6.$24\fi_ldz_r0[5:0] [5] $flatten\a7_add.\u4.\u6.$24\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a7_add.\u4.\u6.$24\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a8_add.\u4.\u6.$procmux$4395:
      Old ports: A=$flatten\a8_add.\u4.\u6.$25\fi_ldz_r0[5:0], B=6'011000, Y=$flatten\a8_add.\u4.\u6.$24\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a8_add.\u4.\u6.$25\fi_ldz_r0[5:0] [5] $flatten\a8_add.\u4.\u6.$25\fi_ldz_r0[5:0] [3:0] }, B=5'01000, Y={ $flatten\a8_add.\u4.\u6.$24\fi_ldz_r0[5:0] [5] $flatten\a8_add.\u4.\u6.$24\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a8_add.\u4.\u6.$24\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a2_add.\u4.\u6.$procmux$4395:
      Old ports: A=$flatten\a2_add.\u4.\u6.$25\fi_ldz_r0[5:0], B=6'011000, Y=$flatten\a2_add.\u4.\u6.$24\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a2_add.\u4.\u6.$25\fi_ldz_r0[5:0] [5] $flatten\a2_add.\u4.\u6.$25\fi_ldz_r0[5:0] [3:0] }, B=5'01000, Y={ $flatten\a2_add.\u4.\u6.$24\fi_ldz_r0[5:0] [5] $flatten\a2_add.\u4.\u6.$24\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a2_add.\u4.\u6.$24\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a4_add.\u4.\u6.$procmux$4395:
      Old ports: A=$flatten\a4_add.\u4.\u6.$25\fi_ldz_r0[5:0], B=6'011000, Y=$flatten\a4_add.\u4.\u6.$24\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a4_add.\u4.\u6.$25\fi_ldz_r0[5:0] [5] $flatten\a4_add.\u4.\u6.$25\fi_ldz_r0[5:0] [3:0] }, B=5'01000, Y={ $flatten\a4_add.\u4.\u6.$24\fi_ldz_r0[5:0] [5] $flatten\a4_add.\u4.\u6.$24\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a4_add.\u4.\u6.$24\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a1_add.\u4.\u6.$procmux$4395:
      Old ports: A=$flatten\a1_add.\u4.\u6.$25\fi_ldz_r0[5:0], B=6'011000, Y=$flatten\a1_add.\u4.\u6.$24\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a1_add.\u4.\u6.$25\fi_ldz_r0[5:0] [5] $flatten\a1_add.\u4.\u6.$25\fi_ldz_r0[5:0] [3:0] }, B=5'01000, Y={ $flatten\a1_add.\u4.\u6.$24\fi_ldz_r0[5:0] [5] $flatten\a1_add.\u4.\u6.$24\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a1_add.\u4.\u6.$24\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a0_add.\u4.\u6.$procmux$4395:
      Old ports: A=$flatten\a0_add.\u4.\u6.$25\fi_ldz_r0[5:0], B=6'011000, Y=$flatten\a0_add.\u4.\u6.$24\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a0_add.\u4.\u6.$25\fi_ldz_r0[5:0] [5] $flatten\a0_add.\u4.\u6.$25\fi_ldz_r0[5:0] [3:0] }, B=5'01000, Y={ $flatten\a0_add.\u4.\u6.$24\fi_ldz_r0[5:0] [5] $flatten\a0_add.\u4.\u6.$24\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a0_add.\u4.\u6.$24\fi_ldz_r0[5:0] [4] = 1'1
  Optimizing cells in module \bgm.
    Consolidated identical input bits for $mux cell $flatten\a5_add.\u4.\u6.$procmux$4467:
      Old ports: A=$flatten\a5_add.\u4.\u6.$24\fi_ldz_r0[5:0], B=6'010111, Y=$flatten\a5_add.\u4.\u6.$23\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a5_add.\u4.\u6.$24\fi_ldz_r0[5:0] [5] $flatten\a5_add.\u4.\u6.$24\fi_ldz_r0[5:0] [3:0] }, B=5'00111, Y={ $flatten\a5_add.\u4.\u6.$23\fi_ldz_r0[5:0] [5] $flatten\a5_add.\u4.\u6.$23\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a5_add.\u4.\u6.$23\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a6_add.\u4.\u6.$procmux$4467:
      Old ports: A=$flatten\a6_add.\u4.\u6.$24\fi_ldz_r0[5:0], B=6'010111, Y=$flatten\a6_add.\u4.\u6.$23\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a6_add.\u4.\u6.$24\fi_ldz_r0[5:0] [5] $flatten\a6_add.\u4.\u6.$24\fi_ldz_r0[5:0] [3:0] }, B=5'00111, Y={ $flatten\a6_add.\u4.\u6.$23\fi_ldz_r0[5:0] [5] $flatten\a6_add.\u4.\u6.$23\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a6_add.\u4.\u6.$23\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a3_add.\u4.\u6.$procmux$4467:
      Old ports: A=$flatten\a3_add.\u4.\u6.$24\fi_ldz_r0[5:0], B=6'010111, Y=$flatten\a3_add.\u4.\u6.$23\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a3_add.\u4.\u6.$24\fi_ldz_r0[5:0] [5] $flatten\a3_add.\u4.\u6.$24\fi_ldz_r0[5:0] [3:0] }, B=5'00111, Y={ $flatten\a3_add.\u4.\u6.$23\fi_ldz_r0[5:0] [5] $flatten\a3_add.\u4.\u6.$23\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a3_add.\u4.\u6.$23\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a7_add.\u4.\u6.$procmux$4467:
      Old ports: A=$flatten\a7_add.\u4.\u6.$24\fi_ldz_r0[5:0], B=6'010111, Y=$flatten\a7_add.\u4.\u6.$23\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a7_add.\u4.\u6.$24\fi_ldz_r0[5:0] [5] $flatten\a7_add.\u4.\u6.$24\fi_ldz_r0[5:0] [3:0] }, B=5'00111, Y={ $flatten\a7_add.\u4.\u6.$23\fi_ldz_r0[5:0] [5] $flatten\a7_add.\u4.\u6.$23\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a7_add.\u4.\u6.$23\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a8_add.\u4.\u6.$procmux$4467:
      Old ports: A=$flatten\a8_add.\u4.\u6.$24\fi_ldz_r0[5:0], B=6'010111, Y=$flatten\a8_add.\u4.\u6.$23\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a8_add.\u4.\u6.$24\fi_ldz_r0[5:0] [5] $flatten\a8_add.\u4.\u6.$24\fi_ldz_r0[5:0] [3:0] }, B=5'00111, Y={ $flatten\a8_add.\u4.\u6.$23\fi_ldz_r0[5:0] [5] $flatten\a8_add.\u4.\u6.$23\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a8_add.\u4.\u6.$23\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a4_add.\u4.\u6.$procmux$4467:
      Old ports: A=$flatten\a4_add.\u4.\u6.$24\fi_ldz_r0[5:0], B=6'010111, Y=$flatten\a4_add.\u4.\u6.$23\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a4_add.\u4.\u6.$24\fi_ldz_r0[5:0] [5] $flatten\a4_add.\u4.\u6.$24\fi_ldz_r0[5:0] [3:0] }, B=5'00111, Y={ $flatten\a4_add.\u4.\u6.$23\fi_ldz_r0[5:0] [5] $flatten\a4_add.\u4.\u6.$23\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a4_add.\u4.\u6.$23\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a1_add.\u4.\u6.$procmux$4467:
      Old ports: A=$flatten\a1_add.\u4.\u6.$24\fi_ldz_r0[5:0], B=6'010111, Y=$flatten\a1_add.\u4.\u6.$23\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a1_add.\u4.\u6.$24\fi_ldz_r0[5:0] [5] $flatten\a1_add.\u4.\u6.$24\fi_ldz_r0[5:0] [3:0] }, B=5'00111, Y={ $flatten\a1_add.\u4.\u6.$23\fi_ldz_r0[5:0] [5] $flatten\a1_add.\u4.\u6.$23\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a1_add.\u4.\u6.$23\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a2_add.\u4.\u6.$procmux$4467:
      Old ports: A=$flatten\a2_add.\u4.\u6.$24\fi_ldz_r0[5:0], B=6'010111, Y=$flatten\a2_add.\u4.\u6.$23\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a2_add.\u4.\u6.$24\fi_ldz_r0[5:0] [5] $flatten\a2_add.\u4.\u6.$24\fi_ldz_r0[5:0] [3:0] }, B=5'00111, Y={ $flatten\a2_add.\u4.\u6.$23\fi_ldz_r0[5:0] [5] $flatten\a2_add.\u4.\u6.$23\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a2_add.\u4.\u6.$23\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a0_add.\u4.\u6.$procmux$4467:
      Old ports: A=$flatten\a0_add.\u4.\u6.$24\fi_ldz_r0[5:0], B=6'010111, Y=$flatten\a0_add.\u4.\u6.$23\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a0_add.\u4.\u6.$24\fi_ldz_r0[5:0] [5] $flatten\a0_add.\u4.\u6.$24\fi_ldz_r0[5:0] [3:0] }, B=5'00111, Y={ $flatten\a0_add.\u4.\u6.$23\fi_ldz_r0[5:0] [5] $flatten\a0_add.\u4.\u6.$23\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a0_add.\u4.\u6.$23\fi_ldz_r0[5:0] [4] = 1'1
  Optimizing cells in module \bgm.
    Consolidated identical input bits for $mux cell $flatten\a5_add.\u4.\u6.$procmux$4536:
      Old ports: A=$flatten\a5_add.\u4.\u6.$23\fi_ldz_r0[5:0], B=6'010110, Y=$flatten\a5_add.\u4.\u6.$22\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a5_add.\u4.\u6.$23\fi_ldz_r0[5:0] [5] $flatten\a5_add.\u4.\u6.$23\fi_ldz_r0[5:0] [3:0] }, B=5'00110, Y={ $flatten\a5_add.\u4.\u6.$22\fi_ldz_r0[5:0] [5] $flatten\a5_add.\u4.\u6.$22\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a5_add.\u4.\u6.$22\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a6_add.\u4.\u6.$procmux$4536:
      Old ports: A=$flatten\a6_add.\u4.\u6.$23\fi_ldz_r0[5:0], B=6'010110, Y=$flatten\a6_add.\u4.\u6.$22\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a6_add.\u4.\u6.$23\fi_ldz_r0[5:0] [5] $flatten\a6_add.\u4.\u6.$23\fi_ldz_r0[5:0] [3:0] }, B=5'00110, Y={ $flatten\a6_add.\u4.\u6.$22\fi_ldz_r0[5:0] [5] $flatten\a6_add.\u4.\u6.$22\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a6_add.\u4.\u6.$22\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a3_add.\u4.\u6.$procmux$4536:
      Old ports: A=$flatten\a3_add.\u4.\u6.$23\fi_ldz_r0[5:0], B=6'010110, Y=$flatten\a3_add.\u4.\u6.$22\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a3_add.\u4.\u6.$23\fi_ldz_r0[5:0] [5] $flatten\a3_add.\u4.\u6.$23\fi_ldz_r0[5:0] [3:0] }, B=5'00110, Y={ $flatten\a3_add.\u4.\u6.$22\fi_ldz_r0[5:0] [5] $flatten\a3_add.\u4.\u6.$22\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a3_add.\u4.\u6.$22\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a7_add.\u4.\u6.$procmux$4536:
      Old ports: A=$flatten\a7_add.\u4.\u6.$23\fi_ldz_r0[5:0], B=6'010110, Y=$flatten\a7_add.\u4.\u6.$22\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a7_add.\u4.\u6.$23\fi_ldz_r0[5:0] [5] $flatten\a7_add.\u4.\u6.$23\fi_ldz_r0[5:0] [3:0] }, B=5'00110, Y={ $flatten\a7_add.\u4.\u6.$22\fi_ldz_r0[5:0] [5] $flatten\a7_add.\u4.\u6.$22\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a7_add.\u4.\u6.$22\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a8_add.\u4.\u6.$procmux$4536:
      Old ports: A=$flatten\a8_add.\u4.\u6.$23\fi_ldz_r0[5:0], B=6'010110, Y=$flatten\a8_add.\u4.\u6.$22\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a8_add.\u4.\u6.$23\fi_ldz_r0[5:0] [5] $flatten\a8_add.\u4.\u6.$23\fi_ldz_r0[5:0] [3:0] }, B=5'00110, Y={ $flatten\a8_add.\u4.\u6.$22\fi_ldz_r0[5:0] [5] $flatten\a8_add.\u4.\u6.$22\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a8_add.\u4.\u6.$22\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a4_add.\u4.\u6.$procmux$4536:
      Old ports: A=$flatten\a4_add.\u4.\u6.$23\fi_ldz_r0[5:0], B=6'010110, Y=$flatten\a4_add.\u4.\u6.$22\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a4_add.\u4.\u6.$23\fi_ldz_r0[5:0] [5] $flatten\a4_add.\u4.\u6.$23\fi_ldz_r0[5:0] [3:0] }, B=5'00110, Y={ $flatten\a4_add.\u4.\u6.$22\fi_ldz_r0[5:0] [5] $flatten\a4_add.\u4.\u6.$22\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a4_add.\u4.\u6.$22\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a2_add.\u4.\u6.$procmux$4536:
      Old ports: A=$flatten\a2_add.\u4.\u6.$23\fi_ldz_r0[5:0], B=6'010110, Y=$flatten\a2_add.\u4.\u6.$22\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a2_add.\u4.\u6.$23\fi_ldz_r0[5:0] [5] $flatten\a2_add.\u4.\u6.$23\fi_ldz_r0[5:0] [3:0] }, B=5'00110, Y={ $flatten\a2_add.\u4.\u6.$22\fi_ldz_r0[5:0] [5] $flatten\a2_add.\u4.\u6.$22\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a2_add.\u4.\u6.$22\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a1_add.\u4.\u6.$procmux$4536:
      Old ports: A=$flatten\a1_add.\u4.\u6.$23\fi_ldz_r0[5:0], B=6'010110, Y=$flatten\a1_add.\u4.\u6.$22\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a1_add.\u4.\u6.$23\fi_ldz_r0[5:0] [5] $flatten\a1_add.\u4.\u6.$23\fi_ldz_r0[5:0] [3:0] }, B=5'00110, Y={ $flatten\a1_add.\u4.\u6.$22\fi_ldz_r0[5:0] [5] $flatten\a1_add.\u4.\u6.$22\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a1_add.\u4.\u6.$22\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a0_add.\u4.\u6.$procmux$4536:
      Old ports: A=$flatten\a0_add.\u4.\u6.$23\fi_ldz_r0[5:0], B=6'010110, Y=$flatten\a0_add.\u4.\u6.$22\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a0_add.\u4.\u6.$23\fi_ldz_r0[5:0] [5] $flatten\a0_add.\u4.\u6.$23\fi_ldz_r0[5:0] [3:0] }, B=5'00110, Y={ $flatten\a0_add.\u4.\u6.$22\fi_ldz_r0[5:0] [5] $flatten\a0_add.\u4.\u6.$22\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a0_add.\u4.\u6.$22\fi_ldz_r0[5:0] [4] = 1'1
  Optimizing cells in module \bgm.
    Consolidated identical input bits for $mux cell $flatten\a5_add.\u4.\u6.$procmux$4602:
      Old ports: A=$flatten\a5_add.\u4.\u6.$22\fi_ldz_r0[5:0], B=6'010101, Y=$flatten\a5_add.\u4.\u6.$21\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a5_add.\u4.\u6.$22\fi_ldz_r0[5:0] [5] $flatten\a5_add.\u4.\u6.$22\fi_ldz_r0[5:0] [3:0] }, B=5'00101, Y={ $flatten\a5_add.\u4.\u6.$21\fi_ldz_r0[5:0] [5] $flatten\a5_add.\u4.\u6.$21\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a5_add.\u4.\u6.$21\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a6_add.\u4.\u6.$procmux$4602:
      Old ports: A=$flatten\a6_add.\u4.\u6.$22\fi_ldz_r0[5:0], B=6'010101, Y=$flatten\a6_add.\u4.\u6.$21\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a6_add.\u4.\u6.$22\fi_ldz_r0[5:0] [5] $flatten\a6_add.\u4.\u6.$22\fi_ldz_r0[5:0] [3:0] }, B=5'00101, Y={ $flatten\a6_add.\u4.\u6.$21\fi_ldz_r0[5:0] [5] $flatten\a6_add.\u4.\u6.$21\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a6_add.\u4.\u6.$21\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a3_add.\u4.\u6.$procmux$4602:
      Old ports: A=$flatten\a3_add.\u4.\u6.$22\fi_ldz_r0[5:0], B=6'010101, Y=$flatten\a3_add.\u4.\u6.$21\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a3_add.\u4.\u6.$22\fi_ldz_r0[5:0] [5] $flatten\a3_add.\u4.\u6.$22\fi_ldz_r0[5:0] [3:0] }, B=5'00101, Y={ $flatten\a3_add.\u4.\u6.$21\fi_ldz_r0[5:0] [5] $flatten\a3_add.\u4.\u6.$21\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a3_add.\u4.\u6.$21\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a7_add.\u4.\u6.$procmux$4602:
      Old ports: A=$flatten\a7_add.\u4.\u6.$22\fi_ldz_r0[5:0], B=6'010101, Y=$flatten\a7_add.\u4.\u6.$21\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a7_add.\u4.\u6.$22\fi_ldz_r0[5:0] [5] $flatten\a7_add.\u4.\u6.$22\fi_ldz_r0[5:0] [3:0] }, B=5'00101, Y={ $flatten\a7_add.\u4.\u6.$21\fi_ldz_r0[5:0] [5] $flatten\a7_add.\u4.\u6.$21\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a7_add.\u4.\u6.$21\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a8_add.\u4.\u6.$procmux$4602:
      Old ports: A=$flatten\a8_add.\u4.\u6.$22\fi_ldz_r0[5:0], B=6'010101, Y=$flatten\a8_add.\u4.\u6.$21\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a8_add.\u4.\u6.$22\fi_ldz_r0[5:0] [5] $flatten\a8_add.\u4.\u6.$22\fi_ldz_r0[5:0] [3:0] }, B=5'00101, Y={ $flatten\a8_add.\u4.\u6.$21\fi_ldz_r0[5:0] [5] $flatten\a8_add.\u4.\u6.$21\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a8_add.\u4.\u6.$21\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a4_add.\u4.\u6.$procmux$4602:
      Old ports: A=$flatten\a4_add.\u4.\u6.$22\fi_ldz_r0[5:0], B=6'010101, Y=$flatten\a4_add.\u4.\u6.$21\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a4_add.\u4.\u6.$22\fi_ldz_r0[5:0] [5] $flatten\a4_add.\u4.\u6.$22\fi_ldz_r0[5:0] [3:0] }, B=5'00101, Y={ $flatten\a4_add.\u4.\u6.$21\fi_ldz_r0[5:0] [5] $flatten\a4_add.\u4.\u6.$21\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a4_add.\u4.\u6.$21\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a2_add.\u4.\u6.$procmux$4602:
      Old ports: A=$flatten\a2_add.\u4.\u6.$22\fi_ldz_r0[5:0], B=6'010101, Y=$flatten\a2_add.\u4.\u6.$21\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a2_add.\u4.\u6.$22\fi_ldz_r0[5:0] [5] $flatten\a2_add.\u4.\u6.$22\fi_ldz_r0[5:0] [3:0] }, B=5'00101, Y={ $flatten\a2_add.\u4.\u6.$21\fi_ldz_r0[5:0] [5] $flatten\a2_add.\u4.\u6.$21\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a2_add.\u4.\u6.$21\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a1_add.\u4.\u6.$procmux$4602:
      Old ports: A=$flatten\a1_add.\u4.\u6.$22\fi_ldz_r0[5:0], B=6'010101, Y=$flatten\a1_add.\u4.\u6.$21\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a1_add.\u4.\u6.$22\fi_ldz_r0[5:0] [5] $flatten\a1_add.\u4.\u6.$22\fi_ldz_r0[5:0] [3:0] }, B=5'00101, Y={ $flatten\a1_add.\u4.\u6.$21\fi_ldz_r0[5:0] [5] $flatten\a1_add.\u4.\u6.$21\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a1_add.\u4.\u6.$21\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a0_add.\u4.\u6.$procmux$4602:
      Old ports: A=$flatten\a0_add.\u4.\u6.$22\fi_ldz_r0[5:0], B=6'010101, Y=$flatten\a0_add.\u4.\u6.$21\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a0_add.\u4.\u6.$22\fi_ldz_r0[5:0] [5] $flatten\a0_add.\u4.\u6.$22\fi_ldz_r0[5:0] [3:0] }, B=5'00101, Y={ $flatten\a0_add.\u4.\u6.$21\fi_ldz_r0[5:0] [5] $flatten\a0_add.\u4.\u6.$21\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a0_add.\u4.\u6.$21\fi_ldz_r0[5:0] [4] = 1'1
  Optimizing cells in module \bgm.
    Consolidated identical input bits for $mux cell $flatten\a5_add.\u4.\u6.$procmux$4665:
      Old ports: A=$flatten\a5_add.\u4.\u6.$21\fi_ldz_r0[5:0], B=6'010100, Y=$flatten\a5_add.\u4.\u6.$20\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a5_add.\u4.\u6.$21\fi_ldz_r0[5:0] [5] $flatten\a5_add.\u4.\u6.$21\fi_ldz_r0[5:0] [3:0] }, B=5'00100, Y={ $flatten\a5_add.\u4.\u6.$20\fi_ldz_r0[5:0] [5] $flatten\a5_add.\u4.\u6.$20\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a5_add.\u4.\u6.$20\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a2_add.\u4.\u6.$procmux$4665:
      Old ports: A=$flatten\a2_add.\u4.\u6.$21\fi_ldz_r0[5:0], B=6'010100, Y=$flatten\a2_add.\u4.\u6.$20\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a2_add.\u4.\u6.$21\fi_ldz_r0[5:0] [5] $flatten\a2_add.\u4.\u6.$21\fi_ldz_r0[5:0] [3:0] }, B=5'00100, Y={ $flatten\a2_add.\u4.\u6.$20\fi_ldz_r0[5:0] [5] $flatten\a2_add.\u4.\u6.$20\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a2_add.\u4.\u6.$20\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a6_add.\u4.\u6.$procmux$4665:
      Old ports: A=$flatten\a6_add.\u4.\u6.$21\fi_ldz_r0[5:0], B=6'010100, Y=$flatten\a6_add.\u4.\u6.$20\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a6_add.\u4.\u6.$21\fi_ldz_r0[5:0] [5] $flatten\a6_add.\u4.\u6.$21\fi_ldz_r0[5:0] [3:0] }, B=5'00100, Y={ $flatten\a6_add.\u4.\u6.$20\fi_ldz_r0[5:0] [5] $flatten\a6_add.\u4.\u6.$20\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a6_add.\u4.\u6.$20\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a3_add.\u4.\u6.$procmux$4665:
      Old ports: A=$flatten\a3_add.\u4.\u6.$21\fi_ldz_r0[5:0], B=6'010100, Y=$flatten\a3_add.\u4.\u6.$20\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a3_add.\u4.\u6.$21\fi_ldz_r0[5:0] [5] $flatten\a3_add.\u4.\u6.$21\fi_ldz_r0[5:0] [3:0] }, B=5'00100, Y={ $flatten\a3_add.\u4.\u6.$20\fi_ldz_r0[5:0] [5] $flatten\a3_add.\u4.\u6.$20\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a3_add.\u4.\u6.$20\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a7_add.\u4.\u6.$procmux$4665:
      Old ports: A=$flatten\a7_add.\u4.\u6.$21\fi_ldz_r0[5:0], B=6'010100, Y=$flatten\a7_add.\u4.\u6.$20\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a7_add.\u4.\u6.$21\fi_ldz_r0[5:0] [5] $flatten\a7_add.\u4.\u6.$21\fi_ldz_r0[5:0] [3:0] }, B=5'00100, Y={ $flatten\a7_add.\u4.\u6.$20\fi_ldz_r0[5:0] [5] $flatten\a7_add.\u4.\u6.$20\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a7_add.\u4.\u6.$20\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a8_add.\u4.\u6.$procmux$4665:
      Old ports: A=$flatten\a8_add.\u4.\u6.$21\fi_ldz_r0[5:0], B=6'010100, Y=$flatten\a8_add.\u4.\u6.$20\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a8_add.\u4.\u6.$21\fi_ldz_r0[5:0] [5] $flatten\a8_add.\u4.\u6.$21\fi_ldz_r0[5:0] [3:0] }, B=5'00100, Y={ $flatten\a8_add.\u4.\u6.$20\fi_ldz_r0[5:0] [5] $flatten\a8_add.\u4.\u6.$20\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a8_add.\u4.\u6.$20\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a4_add.\u4.\u6.$procmux$4665:
      Old ports: A=$flatten\a4_add.\u4.\u6.$21\fi_ldz_r0[5:0], B=6'010100, Y=$flatten\a4_add.\u4.\u6.$20\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a4_add.\u4.\u6.$21\fi_ldz_r0[5:0] [5] $flatten\a4_add.\u4.\u6.$21\fi_ldz_r0[5:0] [3:0] }, B=5'00100, Y={ $flatten\a4_add.\u4.\u6.$20\fi_ldz_r0[5:0] [5] $flatten\a4_add.\u4.\u6.$20\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a4_add.\u4.\u6.$20\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a1_add.\u4.\u6.$procmux$4665:
      Old ports: A=$flatten\a1_add.\u4.\u6.$21\fi_ldz_r0[5:0], B=6'010100, Y=$flatten\a1_add.\u4.\u6.$20\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a1_add.\u4.\u6.$21\fi_ldz_r0[5:0] [5] $flatten\a1_add.\u4.\u6.$21\fi_ldz_r0[5:0] [3:0] }, B=5'00100, Y={ $flatten\a1_add.\u4.\u6.$20\fi_ldz_r0[5:0] [5] $flatten\a1_add.\u4.\u6.$20\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a1_add.\u4.\u6.$20\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a0_add.\u4.\u6.$procmux$4665:
      Old ports: A=$flatten\a0_add.\u4.\u6.$21\fi_ldz_r0[5:0], B=6'010100, Y=$flatten\a0_add.\u4.\u6.$20\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a0_add.\u4.\u6.$21\fi_ldz_r0[5:0] [5] $flatten\a0_add.\u4.\u6.$21\fi_ldz_r0[5:0] [3:0] }, B=5'00100, Y={ $flatten\a0_add.\u4.\u6.$20\fi_ldz_r0[5:0] [5] $flatten\a0_add.\u4.\u6.$20\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a0_add.\u4.\u6.$20\fi_ldz_r0[5:0] [4] = 1'1
  Optimizing cells in module \bgm.
    Consolidated identical input bits for $mux cell $flatten\a5_add.\u4.\u6.$procmux$4725:
      Old ports: A=$flatten\a5_add.\u4.\u6.$20\fi_ldz_r0[5:0], B=6'010011, Y=$flatten\a5_add.\u4.\u6.$19\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a5_add.\u4.\u6.$20\fi_ldz_r0[5:0] [5] $flatten\a5_add.\u4.\u6.$20\fi_ldz_r0[5:0] [3:0] }, B=5'00011, Y={ $flatten\a5_add.\u4.\u6.$19\fi_ldz_r0[5:0] [5] $flatten\a5_add.\u4.\u6.$19\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a5_add.\u4.\u6.$19\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a2_add.\u4.\u6.$procmux$4725:
      Old ports: A=$flatten\a2_add.\u4.\u6.$20\fi_ldz_r0[5:0], B=6'010011, Y=$flatten\a2_add.\u4.\u6.$19\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a2_add.\u4.\u6.$20\fi_ldz_r0[5:0] [5] $flatten\a2_add.\u4.\u6.$20\fi_ldz_r0[5:0] [3:0] }, B=5'00011, Y={ $flatten\a2_add.\u4.\u6.$19\fi_ldz_r0[5:0] [5] $flatten\a2_add.\u4.\u6.$19\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a2_add.\u4.\u6.$19\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a6_add.\u4.\u6.$procmux$4725:
      Old ports: A=$flatten\a6_add.\u4.\u6.$20\fi_ldz_r0[5:0], B=6'010011, Y=$flatten\a6_add.\u4.\u6.$19\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a6_add.\u4.\u6.$20\fi_ldz_r0[5:0] [5] $flatten\a6_add.\u4.\u6.$20\fi_ldz_r0[5:0] [3:0] }, B=5'00011, Y={ $flatten\a6_add.\u4.\u6.$19\fi_ldz_r0[5:0] [5] $flatten\a6_add.\u4.\u6.$19\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a6_add.\u4.\u6.$19\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a3_add.\u4.\u6.$procmux$4725:
      Old ports: A=$flatten\a3_add.\u4.\u6.$20\fi_ldz_r0[5:0], B=6'010011, Y=$flatten\a3_add.\u4.\u6.$19\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a3_add.\u4.\u6.$20\fi_ldz_r0[5:0] [5] $flatten\a3_add.\u4.\u6.$20\fi_ldz_r0[5:0] [3:0] }, B=5'00011, Y={ $flatten\a3_add.\u4.\u6.$19\fi_ldz_r0[5:0] [5] $flatten\a3_add.\u4.\u6.$19\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a3_add.\u4.\u6.$19\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a7_add.\u4.\u6.$procmux$4725:
      Old ports: A=$flatten\a7_add.\u4.\u6.$20\fi_ldz_r0[5:0], B=6'010011, Y=$flatten\a7_add.\u4.\u6.$19\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a7_add.\u4.\u6.$20\fi_ldz_r0[5:0] [5] $flatten\a7_add.\u4.\u6.$20\fi_ldz_r0[5:0] [3:0] }, B=5'00011, Y={ $flatten\a7_add.\u4.\u6.$19\fi_ldz_r0[5:0] [5] $flatten\a7_add.\u4.\u6.$19\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a7_add.\u4.\u6.$19\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a8_add.\u4.\u6.$procmux$4725:
      Old ports: A=$flatten\a8_add.\u4.\u6.$20\fi_ldz_r0[5:0], B=6'010011, Y=$flatten\a8_add.\u4.\u6.$19\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a8_add.\u4.\u6.$20\fi_ldz_r0[5:0] [5] $flatten\a8_add.\u4.\u6.$20\fi_ldz_r0[5:0] [3:0] }, B=5'00011, Y={ $flatten\a8_add.\u4.\u6.$19\fi_ldz_r0[5:0] [5] $flatten\a8_add.\u4.\u6.$19\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a8_add.\u4.\u6.$19\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a4_add.\u4.\u6.$procmux$4725:
      Old ports: A=$flatten\a4_add.\u4.\u6.$20\fi_ldz_r0[5:0], B=6'010011, Y=$flatten\a4_add.\u4.\u6.$19\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a4_add.\u4.\u6.$20\fi_ldz_r0[5:0] [5] $flatten\a4_add.\u4.\u6.$20\fi_ldz_r0[5:0] [3:0] }, B=5'00011, Y={ $flatten\a4_add.\u4.\u6.$19\fi_ldz_r0[5:0] [5] $flatten\a4_add.\u4.\u6.$19\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a4_add.\u4.\u6.$19\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a1_add.\u4.\u6.$procmux$4725:
      Old ports: A=$flatten\a1_add.\u4.\u6.$20\fi_ldz_r0[5:0], B=6'010011, Y=$flatten\a1_add.\u4.\u6.$19\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a1_add.\u4.\u6.$20\fi_ldz_r0[5:0] [5] $flatten\a1_add.\u4.\u6.$20\fi_ldz_r0[5:0] [3:0] }, B=5'00011, Y={ $flatten\a1_add.\u4.\u6.$19\fi_ldz_r0[5:0] [5] $flatten\a1_add.\u4.\u6.$19\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a1_add.\u4.\u6.$19\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a0_add.\u4.\u6.$procmux$4725:
      Old ports: A=$flatten\a0_add.\u4.\u6.$20\fi_ldz_r0[5:0], B=6'010011, Y=$flatten\a0_add.\u4.\u6.$19\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a0_add.\u4.\u6.$20\fi_ldz_r0[5:0] [5] $flatten\a0_add.\u4.\u6.$20\fi_ldz_r0[5:0] [3:0] }, B=5'00011, Y={ $flatten\a0_add.\u4.\u6.$19\fi_ldz_r0[5:0] [5] $flatten\a0_add.\u4.\u6.$19\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a0_add.\u4.\u6.$19\fi_ldz_r0[5:0] [4] = 1'1
  Optimizing cells in module \bgm.
    Consolidated identical input bits for $mux cell $flatten\a2_add.\u4.\u6.$procmux$4782:
      Old ports: A=$flatten\a2_add.\u4.\u6.$19\fi_ldz_r0[5:0], B=6'010010, Y=$flatten\a2_add.\u4.\u6.$18\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a2_add.\u4.\u6.$19\fi_ldz_r0[5:0] [5] $flatten\a2_add.\u4.\u6.$19\fi_ldz_r0[5:0] [3:0] }, B=5'00010, Y={ $flatten\a2_add.\u4.\u6.$18\fi_ldz_r0[5:0] [5] $flatten\a2_add.\u4.\u6.$18\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a2_add.\u4.\u6.$18\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a5_add.\u4.\u6.$procmux$4782:
      Old ports: A=$flatten\a5_add.\u4.\u6.$19\fi_ldz_r0[5:0], B=6'010010, Y=$flatten\a5_add.\u4.\u6.$18\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a5_add.\u4.\u6.$19\fi_ldz_r0[5:0] [5] $flatten\a5_add.\u4.\u6.$19\fi_ldz_r0[5:0] [3:0] }, B=5'00010, Y={ $flatten\a5_add.\u4.\u6.$18\fi_ldz_r0[5:0] [5] $flatten\a5_add.\u4.\u6.$18\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a5_add.\u4.\u6.$18\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a6_add.\u4.\u6.$procmux$4782:
      Old ports: A=$flatten\a6_add.\u4.\u6.$19\fi_ldz_r0[5:0], B=6'010010, Y=$flatten\a6_add.\u4.\u6.$18\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a6_add.\u4.\u6.$19\fi_ldz_r0[5:0] [5] $flatten\a6_add.\u4.\u6.$19\fi_ldz_r0[5:0] [3:0] }, B=5'00010, Y={ $flatten\a6_add.\u4.\u6.$18\fi_ldz_r0[5:0] [5] $flatten\a6_add.\u4.\u6.$18\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a6_add.\u4.\u6.$18\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a3_add.\u4.\u6.$procmux$4782:
      Old ports: A=$flatten\a3_add.\u4.\u6.$19\fi_ldz_r0[5:0], B=6'010010, Y=$flatten\a3_add.\u4.\u6.$18\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a3_add.\u4.\u6.$19\fi_ldz_r0[5:0] [5] $flatten\a3_add.\u4.\u6.$19\fi_ldz_r0[5:0] [3:0] }, B=5'00010, Y={ $flatten\a3_add.\u4.\u6.$18\fi_ldz_r0[5:0] [5] $flatten\a3_add.\u4.\u6.$18\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a3_add.\u4.\u6.$18\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a7_add.\u4.\u6.$procmux$4782:
      Old ports: A=$flatten\a7_add.\u4.\u6.$19\fi_ldz_r0[5:0], B=6'010010, Y=$flatten\a7_add.\u4.\u6.$18\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a7_add.\u4.\u6.$19\fi_ldz_r0[5:0] [5] $flatten\a7_add.\u4.\u6.$19\fi_ldz_r0[5:0] [3:0] }, B=5'00010, Y={ $flatten\a7_add.\u4.\u6.$18\fi_ldz_r0[5:0] [5] $flatten\a7_add.\u4.\u6.$18\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a7_add.\u4.\u6.$18\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a8_add.\u4.\u6.$procmux$4782:
      Old ports: A=$flatten\a8_add.\u4.\u6.$19\fi_ldz_r0[5:0], B=6'010010, Y=$flatten\a8_add.\u4.\u6.$18\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a8_add.\u4.\u6.$19\fi_ldz_r0[5:0] [5] $flatten\a8_add.\u4.\u6.$19\fi_ldz_r0[5:0] [3:0] }, B=5'00010, Y={ $flatten\a8_add.\u4.\u6.$18\fi_ldz_r0[5:0] [5] $flatten\a8_add.\u4.\u6.$18\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a8_add.\u4.\u6.$18\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a4_add.\u4.\u6.$procmux$4782:
      Old ports: A=$flatten\a4_add.\u4.\u6.$19\fi_ldz_r0[5:0], B=6'010010, Y=$flatten\a4_add.\u4.\u6.$18\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a4_add.\u4.\u6.$19\fi_ldz_r0[5:0] [5] $flatten\a4_add.\u4.\u6.$19\fi_ldz_r0[5:0] [3:0] }, B=5'00010, Y={ $flatten\a4_add.\u4.\u6.$18\fi_ldz_r0[5:0] [5] $flatten\a4_add.\u4.\u6.$18\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a4_add.\u4.\u6.$18\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a1_add.\u4.\u6.$procmux$4782:
      Old ports: A=$flatten\a1_add.\u4.\u6.$19\fi_ldz_r0[5:0], B=6'010010, Y=$flatten\a1_add.\u4.\u6.$18\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a1_add.\u4.\u6.$19\fi_ldz_r0[5:0] [5] $flatten\a1_add.\u4.\u6.$19\fi_ldz_r0[5:0] [3:0] }, B=5'00010, Y={ $flatten\a1_add.\u4.\u6.$18\fi_ldz_r0[5:0] [5] $flatten\a1_add.\u4.\u6.$18\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a1_add.\u4.\u6.$18\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a0_add.\u4.\u6.$procmux$4782:
      Old ports: A=$flatten\a0_add.\u4.\u6.$19\fi_ldz_r0[5:0], B=6'010010, Y=$flatten\a0_add.\u4.\u6.$18\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a0_add.\u4.\u6.$19\fi_ldz_r0[5:0] [5] $flatten\a0_add.\u4.\u6.$19\fi_ldz_r0[5:0] [3:0] }, B=5'00010, Y={ $flatten\a0_add.\u4.\u6.$18\fi_ldz_r0[5:0] [5] $flatten\a0_add.\u4.\u6.$18\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a0_add.\u4.\u6.$18\fi_ldz_r0[5:0] [4] = 1'1
  Optimizing cells in module \bgm.
    Consolidated identical input bits for $mux cell $flatten\a5_add.\u4.\u6.$procmux$4836:
      Old ports: A=$flatten\a5_add.\u4.\u6.$18\fi_ldz_r0[5:0], B=6'010001, Y=$flatten\a5_add.\u4.\u6.$17\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a5_add.\u4.\u6.$18\fi_ldz_r0[5:0] [5] $flatten\a5_add.\u4.\u6.$18\fi_ldz_r0[5:0] [3:0] }, B=5'00001, Y={ $flatten\a5_add.\u4.\u6.$17\fi_ldz_r0[5:0] [5] $flatten\a5_add.\u4.\u6.$17\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a5_add.\u4.\u6.$17\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a2_add.\u4.\u6.$procmux$4836:
      Old ports: A=$flatten\a2_add.\u4.\u6.$18\fi_ldz_r0[5:0], B=6'010001, Y=$flatten\a2_add.\u4.\u6.$17\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a2_add.\u4.\u6.$18\fi_ldz_r0[5:0] [5] $flatten\a2_add.\u4.\u6.$18\fi_ldz_r0[5:0] [3:0] }, B=5'00001, Y={ $flatten\a2_add.\u4.\u6.$17\fi_ldz_r0[5:0] [5] $flatten\a2_add.\u4.\u6.$17\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a2_add.\u4.\u6.$17\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a6_add.\u4.\u6.$procmux$4836:
      Old ports: A=$flatten\a6_add.\u4.\u6.$18\fi_ldz_r0[5:0], B=6'010001, Y=$flatten\a6_add.\u4.\u6.$17\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a6_add.\u4.\u6.$18\fi_ldz_r0[5:0] [5] $flatten\a6_add.\u4.\u6.$18\fi_ldz_r0[5:0] [3:0] }, B=5'00001, Y={ $flatten\a6_add.\u4.\u6.$17\fi_ldz_r0[5:0] [5] $flatten\a6_add.\u4.\u6.$17\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a6_add.\u4.\u6.$17\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a3_add.\u4.\u6.$procmux$4836:
      Old ports: A=$flatten\a3_add.\u4.\u6.$18\fi_ldz_r0[5:0], B=6'010001, Y=$flatten\a3_add.\u4.\u6.$17\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a3_add.\u4.\u6.$18\fi_ldz_r0[5:0] [5] $flatten\a3_add.\u4.\u6.$18\fi_ldz_r0[5:0] [3:0] }, B=5'00001, Y={ $flatten\a3_add.\u4.\u6.$17\fi_ldz_r0[5:0] [5] $flatten\a3_add.\u4.\u6.$17\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a3_add.\u4.\u6.$17\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a7_add.\u4.\u6.$procmux$4836:
      Old ports: A=$flatten\a7_add.\u4.\u6.$18\fi_ldz_r0[5:0], B=6'010001, Y=$flatten\a7_add.\u4.\u6.$17\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a7_add.\u4.\u6.$18\fi_ldz_r0[5:0] [5] $flatten\a7_add.\u4.\u6.$18\fi_ldz_r0[5:0] [3:0] }, B=5'00001, Y={ $flatten\a7_add.\u4.\u6.$17\fi_ldz_r0[5:0] [5] $flatten\a7_add.\u4.\u6.$17\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a7_add.\u4.\u6.$17\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a8_add.\u4.\u6.$procmux$4836:
      Old ports: A=$flatten\a8_add.\u4.\u6.$18\fi_ldz_r0[5:0], B=6'010001, Y=$flatten\a8_add.\u4.\u6.$17\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a8_add.\u4.\u6.$18\fi_ldz_r0[5:0] [5] $flatten\a8_add.\u4.\u6.$18\fi_ldz_r0[5:0] [3:0] }, B=5'00001, Y={ $flatten\a8_add.\u4.\u6.$17\fi_ldz_r0[5:0] [5] $flatten\a8_add.\u4.\u6.$17\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a8_add.\u4.\u6.$17\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a4_add.\u4.\u6.$procmux$4836:
      Old ports: A=$flatten\a4_add.\u4.\u6.$18\fi_ldz_r0[5:0], B=6'010001, Y=$flatten\a4_add.\u4.\u6.$17\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a4_add.\u4.\u6.$18\fi_ldz_r0[5:0] [5] $flatten\a4_add.\u4.\u6.$18\fi_ldz_r0[5:0] [3:0] }, B=5'00001, Y={ $flatten\a4_add.\u4.\u6.$17\fi_ldz_r0[5:0] [5] $flatten\a4_add.\u4.\u6.$17\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a4_add.\u4.\u6.$17\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a1_add.\u4.\u6.$procmux$4836:
      Old ports: A=$flatten\a1_add.\u4.\u6.$18\fi_ldz_r0[5:0], B=6'010001, Y=$flatten\a1_add.\u4.\u6.$17\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a1_add.\u4.\u6.$18\fi_ldz_r0[5:0] [5] $flatten\a1_add.\u4.\u6.$18\fi_ldz_r0[5:0] [3:0] }, B=5'00001, Y={ $flatten\a1_add.\u4.\u6.$17\fi_ldz_r0[5:0] [5] $flatten\a1_add.\u4.\u6.$17\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a1_add.\u4.\u6.$17\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a0_add.\u4.\u6.$procmux$4836:
      Old ports: A=$flatten\a0_add.\u4.\u6.$18\fi_ldz_r0[5:0], B=6'010001, Y=$flatten\a0_add.\u4.\u6.$17\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a0_add.\u4.\u6.$18\fi_ldz_r0[5:0] [5] $flatten\a0_add.\u4.\u6.$18\fi_ldz_r0[5:0] [3:0] }, B=5'00001, Y={ $flatten\a0_add.\u4.\u6.$17\fi_ldz_r0[5:0] [5] $flatten\a0_add.\u4.\u6.$17\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a0_add.\u4.\u6.$17\fi_ldz_r0[5:0] [4] = 1'1
  Optimizing cells in module \bgm.
    Consolidated identical input bits for $mux cell $flatten\a5_add.\u4.\u6.$procmux$4887:
      Old ports: A=$flatten\a5_add.\u4.\u6.$17\fi_ldz_r0[5:0], B=6'010000, Y=$flatten\a5_add.\u4.\u6.$16\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a5_add.\u4.\u6.$17\fi_ldz_r0[5:0] [5] $flatten\a5_add.\u4.\u6.$17\fi_ldz_r0[5:0] [3:0] }, B=5'00000, Y={ $flatten\a5_add.\u4.\u6.$16\fi_ldz_r0[5:0] [5] $flatten\a5_add.\u4.\u6.$16\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a5_add.\u4.\u6.$16\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a6_add.\u4.\u6.$procmux$4887:
      Old ports: A=$flatten\a6_add.\u4.\u6.$17\fi_ldz_r0[5:0], B=6'010000, Y=$flatten\a6_add.\u4.\u6.$16\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a6_add.\u4.\u6.$17\fi_ldz_r0[5:0] [5] $flatten\a6_add.\u4.\u6.$17\fi_ldz_r0[5:0] [3:0] }, B=5'00000, Y={ $flatten\a6_add.\u4.\u6.$16\fi_ldz_r0[5:0] [5] $flatten\a6_add.\u4.\u6.$16\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a6_add.\u4.\u6.$16\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a3_add.\u4.\u6.$procmux$4887:
      Old ports: A=$flatten\a3_add.\u4.\u6.$17\fi_ldz_r0[5:0], B=6'010000, Y=$flatten\a3_add.\u4.\u6.$16\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a3_add.\u4.\u6.$17\fi_ldz_r0[5:0] [5] $flatten\a3_add.\u4.\u6.$17\fi_ldz_r0[5:0] [3:0] }, B=5'00000, Y={ $flatten\a3_add.\u4.\u6.$16\fi_ldz_r0[5:0] [5] $flatten\a3_add.\u4.\u6.$16\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a3_add.\u4.\u6.$16\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a7_add.\u4.\u6.$procmux$4887:
      Old ports: A=$flatten\a7_add.\u4.\u6.$17\fi_ldz_r0[5:0], B=6'010000, Y=$flatten\a7_add.\u4.\u6.$16\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a7_add.\u4.\u6.$17\fi_ldz_r0[5:0] [5] $flatten\a7_add.\u4.\u6.$17\fi_ldz_r0[5:0] [3:0] }, B=5'00000, Y={ $flatten\a7_add.\u4.\u6.$16\fi_ldz_r0[5:0] [5] $flatten\a7_add.\u4.\u6.$16\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a7_add.\u4.\u6.$16\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a2_add.\u4.\u6.$procmux$4887:
      Old ports: A=$flatten\a2_add.\u4.\u6.$17\fi_ldz_r0[5:0], B=6'010000, Y=$flatten\a2_add.\u4.\u6.$16\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a2_add.\u4.\u6.$17\fi_ldz_r0[5:0] [5] $flatten\a2_add.\u4.\u6.$17\fi_ldz_r0[5:0] [3:0] }, B=5'00000, Y={ $flatten\a2_add.\u4.\u6.$16\fi_ldz_r0[5:0] [5] $flatten\a2_add.\u4.\u6.$16\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a2_add.\u4.\u6.$16\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a8_add.\u4.\u6.$procmux$4887:
      Old ports: A=$flatten\a8_add.\u4.\u6.$17\fi_ldz_r0[5:0], B=6'010000, Y=$flatten\a8_add.\u4.\u6.$16\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a8_add.\u4.\u6.$17\fi_ldz_r0[5:0] [5] $flatten\a8_add.\u4.\u6.$17\fi_ldz_r0[5:0] [3:0] }, B=5'00000, Y={ $flatten\a8_add.\u4.\u6.$16\fi_ldz_r0[5:0] [5] $flatten\a8_add.\u4.\u6.$16\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a8_add.\u4.\u6.$16\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a4_add.\u4.\u6.$procmux$4887:
      Old ports: A=$flatten\a4_add.\u4.\u6.$17\fi_ldz_r0[5:0], B=6'010000, Y=$flatten\a4_add.\u4.\u6.$16\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a4_add.\u4.\u6.$17\fi_ldz_r0[5:0] [5] $flatten\a4_add.\u4.\u6.$17\fi_ldz_r0[5:0] [3:0] }, B=5'00000, Y={ $flatten\a4_add.\u4.\u6.$16\fi_ldz_r0[5:0] [5] $flatten\a4_add.\u4.\u6.$16\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a4_add.\u4.\u6.$16\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a1_add.\u4.\u6.$procmux$4887:
      Old ports: A=$flatten\a1_add.\u4.\u6.$17\fi_ldz_r0[5:0], B=6'010000, Y=$flatten\a1_add.\u4.\u6.$16\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a1_add.\u4.\u6.$17\fi_ldz_r0[5:0] [5] $flatten\a1_add.\u4.\u6.$17\fi_ldz_r0[5:0] [3:0] }, B=5'00000, Y={ $flatten\a1_add.\u4.\u6.$16\fi_ldz_r0[5:0] [5] $flatten\a1_add.\u4.\u6.$16\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a1_add.\u4.\u6.$16\fi_ldz_r0[5:0] [4] = 1'1
    Consolidated identical input bits for $mux cell $flatten\a0_add.\u4.\u6.$procmux$4887:
      Old ports: A=$flatten\a0_add.\u4.\u6.$17\fi_ldz_r0[5:0], B=6'010000, Y=$flatten\a0_add.\u4.\u6.$16\fi_ldz_r0[5:0]
      New ports: A={ $flatten\a0_add.\u4.\u6.$17\fi_ldz_r0[5:0] [5] $flatten\a0_add.\u4.\u6.$17\fi_ldz_r0[5:0] [3:0] }, B=5'00000, Y={ $flatten\a0_add.\u4.\u6.$16\fi_ldz_r0[5:0] [5] $flatten\a0_add.\u4.\u6.$16\fi_ldz_r0[5:0] [3:0] }
      New connections: $flatten\a0_add.\u4.\u6.$16\fi_ldz_r0[5:0] [4] = 1'1
  Optimizing cells in module \bgm.
Performed a total of 182 changes.

19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bgm'.
Removed a total of 0 cells.

19.6. Executing OPT_SHARE pass.

19.7. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $flatten\a4_add.\u1.$procdff$5405 ($dff) from module bgm.

19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bgm..
Removed 7195 unused cells and 11511 unused wires.
<suppressed ~9053 debug messages>

19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module bgm.
<suppressed ~1191 debug messages>

19.10. Rerunning OPT passes. (Maybe there is more to do..)

19.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bgm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~348 debug messages>

19.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bgm.
Performed a total of 0 changes.

19.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bgm'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

19.14. Executing OPT_SHARE pass.

19.15. Executing OPT_DFF pass (perform DFF optimizations).

19.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bgm..
Removed 9 unused cells and 55 unused wires.
<suppressed ~10 debug messages>

19.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module bgm.

19.18. Rerunning OPT passes. (Maybe there is more to do..)

19.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bgm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~348 debug messages>

19.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bgm.
Performed a total of 0 changes.

19.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bgm'.
Removed a total of 0 cells.

19.22. Executing OPT_SHARE pass.

19.23. Executing OPT_DFF pass (perform DFF optimizations).

19.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bgm..

19.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module bgm.

19.26. Finished OPT passes. (There is nothing left to do.)

20. Executing TECHMAP pass (map to technology primitives).

20.1. Executing Verilog-2005 frontend: /home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/adff2dff.v
Parsing Verilog input from `/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/adff2dff.v' to AST representation.
Generating RTLIL representation for module `\adff2dff'.
Successfully finished Verilog frontend.

20.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

21. Executing TECHMAP pass (map to technology primitives).

21.1. Executing Verilog-2005 frontend: /home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/adffe2dff.v
Parsing Verilog input from `/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/adffe2dff.v' to AST representation.
Generating RTLIL representation for module `\adffe2dff'.
Successfully finished Verilog frontend.

21.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

22. Executing TECHMAP pass (map to technology primitives).

22.1. Executing Verilog-2005 frontend: /home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/aldff2dff.v
Parsing Verilog input from `/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/aldff2dff.v' to AST representation.
Generating RTLIL representation for module `\aldff2dff'.
Successfully finished Verilog frontend.

22.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

23. Executing TECHMAP pass (map to technology primitives).

23.1. Executing Verilog-2005 frontend: /home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/aldffe2dff.v
Parsing Verilog input from `/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/aldffe2dff.v' to AST representation.
Generating RTLIL representation for module `\aldffe2dff'.
Successfully finished Verilog frontend.

23.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

24. Executing OPT pass (performing simple optimizations).

24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bgm.

24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bgm'.
Removed a total of 0 cells.

24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bgm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~348 debug messages>

24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bgm.
Performed a total of 0 changes.

24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bgm'.
Removed a total of 0 cells.

24.6. Executing OPT_SHARE pass.

24.7. Executing OPT_DFF pass (perform DFF optimizations).

24.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bgm..

24.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module bgm.

24.10. Finished OPT passes. (There is nothing left to do.)

25. Starting parmys pass.
Reading Configuration file
Architecture: EArch.xml
Reading FPGA Architecture file
Using Lut input width of: 4
--------------------------------------------------------------------
Creating Odin-II Netlist from Design
--------------------------------------------------------------------
High-level Synthesis Begin

Elaboration Time: 6.7ms
--------------------------------------------------------------------
Successful Elaboration of the design by Odin-II
Performing Optimization on the Netlist

Optimization Time: 3.8ms
--------------------------------------------------------------------
Successful Optimization of netlist by Odin-II
Performing Partial Technology Mapping to the target device

Techmap Time: 26.4ms
--------------------------------------------------------------------
Successful Partial Technology Mapping by Odin-II

Total Synthesis Time: 37.0ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================
24 X 24 => 11


Total # of multipliers = 11

Hard adder Distribution
============================


Total # of chains = 0

Hard adder chain Details
============================


The Number of Hard Block adders in the Longest Chain: 0


The Total Number of Hard Block adders: 0


Geometric mean adder/subtractor chain length: 8.83

Hard MINUS Distribution
============================


Total # of chains = 91

Hard sub chain Details
============================


The Number of Hard Block subs in the Longest Chain: 10


The Total Number of Hard Block subs: 810

	==== Stats ====
Number of <INPUT_NODE> node:              257
Number of <OUTPUT_NODE> node:             32
Number of <ADD> node:                     2259
Number of <LOGICAL_NOT> node:             679
Number of <MULTIPLY> node:                11
Number of <GENERIC> node:                 6845
Total estimated number of lut:            51808
Total number of node:                     9115
Longest path:                             1146
Average path:                             8


--------------------------------------------------------------------
Updating the Design
--------------------------------------------------------------------
parmys pass finished.

26. Executing OPT pass (performing simple optimizations).

26.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bgm.
<suppressed ~300 debug messages>

26.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bgm'.
<suppressed ~81 debug messages>
Removed a total of 27 cells.

26.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bgm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~348 debug messages>

26.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bgm.
Performed a total of 0 changes.

26.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bgm'.
Removed a total of 0 cells.

26.6. Executing OPT_SHARE pass.

26.7. Executing OPT_DFF pass (perform DFF optimizations).

26.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bgm..
Removed 0 unused cells and 35 unused wires.
<suppressed ~1 debug messages>

26.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module bgm.

26.10. Rerunning OPT passes. (Maybe there is more to do..)

26.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bgm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~348 debug messages>

26.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bgm.
Performed a total of 0 changes.

26.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bgm'.
Removed a total of 0 cells.

26.14. Executing OPT_SHARE pass.

26.15. Executing OPT_DFF pass (perform DFF optimizations).

26.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bgm..

26.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module bgm.

26.18. Finished OPT passes. (There is nothing left to do.)

27. Executing TECHMAP pass (map to technology primitives).

27.1. Executing Verilog-2005 frontend: /home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

27.2. Continuing TECHMAP pass.
Using template $paramod$42e73f2c2cb67b8db04f4b7e7250f1ef0e758309\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $logic_not.
Running "alumacc" on wrapper $extern:wrap:$gt:A_SIGNED=0:A_WIDTH=9:B_SIGNED=0:B_WIDTH=9:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$gt:A_SIGNED=0:A_WIDTH=9:B_SIGNED=0:B_WIDTH=9:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$gt:A_SIGNED=0:A_WIDTH=9:B_SIGNED=0:B_WIDTH=9:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$4a577337af200a79bcb22888a0805cd52abaa4d8\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Running "alumacc" on wrapper $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=9:Y_WIDTH=9:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=9:Y_WIDTH=9:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=9:Y_WIDTH=9:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $sdff.
Running "alumacc" on wrapper $extern:wrap:$gt:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=5:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$gt:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=5:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$gt:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=5:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=23:B_SIGNED=0:B_WIDTH=23:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=23:B_SIGNED=0:B_WIDTH=23:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=23:B_SIGNED=0:B_WIDTH=23:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Running "alumacc" on wrapper $extern:wrap:$gt:A_SIGNED=0:A_WIDTH=27:B_SIGNED=0:B_WIDTH=27:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$gt:A_SIGNED=0:A_WIDTH=27:B_SIGNED=0:B_WIDTH=27:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$gt:A_SIGNED=0:A_WIDTH=27:B_SIGNED=0:B_WIDTH=27:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$6ddb398abb4f1aaea9f0f3b907eec3cdf3f7fb16\_90_pmux for cells of type $pmux.
Running "alumacc" on wrapper $extern:wrap:$gt:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=8:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$gt:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=8:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$gt:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=8:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=28:Y_WIDTH=28:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=28:Y_WIDTH=28:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=28:Y_WIDTH=28:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$19ee20395db5a1fb82328311c89b4957b267046d\_90_pmux for cells of type $pmux.
Using template $paramod$d2fa05d38998afabc6d4f34471305d0af4b8b2df\_90_alu for cells of type $alu.
Using template $paramod$8045f2881226ae434b154710c783ad25023f386c\_90_alu for cells of type $alu.
Using template $paramod$cc48387a3f2cae79a81035f3d5a9b4758cb77854\_90_alu for cells of type $alu.
Using template $paramod$448756c9a9dfaa49080ce4b90c6cc182883e181f\_90_alu for cells of type $alu.
Using template $paramod$f02bbbf710bba6238f4bdfa41b3051acfe2064a8\_90_alu for cells of type $alu.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using template $paramod$b428551475981eb3841439c41ff02dfe9ed0c0f2\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011100 for cells of type $lcu.
No more expansions possible.
<suppressed ~15666 debug messages>

28. Executing OPT pass (performing simple optimizations).

28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bgm.
<suppressed ~101298 debug messages>

28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bgm'.
<suppressed ~66771 debug messages>
Removed a total of 22257 cells.

28.3. Executing OPT_DFF pass (perform DFF optimizations).

28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bgm..
Removed 2788 unused cells and 32921 unused wires.
<suppressed ~2789 debug messages>

28.5. Finished fast OPT passes.

29. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

30. Executing OPT pass (performing simple optimizations).

30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bgm.

30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bgm'.
Removed a total of 0 cells.

30.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bgm..

30.4. Finished fast OPT passes.

31. Printing statistics.

31. Printing statistics.

=== bgm ===

   Number of wires:              36800
   Number of wire bits:         177731
   Number of public wires:         969
   Number of public wire bits:     969
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:             104329
     $_AND_                      34525
     $_DFF_P_                     5132
     $_MUX_                      12179
     $_NOT_                       4501
     $_OR_                       44631
     $_XOR_                       1091
     adder                        2259
     multiply                       11


=== bgm ===

   Number of wires:              36800
   Number of wire bits:         177731
   Number of public wires:         969
   Number of public wire bits:     969
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:             104329
     $_AND_                      34525
     $_DFF_P_                     5132
     $_MUX_                      12179
     $_NOT_                       4501
     $_OR_                       44631
     $_XOR_                       1091
     adder                        2259
     multiply                       11

32. Executing HIERARCHY pass (managing design hierarchy).

32.1. Finding top of design hierarchy..
root of   1 design levels: bgm                 
Automatically selected bgm as design top module.

32.2. Analyzing design hierarchy..
Top module:  \bgm

32.3. Analyzing design hierarchy..
Top module:  \bgm
Removed 0 unused modules.

33. Executing BLIF backend.

Warnings: 17 unique messages, 69 total
End of script. Logfile hash: d9d923ff08, CPU: user 24.43s system 2.12s, MEM: 588.11 MB peak
Yosys 0.26 (git sha1 7a967625680, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 38% 38x opt_expr (10 sec), 16% 30x opt_clean (4 sec), ...
	Command being timed: "/home/ljw/VTR/vtr-verilog-to-routing/build/bin/yosys -c synthesis.tcl"
	User time (seconds): 24.58
	System time (seconds): 2.15
	Percent of CPU this job got: 99%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:26.89
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 602224
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 0
	Minor (reclaiming a frame) page faults: 173422
	Voluntary context switches: 1
	Involuntary context switches: 1921
	Swaps: 0
	File system inputs: 0
	File system outputs: 45120
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 0
