$date
	Sat Jan 20 20:14:36 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module blackbox_test $end
$var wire 1 ! cout $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module bl $end
$var wire 1 $ f $end
$var wire 1 " j $end
$var wire 1 ! l $end
$var wire 1 # v $end
$var wire 1 % w01 $end
$var wire 1 & w15 $end
$var wire 1 ' w16 $end
$var wire 1 ( w17 $end
$var wire 1 ) w24 $end
$var wire 1 * w45 $end
$var wire 1 + w48 $end
$var wire 1 , w51 $end
$var wire 1 - w57 $end
$var wire 1 . w67 $end
$var wire 1 / w80 $end
$var wire 1 0 w82 $end
$var wire 1 1 w85 $end
$var wire 1 2 w87 $end
$var wire 1 3 w88 $end
$var wire 1 4 w98 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
14
03
12
01
10
0/
0.
1-
0,
0+
0*
0)
0(
1'
1&
1%
0$
0#
0"
0!
$end
#10
0'
1"
#20
00
02
1(
11
04
0%
1'
1#
0"
#30
1!
13
0&
0*
1,
1)
12
1.
14
1%
1$
0#
#40
1&
0!
10
1-
0)
03
0(
0.
0,
04
0%
0'
1/
0$
1#
1"
#50
0&
0*
1!
1)
13
1.
1,
14
1%
0/
1$
0#
#60
0!
1&
03
0)
0,
00
0.
02
1(
04
0%
1'
1#
0"
#70
13
1!
10
1-
0&
0*
1,
0(
1)
12
0'
1+
1/
1"
#80
