0.6
2016.4
Dec 14 2016
22:58:16
D:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/dds_16chl.v,1736739371,verilog,,,,dds_16chl;dds_16chl_c_addsub_v12_0_i0;dds_16chl_c_addsub_v12_0_i0_c_addsub_v12_0_10;dds_16chl_c_addsub_v12_0_i0_c_addsub_v12_0_10_fabric_legacy;dds_16chl_c_addsub_v12_0_i0_c_addsub_v12_0_10_legacy;dds_16chl_c_addsub_v12_0_i0_c_addsub_v12_0_10_lut6_legacy;dds_16chl_c_addsub_v12_0_i0_c_addsub_v12_0_10_viv;dds_16chl_c_addsub_v12_0_i0_c_reg_fd_v12_0_3_viv;dds_16chl_c_addsub_v12_0_i1;dds_16chl_c_addsub_v12_0_i1_c_addsub_v12_0_10;dds_16chl_c_addsub_v12_0_i1_c_addsub_v12_0_10_fabric_legacy;dds_16chl_c_addsub_v12_0_i1_c_addsub_v12_0_10_legacy;dds_16chl_c_addsub_v12_0_i1_c_addsub_v12_0_10_lut6_legacy;dds_16chl_c_addsub_v12_0_i1_c_addsub_v12_0_10_viv;dds_16chl_c_addsub_v12_0_i1_c_reg_fd_v12_0_3_viv;dds_16chl_c_addsub_v12_0_i2;dds_16chl_c_addsub_v12_0_i2_c_addsub_v12_0_10;dds_16chl_c_addsub_v12_0_i2_c_addsub_v12_0_10_fabric_legacy;dds_16chl_c_addsub_v12_0_i2_c_addsub_v12_0_10_legacy;dds_16chl_c_addsub_v12_0_i2_c_addsub_v12_0_10_lut6_legacy;dds_16chl_c_addsub_v12_0_i2_c_addsub_v12_0_10_viv;dds_16chl_c_addsub_v12_0_i2_c_reg_fd_v12_0_3_viv;dds_16chl_dds_compiler_v6_0_i0;dds_16chl_dds_compiler_v6_0_i0_accum;dds_16chl_dds_compiler_v6_0_i0_dds_compiler_v6_0_13;dds_16chl_dds_compiler_v6_0_i0_dds_compiler_v6_0_13_core;dds_16chl_dds_compiler_v6_0_i0_dds_compiler_v6_0_13_rdy;dds_16chl_dds_compiler_v6_0_i0_dds_compiler_v6_0_13_viv;dds_16chl_dds_compiler_v6_0_i0_pipe_add;dds_16chl_dds_compiler_v6_0_i0_pipe_add_1;dds_16chl_dds_compiler_v6_0_i0_sin_cos;dds_16chl_dds_compiler_v6_0_i0_xbip_pipe_v3_0_3_viv;dds_16chl_dds_compiler_v6_0_i0_xbip_pipe_v3_0_3_viv_0;dds_16chl_dds_compiler_v6_0_i0_xbip_pipe_v3_0_3_viv__parameterized0;dds_16chl_dds_compiler_v6_0_i0_xbip_pipe_v3_0_3_viv__parameterized10;dds_16chl_dds_compiler_v6_0_i0_xbip_pipe_v3_0_3_viv__parameterized12;dds_16chl_dds_compiler_v6_0_i0_xbip_pipe_v3_0_3_viv__parameterized18;dds_16chl_dds_compiler_v6_0_i0_xbip_pipe_v3_0_3_viv__parameterized2;dds_16chl_dds_compiler_v6_0_i0_xbip_pipe_v3_0_3_viv__parameterized20;dds_16chl_dds_compiler_v6_0_i0_xbip_pipe_v3_0_3_viv__parameterized22;dds_16chl_dds_compiler_v6_0_i0_xbip_pipe_v3_0_3_viv__parameterized24;dds_16chl_dds_compiler_v6_0_i0_xbip_pipe_v3_0_3_viv__parameterized26;dds_16chl_dds_compiler_v6_0_i0_xbip_pipe_v3_0_3_viv__parameterized28;dds_16chl_dds_compiler_v6_0_i0_xbip_pipe_v3_0_3_viv__parameterized30;dds_16chl_dds_compiler_v6_0_i0_xbip_pipe_v3_0_3_viv__parameterized32;dds_16chl_dds_compiler_v6_0_i0_xbip_pipe_v3_0_3_viv__parameterized34;dds_16chl_dds_compiler_v6_0_i0_xbip_pipe_v3_0_3_viv__parameterized36;dds_16chl_dds_compiler_v6_0_i0_xbip_pipe_v3_0_3_viv__parameterized38;dds_16chl_dds_compiler_v6_0_i0_xbip_pipe_v3_0_3_viv__parameterized4;dds_16chl_phasic;dds_16chl_sg_parallel_dds2;dds_16chl_struct;dds_16chl_xladdsub;dds_16chl_xladdsub_108;dds_16chl_xladdsub_109;dds_16chl_xladdsub_110;dds_16chl_xladdsub_111;dds_16chl_xladdsub_112;dds_16chl_xladdsub__parameterized0;dds_16chl_xladdsub__parameterized1;dds_16chl_xladdsub__parameterized10;dds_16chl_xladdsub__parameterized11;dds_16chl_xladdsub__parameterized12;dds_16chl_xladdsub__parameterized13;dds_16chl_xladdsub__parameterized14;dds_16chl_xladdsub__parameterized15;dds_16chl_xladdsub__parameterized16;dds_16chl_xladdsub__parameterized17;dds_16chl_xladdsub__parameterized18;dds_16chl_xladdsub__parameterized19;dds_16chl_xladdsub__parameterized2;dds_16chl_xladdsub__parameterized20;dds_16chl_xladdsub__parameterized3;dds_16chl_xladdsub__parameterized4;dds_16chl_xladdsub__parameterized5;dds_16chl_xladdsub__parameterized6;dds_16chl_xladdsub__parameterized7;dds_16chl_xladdsub__parameterized8;dds_16chl_xladdsub__parameterized9;dds_16chl_xlconvert;dds_16chl_xlconvert__parameterized0;dds_16chl_xlconvert__parameterized1;dds_16chl_xlconvert__parameterized10;dds_16chl_xlconvert__parameterized11;dds_16chl_xlconvert__parameterized12;dds_16chl_xlconvert__parameterized13;dds_16chl_xlconvert__parameterized14;dds_16chl_xlconvert__parameterized15;dds_16chl_xlconvert__parameterized2;dds_16chl_xlconvert__parameterized3;dds_16chl_xlconvert__parameterized4;dds_16chl_xlconvert__parameterized5;dds_16chl_xlconvert__parameterized6;dds_16chl_xlconvert__parameterized7;dds_16chl_xlconvert__parameterized8;dds_16chl_xlconvert__parameterized9;dds_16chl_xlregister;dds_16chl_xlregister_15;dds_16chl_xlregister_16;dds_16chl_xlregister_17;dds_16chl_xlregister_18;dds_16chl_xlregister_19;dds_16chl_xlregister_20;dds_16chl_xlregister_21;dds_16chl_xlregister_22;dds_16chl_xlregister_23;dds_16chl_xlregister_24;dds_16chl_xlregister_25;dds_16chl_xlregister_26;dds_16chl_xlregister_27;dds_16chl_xlregister_28;dds_16chl_xlregister_29;dds_16chl_xlregister_30;dds_16chl_xlregister_31;dds_16chl_xlregister_32;dds_16chl_xlregister_33;dds_16chl_xlregister_34;dds_16chl_xlregister_35;dds_16chl_xlregister_36;dds_16chl_xlregister_37;dds_16chl_xlregister_38;dds_16chl_xlregister_39;dds_16chl_xlregister_40;dds_16chl_xlregister_41;dds_16chl_xlregister_42;dds_16chl_xlregister_43;dds_16chl_xlregister_44;dds_16chl_xlregister_45;dds_16chl_xlregister__parameterized0;dds_16chl_xlregister__parameterized1;dds_16chl_xlregister__parameterized10;dds_16chl_xlregister__parameterized11;dds_16chl_xlregister__parameterized12;dds_16chl_xlregister__parameterized13;dds_16chl_xlregister__parameterized14;dds_16chl_xlregister__parameterized15;dds_16chl_xlregister__parameterized2;dds_16chl_xlregister__parameterized3;dds_16chl_xlregister__parameterized4;dds_16chl_xlregister__parameterized5;dds_16chl_xlregister__parameterized6;dds_16chl_xlregister__parameterized7;dds_16chl_xlregister__parameterized8;dds_16chl_xlregister__parameterized9;single_reg_w_init__parameterized0;single_reg_w_init__parameterized0_101;single_reg_w_init__parameterized0_103;single_reg_w_init__parameterized0_105;single_reg_w_init__parameterized0_107;single_reg_w_init__parameterized0_47;single_reg_w_init__parameterized0_49;single_reg_w_init__parameterized0_51;single_reg_w_init__parameterized0_53;single_reg_w_init__parameterized0_55;single_reg_w_init__parameterized0_57;single_reg_w_init__parameterized0_59;single_reg_w_init__parameterized0_61;single_reg_w_init__parameterized0_63;single_reg_w_init__parameterized0_65;single_reg_w_init__parameterized0_67;single_reg_w_init__parameterized0_69;single_reg_w_init__parameterized0_71;single_reg_w_init__parameterized0_73;single_reg_w_init__parameterized0_75;single_reg_w_init__parameterized0_77;single_reg_w_init__parameterized0_79;single_reg_w_init__parameterized0_81;single_reg_w_init__parameterized0_83;single_reg_w_init__parameterized0_85;single_reg_w_init__parameterized0_87;single_reg_w_init__parameterized0_89;single_reg_w_init__parameterized0_91;single_reg_w_init__parameterized0_93;single_reg_w_init__parameterized0_95;single_reg_w_init__parameterized0_97;single_reg_w_init__parameterized0_99;single_reg_w_init__parameterized1;single_reg_w_init__parameterized10;single_reg_w_init__parameterized11;single_reg_w_init__parameterized12;single_reg_w_init__parameterized13;single_reg_w_init__parameterized14;single_reg_w_init__parameterized15;single_reg_w_init__parameterized16;single_reg_w_init__parameterized2;single_reg_w_init__parameterized3;single_reg_w_init__parameterized4;single_reg_w_init__parameterized5;single_reg_w_init__parameterized6;single_reg_w_init__parameterized7;single_reg_w_init__parameterized8;single_reg_w_init__parameterized9;srlc33e;srlc33e_114;srlc33e_116;srlc33e_118;srlc33e_120;srlc33e__parameterized0;srlc33e__parameterized1;srlc33e__parameterized10;srlc33e__parameterized11;srlc33e__parameterized2;srlc33e__parameterized3;srlc33e__parameterized4;srlc33e__parameterized5;srlc33e__parameterized6;srlc33e__parameterized7;srlc33e__parameterized8;srlc33e__parameterized9;synth_reg;synth_reg_113;synth_reg_115;synth_reg_117;synth_reg_119;synth_reg__parameterized0;synth_reg__parameterized1;synth_reg__parameterized10;synth_reg__parameterized11;synth_reg__parameterized2;synth_reg__parameterized3;synth_reg__parameterized4;synth_reg__parameterized5;synth_reg__parameterized6;synth_reg__parameterized7;synth_reg__parameterized8;synth_reg__parameterized9;synth_reg_w_init__parameterized0;synth_reg_w_init__parameterized0_100;synth_reg_w_init__parameterized0_102;synth_reg_w_init__parameterized0_104;synth_reg_w_init__parameterized0_106;synth_reg_w_init__parameterized0_46;synth_reg_w_init__parameterized0_48;synth_reg_w_init__parameterized0_50;synth_reg_w_init__parameterized0_52;synth_reg_w_init__parameterized0_54;synth_reg_w_init__parameterized0_56;synth_reg_w_init__parameterized0_58;synth_reg_w_init__parameterized0_60;synth_reg_w_init__parameterized0_62;synth_reg_w_init__parameterized0_64;synth_reg_w_init__parameterized0_66;synth_reg_w_init__parameterized0_68;synth_reg_w_init__parameterized0_70;synth_reg_w_init__parameterized0_72;synth_reg_w_init__parameterized0_74;synth_reg_w_init__parameterized0_76;synth_reg_w_init__parameterized0_78;synth_reg_w_init__parameterized0_80;synth_reg_w_init__parameterized0_82;synth_reg_w_init__parameterized0_84;synth_reg_w_init__parameterized0_86;synth_reg_w_init__parameterized0_88;synth_reg_w_init__parameterized0_90;synth_reg_w_init__parameterized0_92;synth_reg_w_init__parameterized0_94;synth_reg_w_init__parameterized0_96;synth_reg_w_init__parameterized0_98;synth_reg_w_init__parameterized1;synth_reg_w_init__parameterized10;synth_reg_w_init__parameterized11;synth_reg_w_init__parameterized12;synth_reg_w_init__parameterized13;synth_reg_w_init__parameterized14;synth_reg_w_init__parameterized15;synth_reg_w_init__parameterized16;synth_reg_w_init__parameterized2;synth_reg_w_init__parameterized3;synth_reg_w_init__parameterized4;synth_reg_w_init__parameterized5;synth_reg_w_init__parameterized6;synth_reg_w_init__parameterized7;synth_reg_w_init__parameterized8;synth_reg_w_init__parameterized9;sysgen_inverter_a115fb836d;sysgen_shift_729270bc0e;xldds_compiler_20990402d83b3aefbdf9329c901c5c5c;xldds_compiler_20990402d83b3aefbdf9329c901c5c5c_0;xldds_compiler_20990402d83b3aefbdf9329c901c5c5c_1;xldds_compiler_20990402d83b3aefbdf9329c901c5c5c_10;xldds_compiler_20990402d83b3aefbdf9329c901c5c5c_11;xldds_compiler_20990402d83b3aefbdf9329c901c5c5c_12;xldds_compiler_20990402d83b3aefbdf9329c901c5c5c_13;xldds_compiler_20990402d83b3aefbdf9329c901c5c5c_14;xldds_compiler_20990402d83b3aefbdf9329c901c5c5c_2;xldds_compiler_20990402d83b3aefbdf9329c901c5c5c_3;xldds_compiler_20990402d83b3aefbdf9329c901c5c5c_4;xldds_compiler_20990402d83b3aefbdf9329c901c5c5c_5;xldds_compiler_20990402d83b3aefbdf9329c901c5c5c_6;xldds_compiler_20990402d83b3aefbdf9329c901c5c5c_7;xldds_compiler_20990402d83b3aefbdf9329c901c5c5c_8;xldds_compiler_20990402d83b3aefbdf9329c901c5c5c_9,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.sim/sim_1/behav/glbl.v,1481753704,verilog,,,,glbl,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_dac/synth/axi_ipif/jesd204_dac_address_decoder.v,1736754907,verilog,,,,jesd204_dac_address_decoder,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_dac/synth/axi_ipif/jesd204_dac_axi_lite_ipif.v,1736754907,verilog,,,,jesd204_dac_axi_lite_ipif,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_dac/synth/axi_ipif/jesd204_dac_counter_f.v,1736754907,verilog,,,,jesd204_dac_counter_f,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_dac/synth/axi_ipif/jesd204_dac_pselect_f.v,1736754907,verilog,,,,jesd204_dac_pselect_f,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_dac/synth/axi_ipif/jesd204_dac_slave_attachment.v,1736754907,verilog,,,,jesd204_dac_slave_attachment,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_dac/synth/jesd204_dac.v,1736754907,verilog,,,,jesd204_dac,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_dac/synth/jesd204_dac_block.v,1736754907,verilog,,,,jesd204_dac_block,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_dac/synth/jesd204_dac_register_decode.v,1736754907,verilog,,,,jesd204_dac_register_decode,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_dac/synth/jesd204_dac_reset_block.v,1736754907,verilog,,,,jesd204_dac_reset_block,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_phy_dac/ip_0/jesd204_phy_dac_gt.v,1736755037,verilog,,,,jesd204_phy_dac_gt,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_phy_dac/ip_0/jesd204_phy_dac_gt/example_design/jesd204_phy_dac_gt_rx_startup_fsm.v,1736755032,verilog,,,,jesd204_phy_dac_gt_RX_STARTUP_FSM,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_phy_dac/ip_0/jesd204_phy_dac_gt/example_design/jesd204_phy_dac_gt_sync_block.v,1736755036,verilog,,,,jesd204_phy_dac_gt_sync_block,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_phy_dac/ip_0/jesd204_phy_dac_gt/example_design/jesd204_phy_dac_gt_tx_startup_fsm.v,1736755032,verilog,,,,jesd204_phy_dac_gt_TX_STARTUP_FSM,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_phy_dac/ip_0/jesd204_phy_dac_gt_cpll_railing.v,1736755033,verilog,,,,jesd204_phy_dac_gt_cpll_railing,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_phy_dac/ip_0/jesd204_phy_dac_gt_gt.v,1736755033,verilog,,,,jesd204_phy_dac_gt_GT,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_phy_dac/ip_0/jesd204_phy_dac_gt_init.v,1736755033,verilog,,,,jesd204_phy_dac_gt_init,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_phy_dac/ip_0/jesd204_phy_dac_gt_multi_gt.v,1736755034,verilog,,,,jesd204_phy_dac_gt_multi_gt,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_phy_dac/synth/jesd204_phy_dac.v,1736755030,verilog,,,,jesd204_phy_dac,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_phy_dac/synth/jesd204_phy_dac_block.v,1736755030,verilog,,,,jesd204_phy_dac_block,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_phy_dac/synth/jesd204_phy_dac_gt_common_wrapper.v,1736755030,verilog,,,,jesd204_phy_dac_gt_common_wrapper,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_phy_dac/synth/jesd204_phy_dac_gtwizard_0_common.v,1736755030,verilog,,,,jesd204_phy_dac_gtwizard_0_common,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_phy_dac/synth/jesd204_phy_dac_support.v,1736755030,verilog,,,,jesd204_phy_dac_support,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_phy_dac/synth/jesd204_phy_dac_sync_block.v,1736755030,verilog,,,,jesd204_phy_dac_sync_block,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/ad9172_inf.v,1736904794,verilog,,,,ad9172_inf,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/ad9172_top.v,1736861452,verilog,,,,ad9172_top,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/dds_for_7_series_iq.v,1736861451,verilog,,,,dds_for_7_series_iq,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/iob_module.v,1736861120,verilog,,,,iob_module,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/reshape/dac_204b_cfg_module.v,1736856877,verilog,,,,dac_204b_cfg_module,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/reshape/dac_data_reshape.v,1736861455,verilog,,,,dac_data_reshape,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/reshape/design_1.v,1736861454,verilog,,,,design_1,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/rtl/ad9172/value_att_round.v,1736738689,verilog,,,,value_att_round,,,,,,,,
D:/NewLand/Learn/Verilog/clock/project/TEST/sim/tb/testbench.v,1736861458,verilog,,,,tb_top,,,,,,,,
