
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: jessica-IdeaPad-Slim-3-14IAH8
max virtual memory: unlimited (bytes)
max user processes: 62417
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202309synp1, Build 280R, Built Jun 20 2024 08:33:30, @5482938

Modified Files: 2
FID:  path (prevtimestamp, timestamp)
12       /home/jessica/Desktop/final_final_working/qam_16/component/MSS_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54)
13       /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54)

*******************************************************************
Modules that may have changed as a result of file changes: 72
MID:  lib.cell.view
91       work.APBM.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
92       work.APBS.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
93       work.BANKCTRLM.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
94       work.BANKCTRL_GPIO.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
95       work.BANKCTRL_HSIO.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
96       work.BANKEN.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
97       work.CLKBUF_DIFF.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
98       work.CLKBUF_DIFF_ODT.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
100      work.CORELNKTMR_V.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
101      work.CRN_COMMON.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
102      work.CRN_INT.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
103      work.CRYPTO.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
104      work.CRYPTO_SOC.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
105      work.DEBUG.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
106      work.DLL.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
107      work.DRI.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
108      work.ENFORCE.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
109      work.GLITCHDETECT.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
110      work.GPSS_COMMON.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
111      work.HS_IO_CLK.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
112      work.ICB_BANKCLK.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
113      work.ICB_CLKDIV.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
114      work.ICB_CLKDIVDELAY.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
115      work.ICB_CLKINT.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
116      work.ICB_CLKSTOP.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
117      work.ICB_CLKSTOP_EN.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
118      work.ICB_INT.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
119      work.ICB_MUXING.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
120      work.ICB_NGMUX.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
121      work.INIT.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
122      work.IOD.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
123      work.LANECTRL.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
124      work.LANERST.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
125      work.MSS.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/MSS_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
126      work.OSC_RC160MHZ.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
127      work.OSC_RC200MHZ.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
128      work.OSC_RC2MHZ.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
129      work.PCIE.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
130      work.PCIE_COMMON.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
131      work.PFSOC_SCSM.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
132      work.PF_SPI.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
133      work.PLL.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
134      work.QUADRST.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
135      work.QUADRST_PCIE.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
136      work.SCB.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
137      work.SYSCTRL_RESET_STATUS.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
138      work.SYSRESET.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
139      work.SYS_SERVICES.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
140      work.TAMPER.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
141      work.TVS.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
142      work.TX_PLL.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
143      work.UPROM.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
144      work.USPI.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
145      work.VOLTAGEDETECT.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
146      work.VREFBANKDYN.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
147      work.VREFCTRL.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
148      work.XCVR.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
149      work.XCVR_64B6XB.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
150      work.XCVR_8B10B.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
151      work.XCVR_APB_LINK.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
152      work.XCVR_APB_LINK_V.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
153      work.XCVR_APB_LINK_V2.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
154      work.XCVR_DUAL_PCS.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
155      work.XCVR_PIPE.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
156      work.XCVR_PIPE_AXI0.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
157      work.XCVR_PIPE_AXI1.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
158      work.XCVR_PMA.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
159      work.XCVR_REF_CLK.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
160      work.XCVR_REF_CLK_N.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
161      work.XCVR_REF_CLK_P.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
162      work.XCVR_TEST.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)
163      work.XCVR_VV.verilog may have changed because the following files changed:
                        /home/jessica/Desktop/final_final_working/qam_16/component/polarfire_syn_comps.v (2025-08-09 14:26:38, 2025-08-09 16:01:54) <-- (module definition)

*******************************************************************
Unmodified files: 45
FID:  path (timestamp)
0        /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v (2025-08-08 22:37:36)
1        /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_rtl_pack.vhd (2025-08-08 22:36:35)
2        /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd (2025-08-08 22:36:35)
3        /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd (2025-08-08 22:36:35)
4        /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd (2025-08-08 22:36:35)
5        /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd (2025-08-08 22:36:35)
6        /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd (2025-08-08 23:59:01)
7        /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd (2025-08-08 22:36:35)
8        /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd (2025-08-08 22:36:35)
9        /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd (2025-08-08 22:36:35)
10       /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd (2025-08-08 22:36:35)
11       /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_rtl_pack.vhd (2025-08-08 22:36:35)
14       /home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0.v (2025-08-08 22:37:36)
15       /home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v (2025-08-08 22:37:36)
16       /home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v (2025-08-08 22:37:36)
17       /home/jessica/Desktop/final_final_working/qam_16/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v (2025-08-08 22:37:36)
18       /home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0.vhd (2025-08-08 22:36:35)
19       /home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR.vhd (2025-08-08 22:36:35)
20       /home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enumFIR_coefs.vhd (2025-08-08 22:36:35)
21       /home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enum_params.vhd (2025-08-08 22:36:35)
22       /home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd (2025-08-08 22:36:35)
23       /home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd (2025-08-08 22:36:35)
24       /home/jessica/Desktop/final_final_working/qam_16/component/work/my_design/my_design.v (2025-08-09 00:32:46)
25       /home/jessica/Desktop/final_final_working/qam_16/hdl/combiner.v (2025-08-09 00:31:36)
26       /home/jessica/Desktop/final_final_working/qam_16/hdl/counter.v (2025-08-08 22:33:05)
27       /home/jessica/Desktop/final_final_working/qam_16/hdl/four_pr.v (2025-08-08 22:33:05)
28       /home/jessica/Desktop/final_final_working/qam_16/hdl/modulator.v (2025-08-09 00:31:12)
29       /home/jessica/Desktop/final_final_working/qam_16/hdl/symmap.v (2025-08-08 22:33:05)
30       /home/jessica/Desktop/final_final_working/qam_16/hdl/upsampler.v (2025-08-08 22:33:05)
31       /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/generic/acg5.v (2024-07-25 21:11:31)
32       /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/generic/acg5.vhd (2024-07-25 21:11:31)
33       /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vhd/hyperents.vhd (2024-07-25 21:01:26)
34       /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vhd/snps_haps_pkg.vhd (2024-07-25 21:01:26)
35       /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vhd/umr_capim.vhd (2024-07-25 21:01:27)
36       /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vhd2008/arith.vhd (2024-07-25 21:01:27)
37       /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vhd2008/location.map (2024-07-25 21:01:27)
38       /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vhd2008/numeric.vhd (2024-07-25 21:11:13)
39       /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vhd2008/std.vhd (2024-07-25 21:01:27)
40       /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vhd2008/std1164.vhd (2024-07-25 21:01:27)
41       /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vhd2008/std_textio.vhd (2024-07-25 21:01:27)
42       /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vhd2008/unsigned.vhd (2024-07-25 21:01:27)
43       /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vlog/hypermods.v (2024-07-25 21:01:26)
44       /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vlog/scemi_objects.v (2024-07-25 21:01:26)
45       /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vlog/scemi_pipes.svh (2024-07-25 21:01:26)
46       /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vlog/umr_capim.v (2024-07-25 20:37:37)

*******************************************************************
Unchanged modules: 101
MID:  lib.cell.view
0        CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC.verilog
1        CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cROM_par.verilog
2        CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par.verilog
3        CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator.verilog
4        CORECORDIC_LIB.cordicSm.verilog
5        CORECORDIC_LIB.cordic_coarse_post_rotator.verilog
6        CORECORDIC_LIB.cordic_coarse_pre_rotator.verilog
7        CORECORDIC_LIB.cordic_countS.verilog
8        CORECORDIC_LIB.cordic_dp_bits_trans.verilog
9        CORECORDIC_LIB.cordic_init_kickstart.verilog
10       CORECORDIC_LIB.cordic_kitDelay_bit_reg.verilog
11       CORECORDIC_LIB.cordic_kitDelay_reg.verilog
12       CORECORDIC_LIB.cordic_kitRndEven.verilog
13       CORECORDIC_LIB.cordic_kitRndSymm.verilog
14       CORECORDIC_LIB.cordic_kitRndUp.verilog
15       CORECORDIC_LIB.cordic_kitRoundTop.verilog
16       CORECORDIC_LIB.cordic_par_calc.verilog
17       CORECORDIC_LIB.cordic_signExt.verilog
18       CORECORDIC_LIB.cordic_word_calc.verilog
19       corefir_pf_lib.corefir_kitdelay_bit_reg.rtl
20       corefir_pf_lib.corefir_kitdelay_bit_reg.vhdl
21       corefir_pf_lib.corefir_kitdelay_reg.rtl
22       corefir_pf_lib.corefir_kitdelay_reg.vhdl
23       corefir_pf_lib.corefir_kitrndeven.rtl
24       corefir_pf_lib.corefir_kitrndeven.vhdl
25       corefir_pf_lib.corefir_kitrndup.rtl
26       corefir_pf_lib.corefir_kitrndup.vhdl
27       corefir_pf_lib.corefir_kitroundtop.rtl
28       corefir_pf_lib.corefir_kitroundtop.vhdl
29       corefir_pf_lib.corefir_pf_c0_corefir_pf_c0_0_corefir_pf.rtl
30       corefir_pf_lib.corefir_pf_c0_corefir_pf_c0_0_corefir_pf.vhdl
31       corefir_pf_lib.corefir_pf_c0_corefir_pf_c0_0_enum_fir_g5.rtl
32       corefir_pf_lib.corefir_pf_c0_corefir_pf_c0_0_enum_fir_g5.vhdl
33       corefir_pf_lib.debug_init.rtl
34       corefir_pf_lib.debug_init.vhdl
35       corefir_pf_lib.enum_dly_line_18x192.rtl
36       corefir_pf_lib.enum_dly_line_18x192.vhdl
37       corefir_pf_lib.enum_fir_adv_g5.rtl
38       corefir_pf_lib.enum_fir_adv_g5.vhdl
39       corefir_pf_lib.enum_g5_latency_adv.rtl
40       corefir_pf_lib.enum_g5_latency_adv.vhdl
41       corefir_pf_lib.enum_kitcounts.rtl
42       corefir_pf_lib.enum_kitcounts.vhdl
43       corefir_pf_lib.enum_kitdelay_bit_reg.rtl
44       corefir_pf_lib.enum_kitdelay_bit_reg.vhdl
45       corefir_pf_lib.enum_kitdelay_bit_reg_attr.rtl
46       corefir_pf_lib.enum_kitdelay_bit_reg_attr.vhdl
47       corefir_pf_lib.enum_kitdelay_reg.rtl
48       corefir_pf_lib.enum_kitdelay_reg.vhdl
49       corefir_pf_lib.enum_kitdelay_reg_attr.rtl
50       corefir_pf_lib.enum_kitdelay_reg_attr.vhdl
51       corefir_pf_lib.enum_kitdelay_reg_cond.rtl
52       corefir_pf_lib.enum_kitdelay_reg_cond.vhdl
53       corefir_pf_lib.enum_kitedge.rtl
54       corefir_pf_lib.enum_kitedge.vhdl
55       corefir_pf_lib.enum_pad_g5.rtl
56       corefir_pf_lib.enum_pad_g5.vhdl
57       corefir_pf_lib.enum_row_g5.rtl
58       corefir_pf_lib.enum_row_g5.vhdl
59       corefir_pf_lib.enum_signext.rtl
60       corefir_pf_lib.enum_signext.vhdl
61       corefir_pf_lib.enum_tap_g5.rtl
62       corefir_pf_lib.enum_tap_g5.vhdl
63       corefir_pf_lib.enum_tap_nibble.rtl
64       corefir_pf_lib.enum_tap_nibble.vhdl
65       corefir_pf_lib.enum_tap_undernibble_1.rtl
66       corefir_pf_lib.enum_tap_undernibble_1.vhdl
67       corefir_pf_lib.enum_tap_undernibble_2.rtl
68       corefir_pf_lib.enum_tap_undernibble_2.vhdl
69       corefir_pf_lib.enum_tap_undernibble_3.rtl
70       corefir_pf_lib.enum_tap_undernibble_3.vhdl
71       corefir_pf_lib.enum_uram_shift_reg_18x192.rtl
72       corefir_pf_lib.enum_uram_shift_reg_18x192.vhdl
73       corefir_pf_lib.g5_uram12x128.def_arch
74       corefir_pf_lib.g5_uram12x128.vhdl
75       corefir_pf_lib.g5_uram12x192.def_arch
76       corefir_pf_lib.g5_uram12x192.vhdl
77       corefir_pf_lib.g5_uram12x64.def_arch
78       corefir_pf_lib.g5_uram12x64.vhdl
79       corefir_pf_lib.g5_uram18x128.def_arch
80       corefir_pf_lib.g5_uram18x128.vhdl
81       corefir_pf_lib.g5_uram18x192.def_arch
82       corefir_pf_lib.g5_uram18x192.vhdl
83       corefir_pf_lib.g5_uram18x64.def_arch
84       corefir_pf_lib.g5_uram18x64.vhdl
85       corefir_pf_lib.infer_dly_line_18x192.infer
86       corefir_pf_lib.infer_dly_line_18x192.vhdl
87       corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
88       corefir_pf_lib.macc_pa_bc_rom_wrap.vhdl
89       corefir_pf_lib.uram_wrap.rtl
90       corefir_pf_lib.uram_wrap.vhdl
99       work.CORECORDIC_C0.verilog
164      work.combiner.verilog
165      work.corefir_pf_c0.rtl
166      work.corefir_pf_c0.vhdl
167      work.four_pr.verilog
168      work.modulator.verilog
169      work.my_design.verilog
170      work.phase_counter.verilog
171      work.symmap.verilog
172      work.upsampler.verilog
