// Seed: 2221766116
module module_0 (
    output uwire id_0,
    output wire  id_1,
    input  tri0  id_2
);
  initial begin : LABEL_0
    wait (id_2);
  end
  logic [7:0]
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21;
  assign id_6[-1] = 1;
  assign module_1.id_10 = 0;
  logic id_22;
  ;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    output supply1 id_2,
    input tri id_3,
    output wor id_4,
    input supply1 id_5,
    output wor id_6,
    input supply0 id_7,
    input tri id_8,
    input supply1 id_9,
    input wand id_10,
    output wand id_11
);
  assign id_2 = 1 ? 1 : {1};
  module_0 modCall_1 (
      id_4,
      id_4,
      id_8
  );
  assign id_6 = 1;
  assign id_4 = -1;
endmodule
