================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Sat Oct 11 17:29:13 CST 2025
    * Version:         2024.2 (Build 5238294 on Nov  8 2024)
    * Project:         sobel_opt
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              566
FF:               645
DSP:              0
BRAM:             3
URAM:             0
SRL:              2


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 5.882       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                            | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                            | 566 | 645 |     | 3    |      |     |        |      |         |          |        |
|   (inst)                                        | 68  | 273 |     |      |      |     |        |      |         |          |        |
|   CTRL_s_axi_U                                  | 96  | 116 |     |      |      |     |        |      |         |          |        |
|   LineBuffer_1_U                                | 1   |     |     | 1    |      |     |        |      |         |          |        |
|   LineBuffer_2_U                                |     |     |     | 1    |      |     |        |      |         |          |        |
|   LineBuffer_U                                  | 26  |     |     | 1    |      |     |        |      |         |          |        |
|   grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352    | 260 | 166 |     |      |      |     |        |      |         |          |        |
|   grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335     | 51  | 28  |     |      |      |     |        |      |         |          |        |
|     (grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335) | 10  | 26  |     |      |      |     |        |      |         |          |        |
|   regslice_both_dst_V_data_V_U                  | 24  | 21  |     |      |      |     |        |      |         |          |        |
|   regslice_both_dst_V_keep_V_U                  | 5   | 5   |     |      |      |     |        |      |         |          |        |
|   regslice_both_dst_V_last_V_U                  | 4   | 5   |     |      |      |     |        |      |         |          |        |
|   regslice_both_dst_V_strb_V_U                  | 4   | 5   |     |      |      |     |        |      |         |          |        |
|   regslice_both_src_V_data_V_U                  | 22  | 21  |     |      |      |     |        |      |         |          |        |
|   regslice_both_src_V_strb_V_U                  | 5   | 5   |     |      |      |     |        |      |         |          |        |
+-------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 1.06%  | OK     |
| FD                                                        | 50%       | 0.61%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.01%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 1.07%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 1.07%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 34     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.70   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                   | ENDPOINT PIN                                                     | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                  |                                                                  |              |            |                |          DELAY |        DELAY |
+-------+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 4.118 | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]/C | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[0]/S |            5 |          9 |          5.274 |          2.264 |        3.010 |
| Path2 | 4.118 | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]/C | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[1]/S |            5 |          9 |          5.274 |          2.264 |        3.010 |
| Path3 | 4.118 | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]/C | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[2]/S |            5 |          9 |          5.274 |          2.264 |        3.010 |
| Path4 | 4.118 | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]/C | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[3]/S |            5 |          9 |          5.274 |          2.264 |        3.010 |
| Path5 | 4.118 | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]/C | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[4]/S |            5 |          9 |          5.274 |          2.264 |        3.010 |
+-------+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-----------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                 | Primitive Type       |
    +-----------------------------------------------------------------------------+----------------------+
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]              | FLOP_LATCH.flop.FDRE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4 | LUT.others.LUT3      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8 | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__1     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1              | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[0]              | FLOP_LATCH.flop.FDSE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]              | FLOP_LATCH.flop.FDRE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4 | LUT.others.LUT3      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8 | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__1     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1              | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[1]              | FLOP_LATCH.flop.FDSE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]              | FLOP_LATCH.flop.FDRE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4 | LUT.others.LUT3      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8 | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__1     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1              | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[2]              | FLOP_LATCH.flop.FDSE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]              | FLOP_LATCH.flop.FDRE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4 | LUT.others.LUT3      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8 | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__1     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1              | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[3]              | FLOP_LATCH.flop.FDSE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]              | FLOP_LATCH.flop.FDRE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4 | LUT.others.LUT3      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8 | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__1     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1              | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[4]              | FLOP_LATCH.flop.FDSE |
    +-----------------------------------------------------------------------------+----------------------+

    +-----------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                 | Primitive Type       |
    +-----------------------------------------------------------------------------+----------------------+
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]              | FLOP_LATCH.flop.FDRE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4 | LUT.others.LUT3      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8 | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__1     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1              | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[0]              | FLOP_LATCH.flop.FDSE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]              | FLOP_LATCH.flop.FDRE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4 | LUT.others.LUT3      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8 | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__1     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1              | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[1]              | FLOP_LATCH.flop.FDSE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]              | FLOP_LATCH.flop.FDRE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4 | LUT.others.LUT3      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8 | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__1     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1              | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[2]              | FLOP_LATCH.flop.FDSE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]              | FLOP_LATCH.flop.FDRE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4 | LUT.others.LUT3      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8 | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__1     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1              | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[3]              | FLOP_LATCH.flop.FDSE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]              | FLOP_LATCH.flop.FDRE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4 | LUT.others.LUT3      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8 | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__1     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1              | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[4]              | FLOP_LATCH.flop.FDSE |
    +-----------------------------------------------------------------------------+----------------------+

    +-----------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                 | Primitive Type       |
    +-----------------------------------------------------------------------------+----------------------+
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]              | FLOP_LATCH.flop.FDRE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4 | LUT.others.LUT3      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8 | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__1     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1              | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[0]              | FLOP_LATCH.flop.FDSE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]              | FLOP_LATCH.flop.FDRE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4 | LUT.others.LUT3      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8 | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__1     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1              | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[1]              | FLOP_LATCH.flop.FDSE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]              | FLOP_LATCH.flop.FDRE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4 | LUT.others.LUT3      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8 | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__1     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1              | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[2]              | FLOP_LATCH.flop.FDSE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]              | FLOP_LATCH.flop.FDRE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4 | LUT.others.LUT3      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8 | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__1     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1              | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[3]              | FLOP_LATCH.flop.FDSE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]              | FLOP_LATCH.flop.FDRE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4 | LUT.others.LUT3      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8 | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__1     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1              | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[4]              | FLOP_LATCH.flop.FDSE |
    +-----------------------------------------------------------------------------+----------------------+

    +-----------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                 | Primitive Type       |
    +-----------------------------------------------------------------------------+----------------------+
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]              | FLOP_LATCH.flop.FDRE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4 | LUT.others.LUT3      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8 | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__1     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1              | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[0]              | FLOP_LATCH.flop.FDSE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]              | FLOP_LATCH.flop.FDRE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4 | LUT.others.LUT3      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8 | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__1     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1              | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[1]              | FLOP_LATCH.flop.FDSE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]              | FLOP_LATCH.flop.FDRE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4 | LUT.others.LUT3      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8 | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__1     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1              | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[2]              | FLOP_LATCH.flop.FDSE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]              | FLOP_LATCH.flop.FDRE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4 | LUT.others.LUT3      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8 | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__1     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1              | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[3]              | FLOP_LATCH.flop.FDSE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]              | FLOP_LATCH.flop.FDRE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4 | LUT.others.LUT3      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8 | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__1     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1              | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[4]              | FLOP_LATCH.flop.FDSE |
    +-----------------------------------------------------------------------------+----------------------+

    +-----------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                 | Primitive Type       |
    +-----------------------------------------------------------------------------+----------------------+
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]              | FLOP_LATCH.flop.FDRE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4 | LUT.others.LUT3      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8 | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__1     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1              | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[0]              | FLOP_LATCH.flop.FDSE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]              | FLOP_LATCH.flop.FDRE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4 | LUT.others.LUT3      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8 | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__1     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1              | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[1]              | FLOP_LATCH.flop.FDSE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]              | FLOP_LATCH.flop.FDRE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4 | LUT.others.LUT3      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8 | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__1     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1              | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[2]              | FLOP_LATCH.flop.FDSE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]              | FLOP_LATCH.flop.FDRE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4 | LUT.others.LUT3      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8 | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__1     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1              | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[3]              | FLOP_LATCH.flop.FDSE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_reg_1076_reg[3]              | FLOP_LATCH.flop.FDRE |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_4 | LUT.others.LUT3      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0_i_8 | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__0     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/out_pix_4_fu_841_p2_carry__1     | CARRY.others.CARRY4  |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107[7]_i_1              | LUT.others.LUT4      |
    | grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/g_y_reg_1107_reg[4]              | FLOP_LATCH.flop.FDSE |
    +-----------------------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+--------------------------------------------------------------+
| Report Type              | Report Location                                              |
+--------------------------+--------------------------------------------------------------+
| design_analysis          | impl/verilog/report/sobel_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/sobel_failfast_synth.rpt                 |
| power                    | impl/verilog/report/sobel_power_synth.rpt                    |
| timing                   | impl/verilog/report/sobel_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/sobel_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/sobel_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/sobel_utilization_hierarchical_synth.rpt |
+--------------------------+--------------------------------------------------------------+


