# 100 Days RTL Challenge

Daily practice with Verilog/SystemVerilog and digital design concepts.

## Progress

### Day 01 - Simple AND Gate âœ…
- **Topic:** Basic logic gates
- **Files:** 
  - `day-01/src/and_gate.v` - 2-input AND gate module
  - `day-01/tb/and_gate_tb.v` - Testbench with all input combinations
- **Tools:** VS Code + Vivado 2018.1
- **Date:** 31/05/25

### Day 02 - 2X1 Mux using behavoioural style âœ…
- **Topic:** Mux
- **Files:** 
  - `day-01/src/mux_2x1.v` - 2 input with a select line and a single output
  - `day-01/tb/mux_2x1_tb.v` - Testbench with all input combinations
- **Tools:** VS Code + Vivado 2018.1
- **Date:** 01/06/25

---
**Progress:** 2/100 days | **Current Streak:** 2 ðŸ”¥