

================================================================
== Vitis HLS Report for 'rshiftWordByOctet_net_axis_64_64_11_s'
================================================================
* Date:           Tue Aug 15 18:30:13 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  4.539 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      29|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      66|    -|
|Register         |        -|     -|     189|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     189|      95|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2940|  3600|  866400|  433200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_132                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_147                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_166                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op18_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op46_write_state2    |       and|   0|  0|   2|           1|           1|
    |tmp_i_nbreadreq_fu_72_p3          |       and|   0|  0|   2|           1|           0|
    |sendWord_last_V_fu_194_p2         |      icmp|   0|  0|   9|           4|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  29|          14|          11|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                          |   9|          2|    1|          2|
    |ap_phi_mux_rs_firstWord_1_new_0_i_phi_fu_106_p4  |  13|          3|    1|          3|
    |ap_phi_mux_sendWord_last_V_2_phi_fu_96_p4        |  13|          3|    1|          3|
    |rx_ibh2shiftFifo_blk_n                           |   9|          2|    1|          2|
    |rx_shift2exhFifo_blk_n                           |   9|          2|    1|          2|
    |rx_shift2exhFifo_din                             |  13|          3|  128|        384|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            |  66|         15|  133|        396|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   1|   0|    1|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |fsmState_1                   |   1|   0|    1|          0|
    |fsmState_1_load_reg_264      |   1|   0|    1|          0|
    |p_Val2_8_reg_273             |   8|   0|    8|          0|
    |p_Val2_s_reg_268             |  64|   0|   64|          0|
    |prevWord_data_V_5            |  64|   0|   64|          0|
    |prevWord_keep_V_4            |   8|   0|    8|          0|
    |rs_firstWord_1               |   1|   0|    1|          0|
    |rs_firstWord_1_load_reg_285  |   1|   0|    1|          0|
    |sendWord_last_V_reg_299      |   1|   0|    1|          0|
    |tmp_117_i7_reg_294           |   4|   0|    4|          0|
    |tmp_i_reg_278                |   1|   0|    1|          0|
    |trunc_ln628_reg_289          |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 189|   0|  189|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+---------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  rshiftWordByOctet<net_axis<64>, 64, 11>|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  rshiftWordByOctet<net_axis<64>, 64, 11>|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  rshiftWordByOctet<net_axis<64>, 64, 11>|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  rshiftWordByOctet<net_axis<64>, 64, 11>|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|  rshiftWordByOctet<net_axis<64>, 64, 11>|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  rshiftWordByOctet<net_axis<64>, 64, 11>|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  rshiftWordByOctet<net_axis<64>, 64, 11>|  return value|
|rx_ibh2shiftFifo_dout            |   in|  128|     ap_fifo|                         rx_ibh2shiftFifo|       pointer|
|rx_ibh2shiftFifo_num_data_valid  |   in|    2|     ap_fifo|                         rx_ibh2shiftFifo|       pointer|
|rx_ibh2shiftFifo_fifo_cap        |   in|    2|     ap_fifo|                         rx_ibh2shiftFifo|       pointer|
|rx_ibh2shiftFifo_empty_n         |   in|    1|     ap_fifo|                         rx_ibh2shiftFifo|       pointer|
|rx_ibh2shiftFifo_read            |  out|    1|     ap_fifo|                         rx_ibh2shiftFifo|       pointer|
|rx_shift2exhFifo_din             |  out|  128|     ap_fifo|                         rx_shift2exhFifo|       pointer|
|rx_shift2exhFifo_num_data_valid  |   in|    2|     ap_fifo|                         rx_shift2exhFifo|       pointer|
|rx_shift2exhFifo_fifo_cap        |   in|    2|     ap_fifo|                         rx_shift2exhFifo|       pointer|
|rx_shift2exhFifo_full_n          |   in|    1|     ap_fifo|                         rx_shift2exhFifo|       pointer|
|rx_shift2exhFifo_write           |  out|    1|     ap_fifo|                         rx_shift2exhFifo|       pointer|
+---------------------------------+-----+-----+------------+-----------------------------------------+--------------+

