[0m[[0m[0mdebug[0m] [0m[0m[zinc] IncrementalCompile -----------[0m
[0m[[0m[0mdebug[0m] [0m[0mIncrementalCompile.incrementalCompile[0m
[0m[[0m[0mdebug[0m] [0m[0mprevious = Stamps for: 402 products, 31 sources, 6 libraries[0m
[0m[[0m[0mdebug[0m] [0m[0mcurrent source = Set(${BASE}/hw/spinal/dandriscv/ip/ICache.scala, ${BASE}/hw/spinal/dandriscv/plugin_simple/LsuPlugin.scala, ${BASE}/hw/spinal/dandriscv/ip/DCache.scala, ${BASE}/hw/spinal/dandriscv/plugin/Plugin.scala, ${BASE}/hw/spinal/dandriscv/plugin_simple/ControlPlugin.scala, ${BASE}/hw/spinal/dandriscv/plugin_simple/FetchPlugin.scala, ${BASE}/hw/spinal/dandriscv/gensoc/GenDandSocSimple.scala, ${BASE}/hw/spinal/dandriscv/gencpu/GenSmallest.scala, ${BASE}/hw/spinal/dandriscv/plugin/FetchPlugin.scala, ${BASE}/hw/spinal/dandriscv/Riscv.scala, ${BASE}/hw/spinal/dandriscv/Services.scala, ${BASE}/hw/spinal/dandriscv/plugin_simple/AluPlugin.scala, ${BASE}/hw/spinal/dandriscv/plugin_simple/PluginTest.scala, ${BASE}/hw/spinal/dandriscv/plugin_simple/DCachePlugin.scala, ${BASE}/hw/spinal/dandriscv/gencpu/GenSimple.scala, ${BASE}/hw/spinal/dandriscv/plugin/IntAluPlugin.scala, ${BASE}/hw/spinal/dandriscv/ip/Predictor.scala, ${BASE}/hw/spinal/dandriscv/DandRiscvCpu.scala, ${BASE}/hw/spinal/dandriscv/Stage.scala, ${BASE}/hw/spinal/dandriscv/gencpu/GenSimpleForYsyx3rd.scala, ${BASE}/hw/spinal/dandriscv/plugin_simple/ExcepPlugin.scala, ${BASE}/hw/spinal/sim/Config.scala, ${BASE}/hw/spinal/dandriscv/plugin_simple/DecodePlugin.scala, ${BASE}/hw/spinal/dandriscv/plugin_simple/ICachePlugin.scala, ${BASE}/hw/spinal/sim/SimICache.scala, ${BASE}/hw/spinal/dandriscv/plugin_simple/BPUPlugin.scala, ${BASE}/hw/spinal/dandriscv/ip/Uart.scala, ${BASE}/hw/spinal/dandriscv/Pipeline.scala, ${BASE}/hw/spinal/dandriscv/ip/SramBanks.scala, ${BASE}/hw/spinal/dandriscv/DandRiscvSimple.scala, ${BASE}/hw/spinal/dandriscv/ip/FIFO.scala)[0m
[0m[[0m[0mdebug[0m] [0m[0m> initialChanges = InitialChanges(Changes(added = Set(), removed = Set(), changed = Set(${BASE}/hw/spinal/dandriscv/DandRiscvSimple.scala), unmodified = ...),Set(),Set(),API Changes: Set())[0m
[0m[[0m[0mdebug[0m] [0m[0m[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial source changes:[0m
[0m[[0m[0mdebug[0m] [0m[0m	removed: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0m	added: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0m	modified: Set(${BASE}/hw/spinal/dandriscv/DandRiscvSimple.scala)[0m
[0m[[0m[0mdebug[0m] [0m[0mInvalidated products: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mExternal API changes: API Changes: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mModified binary dependencies: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial directly invalidated classes: Set(dandriscv.DandRiscvSimpleConfig.IMM, dandriscv.DandRiscvSimpleConfig.CSR_ADDR, dandriscv.DandRiscvSimpleConfig.CTRL_RS1_FROM_LOAD, dandriscv.DandRiscvSimpleConfig.RS2_ADDR, dandriscv.DandRiscvSimpleConfig.ALU_WORD, dandriscv.DandRiscvSimpleConfig.LSU_HOLD, dandriscv.DandRiscvSimpleConfig, dandriscv.DandRiscvSimpleConfig.INT_EN, dandriscv.DandRiscvSimpleConfig.INT_PC, dandriscv.DandRiscvSimpleConfig.INSTRUCTION, dandriscv.DandRiscvSimpleConfig.FETCH_DEC_BRANCH, dandriscv.DandRiscvSimpleConfig.PC_NEXT, dandriscv.DandRiscvSimpleConfig.LSU_WDATA, dandriscv.DandRiscvSimpleConfig.CSR_CTRL, dandriscv.DandRiscvSimpleConfig.BPU_BRANCH_TAKEN, dandriscv.DandRiscvSimpleConfig.RS1_FROM_WB, dandriscv.DandRiscvSimpleConfig.FETCH_DEC_JALR, dandriscv.DandRiscvSimpleConfig.CSR_WEN, dandriscv.DandRiscvSimpleConfig.BRANCH_TAKEN, dandriscv.DandRiscvSimpleConfig.RS2_FROM_WB, dandriscv.DandRiscvSimpleConfig.PREDICT_TAKEN, dandriscv.DandRiscvSimpleConfig.PREDICT_VALID, dandriscv.DandRiscvSimpleConfig.IS_LOAD, dandriscv.DandRiscvSimpleConfig.IS_STORE, dandriscv.DandRiscvSimpleConfig.IS_CALL, dandriscv.DandRiscvSimpleConfig.ALU_CTRL, dandriscv.DandRiscvSimpleConfig.SRC1, dandriscv.DandRiscvSimpleConfig.IS_JMP, dandriscv.DandRiscvSimpleConfig.CTRL_RS2_FROM_LOAD, dandriscv.DandRiscvSimpleConfig.TIMER_CEN, dandriscv.DandRiscvSimpleConfig.CTRL_RS2_FROM_WB, dandriscv.DandRiscvSimpleConfig.RS1_ADDR, dandriscv.DandRiscvSimpleConfig.FETCH_DEC_JAL, dandriscv.DandRiscvSimpleConfig.LSU_RDATA, dandriscv.DandRiscvSimpleConfig.RD, dandriscv.DandRiscvSimpleConfig.BPU_PC_NEXT, dandriscv.DandRiscvSimpleConfig.RS1_FROM_MEM, dandriscv.DandRiscvSimpleConfig.CTRL_RS1_FROM_WB, dandriscv.DandRiscvSimpleConfig.AluCtrlEnum, dandriscv.DandRiscvSimpleConfig.BRANCH_OR_JUMP, dandriscv.DandRiscvSimple, dandriscv.DandRiscvSimpleConfig.RS2_FROM_LOAD, dandriscv.DandRiscvSimpleConfig.RD_WEN, dandriscv.DandRiscvSimpleConfig.RD_ADDR, dandriscv.DandRiscvSimpleConfig.ALU_RESULT, dandriscv.DandRiscvSimpleConfig.CTRL_RS1_FROM_MEM, dandriscv.DandRiscvSimpleRegressionArg, dandriscv.DandRiscvSimpleConfig.CsrCtrlEnum, dandriscv.DandRiscvSimpleConfig.MEM_WDATA, dandriscv.DandRiscvSimpleConfig.SRC2, dandriscv.DandRiscvSimpleConfig.SRC2_IS_IMM, dandriscv.DandRiscvSimpleConfig.FETCH_DEC_IMM, dandriscv.DandRiscvSimpleConfig.IS_RET, dandriscv.DandRiscvSimpleConfig.RS2_FROM_MEM, dandriscv.DandRiscvSimpleConfig.MEM_CTRL, dandriscv.DandRiscvSimpleConfig.CTRL_RS2_FROM_MEM, dandriscv.DandRiscvSimpleConfig.PREDICT_PC, dandriscv.DandRiscvSimpleConfig.REDIRECT_PC_NEXT, dandriscv.DandRiscvSimpleConfig.RS1_FROM_LOAD, dandriscv.DandRiscvSimpleConfig.CSR_RDATA, dandriscv.DandRiscvSimpleConfig.BRANCH_HISTORY, dandriscv.DandRiscvSimpleConfig.BRANCH_OR_JALR, dandriscv.DandRiscvSimpleConfig.RS1, dandriscv.DandRiscvSimpleConfig.REDIRECT_VALID, dandriscv.DandRiscvSimpleConfig.MemCtrlEnum, dandriscv.DandRiscvSimpleConfig.INT_HOLD, dandriscv.DandRiscvSimpleConfig.PC, dandriscv.DandRiscvSimpleConfig.RS2)[0m
[0m[[0m[0mdebug[0m] [0m[0mSources indirectly invalidated by:[0m
[0m[[0m[0mdebug[0m] [0m[0m	product: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0m	binary dep: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0m	external source: Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mAll initially invalidated classes: Set(dandriscv.DandRiscvSimpleConfig.IMM, dandriscv.DandRiscvSimpleConfig.CSR_ADDR, dandriscv.DandRiscvSimpleConfig.CTRL_RS1_FROM_LOAD, dandriscv.DandRiscvSimpleConfig.RS2_ADDR, dandriscv.DandRiscvSimpleConfig.ALU_WORD, dandriscv.DandRiscvSimpleConfig.LSU_HOLD, dandriscv.DandRiscvSimpleConfig, dandriscv.DandRiscvSimpleConfig.INT_EN, dandriscv.DandRiscvSimpleConfig.INT_PC, dandriscv.DandRiscvSimpleConfig.INSTRUCTION, dandriscv.DandRiscvSimpleConfig.FETCH_DEC_BRANCH, dandriscv.DandRiscvSimpleConfig.PC_NEXT, dandriscv.DandRiscvSimpleConfig.LSU_WDATA, dandriscv.DandRiscvSimpleConfig.CSR_CTRL, dandriscv.DandRiscvSimpleConfig.BPU_BRANCH_TAKEN, dandriscv.DandRiscvSimpleConfig.RS1_FROM_WB, dandriscv.DandRiscvSimpleConfig.FETCH_DEC_JALR, dandriscv.DandRiscvSimpleConfig.CSR_WEN, dandriscv.DandRiscvSimpleConfig.BRANCH_TAKEN, dandriscv.DandRiscvSimpleConfig.RS2_FROM_WB, dandriscv.DandRiscvSimpleConfig.PREDICT_TAKEN, dandriscv.DandRiscvSimpleConfig.PREDICT_VALID, dandriscv.DandRiscvSimpleConfig.IS_LOAD, dandriscv.DandRiscvSimpleConfig.IS_STORE, dandriscv.DandRiscvSimpleConfig.IS_CALL, dandriscv.DandRiscvSimpleConfig.ALU_CTRL, dandriscv.DandRiscvSimpleConfig.SRC1, dandriscv.DandRiscvSimpleConfig.IS_JMP, dandriscv.DandRiscvSimpleConfig.CTRL_RS2_FROM_LOAD, dandriscv.DandRiscvSimpleConfig.TIMER_CEN, dandriscv.DandRiscvSimpleConfig.CTRL_RS2_FROM_WB, dandriscv.DandRiscvSimpleConfig.RS1_ADDR, dandriscv.DandRiscvSimpleConfig.FETCH_DEC_JAL, dandriscv.DandRiscvSimpleConfig.LSU_RDATA, dandriscv.DandRiscvSimpleConfig.RD, dandriscv.DandRiscvSimpleConfig.BPU_PC_NEXT, dandriscv.DandRiscvSimpleConfig.RS1_FROM_MEM, dandriscv.DandRiscvSimpleConfig.CTRL_RS1_FROM_WB, dandriscv.DandRiscvSimpleConfig.AluCtrlEnum, dandriscv.DandRiscvSimpleConfig.BRANCH_OR_JUMP, dandriscv.DandRiscvSimple, dandriscv.DandRiscvSimpleConfig.RS2_FROM_LOAD, dandriscv.DandRiscvSimpleConfig.RD_WEN, dandriscv.DandRiscvSimpleConfig.RD_ADDR, dandriscv.DandRiscvSimpleConfig.ALU_RESULT, dandriscv.DandRiscvSimpleConfig.CTRL_RS1_FROM_MEM, dandriscv.DandRiscvSimpleRegressionArg, dandriscv.DandRiscvSimpleConfig.CsrCtrlEnum, dandriscv.DandRiscvSimpleConfig.MEM_WDATA, dandriscv.DandRiscvSimpleConfig.SRC2, dandriscv.DandRiscvSimpleConfig.SRC2_IS_IMM, dandriscv.DandRiscvSimpleConfig.FETCH_DEC_IMM, dandriscv.DandRiscvSimpleConfig.IS_RET, dandriscv.DandRiscvSimpleConfig.RS2_FROM_MEM, dandriscv.DandRiscvSimpleConfig.MEM_CTRL, dandriscv.DandRiscvSimpleConfig.CTRL_RS2_FROM_MEM, dandriscv.DandRiscvSimpleConfig.PREDICT_PC, dandriscv.DandRiscvSimpleConfig.REDIRECT_PC_NEXT, dandriscv.DandRiscvSimpleConfig.RS1_FROM_LOAD, dandriscv.DandRiscvSimpleConfig.CSR_RDATA, dandriscv.DandRiscvSimpleConfig.BRANCH_HISTORY, dandriscv.DandRiscvSimpleConfig.BRANCH_OR_JALR, dandriscv.DandRiscvSimpleConfig.RS1, dandriscv.DandRiscvSimpleConfig.REDIRECT_VALID, dandriscv.DandRiscvSimpleConfig.MemCtrlEnum, dandriscv.DandRiscvSimpleConfig.INT_HOLD, dandriscv.DandRiscvSimpleConfig.PC, dandriscv.DandRiscvSimpleConfig.RS2)[0m
[0m[[0m[0mdebug[0m] [0m[0mAll initially invalidated sources:Set(${BASE}/hw/spinal/dandriscv/DandRiscvSimple.scala)[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: dandriscv.DandRiscvSimpleConfig.IMM, dandriscv.DandRiscvSimpleConfig.CSR_ADDR, dandriscv.DandRiscvSimpleConfig.CTRL_RS1_FROM_LOAD, dandriscv.DandRiscvSimpleConfig.RS2_ADDR, dandriscv.DandRiscvSimpleConfig.ALU_WORD, dandriscv.DandRiscvSimpleConfig.LSU_HOLD, dandriscv.DandRiscvSimpleConfig, dandriscv.DandRiscvSimpleConfig.INT_EN, dandriscv.DandRiscvSimpleConfig.INT_PC, dandriscv.DandRiscvSimpleConfig.INSTRUCTION, dandriscv.DandRiscvSimpleConfig.FETCH_DEC_BRANCH, dandriscv.DandRiscvSimpleConfig.PC_NEXT, dandriscv.DandRiscvSimpleConfig.LSU_WDATA, dandriscv.DandRiscvSimpleConfig.CSR_CTRL, dandriscv.DandRiscvSimpleConfig.BPU_BRANCH_TAKEN, dandriscv.DandRiscvSimpleConfig.RS1_FROM_WB, dandriscv.DandRiscvSimpleConfig.FETCH_DEC_JALR, dandriscv.DandRiscvSimpleConfig.CSR_WEN, dandriscv.DandRiscvSimpleConfig.BRANCH_TAKEN, dandriscv.DandRiscvSimpleConfig.RS2_FROM_WB, dandriscv.DandRiscvSimpleConfig.PREDICT_TAKEN, dandriscv.DandRiscvSimpleConfig.PREDICT_VALID, dandriscv.DandRiscvSimpleConfig.IS_LOAD, dandriscv.DandRiscvSimpleConfig.IS_STORE, dandriscv.DandRiscvSimpleConfig.IS_CALL, dandriscv.DandRiscvSimpleConfig.ALU_CTRL, dandriscv.DandRiscvSimpleConfig.SRC1, dandriscv.DandRiscvSimpleConfig.IS_JMP, dandriscv.DandRiscvSimpleConfig.CTRL_RS2_FROM_LOAD, dandriscv.DandRiscvSimpleConfig.TIMER_CEN, dandriscv.DandRiscvSimpleConfig.CTRL_RS2_FROM_WB, dandriscv.DandRiscvSimpleConfig.RS1_ADDR, dandriscv.DandRiscvSimpleConfig.FETCH_DEC_JAL, dandriscv.DandRiscvSimpleConfig.LSU_RDATA, dandriscv.DandRiscvSimpleConfig.RD, dandriscv.DandRiscvSimpleConfig.BPU_PC_NEXT, dandriscv.DandRiscvSimpleConfig.RS1_FROM_MEM, dandriscv.DandRiscvSimpleConfig.CTRL_RS1_FROM_WB, dandriscv.DandRiscvSimpleConfig.AluCtrlEnum, dandriscv.DandRiscvSimpleConfig.BRANCH_OR_JUMP, dandriscv.DandRiscvSimple, dandriscv.DandRiscvSimpleConfig.RS2_FROM_LOAD, dandriscv.DandRiscvSimpleConfig.RD_WEN, dandriscv.DandRiscvSimpleConfig.RD_ADDR, dandriscv.DandRiscvSimpleConfig.ALU_RESULT, dandriscv.DandRiscvSimpleConfig.CTRL_RS1_FROM_MEM, dandriscv.DandRiscvSimpleRegressionArg, dandriscv.DandRiscvSimpleConfig.CsrCtrlEnum, dandriscv.DandRiscvSimpleConfig.MEM_WDATA, dandriscv.DandRiscvSimpleConfig.SRC2, dandriscv.DandRiscvSimpleConfig.SRC2_IS_IMM, dandriscv.DandRiscvSimpleConfig.FETCH_DEC_IMM, dandriscv.DandRiscvSimpleConfig.IS_RET, dandriscv.DandRiscvSimpleConfig.RS2_FROM_MEM, dandriscv.DandRiscvSimpleConfig.MEM_CTRL, dandriscv.DandRiscvSimpleConfig.CTRL_RS2_FROM_MEM, dandriscv.DandRiscvSimpleConfig.PREDICT_PC, dandriscv.DandRiscvSimpleConfig.REDIRECT_PC_NEXT, dandriscv.DandRiscvSimpleConfig.RS1_FROM_LOAD, dandriscv.DandRiscvSimpleConfig.CSR_RDATA, dandriscv.DandRiscvSimpleConfig.BRANCH_HISTORY, dandriscv.DandRiscvSimpleConfig.BRANCH_OR_JALR, dandriscv.DandRiscvSimpleConfig.RS1, dandriscv.DandRiscvSimpleConfig.REDIRECT_VALID, dandriscv.DandRiscvSimpleConfig.MemCtrlEnum, dandriscv.DandRiscvSimpleConfig.INT_HOLD, dandriscv.DandRiscvSimpleConfig.PC, dandriscv.DandRiscvSimpleConfig.RS2[0m
[0m[[0m[0mdebug[0m] [0m[0mcompilation cycle 1[0m
[0m[[0m[0minfo[0m] [0m[0mcompiling 1 Scala source to /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes ...[0m
[0m[[0m[0mdebug[0m] [0m[0mGetting org.scala-sbt:compiler-bridge_2.13:1.6.0:compile for Scala 2.13.11[0m
[0m[[0m[0mdebug[0m] [0m[0m[zinc] Running cached compiler 17fde775 for Scala compiler version 2.13.11[0m
[0m[[0m[0mdebug[0m] [0m[0m[zinc] The Scala compiler is invoked with:[0m
[0m[[0m[0mdebug[0m] [0m[0m	-Xplugin:/home/lin/.cache/coursier/v1/https/repo1.maven.org/maven2/com/github/spinalhdl/spinalhdl-idsl-plugin_2.13/1.8.1/spinalhdl-idsl-plugin_2.13-1.8.1.jar[0m
[0m[[0m[0mdebug[0m] [0m[0m	-bootclasspath[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/lin/vcs_verdi/verdi/verdi/Verdi_O-2018.09-SP2/share/jre/linux64/lib/resources.jar:/home/lin/vcs_verdi/verdi/verdi/Verdi_O-2018.09-SP2/share/jre/linux64/lib/rt.jar:/home/lin/vcs_verdi/verdi/verdi/Verdi_O-2018.09-SP2/share/jre/linux64/lib/sunrsasign.jar:/home/lin/vcs_verdi/verdi/verdi/Verdi_O-2018.09-SP2/share/jre/linux64/lib/jsse.jar:/home/lin/vcs_verdi/verdi/verdi/Verdi_O-2018.09-SP2/share/jre/linux64/lib/jce.jar:/home/lin/vcs_verdi/verdi/verdi/Verdi_O-2018.09-SP2/share/jre/linux64/lib/charsets.jar:/home/lin/vcs_verdi/verdi/verdi/Verdi_O-2018.09-SP2/share/jre/linux64/lib/jfr.jar:/home/lin/vcs_verdi/verdi/verdi/Verdi_O-2018.09-SP2/share/jre/linux64/classes:/home/lin/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scala-lang/scala-library/2.13.11/scala-library-2.13.11.jar[0m
[0m[[0m[0mdebug[0m] [0m[0m	-classpath[0m
[0m[[0m[0mdebug[0m] [0m[0m	/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes:/home/lin/.cache/coursier/v1/https/repo1.maven.org/maven2/com/github/spinalhdl/spinalhdl-core_2.13/1.8.1/spinalhdl-core_2.13-1.8.1.jar:/home/lin/.cache/coursier/v1/https/repo1.maven.org/maven2/com/github/spinalhdl/spinalhdl-lib_2.13/1.8.1/spinalhdl-lib_2.13-1.8.1.jar:/home/lin/.cache/coursier/v1/https/repo1.maven.org/maven2/com/github/spinalhdl/spinalhdl-idsl-plugin_2.13/1.8.1/spinalhdl-idsl-plugin_2.13-1.8.1.jar:/home/lin/.cache/coursier/v1/https/repo1.maven.org/maven2/com/github/spinalhdl/spinalhdl-sim_2.13/1.8.1/spinalhdl-sim_2.13-1.8.1.jar:/home/lin/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scala-lang/scala-reflect/2.13.11/scala-reflect-2.13.11.jar:/home/lin/.cache/coursier/v1/https/repo1.maven.org/maven2/com/github/scopt/scopt_2.13/4.1.0/scopt_2.13-4.1.0.jar:/home/lin/.cache/coursier/v1/https/repo1.maven.org/maven2/com/lihaoyi/sourcecode_2.13/0.3.0/sourcecode_2.13-0.3.0.jar:/home/lin/.cache/coursier/v1/https/repo1.maven.org/maven2/commons-io/commons-io/2.11.0/commons-io-2.11.0.jar:/home/lin/.cache/coursier/v1/https/repo1.maven.org/maven2/org/scala-lang/scala-compiler/2.13.11/scala-compiler-2.13.11.jar:/home/lin/.cache/coursier/v1/https/repo1.maven.org/maven2/com/github/spinalhdl/spinalhdl-idsl-payload_2.13/1.8.1/spinalhdl-idsl-payload_2.13-1.8.1.jar:/home/lin/.cache/coursier/v1/https/repo1.maven.org/maven2/net/openhft/affinity/3.23.2/affinity-3.23.2.jar:/home/lin/.cache/coursier/v1/https/repo1.maven.org/maven2/org/slf4j/slf4j-simple/2.0.5/slf4j-simple-2.0.5.jar:/home/lin/.cache/coursier/v1/https/repo1.maven.org/maven2/com/github/oshi/oshi-core/6.4.0/oshi-core-6.4.0.jar:/home/lin/.cache/coursier/v1/https/repo1.maven.org/maven2/io/github/java-diff-utils/java-diff-utils/4.12/java-diff-utils-4.12.jar:/home/lin/.cache/coursier/v1/https/repo1.maven.org/maven2/org/jline/jline/3.22.0/jline-3.22.0.jar:/home/lin/.cache/coursier/v1/https/repo1.maven.org/maven2/net/java/dev/jna/jna/5.13.0/jna-5.13.0.jar:/home/lin/.cache/coursier/v1/https/repo1.maven.org/maven2/org/slf4j/slf4j-api/2.0.5/slf4j-api-2.0.5.jar:/home/lin/.cache/coursier/v1/https/repo1.maven.org/maven2/net/java/dev/jna/jna-platform/5.12.1/jna-platform-5.12.1.jar[0m
[0m[[0m[0mdebug[0m] [0m[0mNew invalidations:[0m
[0m[[0m[0mdebug[0m] [0m[0mInitial set of included nodes: [0m
[0m[[0m[0mdebug[0m] [0m[0mPreviously invalidated, but (transitively) depend on new invalidations:[0m
[0m[[0m[0mdebug[0m] [0m[0mFinal step, transitive dependencies:[0m
[0m[[0m[0mdebug[0m] [0m[0m	Set()[0m
[0m[[0m[0mdebug[0m] [0m[0mNo classes were invalidated.[0m
[0m[[0m[0mdebug[0m] [0m[0mScala compilation took 0.846949723 s[0m
[0m[[0m[0mdebug[0m] [0m[0mdone compiling[0m
