Analysis & Synthesis report for adcdac_test
Tue Jul 23 14:32:39 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|source_state
 12. State Machine - |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_out_state
 13. State Machine - |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_state
 14. State Machine - |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|source_state
 15. State Machine - |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_out_state
 16. State Machine - |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_state
 17. State Machine - |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|source_state
 18. State Machine - |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_out_state
 19. State Machine - |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_state
 20. State Machine - |adcdac_test|adc_sample:inst18|state
 21. State Machine - |adcdac_test|adc_sample:inst17|state
 22. Registers Protected by Synthesis
 23. Registers Duplicated to Honor Maximum Fanout Requirements
 24. Registers Removed During Synthesis
 25. Removed Registers Triggering Further Register Optimizations
 26. General Register Statistics
 27. Inverted Register Statistics
 28. Registers Packed Into Inferred Megafunctions
 29. Multiplexer Restructuring Statistics (Restructuring Performed)
 30. Source assignments for Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst
 31. Source assignments for Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n
 32. Source assignments for Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n
 33. Source assignments for Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst
 34. Source assignments for Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n
 35. Source assignments for Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n
 36. Source assignments for Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst
 37. Source assignments for Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n
 38. Source assignments for Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n
 39. Source assignments for DualRam:inst15|DualPortRAM_generic:u_Dual_Port_RAM|altsyncram:ram_rtl_0|altsyncram_2an1:auto_generated
 40. Source assignments for DualRam:inst21|DualPortRAM_generic:u_Dual_Port_RAM|altsyncram:ram_rtl_0|altsyncram_2an1:auto_generated
 41. Source assignments for DualRam:inst16|DualPortRAM_generic:u_Dual_Port_RAM|altsyncram:ram_rtl_0|altsyncram_2an1:auto_generated
 42. Source assignments for NCO:inst1|NCO1:u_NCO1|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|Lookup_Table:u_Lookup_Table|altsyncram:Mux10_rtl_0|altsyncram_if01:auto_generated
 43. Source assignments for mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|altshift_taps:dffe3a_rtl_0|shift_taps_noo:auto_generated|altsyncram_ie81:altsyncram2
 44. Parameter Settings for User Entity Instance: PLL:inst20|altpll:altpll_component
 45. Parameter Settings for User Entity Instance: busmux:inst5
 46. Parameter Settings for User Entity Instance: DualRam:inst15|DualPortRAM_generic:u_Dual_Port_RAM
 47. Parameter Settings for User Entity Instance: busmux:inst27
 48. Parameter Settings for User Entity Instance: DualRam:inst16|DualPortRAM_generic:u_Dual_Port_RAM
 49. Parameter Settings for User Entity Instance: busmux:inst26
 50. Parameter Settings for User Entity Instance: DualRam:inst21|DualPortRAM_generic:u_Dual_Port_RAM
 51. Parameter Settings for User Entity Instance: mul:inst22|lpm_mult:lpm_mult_component
 52. Parameter Settings for User Entity Instance: mul:inst23|lpm_mult:lpm_mult_component
 53. Parameter Settings for User Entity Instance: mul:inst24|lpm_mult:lpm_mult_component
 54. Parameter Settings for User Entity Instance: Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore
 55. Parameter Settings for User Entity Instance: Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n
 56. Parameter Settings for User Entity Instance: Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n
 57. Parameter Settings for User Entity Instance: Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore
 58. Parameter Settings for User Entity Instance: Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n
 59. Parameter Settings for User Entity Instance: Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n
 60. Parameter Settings for User Entity Instance: Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore
 61. Parameter Settings for User Entity Instance: Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n
 62. Parameter Settings for User Entity Instance: Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n
 63. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 64. Parameter Settings for Inferred Entity Instance: DualRam:inst15|DualPortRAM_generic:u_Dual_Port_RAM|altsyncram:ram_rtl_0
 65. Parameter Settings for Inferred Entity Instance: DualRam:inst21|DualPortRAM_generic:u_Dual_Port_RAM|altsyncram:ram_rtl_0
 66. Parameter Settings for Inferred Entity Instance: DualRam:inst16|DualPortRAM_generic:u_Dual_Port_RAM|altsyncram:ram_rtl_0
 67. Parameter Settings for Inferred Entity Instance: NCO:inst1|NCO1:u_NCO1|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|Lookup_Table:u_Lookup_Table|altsyncram:Mux10_rtl_0
 68. Parameter Settings for Inferred Entity Instance: mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|altshift_taps:dffe3a_rtl_0
 69. altpll Parameter Settings by Entity Instance
 70. lpm_mult Parameter Settings by Entity Instance
 71. altsyncram Parameter Settings by Entity Instance
 72. altshift_taps Parameter Settings by Entity Instance
 73. SignalTap II Logic Analyzer Settings
 74. Elapsed Time Per Partition
 75. Connections to In-System Debugging Instance "auto_signaltap_0"
 76. Analysis & Synthesis Messages
 77. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jul 23 14:32:39 2024       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; adcdac_test                                 ;
; Top-level Entity Name              ; adcdac_test                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 9,732                                       ;
;     Total combinational functions  ; 8,214                                       ;
;     Dedicated logic registers      ; 9,184                                       ;
; Total registers                    ; 9184                                        ;
; Total pins                         ; 46                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 87,664                                      ;
; Embedded Multiplier 9-bit elements ; 3                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; adcdac_test        ; adcdac_test        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                      ;
+----------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                         ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                 ; Library ;
+----------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; unsigned2signed.v                                        ; yes             ; User Verilog HDL File                                 ; D:/Desktop/2024_E_Design/2023C/fpga_2/unsigned2signed.v                                                      ;         ;
; ../matlab/hdlsrc/signalSim/Cnt_sin2cos_L.v               ; yes             ; User Verilog HDL File                                 ; D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/Cnt_sin2cos_L.v                                       ;         ;
; ../matlab/hdlsrc/signalSim/DualRam.v                     ; yes             ; User Verilog HDL File                                 ; D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/DualRam.v                                             ;         ;
; ../matlab/hdlsrc/signalSim/DualPortRAM_generic.v         ; yes             ; User Verilog HDL File                                 ; D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/DualPortRAM_generic.v                                 ;         ;
; rtl/adc_sample.v                                         ; yes             ; User Verilog HDL File                                 ; D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adc_sample.v                                                       ;         ;
; ../matlab/hdlsrc/signalSim/Cnt_sin2cos.v                 ; yes             ; User Verilog HDL File                                 ; D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/Cnt_sin2cos.v                                         ;         ;
; ../matlab/hdlsrc/signalSim/WaveformGen.v                 ; yes             ; User Verilog HDL File                                 ; D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/WaveformGen.v                                         ;         ;
; ../matlab/hdlsrc/signalSim/NCO1.v                        ; yes             ; User Verilog HDL File                                 ; D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/NCO1.v                                                ;         ;
; ../matlab/hdlsrc/signalSim/NCO.v                         ; yes             ; User Verilog HDL File                                 ; D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/NCO.v                                                 ;         ;
; ../matlab/hdlsrc/signalSim/LookUpTableGen.v              ; yes             ; User Verilog HDL File                                 ; D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/LookUpTableGen.v                                      ;         ;
; ../matlab/hdlsrc/signalSim/Lookup_Table.v                ; yes             ; User Verilog HDL File                                 ; D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/Lookup_Table.v                                        ;         ;
; ../matlab/hdlsrc/signalSim/DitherGen.v                   ; yes             ; User Verilog HDL File                                 ; D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/DitherGen.v                                           ;         ;
; rtl/rtl_module.v                                         ; yes             ; User Verilog HDL File                                 ; D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/rtl_module.v                                                       ;         ;
; rtl/adcdac_test.bdf                                      ; yes             ; User Block Diagram/Schematic File                     ; D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf                                                    ;         ;
; PLL.v                                                    ; yes             ; User Wizard-Generated File                            ; D:/Desktop/2024_E_Design/2023C/fpga_2/PLL.v                                                                  ;         ;
; lpm_constant0.v                                          ; yes             ; User Wizard-Generated File                            ; D:/Desktop/2024_E_Design/2023C/fpga_2/lpm_constant0.v                                                        ;         ;
; lpm_constant1.v                                          ; yes             ; User Wizard-Generated File                            ; D:/Desktop/2024_E_Design/2023C/fpga_2/lpm_constant1.v                                                        ;         ;
; mul.v                                                    ; yes             ; User Wizard-Generated File                            ; D:/Desktop/2024_E_Design/2023C/fpga_2/mul.v                                                                  ;         ;
; fir_compiler-library/auk_dspip_lib_pkg_fir_131.vhd       ; yes             ; Encrypted User VHDL File                              ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/auk_dspip_lib_pkg_fir_131.vhd                     ;         ;
; fir_compiler-library/auk_dspip_math_pkg_fir_131.vhd      ; yes             ; Encrypted User VHDL File                              ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/auk_dspip_math_pkg_fir_131.vhd                    ;         ;
; lowpass_st.v                                             ; yes             ; User Verilog HDL File                                 ; D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_st.v                                                           ;         ;
; lowpass_st_s.v                                           ; yes             ; User Verilog HDL File                                 ; D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_st_s.v                                                         ;         ;
; lowpass_st_u.v                                           ; yes             ; User Verilog HDL File                                 ; D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_st_u.v                                                         ;         ;
; lowpass_ast.vhd                                          ; yes             ; User VHDL File                                        ; D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass_ast.vhd                                                        ;         ;
; lowpass.v                                                ; yes             ; User Wizard-Generated File                            ; D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass.v                                                              ;         ;
; altpll.tdf                                               ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/altpll.tdf                                                 ;         ;
; aglobal131.inc                                           ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/aglobal131.inc                                             ;         ;
; stratix_pll.inc                                          ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/stratix_pll.inc                                            ;         ;
; stratixii_pll.inc                                        ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/stratixii_pll.inc                                          ;         ;
; cycloneii_pll.inc                                        ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/cycloneii_pll.inc                                          ;         ;
; db/pll_altpll2.v                                         ; yes             ; Auto-Generated Megafunction                           ; D:/Desktop/2024_E_Design/2023C/fpga_2/db/pll_altpll2.v                                                       ;         ;
; busmux.tdf                                               ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/busmux.tdf                                                 ;         ;
; lpm_mux.inc                                              ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/lpm_mux.inc                                                ;         ;
; lpm_mux.tdf                                              ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/lpm_mux.tdf                                                ;         ;
; muxlut.inc                                               ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/muxlut.inc                                                 ;         ;
; bypassff.inc                                             ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/bypassff.inc                                               ;         ;
; altshift.inc                                             ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/altshift.inc                                               ;         ;
; db/mux_rsc.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; D:/Desktop/2024_E_Design/2023C/fpga_2/db/mux_rsc.tdf                                                         ;         ;
; db/mux_nsc.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; D:/Desktop/2024_E_Design/2023C/fpga_2/db/mux_nsc.tdf                                                         ;         ;
; lpm_mult.tdf                                             ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/lpm_mult.tdf                                               ;         ;
; lpm_add_sub.inc                                          ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/lpm_add_sub.inc                                            ;         ;
; multcore.inc                                             ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/multcore.inc                                               ;         ;
; db/mult_p3p.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; D:/Desktop/2024_E_Design/2023C/fpga_2/db/mult_p3p.tdf                                                        ;         ;
; auk_dspip_avalon_streaming_sink_fir_131.vhd              ; yes             ; Encrypted Auto-Found VHDL File                        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_131.vhd       ;         ;
; scfifo.tdf                                               ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/scfifo.tdf                                                 ;         ;
; a_regfifo.inc                                            ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/a_regfifo.inc                                              ;         ;
; a_dpfifo.inc                                             ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/a_dpfifo.inc                                               ;         ;
; a_i2fifo.inc                                             ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/a_i2fifo.inc                                               ;         ;
; a_fffifo.inc                                             ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/a_fffifo.inc                                               ;         ;
; a_f2fifo.inc                                             ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/a_f2fifo.inc                                               ;         ;
; db/scfifo_chh1.tdf                                       ; yes             ; Auto-Generated Megafunction                           ; D:/Desktop/2024_E_Design/2023C/fpga_2/db/scfifo_chh1.tdf                                                     ;         ;
; db/a_dpfifo_7s81.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Desktop/2024_E_Design/2023C/fpga_2/db/a_dpfifo_7s81.tdf                                                   ;         ;
; db/altsyncram_0tf1.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Desktop/2024_E_Design/2023C/fpga_2/db/altsyncram_0tf1.tdf                                                 ;         ;
; db/cmpr_gs8.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; D:/Desktop/2024_E_Design/2023C/fpga_2/db/cmpr_gs8.tdf                                                        ;         ;
; db/cntr_tnb.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; D:/Desktop/2024_E_Design/2023C/fpga_2/db/cntr_tnb.tdf                                                        ;         ;
; db/cntr_ao7.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; D:/Desktop/2024_E_Design/2023C/fpga_2/db/cntr_ao7.tdf                                                        ;         ;
; db/cntr_unb.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; D:/Desktop/2024_E_Design/2023C/fpga_2/db/cntr_unb.tdf                                                        ;         ;
; auk_dspip_avalon_streaming_source_fir_131.vhd            ; yes             ; Encrypted Auto-Found VHDL File                        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_131.vhd     ;         ;
; auk_dspip_avalon_streaming_controller_fir_131.vhd        ; yes             ; Encrypted Auto-Found VHDL File                        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_131.vhd ;         ;
; par_ld_ser_tdl_nc.v                                      ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/par_ld_ser_tdl_nc.v                               ;         ;
; lc_tdl_strat_cen.v                                       ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/lc_tdl_strat_cen.v                                ;         ;
; sym_add_ser_cen.v                                        ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;         ;
; rom_lut_r_cen.v                                          ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;         ;
; sadd_lpm_cen.v                                           ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;         ;
; mac_tl.v                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/mac_tl.v                                          ;         ;
; scale_accum_cen.v                                        ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/scale_accum_cen.v                                 ;         ;
; ser_shft_cen.v                                           ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/ser_shft_cen.v                                    ;         ;
; scale_shft_comb_cen.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/scale_shft_comb_cen.v                             ;         ;
; ser_ctrl_cen.v                                           ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/ser_ctrl_cen.v                                    ;         ;
; rnd_dat.v                                                ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rnd_dat.v                                         ;         ;
; sld_signaltap.vhd                                        ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd                                          ;         ;
; sld_signaltap_impl.vhd                                   ; yes             ; Encrypted Megafunction                                ; f:/fpga/quartusii/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                     ;         ;
; sld_ela_control.vhd                                      ; yes             ; Encrypted Megafunction                                ; f:/fpga/quartusii/quartus/libraries/megafunctions/sld_ela_control.vhd                                        ;         ;
; lpm_shiftreg.tdf                                         ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                           ;         ;
; lpm_constant.inc                                         ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/lpm_constant.inc                                           ;         ;
; dffeea.inc                                               ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/dffeea.inc                                                 ;         ;
; sld_mbpmg.vhd                                            ; yes             ; Encrypted Megafunction                                ; f:/fpga/quartusii/quartus/libraries/megafunctions/sld_mbpmg.vhd                                              ;         ;
; sld_ela_trigger_flow_mgr.vhd                             ; yes             ; Encrypted Megafunction                                ; f:/fpga/quartusii/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                               ;         ;
; sld_buffer_manager.vhd                                   ; yes             ; Encrypted Megafunction                                ; f:/fpga/quartusii/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                     ;         ;
; altsyncram.tdf                                           ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/altsyncram.tdf                                             ;         ;
; stratix_ram_block.inc                                    ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/stratix_ram_block.inc                                      ;         ;
; lpm_decode.inc                                           ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/lpm_decode.inc                                             ;         ;
; a_rdenreg.inc                                            ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/a_rdenreg.inc                                              ;         ;
; altrom.inc                                               ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/altrom.inc                                                 ;         ;
; altram.inc                                               ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/altram.inc                                                 ;         ;
; altdpram.inc                                             ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/altdpram.inc                                               ;         ;
; db/altsyncram_u024.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Desktop/2024_E_Design/2023C/fpga_2/db/altsyncram_u024.tdf                                                 ;         ;
; altdpram.tdf                                             ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/altdpram.tdf                                               ;         ;
; memmodes.inc                                             ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/others/maxplus2/memmodes.inc                                             ;         ;
; a_hdffe.inc                                              ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/a_hdffe.inc                                                ;         ;
; alt_le_rden_reg.inc                                      ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                        ;         ;
; altsyncram.inc                                           ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/altsyncram.inc                                             ;         ;
; db/mux_psc.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; D:/Desktop/2024_E_Design/2023C/fpga_2/db/mux_psc.tdf                                                         ;         ;
; lpm_decode.tdf                                           ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/lpm_decode.tdf                                             ;         ;
; declut.inc                                               ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/declut.inc                                                 ;         ;
; lpm_compare.inc                                          ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/lpm_compare.inc                                            ;         ;
; db/decode_dvf.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; D:/Desktop/2024_E_Design/2023C/fpga_2/db/decode_dvf.tdf                                                      ;         ;
; lpm_counter.tdf                                          ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/lpm_counter.tdf                                            ;         ;
; cmpconst.inc                                             ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/cmpconst.inc                                               ;         ;
; lpm_counter.inc                                          ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/lpm_counter.inc                                            ;         ;
; alt_counter_stratix.inc                                  ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/alt_counter_stratix.inc                                    ;         ;
; db/cntr_fgi.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; D:/Desktop/2024_E_Design/2023C/fpga_2/db/cntr_fgi.tdf                                                        ;         ;
; db/cmpr_sgc.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; D:/Desktop/2024_E_Design/2023C/fpga_2/db/cmpr_sgc.tdf                                                        ;         ;
; db/cntr_89j.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; D:/Desktop/2024_E_Design/2023C/fpga_2/db/cntr_89j.tdf                                                        ;         ;
; db/cntr_cgi.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; D:/Desktop/2024_E_Design/2023C/fpga_2/db/cntr_cgi.tdf                                                        ;         ;
; db/cmpr_rgc.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; D:/Desktop/2024_E_Design/2023C/fpga_2/db/cmpr_rgc.tdf                                                        ;         ;
; db/cntr_23j.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; D:/Desktop/2024_E_Design/2023C/fpga_2/db/cntr_23j.tdf                                                        ;         ;
; db/cmpr_ngc.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; D:/Desktop/2024_E_Design/2023C/fpga_2/db/cmpr_ngc.tdf                                                        ;         ;
; sld_rom_sr.vhd                                           ; yes             ; Encrypted Megafunction                                ; f:/fpga/quartusii/quartus/libraries/megafunctions/sld_rom_sr.vhd                                             ;         ;
; sld_hub.vhd                                              ; yes             ; Encrypted Megafunction                                ; f:/fpga/quartusii/quartus/libraries/megafunctions/sld_hub.vhd                                                ;         ;
; sld_jtag_hub.vhd                                         ; yes             ; Encrypted Megafunction                                ; f:/fpga/quartusii/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                           ;         ;
; db/altsyncram_2an1.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Desktop/2024_E_Design/2023C/fpga_2/db/altsyncram_2an1.tdf                                                 ;         ;
; db/adcdac_test.ram0_dualportram_generic_561fa0d0.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Desktop/2024_E_Design/2023C/fpga_2/db/adcdac_test.ram0_dualportram_generic_561fa0d0.hdl.mif               ;         ;
; db/altsyncram_if01.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Desktop/2024_E_Design/2023C/fpga_2/db/altsyncram_if01.tdf                                                 ;         ;
; altshift_taps.tdf                                        ; yes             ; Megafunction                                          ; f:/fpga/quartusii/quartus/libraries/megafunctions/altshift_taps.tdf                                          ;         ;
; db/shift_taps_noo.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Desktop/2024_E_Design/2023C/fpga_2/db/shift_taps_noo.tdf                                                  ;         ;
; db/altsyncram_ie81.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Desktop/2024_E_Design/2023C/fpga_2/db/altsyncram_ie81.tdf                                                 ;         ;
; db/cntr_9pf.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; D:/Desktop/2024_E_Design/2023C/fpga_2/db/cntr_9pf.tdf                                                        ;         ;
; db/cmpr_pgc.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; D:/Desktop/2024_E_Design/2023C/fpga_2/db/cmpr_pgc.tdf                                                        ;         ;
+----------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                  ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                          ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 9,732                                                                          ;
;                                             ;                                                                                ;
; Total combinational functions               ; 8214                                                                           ;
; Logic element usage by number of LUT inputs ;                                                                                ;
;     -- 4 input functions                    ; 1100                                                                           ;
;     -- 3 input functions                    ; 2207                                                                           ;
;     -- <=2 input functions                  ; 4907                                                                           ;
;                                             ;                                                                                ;
; Logic elements by mode                      ;                                                                                ;
;     -- normal mode                          ; 6571                                                                           ;
;     -- arithmetic mode                      ; 1643                                                                           ;
;                                             ;                                                                                ;
; Total registers                             ; 9184                                                                           ;
;     -- Dedicated logic registers            ; 9184                                                                           ;
;     -- I/O registers                        ; 0                                                                              ;
;                                             ;                                                                                ;
; I/O pins                                    ; 46                                                                             ;
; Total memory bits                           ; 87664                                                                          ;
; Embedded Multiplier 9-bit elements          ; 3                                                                              ;
; Total PLLs                                  ; 1                                                                              ;
;     -- PLLs                                 ; 1                                                                              ;
;                                             ;                                                                                ;
; Maximum fan-out node                        ; PLL:inst20|altpll:altpll_component|PLL_altpll2:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 8888                                                                           ;
; Total fan-out                               ; 51615                                                                          ;
; Average fan-out                             ; 2.92                                                                           ;
+---------------------------------------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |adcdac_test                                                                                            ; 8214 (1)          ; 9184 (0)     ; 87664       ; 3            ; 3       ; 0         ; 46   ; 0            ; |adcdac_test                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |Cnt_sin2cos:inst19|                                                                                 ; 38 (38)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Cnt_sin2cos:inst19                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |Cnt_sin2cos_L:inst25|                                                                               ; 14 (14)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Cnt_sin2cos_L:inst25                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |DAC_interface:inst2|                                                                                ; 1 (1)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|DAC_interface:inst2                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |DualRam:inst15|                                                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|DualRam:inst15                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |DualPortRAM_generic:u_Dual_Port_RAM|                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|DualRam:inst15|DualPortRAM_generic:u_Dual_Port_RAM                                                                                                                                                                                                                                                                                   ; work         ;
;          |altsyncram:ram_rtl_0|                                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|DualRam:inst15|DualPortRAM_generic:u_Dual_Port_RAM|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                              ; work         ;
;             |altsyncram_2an1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|DualRam:inst15|DualPortRAM_generic:u_Dual_Port_RAM|altsyncram:ram_rtl_0|altsyncram_2an1:auto_generated                                                                                                                                                                                                                               ; work         ;
;    |DualRam:inst16|                                                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|DualRam:inst16                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |DualPortRAM_generic:u_Dual_Port_RAM|                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|DualRam:inst16|DualPortRAM_generic:u_Dual_Port_RAM                                                                                                                                                                                                                                                                                   ; work         ;
;          |altsyncram:ram_rtl_0|                                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|DualRam:inst16|DualPortRAM_generic:u_Dual_Port_RAM|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                              ; work         ;
;             |altsyncram_2an1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|DualRam:inst16|DualPortRAM_generic:u_Dual_Port_RAM|altsyncram:ram_rtl_0|altsyncram_2an1:auto_generated                                                                                                                                                                                                                               ; work         ;
;    |DualRam:inst21|                                                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|DualRam:inst21                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |DualPortRAM_generic:u_Dual_Port_RAM|                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|DualRam:inst21|DualPortRAM_generic:u_Dual_Port_RAM                                                                                                                                                                                                                                                                                   ; work         ;
;          |altsyncram:ram_rtl_0|                                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|DualRam:inst21|DualPortRAM_generic:u_Dual_Port_RAM|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                              ; work         ;
;             |altsyncram_2an1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|DualRam:inst21|DualPortRAM_generic:u_Dual_Port_RAM|altsyncram:ram_rtl_0|altsyncram_2an1:auto_generated                                                                                                                                                                                                                               ; work         ;
;    |Lowpass:inst28|                                                                                     ; 2423 (0)          ; 2607 (0)     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |Lowpass_ast:Lowpass_ast_inst|                                                                    ; 2423 (0)          ; 2607 (0)     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst                                                                                                                                                                                                                                                                                          ; work         ;
;          |Lowpass_st:fircore|                                                                           ; 2384 (0)          ; 2531 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore                                                                                                                                                                                                                                                                       ; work         ;
;             |Lowpass_st_s:U1_n|                                                                         ; 1172 (0)          ; 1267 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n                                                                                                                                                                                                                                                     ; work         ;
;                |lc_tdl_strat_cen:Utdl_0_n|                                                              ; 144 (144)         ; 144 (144)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|lc_tdl_strat_cen:Utdl_0_n                                                                                                                                                                                                                           ; work         ;
;                |lc_tdl_strat_cen:Utdl_1_n|                                                              ; 144 (144)         ; 144 (144)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|lc_tdl_strat_cen:Utdl_1_n                                                                                                                                                                                                                           ; work         ;
;                |lc_tdl_strat_cen:Utdl_2_n|                                                              ; 144 (144)         ; 144 (144)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|lc_tdl_strat_cen:Utdl_2_n                                                                                                                                                                                                                           ; work         ;
;                |lc_tdl_strat_cen:Utdl_3_n|                                                              ; 144 (144)         ; 144 (144)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|lc_tdl_strat_cen:Utdl_3_n                                                                                                                                                                                                                           ; work         ;
;                |lc_tdl_strat_cen:Utdl_4_n|                                                              ; 126 (126)         ; 126 (126)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|lc_tdl_strat_cen:Utdl_4_n                                                                                                                                                                                                                           ; work         ;
;                |par_ld_ser_tdl_nc:Utdl_0_a|                                                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|par_ld_ser_tdl_nc:Utdl_0_a                                                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur0_n|                                                                    ; 13 (13)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur0_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur1_n|                                                                    ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur1_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur2_n|                                                                    ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur2_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur3_n|                                                                    ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur3_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur4_n|                                                                    ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur4_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur5_n|                                                                    ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur5_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur6_n|                                                                    ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur6_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur7_n|                                                                    ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur7_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur8_n|                                                                    ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur8_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur9_n|                                                                    ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur9_n                                                                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uaddl_0_n_0_n|                                                             ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_0_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_0_n_1_n|                                                             ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_1_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_0_n_2_n|                                                             ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_2_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_0_n_3_n|                                                             ; 17 (17)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_3_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_0_n_4_n|                                                             ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_4_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_1_n_0_n|                                                             ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_0_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_1_n_1_n|                                                             ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_1_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_1_n_2_n|                                                             ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_2_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_2_n_0_n|                                                             ; 20 (20)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_2_n_0_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_2_n_1_n|                                                             ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_2_n_1_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_3_n_0_n|                                                             ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_3_n_0_n                                                                                                                                                                                                                          ; work         ;
;                |scale_accum_cen:Usa|                                                                    ; 47 (47)           ; 67 (67)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|scale_accum_cen:Usa                                                                                                                                                                                                                                 ; work         ;
;                |scale_shft_comb_cen:Usscx|                                                              ; 0 (0)             ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|scale_shft_comb_cen:Usscx                                                                                                                                                                                                                           ; work         ;
;                |ser_ctrl_cen:Usc|                                                                       ; 21 (21)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc                                                                                                                                                                                                                                    ; work         ;
;                |ser_shft_cen:Usershft|                                                                  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_shft_cen:Usershft                                                                                                                                                                                                                               ; work         ;
;                |sym_add_ser_cen:sym_0_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_0_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_10_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_10_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_11_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_11_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_12_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_12_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_13_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_13_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_14_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_14_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_15_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_15_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_16_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_16_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_17_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_17_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_18_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_18_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_19_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_19_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_1_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_1_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_20_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_20_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_21_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_21_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_22_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_22_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_23_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_23_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_24_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_24_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_25_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_25_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_26_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_26_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_27_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_27_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_28_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_28_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_29_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_29_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_2_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_2_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_30_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_30_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_31_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_31_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_32_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_32_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_33_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_33_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_34_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_34_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_35_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_35_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_36_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_36_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_37_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_37_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_38_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_38_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_39_n|                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_39_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_3_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_3_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_4_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_4_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_5_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_5_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_6_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_6_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_7_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_7_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_8_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_8_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_9_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_9_n                                                                                                                                                                                                                             ; work         ;
;             |Lowpass_st_u:U0_n|                                                                         ; 1128 (0)          ; 1226 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n                                                                                                                                                                                                                                                     ; work         ;
;                |lc_tdl_strat_cen:Utdl_0_n|                                                              ; 144 (144)         ; 144 (144)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_0_n                                                                                                                                                                                                                           ; work         ;
;                |lc_tdl_strat_cen:Utdl_1_n|                                                              ; 144 (144)         ; 144 (144)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_1_n                                                                                                                                                                                                                           ; work         ;
;                |lc_tdl_strat_cen:Utdl_2_n|                                                              ; 145 (145)         ; 144 (144)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_2_n                                                                                                                                                                                                                           ; work         ;
;                |lc_tdl_strat_cen:Utdl_3_n|                                                              ; 144 (144)         ; 144 (144)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_3_n                                                                                                                                                                                                                           ; work         ;
;                |lc_tdl_strat_cen:Utdl_4_n|                                                              ; 126 (126)         ; 126 (126)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_4_n                                                                                                                                                                                                                           ; work         ;
;                |par_ld_ser_tdl_nc:Utdl_0_a|                                                             ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|par_ld_ser_tdl_nc:Utdl_0_a                                                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur0_n|                                                                    ; 13 (13)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur1_n|                                                                    ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur1_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur2_n|                                                                    ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur2_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur3_n|                                                                    ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur3_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur4_n|                                                                    ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur4_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur5_n|                                                                    ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur5_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur6_n|                                                                    ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur6_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur7_n|                                                                    ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur7_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur8_n|                                                                    ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur8_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur9_n|                                                                    ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur9_n                                                                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uaddl_0_n_0_n|                                                             ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_0_n_1_n|                                                             ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_1_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_0_n_2_n|                                                             ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_2_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_0_n_3_n|                                                             ; 17 (17)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_3_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_0_n_4_n|                                                             ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_4_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_1_n_0_n|                                                             ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_0_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_1_n_1_n|                                                             ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_1_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_1_n_2_n|                                                             ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_2_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_2_n_0_n|                                                             ; 20 (20)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_2_n_0_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_2_n_1_n|                                                             ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_2_n_1_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_3_n_0_n|                                                             ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_3_n_0_n                                                                                                                                                                                                                          ; work         ;
;                |scale_accum_cen:Usa|                                                                    ; 23 (23)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa                                                                                                                                                                                                                                 ; work         ;
;                |scale_shft_comb_cen:Usscx|                                                              ; 1 (1)             ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_shft_comb_cen:Usscx                                                                                                                                                                                                                           ; work         ;
;                |ser_shft_cen:Usershft|                                                                  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_shft_cen:Usershft                                                                                                                                                                                                                               ; work         ;
;                |sym_add_ser_cen:sym_0_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_10_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_10_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_11_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_11_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_12_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_12_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_13_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_13_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_14_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_14_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_15_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_15_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_16_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_16_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_17_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_17_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_18_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_18_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_19_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_19_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_1_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_1_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_20_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_20_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_21_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_21_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_22_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_22_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_23_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_23_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_24_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_24_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_25_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_25_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_26_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_26_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_27_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_27_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_28_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_28_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_29_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_29_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_2_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_2_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_30_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_30_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_31_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_31_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_32_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_32_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_33_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_33_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_34_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_34_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_35_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_35_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_36_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_36_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_37_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_37_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_38_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_38_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_39_n|                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_39_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_3_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_3_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_4_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_4_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_5_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_5_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_6_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_6_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_7_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_7_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_8_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_8_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_9_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_9_n                                                                                                                                                                                                                             ; work         ;
;             |rnd_dat:Urnd|                                                                              ; 54 (54)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|rnd_dat:Urnd                                                                                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_l_0_n_0_n|                                                               ; 30 (30)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|sadd_lpm_cen:Uadd_l_0_n_0_n                                                                                                                                                                                                                                           ; work         ;
;          |auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|                                      ; 2 (2)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl                                                                                                                                                                                                                                  ; work         ;
;          |auk_dspip_avalon_streaming_sink_fir_131:sink|                                                 ; 33 (9)            ; 38 (22)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink                                                                                                                                                                                                                                             ; work         ;
;             |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                                                   ; 24 (0)            ; 16 (0)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                                                                                                                                                     ; work         ;
;                |scfifo_chh1:auto_generated|                                                             ; 24 (3)            ; 16 (1)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated                                                                                                                                                                          ; work         ;
;                   |a_dpfifo_7s81:dpfifo|                                                                ; 21 (13)           ; 15 (7)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo                                                                                                                                                     ; work         ;
;                      |altsyncram_0tf1:FIFOram|                                                          ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|altsyncram_0tf1:FIFOram                                                                                                                             ; work         ;
;                      |cntr_ao7:usedw_counter|                                                           ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|cntr_ao7:usedw_counter                                                                                                                              ; work         ;
;                      |cntr_tnb:rd_ptr_msb|                                                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|cntr_tnb:rd_ptr_msb                                                                                                                                 ; work         ;
;                      |cntr_unb:wr_ptr|                                                                  ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|cntr_unb:wr_ptr                                                                                                                                     ; work         ;
;          |auk_dspip_avalon_streaming_source_fir_131:source|                                             ; 4 (4)             ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source                                                                                                                                                                                                                                         ; work         ;
;    |Lowpass:inst29|                                                                                     ; 2420 (0)          ; 2607 (0)     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |Lowpass_ast:Lowpass_ast_inst|                                                                    ; 2420 (0)          ; 2607 (0)     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst                                                                                                                                                                                                                                                                                          ; work         ;
;          |Lowpass_st:fircore|                                                                           ; 2384 (0)          ; 2531 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore                                                                                                                                                                                                                                                                       ; work         ;
;             |Lowpass_st_s:U1_n|                                                                         ; 1173 (0)          ; 1267 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n                                                                                                                                                                                                                                                     ; work         ;
;                |lc_tdl_strat_cen:Utdl_0_n|                                                              ; 144 (144)         ; 144 (144)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|lc_tdl_strat_cen:Utdl_0_n                                                                                                                                                                                                                           ; work         ;
;                |lc_tdl_strat_cen:Utdl_1_n|                                                              ; 144 (144)         ; 144 (144)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|lc_tdl_strat_cen:Utdl_1_n                                                                                                                                                                                                                           ; work         ;
;                |lc_tdl_strat_cen:Utdl_2_n|                                                              ; 145 (145)         ; 144 (144)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|lc_tdl_strat_cen:Utdl_2_n                                                                                                                                                                                                                           ; work         ;
;                |lc_tdl_strat_cen:Utdl_3_n|                                                              ; 144 (144)         ; 144 (144)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|lc_tdl_strat_cen:Utdl_3_n                                                                                                                                                                                                                           ; work         ;
;                |lc_tdl_strat_cen:Utdl_4_n|                                                              ; 126 (126)         ; 126 (126)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|lc_tdl_strat_cen:Utdl_4_n                                                                                                                                                                                                                           ; work         ;
;                |par_ld_ser_tdl_nc:Utdl_0_a|                                                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|par_ld_ser_tdl_nc:Utdl_0_a                                                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur0_n|                                                                    ; 13 (13)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur0_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur1_n|                                                                    ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur1_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur2_n|                                                                    ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur2_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur3_n|                                                                    ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur3_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur4_n|                                                                    ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur4_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur5_n|                                                                    ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur5_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur6_n|                                                                    ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur6_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur7_n|                                                                    ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur7_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur8_n|                                                                    ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur8_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur9_n|                                                                    ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur9_n                                                                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uaddl_0_n_0_n|                                                             ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_0_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_0_n_1_n|                                                             ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_1_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_0_n_2_n|                                                             ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_2_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_0_n_3_n|                                                             ; 17 (17)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_3_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_0_n_4_n|                                                             ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_4_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_1_n_0_n|                                                             ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_0_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_1_n_1_n|                                                             ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_1_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_1_n_2_n|                                                             ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_2_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_2_n_0_n|                                                             ; 20 (20)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_2_n_0_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_2_n_1_n|                                                             ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_2_n_1_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_3_n_0_n|                                                             ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_3_n_0_n                                                                                                                                                                                                                          ; work         ;
;                |scale_accum_cen:Usa|                                                                    ; 47 (47)           ; 67 (67)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|scale_accum_cen:Usa                                                                                                                                                                                                                                 ; work         ;
;                |scale_shft_comb_cen:Usscx|                                                              ; 0 (0)             ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|scale_shft_comb_cen:Usscx                                                                                                                                                                                                                           ; work         ;
;                |ser_ctrl_cen:Usc|                                                                       ; 21 (21)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc                                                                                                                                                                                                                                    ; work         ;
;                |ser_shft_cen:Usershft|                                                                  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_shft_cen:Usershft                                                                                                                                                                                                                               ; work         ;
;                |sym_add_ser_cen:sym_0_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_0_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_10_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_10_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_11_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_11_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_12_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_12_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_13_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_13_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_14_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_14_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_15_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_15_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_16_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_16_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_17_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_17_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_18_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_18_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_19_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_19_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_1_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_1_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_20_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_20_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_21_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_21_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_22_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_22_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_23_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_23_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_24_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_24_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_25_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_25_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_26_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_26_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_27_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_27_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_28_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_28_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_29_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_29_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_2_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_2_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_30_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_30_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_31_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_31_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_32_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_32_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_33_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_33_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_34_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_34_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_35_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_35_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_36_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_36_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_37_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_37_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_38_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_38_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_39_n|                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_39_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_3_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_3_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_4_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_4_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_5_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_5_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_6_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_6_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_7_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_7_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_8_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_8_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_9_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_9_n                                                                                                                                                                                                                             ; work         ;
;             |Lowpass_st_u:U0_n|                                                                         ; 1127 (0)          ; 1226 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n                                                                                                                                                                                                                                                     ; work         ;
;                |lc_tdl_strat_cen:Utdl_0_n|                                                              ; 144 (144)         ; 144 (144)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_0_n                                                                                                                                                                                                                           ; work         ;
;                |lc_tdl_strat_cen:Utdl_1_n|                                                              ; 144 (144)         ; 144 (144)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_1_n                                                                                                                                                                                                                           ; work         ;
;                |lc_tdl_strat_cen:Utdl_2_n|                                                              ; 144 (144)         ; 144 (144)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_2_n                                                                                                                                                                                                                           ; work         ;
;                |lc_tdl_strat_cen:Utdl_3_n|                                                              ; 144 (144)         ; 144 (144)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_3_n                                                                                                                                                                                                                           ; work         ;
;                |lc_tdl_strat_cen:Utdl_4_n|                                                              ; 126 (126)         ; 126 (126)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_4_n                                                                                                                                                                                                                           ; work         ;
;                |par_ld_ser_tdl_nc:Utdl_0_a|                                                             ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|par_ld_ser_tdl_nc:Utdl_0_a                                                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur0_n|                                                                    ; 13 (13)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur1_n|                                                                    ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur1_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur2_n|                                                                    ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur2_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur3_n|                                                                    ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur3_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur4_n|                                                                    ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur4_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur5_n|                                                                    ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur5_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur6_n|                                                                    ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur6_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur7_n|                                                                    ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur7_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur8_n|                                                                    ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur8_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur9_n|                                                                    ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur9_n                                                                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uaddl_0_n_0_n|                                                             ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_0_n_1_n|                                                             ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_1_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_0_n_2_n|                                                             ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_2_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_0_n_3_n|                                                             ; 17 (17)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_3_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_0_n_4_n|                                                             ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_4_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_1_n_0_n|                                                             ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_0_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_1_n_1_n|                                                             ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_1_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_1_n_2_n|                                                             ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_2_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_2_n_0_n|                                                             ; 20 (20)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_2_n_0_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_2_n_1_n|                                                             ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_2_n_1_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_3_n_0_n|                                                             ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_3_n_0_n                                                                                                                                                                                                                          ; work         ;
;                |scale_accum_cen:Usa|                                                                    ; 23 (23)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa                                                                                                                                                                                                                                 ; work         ;
;                |scale_shft_comb_cen:Usscx|                                                              ; 1 (1)             ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_shft_comb_cen:Usscx                                                                                                                                                                                                                           ; work         ;
;                |ser_shft_cen:Usershft|                                                                  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_shft_cen:Usershft                                                                                                                                                                                                                               ; work         ;
;                |sym_add_ser_cen:sym_0_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_10_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_10_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_11_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_11_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_12_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_12_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_13_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_13_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_14_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_14_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_15_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_15_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_16_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_16_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_17_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_17_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_18_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_18_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_19_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_19_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_1_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_1_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_20_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_20_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_21_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_21_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_22_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_22_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_23_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_23_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_24_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_24_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_25_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_25_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_26_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_26_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_27_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_27_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_28_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_28_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_29_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_29_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_2_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_2_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_30_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_30_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_31_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_31_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_32_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_32_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_33_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_33_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_34_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_34_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_35_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_35_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_36_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_36_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_37_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_37_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_38_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_38_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_39_n|                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_39_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_3_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_3_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_4_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_4_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_5_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_5_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_6_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_6_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_7_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_7_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_8_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_8_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_9_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_9_n                                                                                                                                                                                                                             ; work         ;
;             |rnd_dat:Urnd|                                                                              ; 54 (54)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|rnd_dat:Urnd                                                                                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_l_0_n_0_n|                                                               ; 30 (30)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|sadd_lpm_cen:Uadd_l_0_n_0_n                                                                                                                                                                                                                                           ; work         ;
;          |auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|                                      ; 2 (2)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl                                                                                                                                                                                                                                  ; work         ;
;          |auk_dspip_avalon_streaming_sink_fir_131:sink|                                                 ; 30 (9)            ; 38 (22)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink                                                                                                                                                                                                                                             ; work         ;
;             |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                                                   ; 21 (0)            ; 16 (0)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                                                                                                                                                     ; work         ;
;                |scfifo_chh1:auto_generated|                                                             ; 21 (2)            ; 16 (1)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated                                                                                                                                                                          ; work         ;
;                   |a_dpfifo_7s81:dpfifo|                                                                ; 19 (11)           ; 15 (7)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo                                                                                                                                                     ; work         ;
;                      |altsyncram_0tf1:FIFOram|                                                          ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|altsyncram_0tf1:FIFOram                                                                                                                             ; work         ;
;                      |cntr_ao7:usedw_counter|                                                           ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|cntr_ao7:usedw_counter                                                                                                                              ; work         ;
;                      |cntr_tnb:rd_ptr_msb|                                                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|cntr_tnb:rd_ptr_msb                                                                                                                                 ; work         ;
;                      |cntr_unb:wr_ptr|                                                                  ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|cntr_unb:wr_ptr                                                                                                                                     ; work         ;
;          |auk_dspip_avalon_streaming_source_fir_131:source|                                             ; 4 (4)             ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source                                                                                                                                                                                                                                         ; work         ;
;    |Lowpass:inst30|                                                                                     ; 2420 (0)          ; 2608 (0)     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |Lowpass_ast:Lowpass_ast_inst|                                                                    ; 2420 (0)          ; 2608 (0)     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst                                                                                                                                                                                                                                                                                          ; work         ;
;          |Lowpass_st:fircore|                                                                           ; 2384 (0)          ; 2531 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore                                                                                                                                                                                                                                                                       ; work         ;
;             |Lowpass_st_s:U1_n|                                                                         ; 1173 (0)          ; 1267 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n                                                                                                                                                                                                                                                     ; work         ;
;                |lc_tdl_strat_cen:Utdl_0_n|                                                              ; 144 (144)         ; 144 (144)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|lc_tdl_strat_cen:Utdl_0_n                                                                                                                                                                                                                           ; work         ;
;                |lc_tdl_strat_cen:Utdl_1_n|                                                              ; 144 (144)         ; 144 (144)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|lc_tdl_strat_cen:Utdl_1_n                                                                                                                                                                                                                           ; work         ;
;                |lc_tdl_strat_cen:Utdl_2_n|                                                              ; 144 (144)         ; 144 (144)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|lc_tdl_strat_cen:Utdl_2_n                                                                                                                                                                                                                           ; work         ;
;                |lc_tdl_strat_cen:Utdl_3_n|                                                              ; 144 (144)         ; 144 (144)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|lc_tdl_strat_cen:Utdl_3_n                                                                                                                                                                                                                           ; work         ;
;                |lc_tdl_strat_cen:Utdl_4_n|                                                              ; 126 (126)         ; 126 (126)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|lc_tdl_strat_cen:Utdl_4_n                                                                                                                                                                                                                           ; work         ;
;                |par_ld_ser_tdl_nc:Utdl_0_a|                                                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|par_ld_ser_tdl_nc:Utdl_0_a                                                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur0_n|                                                                    ; 13 (13)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur0_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur1_n|                                                                    ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur1_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur2_n|                                                                    ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur2_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur3_n|                                                                    ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur3_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur4_n|                                                                    ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur4_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur5_n|                                                                    ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur5_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur6_n|                                                                    ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur6_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur7_n|                                                                    ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur7_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur8_n|                                                                    ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur8_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur9_n|                                                                    ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur9_n                                                                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uaddl_0_n_0_n|                                                             ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_0_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_0_n_1_n|                                                             ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_1_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_0_n_2_n|                                                             ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_2_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_0_n_3_n|                                                             ; 17 (17)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_3_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_0_n_4_n|                                                             ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_4_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_1_n_0_n|                                                             ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_0_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_1_n_1_n|                                                             ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_1_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_1_n_2_n|                                                             ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_2_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_2_n_0_n|                                                             ; 20 (20)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_2_n_0_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_2_n_1_n|                                                             ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_2_n_1_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_3_n_0_n|                                                             ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_3_n_0_n                                                                                                                                                                                                                          ; work         ;
;                |scale_accum_cen:Usa|                                                                    ; 47 (47)           ; 67 (67)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|scale_accum_cen:Usa                                                                                                                                                                                                                                 ; work         ;
;                |scale_shft_comb_cen:Usscx|                                                              ; 1 (1)             ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|scale_shft_comb_cen:Usscx                                                                                                                                                                                                                           ; work         ;
;                |ser_ctrl_cen:Usc|                                                                       ; 21 (21)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc                                                                                                                                                                                                                                    ; work         ;
;                |ser_shft_cen:Usershft|                                                                  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_shft_cen:Usershft                                                                                                                                                                                                                               ; work         ;
;                |sym_add_ser_cen:sym_0_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_0_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_10_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_10_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_11_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_11_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_12_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_12_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_13_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_13_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_14_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_14_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_15_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_15_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_16_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_16_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_17_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_17_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_18_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_18_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_19_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_19_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_1_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_1_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_20_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_20_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_21_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_21_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_22_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_22_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_23_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_23_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_24_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_24_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_25_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_25_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_26_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_26_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_27_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_27_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_28_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_28_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_29_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_29_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_2_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_2_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_30_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_30_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_31_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_31_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_32_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_32_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_33_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_33_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_34_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_34_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_35_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_35_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_36_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_36_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_37_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_37_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_38_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_38_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_39_n|                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_39_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_3_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_3_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_4_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_4_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_5_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_5_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_6_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_6_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_7_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_7_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_8_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_8_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_9_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_9_n                                                                                                                                                                                                                             ; work         ;
;             |Lowpass_st_u:U0_n|                                                                         ; 1127 (0)          ; 1226 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n                                                                                                                                                                                                                                                     ; work         ;
;                |lc_tdl_strat_cen:Utdl_0_n|                                                              ; 144 (144)         ; 144 (144)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_0_n                                                                                                                                                                                                                           ; work         ;
;                |lc_tdl_strat_cen:Utdl_1_n|                                                              ; 144 (144)         ; 144 (144)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_1_n                                                                                                                                                                                                                           ; work         ;
;                |lc_tdl_strat_cen:Utdl_2_n|                                                              ; 144 (144)         ; 144 (144)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_2_n                                                                                                                                                                                                                           ; work         ;
;                |lc_tdl_strat_cen:Utdl_3_n|                                                              ; 144 (144)         ; 144 (144)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_3_n                                                                                                                                                                                                                           ; work         ;
;                |lc_tdl_strat_cen:Utdl_4_n|                                                              ; 127 (127)         ; 126 (126)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_4_n                                                                                                                                                                                                                           ; work         ;
;                |par_ld_ser_tdl_nc:Utdl_0_a|                                                             ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|par_ld_ser_tdl_nc:Utdl_0_a                                                                                                                                                                                                                          ; work         ;
;                |rom_lut_r_cen:Ur0_n|                                                                    ; 13 (13)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur1_n|                                                                    ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur1_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur2_n|                                                                    ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur2_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur3_n|                                                                    ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur3_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur4_n|                                                                    ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur4_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur5_n|                                                                    ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur5_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur6_n|                                                                    ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur6_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur7_n|                                                                    ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur7_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur8_n|                                                                    ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur8_n                                                                                                                                                                                                                                 ; work         ;
;                |rom_lut_r_cen:Ur9_n|                                                                    ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur9_n                                                                                                                                                                                                                                 ; work         ;
;                |sadd_lpm_cen:Uaddl_0_n_0_n|                                                             ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_0_n_1_n|                                                             ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_1_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_0_n_2_n|                                                             ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_2_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_0_n_3_n|                                                             ; 17 (17)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_3_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_0_n_4_n|                                                             ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_4_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_1_n_0_n|                                                             ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_0_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_1_n_1_n|                                                             ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_1_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_1_n_2_n|                                                             ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_2_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_2_n_0_n|                                                             ; 20 (20)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_2_n_0_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_2_n_1_n|                                                             ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_2_n_1_n                                                                                                                                                                                                                          ; work         ;
;                |sadd_lpm_cen:Uaddl_3_n_0_n|                                                             ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_3_n_0_n                                                                                                                                                                                                                          ; work         ;
;                |scale_accum_cen:Usa|                                                                    ; 23 (23)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa                                                                                                                                                                                                                                 ; work         ;
;                |scale_shft_comb_cen:Usscx|                                                              ; 0 (0)             ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_shft_comb_cen:Usscx                                                                                                                                                                                                                           ; work         ;
;                |ser_shft_cen:Usershft|                                                                  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_shft_cen:Usershft                                                                                                                                                                                                                               ; work         ;
;                |sym_add_ser_cen:sym_0_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_10_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_10_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_11_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_11_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_12_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_12_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_13_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_13_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_14_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_14_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_15_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_15_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_16_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_16_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_17_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_17_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_18_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_18_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_19_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_19_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_1_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_1_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_20_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_20_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_21_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_21_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_22_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_22_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_23_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_23_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_24_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_24_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_25_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_25_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_26_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_26_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_27_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_27_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_28_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_28_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_29_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_29_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_2_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_2_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_30_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_30_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_31_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_31_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_32_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_32_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_33_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_33_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_34_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_34_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_35_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_35_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_36_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_36_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_37_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_37_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_38_n|                                                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_38_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_39_n|                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_39_n                                                                                                                                                                                                                            ; work         ;
;                |sym_add_ser_cen:sym_3_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_3_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_4_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_4_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_5_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_5_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_6_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_6_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_7_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_7_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_8_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_8_n                                                                                                                                                                                                                             ; work         ;
;                |sym_add_ser_cen:sym_9_n|                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_9_n                                                                                                                                                                                                                             ; work         ;
;             |rnd_dat:Urnd|                                                                              ; 54 (54)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|rnd_dat:Urnd                                                                                                                                                                                                                                                          ; work         ;
;             |sadd_lpm_cen:Uadd_l_0_n_0_n|                                                               ; 30 (30)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|sadd_lpm_cen:Uadd_l_0_n_0_n                                                                                                                                                                                                                                           ; work         ;
;          |auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|                                      ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl                                                                                                                                                                                                                                  ; work         ;
;          |auk_dspip_avalon_streaming_sink_fir_131:sink|                                                 ; 30 (9)            ; 38 (22)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink                                                                                                                                                                                                                                             ; work         ;
;             |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                                                   ; 21 (0)            ; 16 (0)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                                                                                                                                                     ; work         ;
;                |scfifo_chh1:auto_generated|                                                             ; 21 (2)            ; 16 (1)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated                                                                                                                                                                          ; work         ;
;                   |a_dpfifo_7s81:dpfifo|                                                                ; 19 (11)           ; 15 (7)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo                                                                                                                                                     ; work         ;
;                      |altsyncram_0tf1:FIFOram|                                                          ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|altsyncram_0tf1:FIFOram                                                                                                                             ; work         ;
;                      |cntr_ao7:usedw_counter|                                                           ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|cntr_ao7:usedw_counter                                                                                                                              ; work         ;
;                      |cntr_tnb:rd_ptr_msb|                                                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|cntr_tnb:rd_ptr_msb                                                                                                                                 ; work         ;
;                      |cntr_unb:wr_ptr|                                                                  ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|cntr_unb:wr_ptr                                                                                                                                     ; work         ;
;          |auk_dspip_avalon_streaming_source_fir_131:source|                                             ; 4 (4)             ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source                                                                                                                                                                                                                                         ; work         ;
;    |NCO:inst1|                                                                                          ; 104 (0)           ; 131 (0)      ; 11264       ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|NCO:inst1                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |NCO1:u_NCO1|                                                                                     ; 104 (42)          ; 131 (73)     ; 11264       ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|NCO:inst1|NCO1:u_NCO1                                                                                                                                                                                                                                                                                                                ; work         ;
;          |DitherGen:u_dither_inst|                                                                      ; 6 (6)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|NCO:inst1|NCO1:u_NCO1|DitherGen:u_dither_inst                                                                                                                                                                                                                                                                                        ; work         ;
;          |WaveformGen:u_Wave_inst|                                                                      ; 56 (46)           ; 39 (18)      ; 11264       ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|NCO:inst1|NCO1:u_NCO1|WaveformGen:u_Wave_inst                                                                                                                                                                                                                                                                                        ; work         ;
;             |LookUpTableGen:u_SineWave_inst|                                                            ; 10 (10)           ; 21 (21)      ; 11264       ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|NCO:inst1|NCO1:u_NCO1|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst                                                                                                                                                                                                                                                         ; work         ;
;                |Lookup_Table:u_Lookup_Table|                                                            ; 0 (0)             ; 0 (0)        ; 11264       ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|NCO:inst1|NCO1:u_NCO1|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|Lookup_Table:u_Lookup_Table                                                                                                                                                                                                                             ; work         ;
;                   |altsyncram:Mux10_rtl_0|                                                              ; 0 (0)             ; 0 (0)        ; 11264       ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|NCO:inst1|NCO1:u_NCO1|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|Lookup_Table:u_Lookup_Table|altsyncram:Mux10_rtl_0                                                                                                                                                                                                      ; work         ;
;                      |altsyncram_if01:auto_generated|                                                   ; 0 (0)             ; 0 (0)        ; 11264       ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|NCO:inst1|NCO1:u_NCO1|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|Lookup_Table:u_Lookup_Table|altsyncram:Mux10_rtl_0|altsyncram_if01:auto_generated                                                                                                                                                                       ; work         ;
;    |PLL:inst20|                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|PLL:inst20                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|PLL:inst20|altpll:altpll_component                                                                                                                                                                                                                                                                                                   ; work         ;
;          |PLL_altpll2:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|PLL:inst20|altpll:altpll_component|PLL_altpll2:auto_generated                                                                                                                                                                                                                                                                        ; work         ;
;    |adc_sample:inst17|                                                                                  ; 82 (82)           ; 53 (53)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|adc_sample:inst17                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |adc_sample:inst18|                                                                                  ; 82 (82)           ; 53 (53)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|adc_sample:inst18                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |busmux:inst26|                                                                                      ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|busmux:inst26                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |lpm_mux:$00000|                                                                                  ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|busmux:inst26|lpm_mux:$00000                                                                                                                                                                                                                                                                                                         ; work         ;
;          |mux_nsc:auto_generated|                                                                       ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|busmux:inst26|lpm_mux:$00000|mux_nsc:auto_generated                                                                                                                                                                                                                                                                                  ; work         ;
;    |mul:inst22|                                                                                         ; 8 (0)             ; 3 (0)        ; 240         ; 1            ; 1       ; 0         ; 0    ; 0            ; |adcdac_test|mul:inst22                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |lpm_mult:lpm_mult_component|                                                                     ; 8 (0)             ; 3 (0)        ; 240         ; 1            ; 1       ; 0         ; 0    ; 0            ; |adcdac_test|mul:inst22|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                               ; work         ;
;          |mult_p3p:auto_generated|                                                                      ; 8 (0)             ; 3 (0)        ; 240         ; 1            ; 1       ; 0         ; 0    ; 0            ; |adcdac_test|mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated                                                                                                                                                                                                                                                                       ; work         ;
;             |altshift_taps:dffe3a_rtl_0|                                                                ; 8 (0)             ; 3 (0)        ; 240         ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|altshift_taps:dffe3a_rtl_0                                                                                                                                                                                                                                            ; work         ;
;                |shift_taps_noo:auto_generated|                                                          ; 8 (0)             ; 3 (0)        ; 240         ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|altshift_taps:dffe3a_rtl_0|shift_taps_noo:auto_generated                                                                                                                                                                                                              ; work         ;
;                   |altsyncram_ie81:altsyncram2|                                                         ; 0 (0)             ; 0 (0)        ; 240         ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|altshift_taps:dffe3a_rtl_0|shift_taps_noo:auto_generated|altsyncram_ie81:altsyncram2                                                                                                                                                                                  ; work         ;
;                   |cntr_9pf:cntr1|                                                                      ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|altshift_taps:dffe3a_rtl_0|shift_taps_noo:auto_generated|cntr_9pf:cntr1                                                                                                                                                                                               ; work         ;
;    |mul:inst23|                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |adcdac_test|mul:inst23                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |lpm_mult:lpm_mult_component|                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |adcdac_test|mul:inst23|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                               ; work         ;
;          |mult_p3p:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |adcdac_test|mul:inst23|lpm_mult:lpm_mult_component|mult_p3p:auto_generated                                                                                                                                                                                                                                                                       ; work         ;
;    |mul:inst24|                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |adcdac_test|mul:inst24                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |lpm_mult:lpm_mult_component|                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |adcdac_test|mul:inst24|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                               ; work         ;
;          |mult_p3p:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |adcdac_test|mul:inst24|lpm_mult:lpm_mult_component|mult_p3p:auto_generated                                                                                                                                                                                                                                                                       ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 119 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 118 (80)          ; 90 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 489 (1)           ; 931 (100)    ; 51200       ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 488 (0)           ; 831 (0)      ; 51200       ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 488 (88)          ; 831 (280)    ; 51200       ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 23 (0)            ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_psc:auto_generated|                                                              ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 51200       ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_u024:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 51200       ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 80 (80)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 118 (1)           ; 266 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 100 (0)           ; 250 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 150 (150)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 100 (0)           ; 100 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 17 (17)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 130 (10)          ; 114 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_fgi:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fgi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_89j:auto_generated|                                                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_cgi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 50 (50)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |unsigned2signed:inst3|                                                                              ; 1 (1)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|unsigned2signed:inst3                                                                                                                                                                                                                                                                                                                ; work         ;
;    |unsigned2signed:inst6|                                                                              ; 1 (1)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|unsigned2signed:inst6                                                                                                                                                                                                                                                                                                                ; work         ;
;    |unsigned2signed:inst7|                                                                              ; 1 (1)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adcdac_test|unsigned2signed:inst7                                                                                                                                                                                                                                                                                                                ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------------------+
; Name                                                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------------------+
; DualRam:inst15|DualPortRAM_generic:u_Dual_Port_RAM|altsyncram:ram_rtl_0|altsyncram_2an1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; db/adcdac_test.ram0_DualPortRAM_generic_561fa0d0.hdl.mif ;
; DualRam:inst16|DualPortRAM_generic:u_Dual_Port_RAM|altsyncram:ram_rtl_0|altsyncram_2an1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; db/adcdac_test.ram0_DualPortRAM_generic_561fa0d0.hdl.mif ;
; DualRam:inst21|DualPortRAM_generic:u_Dual_Port_RAM|altsyncram:ram_rtl_0|altsyncram_2an1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; db/adcdac_test.ram0_DualPortRAM_generic_561fa0d0.hdl.mif ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|altsyncram_0tf1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 18           ; 8            ; 18           ; 144   ; None                                                     ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|altsyncram_0tf1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 18           ; 8            ; 18           ; 144   ; None                                                     ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|altsyncram_0tf1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 18           ; 8            ; 18           ; 144   ; None                                                     ;
; NCO:inst1|NCO1:u_NCO1|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|Lookup_Table:u_Lookup_Table|altsyncram:Mux10_rtl_0|altsyncram_if01:auto_generated|ALTSYNCRAM                                           ; AUTO ; ROM              ; 1024         ; 11           ; --           ; --           ; 11264 ; adcdac_test.adcdac_test0.rtl.mif                         ;
; mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|altshift_taps:dffe3a_rtl_0|shift_taps_noo:auto_generated|altsyncram_ie81:altsyncram2|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 5            ; 48           ; 5            ; 48           ; 240   ; None                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ALTSYNCRAM               ; AUTO ; Simple Dual Port ; 1024         ; 50           ; 1024         ; 50           ; 51200 ; None                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 3           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 3           ;
; Signed Embedded Multipliers           ; 3           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                               ;
+--------+--------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                          ; IP Include File                                                                                              ;
+--------+--------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Altera ; LPM_CONSTANT             ; 13.1    ; N/A          ; N/A          ; |adcdac_test|lpm_constant0:inst8                                                                                         ; D:/Desktop/2024_E_Design/2023C/fpga_2/lpm_constant0.v                                                        ;
; Altera ; LPM_CONSTANT             ; 13.1    ; N/A          ; N/A          ; |adcdac_test|lpm_constant1:inst10                                                                                        ; D:/Desktop/2024_E_Design/2023C/fpga_2/lpm_constant1.v                                                        ;
; Altera ; ALTPLL                   ; 13.1    ; N/A          ; N/A          ; |adcdac_test|PLL:inst20                                                                                                  ; D:/Desktop/2024_E_Design/2023C/fpga_2/PLL.v                                                                  ;
; Altera ; LPM_MULT                 ; 13.1    ; N/A          ; N/A          ; |adcdac_test|mul:inst22                                                                                                  ; D:/Desktop/2024_E_Design/2023C/fpga_2/mul.v                                                                  ;
; Altera ; LPM_MULT                 ; 13.1    ; N/A          ; N/A          ; |adcdac_test|mul:inst23                                                                                                  ; D:/Desktop/2024_E_Design/2023C/fpga_2/mul.v                                                                  ;
; Altera ; LPM_MULT                 ; 13.1    ; N/A          ; N/A          ; |adcdac_test|mul:inst24                                                                                                  ; D:/Desktop/2024_E_Design/2023C/fpga_2/mul.v                                                                  ;
; Altera ; FIR Compiler             ; 13.1    ; N/A          ; N/A          ; |adcdac_test|Lowpass:inst28                                                                                              ; D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass.v                                                              ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|mac_tl:Umtl                ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/mac_tl.v                                          ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/scale_accum_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc           ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/ser_ctrl_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_shft_cen:Usershft      ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/ser_shft_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_shft_comb_cen:Usscx  ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/scale_shft_comb_cen.v                             ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|par_ld_ser_tdl_nc:Utdl_0_a ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/par_ld_ser_tdl_nc.v                               ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_0_n  ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/lc_tdl_strat_cen.v                                ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_0_n  ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/lc_tdl_strat_cen.v                                ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_0_n  ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/lc_tdl_strat_cen.v                                ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_0_n  ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/lc_tdl_strat_cen.v                                ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_0_n  ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/lc_tdl_strat_cen.v                                ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|mac_tl:Umtl                ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/mac_tl.v                                          ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/scale_accum_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc           ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/ser_ctrl_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_shft_cen:Usershft      ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/ser_shft_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_shft_comb_cen:Usscx  ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/scale_shft_comb_cen.v                             ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|par_ld_ser_tdl_nc:Utdl_0_a ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/par_ld_ser_tdl_nc.v                               ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_0_n  ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/lc_tdl_strat_cen.v                                ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_0_n  ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/lc_tdl_strat_cen.v                                ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_0_n  ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/lc_tdl_strat_cen.v                                ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_0_n  ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/lc_tdl_strat_cen.v                                ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_0_n  ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/lc_tdl_strat_cen.v                                ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|rnd_dat:Urnd                                 ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rnd_dat.v                                         ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl         ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_131.vhd ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink                    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_131.vhd       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source                ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_131.vhd     ;
; Altera ; FIR Compiler             ; 13.1    ; N/A          ; N/A          ; |adcdac_test|Lowpass:inst29                                                                                              ; D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass.v                                                              ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|mac_tl:Umtl                ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/mac_tl.v                                          ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/scale_accum_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc           ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/ser_ctrl_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_shft_cen:Usershft      ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/ser_shft_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_shft_comb_cen:Usscx  ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/scale_shft_comb_cen.v                             ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|par_ld_ser_tdl_nc:Utdl_0_a ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/par_ld_ser_tdl_nc.v                               ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_0_n  ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/lc_tdl_strat_cen.v                                ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_0_n  ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/lc_tdl_strat_cen.v                                ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_0_n  ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/lc_tdl_strat_cen.v                                ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_0_n  ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/lc_tdl_strat_cen.v                                ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_0_n  ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/lc_tdl_strat_cen.v                                ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|mac_tl:Umtl                ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/mac_tl.v                                          ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/scale_accum_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc           ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/ser_ctrl_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_shft_cen:Usershft      ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/ser_shft_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_shft_comb_cen:Usscx  ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/scale_shft_comb_cen.v                             ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|par_ld_ser_tdl_nc:Utdl_0_a ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/par_ld_ser_tdl_nc.v                               ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_0_n  ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/lc_tdl_strat_cen.v                                ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_0_n  ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/lc_tdl_strat_cen.v                                ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_0_n  ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/lc_tdl_strat_cen.v                                ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_0_n  ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/lc_tdl_strat_cen.v                                ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_0_n  ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/lc_tdl_strat_cen.v                                ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|rnd_dat:Urnd                                 ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rnd_dat.v                                         ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl         ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_131.vhd ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink                    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_131.vhd       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source                ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_131.vhd     ;
; Altera ; FIR Compiler             ; 13.1    ; N/A          ; N/A          ; |adcdac_test|Lowpass:inst30                                                                                              ; D:/Desktop/2024_E_Design/2023C/fpga_2/lowpass.v                                                              ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|mac_tl:Umtl                ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/mac_tl.v                                          ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/scale_accum_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc           ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/ser_ctrl_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_shft_cen:Usershft      ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/ser_shft_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_shft_comb_cen:Usscx  ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/scale_shft_comb_cen.v                             ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|par_ld_ser_tdl_nc:Utdl_0_a ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/par_ld_ser_tdl_nc.v                               ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_0_n  ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/lc_tdl_strat_cen.v                                ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_0_n  ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/lc_tdl_strat_cen.v                                ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_0_n  ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/lc_tdl_strat_cen.v                                ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_0_n  ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/lc_tdl_strat_cen.v                                ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_0_n  ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/lc_tdl_strat_cen.v                                ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|mac_tl:Umtl                ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/mac_tl.v                                          ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rom_lut_r_cen.v                                   ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa        ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/scale_accum_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc           ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/ser_ctrl_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_shft_cen:Usershft      ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/ser_shft_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_shft_comb_cen:Usscx  ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/scale_shft_comb_cen.v                             ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|par_ld_ser_tdl_nc:Utdl_0_a ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/par_ld_ser_tdl_nc.v                               ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_0_n  ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/lc_tdl_strat_cen.v                                ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_0_n  ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/lc_tdl_strat_cen.v                                ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_0_n  ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/lc_tdl_strat_cen.v                                ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_0_n  ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/lc_tdl_strat_cen.v                                ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_0_n  ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/lc_tdl_strat_cen.v                                ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sym_add_ser_cen.v                                 ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/sadd_lpm_cen.v                                    ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|rnd_dat:Urnd                                 ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/rnd_dat.v                                         ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl         ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_131.vhd ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink                    ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_131.vhd       ;
; Altera ; FIR_Compiler (6AF7_0012) ; N/A     ; May 2011     ; Licensed     ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source                ; D:/Desktop/2024_E_Design/2023C/fpga_2/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_131.vhd     ;
+--------+--------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|source_state ;
+---------------------+-------------------+---------------------+-------------------+------------------+---------------------------------+
; Name                ; source_state.end1 ; source_state.st_err ; source_state.run1 ; source_state.sop ; source_state.start              ;
+---------------------+-------------------+---------------------+-------------------+------------------+---------------------------------+
; source_state.start  ; 0                 ; 0                   ; 0                 ; 0                ; 0                               ;
; source_state.sop    ; 0                 ; 0                   ; 0                 ; 1                ; 1                               ;
; source_state.run1   ; 0                 ; 0                   ; 1                 ; 0                ; 1                               ;
; source_state.st_err ; 0                 ; 1                   ; 0                 ; 0                ; 1                               ;
; source_state.end1   ; 1                 ; 0                   ; 0                 ; 0                ; 1                               ;
+---------------------+-------------------+---------------------+-------------------+------------------+---------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_out_state ;
+------------------------------------+--------------------------------+------------------------------------+---------------------------+
; Name                               ; sink_out_state.empty_and_ready ; sink_out_state.empty_and_not_ready ; sink_out_state.normal     ;
+------------------------------------+--------------------------------+------------------------------------+---------------------------+
; sink_out_state.normal              ; 0                              ; 0                                  ; 0                         ;
; sink_out_state.empty_and_not_ready ; 0                              ; 1                                  ; 1                         ;
; sink_out_state.empty_and_ready     ; 1                              ; 0                                  ; 1                         ;
+------------------------------------+--------------------------------+------------------------------------+---------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+-----------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                  ;
+-------------------+-----------------+-------------------+-----------------+------------------+-----------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                 ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                 ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                 ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                 ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                 ;
+-------------------+-----------------+-------------------+-----------------+------------------+-----------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|source_state ;
+---------------------+-------------------+---------------------+-------------------+------------------+---------------------------------+
; Name                ; source_state.end1 ; source_state.st_err ; source_state.run1 ; source_state.sop ; source_state.start              ;
+---------------------+-------------------+---------------------+-------------------+------------------+---------------------------------+
; source_state.start  ; 0                 ; 0                   ; 0                 ; 0                ; 0                               ;
; source_state.sop    ; 0                 ; 0                   ; 0                 ; 1                ; 1                               ;
; source_state.run1   ; 0                 ; 0                   ; 1                 ; 0                ; 1                               ;
; source_state.st_err ; 0                 ; 1                   ; 0                 ; 0                ; 1                               ;
; source_state.end1   ; 1                 ; 0                   ; 0                 ; 0                ; 1                               ;
+---------------------+-------------------+---------------------+-------------------+------------------+---------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_out_state ;
+------------------------------------+--------------------------------+------------------------------------+---------------------------+
; Name                               ; sink_out_state.empty_and_ready ; sink_out_state.empty_and_not_ready ; sink_out_state.normal     ;
+------------------------------------+--------------------------------+------------------------------------+---------------------------+
; sink_out_state.normal              ; 0                              ; 0                                  ; 0                         ;
; sink_out_state.empty_and_not_ready ; 0                              ; 1                                  ; 1                         ;
; sink_out_state.empty_and_ready     ; 1                              ; 0                                  ; 1                         ;
+------------------------------------+--------------------------------+------------------------------------+---------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+-----------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                  ;
+-------------------+-----------------+-------------------+-----------------+------------------+-----------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                 ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                 ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                 ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                 ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                 ;
+-------------------+-----------------+-------------------+-----------------+------------------+-----------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|source_state ;
+---------------------+-------------------+---------------------+-------------------+------------------+---------------------------------+
; Name                ; source_state.end1 ; source_state.st_err ; source_state.run1 ; source_state.sop ; source_state.start              ;
+---------------------+-------------------+---------------------+-------------------+------------------+---------------------------------+
; source_state.start  ; 0                 ; 0                   ; 0                 ; 0                ; 0                               ;
; source_state.sop    ; 0                 ; 0                   ; 0                 ; 1                ; 1                               ;
; source_state.run1   ; 0                 ; 0                   ; 1                 ; 0                ; 1                               ;
; source_state.st_err ; 0                 ; 1                   ; 0                 ; 0                ; 1                               ;
; source_state.end1   ; 1                 ; 0                   ; 0                 ; 0                ; 1                               ;
+---------------------+-------------------+---------------------+-------------------+------------------+---------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_out_state ;
+------------------------------------+--------------------------------+------------------------------------+---------------------------+
; Name                               ; sink_out_state.empty_and_ready ; sink_out_state.empty_and_not_ready ; sink_out_state.normal     ;
+------------------------------------+--------------------------------+------------------------------------+---------------------------+
; sink_out_state.normal              ; 0                              ; 0                                  ; 0                         ;
; sink_out_state.empty_and_not_ready ; 0                              ; 1                                  ; 1                         ;
; sink_out_state.empty_and_ready     ; 1                              ; 0                                  ; 1                         ;
+------------------------------------+--------------------------------+------------------------------------+---------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+-----------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                  ;
+-------------------+-----------------+-------------------+-----------------+------------------+-----------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                 ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                 ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                 ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                 ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                 ;
+-------------------+-----------------+-------------------+-----------------+------------------+-----------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |adcdac_test|adc_sample:inst18|state          ;
+----------------+--------------+--------------+----------------+
; Name           ; state.S_IDLE ; state.S_WAIT ; state.S_SAMPLE ;
+----------------+--------------+--------------+----------------+
; state.S_IDLE   ; 0            ; 0            ; 0              ;
; state.S_SAMPLE ; 1            ; 0            ; 1              ;
; state.S_WAIT   ; 1            ; 1            ; 0              ;
+----------------+--------------+--------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |adcdac_test|adc_sample:inst17|state          ;
+----------------+--------------+--------------+----------------+
; Name           ; state.S_IDLE ; state.S_WAIT ; state.S_SAMPLE ;
+----------------+--------------+--------------+----------------+
; state.S_IDLE   ; 0            ; 0            ; 0              ;
; state.S_SAMPLE ; 1            ; 0            ; 1              ;
; state.S_WAIT   ; 1            ; 1            ; 0              ;
+----------------+--------------+--------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg ; yes                                                              ; yes                                        ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg ; yes                                                              ; yes                                        ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Duplicated to Honor Maximum Fanout Requirements                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------+
; Register Name                                                                                                 ; Maximum Fanout Requirement ; Number of Duplicate Registers Created ;
+---------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------+
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg ; 500                        ; 1                                     ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg ; 500                        ; 1                                     ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg ; 500                        ; 1                                     ;
+---------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur9_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur8_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur7_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur6_n|data_out[0,17]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur5_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur4_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur3_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur2_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur1_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur0_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur9_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur8_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur7_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur6_n|data_out[0,17]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur5_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur4_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur3_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur2_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur1_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|at_sink_sop_int                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|at_sink_eop_int                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur9_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur8_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur7_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur6_n|data_out[0,17]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur5_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur4_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur3_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur2_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur1_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur0_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur9_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur8_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur7_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur6_n|data_out[0,17]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur5_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur4_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur3_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur2_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur1_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|at_sink_sop_int                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|at_sink_eop_int                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur9_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur8_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur7_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur6_n|data_out[0,17]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur5_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur4_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur3_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur2_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur1_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur0_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur9_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur8_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur7_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur6_n|data_out[0,17]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur5_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur4_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur3_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur2_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur1_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n|data_out[17]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|at_sink_sop_int                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|at_sink_eop_int                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NCO:inst1|NCO1:u_NCO1|outsel_reg_reg[0]                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; NCO:inst1|NCO1:u_NCO1|dither_reg[4..30]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NCO:inst1|NCO1:u_NCO1|outsel_reg_reg[1..4]                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; NCO:inst1|NCO1:u_NCO1|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutout_reg[11]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; DAC_interface:inst2|DAT2DAC[11]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NCO:inst1|NCO1:u_NCO1|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutoutput_1[11]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_4_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_3_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_2_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_1_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_0_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_4_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_3_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_2_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_1_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_4_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_3_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_2_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_1_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_0_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_4_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_3_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_2_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_1_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_4_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_3_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_2_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_1_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_0_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_4_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_3_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_2_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_1_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_2_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_2_n|pipe[0][19]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_2_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_2_n|pipe[0][19]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_2_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_2_n|pipe[0][19]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_2_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_2_n|pipe[0][19]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_2_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_2_n|pipe[0][19]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_2_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_2_n|pipe[0][19]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_2_n_1_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_2_n_1_n|pipe[0][19]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_2_n_1_n|pipe[0][20]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_2_n_1_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_2_n_1_n|pipe[0][19]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_2_n_1_n|pipe[0][20]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_2_n_1_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_2_n_1_n|pipe[0][19]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_2_n_1_n|pipe[0][20]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_2_n_1_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_2_n_1_n|pipe[0][19]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_2_n_1_n|pipe[0][20]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_2_n_1_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_2_n_1_n|pipe[0][19]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_2_n_1_n|pipe[0][20]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_2_n_1_n|pipe[0][18]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_2_n_1_n|pipe[0][19]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_2_n_1_n|pipe[0][20]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_1_n|pipe[0][19]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_0_n|pipe[0][19]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_1_n|pipe[0][19]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_0_n|pipe[0][19]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_1_n|pipe[0][19]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_0_n|pipe[0][19]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_1_n|pipe[0][19]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_0_n|pipe[0][19]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_1_n|pipe[0][19]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_0_n|pipe[0][19]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_1_n|pipe[0][19]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_0_n|pipe[0][19]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_2_n_0_n|pipe[0][20]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_2_n_0_n|pipe[0][20]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_2_n_0_n|pipe[0][20]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_2_n_0_n|pipe[0][20]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_2_n_0_n|pipe[0][20]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_2_n_0_n|pipe[0][20]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_3_n_0_n|pipe[0][21]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_3_n_0_n|pipe[0][21]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_3_n_0_n|pipe[0][21]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_3_n_0_n|pipe[0][21]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_3_n_0_n|pipe[0][21]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_3_n_0_n|pipe[0][21]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|scale_accum_cen:Usa|a_reg[21]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[21]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[21,22]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|scale_accum_cen:Usa|a_reg[21]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[21]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[21,22]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|scale_accum_cen:Usa|a_reg[21]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[21]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[21,22]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur9_n|data_out[8..14]                                                                   ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur9_n|data_out[7]                                                                       ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur8_n|data_out[11..14]                                                                  ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur8_n|data_out[10]                                                                      ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur7_n|data_out[12..14]                                                                  ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur7_n|data_out[11]                                                                      ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur6_n|data_out[13,14]                                                                   ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur6_n|data_out[12]                                                                      ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur5_n|data_out[14]                                                                      ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur5_n|data_out[13]                                                                      ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur4_n|data_out[15]                                                                      ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur4_n|data_out[11]                                                                      ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur3_n|data_out[12]                                                                      ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur3_n|data_out[2]                                                                       ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur0_n|data_out[4]                                                                       ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur0_n|data_out[1]                                                                       ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[0]                                                                          ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[0]                                                                       ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[1]                                                                       ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[1]                                                                          ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[2]                                                                       ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[2]                                                                          ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[3]                                                                       ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[3]                                                                          ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[4]                                                                       ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[4]                                                                          ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[5]                                                                       ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[5]                                                                          ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[6]                                                                       ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[6]                                                                          ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[7]                                                                       ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[7]                                                                          ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[8]                                                                       ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[8]                                                                          ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[9]                                                                       ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[9]                                                                          ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[10]                                                                      ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[10]                                                                         ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[11]                                                                      ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[11]                                                                         ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[12]                                                                      ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[12]                                                                         ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[13]                                                                      ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[13]                                                                         ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[14]                                                                      ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[14]                                                                         ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[15]                                                                      ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[15]                                                                         ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[16]                                                                      ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[16]                                                                         ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[17]                                                                      ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[17]                                                                         ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[18]                                                                      ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[18]                                                                         ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[19]                                                                      ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[19]                                                                         ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[20]                                                                      ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[20]                                                                         ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur9_n|data_out[8..14]                                                                   ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur9_n|data_out[7]                                                                       ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur8_n|data_out[11..14]                                                                  ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur8_n|data_out[10]                                                                      ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur7_n|data_out[12..14]                                                                  ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur7_n|data_out[11]                                                                      ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur6_n|data_out[13,14]                                                                   ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur6_n|data_out[12]                                                                      ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur5_n|data_out[14]                                                                      ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur5_n|data_out[13]                                                                      ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur4_n|data_out[15]                                                                      ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur4_n|data_out[11]                                                                      ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur3_n|data_out[12]                                                                      ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur3_n|data_out[2]                                                                       ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n|data_out[4]                                                                       ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n|data_out[1]                                                                       ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur9_n|data_out[8..14]                                                                   ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur9_n|data_out[7]                                                                       ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur8_n|data_out[11..14]                                                                  ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur8_n|data_out[10]                                                                      ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur7_n|data_out[12..14]                                                                  ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur7_n|data_out[11]                                                                      ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur6_n|data_out[13,14]                                                                   ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur6_n|data_out[12]                                                                      ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur5_n|data_out[14]                                                                      ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur5_n|data_out[13]                                                                      ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur4_n|data_out[15]                                                                      ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur4_n|data_out[11]                                                                      ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur3_n|data_out[12]                                                                      ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur3_n|data_out[2]                                                                       ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur0_n|data_out[4]                                                                       ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur0_n|data_out[1]                                                                       ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[0]                                                                          ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[0]                                                                       ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[1]                                                                       ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[1]                                                                          ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[2]                                                                       ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[2]                                                                          ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[3]                                                                       ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[3]                                                                          ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[4]                                                                       ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[4]                                                                          ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[5]                                                                       ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[5]                                                                          ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[6]                                                                       ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[6]                                                                          ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[7]                                                                       ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[7]                                                                          ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[8]                                                                       ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[8]                                                                          ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[9]                                                                       ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[9]                                                                          ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[10]                                                                      ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[10]                                                                         ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[11]                                                                      ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[11]                                                                         ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[12]                                                                      ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[12]                                                                         ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[13]                                                                      ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[13]                                                                         ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[14]                                                                      ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[14]                                                                         ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[15]                                                                      ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[15]                                                                         ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[16]                                                                      ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[16]                                                                         ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[17]                                                                      ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[17]                                                                         ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[18]                                                                      ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[18]                                                                         ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[19]                                                                      ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[19]                                                                         ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[20]                                                                      ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[20]                                                                         ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur9_n|data_out[8..14]                                                                   ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur9_n|data_out[7]                                                                       ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur8_n|data_out[11..14]                                                                  ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur8_n|data_out[10]                                                                      ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur7_n|data_out[12..14]                                                                  ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur7_n|data_out[11]                                                                      ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur6_n|data_out[13,14]                                                                   ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur6_n|data_out[12]                                                                      ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur5_n|data_out[14]                                                                      ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur5_n|data_out[13]                                                                      ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur4_n|data_out[15]                                                                      ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur4_n|data_out[11]                                                                      ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur3_n|data_out[12]                                                                      ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur3_n|data_out[2]                                                                       ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n|data_out[4]                                                                       ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n|data_out[1]                                                                       ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur9_n|data_out[8..14]                                                                   ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur9_n|data_out[7]                                                                       ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur8_n|data_out[11..14]                                                                  ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur8_n|data_out[10]                                                                      ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur7_n|data_out[12..14]                                                                  ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur7_n|data_out[11]                                                                      ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur6_n|data_out[13,14]                                                                   ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur6_n|data_out[12]                                                                      ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur5_n|data_out[14]                                                                      ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur5_n|data_out[13]                                                                      ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur4_n|data_out[15]                                                                      ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur4_n|data_out[11]                                                                      ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur3_n|data_out[12]                                                                      ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur3_n|data_out[2]                                                                       ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur0_n|data_out[4]                                                                       ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur0_n|data_out[1]                                                                       ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[0]                                                                          ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[0]                                                                       ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[1]                                                                       ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[1]                                                                          ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[2]                                                                       ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[2]                                                                          ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[3]                                                                       ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[3]                                                                          ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[4]                                                                       ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[4]                                                                          ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[5]                                                                       ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[5]                                                                          ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[6]                                                                       ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[6]                                                                          ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[7]                                                                       ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[7]                                                                          ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[8]                                                                       ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[8]                                                                          ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[9]                                                                       ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[9]                                                                          ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[10]                                                                      ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[10]                                                                         ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[11]                                                                      ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[11]                                                                         ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[12]                                                                      ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[12]                                                                         ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[13]                                                                      ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[13]                                                                         ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[14]                                                                      ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[14]                                                                         ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[15]                                                                      ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[15]                                                                         ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[16]                                                                      ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[16]                                                                         ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[17]                                                                      ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[17]                                                                         ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[18]                                                                      ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[18]                                                                         ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[19]                                                                      ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[19]                                                                         ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[20]                                                                      ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[20]                                                                         ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur9_n|data_out[8..14]                                                                   ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur9_n|data_out[7]                                                                       ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur8_n|data_out[11..14]                                                                  ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur8_n|data_out[10]                                                                      ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur7_n|data_out[12..14]                                                                  ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur7_n|data_out[11]                                                                      ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur6_n|data_out[13,14]                                                                   ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur6_n|data_out[12]                                                                      ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur5_n|data_out[14]                                                                      ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur5_n|data_out[13]                                                                      ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur4_n|data_out[15]                                                                      ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur4_n|data_out[11]                                                                      ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur3_n|data_out[12]                                                                      ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur3_n|data_out[2]                                                                       ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n|data_out[4]                                                                       ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n|data_out[1]                                                                       ;
; NCO:inst1|NCO1:u_NCO1|accoffsete_reg[0]                                                                                                                                                ; Merged with NCO:inst1|NCO1:u_NCO1|accphase_reg[0]                                                                                                                                                  ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|tdl_wait[0]                                                                          ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|sa_rst_out_del                                                                       ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|sa_rst_out_del                                                                       ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|sa_rst_out_del                                                                       ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|tdl_wait[0]                                                                          ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|sa_rst_out_del                                                                       ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|tdl_wait[4]                                                                          ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|tdl_wait[4]                                                                          ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|tdl_wait[5]                                                                          ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|tdl_wait[5]                                                                          ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|rst_dly                                                                           ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|scale_accum_cen:Usa|rst_dly                                                                           ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|tdl_wait[6]                                                                          ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|tdl_wait[6]                                                                          ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|tdl_wait[7]                                                                          ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|tdl_wait[7]                                                                          ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|tdl_wait[8]                                                                          ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|tdl_wait[8]                                                                          ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|tdl_rdy                                                                              ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|tdl_rdy                                                                              ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|data_ld                                                                              ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|data_ld                                                                              ;
; Cnt_sin2cos_L:inst25|HDL_Counter1_out[0]                                                                                                                                               ; Merged with Cnt_sin2cos:inst19|HDL_Counter1_out[0]                                                                                                                                                 ;
; Cnt_sin2cos:inst19|HDL_Counter_ctrl_delay_out                                                                                                                                          ; Merged with Cnt_sin2cos:inst19|HDL_Counter1_ctrl_delay_out                                                                                                                                         ;
; Cnt_sin2cos_L:inst25|HDL_Counter1_ctrl_delay_out                                                                                                                                       ; Merged with Cnt_sin2cos:inst19|HDL_Counter1_ctrl_delay_out                                                                                                                                         ;
; Cnt_sin2cos_L:inst25|HDL_Counter_ctrl_delay_out                                                                                                                                        ; Merged with Cnt_sin2cos:inst19|HDL_Counter1_ctrl_delay_out                                                                                                                                         ;
; Cnt_sin2cos_L:inst25|HDL_Counter1_out[1]                                                                                                                                               ; Merged with Cnt_sin2cos:inst19|HDL_Counter1_out[1]                                                                                                                                                 ;
; Cnt_sin2cos_L:inst25|HDL_Counter1_out[2]                                                                                                                                               ; Merged with Cnt_sin2cos:inst19|HDL_Counter1_out[2]                                                                                                                                                 ;
; Cnt_sin2cos_L:inst25|HDL_Counter1_out[3]                                                                                                                                               ; Merged with Cnt_sin2cos:inst19|HDL_Counter1_out[3]                                                                                                                                                 ;
; Cnt_sin2cos_L:inst25|HDL_Counter1_out[4]                                                                                                                                               ; Merged with Cnt_sin2cos:inst19|HDL_Counter1_out[4]                                                                                                                                                 ;
; Cnt_sin2cos_L:inst25|HDL_Counter1_out[5]                                                                                                                                               ; Merged with Cnt_sin2cos:inst19|HDL_Counter1_out[5]                                                                                                                                                 ;
; Cnt_sin2cos_L:inst25|HDL_Counter1_out[6]                                                                                                                                               ; Merged with Cnt_sin2cos:inst19|HDL_Counter1_out[6]                                                                                                                                                 ;
; Cnt_sin2cos_L:inst25|HDL_Counter1_out[7]                                                                                                                                               ; Merged with Cnt_sin2cos:inst19|HDL_Counter1_out[7]                                                                                                                                                 ;
; Cnt_sin2cos_L:inst25|HDL_Counter1_out[8]                                                                                                                                               ; Merged with Cnt_sin2cos:inst19|HDL_Counter1_out[8]                                                                                                                                                 ;
; Cnt_sin2cos_L:inst25|HDL_Counter1_out[9]                                                                                                                                               ; Merged with Cnt_sin2cos:inst19|HDL_Counter1_out[9]                                                                                                                                                 ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|tdl_wait[0]                                                                          ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|sa_rst_out_del                                                                       ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|sa_rst_out_del                                                                       ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|sa_rst_out_del                                                                       ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|tdl_wait[0]                                                                          ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|sa_rst_out_del                                                                       ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|tdl_wait[0]                                                                          ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|sa_rst_out_del                                                                       ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|sa_rst_out_del                                                                       ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|sa_rst_out_del                                                                       ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|tdl_wait[0]                                                                          ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|sa_rst_out_del                                                                       ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|tdl_wait[3]                                                                          ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|tdl_wait[3]                                                                          ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|tdl_wait[3]                                                                          ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|tdl_wait[3]                                                                          ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|tdl_wait[3]                                                                          ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|tdl_wait[3]                                                                          ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|tdl_wait[4]                                                                          ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|tdl_wait[4]                                                                          ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|tdl_wait[4]                                                                          ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|tdl_wait[4]                                                                          ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|tdl_wait[5]                                                                          ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|tdl_wait[5]                                                                          ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|tdl_wait[5]                                                                          ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|tdl_wait[5]                                                                          ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|rst_dly                                                                           ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|scale_accum_cen:Usa|rst_dly                                                                           ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|rst_dly                                                                           ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|scale_accum_cen:Usa|rst_dly                                                                           ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|tdl_wait[6]                                                                          ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|tdl_wait[6]                                                                          ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|tdl_wait[6]                                                                          ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|tdl_wait[6]                                                                          ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|tdl_wait[7]                                                                          ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|tdl_wait[7]                                                                          ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|tdl_wait[7]                                                                          ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|tdl_wait[7]                                                                          ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|tdl_wait[8]                                                                          ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|tdl_wait[8]                                                                          ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|tdl_wait[8]                                                                          ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|tdl_wait[8]                                                                          ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|tdl_rdy                                                                              ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|tdl_rdy                                                                              ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|tdl_rdy                                                                              ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|tdl_rdy                                                                              ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|data_ld                                                                              ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|data_ld                                                                              ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|data_ld                                                                              ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|data_ld                                                                              ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|tdl_wait[2]                                                                          ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|tdl_wait[2]                                                                          ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|tdl_wait[2]                                                                          ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|tdl_wait[2]                                                                          ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|tdl_wait[2]                                                                          ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|tdl_wait[2]                                                                          ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|tdl_wait[1]                                                                          ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|ser_inv_out_del                                                                      ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|tdl_wait[1]                                                                          ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|ser_inv_out_del                                                                      ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|tdl_wait[1]                                                                          ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|ser_inv_out_del                                                                      ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|tdl_wait[1]                                                                          ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|ser_inv_out_del                                                                      ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|tdl_wait[1]                                                                          ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|ser_inv_out_del                                                                      ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|tdl_wait[1]                                                                          ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|ser_inv_out_del                                                                      ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|pre_rdy_del                                                                          ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|done_int_del                                                                         ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|done_int_del                                                                         ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|done_int_del                                                                         ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|pre_rdy_del                                                                          ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|done_int_del                                                                         ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|pre_rdy_del                                                                          ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|done_int_del                                                                         ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|done_int_del                                                                         ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|done_int_del                                                                         ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|pre_rdy_del                                                                          ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|done_int_del                                                                         ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|pre_rdy_del                                                                          ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|done_int_del                                                                         ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|done_int_del                                                                         ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|done_int_del                                                                         ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|pre_rdy_del                                                                          ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|done_int_del                                                                         ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|sym_rst_del                                                                          ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|sym_rst_del                                                                          ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|sym_rst_del                                                                          ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|sym_rst_del                                                                          ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc|sym_rst_del                                                                          ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|sym_rst_del                                                                          ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_39_n|c_out                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_39_n|c_out                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|par_ld_ser_tdl_nc:Utdl_0_a|data_reg[8]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_39_n|c_out                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_39_n|c_out                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|par_ld_ser_tdl_nc:Utdl_0_a|data_reg[8]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sym_add_ser_cen:sym_39_n|c_out                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_39_n|c_out                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|par_ld_ser_tdl_nc:Utdl_0_a|data_reg[8]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; NCO:inst1|NCO1:u_NCO1|accphase_reg[0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|packet_error_s[0]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|packet_error_s[0]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|packet_error_s[0]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|source_packet_error[0]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|data_int1[0..15]                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|source_packet_error[0]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|data_int1[0..15]                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|source_packet_error[0]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|data_int1[0..15]                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|valid_ctrl_int1                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|valid_ctrl_int1                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|valid_ctrl_int1                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|first_data                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|first_data                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|first_data                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|scale_accum_cen:Usa|a_reg[0]                                                                          ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|scale_accum_cen:Usa|a_inv_mx[0]                                                                       ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|scale_accum_cen:Usa|a_reg[0]                                                                          ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|scale_accum_cen:Usa|a_inv_mx[0]                                                                       ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|scale_accum_cen:Usa|a_reg[0]                                                                          ; Merged with Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|scale_accum_cen:Usa|a_inv_mx[0]                                                                       ;
; NCO:inst1|NCO1:u_NCO1|accphase_reg[1]                                                                                                                                                  ; Merged with NCO:inst1|NCO1:u_NCO1|accoffsete_reg[1]                                                                                                                                                ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|source_stall_int_d                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|source_stall_int_d                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|source_stall_int_d                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|source_stall_reg                                                                   ; Merged with Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|source_stall_reg                                                                   ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|source_stall_reg                                                                   ; Merged with Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|source_stall_reg                                                                   ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|source_state.start                                                                        ; Lost fanout                                                                                                                                                                                        ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|source_state.sop                                                                          ; Lost fanout                                                                                                                                                                                        ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|source_state.run1                                                                         ; Lost fanout                                                                                                                                                                                        ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|source_state.st_err                                                                       ; Lost fanout                                                                                                                                                                                        ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|source_state.end1                                                                         ; Lost fanout                                                                                                                                                                                        ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_state.start                                                                              ; Lost fanout                                                                                                                                                                                        ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_state.stall                                                                              ; Lost fanout                                                                                                                                                                                        ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_state.st_err                                                                             ; Lost fanout                                                                                                                                                                                        ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|source_state.start                                                                        ; Lost fanout                                                                                                                                                                                        ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|source_state.sop                                                                          ; Lost fanout                                                                                                                                                                                        ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|source_state.run1                                                                         ; Lost fanout                                                                                                                                                                                        ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|source_state.st_err                                                                       ; Lost fanout                                                                                                                                                                                        ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|source_state.end1                                                                         ; Lost fanout                                                                                                                                                                                        ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_state.start                                                                              ; Lost fanout                                                                                                                                                                                        ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_state.stall                                                                              ; Lost fanout                                                                                                                                                                                        ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_state.st_err                                                                             ; Lost fanout                                                                                                                                                                                        ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|source_state.start                                                                        ; Lost fanout                                                                                                                                                                                        ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|source_state.sop                                                                          ; Lost fanout                                                                                                                                                                                        ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|source_state.run1                                                                         ; Lost fanout                                                                                                                                                                                        ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|source_state.st_err                                                                       ; Lost fanout                                                                                                                                                                                        ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|source_state.end1                                                                         ; Lost fanout                                                                                                                                                                                        ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_state.start                                                                              ; Lost fanout                                                                                                                                                                                        ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_state.stall                                                                              ; Lost fanout                                                                                                                                                                                        ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_state.st_err                                                                             ; Lost fanout                                                                                                                                                                                        ;
; adc_sample:inst18|state~9                                                                                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; adc_sample:inst17|state~9                                                                                                                                                              ; Lost fanout                                                                                                                                                                                        ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_state.end1                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_state.end1                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_state.end1                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_out_state.empty_and_not_ready                                                            ; Lost fanout                                                                                                                                                                                        ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_out_state.empty_and_not_ready                                                            ; Lost fanout                                                                                                                                                                                        ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_out_state.empty_and_not_ready                                                            ; Lost fanout                                                                                                                                                                                        ;
; adc_sample:inst18|state.S_IDLE                                                                                                                                                         ; Merged with adc_sample:inst17|state.S_IDLE                                                                                                                                                         ;
; adc_sample:inst17|state.S_IDLE                                                                                                                                                         ; Lost fanout                                                                                                                                                                                        ;
; NCO:inst1|NCO1:u_NCO1|dither_reg[0]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                        ;
; Total Number of Removed Registers = 571                                                                                                                                                ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 24                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur9_n|data_out[17]                                            ; Stuck at GND              ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_4_n|pipe[0][18],                                      ;
;                                                                                                                                                              ; due to stuck port data_in ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_2_n|pipe[0][18],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_2_n|pipe[0][19],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_2_n_1_n|pipe[0][18],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_2_n_1_n|pipe[0][19],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_2_n_1_n|pipe[0][20],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_3_n_0_n|pipe[0][21],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[21],                                               ;
;                                                                                                                                                              ;                           ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[21],                                            ;
;                                                                                                                                                              ;                           ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[22]                                             ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur9_n|data_out[17]                                            ; Stuck at GND              ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_4_n|pipe[0][18],                                      ;
;                                                                                                                                                              ; due to stuck port data_in ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_2_n|pipe[0][18],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_2_n|pipe[0][19],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_2_n_1_n|pipe[0][18],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_2_n_1_n|pipe[0][19],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_2_n_1_n|pipe[0][20],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_3_n_0_n|pipe[0][21],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[21],                                               ;
;                                                                                                                                                              ;                           ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[21],                                            ;
;                                                                                                                                                              ;                           ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[22]                                             ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur9_n|data_out[17]                                            ; Stuck at GND              ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_4_n|pipe[0][18],                                      ;
;                                                                                                                                                              ; due to stuck port data_in ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_2_n|pipe[0][18],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_2_n|pipe[0][19],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_2_n_1_n|pipe[0][18],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_2_n_1_n|pipe[0][19],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_2_n_1_n|pipe[0][20],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_3_n_0_n|pipe[0][21],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_reg[21],                                               ;
;                                                                                                                                                              ;                           ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[21],                                            ;
;                                                                                                                                                              ;                           ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa|a_inv_mx[22]                                             ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur9_n|data_out[17]                                            ; Stuck at GND              ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_4_n|pipe[0][18],                                      ;
;                                                                                                                                                              ; due to stuck port data_in ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_2_n|pipe[0][18],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_2_n|pipe[0][19],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_2_n_1_n|pipe[0][18],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_2_n_1_n|pipe[0][19],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_2_n_1_n|pipe[0][20],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_3_n_0_n|pipe[0][21],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|scale_accum_cen:Usa|a_reg[21]                                                ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur9_n|data_out[17]                                            ; Stuck at GND              ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_4_n|pipe[0][18],                                      ;
;                                                                                                                                                              ; due to stuck port data_in ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_2_n|pipe[0][18],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_2_n|pipe[0][19],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_2_n_1_n|pipe[0][18],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_2_n_1_n|pipe[0][19],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_2_n_1_n|pipe[0][20],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_3_n_0_n|pipe[0][21],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|scale_accum_cen:Usa|a_reg[21]                                                ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur9_n|data_out[17]                                            ; Stuck at GND              ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_4_n|pipe[0][18],                                      ;
;                                                                                                                                                              ; due to stuck port data_in ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_2_n|pipe[0][18],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_2_n|pipe[0][19],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_2_n_1_n|pipe[0][18],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_2_n_1_n|pipe[0][19],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_2_n_1_n|pipe[0][20],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_3_n_0_n|pipe[0][21],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|scale_accum_cen:Usa|a_reg[21]                                                ;
; NCO:inst1|NCO1:u_NCO1|outsel_reg_reg[0]                                                                                                                      ; Stuck at VCC              ; NCO:inst1|NCO1:u_NCO1|outsel_reg_reg[1], NCO:inst1|NCO1:u_NCO1|outsel_reg_reg[2],                                                                             ;
;                                                                                                                                                              ; due to stuck port data_in ; NCO:inst1|NCO1:u_NCO1|outsel_reg_reg[3], NCO:inst1|NCO1:u_NCO1|outsel_reg_reg[4]                                                                              ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur7_n|data_out[17]                                            ; Stuck at GND              ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_3_n|pipe[0][18],                                      ;
;                                                                                                                                                              ; due to stuck port data_in ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_1_n|pipe[0][19],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_2_n_0_n|pipe[0][20]                                       ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur7_n|data_out[17]                                            ; Stuck at GND              ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_3_n|pipe[0][18],                                      ;
;                                                                                                                                                              ; due to stuck port data_in ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_1_n|pipe[0][19],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_2_n_0_n|pipe[0][20]                                       ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur7_n|data_out[17]                                            ; Stuck at GND              ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_3_n|pipe[0][18],                                      ;
;                                                                                                                                                              ; due to stuck port data_in ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_1_n|pipe[0][19],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_2_n_0_n|pipe[0][20]                                       ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur7_n|data_out[17]                                            ; Stuck at GND              ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_3_n|pipe[0][18],                                      ;
;                                                                                                                                                              ; due to stuck port data_in ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_1_n|pipe[0][19],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_2_n_0_n|pipe[0][20]                                       ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur7_n|data_out[17]                                            ; Stuck at GND              ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_3_n|pipe[0][18],                                      ;
;                                                                                                                                                              ; due to stuck port data_in ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_1_n|pipe[0][19],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_2_n_0_n|pipe[0][20]                                       ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur7_n|data_out[17]                                            ; Stuck at GND              ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_3_n|pipe[0][18],                                      ;
;                                                                                                                                                              ; due to stuck port data_in ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_1_n|pipe[0][19],                                      ;
;                                                                                                                                                              ;                           ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_2_n_0_n|pipe[0][20]                                       ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur3_n|data_out[17]                                            ; Stuck at GND              ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_1_n|pipe[0][18],                                      ;
;                                                                                                                                                              ; due to stuck port data_in ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_0_n|pipe[0][19]                                       ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur3_n|data_out[17]                                            ; Stuck at GND              ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_1_n|pipe[0][18],                                      ;
;                                                                                                                                                              ; due to stuck port data_in ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_0_n|pipe[0][19]                                       ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur3_n|data_out[17]                                            ; Stuck at GND              ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_1_n|pipe[0][18],                                      ;
;                                                                                                                                                              ; due to stuck port data_in ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_0_n|pipe[0][19]                                       ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur3_n|data_out[17]                                            ; Stuck at GND              ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_1_n|pipe[0][18],                                      ;
;                                                                                                                                                              ; due to stuck port data_in ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_0_n|pipe[0][19]                                       ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur3_n|data_out[17]                                            ; Stuck at GND              ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_1_n|pipe[0][18],                                      ;
;                                                                                                                                                              ; due to stuck port data_in ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_1_n_0_n|pipe[0][19]                                       ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur3_n|data_out[17]                                            ; Stuck at GND              ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_1_n|pipe[0][18],                                      ;
;                                                                                                                                                              ; due to stuck port data_in ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_0_n|pipe[0][19]                                       ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur1_n|data_out[17]                                            ; Stuck at GND              ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n|pipe[0][18]                                       ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur5_n|data_out[17]                                            ; Stuck at GND              ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_2_n|pipe[0][18]                                       ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur1_n|data_out[17]                                            ; Stuck at GND              ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_0_n|pipe[0][18]                                       ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur5_n|data_out[17]                                            ; Stuck at GND              ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_2_n|pipe[0][18]                                       ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur5_n|data_out[17]                                            ; Stuck at GND              ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_2_n|pipe[0][18]                                       ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur1_n|data_out[17]                                            ; Stuck at GND              ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_0_n|pipe[0][18]                                       ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur1_n|data_out[17]                                            ; Stuck at GND              ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n|pipe[0][18]                                       ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur5_n|data_out[17]                                            ; Stuck at GND              ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_2_n|pipe[0][18]                                       ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur5_n|data_out[17]                                            ; Stuck at GND              ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_2_n|pipe[0][18]                                       ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|rom_lut_r_cen:Ur1_n|data_out[17]                                            ; Stuck at GND              ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|sadd_lpm_cen:Uaddl_0_n_0_n|pipe[0][18]                                       ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur1_n|data_out[17]                                            ; Stuck at GND              ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n|pipe[0][18]                                       ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur5_n|data_out[17]                                            ; Stuck at GND              ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_2_n|pipe[0][18]                                       ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; NCO:inst1|NCO1:u_NCO1|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutout_reg[11]                                                                  ; Stuck at GND              ; NCO:inst1|NCO1:u_NCO1|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutoutput_1[11]                                                                  ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|packet_error_s[0]                                                   ; Stuck at GND              ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|source_packet_error[0]                                    ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|packet_error_s[0]                                                   ; Stuck at GND              ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|source_packet_error[0]                                    ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|packet_error_s[0]                                                   ; Stuck at GND              ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|source_packet_error[0]                                    ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|valid_ctrl_int1                                                 ; Stuck at GND              ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|source_stall_int_d                                               ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|valid_ctrl_int1                                                 ; Stuck at GND              ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|source_stall_int_d                                               ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|valid_ctrl_int1                                                 ; Stuck at GND              ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|source_stall_int_d                                               ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 9184  ;
; Number of registers using Synchronous Clear  ; 335   ;
; Number of registers using Synchronous Load   ; 246   ;
; Number of registers using Asynchronous Clear ; 725   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8302  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|sink_stall_reg                                                             ; 3       ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|source_stall_reg                                                           ; 9       ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|sink_stall_reg                                                             ; 3       ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|sink_stall_reg                                                             ; 3       ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg                                                                  ; 500     ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg                                                                  ; 500     ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg                                                                  ; 500     ;
; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup                                                           ; 538     ;
; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup                                                           ; 538     ;
; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup                                                           ; 538     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 25                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                  ; Megafunction                                                                                                         ; Type       ;
+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------+
; DualRam:inst15|DualPortRAM_generic:u_Dual_Port_RAM|dout_b[0..7]                                ; DualRam:inst15|DualPortRAM_generic:u_Dual_Port_RAM|ram_rtl_0                                                         ; RAM        ;
; DualRam:inst21|DualPortRAM_generic:u_Dual_Port_RAM|dout_b[0..7]                                ; DualRam:inst21|DualPortRAM_generic:u_Dual_Port_RAM|ram_rtl_0                                                         ; RAM        ;
; DualRam:inst16|DualPortRAM_generic:u_Dual_Port_RAM|dout_b[0..7]                                ; DualRam:inst16|DualPortRAM_generic:u_Dual_Port_RAM|ram_rtl_0                                                         ; RAM        ;
; NCO:inst1|NCO1:u_NCO1|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutout_reg[0..10] ; NCO:inst1|NCO1:u_NCO1|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|Lookup_Table:u_Lookup_Table|Mux10_rtl_0 ; ROM        ;
; mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe9a[0..15]                   ; mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe3a_rtl_0                                          ; SHIFT_TAPS ;
; mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe8a[0..15]                   ; mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe3a_rtl_0                                          ; SHIFT_TAPS ;
; mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe7a[0..15]                   ; mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe3a_rtl_0                                          ; SHIFT_TAPS ;
; mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe6a[0..15]                   ; mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe3a_rtl_0                                          ; SHIFT_TAPS ;
; mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe5a[0..15]                   ; mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe3a_rtl_0                                          ; SHIFT_TAPS ;
; mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe4a[0..15]                   ; mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe3a_rtl_0                                          ; SHIFT_TAPS ;
; mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe3a[0..15]                   ; mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe3a_rtl_0                                          ; SHIFT_TAPS ;
; mul:inst23|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe9a[0..15]                   ; mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe3a_rtl_0                                          ; SHIFT_TAPS ;
; mul:inst23|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe8a[0..15]                   ; mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe3a_rtl_0                                          ; SHIFT_TAPS ;
; mul:inst23|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe7a[0..15]                   ; mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe3a_rtl_0                                          ; SHIFT_TAPS ;
; mul:inst23|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe6a[0..15]                   ; mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe3a_rtl_0                                          ; SHIFT_TAPS ;
; mul:inst23|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe5a[0..15]                   ; mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe3a_rtl_0                                          ; SHIFT_TAPS ;
; mul:inst23|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe4a[0..15]                   ; mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe3a_rtl_0                                          ; SHIFT_TAPS ;
; mul:inst23|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe3a[0..15]                   ; mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe3a_rtl_0                                          ; SHIFT_TAPS ;
; mul:inst24|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe9a[0..15]                   ; mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe3a_rtl_0                                          ; SHIFT_TAPS ;
; mul:inst24|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe8a[0..15]                   ; mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe3a_rtl_0                                          ; SHIFT_TAPS ;
; mul:inst24|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe7a[0..15]                   ; mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe3a_rtl_0                                          ; SHIFT_TAPS ;
; mul:inst24|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe6a[0..15]                   ; mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe3a_rtl_0                                          ; SHIFT_TAPS ;
; mul:inst24|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe5a[0..15]                   ; mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe3a_rtl_0                                          ; SHIFT_TAPS ;
; mul:inst24|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe4a[0..15]                   ; mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe3a_rtl_0                                          ; SHIFT_TAPS ;
; mul:inst24|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe3a[0..15]                   ; mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe3a_rtl_0                                          ; SHIFT_TAPS ;
+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |adcdac_test|adc_sample:inst18|sample_cnt[9]                                                                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |adcdac_test|adc_sample:inst17|sample_cnt[6]                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|data_int[0]                                                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|data_int[0]                                                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|data_int[14]                                                           ;
; 3:1                ; 1404 bits ; 2808 LEs      ; 1404 LEs             ; 1404 LEs               ; Yes        ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_2_n|sft01_n[0]                                               ;
; 3:1                ; 1404 bits ; 2808 LEs      ; 1404 LEs             ; 1404 LEs               ; Yes        ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|lc_tdl_strat_cen:Utdl_2_n|sft02_n[0]                                               ;
; 3:1                ; 1404 bits ; 2808 LEs      ; 1404 LEs             ; 1404 LEs               ; Yes        ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_4_n|sft13_n[5]                                               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|sym_rst_del                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|sym_rst_del                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|tdl_wait[5]                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |adcdac_test|Cnt_sin2cos:inst19|HDL_Counter1_out[0]                                                                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |adcdac_test|Cnt_sin2cos:inst19|HDL_Counter_out[5]                                                                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |adcdac_test|Cnt_sin2cos_L:inst25|HDL_Counter_out[9]                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|done_cnt[1]                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|done_cnt[1]                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|ser_ctrl_cen:Usc|done_cnt[1]                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|par_ld_ser_tdl_nc:Utdl_0_a|data_reg[7]                                             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |adcdac_test|Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|par_ld_ser_tdl_nc:Utdl_0_a|data_reg[0]                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|par_ld_ser_tdl_nc:Utdl_0_a|data_reg[8]                                             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |adcdac_test|Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|par_ld_ser_tdl_nc:Utdl_0_a|data_reg[3]                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|par_ld_ser_tdl_nc:Utdl_0_a|data_reg[7]                                             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |adcdac_test|Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n|par_ld_ser_tdl_nc:Utdl_0_a|data_reg[7]                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |adcdac_test|NCO:inst1|NCO1:u_NCO1|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|Lookup_Table:u_Lookup_Table|prelookup_idx_sat[8]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                     ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |adcdac_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |adcdac_test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |adcdac_test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |adcdac_test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                               ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |adcdac_test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                           ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |adcdac_test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                    ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |adcdac_test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst ;
+-----------------+-------+------+-----------------------------------+
; Assignment      ; Value ; From ; To                                ;
+-----------------+-------+------+-----------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                 ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                 ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                 ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                 ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                 ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                 ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                 ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                 ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                 ;
+-----------------+-------+------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n ;
+-----------------+-------+------+------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n ;
+-----------------+-------+------+------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst ;
+-----------------+-------+------+-----------------------------------+
; Assignment      ; Value ; From ; To                                ;
+-----------------+-------+------+-----------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                 ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                 ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                 ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                 ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                 ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                 ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                 ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                 ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                 ;
+-----------------+-------+------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n ;
+-----------------+-------+------+------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n ;
+-----------------+-------+------+------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst ;
+-----------------+-------+------+-----------------------------------+
; Assignment      ; Value ; From ; To                                ;
+-----------------+-------+------+-----------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                 ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                 ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                 ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                 ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                 ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                 ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                 ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                 ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                 ;
+-----------------+-------+------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n ;
+-----------------+-------+------+------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n ;
+-----------------+-------+------+------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DualRam:inst15|DualPortRAM_generic:u_Dual_Port_RAM|altsyncram:ram_rtl_0|altsyncram_2an1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DualRam:inst21|DualPortRAM_generic:u_Dual_Port_RAM|altsyncram:ram_rtl_0|altsyncram_2an1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DualRam:inst16|DualPortRAM_generic:u_Dual_Port_RAM|altsyncram:ram_rtl_0|altsyncram_2an1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NCO:inst1|NCO1:u_NCO1|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|Lookup_Table:u_Lookup_Table|altsyncram:Mux10_rtl_0|altsyncram_if01:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|altshift_taps:dffe3a_rtl_0|shift_taps_noo:auto_generated|altsyncram_ie81:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:inst20|altpll:altpll_component ;
+-------------------------------+-----------------------+-------------------------+
; Parameter Name                ; Value                 ; Type                    ;
+-------------------------------+-----------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                 ;
; PLL_TYPE                      ; AUTO                  ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                 ;
; LOCK_HIGH                     ; 1                     ; Untyped                 ;
; LOCK_LOW                      ; 1                     ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                 ;
; SKIP_VCO                      ; OFF                   ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                 ;
; BANDWIDTH                     ; 0                     ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                 ;
; DOWN_SPREAD                   ; 0                     ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 2                     ; Signed Integer          ;
; CLK1_MULTIPLY_BY              ; 8                     ; Signed Integer          ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                     ; Signed Integer          ;
; CLK1_DIVIDE_BY                ; 5                     ; Signed Integer          ;
; CLK0_DIVIDE_BY                ; 5                     ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer          ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer          ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                 ;
; DPA_DIVIDER                   ; 0                     ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                 ;
; VCO_MIN                       ; 0                     ; Untyped                 ;
; VCO_MAX                       ; 0                     ; Untyped                 ;
; VCO_CENTER                    ; 0                     ; Untyped                 ;
; PFD_MIN                       ; 0                     ; Untyped                 ;
; PFD_MAX                       ; 0                     ; Untyped                 ;
; M_INITIAL                     ; 0                     ; Untyped                 ;
; M                             ; 0                     ; Untyped                 ;
; N                             ; 1                     ; Untyped                 ;
; M2                            ; 1                     ; Untyped                 ;
; N2                            ; 1                     ; Untyped                 ;
; SS                            ; 1                     ; Untyped                 ;
; C0_HIGH                       ; 0                     ; Untyped                 ;
; C1_HIGH                       ; 0                     ; Untyped                 ;
; C2_HIGH                       ; 0                     ; Untyped                 ;
; C3_HIGH                       ; 0                     ; Untyped                 ;
; C4_HIGH                       ; 0                     ; Untyped                 ;
; C5_HIGH                       ; 0                     ; Untyped                 ;
; C6_HIGH                       ; 0                     ; Untyped                 ;
; C7_HIGH                       ; 0                     ; Untyped                 ;
; C8_HIGH                       ; 0                     ; Untyped                 ;
; C9_HIGH                       ; 0                     ; Untyped                 ;
; C0_LOW                        ; 0                     ; Untyped                 ;
; C1_LOW                        ; 0                     ; Untyped                 ;
; C2_LOW                        ; 0                     ; Untyped                 ;
; C3_LOW                        ; 0                     ; Untyped                 ;
; C4_LOW                        ; 0                     ; Untyped                 ;
; C5_LOW                        ; 0                     ; Untyped                 ;
; C6_LOW                        ; 0                     ; Untyped                 ;
; C7_LOW                        ; 0                     ; Untyped                 ;
; C8_LOW                        ; 0                     ; Untyped                 ;
; C9_LOW                        ; 0                     ; Untyped                 ;
; C0_INITIAL                    ; 0                     ; Untyped                 ;
; C1_INITIAL                    ; 0                     ; Untyped                 ;
; C2_INITIAL                    ; 0                     ; Untyped                 ;
; C3_INITIAL                    ; 0                     ; Untyped                 ;
; C4_INITIAL                    ; 0                     ; Untyped                 ;
; C5_INITIAL                    ; 0                     ; Untyped                 ;
; C6_INITIAL                    ; 0                     ; Untyped                 ;
; C7_INITIAL                    ; 0                     ; Untyped                 ;
; C8_INITIAL                    ; 0                     ; Untyped                 ;
; C9_INITIAL                    ; 0                     ; Untyped                 ;
; C0_MODE                       ; BYPASS                ; Untyped                 ;
; C1_MODE                       ; BYPASS                ; Untyped                 ;
; C2_MODE                       ; BYPASS                ; Untyped                 ;
; C3_MODE                       ; BYPASS                ; Untyped                 ;
; C4_MODE                       ; BYPASS                ; Untyped                 ;
; C5_MODE                       ; BYPASS                ; Untyped                 ;
; C6_MODE                       ; BYPASS                ; Untyped                 ;
; C7_MODE                       ; BYPASS                ; Untyped                 ;
; C8_MODE                       ; BYPASS                ; Untyped                 ;
; C9_MODE                       ; BYPASS                ; Untyped                 ;
; C0_PH                         ; 0                     ; Untyped                 ;
; C1_PH                         ; 0                     ; Untyped                 ;
; C2_PH                         ; 0                     ; Untyped                 ;
; C3_PH                         ; 0                     ; Untyped                 ;
; C4_PH                         ; 0                     ; Untyped                 ;
; C5_PH                         ; 0                     ; Untyped                 ;
; C6_PH                         ; 0                     ; Untyped                 ;
; C7_PH                         ; 0                     ; Untyped                 ;
; C8_PH                         ; 0                     ; Untyped                 ;
; C9_PH                         ; 0                     ; Untyped                 ;
; L0_HIGH                       ; 1                     ; Untyped                 ;
; L1_HIGH                       ; 1                     ; Untyped                 ;
; G0_HIGH                       ; 1                     ; Untyped                 ;
; G1_HIGH                       ; 1                     ; Untyped                 ;
; G2_HIGH                       ; 1                     ; Untyped                 ;
; G3_HIGH                       ; 1                     ; Untyped                 ;
; E0_HIGH                       ; 1                     ; Untyped                 ;
; E1_HIGH                       ; 1                     ; Untyped                 ;
; E2_HIGH                       ; 1                     ; Untyped                 ;
; E3_HIGH                       ; 1                     ; Untyped                 ;
; L0_LOW                        ; 1                     ; Untyped                 ;
; L1_LOW                        ; 1                     ; Untyped                 ;
; G0_LOW                        ; 1                     ; Untyped                 ;
; G1_LOW                        ; 1                     ; Untyped                 ;
; G2_LOW                        ; 1                     ; Untyped                 ;
; G3_LOW                        ; 1                     ; Untyped                 ;
; E0_LOW                        ; 1                     ; Untyped                 ;
; E1_LOW                        ; 1                     ; Untyped                 ;
; E2_LOW                        ; 1                     ; Untyped                 ;
; E3_LOW                        ; 1                     ; Untyped                 ;
; L0_INITIAL                    ; 1                     ; Untyped                 ;
; L1_INITIAL                    ; 1                     ; Untyped                 ;
; G0_INITIAL                    ; 1                     ; Untyped                 ;
; G1_INITIAL                    ; 1                     ; Untyped                 ;
; G2_INITIAL                    ; 1                     ; Untyped                 ;
; G3_INITIAL                    ; 1                     ; Untyped                 ;
; E0_INITIAL                    ; 1                     ; Untyped                 ;
; E1_INITIAL                    ; 1                     ; Untyped                 ;
; E2_INITIAL                    ; 1                     ; Untyped                 ;
; E3_INITIAL                    ; 1                     ; Untyped                 ;
; L0_MODE                       ; BYPASS                ; Untyped                 ;
; L1_MODE                       ; BYPASS                ; Untyped                 ;
; G0_MODE                       ; BYPASS                ; Untyped                 ;
; G1_MODE                       ; BYPASS                ; Untyped                 ;
; G2_MODE                       ; BYPASS                ; Untyped                 ;
; G3_MODE                       ; BYPASS                ; Untyped                 ;
; E0_MODE                       ; BYPASS                ; Untyped                 ;
; E1_MODE                       ; BYPASS                ; Untyped                 ;
; E2_MODE                       ; BYPASS                ; Untyped                 ;
; E3_MODE                       ; BYPASS                ; Untyped                 ;
; L0_PH                         ; 0                     ; Untyped                 ;
; L1_PH                         ; 0                     ; Untyped                 ;
; G0_PH                         ; 0                     ; Untyped                 ;
; G1_PH                         ; 0                     ; Untyped                 ;
; G2_PH                         ; 0                     ; Untyped                 ;
; G3_PH                         ; 0                     ; Untyped                 ;
; E0_PH                         ; 0                     ; Untyped                 ;
; E1_PH                         ; 0                     ; Untyped                 ;
; E2_PH                         ; 0                     ; Untyped                 ;
; E3_PH                         ; 0                     ; Untyped                 ;
; M_PH                          ; 0                     ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; CLK0_COUNTER                  ; G0                    ; Untyped                 ;
; CLK1_COUNTER                  ; G0                    ; Untyped                 ;
; CLK2_COUNTER                  ; G0                    ; Untyped                 ;
; CLK3_COUNTER                  ; G0                    ; Untyped                 ;
; CLK4_COUNTER                  ; G0                    ; Untyped                 ;
; CLK5_COUNTER                  ; G0                    ; Untyped                 ;
; CLK6_COUNTER                  ; E0                    ; Untyped                 ;
; CLK7_COUNTER                  ; E1                    ; Untyped                 ;
; CLK8_COUNTER                  ; E2                    ; Untyped                 ;
; CLK9_COUNTER                  ; E3                    ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                 ;
; M_TIME_DELAY                  ; 0                     ; Untyped                 ;
; N_TIME_DELAY                  ; 0                     ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                 ;
; VCO_POST_SCALE                ; 0                     ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                 ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                 ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                 ;
; CBXI_PARAMETER                ; PLL_altpll2           ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE          ;
+-------------------------------+-----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: busmux:inst5 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; WIDTH          ; 32    ; Untyped                          ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DualRam:inst15|DualPortRAM_generic:u_Dual_Port_RAM ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; AddrWidth      ; 10    ; Signed Integer                                                         ;
; DataWidth      ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: busmux:inst27 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 10    ; Untyped                           ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DualRam:inst16|DualPortRAM_generic:u_Dual_Port_RAM ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; AddrWidth      ; 10    ; Signed Integer                                                         ;
; DataWidth      ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: busmux:inst26 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 10    ; Untyped                           ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DualRam:inst21|DualPortRAM_generic:u_Dual_Port_RAM ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; AddrWidth      ; 10    ; Signed Integer                                                         ;
; DataWidth      ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mul:inst22|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Signed Integer      ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer      ;
; LPM_WIDTHP                                     ; 16           ; Signed Integer      ;
; LPM_WIDTHR                                     ; 0            ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 9            ; Signed Integer      ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_p3p     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mul:inst23|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Signed Integer      ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer      ;
; LPM_WIDTHP                                     ; 16           ; Signed Integer      ;
; LPM_WIDTHR                                     ; 0            ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 9            ; Signed Integer      ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_p3p     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mul:inst24|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Signed Integer      ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer      ;
; LPM_WIDTHP                                     ; 16           ; Signed Integer      ;
; LPM_WIDTHR                                     ; 0            ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 9            ; Signed Integer      ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_p3p     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                                     ;
; COEF_WIDTH     ; 15    ; Signed Integer                                                                     ;
; ACCUM_WIDTH    ; 38    ; Signed Integer                                                                     ;
; MSB_RM         ; 0     ; Signed Integer                                                                     ;
; LSB_RM         ; 22    ; Signed Integer                                                                     ;
; WIDTH_SAT      ; 16    ; Signed Integer                                                                     ;
; TOT_WIDTH      ; 38    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                       ;
; COEF_WIDTH     ; 15    ; Signed Integer                                                                                       ;
; ACCUM_WIDTH    ; 30    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                       ;
; COEF_WIDTH     ; 15    ; Signed Integer                                                                                       ;
; ACCUM_WIDTH    ; 30    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                                     ;
; COEF_WIDTH     ; 15    ; Signed Integer                                                                     ;
; ACCUM_WIDTH    ; 38    ; Signed Integer                                                                     ;
; MSB_RM         ; 0     ; Signed Integer                                                                     ;
; LSB_RM         ; 22    ; Signed Integer                                                                     ;
; WIDTH_SAT      ; 16    ; Signed Integer                                                                     ;
; TOT_WIDTH      ; 38    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                       ;
; COEF_WIDTH     ; 15    ; Signed Integer                                                                                       ;
; ACCUM_WIDTH    ; 30    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                       ;
; COEF_WIDTH     ; 15    ; Signed Integer                                                                                       ;
; ACCUM_WIDTH    ; 30    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                                     ;
; COEF_WIDTH     ; 15    ; Signed Integer                                                                     ;
; ACCUM_WIDTH    ; 38    ; Signed Integer                                                                     ;
; MSB_RM         ; 0     ; Signed Integer                                                                     ;
; LSB_RM         ; 22    ; Signed Integer                                                                     ;
; WIDTH_SAT      ; 16    ; Signed Integer                                                                     ;
; TOT_WIDTH      ; 38    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                       ;
; COEF_WIDTH     ; 15    ; Signed Integer                                                                                       ;
; ACCUM_WIDTH    ; 30    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                       ;
; COEF_WIDTH     ; 15    ; Signed Integer                                                                                       ;
; ACCUM_WIDTH    ; 30    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                   ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                          ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                  ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                      ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                              ; Signed Integer ;
; sld_data_bits                                   ; 50                                                                                                                                                                             ; Untyped        ;
; sld_trigger_bits                                ; 50                                                                                                                                                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                             ; Signed Integer ;
; sld_node_crc_hiword                             ; 18632                                                                                                                                                                          ; Untyped        ;
; sld_node_crc_loword                             ; 11965                                                                                                                                                                          ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                              ; Signed Integer ;
; sld_sample_depth                                ; 1024                                                                                                                                                                           ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                           ; String         ;
; sld_inversion_mask_length                       ; 174                                                                                                                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                              ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DualRam:inst15|DualPortRAM_generic:u_Dual_Port_RAM|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                                    ; Type                     ;
+------------------------------------+----------------------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                        ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                                       ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                      ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                                       ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                      ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                                        ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT                                                ; Untyped                  ;
; WIDTH_A                            ; 8                                                        ; Untyped                  ;
; WIDTHAD_A                          ; 10                                                       ; Untyped                  ;
; NUMWORDS_A                         ; 1024                                                     ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                             ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                                     ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                                     ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                                     ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                                     ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                                     ; Untyped                  ;
; WIDTH_B                            ; 8                                                        ; Untyped                  ;
; WIDTHAD_B                          ; 10                                                       ; Untyped                  ;
; NUMWORDS_B                         ; 1024                                                     ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                                   ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                   ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                                   ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK0                                                   ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                             ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                                   ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                                     ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                                     ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                                     ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                                     ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                                     ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                                     ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                                        ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                                        ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                                     ; Untyped                  ;
; BYTE_SIZE                          ; 8                                                        ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                 ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                     ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                     ; Untyped                  ;
; INIT_FILE                          ; db/adcdac_test.ram0_DualPortRAM_generic_561fa0d0.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                   ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                                        ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                   ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                   ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                   ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                   ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                          ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                          ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                                    ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                    ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                                        ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                                             ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_2an1                                          ; Untyped                  ;
+------------------------------------+----------------------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DualRam:inst21|DualPortRAM_generic:u_Dual_Port_RAM|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                                    ; Type                     ;
+------------------------------------+----------------------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                        ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                                       ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                      ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                                       ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                      ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                                        ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT                                                ; Untyped                  ;
; WIDTH_A                            ; 8                                                        ; Untyped                  ;
; WIDTHAD_A                          ; 10                                                       ; Untyped                  ;
; NUMWORDS_A                         ; 1024                                                     ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                             ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                                     ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                                     ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                                     ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                                     ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                                     ; Untyped                  ;
; WIDTH_B                            ; 8                                                        ; Untyped                  ;
; WIDTHAD_B                          ; 10                                                       ; Untyped                  ;
; NUMWORDS_B                         ; 1024                                                     ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                                   ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                   ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                                   ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK0                                                   ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                             ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                                   ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                                     ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                                     ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                                     ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                                     ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                                     ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                                     ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                                        ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                                        ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                                     ; Untyped                  ;
; BYTE_SIZE                          ; 8                                                        ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                 ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                     ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                     ; Untyped                  ;
; INIT_FILE                          ; db/adcdac_test.ram0_DualPortRAM_generic_561fa0d0.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                   ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                                        ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                   ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                   ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                   ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                   ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                          ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                          ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                                    ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                    ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                                        ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                                             ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_2an1                                          ; Untyped                  ;
+------------------------------------+----------------------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DualRam:inst16|DualPortRAM_generic:u_Dual_Port_RAM|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                                    ; Type                     ;
+------------------------------------+----------------------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                        ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                                       ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                      ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                                       ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                      ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                                        ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT                                                ; Untyped                  ;
; WIDTH_A                            ; 8                                                        ; Untyped                  ;
; WIDTHAD_A                          ; 10                                                       ; Untyped                  ;
; NUMWORDS_A                         ; 1024                                                     ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                             ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                                     ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                                     ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                                     ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                                     ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                                     ; Untyped                  ;
; WIDTH_B                            ; 8                                                        ; Untyped                  ;
; WIDTHAD_B                          ; 10                                                       ; Untyped                  ;
; NUMWORDS_B                         ; 1024                                                     ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                                   ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                   ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                                   ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK0                                                   ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                             ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                                   ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                                     ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                                     ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                                     ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                                     ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                                     ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                                     ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                                        ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                                        ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                                     ; Untyped                  ;
; BYTE_SIZE                          ; 8                                                        ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                 ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                     ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                     ; Untyped                  ;
; INIT_FILE                          ; db/adcdac_test.ram0_DualPortRAM_generic_561fa0d0.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                   ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                                        ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                   ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                   ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                   ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                   ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                          ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                          ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                                    ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                    ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                                        ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                                             ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_2an1                                          ; Untyped                  ;
+------------------------------------+----------------------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: NCO:inst1|NCO1:u_NCO1|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|Lookup_Table:u_Lookup_Table|altsyncram:Mux10_rtl_0 ;
+------------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                            ; Type                                                                                                     ;
+------------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; ROM                              ; Untyped                                                                                                  ;
; WIDTH_A                            ; 11                               ; Untyped                                                                                                  ;
; WIDTHAD_A                          ; 10                               ; Untyped                                                                                                  ;
; NUMWORDS_A                         ; 1024                             ; Untyped                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                                                                                                  ;
; WIDTH_B                            ; 1                                ; Untyped                                                                                                  ;
; WIDTHAD_B                          ; 1                                ; Untyped                                                                                                  ;
; NUMWORDS_B                         ; 1                                ; Untyped                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                                ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                                ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                                                                                                  ;
; INIT_FILE                          ; adcdac_test.adcdac_test0.rtl.mif ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                           ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                           ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                     ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_if01                  ; Untyped                                                                                                  ;
+------------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|altshift_taps:dffe3a_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                     ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                  ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                  ;
; TAP_DISTANCE   ; 7              ; Untyped                                                                                                  ;
; WIDTH          ; 48             ; Untyped                                                                                                  ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                  ;
; CBXI_PARAMETER ; shift_taps_noo ; Untyped                                                                                                  ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; PLL:inst20|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+--------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                 ;
+---------------------------------------+----------------------------------------+
; Name                                  ; Value                                  ;
+---------------------------------------+----------------------------------------+
; Number of entity instances            ; 3                                      ;
; Entity Instance                       ; mul:inst22|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                      ;
;     -- LPM_WIDTHB                     ; 8                                      ;
;     -- LPM_WIDTHP                     ; 16                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                     ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
; Entity Instance                       ; mul:inst23|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                      ;
;     -- LPM_WIDTHB                     ; 8                                      ;
;     -- LPM_WIDTHP                     ; 16                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                     ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
; Entity Instance                       ; mul:inst24|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                      ;
;     -- LPM_WIDTHB                     ; 8                                      ;
;     -- LPM_WIDTHP                     ; 16                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                     ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
+---------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                               ;
; Entity Instance                           ; DualRam:inst15|DualPortRAM_generic:u_Dual_Port_RAM|altsyncram:ram_rtl_0                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                        ;
; Entity Instance                           ; DualRam:inst21|DualPortRAM_generic:u_Dual_Port_RAM|altsyncram:ram_rtl_0                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                        ;
; Entity Instance                           ; DualRam:inst16|DualPortRAM_generic:u_Dual_Port_RAM|altsyncram:ram_rtl_0                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                        ;
; Entity Instance                           ; NCO:inst1|NCO1:u_NCO1|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|Lookup_Table:u_Lookup_Table|altsyncram:Mux10_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                             ;
;     -- WIDTH_A                            ; 11                                                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                    ;
+----------------------------+-------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                     ;
+----------------------------+-------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                         ;
; Entity Instance            ; mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|altshift_taps:dffe3a_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                         ;
;     -- TAP_DISTANCE        ; 7                                                                                         ;
;     -- WIDTH               ; 48                                                                                        ;
+----------------------------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 50                  ; 50               ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:08     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                  ;
+------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------------------------------+---------+
; Name                               ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                               ; Details ;
+------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------------------------------+---------+
; KEY[0]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[0]                                                                                                          ; N/A     ;
; KEY[0]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY[0]                                                                                                          ; N/A     ;
; Lowpass:inst28|ast_source_data[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[0]  ; N/A     ;
; Lowpass:inst28|ast_source_data[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[0]  ; N/A     ;
; Lowpass:inst28|ast_source_data[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[10] ; N/A     ;
; Lowpass:inst28|ast_source_data[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[10] ; N/A     ;
; Lowpass:inst28|ast_source_data[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[11] ; N/A     ;
; Lowpass:inst28|ast_source_data[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[11] ; N/A     ;
; Lowpass:inst28|ast_source_data[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[12] ; N/A     ;
; Lowpass:inst28|ast_source_data[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[12] ; N/A     ;
; Lowpass:inst28|ast_source_data[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[13] ; N/A     ;
; Lowpass:inst28|ast_source_data[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[13] ; N/A     ;
; Lowpass:inst28|ast_source_data[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[14] ; N/A     ;
; Lowpass:inst28|ast_source_data[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[14] ; N/A     ;
; Lowpass:inst28|ast_source_data[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[15] ; N/A     ;
; Lowpass:inst28|ast_source_data[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[15] ; N/A     ;
; Lowpass:inst28|ast_source_data[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[1]  ; N/A     ;
; Lowpass:inst28|ast_source_data[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[1]  ; N/A     ;
; Lowpass:inst28|ast_source_data[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[2]  ; N/A     ;
; Lowpass:inst28|ast_source_data[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[2]  ; N/A     ;
; Lowpass:inst28|ast_source_data[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[3]  ; N/A     ;
; Lowpass:inst28|ast_source_data[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[3]  ; N/A     ;
; Lowpass:inst28|ast_source_data[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[4]  ; N/A     ;
; Lowpass:inst28|ast_source_data[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[4]  ; N/A     ;
; Lowpass:inst28|ast_source_data[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[5]  ; N/A     ;
; Lowpass:inst28|ast_source_data[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[5]  ; N/A     ;
; Lowpass:inst28|ast_source_data[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[6]  ; N/A     ;
; Lowpass:inst28|ast_source_data[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[6]  ; N/A     ;
; Lowpass:inst28|ast_source_data[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[7]  ; N/A     ;
; Lowpass:inst28|ast_source_data[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[7]  ; N/A     ;
; Lowpass:inst28|ast_source_data[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[8]  ; N/A     ;
; Lowpass:inst28|ast_source_data[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[8]  ; N/A     ;
; Lowpass:inst28|ast_source_data[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[9]  ; N/A     ;
; Lowpass:inst28|ast_source_data[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[9]  ; N/A     ;
; Lowpass:inst29|ast_source_data[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[0]  ; N/A     ;
; Lowpass:inst29|ast_source_data[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[0]  ; N/A     ;
; Lowpass:inst29|ast_source_data[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[10] ; N/A     ;
; Lowpass:inst29|ast_source_data[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[10] ; N/A     ;
; Lowpass:inst29|ast_source_data[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[11] ; N/A     ;
; Lowpass:inst29|ast_source_data[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[11] ; N/A     ;
; Lowpass:inst29|ast_source_data[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[12] ; N/A     ;
; Lowpass:inst29|ast_source_data[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[12] ; N/A     ;
; Lowpass:inst29|ast_source_data[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[13] ; N/A     ;
; Lowpass:inst29|ast_source_data[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[13] ; N/A     ;
; Lowpass:inst29|ast_source_data[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[14] ; N/A     ;
; Lowpass:inst29|ast_source_data[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[14] ; N/A     ;
; Lowpass:inst29|ast_source_data[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[15] ; N/A     ;
; Lowpass:inst29|ast_source_data[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[15] ; N/A     ;
; Lowpass:inst29|ast_source_data[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[1]  ; N/A     ;
; Lowpass:inst29|ast_source_data[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[1]  ; N/A     ;
; Lowpass:inst29|ast_source_data[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[2]  ; N/A     ;
; Lowpass:inst29|ast_source_data[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[2]  ; N/A     ;
; Lowpass:inst29|ast_source_data[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[3]  ; N/A     ;
; Lowpass:inst29|ast_source_data[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[3]  ; N/A     ;
; Lowpass:inst29|ast_source_data[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[4]  ; N/A     ;
; Lowpass:inst29|ast_source_data[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[4]  ; N/A     ;
; Lowpass:inst29|ast_source_data[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[5]  ; N/A     ;
; Lowpass:inst29|ast_source_data[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[5]  ; N/A     ;
; Lowpass:inst29|ast_source_data[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[6]  ; N/A     ;
; Lowpass:inst29|ast_source_data[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[6]  ; N/A     ;
; Lowpass:inst29|ast_source_data[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[7]  ; N/A     ;
; Lowpass:inst29|ast_source_data[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[7]  ; N/A     ;
; Lowpass:inst29|ast_source_data[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[8]  ; N/A     ;
; Lowpass:inst29|ast_source_data[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[8]  ; N/A     ;
; Lowpass:inst29|ast_source_data[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[9]  ; N/A     ;
; Lowpass:inst29|ast_source_data[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[9]  ; N/A     ;
; Lowpass:inst30|ast_source_data[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[0]  ; N/A     ;
; Lowpass:inst30|ast_source_data[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[0]  ; N/A     ;
; Lowpass:inst30|ast_source_data[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[10] ; N/A     ;
; Lowpass:inst30|ast_source_data[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[10] ; N/A     ;
; Lowpass:inst30|ast_source_data[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[11] ; N/A     ;
; Lowpass:inst30|ast_source_data[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[11] ; N/A     ;
; Lowpass:inst30|ast_source_data[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[12] ; N/A     ;
; Lowpass:inst30|ast_source_data[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[12] ; N/A     ;
; Lowpass:inst30|ast_source_data[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[13] ; N/A     ;
; Lowpass:inst30|ast_source_data[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[13] ; N/A     ;
; Lowpass:inst30|ast_source_data[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[14] ; N/A     ;
; Lowpass:inst30|ast_source_data[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[14] ; N/A     ;
; Lowpass:inst30|ast_source_data[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[15] ; N/A     ;
; Lowpass:inst30|ast_source_data[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[15] ; N/A     ;
; Lowpass:inst30|ast_source_data[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[1]  ; N/A     ;
; Lowpass:inst30|ast_source_data[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[1]  ; N/A     ;
; Lowpass:inst30|ast_source_data[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[2]  ; N/A     ;
; Lowpass:inst30|ast_source_data[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[2]  ; N/A     ;
; Lowpass:inst30|ast_source_data[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[3]  ; N/A     ;
; Lowpass:inst30|ast_source_data[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[3]  ; N/A     ;
; Lowpass:inst30|ast_source_data[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[4]  ; N/A     ;
; Lowpass:inst30|ast_source_data[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[4]  ; N/A     ;
; Lowpass:inst30|ast_source_data[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[5]  ; N/A     ;
; Lowpass:inst30|ast_source_data[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[5]  ; N/A     ;
; Lowpass:inst30|ast_source_data[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[6]  ; N/A     ;
; Lowpass:inst30|ast_source_data[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[6]  ; N/A     ;
; Lowpass:inst30|ast_source_data[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[7]  ; N/A     ;
; Lowpass:inst30|ast_source_data[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[7]  ; N/A     ;
; Lowpass:inst30|ast_source_data[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[8]  ; N/A     ;
; Lowpass:inst30|ast_source_data[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[8]  ; N/A     ;
; Lowpass:inst30|ast_source_data[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[9]  ; N/A     ;
; Lowpass:inst30|ast_source_data[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|at_source_data[9]  ; N/A     ;
; PLL:inst20|c2                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PLL:inst20|altpll:altpll_component|PLL_altpll2:auto_generated|wire_pll1_clk[2]                                  ; N/A     ;
; busmux:inst26|sel                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; switch[0]                                                                                                       ; N/A     ;
; busmux:inst26|sel                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; switch[0]                                                                                                       ; N/A     ;
+------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Tue Jul 23 14:32:21 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off adcdac_test -c adcdac_test
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file unsigned2signed.v
    Info (12023): Found entity 1: unsigned2signed
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/cnt_sin2cos_l.v
    Info (12023): Found entity 1: Cnt_sin2cos_L
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/dualram.v
    Info (12023): Found entity 1: DualRam
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/dualportram_generic.v
    Info (12023): Found entity 1: DualPortRAM_generic
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/dual_port_ram_system1.v
    Info (12023): Found entity 1: Dual_Port_RAM_System1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/adc_sample.v
    Info (12023): Found entity 1: adc_sample
Warning (12019): Can't analyze file -- file ../matlab/hdlsrc/signalSim/DualPortRAM_generic_AsyncRead.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/dual_port_ram_system.v
    Info (12023): Found entity 1: Dual_Port_RAM_System
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/cnt_sin2cos.v
    Info (12023): Found entity 1: Cnt_sin2cos
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/waveformgen.v
    Info (12023): Found entity 1: WaveformGen
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/nco1.v
    Info (12023): Found entity 1: NCO1
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/nco.v
    Info (12023): Found entity 1: NCO
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/lookuptablegen.v
    Info (12023): Found entity 1: LookUpTableGen
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/lookup_table.v
    Info (12023): Found entity 1: Lookup_Table
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/dithergen.v
    Info (12023): Found entity 1: DitherGen
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sine_rom.v
    Info (12023): Found entity 1: sine_rom
Info (12021): Found 9 design units, including 9 entities, in source file rtl/rtl_module.v
    Info (12023): Found entity 1: ADC_interface
    Info (12023): Found entity 2: DAC_interface
    Info (12023): Found entity 3: bus_LSB_staff_zero
    Info (12023): Found entity 4: shift_reg_SIPO
    Info (12023): Found entity 5: cnt_sync
    Info (12023): Found entity 6: cnt_incr
    Info (12023): Found entity 7: cnt_en_0to9
    Info (12023): Found entity 8: cnt_0to9
    Info (12023): Found entity 9: dec_2to4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mc_dds.v
    Info (12023): Found entity 1: mc_dds
Info (12021): Found 1 design units, including 1 entities, in source file rtl/auout_cs4334.v
    Info (12023): Found entity 1: auout_cs4334
Info (12021): Found 1 design units, including 1 entities, in source file rtl/adcdac_test.bdf
    Info (12023): Found entity 1: adcdac_test
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL
Info (12021): Found 2 design units, including 2 entities, in source file lpm_constant0.v
    Info (12023): Found entity 1: lpm_constant0_lpm_constant_r59
    Info (12023): Found entity 2: lpm_constant0
Info (12021): Found 2 design units, including 2 entities, in source file lpm_constant1.v
    Info (12023): Found entity 1: lpm_constant1_lpm_constant_529
    Info (12023): Found entity 2: lpm_constant1
Info (12021): Found 1 design units, including 1 entities, in source file ramv.v
    Info (12023): Found entity 1: ramv
Info (12021): Found 1 design units, including 1 entities, in source file mul.v
    Info (12023): Found entity 1: mul
Info (12021): Found 1 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_lib_pkg_fir_131.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_fir_131
Info (12021): Found 2 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_math_pkg_fir_131.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_fir_131
    Info (12022): Found design unit 2: auk_dspip_math_pkg_fir_131-body
Info (12021): Found 1 design units, including 1 entities, in source file lowpass_st.v
    Info (12023): Found entity 1: Lowpass_st
Info (12021): Found 1 design units, including 1 entities, in source file lowpass_st_s.v
    Info (12023): Found entity 1: Lowpass_st_s
Info (12021): Found 1 design units, including 1 entities, in source file lowpass_st_u.v
    Info (12023): Found entity 1: Lowpass_st_u
Info (12021): Found 2 design units, including 1 entities, in source file lowpass_ast.vhd
    Info (12022): Found design unit 1: Lowpass_ast-struct
    Info (12023): Found entity 1: Lowpass_ast
Info (12021): Found 1 design units, including 1 entities, in source file lowpass.v
    Info (12023): Found entity 1: Lowpass
Info (12021): Found 1 design units, including 1 entities, in source file spi_transiver.v
    Info (12023): Found entity 1: spi_transiver
Info (12127): Elaborating entity "adcdac_test" for the top level hierarchy
Warning (275011): Block or symbol "DualRam" of instance "inst15" overlaps another block or symbol
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:inst20"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:inst20|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "PLL:inst20|altpll:altpll_component"
Info (12133): Instantiated megafunction "PLL:inst20|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "8"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll2.v
    Info (12023): Found entity 1: PLL_altpll2
Info (12128): Elaborating entity "PLL_altpll2" for hierarchy "PLL:inst20|altpll:altpll_component|PLL_altpll2:auto_generated"
Info (12128): Elaborating entity "DAC_interface" for hierarchy "DAC_interface:inst2"
Info (12128): Elaborating entity "NCO" for hierarchy "NCO:inst1"
Info (12128): Elaborating entity "NCO1" for hierarchy "NCO:inst1|NCO1:u_NCO1"
Info (12128): Elaborating entity "DitherGen" for hierarchy "NCO:inst1|NCO1:u_NCO1|DitherGen:u_dither_inst"
Info (12128): Elaborating entity "WaveformGen" for hierarchy "NCO:inst1|NCO1:u_NCO1|WaveformGen:u_Wave_inst"
Info (12128): Elaborating entity "LookUpTableGen" for hierarchy "NCO:inst1|NCO1:u_NCO1|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst"
Info (12128): Elaborating entity "Lookup_Table" for hierarchy "NCO:inst1|NCO1:u_NCO1|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|Lookup_Table:u_Lookup_Table"
Info (12128): Elaborating entity "busmux" for hierarchy "busmux:inst5"
Info (12130): Elaborated megafunction instantiation "busmux:inst5"
Info (12133): Instantiated megafunction "busmux:inst5" with the following parameter:
    Info (12134): Parameter "WIDTH" = "32"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "busmux:inst5|lpm_mux:$00000"
Info (12131): Elaborated megafunction instantiation "busmux:inst5|lpm_mux:$00000", which is child of megafunction instantiation "busmux:inst5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc
Info (12128): Elaborating entity "mux_rsc" for hierarchy "busmux:inst5|lpm_mux:$00000|mux_rsc:auto_generated"
Info (12128): Elaborating entity "lpm_constant0" for hierarchy "lpm_constant0:inst8"
Info (12128): Elaborating entity "lpm_constant0_lpm_constant_r59" for hierarchy "lpm_constant0:inst8|lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component"
Info (12128): Elaborating entity "lpm_constant1" for hierarchy "lpm_constant1:inst10"
Info (12128): Elaborating entity "lpm_constant1_lpm_constant_529" for hierarchy "lpm_constant1:inst10|lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component"
Info (12128): Elaborating entity "adc_sample" for hierarchy "adc_sample:inst17"
Info (12128): Elaborating entity "DualRam" for hierarchy "DualRam:inst15"
Info (12128): Elaborating entity "DualPortRAM_generic" for hierarchy "DualRam:inst15|DualPortRAM_generic:u_Dual_Port_RAM"
Info (12128): Elaborating entity "busmux" for hierarchy "busmux:inst27"
Info (12130): Elaborated megafunction instantiation "busmux:inst27"
Info (12133): Instantiated megafunction "busmux:inst27" with the following parameter:
    Info (12134): Parameter "WIDTH" = "10"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "busmux:inst27|lpm_mux:$00000"
Info (12131): Elaborated megafunction instantiation "busmux:inst27|lpm_mux:$00000", which is child of megafunction instantiation "busmux:inst27"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_nsc.tdf
    Info (12023): Found entity 1: mux_nsc
Info (12128): Elaborating entity "mux_nsc" for hierarchy "busmux:inst27|lpm_mux:$00000|mux_nsc:auto_generated"
Info (12128): Elaborating entity "Cnt_sin2cos" for hierarchy "Cnt_sin2cos:inst19"
Info (12128): Elaborating entity "Cnt_sin2cos_L" for hierarchy "Cnt_sin2cos_L:inst25"
Info (12128): Elaborating entity "mul" for hierarchy "mul:inst22"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "mul:inst22|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "mul:inst22|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "mul:inst22|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_pipeline" = "9"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "8"
    Info (12134): Parameter "lpm_widthb" = "8"
    Info (12134): Parameter "lpm_widthp" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_p3p.tdf
    Info (12023): Found entity 1: mult_p3p
Info (12128): Elaborating entity "mult_p3p" for hierarchy "mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated"
Info (12128): Elaborating entity "unsigned2signed" for hierarchy "unsigned2signed:inst3"
Info (12128): Elaborating entity "Lowpass" for hierarchy "Lowpass:inst28"
Info (12128): Elaborating entity "Lowpass_ast" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst"
Info (12021): Found 2 design units, including 1 entities, in source file fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_131.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_fir_131-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_fir_131
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink_fir_131" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink"
Info (12128): Elaborating entity "scfifo" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo"
Info (12130): Elaborated megafunction instantiation "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo"
Info (12133): Instantiated megafunction "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "allow_rwcycle_when_full" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "1"
    Info (12134): Parameter "almost_full_value" = "3"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "5"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_width" = "18"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=Auto"
    Info (12134): Parameter "lpm_type" = "scfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_chh1.tdf
    Info (12023): Found entity 1: scfifo_chh1
Info (12128): Elaborating entity "scfifo_chh1" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_7s81.tdf
    Info (12023): Found entity 1: a_dpfifo_7s81
Info (12128): Elaborating entity "a_dpfifo_7s81" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0tf1.tdf
    Info (12023): Found entity 1: altsyncram_0tf1
Info (12128): Elaborating entity "altsyncram_0tf1" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|altsyncram_0tf1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf
    Info (12023): Found entity 1: cmpr_gs8
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|cmpr_gs8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|cmpr_gs8:two_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf
    Info (12023): Found entity 1: cntr_tnb
Info (12128): Elaborating entity "cntr_tnb" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|cntr_tnb:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf
    Info (12023): Found entity 1: cntr_ao7
Info (12128): Elaborating entity "cntr_ao7" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|cntr_ao7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf
    Info (12023): Found entity 1: cntr_unb
Info (12128): Elaborating entity "cntr_unb" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_chh1:auto_generated|a_dpfifo_7s81:dpfifo|cntr_unb:wr_ptr"
Info (12021): Found 2 design units, including 1 entities, in source file fir_compiler-library/auk_dspip_avalon_streaming_source_fir_131.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_fir_131-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_fir_131
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source_fir_131" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source"
Info (12021): Found 2 design units, including 1 entities, in source file fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_131.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_fir_131-struct
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_fir_131
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller_fir_131" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl"
Info (12128): Elaborating entity "Lowpass_st" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore"
Info (12128): Elaborating entity "Lowpass_st_u" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n"
Info (12021): Found 1 design units, including 1 entities, in source file fir_compiler-library/par_ld_ser_tdl_nc.v
    Info (12023): Found entity 1: par_ld_ser_tdl_nc
Info (12128): Elaborating entity "par_ld_ser_tdl_nc" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|par_ld_ser_tdl_nc:Utdl_0_a"
Info (12021): Found 1 design units, including 1 entities, in source file fir_compiler-library/lc_tdl_strat_cen.v
    Info (12023): Found entity 1: lc_tdl_strat_cen
Info (12128): Elaborating entity "lc_tdl_strat_cen" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|lc_tdl_strat_cen:Utdl_0_n"
Info (12021): Found 1 design units, including 1 entities, in source file fir_compiler-library/sym_add_ser_cen.v
    Info (12023): Found entity 1: sym_add_ser_cen
Info (12128): Elaborating entity "sym_add_ser_cen" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sym_add_ser_cen:sym_0_n"
Info (12021): Found 1 design units, including 1 entities, in source file fir_compiler-library/rom_lut_r_cen.v
    Info (12023): Found entity 1: rom_lut_r_cen
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur0_n"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur1_n"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur2_n"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur3_n"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur4_n"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur5_n"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur6_n"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur7_n"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur8_n"
Info (12128): Elaborating entity "rom_lut_r_cen" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|rom_lut_r_cen:Ur9_n"
Info (12021): Found 1 design units, including 1 entities, in source file fir_compiler-library/sadd_lpm_cen.v
    Info (12023): Found entity 1: sadd_lpm_cen
Info (12128): Elaborating entity "sadd_lpm_cen" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_0_n_0_n"
Info (12128): Elaborating entity "sadd_lpm_cen" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_1_n_0_n"
Info (12128): Elaborating entity "sadd_lpm_cen" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_2_n_0_n"
Info (12128): Elaborating entity "sadd_lpm_cen" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|sadd_lpm_cen:Uaddl_3_n_0_n"
Info (12021): Found 1 design units, including 1 entities, in source file fir_compiler-library/mac_tl.v
    Info (12023): Found entity 1: mac_tl
Info (12128): Elaborating entity "mac_tl" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|mac_tl:Umtl"
Info (12021): Found 1 design units, including 1 entities, in source file fir_compiler-library/scale_accum_cen.v
    Info (12023): Found entity 1: scale_accum_cen
Info (12128): Elaborating entity "scale_accum_cen" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_accum_cen:Usa"
Info (12021): Found 1 design units, including 1 entities, in source file fir_compiler-library/ser_shft_cen.v
    Info (12023): Found entity 1: ser_shft_cen
Info (12128): Elaborating entity "ser_shft_cen" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_shft_cen:Usershft"
Info (12021): Found 1 design units, including 1 entities, in source file fir_compiler-library/scale_shft_comb_cen.v
    Info (12023): Found entity 1: scale_shft_comb_cen
Info (12128): Elaborating entity "scale_shft_comb_cen" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|scale_shft_comb_cen:Usscx"
Info (12021): Found 1 design units, including 1 entities, in source file fir_compiler-library/ser_ctrl_cen.v
    Info (12023): Found entity 1: ser_ctrl_cen
Info (12128): Elaborating entity "ser_ctrl_cen" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_u:U0_n|ser_ctrl_cen:Usc"
Info (12128): Elaborating entity "Lowpass_st_s" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|Lowpass_st_s:U1_n"
Info (12128): Elaborating entity "sadd_lpm_cen" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|sadd_lpm_cen:Uadd_l_0_n_0_n"
Info (12021): Found 1 design units, including 1 entities, in source file fir_compiler-library/rnd_dat.v
    Info (12023): Found entity 1: rnd_dat
Info (12128): Elaborating entity "rnd_dat" for hierarchy "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|Lowpass_st:fircore|rnd_dat:Urnd"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u024.tdf
    Info (12023): Found entity 1: altsyncram_u024
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_psc.tdf
    Info (12023): Found entity 1: mux_psc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf
    Info (12023): Found entity 1: cntr_fgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf
    Info (12023): Found entity 1: cntr_89j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "DualRam:inst15|DualPortRAM_generic:u_Dual_Port_RAM|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/adcdac_test.ram0_DualPortRAM_generic_561fa0d0.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "DualRam:inst21|DualPortRAM_generic:u_Dual_Port_RAM|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/adcdac_test.ram0_DualPortRAM_generic_561fa0d0.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "DualRam:inst16|DualPortRAM_generic:u_Dual_Port_RAM|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/adcdac_test.ram0_DualPortRAM_generic_561fa0d0.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276031): Inferred altsyncram megafunction from the following design logic: "NCO:inst1|NCO1:u_NCO1|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|Lookup_Table:u_Lookup_Table|Mux10_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 11
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to adcdac_test.adcdac_test0.rtl.mif
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|dffe3a_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 7
        Info (286033): Parameter WIDTH set to 48
Info (12130): Elaborated megafunction instantiation "DualRam:inst15|DualPortRAM_generic:u_Dual_Port_RAM|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "DualRam:inst15|DualPortRAM_generic:u_Dual_Port_RAM|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/adcdac_test.ram0_DualPortRAM_generic_561fa0d0.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2an1.tdf
    Info (12023): Found entity 1: altsyncram_2an1
Info (12130): Elaborated megafunction instantiation "NCO:inst1|NCO1:u_NCO1|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|Lookup_Table:u_Lookup_Table|altsyncram:Mux10_rtl_0"
Info (12133): Instantiated megafunction "NCO:inst1|NCO1:u_NCO1|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|Lookup_Table:u_Lookup_Table|altsyncram:Mux10_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "11"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "adcdac_test.adcdac_test0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_if01.tdf
    Info (12023): Found entity 1: altsyncram_if01
Info (12130): Elaborated megafunction instantiation "mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|altshift_taps:dffe3a_rtl_0"
Info (12133): Instantiated megafunction "mul:inst22|lpm_mult:lpm_mult_component|mult_p3p:auto_generated|altshift_taps:dffe3a_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "7"
    Info (12134): Parameter "WIDTH" = "48"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_noo.tdf
    Info (12023): Found entity 1: shift_taps_noo
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ie81.tdf
    Info (12023): Found entity 1: altsyncram_ie81
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_9pf.tdf
    Info (12023): Found entity 1: cntr_9pf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf
    Info (12023): Found entity 1: cmpr_pgc
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "STBY_ADC" is stuck at GND
    Warning (13410): Pin "STBY_ADC_1" is stuck at GND
    Warning (13410): Pin "DAT_DAC[11]" is stuck at GND
    Warning (13410): Pin "LED[3]" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (18062): Inserted logic cells for Maximum Fan-Out assignment
    Info (18058): Inserted 1 logic cells for Maximum Fan-Out assignment on "Lowpass:inst28|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg"
    Info (18058): Inserted 1 logic cells for Maximum Fan-Out assignment on "Lowpass:inst29|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg"
    Info (18058): Inserted 1 logic cells for Maximum Fan-Out assignment on "Lowpass:inst30|Lowpass_ast:Lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg"
Info (17049): 31 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (18057): The assignment to disallow NOT gate push-back on register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff" is ignored
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file D:/Desktop/2024_E_Design/2023C/fpga_2/adcdac_test.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 101 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "DAT_ADC[1]"
    Warning (15610): No output dependent on input pin "DAT_ADC[0]"
    Warning (15610): No output dependent on input pin "DAT_ADC_1[1]"
    Warning (15610): No output dependent on input pin "DAT_ADC_1[0]"
Info (21057): Implemented 10006 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 28 input pins
    Info (21059): Implemented 22 output pins
    Info (21061): Implemented 9770 logic cells
    Info (21064): Implemented 181 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 3 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 4853 megabytes
    Info: Processing ended: Tue Jul 23 14:32:39 2024
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Desktop/2024_E_Design/2023C/fpga_2/adcdac_test.map.smsg.


