# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab7.srcs/sources_1/new/counter_10_bit.v" \
"../../../../Lab7.srcs/sources_1/new/hsync_counter.v" \
"../../../../Lab7.srcs/sources_1/new/mux_10v10.v" \
"../../../../Lab7.srcs/sim_1/new/hsync_counter_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
