D:\FPGA\Lattice\diamond\3.8_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_1lane_XO2_V6\impl\Parallel2CSI2   -part LCMXO2_4000HC  -package BG256C  -grade -6    -maxfan 100 -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -auto_constrain_io -resolveMultipleDriver -summaryfile C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_1lane_XO2_V6\impl\Parallel2CSI2\synlog\report\Parallel2CSI2_Parallel2CSI2_premap.xml  -top_level_module  top  -ta_num_paths  3  -ta_num_points  0  -oedif  C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_1lane_XO2_V6\impl\Parallel2CSI2\Parallel2CSI2_Parallel2CSI2.edi  -conchk_prepass  C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_1lane_XO2_V6\impl\Parallel2CSI2\Parallel2CSI2_Parallel2CSI2_cck.rpt   -freq 1.000   C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_1lane_XO2_V6\impl\Parallel2CSI2\synwork\Parallel2CSI2_Parallel2CSI2_mult.srs  -flow prepass  -gcc_prepass  -osrd  C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_1lane_XO2_V6\impl\Parallel2CSI2\synwork\Parallel2CSI2_Parallel2CSI2_prem.srd  -devicelib  D:\FPGA\Lattice\diamond\3.8_x64\synpbase\lib\lucent\machxo2.v  -devicelib  D:\FPGA\Lattice\diamond\3.8_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_1lane_XO2_V6\impl\Parallel2CSI2\syntmp\Parallel2CSI2_Parallel2CSI2.plg  -osyn  C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_1lane_XO2_V6\impl\Parallel2CSI2\synwork\Parallel2CSI2_Parallel2CSI2_prem.srd  -prjdir  C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_1lane_XO2_V6\impl\Parallel2CSI2\  -prjname  proj_1  -log  C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_1lane_XO2_V6\impl\Parallel2CSI2\synlog\Parallel2CSI2_Parallel2CSI2_premap.srr 
rc:1 success:1 runtime:1
file:C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_1lane_XO2_V6\impl\Parallel2CSI2\Parallel2CSI2_Parallel2CSI2.edi|io:o|time:1519319024|size:245116|exec:0
file:C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_1lane_XO2_V6\impl\Parallel2CSI2\Parallel2CSI2_Parallel2CSI2_cck.rpt|io:o|time:1519319155|size:4461|exec:0
file:C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_1lane_XO2_V6\impl\Parallel2CSI2\synwork\Parallel2CSI2_Parallel2CSI2_mult.srs|io:i|time:1519319154|size:7568|exec:0
file:C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_1lane_XO2_V6\impl\Parallel2CSI2\synwork\Parallel2CSI2_Parallel2CSI2_prem.srd|io:o|time:1519319155|size:39294|exec:0
file:D:\FPGA\Lattice\diamond\3.8_x64\synpbase\lib\lucent\machxo2.v|io:i|time:1467755626|size:54295|exec:0
file:D:\FPGA\Lattice\diamond\3.8_x64\synpbase\lib\lucent\pmi_def.v|io:i|time:1467755626|size:40584|exec:0
file:C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_1lane_XO2_V6\impl\Parallel2CSI2\syntmp\Parallel2CSI2_Parallel2CSI2.plg|io:o|time:1519319155|size:0|exec:0
file:C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_1lane_XO2_V6\impl\Parallel2CSI2\synwork\Parallel2CSI2_Parallel2CSI2_prem.srd|io:o|time:1519319155|size:39294|exec:0
file:C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_1lane_XO2_V6\impl\Parallel2CSI2\synlog\Parallel2CSI2_Parallel2CSI2_premap.srr|io:o|time:1519319155|size:5438|exec:0
file:D:\FPGA\Lattice\diamond\3.8_x64\synpbase\bin\m_gen_lattice.exe|io:i|time:1467756426|size:18704384|exec:1
file:D:\FPGA\Lattice\diamond\3.8_x64\synpbase\bin64\m_gen_lattice.exe|io:i|time:1467757962|size:22412800|exec:1
