$date
	Tue Oct 22 18:25:46 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! out $end
$var reg 1 " ic $end
$var reg 2 # in [1:0] $end
$scope module mymux $end
$var wire 1 " ic $end
$var wire 1 $ x $end
$var wire 1 % y $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
1$
b1 #
0"
1!
$end
#5
