{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1448907345995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448907345995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 13:15:45 2015 " "Processing started: Mon Nov 30 13:15:45 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448907345995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1448907345995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_with_hw_test_image -c vga_with_hw_test_image " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_with_hw_test_image -c vga_with_hw_test_image" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1448907345995 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1448907346895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_with_hw_test_image.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga_with_hw_test_image.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_with_hw_test_image " "Found entity 1: vga_with_hw_test_image" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448907347015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448907347015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/vga_controller.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448907347375 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/vga_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448907347375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448907347375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Found design unit 1: hw_image_generator-behavior" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448907347395 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448907347395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448907347395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll-SYN " "Found design unit 1: vga_pll-SYN" {  } { { "vga_pll.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/vga_pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448907347415 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/vga_pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448907347415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448907347415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "altpll0.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/altpll0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448907347445 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "altpll0.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448907347445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448907347445 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_with_hw_test_image " "Elaborating entity \"vga_with_hw_test_image\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1448907347625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst2 " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst2\"" {  } { { "vga_with_hw_test_image.bdf" "inst2" { Schematic "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 104 32 296 256 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:inst2\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "altpll_component" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/altpll0.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347895 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:inst2\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/altpll0.vhd" 135 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst2\|altpll:altpll_component " "Instantiated megafunction \"altpll0:inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1250 " "Parameter \"clk0_divide_by\" = \"1250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4829 " "Parameter \"clk0_multiply_by\" = \"4829\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347905 ""}  } { { "altpll0.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/altpll0.vhd" 135 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448907347905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0_altpll " "Found entity 1: altpll0_altpll" {  } { { "db/altpll0_altpll.v" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/db/altpll0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448907347985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448907347985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0_altpll altpll0:inst2\|altpll:altpll_component\|altpll0_altpll:auto_generated " "Elaborating entity \"altpll0_altpll\" for hierarchy \"altpll0:inst2\|altpll:altpll_component\|altpll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:inst1 " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:inst1\"" {  } { { "vga_with_hw_test_image.bdf" "inst1" { Schematic "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 136 344 536 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907347995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_image_generator hw_image_generator:inst " "Elaborating entity \"hw_image_generator\" for hierarchy \"hw_image_generator:inst\"" {  } { { "vga_with_hw_test_image.bdf" "inst" { Schematic "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 168 736 936 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907348005 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x1 hw_image_generator.vhd(57) " "VHDL Process Statement warning at hw_image_generator.vhd(57): signal \"x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1448907348015 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x1 hw_image_generator.vhd(58) " "VHDL Process Statement warning at hw_image_generator.vhd(58): signal \"x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1448907348015 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x1 hw_image_generator.vhd(53) " "VHDL Process Statement warning at hw_image_generator.vhd(53): inferring latch(es) for signal or variable \"x1\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1448907348015 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switch hw_image_generator.vhd(73) " "VHDL Process Statement warning at hw_image_generator.vhd(73): signal \"switch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1448907348015 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x1 hw_image_generator.vhd(158) " "VHDL Process Statement warning at hw_image_generator.vhd(158): signal \"x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1448907348015 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red hw_image_generator.vhd(68) " "VHDL Process Statement warning at hw_image_generator.vhd(68): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1448907348015 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green hw_image_generator.vhd(68) " "VHDL Process Statement warning at hw_image_generator.vhd(68): inferring latch(es) for signal or variable \"green\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1448907348015 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue hw_image_generator.vhd(68) " "VHDL Process Statement warning at hw_image_generator.vhd(68): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1448907348015 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] hw_image_generator.vhd(68) " "Inferred latch for \"blue\[0\]\" at hw_image_generator.vhd(68)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348015 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] hw_image_generator.vhd(68) " "Inferred latch for \"blue\[1\]\" at hw_image_generator.vhd(68)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348015 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] hw_image_generator.vhd(68) " "Inferred latch for \"blue\[2\]\" at hw_image_generator.vhd(68)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348015 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] hw_image_generator.vhd(68) " "Inferred latch for \"blue\[3\]\" at hw_image_generator.vhd(68)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348015 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[4\] hw_image_generator.vhd(68) " "Inferred latch for \"blue\[4\]\" at hw_image_generator.vhd(68)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348015 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[5\] hw_image_generator.vhd(68) " "Inferred latch for \"blue\[5\]\" at hw_image_generator.vhd(68)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348015 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[6\] hw_image_generator.vhd(68) " "Inferred latch for \"blue\[6\]\" at hw_image_generator.vhd(68)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348015 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[7\] hw_image_generator.vhd(68) " "Inferred latch for \"blue\[7\]\" at hw_image_generator.vhd(68)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348015 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] hw_image_generator.vhd(68) " "Inferred latch for \"green\[0\]\" at hw_image_generator.vhd(68)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348015 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] hw_image_generator.vhd(68) " "Inferred latch for \"green\[1\]\" at hw_image_generator.vhd(68)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348015 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] hw_image_generator.vhd(68) " "Inferred latch for \"green\[2\]\" at hw_image_generator.vhd(68)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348015 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] hw_image_generator.vhd(68) " "Inferred latch for \"green\[3\]\" at hw_image_generator.vhd(68)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348015 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[4\] hw_image_generator.vhd(68) " "Inferred latch for \"green\[4\]\" at hw_image_generator.vhd(68)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348015 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[5\] hw_image_generator.vhd(68) " "Inferred latch for \"green\[5\]\" at hw_image_generator.vhd(68)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348015 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[6\] hw_image_generator.vhd(68) " "Inferred latch for \"green\[6\]\" at hw_image_generator.vhd(68)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348015 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[7\] hw_image_generator.vhd(68) " "Inferred latch for \"green\[7\]\" at hw_image_generator.vhd(68)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348015 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] hw_image_generator.vhd(68) " "Inferred latch for \"red\[0\]\" at hw_image_generator.vhd(68)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348015 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] hw_image_generator.vhd(68) " "Inferred latch for \"red\[1\]\" at hw_image_generator.vhd(68)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348015 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] hw_image_generator.vhd(68) " "Inferred latch for \"red\[2\]\" at hw_image_generator.vhd(68)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348015 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] hw_image_generator.vhd(68) " "Inferred latch for \"red\[3\]\" at hw_image_generator.vhd(68)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348015 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[4\] hw_image_generator.vhd(68) " "Inferred latch for \"red\[4\]\" at hw_image_generator.vhd(68)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348015 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[5\] hw_image_generator.vhd(68) " "Inferred latch for \"red\[5\]\" at hw_image_generator.vhd(68)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348015 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[6\] hw_image_generator.vhd(68) " "Inferred latch for \"red\[6\]\" at hw_image_generator.vhd(68)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348015 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[7\] hw_image_generator.vhd(68) " "Inferred latch for \"red\[7\]\" at hw_image_generator.vhd(68)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348015 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[0\] hw_image_generator.vhd(53) " "Inferred latch for \"x1\[0\]\" at hw_image_generator.vhd(53)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348015 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[1\] hw_image_generator.vhd(53) " "Inferred latch for \"x1\[1\]\" at hw_image_generator.vhd(53)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348025 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[2\] hw_image_generator.vhd(53) " "Inferred latch for \"x1\[2\]\" at hw_image_generator.vhd(53)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348025 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[3\] hw_image_generator.vhd(53) " "Inferred latch for \"x1\[3\]\" at hw_image_generator.vhd(53)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348025 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[4\] hw_image_generator.vhd(53) " "Inferred latch for \"x1\[4\]\" at hw_image_generator.vhd(53)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348025 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[5\] hw_image_generator.vhd(53) " "Inferred latch for \"x1\[5\]\" at hw_image_generator.vhd(53)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348025 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[6\] hw_image_generator.vhd(53) " "Inferred latch for \"x1\[6\]\" at hw_image_generator.vhd(53)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348025 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[7\] hw_image_generator.vhd(53) " "Inferred latch for \"x1\[7\]\" at hw_image_generator.vhd(53)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348025 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[8\] hw_image_generator.vhd(53) " "Inferred latch for \"x1\[8\]\" at hw_image_generator.vhd(53)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348025 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[9\] hw_image_generator.vhd(53) " "Inferred latch for \"x1\[9\]\" at hw_image_generator.vhd(53)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348025 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[10\] hw_image_generator.vhd(53) " "Inferred latch for \"x1\[10\]\" at hw_image_generator.vhd(53)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348025 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[11\] hw_image_generator.vhd(53) " "Inferred latch for \"x1\[11\]\" at hw_image_generator.vhd(53)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348025 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[12\] hw_image_generator.vhd(53) " "Inferred latch for \"x1\[12\]\" at hw_image_generator.vhd(53)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348025 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[13\] hw_image_generator.vhd(53) " "Inferred latch for \"x1\[13\]\" at hw_image_generator.vhd(53)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348025 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[14\] hw_image_generator.vhd(53) " "Inferred latch for \"x1\[14\]\" at hw_image_generator.vhd(53)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348025 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[15\] hw_image_generator.vhd(53) " "Inferred latch for \"x1\[15\]\" at hw_image_generator.vhd(53)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348025 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[16\] hw_image_generator.vhd(53) " "Inferred latch for \"x1\[16\]\" at hw_image_generator.vhd(53)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348025 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[17\] hw_image_generator.vhd(53) " "Inferred latch for \"x1\[17\]\" at hw_image_generator.vhd(53)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348025 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[18\] hw_image_generator.vhd(53) " "Inferred latch for \"x1\[18\]\" at hw_image_generator.vhd(53)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348025 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[19\] hw_image_generator.vhd(53) " "Inferred latch for \"x1\[19\]\" at hw_image_generator.vhd(53)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348025 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[20\] hw_image_generator.vhd(53) " "Inferred latch for \"x1\[20\]\" at hw_image_generator.vhd(53)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348025 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[21\] hw_image_generator.vhd(53) " "Inferred latch for \"x1\[21\]\" at hw_image_generator.vhd(53)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348025 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[22\] hw_image_generator.vhd(53) " "Inferred latch for \"x1\[22\]\" at hw_image_generator.vhd(53)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348025 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[23\] hw_image_generator.vhd(53) " "Inferred latch for \"x1\[23\]\" at hw_image_generator.vhd(53)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348025 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[24\] hw_image_generator.vhd(53) " "Inferred latch for \"x1\[24\]\" at hw_image_generator.vhd(53)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348025 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[25\] hw_image_generator.vhd(53) " "Inferred latch for \"x1\[25\]\" at hw_image_generator.vhd(53)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348025 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[26\] hw_image_generator.vhd(53) " "Inferred latch for \"x1\[26\]\" at hw_image_generator.vhd(53)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348025 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[27\] hw_image_generator.vhd(53) " "Inferred latch for \"x1\[27\]\" at hw_image_generator.vhd(53)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348025 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[28\] hw_image_generator.vhd(53) " "Inferred latch for \"x1\[28\]\" at hw_image_generator.vhd(53)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348025 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[29\] hw_image_generator.vhd(53) " "Inferred latch for \"x1\[29\]\" at hw_image_generator.vhd(53)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348025 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[30\] hw_image_generator.vhd(53) " "Inferred latch for \"x1\[30\]\" at hw_image_generator.vhd(53)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348025 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1\[31\] hw_image_generator.vhd(53) " "Inferred latch for \"x1\[31\]\" at hw_image_generator.vhd(53)" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448907348025 "|vga_with_hw_test_image|hw_image_generator:inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hw_image_generator:inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hw_image_generator:inst\|Mod0\"" {  } { { "hw_image_generator.vhd" "Mod0" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448907348955 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1448907348955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hw_image_generator:inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"hw_image_generator:inst\|lpm_divide:Mod0\"" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448907349025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hw_image_generator:inst\|lpm_divide:Mod0 " "Instantiated megafunction \"hw_image_generator:inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907349025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907349025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907349025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907349025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907349025 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448907349025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cqo " "Found entity 1: lpm_divide_cqo" {  } { { "db/lpm_divide_cqo.tdf" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/db/lpm_divide_cqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448907349085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448907349085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448907349115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448907349115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448907349205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448907349205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448907349325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448907349325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448907349445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448907349445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448907349475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448907349475 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "12 " "Ignored 12 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "12 " "Ignored 12 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1448907350066 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1448907350066 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst\|blue\[6\] hw_image_generator:inst\|blue\[7\] " "Duplicate LATCH primitive \"hw_image_generator:inst\|blue\[6\]\" merged with LATCH primitive \"hw_image_generator:inst\|blue\[7\]\"" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907350076 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst\|blue\[5\] hw_image_generator:inst\|blue\[7\] " "Duplicate LATCH primitive \"hw_image_generator:inst\|blue\[5\]\" merged with LATCH primitive \"hw_image_generator:inst\|blue\[7\]\"" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907350076 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst\|blue\[4\] hw_image_generator:inst\|blue\[7\] " "Duplicate LATCH primitive \"hw_image_generator:inst\|blue\[4\]\" merged with LATCH primitive \"hw_image_generator:inst\|blue\[7\]\"" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907350076 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst\|blue\[3\] hw_image_generator:inst\|blue\[7\] " "Duplicate LATCH primitive \"hw_image_generator:inst\|blue\[3\]\" merged with LATCH primitive \"hw_image_generator:inst\|blue\[7\]\"" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907350076 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst\|blue\[2\] hw_image_generator:inst\|blue\[7\] " "Duplicate LATCH primitive \"hw_image_generator:inst\|blue\[2\]\" merged with LATCH primitive \"hw_image_generator:inst\|blue\[7\]\"" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907350076 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst\|blue\[1\] hw_image_generator:inst\|blue\[7\] " "Duplicate LATCH primitive \"hw_image_generator:inst\|blue\[1\]\" merged with LATCH primitive \"hw_image_generator:inst\|blue\[7\]\"" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907350076 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst\|blue\[0\] hw_image_generator:inst\|blue\[7\] " "Duplicate LATCH primitive \"hw_image_generator:inst\|blue\[0\]\" merged with LATCH primitive \"hw_image_generator:inst\|blue\[7\]\"" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907350076 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst\|green\[6\] hw_image_generator:inst\|green\[7\] " "Duplicate LATCH primitive \"hw_image_generator:inst\|green\[6\]\" merged with LATCH primitive \"hw_image_generator:inst\|green\[7\]\"" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907350076 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst\|green\[5\] hw_image_generator:inst\|green\[7\] " "Duplicate LATCH primitive \"hw_image_generator:inst\|green\[5\]\" merged with LATCH primitive \"hw_image_generator:inst\|green\[7\]\"" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907350076 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst\|green\[4\] hw_image_generator:inst\|green\[7\] " "Duplicate LATCH primitive \"hw_image_generator:inst\|green\[4\]\" merged with LATCH primitive \"hw_image_generator:inst\|green\[7\]\"" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907350076 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst\|green\[3\] hw_image_generator:inst\|green\[7\] " "Duplicate LATCH primitive \"hw_image_generator:inst\|green\[3\]\" merged with LATCH primitive \"hw_image_generator:inst\|green\[7\]\"" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907350076 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst\|green\[2\] hw_image_generator:inst\|green\[7\] " "Duplicate LATCH primitive \"hw_image_generator:inst\|green\[2\]\" merged with LATCH primitive \"hw_image_generator:inst\|green\[7\]\"" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907350076 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst\|green\[1\] hw_image_generator:inst\|green\[7\] " "Duplicate LATCH primitive \"hw_image_generator:inst\|green\[1\]\" merged with LATCH primitive \"hw_image_generator:inst\|green\[7\]\"" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907350076 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:inst\|green\[0\] hw_image_generator:inst\|green\[7\] " "Duplicate LATCH primitive \"hw_image_generator:inst\|green\[0\]\" merged with LATCH primitive \"hw_image_generator:inst\|green\[7\]\"" {  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448907350076 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1448907350076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|blue\[7\] " "Latch hw_image_generator:inst\|blue\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pin_name1 " "Ports D and ENA on the latch are fed by the same signal pin_name1" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { -16 704 880 0 "pin_name1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1448907350076 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1448907350076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:inst\|green\[7\] " "Latch hw_image_generator:inst\|green\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pin_name1 " "Ports D and ENA on the latch are fed by the same signal pin_name1" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { -16 704 880 0 "pin_name1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1448907350076 ""}  } { { "hw_image_generator.vhd" "" { Text "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/hw_image_generator.vhd" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1448907350076 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "n_blank VCC " "Pin \"n_blank\" is stuck at VCC" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 480 584 760 496 "n_blank" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1448907353096 "|vga_with_hw_test_image|n_blank"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sync GND " "Pin \"n_sync\" is stuck at GND" {  } { { "vga_with_hw_test_image.bdf" "" { Schematic "M:/ECE 287/project/vga_with_hw_test_image_v1_0_restored/vga_with_hw_test_image.bdf" { { 512 552 728 528 "n_sync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1448907353096 "|vga_with_hw_test_image|n_sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1448907353096 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1448907353186 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1448907355186 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448907355186 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2162 " "Implemented 2162 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1448907355786 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1448907355786 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2130 " "Implemented 2130 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1448907355786 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1448907355786 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1448907355786 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "638 " "Peak virtual memory: 638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448907356106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 13:15:56 2015 " "Processing ended: Mon Nov 30 13:15:56 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448907356106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448907356106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448907356106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1448907356106 ""}
