Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 15 01:01:39 2021
| Host         : shinr702 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file task_a_control_sets_placed.rpt
| Design       : task_a
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            4 |
|      8 |            4 |
|     12 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             358 |           57 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              30 |            2 |
| Yes          | No                    | No                     |              50 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+---------------------------+------------------+------------------+----------------+
|          Clock Signal         |       Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------------+---------------------------+------------------+------------------+----------------+
|  nolabel_line213/count4_reg   |                           |                  |                1 |              2 |
|  d0/nolabel_line29/Q_reg      |                           |                  |                1 |              4 |
|  d1/nolabel_line29/Q_reg      |                           |                  |                1 |              4 |
|  d2/nolabel_line29/Q_reg      |                           |                  |                1 |              4 |
|  d3/nolabel_line29/Q_reg      |                           |                  |                1 |              4 |
|  nolabel_line41/I34           | count1[3]_i_1_n_0         |                  |                1 |              8 |
|  CLOCK_IBUF_BUFG              | d0/nolabel_line29/f_reg_0 |                  |                4 |              8 |
|  clk_fast_BUFG                | d0/d2/E[0]                |                  |                1 |              8 |
|  clk_fast_BUFG                | an2[3]_i_1_n_0            |                  |                2 |              8 |
|  nolabel_line39/I32           | count[5]_i_2_n_0          | count            |                2 |             12 |
|  nolabel_line42/count3_reg[2] |                           |                  |                3 |             16 |
|  clk_fast_BUFG                | seg0                      |                  |                3 |             18 |
|  clk_fast_BUFG                |                           | count_reg__1[5]  |                2 |             30 |
|  clk_fast_BUFG                |                           |                  |               13 |             78 |
|  CLOCK_IBUF_BUFG              |                           |                  |               36 |            246 |
+-------------------------------+---------------------------+------------------+------------------+----------------+


