
MAP_F411_CV5_SPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000079c  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08000934  08000934  00010934  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000944  08000944  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08000944  08000944  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000944  08000944  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000944  08000944  00010944  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000948  08000948  00010948  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  0800094c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000004  08000950  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  08000950  00020024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000149c  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000005bd  00000000  00000000  00021513  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000100  00000000  00000000  00021ad0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000ac  00000000  00000000  00021bd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000df8a  00000000  00000000  00021c7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001780  00000000  00000000  0002fc06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00050516  00000000  00000000  00031386  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000290  00000000  00000000  0008189c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  00081b2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000004 	.word	0x20000004
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800091c 	.word	0x0800091c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000008 	.word	0x20000008
 80001d4:	0800091c 	.word	0x0800091c

080001d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80001dc:	4b06      	ldr	r3, [pc, #24]	; (80001f8 <SystemInit+0x20>)
 80001de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80001e2:	4a05      	ldr	r2, [pc, #20]	; (80001f8 <SystemInit+0x20>)
 80001e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80001e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80001ec:	bf00      	nop
 80001ee:	46bd      	mov	sp, r7
 80001f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001f4:	4770      	bx	lr
 80001f6:	bf00      	nop
 80001f8:	e000ed00 	.word	0xe000ed00

080001fc <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80001fc:	b480      	push	{r7}
 80001fe:	b087      	sub	sp, #28
 8000200:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000202:	2300      	movs	r3, #0
 8000204:	613b      	str	r3, [r7, #16]
 8000206:	2300      	movs	r3, #0
 8000208:	617b      	str	r3, [r7, #20]
 800020a:	2302      	movs	r3, #2
 800020c:	60fb      	str	r3, [r7, #12]
 800020e:	2300      	movs	r3, #0
 8000210:	60bb      	str	r3, [r7, #8]
 8000212:	2302      	movs	r3, #2
 8000214:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000216:	4b34      	ldr	r3, [pc, #208]	; (80002e8 <SystemCoreClockUpdate+0xec>)
 8000218:	689b      	ldr	r3, [r3, #8]
 800021a:	f003 030c 	and.w	r3, r3, #12
 800021e:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8000220:	693b      	ldr	r3, [r7, #16]
 8000222:	2b08      	cmp	r3, #8
 8000224:	d011      	beq.n	800024a <SystemCoreClockUpdate+0x4e>
 8000226:	693b      	ldr	r3, [r7, #16]
 8000228:	2b08      	cmp	r3, #8
 800022a:	d844      	bhi.n	80002b6 <SystemCoreClockUpdate+0xba>
 800022c:	693b      	ldr	r3, [r7, #16]
 800022e:	2b00      	cmp	r3, #0
 8000230:	d003      	beq.n	800023a <SystemCoreClockUpdate+0x3e>
 8000232:	693b      	ldr	r3, [r7, #16]
 8000234:	2b04      	cmp	r3, #4
 8000236:	d004      	beq.n	8000242 <SystemCoreClockUpdate+0x46>
 8000238:	e03d      	b.n	80002b6 <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 800023a:	4b2c      	ldr	r3, [pc, #176]	; (80002ec <SystemCoreClockUpdate+0xf0>)
 800023c:	4a2c      	ldr	r2, [pc, #176]	; (80002f0 <SystemCoreClockUpdate+0xf4>)
 800023e:	601a      	str	r2, [r3, #0]
      break;
 8000240:	e03d      	b.n	80002be <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000242:	4b2a      	ldr	r3, [pc, #168]	; (80002ec <SystemCoreClockUpdate+0xf0>)
 8000244:	4a2b      	ldr	r2, [pc, #172]	; (80002f4 <SystemCoreClockUpdate+0xf8>)
 8000246:	601a      	str	r2, [r3, #0]
      break;
 8000248:	e039      	b.n	80002be <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800024a:	4b27      	ldr	r3, [pc, #156]	; (80002e8 <SystemCoreClockUpdate+0xec>)
 800024c:	685b      	ldr	r3, [r3, #4]
 800024e:	0d9b      	lsrs	r3, r3, #22
 8000250:	f003 0301 	and.w	r3, r3, #1
 8000254:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000256:	4b24      	ldr	r3, [pc, #144]	; (80002e8 <SystemCoreClockUpdate+0xec>)
 8000258:	685b      	ldr	r3, [r3, #4]
 800025a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800025e:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8000260:	68bb      	ldr	r3, [r7, #8]
 8000262:	2b00      	cmp	r3, #0
 8000264:	d00c      	beq.n	8000280 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000266:	4a23      	ldr	r2, [pc, #140]	; (80002f4 <SystemCoreClockUpdate+0xf8>)
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	fbb2 f3f3 	udiv	r3, r2, r3
 800026e:	4a1e      	ldr	r2, [pc, #120]	; (80002e8 <SystemCoreClockUpdate+0xec>)
 8000270:	6852      	ldr	r2, [r2, #4]
 8000272:	0992      	lsrs	r2, r2, #6
 8000274:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000278:	fb02 f303 	mul.w	r3, r2, r3
 800027c:	617b      	str	r3, [r7, #20]
 800027e:	e00b      	b.n	8000298 <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000280:	4a1b      	ldr	r2, [pc, #108]	; (80002f0 <SystemCoreClockUpdate+0xf4>)
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	fbb2 f3f3 	udiv	r3, r2, r3
 8000288:	4a17      	ldr	r2, [pc, #92]	; (80002e8 <SystemCoreClockUpdate+0xec>)
 800028a:	6852      	ldr	r2, [r2, #4]
 800028c:	0992      	lsrs	r2, r2, #6
 800028e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000292:	fb02 f303 	mul.w	r3, r2, r3
 8000296:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000298:	4b13      	ldr	r3, [pc, #76]	; (80002e8 <SystemCoreClockUpdate+0xec>)
 800029a:	685b      	ldr	r3, [r3, #4]
 800029c:	0c1b      	lsrs	r3, r3, #16
 800029e:	f003 0303 	and.w	r3, r3, #3
 80002a2:	3301      	adds	r3, #1
 80002a4:	005b      	lsls	r3, r3, #1
 80002a6:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 80002a8:	697a      	ldr	r2, [r7, #20]
 80002aa:	68fb      	ldr	r3, [r7, #12]
 80002ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80002b0:	4a0e      	ldr	r2, [pc, #56]	; (80002ec <SystemCoreClockUpdate+0xf0>)
 80002b2:	6013      	str	r3, [r2, #0]
      break;
 80002b4:	e003      	b.n	80002be <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 80002b6:	4b0d      	ldr	r3, [pc, #52]	; (80002ec <SystemCoreClockUpdate+0xf0>)
 80002b8:	4a0d      	ldr	r2, [pc, #52]	; (80002f0 <SystemCoreClockUpdate+0xf4>)
 80002ba:	601a      	str	r2, [r3, #0]
      break;
 80002bc:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80002be:	4b0a      	ldr	r3, [pc, #40]	; (80002e8 <SystemCoreClockUpdate+0xec>)
 80002c0:	689b      	ldr	r3, [r3, #8]
 80002c2:	091b      	lsrs	r3, r3, #4
 80002c4:	f003 030f 	and.w	r3, r3, #15
 80002c8:	4a0b      	ldr	r2, [pc, #44]	; (80002f8 <SystemCoreClockUpdate+0xfc>)
 80002ca:	5cd3      	ldrb	r3, [r2, r3]
 80002cc:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 80002ce:	4b07      	ldr	r3, [pc, #28]	; (80002ec <SystemCoreClockUpdate+0xf0>)
 80002d0:	681a      	ldr	r2, [r3, #0]
 80002d2:	693b      	ldr	r3, [r7, #16]
 80002d4:	fa22 f303 	lsr.w	r3, r2, r3
 80002d8:	4a04      	ldr	r2, [pc, #16]	; (80002ec <SystemCoreClockUpdate+0xf0>)
 80002da:	6013      	str	r3, [r2, #0]
}
 80002dc:	bf00      	nop
 80002de:	371c      	adds	r7, #28
 80002e0:	46bd      	mov	sp, r7
 80002e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e6:	4770      	bx	lr
 80002e8:	40023800 	.word	0x40023800
 80002ec:	20000000 	.word	0x20000000
 80002f0:	00f42400 	.word	0x00f42400
 80002f4:	017d7840 	.word	0x017d7840
 80002f8:	08000934 	.word	0x08000934

080002fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002fc:	b480      	push	{r7}
 80002fe:	b083      	sub	sp, #12
 8000300:	af00      	add	r7, sp, #0
 8000302:	4603      	mov	r3, r0
 8000304:	6039      	str	r1, [r7, #0]
 8000306:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000308:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800030c:	2b00      	cmp	r3, #0
 800030e:	db0a      	blt.n	8000326 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000310:	683b      	ldr	r3, [r7, #0]
 8000312:	b2da      	uxtb	r2, r3
 8000314:	490c      	ldr	r1, [pc, #48]	; (8000348 <__NVIC_SetPriority+0x4c>)
 8000316:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800031a:	0112      	lsls	r2, r2, #4
 800031c:	b2d2      	uxtb	r2, r2
 800031e:	440b      	add	r3, r1
 8000320:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000324:	e00a      	b.n	800033c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000326:	683b      	ldr	r3, [r7, #0]
 8000328:	b2da      	uxtb	r2, r3
 800032a:	4908      	ldr	r1, [pc, #32]	; (800034c <__NVIC_SetPriority+0x50>)
 800032c:	79fb      	ldrb	r3, [r7, #7]
 800032e:	f003 030f 	and.w	r3, r3, #15
 8000332:	3b04      	subs	r3, #4
 8000334:	0112      	lsls	r2, r2, #4
 8000336:	b2d2      	uxtb	r2, r2
 8000338:	440b      	add	r3, r1
 800033a:	761a      	strb	r2, [r3, #24]
}
 800033c:	bf00      	nop
 800033e:	370c      	adds	r7, #12
 8000340:	46bd      	mov	sp, r7
 8000342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000346:	4770      	bx	lr
 8000348:	e000e100 	.word	0xe000e100
 800034c:	e000ed00 	.word	0xe000ed00

08000350 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000350:	b580      	push	{r7, lr}
 8000352:	b082      	sub	sp, #8
 8000354:	af00      	add	r7, sp, #0
 8000356:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	3b01      	subs	r3, #1
 800035c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000360:	d301      	bcc.n	8000366 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000362:	2301      	movs	r3, #1
 8000364:	e00f      	b.n	8000386 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000366:	4a0a      	ldr	r2, [pc, #40]	; (8000390 <SysTick_Config+0x40>)
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	3b01      	subs	r3, #1
 800036c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800036e:	210f      	movs	r1, #15
 8000370:	f04f 30ff 	mov.w	r0, #4294967295
 8000374:	f7ff ffc2 	bl	80002fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000378:	4b05      	ldr	r3, [pc, #20]	; (8000390 <SysTick_Config+0x40>)
 800037a:	2200      	movs	r2, #0
 800037c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800037e:	4b04      	ldr	r3, [pc, #16]	; (8000390 <SysTick_Config+0x40>)
 8000380:	2207      	movs	r2, #7
 8000382:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000384:	2300      	movs	r3, #0
}
 8000386:	4618      	mov	r0, r3
 8000388:	3708      	adds	r7, #8
 800038a:	46bd      	mov	sp, r7
 800038c:	bd80      	pop	{r7, pc}
 800038e:	bf00      	nop
 8000390:	e000e010 	.word	0xe000e010

08000394 <SysTick_Handler>:
#include "map_shield.h"

volatile uint32_t _ticks = 0;

void SysTick_Handler(void)
{
 8000394:	b480      	push	{r7}
 8000396:	af00      	add	r7, sp, #0
	_ticks++;
 8000398:	4b04      	ldr	r3, [pc, #16]	; (80003ac <SysTick_Handler+0x18>)
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	3301      	adds	r3, #1
 800039e:	4a03      	ldr	r2, [pc, #12]	; (80003ac <SysTick_Handler+0x18>)
 80003a0:	6013      	str	r3, [r2, #0]
}
 80003a2:	bf00      	nop
 80003a4:	46bd      	mov	sp, r7
 80003a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003aa:	4770      	bx	lr
 80003ac:	20000020 	.word	0x20000020

080003b0 <main>:

int main(void)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b082      	sub	sp, #8
 80003b4:	af00      	add	r7, sp, #0

	SystemCoreClockUpdate();
 80003b6:	f7ff ff21 	bl	80001fc <SystemCoreClockUpdate>
	SysTick_Config(SystemCoreClock /1000 -1);
 80003ba:	4b10      	ldr	r3, [pc, #64]	; (80003fc <main+0x4c>)
 80003bc:	681b      	ldr	r3, [r3, #0]
 80003be:	4a10      	ldr	r2, [pc, #64]	; (8000400 <main+0x50>)
 80003c0:	fba2 2303 	umull	r2, r3, r2, r3
 80003c4:	099b      	lsrs	r3, r3, #6
 80003c6:	3b01      	subs	r3, #1
 80003c8:	4618      	mov	r0, r3
 80003ca:	f7ff ffc1 	bl	8000350 <SysTick_Config>
	InitSPILED();
 80003ce:	f000 f81b 	bl	8000408 <InitSPILED>
	uint8_t b = 0;
 80003d2:	2300      	movs	r3, #0
 80003d4:	71fb      	strb	r3, [r7, #7]
	uint32_t tm2 = 0;
 80003d6:	2300      	movs	r3, #0
 80003d8:	603b      	str	r3, [r7, #0]



	  while (1)
	  {
		  if(_ticks >= tm2)
 80003da:	4b0a      	ldr	r3, [pc, #40]	; (8000404 <main+0x54>)
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	683a      	ldr	r2, [r7, #0]
 80003e0:	429a      	cmp	r2, r3
 80003e2:	d8fa      	bhi.n	80003da <main+0x2a>
		  {
			  tm2 = _ticks + 50;
 80003e4:	4b07      	ldr	r3, [pc, #28]	; (8000404 <main+0x54>)
 80003e6:	681b      	ldr	r3, [r3, #0]
 80003e8:	3332      	adds	r3, #50	; 0x32
 80003ea:	603b      	str	r3, [r7, #0]
			  b++;
 80003ec:	79fb      	ldrb	r3, [r7, #7]
 80003ee:	3301      	adds	r3, #1
 80003f0:	71fb      	strb	r3, [r7, #7]
			  writeSPILED(b);
 80003f2:	79fb      	ldrb	r3, [r7, #7]
 80003f4:	4618      	mov	r0, r3
 80003f6:	f000 f85f 	bl	80004b8 <writeSPILED>
		  if(_ticks >= tm2)
 80003fa:	e7ee      	b.n	80003da <main+0x2a>
 80003fc:	20000000 	.word	0x20000000
 8000400:	10624dd3 	.word	0x10624dd3
 8000404:	20000020 	.word	0x20000020

08000408 <InitSPILED>:
	GPIOC->ODR = (GPIOC->ODR & 0xff00) | (uint16_t)val;
	return;
}

void InitSPILED(void)
{
 8000408:	b580      	push	{r7, lr}
 800040a:	af00      	add	r7, sp, #0
	STM_SetPinGPIO(GPIOA, 8, ioPortOutputPP); // SHIFT – LE. 595 - RCLK
 800040c:	2200      	movs	r2, #0
 800040e:	2108      	movs	r1, #8
 8000410:	4826      	ldr	r0, [pc, #152]	; (80004ac <InitSPILED+0xa4>)
 8000412:	f000 f8a3 	bl	800055c <STM_SetPinGPIO>
	GPIOWrite(GPIOA, 8, 0);
 8000416:	2200      	movs	r2, #0
 8000418:	2108      	movs	r1, #8
 800041a:	4824      	ldr	r0, [pc, #144]	; (80004ac <InitSPILED+0xa4>)
 800041c:	f000 fa36 	bl	800088c <GPIOWrite>

	STM_SetPinGPIO(GPIOA, 9, ioPortOutputPP); // Output enable
 8000420:	2200      	movs	r2, #0
 8000422:	2109      	movs	r1, #9
 8000424:	4821      	ldr	r0, [pc, #132]	; (80004ac <InitSPILED+0xa4>)
 8000426:	f000 f899 	bl	800055c <STM_SetPinGPIO>
	GPIOWrite(GPIOA, 9, 0);
 800042a:	2200      	movs	r2, #0
 800042c:	2109      	movs	r1, #9
 800042e:	481f      	ldr	r0, [pc, #124]	; (80004ac <InitSPILED+0xa4>)
 8000430:	f000 fa2c 	bl	800088c <GPIOWrite>

#ifdef USE_SPI_LED
	STM_SetPinGPIO(GPIOA, 5, ioPortAlternatePP);
 8000434:	2206      	movs	r2, #6
 8000436:	2105      	movs	r1, #5
 8000438:	481c      	ldr	r0, [pc, #112]	; (80004ac <InitSPILED+0xa4>)
 800043a:	f000 f88f 	bl	800055c <STM_SetPinGPIO>
	STM_SetAFGPIO(GPIOA, 5, 5);
 800043e:	2205      	movs	r2, #5
 8000440:	2105      	movs	r1, #5
 8000442:	481a      	ldr	r0, [pc, #104]	; (80004ac <InitSPILED+0xa4>)
 8000444:	f000 f9d4 	bl	80007f0 <STM_SetAFGPIO>
	STM_SetPinGPIO(GPIOA, 7, ioPortAlternatePP);
 8000448:	2206      	movs	r2, #6
 800044a:	2107      	movs	r1, #7
 800044c:	4817      	ldr	r0, [pc, #92]	; (80004ac <InitSPILED+0xa4>)
 800044e:	f000 f885 	bl	800055c <STM_SetPinGPIO>
	STM_SetAFGPIO(GPIOA, 7, 5);
 8000452:	2205      	movs	r2, #5
 8000454:	2107      	movs	r1, #7
 8000456:	4815      	ldr	r0, [pc, #84]	; (80004ac <InitSPILED+0xa4>)
 8000458:	f000 f9ca 	bl	80007f0 <STM_SetAFGPIO>
	if (!(RCC->APB2ENR & RCC_APB2ENR_SPI1EN))
 800045c:	4b14      	ldr	r3, [pc, #80]	; (80004b0 <InitSPILED+0xa8>)
 800045e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000460:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000464:	2b00      	cmp	r3, #0
 8000466:	d111      	bne.n	800048c <InitSPILED+0x84>
	{
	RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
 8000468:	4b11      	ldr	r3, [pc, #68]	; (80004b0 <InitSPILED+0xa8>)
 800046a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800046c:	4a10      	ldr	r2, [pc, #64]	; (80004b0 <InitSPILED+0xa8>)
 800046e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000472:	6453      	str	r3, [r2, #68]	; 0x44
	RCC->APB2RSTR |= RCC_APB2RSTR_SPI1RST;
 8000474:	4b0e      	ldr	r3, [pc, #56]	; (80004b0 <InitSPILED+0xa8>)
 8000476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000478:	4a0d      	ldr	r2, [pc, #52]	; (80004b0 <InitSPILED+0xa8>)
 800047a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800047e:	6253      	str	r3, [r2, #36]	; 0x24
	RCC->APB2RSTR &= ~RCC_APB2RSTR_SPI1RST;
 8000480:	4b0b      	ldr	r3, [pc, #44]	; (80004b0 <InitSPILED+0xa8>)
 8000482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000484:	4a0a      	ldr	r2, [pc, #40]	; (80004b0 <InitSPILED+0xa8>)
 8000486:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800048a:	6253      	str	r3, [r2, #36]	; 0x24
	}
	SPI1->CR1 = SPI_CR1_MSTR | SPI_CR1_SSI | SPI_CR1_SSM; // CPOL = 0, CPHA = 0, DFF = 0 = 8b data, BR = 0 = clk/2
 800048c:	4b09      	ldr	r3, [pc, #36]	; (80004b4 <InitSPILED+0xac>)
 800048e:	f44f 7241 	mov.w	r2, #772	; 0x304
 8000492:	601a      	str	r2, [r3, #0]
	SPI1->CR2 = 0; // zadne preruseni ani DMA
 8000494:	4b07      	ldr	r3, [pc, #28]	; (80004b4 <InitSPILED+0xac>)
 8000496:	2200      	movs	r2, #0
 8000498:	605a      	str	r2, [r3, #4]
	SPI1->CR1 |= SPI_CR1_SPE; // SPI enable
 800049a:	4b06      	ldr	r3, [pc, #24]	; (80004b4 <InitSPILED+0xac>)
 800049c:	681b      	ldr	r3, [r3, #0]
 800049e:	4a05      	ldr	r2, [pc, #20]	; (80004b4 <InitSPILED+0xac>)
 80004a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80004a4:	6013      	str	r3, [r2, #0]
	STM_SetPinGPIO(GPIOA, 7, ioPortOutputPP); // SER in

	STM_SetPinGPIO(GPIOA, 5, ioPortOutputPP); // SHIFT – CLK, 595 - SRCLK
	GPIOWrite(GPIOA, 5, 0);
#endif
}
 80004a6:	bf00      	nop
 80004a8:	bd80      	pop	{r7, pc}
 80004aa:	bf00      	nop
 80004ac:	40020000 	.word	0x40020000
 80004b0:	40023800 	.word	0x40023800
 80004b4:	40013000 	.word	0x40013000

080004b8 <writeSPILED>:

void writeSPILED(uint8_t val)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b082      	sub	sp, #8
 80004bc:	af00      	add	r7, sp, #0
 80004be:	4603      	mov	r3, r0
 80004c0:	71fb      	strb	r3, [r7, #7]
#ifdef USE_SPI_LED
	SPI1->DR = val;
 80004c2:	4a0f      	ldr	r2, [pc, #60]	; (8000500 <writeSPILED+0x48>)
 80004c4:	79fb      	ldrb	r3, [r7, #7]
 80004c6:	60d3      	str	r3, [r2, #12]

	while(!(SPI1->SR & SPI_SR_TXE) || (SPI1->SR & SPI_SR_BSY))	//dokud je TXE 0 nebo BSY 1
 80004c8:	bf00      	nop
 80004ca:	4b0d      	ldr	r3, [pc, #52]	; (8000500 <writeSPILED+0x48>)
 80004cc:	689b      	ldr	r3, [r3, #8]
 80004ce:	f003 0302 	and.w	r3, r3, #2
 80004d2:	2b00      	cmp	r3, #0
 80004d4:	d0f9      	beq.n	80004ca <writeSPILED+0x12>
 80004d6:	4b0a      	ldr	r3, [pc, #40]	; (8000500 <writeSPILED+0x48>)
 80004d8:	689b      	ldr	r3, [r3, #8]
 80004da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d1f3      	bne.n	80004ca <writeSPILED+0x12>
		GPIOWrite(GPIOA, 5, 0);

		val <<= 1;
	}
#endif
	GPIOWrite(GPIOA, 8, 1);
 80004e2:	2201      	movs	r2, #1
 80004e4:	2108      	movs	r1, #8
 80004e6:	4807      	ldr	r0, [pc, #28]	; (8000504 <writeSPILED+0x4c>)
 80004e8:	f000 f9d0 	bl	800088c <GPIOWrite>
	GPIOWrite(GPIOA, 8, 0);
 80004ec:	2200      	movs	r2, #0
 80004ee:	2108      	movs	r1, #8
 80004f0:	4804      	ldr	r0, [pc, #16]	; (8000504 <writeSPILED+0x4c>)
 80004f2:	f000 f9cb 	bl	800088c <GPIOWrite>
}
 80004f6:	bf00      	nop
 80004f8:	3708      	adds	r7, #8
 80004fa:	46bd      	mov	sp, r7
 80004fc:	bd80      	pop	{r7, pc}
 80004fe:	bf00      	nop
 8000500:	40013000 	.word	0x40013000
 8000504:	40020000 	.word	0x40020000

08000508 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000508:	480d      	ldr	r0, [pc, #52]	; (8000540 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800050a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800050c:	f7ff fe64 	bl	80001d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000510:	480c      	ldr	r0, [pc, #48]	; (8000544 <LoopForever+0x6>)
  ldr r1, =_edata
 8000512:	490d      	ldr	r1, [pc, #52]	; (8000548 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000514:	4a0d      	ldr	r2, [pc, #52]	; (800054c <LoopForever+0xe>)
  movs r3, #0
 8000516:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000518:	e002      	b.n	8000520 <LoopCopyDataInit>

0800051a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800051a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800051c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800051e:	3304      	adds	r3, #4

08000520 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000520:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000522:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000524:	d3f9      	bcc.n	800051a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000526:	4a0a      	ldr	r2, [pc, #40]	; (8000550 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000528:	4c0a      	ldr	r4, [pc, #40]	; (8000554 <LoopForever+0x16>)
  movs r3, #0
 800052a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800052c:	e001      	b.n	8000532 <LoopFillZerobss>

0800052e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800052e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000530:	3204      	adds	r2, #4

08000532 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000532:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000534:	d3fb      	bcc.n	800052e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000536:	f000 f9cd 	bl	80008d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800053a:	f7ff ff39 	bl	80003b0 <main>

0800053e <LoopForever>:

LoopForever:
  b LoopForever
 800053e:	e7fe      	b.n	800053e <LoopForever>
  ldr   r0, =_estack
 8000540:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000544:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000548:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 800054c:	0800094c 	.word	0x0800094c
  ldr r2, =_sbss
 8000550:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000554:	20000024 	.word	0x20000024

08000558 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000558:	e7fe      	b.n	8000558 <ADC_IRQHandler>
	...

0800055c <STM_SetPinGPIO>:
#include "stm_core.h"

bool STM_SetPinGPIO(GPIO_TypeDef *pgpio, uint32_t bitnum, eIoPortModes mode)
{
 800055c:	b480      	push	{r7}
 800055e:	b087      	sub	sp, #28
 8000560:	af00      	add	r7, sp, #0
 8000562:	60f8      	str	r0, [r7, #12]
 8000564:	60b9      	str	r1, [r7, #8]
 8000566:	4613      	mov	r3, r2
 8000568:	71fb      	strb	r3, [r7, #7]
	uint32_t enr_mask = 0; // hodnota do xxENR registru
 800056a:	2300      	movs	r3, #0
 800056c:	617b      	str	r3, [r7, #20]
	uint32_t rstr_mask = 0; // hodnota do xxRSTR registru
 800056e:	2300      	movs	r3, #0
 8000570:	613b      	str	r3, [r7, #16]
	switch((uint32_t)pgpio) // detekce, ktery GPIO
 8000572:	68fb      	ldr	r3, [r7, #12]
 8000574:	4a97      	ldr	r2, [pc, #604]	; (80007d4 <STM_SetPinGPIO+0x278>)
 8000576:	4293      	cmp	r3, r2
 8000578:	d034      	beq.n	80005e4 <STM_SetPinGPIO+0x88>
 800057a:	4a96      	ldr	r2, [pc, #600]	; (80007d4 <STM_SetPinGPIO+0x278>)
 800057c:	4293      	cmp	r3, r2
 800057e:	d836      	bhi.n	80005ee <STM_SetPinGPIO+0x92>
 8000580:	4a95      	ldr	r2, [pc, #596]	; (80007d8 <STM_SetPinGPIO+0x27c>)
 8000582:	4293      	cmp	r3, r2
 8000584:	d029      	beq.n	80005da <STM_SetPinGPIO+0x7e>
 8000586:	4a94      	ldr	r2, [pc, #592]	; (80007d8 <STM_SetPinGPIO+0x27c>)
 8000588:	4293      	cmp	r3, r2
 800058a:	d830      	bhi.n	80005ee <STM_SetPinGPIO+0x92>
 800058c:	4a93      	ldr	r2, [pc, #588]	; (80007dc <STM_SetPinGPIO+0x280>)
 800058e:	4293      	cmp	r3, r2
 8000590:	d01e      	beq.n	80005d0 <STM_SetPinGPIO+0x74>
 8000592:	4a92      	ldr	r2, [pc, #584]	; (80007dc <STM_SetPinGPIO+0x280>)
 8000594:	4293      	cmp	r3, r2
 8000596:	d82a      	bhi.n	80005ee <STM_SetPinGPIO+0x92>
 8000598:	4a91      	ldr	r2, [pc, #580]	; (80007e0 <STM_SetPinGPIO+0x284>)
 800059a:	4293      	cmp	r3, r2
 800059c:	d013      	beq.n	80005c6 <STM_SetPinGPIO+0x6a>
 800059e:	4a90      	ldr	r2, [pc, #576]	; (80007e0 <STM_SetPinGPIO+0x284>)
 80005a0:	4293      	cmp	r3, r2
 80005a2:	d824      	bhi.n	80005ee <STM_SetPinGPIO+0x92>
 80005a4:	4a8f      	ldr	r2, [pc, #572]	; (80007e4 <STM_SetPinGPIO+0x288>)
 80005a6:	4293      	cmp	r3, r2
 80005a8:	d003      	beq.n	80005b2 <STM_SetPinGPIO+0x56>
 80005aa:	4a8f      	ldr	r2, [pc, #572]	; (80007e8 <STM_SetPinGPIO+0x28c>)
 80005ac:	4293      	cmp	r3, r2
 80005ae:	d005      	beq.n	80005bc <STM_SetPinGPIO+0x60>
 80005b0:	e01d      	b.n	80005ee <STM_SetPinGPIO+0x92>
	{
		case (uint32_t)GPIOA:
				enr_mask = RCC_AHB1ENR_GPIOAEN;
 80005b2:	2301      	movs	r3, #1
 80005b4:	617b      	str	r3, [r7, #20]
			rstr_mask = RCC_AHB1RSTR_GPIOARST;
 80005b6:	2301      	movs	r3, #1
 80005b8:	613b      	str	r3, [r7, #16]
			break;
 80005ba:	e018      	b.n	80005ee <STM_SetPinGPIO+0x92>
		case (uint32_t)GPIOB:
				enr_mask = RCC_AHB1ENR_GPIOBEN;
 80005bc:	2302      	movs	r3, #2
 80005be:	617b      	str	r3, [r7, #20]
			rstr_mask = RCC_AHB1RSTR_GPIOBRST;
 80005c0:	2302      	movs	r3, #2
 80005c2:	613b      	str	r3, [r7, #16]
			break;
 80005c4:	e013      	b.n	80005ee <STM_SetPinGPIO+0x92>
		case (uint32_t)GPIOC:
				enr_mask = RCC_AHB1ENR_GPIOCEN;
 80005c6:	2304      	movs	r3, #4
 80005c8:	617b      	str	r3, [r7, #20]
			rstr_mask = RCC_AHB1RSTR_GPIOCRST;
 80005ca:	2304      	movs	r3, #4
 80005cc:	613b      	str	r3, [r7, #16]
			break;
 80005ce:	e00e      	b.n	80005ee <STM_SetPinGPIO+0x92>
		case (uint32_t)GPIOD:
				enr_mask = RCC_AHB1ENR_GPIODEN;
 80005d0:	2308      	movs	r3, #8
 80005d2:	617b      	str	r3, [r7, #20]
			rstr_mask = RCC_AHB1RSTR_GPIODRST;
 80005d4:	2308      	movs	r3, #8
 80005d6:	613b      	str	r3, [r7, #16]
			break;
 80005d8:	e009      	b.n	80005ee <STM_SetPinGPIO+0x92>
		case (uint32_t)GPIOE:
				enr_mask = RCC_AHB1ENR_GPIOEEN;
 80005da:	2310      	movs	r3, #16
 80005dc:	617b      	str	r3, [r7, #20]
			rstr_mask = RCC_AHB1RSTR_GPIOERST;
 80005de:	2310      	movs	r3, #16
 80005e0:	613b      	str	r3, [r7, #16]
			break;
 80005e2:	e004      	b.n	80005ee <STM_SetPinGPIO+0x92>
			rstr_mask = RCC_AHB1RSTR_GPIOGRST;
			break;
	#endif

		case (uint32_t)GPIOH:
				enr_mask = RCC_AHB1ENR_GPIOHEN;
 80005e4:	2380      	movs	r3, #128	; 0x80
 80005e6:	617b      	str	r3, [r7, #20]
				rstr_mask = RCC_AHB1RSTR_GPIOHRST;
 80005e8:	2380      	movs	r3, #128	; 0x80
 80005ea:	613b      	str	r3, [r7, #16]
				break;
 80005ec:	bf00      	nop
	}


	if ((enr_mask == 0) || (rstr_mask == 0)) // nevybran GPIO
 80005ee:	697b      	ldr	r3, [r7, #20]
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d002      	beq.n	80005fa <STM_SetPinGPIO+0x9e>
 80005f4:	693b      	ldr	r3, [r7, #16]
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d101      	bne.n	80005fe <STM_SetPinGPIO+0xa2>
	return false; // vrat priznak chyby
 80005fa:	2300      	movs	r3, #0
 80005fc:	e0e4      	b.n	80007c8 <STM_SetPinGPIO+0x26c>

	if (!(RCC->AHB1ENR & enr_mask)) // inicializace vybraneho
 80005fe:	4b7b      	ldr	r3, [pc, #492]	; (80007ec <STM_SetPinGPIO+0x290>)
 8000600:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000602:	697b      	ldr	r3, [r7, #20]
 8000604:	4013      	ands	r3, r2
 8000606:	2b00      	cmp	r3, #0
 8000608:	d112      	bne.n	8000630 <STM_SetPinGPIO+0xd4>
	{
	RCC->AHB1ENR |= enr_mask; // povolit hodiny periferie
 800060a:	4b78      	ldr	r3, [pc, #480]	; (80007ec <STM_SetPinGPIO+0x290>)
 800060c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800060e:	4977      	ldr	r1, [pc, #476]	; (80007ec <STM_SetPinGPIO+0x290>)
 8000610:	697b      	ldr	r3, [r7, #20]
 8000612:	4313      	orrs	r3, r2
 8000614:	630b      	str	r3, [r1, #48]	; 0x30
	RCC->AHB1RSTR |= rstr_mask; // proved reset periferie
 8000616:	4b75      	ldr	r3, [pc, #468]	; (80007ec <STM_SetPinGPIO+0x290>)
 8000618:	691a      	ldr	r2, [r3, #16]
 800061a:	4974      	ldr	r1, [pc, #464]	; (80007ec <STM_SetPinGPIO+0x290>)
 800061c:	693b      	ldr	r3, [r7, #16]
 800061e:	4313      	orrs	r3, r2
 8000620:	610b      	str	r3, [r1, #16]
	RCC->AHB1RSTR &= ~rstr_mask; // a konec resetu
 8000622:	4b72      	ldr	r3, [pc, #456]	; (80007ec <STM_SetPinGPIO+0x290>)
 8000624:	691a      	ldr	r2, [r3, #16]
 8000626:	693b      	ldr	r3, [r7, #16]
 8000628:	43db      	mvns	r3, r3
 800062a:	4970      	ldr	r1, [pc, #448]	; (80007ec <STM_SetPinGPIO+0x290>)
 800062c:	4013      	ands	r3, r2
 800062e:	610b      	str	r3, [r1, #16]
	}
	// pokracovani inicializace konkretniho vystupu

	// nastaveni registru podle typu vystupu/vstupu
	switch(mode)
 8000630:	79fb      	ldrb	r3, [r7, #7]
 8000632:	2b07      	cmp	r3, #7
 8000634:	f200 80c5 	bhi.w	80007c2 <STM_SetPinGPIO+0x266>
 8000638:	a201      	add	r2, pc, #4	; (adr r2, 8000640 <STM_SetPinGPIO+0xe4>)
 800063a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800063e:	bf00      	nop
 8000640:	08000661 	.word	0x08000661
 8000644:	08000661 	.word	0x08000661
 8000648:	0800073f 	.word	0x0800073f
 800064c:	08000727 	.word	0x08000727
 8000650:	080006cf 	.word	0x080006cf
 8000654:	080006fb 	.word	0x080006fb
 8000658:	08000755 	.word	0x08000755
 800065c:	08000755 	.word	0x08000755
	{
		case ioPortOutputOC:
		case ioPortOutputPP:
			pgpio->MODER |= 0x01 << (2 * bitnum); // 01 = output
 8000660:	68fb      	ldr	r3, [r7, #12]
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	68ba      	ldr	r2, [r7, #8]
 8000666:	0052      	lsls	r2, r2, #1
 8000668:	2101      	movs	r1, #1
 800066a:	fa01 f202 	lsl.w	r2, r1, r2
 800066e:	431a      	orrs	r2, r3
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	601a      	str	r2, [r3, #0]
			pgpio->OSPEEDR |= 0x03 << (2 * bitnum); // 11 = high speed
 8000674:	68fb      	ldr	r3, [r7, #12]
 8000676:	689b      	ldr	r3, [r3, #8]
 8000678:	68ba      	ldr	r2, [r7, #8]
 800067a:	0052      	lsls	r2, r2, #1
 800067c:	2103      	movs	r1, #3
 800067e:	fa01 f202 	lsl.w	r2, r1, r2
 8000682:	431a      	orrs	r2, r3
 8000684:	68fb      	ldr	r3, [r7, #12]
 8000686:	609a      	str	r2, [r3, #8]
			pgpio->PUPDR &= ~(0x03 << (2 * bitnum)); // 00 = no pu/pd
 8000688:	68fb      	ldr	r3, [r7, #12]
 800068a:	68db      	ldr	r3, [r3, #12]
 800068c:	68ba      	ldr	r2, [r7, #8]
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	2103      	movs	r1, #3
 8000692:	fa01 f202 	lsl.w	r2, r1, r2
 8000696:	43d2      	mvns	r2, r2
 8000698:	401a      	ands	r2, r3
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	60da      	str	r2, [r3, #12]
			if (mode == ioPortOutputOC) // open collector (drain) ?
 800069e:	79fb      	ldrb	r3, [r7, #7]
 80006a0:	2b01      	cmp	r3, #1
 80006a2:	d109      	bne.n	80006b8 <STM_SetPinGPIO+0x15c>
				pgpio->OTYPER |= 0x01 << bitnum; // 1 = OC/Open drain
 80006a4:	68fb      	ldr	r3, [r7, #12]
 80006a6:	685b      	ldr	r3, [r3, #4]
 80006a8:	2101      	movs	r1, #1
 80006aa:	68ba      	ldr	r2, [r7, #8]
 80006ac:	fa01 f202 	lsl.w	r2, r1, r2
 80006b0:	431a      	orrs	r2, r3
 80006b2:	68fb      	ldr	r3, [r7, #12]
 80006b4:	605a      	str	r2, [r3, #4]
			else
				pgpio->OTYPER &= ~(0x01 << bitnum); // 0 = push-pull
			break;
 80006b6:	e086      	b.n	80007c6 <STM_SetPinGPIO+0x26a>
				pgpio->OTYPER &= ~(0x01 << bitnum); // 0 = push-pull
 80006b8:	68fb      	ldr	r3, [r7, #12]
 80006ba:	685b      	ldr	r3, [r3, #4]
 80006bc:	2101      	movs	r1, #1
 80006be:	68ba      	ldr	r2, [r7, #8]
 80006c0:	fa01 f202 	lsl.w	r2, r1, r2
 80006c4:	43d2      	mvns	r2, r2
 80006c6:	401a      	ands	r2, r3
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	605a      	str	r2, [r3, #4]
			break;
 80006cc:	e07b      	b.n	80007c6 <STM_SetPinGPIO+0x26a>
		case ioPortInputPU: // moder bits 00 = input
			pgpio->PUPDR &= ~(0x03 << (2 * bitnum)); // clear bits
 80006ce:	68fb      	ldr	r3, [r7, #12]
 80006d0:	68db      	ldr	r3, [r3, #12]
 80006d2:	68ba      	ldr	r2, [r7, #8]
 80006d4:	0052      	lsls	r2, r2, #1
 80006d6:	2103      	movs	r1, #3
 80006d8:	fa01 f202 	lsl.w	r2, r1, r2
 80006dc:	43d2      	mvns	r2, r2
 80006de:	401a      	ands	r2, r3
 80006e0:	68fb      	ldr	r3, [r7, #12]
 80006e2:	60da      	str	r2, [r3, #12]
			pgpio->PUPDR |= 0x01 << (2 * bitnum); // 01 = pull-up
 80006e4:	68fb      	ldr	r3, [r7, #12]
 80006e6:	68db      	ldr	r3, [r3, #12]
 80006e8:	68ba      	ldr	r2, [r7, #8]
 80006ea:	0052      	lsls	r2, r2, #1
 80006ec:	2101      	movs	r1, #1
 80006ee:	fa01 f202 	lsl.w	r2, r1, r2
 80006f2:	431a      	orrs	r2, r3
 80006f4:	68fb      	ldr	r3, [r7, #12]
 80006f6:	60da      	str	r2, [r3, #12]
			break;
 80006f8:	e065      	b.n	80007c6 <STM_SetPinGPIO+0x26a>
		case ioPortInputPD:
			pgpio->PUPDR &= ~(0x03 << (2 * bitnum)); // clear bits
 80006fa:	68fb      	ldr	r3, [r7, #12]
 80006fc:	68db      	ldr	r3, [r3, #12]
 80006fe:	68ba      	ldr	r2, [r7, #8]
 8000700:	0052      	lsls	r2, r2, #1
 8000702:	2103      	movs	r1, #3
 8000704:	fa01 f202 	lsl.w	r2, r1, r2
 8000708:	43d2      	mvns	r2, r2
 800070a:	401a      	ands	r2, r3
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	60da      	str	r2, [r3, #12]
			pgpio->PUPDR |= 0x02 << (2 * bitnum); // 10 = pull-down
 8000710:	68fb      	ldr	r3, [r7, #12]
 8000712:	68db      	ldr	r3, [r3, #12]
 8000714:	68ba      	ldr	r2, [r7, #8]
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	2102      	movs	r1, #2
 800071a:	fa01 f202 	lsl.w	r2, r1, r2
 800071e:	431a      	orrs	r2, r3
 8000720:	68fb      	ldr	r3, [r7, #12]
 8000722:	60da      	str	r2, [r3, #12]
			break;
 8000724:	e04f      	b.n	80007c6 <STM_SetPinGPIO+0x26a>
		case ioPortInputFloat: // 00 = input mode, nothing to do
			pgpio->PUPDR &= ~(0x03 << (2 * bitnum)); // 00 = no pull-up/dn
 8000726:	68fb      	ldr	r3, [r7, #12]
 8000728:	68db      	ldr	r3, [r3, #12]
 800072a:	68ba      	ldr	r2, [r7, #8]
 800072c:	0052      	lsls	r2, r2, #1
 800072e:	2103      	movs	r1, #3
 8000730:	fa01 f202 	lsl.w	r2, r1, r2
 8000734:	43d2      	mvns	r2, r2
 8000736:	401a      	ands	r2, r3
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	60da      	str	r2, [r3, #12]
			break;
 800073c:	e043      	b.n	80007c6 <STM_SetPinGPIO+0x26a>
		case ioPortAnalog:
			pgpio->MODER |= 0x03 << (2 * bitnum); // 11 - analog mode
 800073e:	68fb      	ldr	r3, [r7, #12]
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	68ba      	ldr	r2, [r7, #8]
 8000744:	0052      	lsls	r2, r2, #1
 8000746:	2103      	movs	r1, #3
 8000748:	fa01 f202 	lsl.w	r2, r1, r2
 800074c:	431a      	orrs	r2, r3
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	601a      	str	r2, [r3, #0]
			break;
 8000752:	e038      	b.n	80007c6 <STM_SetPinGPIO+0x26a>
	// other modes
	// Alternative modes
		case ioPortAlternatePP:
		case ioPortAlternateOC:
			pgpio->MODER |= 0x02 << (2 * bitnum); // set bits
 8000754:	68fb      	ldr	r3, [r7, #12]
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	68ba      	ldr	r2, [r7, #8]
 800075a:	0052      	lsls	r2, r2, #1
 800075c:	2102      	movs	r1, #2
 800075e:	fa01 f202 	lsl.w	r2, r1, r2
 8000762:	431a      	orrs	r2, r3
 8000764:	68fb      	ldr	r3, [r7, #12]
 8000766:	601a      	str	r2, [r3, #0]
			if (mode == ioPortAlternateOC)
 8000768:	79fb      	ldrb	r3, [r7, #7]
 800076a:	2b07      	cmp	r3, #7
 800076c:	d109      	bne.n	8000782 <STM_SetPinGPIO+0x226>
				pgpio->OTYPER |= 0x01 << bitnum; // 1 = open-drain
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	685b      	ldr	r3, [r3, #4]
 8000772:	2101      	movs	r1, #1
 8000774:	68ba      	ldr	r2, [r7, #8]
 8000776:	fa01 f202 	lsl.w	r2, r1, r2
 800077a:	431a      	orrs	r2, r3
 800077c:	68fb      	ldr	r3, [r7, #12]
 800077e:	605a      	str	r2, [r3, #4]
 8000780:	e009      	b.n	8000796 <STM_SetPinGPIO+0x23a>
			else
				pgpio->OTYPER &= ~(0x01 << bitnum); // 0 = push-pull
 8000782:	68fb      	ldr	r3, [r7, #12]
 8000784:	685b      	ldr	r3, [r3, #4]
 8000786:	2101      	movs	r1, #1
 8000788:	68ba      	ldr	r2, [r7, #8]
 800078a:	fa01 f202 	lsl.w	r2, r1, r2
 800078e:	43d2      	mvns	r2, r2
 8000790:	401a      	ands	r2, r3
 8000792:	68fb      	ldr	r3, [r7, #12]
 8000794:	605a      	str	r2, [r3, #4]
			pgpio->OSPEEDR |= 0x03 << (2 * bitnum); // high-speed = 11
 8000796:	68fb      	ldr	r3, [r7, #12]
 8000798:	689b      	ldr	r3, [r3, #8]
 800079a:	68ba      	ldr	r2, [r7, #8]
 800079c:	0052      	lsls	r2, r2, #1
 800079e:	2103      	movs	r1, #3
 80007a0:	fa01 f202 	lsl.w	r2, r1, r2
 80007a4:	431a      	orrs	r2, r3
 80007a6:	68fb      	ldr	r3, [r7, #12]
 80007a8:	609a      	str	r2, [r3, #8]
			pgpio->PUPDR &= ~(0x03 << (2 * bitnum)); // 00 = no pull-up/pull-down
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	68db      	ldr	r3, [r3, #12]
 80007ae:	68ba      	ldr	r2, [r7, #8]
 80007b0:	0052      	lsls	r2, r2, #1
 80007b2:	2103      	movs	r1, #3
 80007b4:	fa01 f202 	lsl.w	r2, r1, r2
 80007b8:	43d2      	mvns	r2, r2
 80007ba:	401a      	ands	r2, r3
 80007bc:	68fb      	ldr	r3, [r7, #12]
 80007be:	60da      	str	r2, [r3, #12]
	// don't forget set AFR registers !!!
			break;
 80007c0:	e001      	b.n	80007c6 <STM_SetPinGPIO+0x26a>
		default: // unknown mode ?
			return false; // return "fail"
 80007c2:	2300      	movs	r3, #0
 80007c4:	e000      	b.n	80007c8 <STM_SetPinGPIO+0x26c>
	}
	return true; // return "OK"
 80007c6:	2301      	movs	r3, #1
}
 80007c8:	4618      	mov	r0, r3
 80007ca:	371c      	adds	r7, #28
 80007cc:	46bd      	mov	sp, r7
 80007ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d2:	4770      	bx	lr
 80007d4:	40021c00 	.word	0x40021c00
 80007d8:	40021000 	.word	0x40021000
 80007dc:	40020c00 	.word	0x40020c00
 80007e0:	40020800 	.word	0x40020800
 80007e4:	40020000 	.word	0x40020000
 80007e8:	40020400 	.word	0x40020400
 80007ec:	40023800 	.word	0x40023800

080007f0 <STM_SetAFGPIO>:

bool STM_SetAFGPIO(GPIO_TypeDef *pgpio, uint32_t bitnum, uint32_t afValue)
{
 80007f0:	b480      	push	{r7}
 80007f2:	b085      	sub	sp, #20
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	60f8      	str	r0, [r7, #12]
 80007f8:	60b9      	str	r1, [r7, #8]
 80007fa:	607a      	str	r2, [r7, #4]
pgpio->AFR[(bitnum < 8) ? 0 : 1] &= ~(0x0f << (4 * (bitnum & 0x07))); // vynuluj AF bity
 80007fc:	68bb      	ldr	r3, [r7, #8]
 80007fe:	2b07      	cmp	r3, #7
 8000800:	bf8c      	ite	hi
 8000802:	2301      	movhi	r3, #1
 8000804:	2300      	movls	r3, #0
 8000806:	b2db      	uxtb	r3, r3
 8000808:	461a      	mov	r2, r3
 800080a:	68fb      	ldr	r3, [r7, #12]
 800080c:	3208      	adds	r2, #8
 800080e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000812:	68ba      	ldr	r2, [r7, #8]
 8000814:	f002 0207 	and.w	r2, r2, #7
 8000818:	0092      	lsls	r2, r2, #2
 800081a:	210f      	movs	r1, #15
 800081c:	fa01 f202 	lsl.w	r2, r1, r2
 8000820:	43d2      	mvns	r2, r2
 8000822:	4611      	mov	r1, r2
 8000824:	68ba      	ldr	r2, [r7, #8]
 8000826:	2a07      	cmp	r2, #7
 8000828:	bf8c      	ite	hi
 800082a:	2201      	movhi	r2, #1
 800082c:	2200      	movls	r2, #0
 800082e:	b2d2      	uxtb	r2, r2
 8000830:	4019      	ands	r1, r3
 8000832:	68fb      	ldr	r3, [r7, #12]
 8000834:	3208      	adds	r2, #8
 8000836:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
pgpio->AFR[(bitnum < 8) ? 0 : 1] |= ((afValue & 0x0f) << (4 * (bitnum & 0x07))); // nastav AF bity
 800083a:	68bb      	ldr	r3, [r7, #8]
 800083c:	2b07      	cmp	r3, #7
 800083e:	bf8c      	ite	hi
 8000840:	2301      	movhi	r3, #1
 8000842:	2300      	movls	r3, #0
 8000844:	b2db      	uxtb	r3, r3
 8000846:	461a      	mov	r2, r3
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	3208      	adds	r2, #8
 800084c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	f003 010f 	and.w	r1, r3, #15
 8000856:	68bb      	ldr	r3, [r7, #8]
 8000858:	f003 0307 	and.w	r3, r3, #7
 800085c:	009b      	lsls	r3, r3, #2
 800085e:	fa01 f303 	lsl.w	r3, r1, r3
 8000862:	68b9      	ldr	r1, [r7, #8]
 8000864:	2907      	cmp	r1, #7
 8000866:	bf8c      	ite	hi
 8000868:	2101      	movhi	r1, #1
 800086a:	2100      	movls	r1, #0
 800086c:	b2c9      	uxtb	r1, r1
 800086e:	4608      	mov	r0, r1
 8000870:	ea42 0103 	orr.w	r1, r2, r3
 8000874:	68fb      	ldr	r3, [r7, #12]
 8000876:	f100 0208 	add.w	r2, r0, #8
 800087a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
return true;
 800087e:	2301      	movs	r3, #1
}
 8000880:	4618      	mov	r0, r3
 8000882:	3714      	adds	r7, #20
 8000884:	46bd      	mov	sp, r7
 8000886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088a:	4770      	bx	lr

0800088c <GPIOWrite>:

void GPIOWrite(GPIO_TypeDef *pgpio, uint32_t bitnum, bool state)
{
 800088c:	b480      	push	{r7}
 800088e:	b085      	sub	sp, #20
 8000890:	af00      	add	r7, sp, #0
 8000892:	60f8      	str	r0, [r7, #12]
 8000894:	60b9      	str	r1, [r7, #8]
 8000896:	4613      	mov	r3, r2
 8000898:	71fb      	strb	r3, [r7, #7]
	if (state==true)
 800089a:	79fb      	ldrb	r3, [r7, #7]
 800089c:	2b00      	cmp	r3, #0
 800089e:	d009      	beq.n	80008b4 <GPIOWrite+0x28>
		pgpio->ODR |= (state << bitnum);
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	695b      	ldr	r3, [r3, #20]
 80008a4:	79f9      	ldrb	r1, [r7, #7]
 80008a6:	68ba      	ldr	r2, [r7, #8]
 80008a8:	fa01 f202 	lsl.w	r2, r1, r2
 80008ac:	431a      	orrs	r2, r3
 80008ae:	68fb      	ldr	r3, [r7, #12]
 80008b0:	615a      	str	r2, [r3, #20]
	else
		pgpio->ODR &= ~(1 << bitnum);
}
 80008b2:	e009      	b.n	80008c8 <GPIOWrite+0x3c>
		pgpio->ODR &= ~(1 << bitnum);
 80008b4:	68fb      	ldr	r3, [r7, #12]
 80008b6:	695b      	ldr	r3, [r3, #20]
 80008b8:	2101      	movs	r1, #1
 80008ba:	68ba      	ldr	r2, [r7, #8]
 80008bc:	fa01 f202 	lsl.w	r2, r1, r2
 80008c0:	43d2      	mvns	r2, r2
 80008c2:	401a      	ands	r2, r3
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	615a      	str	r2, [r3, #20]
}
 80008c8:	bf00      	nop
 80008ca:	3714      	adds	r7, #20
 80008cc:	46bd      	mov	sp, r7
 80008ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d2:	4770      	bx	lr

080008d4 <__libc_init_array>:
 80008d4:	b570      	push	{r4, r5, r6, lr}
 80008d6:	4d0d      	ldr	r5, [pc, #52]	; (800090c <__libc_init_array+0x38>)
 80008d8:	4c0d      	ldr	r4, [pc, #52]	; (8000910 <__libc_init_array+0x3c>)
 80008da:	1b64      	subs	r4, r4, r5
 80008dc:	10a4      	asrs	r4, r4, #2
 80008de:	2600      	movs	r6, #0
 80008e0:	42a6      	cmp	r6, r4
 80008e2:	d109      	bne.n	80008f8 <__libc_init_array+0x24>
 80008e4:	4d0b      	ldr	r5, [pc, #44]	; (8000914 <__libc_init_array+0x40>)
 80008e6:	4c0c      	ldr	r4, [pc, #48]	; (8000918 <__libc_init_array+0x44>)
 80008e8:	f000 f818 	bl	800091c <_init>
 80008ec:	1b64      	subs	r4, r4, r5
 80008ee:	10a4      	asrs	r4, r4, #2
 80008f0:	2600      	movs	r6, #0
 80008f2:	42a6      	cmp	r6, r4
 80008f4:	d105      	bne.n	8000902 <__libc_init_array+0x2e>
 80008f6:	bd70      	pop	{r4, r5, r6, pc}
 80008f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80008fc:	4798      	blx	r3
 80008fe:	3601      	adds	r6, #1
 8000900:	e7ee      	b.n	80008e0 <__libc_init_array+0xc>
 8000902:	f855 3b04 	ldr.w	r3, [r5], #4
 8000906:	4798      	blx	r3
 8000908:	3601      	adds	r6, #1
 800090a:	e7f2      	b.n	80008f2 <__libc_init_array+0x1e>
 800090c:	08000944 	.word	0x08000944
 8000910:	08000944 	.word	0x08000944
 8000914:	08000944 	.word	0x08000944
 8000918:	08000948 	.word	0x08000948

0800091c <_init>:
 800091c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800091e:	bf00      	nop
 8000920:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000922:	bc08      	pop	{r3}
 8000924:	469e      	mov	lr, r3
 8000926:	4770      	bx	lr

08000928 <_fini>:
 8000928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800092a:	bf00      	nop
 800092c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800092e:	bc08      	pop	{r3}
 8000930:	469e      	mov	lr, r3
 8000932:	4770      	bx	lr
