
20. Printing statistics.

=== rr_13x13_8 ===

   Number of wires:                 16
   Number of wire bits:            197
   Number of public wires:          16
   Number of public wire bits:     197
   Number of ports:                  3
   Number of port bits:             52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_5_5                          1
     NR_5_8                          1
     NR_8_5                          1
     NR_8_8                          1
     customAdder13_0                 1
     customAdder18_4                 1

   Area for cell type \NR_8_8 is unknown!
   Area for cell type \NR_5_5 is unknown!
   Area for cell type \NR_5_8 is unknown!
   Area for cell type \NR_8_5 is unknown!
   Area for cell type \customAdder18_4 is unknown!
   Area for cell type \customAdder13_0 is unknown!

=== rr_3x3_1 ===

   Number of wires:                 16
   Number of wire bits:             43
   Number of public wires:          16
   Number of public wire bits:      43
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_2                          1
     NR_2_1                          1
     NR_2_2                          1
     customAdder2_0                  1
     customAdder5_2                  1

   Area for cell type \NR_1_2 is unknown!
   Area for cell type \NR_2_1 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \customAdder2_0 is unknown!
   Area for cell type \customAdder5_2 is unknown!

=== multiplier16bit_13 ===

   Number of wires:                 16
   Number of wire bits:            242
   Number of public wires:          16
   Number of public wire bits:     242
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_13_3                         1
     NR_3_13                         1
     customAdder16_0                 1
     customAdder19_2                 1
     rr_13x13_8                      1
     rr_3x3_1                        1

   Area for cell type \NR_3_13 is unknown!
   Area for cell type \NR_13_3 is unknown!
   Area for cell type \customAdder16_0 is unknown!
   Area for cell type \customAdder19_2 is unknown!
   Area for cell type \rr_3x3_1 is unknown!
   Area for cell type \rr_13x13_8 is unknown!

=== unsignedBrentKungAdder5bit ===

   Number of wires:                 23
   Number of wire bits:             36
   Number of public wires:          23
   Number of public wire bits:      36
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     BitwisePG                       5
     BlackCell                       1
     GrayCell                        4
     XorGate                         4

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder5_2 ===

   Number of wires:                  3
   Number of wire bits:             14
   Number of public wires:           3
   Number of public wire bits:      14
   Number of ports:                  3
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder5bit      1

   Area for cell type \unsignedBrentKungAdder5bit is unknown!

=== XorGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\XorGate': 0.131220
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder19_2 ===

   Number of wires:                  3
   Number of wire bits:             56
   Number of public wires:           3
   Number of public wire bits:      56
   Number of ports:                  3
   Number of port bits:             56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder19bit      1

   Area for cell type \unsignedBrentKungAdder19bit is unknown!

=== GrayCell ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\GrayCell': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder13_0 ===

   Number of wires:                  3
   Number of wire bits:             40
   Number of public wires:           3
   Number of public wire bits:      40
   Number of ports:                  3
   Number of port bits:             40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder13bit      1

   Area for cell type \unsignedBrentKungAdder13bit is unknown!

=== BlackCell ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\BlackCell': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder2_0 ===

   Number of wires:                  3
   Number of wire bits:              7
   Number of public wires:           3
   Number of public wire bits:       7
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder2bit      1

   Area for cell type \unsignedBrentKungAdder2bit is unknown!

=== BitwisePG ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     HAxp5_ASAP7_75t_R               1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\BitwisePG': 1.530900
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder16_0 ===

   Number of wires:                  3
   Number of wire bits:             49
   Number of public wires:           3
   Number of public wire bits:      49
   Number of ports:                  3
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder16bit      1

   Area for cell type \unsignedBrentKungAdder16bit is unknown!

=== unsignedBrentKungAdder19bit ===

   Number of wires:                101
   Number of wire bits:            156
   Number of public wires:         101
   Number of public wire bits:     156
   Number of ports:                  3
   Number of port bits:             58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 67
     BitwisePG                      19
     BlackCell                      12
     GrayCell                       18
     XorGate                        18

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder18_4 ===

   Number of wires:                  3
   Number of wire bits:             51
   Number of public wires:           3
   Number of public wire bits:      51
   Number of ports:                  3
   Number of port bits:             51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder18bit      1

   Area for cell type \unsignedBrentKungAdder18bit is unknown!

=== unsignedBrentKungAdder2bit ===

   Number of wires:                  9
   Number of wire bits:             13
   Number of public wires:           9
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     BitwisePG                       2
     GrayCell                        1
     XorGate                         1

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder13bit ===

   Number of wires:                 67
   Number of wire bits:            104
   Number of public wires:          67
   Number of public wire bits:     104
   Number of ports:                  3
   Number of port bits:             40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     BitwisePG                      13
     BlackCell                       7
     GrayCell                       12
     XorGate                        12

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder16bit ===

   Number of wires:                 87
   Number of wire bits:            133
   Number of public wires:          87
   Number of public wire bits:     133
   Number of ports:                  3
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     BitwisePG                      16
     BlackCell                      11
     GrayCell                       15
     XorGate                        15

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder18bit ===

   Number of wires:                 97
   Number of wire bits:            149
   Number of public wires:          97
   Number of public wire bits:     149
   Number of ports:                  3
   Number of port bits:             55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     BitwisePG                      18
     BlackCell                      12
     GrayCell                       17
     XorGate                        17

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== U_SP_8_5 ===

   Number of wires:                 14
   Number of wire bits:             53
   Number of public wires:          14
   Number of public wire bits:      53
   Number of ports:                 14
   Number of port bits:             53
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     AND2x2_ASAP7_75t_R             40

   Chip area for module '\U_SP_8_5': 3.499200
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_8_5 ===

   Number of wires:                 65
   Number of wire bits:             88
   Number of public wires:          65
   Number of public wire bits:      88
   Number of ports:                  3
   Number of port bits:             26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_11_11                        1
     DT_8_5                          1
     U_SP_8_5                        1

   Area for cell type \BK_11_11 is unknown!
   Area for cell type \DT_8_5 is unknown!
   Area for cell type \U_SP_8_5 is unknown!

=== HalfAdder ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     HAxp5_ASAP7_75t_R               1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\HalfAdder': 1.530900
     of which used for sequential elements: 0.000000 (0.00%)

=== BK_11_11 ===

   Number of wires:                 58
   Number of wire bits:             89
   Number of public wires:          58
   Number of public wire bits:      89
   Number of ports:                  3
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 50
     A2O1A1O1Ixp25_ASAP7_75t_R       1
     AND2x2_ASAP7_75t_R              1
     AO221x1_ASAP7_75t_R             1
     AOI21xp33_ASAP7_75t_R           1
     HAxp5_ASAP7_75t_R               6
     HalfAdder                      11
     INVx1_ASAP7_75t_R              15
     NAND2xp33_ASAP7_75t_R           1
     NOR2xp33_ASAP7_75t_R            4
     O2A1O1Ixp33_ASAP7_75t_R         1
     OAI21xp33_ASAP7_75t_R           2
     OR2x2_ASAP7_75t_R               2
     XNOR2xp5_ASAP7_75t_R            4

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_11_11': 12.947040
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_2 ===

   Number of wires:                 10
   Number of wire bits:             15
   Number of public wires:          10
   Number of public wire bits:      15
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_2_1                          1
     DT_2_2                          1
     U_SP_2_2                        1

   Area for cell type \BK_2_1 is unknown!
   Area for cell type \DT_2_2 is unknown!
   Area for cell type \U_SP_2_2 is unknown!

=== FullAdder ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     FAx1_ASAP7_75t_R                1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\FullAdder': 1.603800
     of which used for sequential elements: 0.000000 (0.00%)

=== BK_2_1 ===

   Number of wires:                  6
   Number of wire bits:              9
   Number of public wires:           6
   Number of public wire bits:       9
   Number of ports:                  3
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     HAxp5_ASAP7_75t_R               1
     HalfAdder                       1
     INVx1_ASAP7_75t_R               2

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_2_1': 1.530900
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_13_3 ===

   Number of wires:                 17
   Number of wire bits:             55
   Number of public wires:          17
   Number of public wire bits:      55
   Number of ports:                 17
   Number of port bits:             55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     AND2x2_ASAP7_75t_R             39

   Chip area for module '\U_SP_13_3': 3.411720
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_13_3 ===

   Number of wires:                 70
   Number of wire bits:             99
   Number of public wires:          70
   Number of public wire bits:      99
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_14_14                        1
     DT_13_3                         1
     U_SP_13_3                       1

   Area for cell type \BK_14_14 is unknown!
   Area for cell type \DT_13_3 is unknown!
   Area for cell type \U_SP_13_3 is unknown!

=== DT_2_2 ===

   Number of wires:                  5
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       8
   Number of ports:                  5
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== BK_14_14 ===

   Number of wires:                 76
   Number of wire bits:            116
   Number of public wires:          76
   Number of public wire bits:     116
   Number of ports:                  3
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 67
     A2O1A1Ixp33_ASAP7_75t_R         1
     A2O1A1O1Ixp25_ASAP7_75t_R       1
     AO21x1_ASAP7_75t_R              1
     AOI21xp33_ASAP7_75t_R           3
     HAxp5_ASAP7_75t_R               7
     HalfAdder                      14
     INVx1_ASAP7_75t_R              17
     NAND2xp33_ASAP7_75t_R           4
     NOR2xp33_ASAP7_75t_R            6
     O2A1O1Ixp33_ASAP7_75t_R         2
     OAI211xp5_ASAP7_75t_R           1
     OAI21xp33_ASAP7_75t_R           2
     OR2x2_ASAP7_75t_R               2
     XNOR2xp5_ASAP7_75t_R            6

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_14_14': 15.294420
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_3_13 ===

   Number of wires:                 70
   Number of wire bits:             99
   Number of public wires:          70
   Number of public wire bits:      99
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_14_14                        1
     DT_3_13                         1
     U_SP_3_13                       1

   Area for cell type \BK_14_14 is unknown!
   Area for cell type \DT_3_13 is unknown!
   Area for cell type \U_SP_3_13 is unknown!

=== DT_8_5 ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          38
   Number of public wire bits:      87
   Number of ports:                 14
   Number of port bits:             63
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     FullAdder                      17
     HalfAdder                       4

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== U_SP_3_13 ===

   Number of wires:                 17
   Number of wire bits:             55
   Number of public wires:          17
   Number of public wire bits:      55
   Number of ports:                 17
   Number of port bits:             55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     AND2x2_ASAP7_75t_R             39

   Chip area for module '\U_SP_3_13': 3.411720
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_5_8 ===

   Number of wires:                 14
   Number of wire bits:             53
   Number of public wires:          14
   Number of public wire bits:      53
   Number of ports:                 14
   Number of port bits:             53
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     AND2x2_ASAP7_75t_R             40

   Chip area for module '\U_SP_5_8': 3.499200
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_5_8 ===

   Number of wires:                 65
   Number of wire bits:             88
   Number of public wires:          65
   Number of public wire bits:      88
   Number of ports:                  3
   Number of port bits:             26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_11_11                        1
     DT_5_8                          1
     U_SP_5_8                        1

   Area for cell type \BK_11_11 is unknown!
   Area for cell type \DT_5_8 is unknown!
   Area for cell type \U_SP_5_8 is unknown!

=== DT_13_3 ===

   Number of wires:                 17
   Number of wire bits:             68
   Number of public wires:          17
   Number of public wire bits:      68
   Number of ports:                 17
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     FullAdder                      10
     HalfAdder                       2

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== U_SP_2_2 ===

   Number of wires:                  5
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       8
   Number of ports:                  5
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     AND2x2_ASAP7_75t_R              4

   Chip area for module '\U_SP_2_2': 0.349920
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_1 ===

   Number of wires:                  3
   Number of wire bits:              5
   Number of public wires:           3
   Number of public wire bits:       5
   Number of ports:                  3
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              2

   Chip area for module '\NR_2_1': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_1_2 ===

   Number of wires:                  3
   Number of wire bits:              5
   Number of public wires:           3
   Number of public wire bits:       5
   Number of ports:                  3
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              2

   Chip area for module '\NR_1_2': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_5_5 ===

   Number of wires:                 11
   Number of wire bits:             35
   Number of public wires:          11
   Number of public wire bits:      35
   Number of ports:                 11
   Number of port bits:             35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     AND2x2_ASAP7_75t_R             25

   Chip area for module '\U_SP_5_5': 2.187000
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_5_5 ===

   Number of wires:                 44
   Number of wire bits:             61
   Number of public wires:          44
   Number of public wire bits:      61
   Number of ports:                  3
   Number of port bits:             20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_8_8                          1
     DT_5_5                          1
     U_SP_5_5                        1

   Area for cell type \BK_8_8 is unknown!
   Area for cell type \DT_5_5 is unknown!
   Area for cell type \U_SP_5_5 is unknown!

=== DT_3_13 ===

   Number of wires:                 17
   Number of wire bits:             68
   Number of public wires:          17
   Number of public wire bits:      68
   Number of ports:                 17
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     FullAdder                      10
     HalfAdder                       2

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== BK_8_8 ===

   Number of wires:                 42
   Number of wire bits:             64
   Number of public wires:          42
   Number of public wire bits:      64
   Number of ports:                  3
   Number of port bits:             25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     A2O1A1O1Ixp25_ASAP7_75t_R       1
     AOI21xp33_ASAP7_75t_R           1
     HAxp5_ASAP7_75t_R               4
     HalfAdder                       8
     INVx1_ASAP7_75t_R              11
     NAND2xp33_ASAP7_75t_R           1
     NOR2xp33_ASAP7_75t_R            3
     O2A1O1Ixp33_ASAP7_75t_R         1
     OAI21xp33_ASAP7_75t_R           2
     OR2x2_ASAP7_75t_R               1
     XNOR2xp5_ASAP7_75t_R            3

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_8_8': 9.374940
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_8_8 ===

   Number of wires:                 17
   Number of wire bits:             80
   Number of public wires:          17
   Number of public wire bits:      80
   Number of ports:                 17
   Number of port bits:             80
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     AND2x2_ASAP7_75t_R             64

   Chip area for module '\U_SP_8_8': 5.598720
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_8_8 ===

   Number of wires:                 95
   Number of wire bits:            124
   Number of public wires:          95
   Number of public wire bits:     124
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_14_14                        1
     DT_8_8                          1
     U_SP_8_8                        1

   Area for cell type \BK_14_14 is unknown!
   Area for cell type \DT_8_8 is unknown!
   Area for cell type \U_SP_8_8 is unknown!

=== DT_5_8 ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          38
   Number of public wire bits:      87
   Number of ports:                 14
   Number of port bits:             63
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     FullAdder                      17
     HalfAdder                       4

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== DT_5_5 ===

   Number of wires:                 23
   Number of wire bits:             54
   Number of public wires:          23
   Number of public wire bits:      54
   Number of ports:                 11
   Number of port bits:             42
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     FullAdder                       8
     HalfAdder                       4

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== DT_8_8 ===

   Number of wires:                 77
   Number of wire bits:            153
   Number of public wires:          77
   Number of public wire bits:     153
   Number of ports:                 17
   Number of port bits:             93
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 42
     FullAdder                      35
     HalfAdder                       7

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== NR_1_1 ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2x2_ASAP7_75t_R              1

   Chip area for module '\NR_1_1': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== design hierarchy ===

   multiplier16bit_13                1
     NR_13_3                         1
       BK_14_14                      1
         HalfAdder                  14
       DT_13_3                       1
         FullAdder                  10
         HalfAdder                   2
       U_SP_13_3                     1
     NR_3_13                         1
       BK_14_14                      1
         HalfAdder                  14
       DT_3_13                       1
         FullAdder                  10
         HalfAdder                   2
       U_SP_3_13                     1
     customAdder16_0                 1
       unsignedBrentKungAdder16bit      1
         BitwisePG                  16
         BlackCell                  11
         GrayCell                   15
         XorGate                    15
     customAdder19_2                 1
       unsignedBrentKungAdder19bit      1
         BitwisePG                  19
         BlackCell                  12
         GrayCell                   18
         XorGate                    18
     rr_13x13_8                      1
       NR_5_5                        1
         BK_8_8                      1
           HalfAdder                 8
         DT_5_5                      1
           FullAdder                 8
           HalfAdder                 4
         U_SP_5_5                    1
       NR_5_8                        1
         BK_11_11                    1
           HalfAdder                11
         DT_5_8                      1
           FullAdder                17
           HalfAdder                 4
         U_SP_5_8                    1
       NR_8_5                        1
         BK_11_11                    1
           HalfAdder                11
         DT_8_5                      1
           FullAdder                17
           HalfAdder                 4
         U_SP_8_5                    1
       NR_8_8                        1
         BK_14_14                    1
           HalfAdder                14
         DT_8_8                      1
           FullAdder                35
           HalfAdder                 7
         U_SP_8_8                    1
       customAdder13_0               1
         unsignedBrentKungAdder13bit      1
           BitwisePG                13
           BlackCell                 7
           GrayCell                 12
           XorGate                  12
       customAdder18_4               1
         unsignedBrentKungAdder18bit      1
           BitwisePG                18
           BlackCell                12
           GrayCell                 17
           XorGate                  17
     rr_3x3_1                        1
       NR_1_1                        1
       NR_1_2                        1
       NR_2_1                        1
       NR_2_2                        1
         BK_2_1                      1
           HalfAdder                 1
         DT_2_2                      1
         U_SP_2_2                    1
       customAdder2_0                1
         unsignedBrentKungAdder2bit      1
           BitwisePG                 2
           GrayCell                  1
           XorGate                   1
       customAdder5_2                1
         unsignedBrentKungAdder5bit      1
           BitwisePG                 5
           BlackCell                 1
           GrayCell                  4
           XorGate                   4

   Number of wires:               4067
   Number of wire bits:           5827
   Number of public wires:        4067
   Number of public wire bits:    5827
   Number of ports:               2241
   Number of port bits:           3686
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1542
     A2O1A1Ixp33_ASAP7_75t_R         3
     A2O1A1O1Ixp25_ASAP7_75t_R       6
     AND2x2_ASAP7_75t_R            301
     AO21x1_ASAP7_75t_R            113
     AO221x1_ASAP7_75t_R             2
     AOI21xp33_ASAP7_75t_R          12
     FAx1_ASAP7_75t_R               97
     HAxp5_ASAP7_75t_R             207
     INVx1_ASAP7_75t_R             626
     NAND2xp33_ASAP7_75t_R          15
     NOR2xp33_ASAP7_75t_R           29
     O2A1O1Ixp33_ASAP7_75t_R         9
     OAI211xp5_ASAP7_75t_R           3
     OAI21xp33_ASAP7_75t_R          12
     OR2x2_ASAP7_75t_R              11
     XNOR2xp5_ASAP7_75t_R           29
     XOR2xp5_ASAP7_75t_R            67

   Chip area for top module '\multiplier16bit_13': 541.544940
     of which used for sequential elements: 0.000000 (0.00%)

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.39e-04   1.75e-04   8.95e-08   3.14e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.39e-04   1.75e-04   8.95e-08   3.14e-04 100.0%
                          44.2%      55.8%       0.0%
Startpoint: A[1] (input port clocked by clk)
Endpoint: P[28] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ input external delay
  33.19   33.19 ^ A[1] (in)
  36.47   69.67 ^ M4/M4/S0/_44_/Y (AND2x2_ASAP7_75t_R)
  35.07  104.74 ^ M4/M4/S1/U1/_2_/SN (FAx1_ASAP7_75t_R)
  18.78  123.52 v M4/M4/S1/U1/_4_/Y (INVx1_ASAP7_75t_R)
  24.69  148.20 ^ M4/M4/S1/U12/_2_/CON (FAx1_ASAP7_75t_R)
  18.77  166.97 v M4/M4/S1/U12/_3_/Y (INVx1_ASAP7_75t_R)
  24.68  191.66 ^ M4/M4/S1/U25/_2_/CON (FAx1_ASAP7_75t_R)
  16.37  208.03 v M4/M4/S1/U25/_2_/SN (FAx1_ASAP7_75t_R)
  16.88  224.91 ^ M4/M4/S1/U25/_4_/Y (INVx1_ASAP7_75t_R)
  36.81  261.73 ^ M4/M4/S1/U36/_2_/SN (FAx1_ASAP7_75t_R)
  13.47  275.20 v M4/M4/S1/U36/_4_/Y (INVx1_ASAP7_75t_R)
  28.96  304.15 v M4/M4/S2/U7/_2_/SN (HAxp5_ASAP7_75t_R)
  15.16  319.31 ^ M4/M4/S2/U7/_4_/Y (INVx1_ASAP7_75t_R)
  16.60  335.91 v M4/M4/S2/_53_/Y (NAND2xp33_ASAP7_75t_R)
  26.44  362.35 ^ M4/M4/S2/_57_/Y (O2A1O1Ixp33_ASAP7_75t_R)
  24.45  386.80 v M4/M4/S2/_60_/Y (OAI211xp5_ASAP7_75t_R)
  28.52  415.32 ^ M4/M4/S2/_62_/Y (NAND2xp33_ASAP7_75t_R)
  17.54  432.87 v M4/M4/S2/_81_/CON (HAxp5_ASAP7_75t_R)
  10.40  443.27 ^ M4/M4/S2/_82_/Y (INVx1_ASAP7_75t_R)
  17.10  460.37 v M4/M4/S2/_65_/Y (NOR2xp33_ASAP7_75t_R)
  27.73  488.10 v M4/M4/S2/_66_/Y (XNOR2xp5_ASAP7_75t_R)
  31.11  519.21 v M4/adder2/adder_module/uut6/_2_/SN (HAxp5_ASAP7_75t_R)
  16.95  536.16 ^ M4/adder2/adder_module/uut6/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  23.71  559.87 ^ M4/adder2/adder_module/uut21/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.76  578.62 ^ M4/adder2/adder_module/uut28/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  28.37  606.99 ^ M4/adder2/adder_module/uut31/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.68  632.67 ^ M4/adder2/adder_module/uut36/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  20.83  653.49 ^ M4/adder2/adder_module/uut43/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  26.14  679.63 ^ M4/adder2/adder_module/uut57/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  15.92  695.55 v adder2/adder_module/uut6/_2_/CON (HAxp5_ASAP7_75t_R)
  12.95  708.49 ^ adder2/adder_module/uut6/_2_/SN (HAxp5_ASAP7_75t_R)
  15.88  724.37 v adder2/adder_module/uut6/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.87  747.24 v adder2/adder_module/uut22/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  19.35  766.59 v adder2/adder_module/uut29/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  31.09  797.68 v adder2/adder_module/uut32/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  31.37  829.05 v adder2/adder_module/uut35/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.38  856.43 v adder2/adder_module/uut38/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.94  880.37 v adder2/adder_module/uut46/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  29.76  910.13 ^ adder2/adder_module/uut63/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00  910.13 ^ P[28] (out)
         910.13   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -910.13   data arrival time
---------------------------------------------------------
        9089.87   slack (MET)


