==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2013.3
Copyright (C) 2013 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@W [HLS-40] Cannot find test bench file '../../src/tb.c'
@W [HLS-40] Cannot find test bench file '../../tb.c'
@I [SIM-1] CSim done with 0 errors.
@I [HLS-10] Importing test bench file 'srcs/tb.c' ... 
@I [HLS-10] Analyzing design file 'srcs/option.c' ... 
@I [HLS-10] 'option.h' is skipped compilation; only files with extensions '.c|.C|.cc|.cpp|.c++|.cp|.cxx' are compiled.
@I [HLS-10] Analyzing design file 'srcs/underlying.c' ... 
@I [HLS-10] 'underlying.h' is skipped compilation; only files with extensions '.c|.C|.cc|.cpp|.c++|.cp|.cxx' are compiled.
@I [HLS-10] Analyzing design file 'srcs/vivado_core.c' ... 
@I [HLS-10] 'vivado_core.h' is skipped compilation; only files with extensions '.c|.C|.cc|.cpp|.c++|.cp|.cxx' are compiled.
@I [HLS-10] Importing test bench file 'src/tb.c' ... 
@W [HLS-40] Cannot find test bench file 'src/tb.c'
@W [HLS-40] Cannot find source file src/option.c; skipping it.
@W [HLS-40] Cannot find source file src/option.h; skipping it.
@W [HLS-40] Cannot find source file src/underlying.c; skipping it.
@W [HLS-40] Cannot find source file src/underlying.h; skipping it.
@W [HLS-40] Cannot find source file src/vivado_core.c; skipping it.
@W [HLS-40] Cannot find source file src/vivado_core.h; skipping it.
@W [HLS-40] Cannot find source file option.c; skipping it.
@W [HLS-40] Cannot find source file option.h; skipping it.
@W [HLS-40] Cannot find source file underlying.c; skipping it.
@W [HLS-40] Cannot find source file underlying.h; skipping it.
@W [HLS-40] Cannot find source file vivado_core.c; skipping it.
@W [HLS-40] Cannot find source file vivado_core.h; skipping it.
@I [HLS-10] Importing test bench file 'tb.c' ... 
@W [HLS-40] Cannot find test bench file 'tb.c'
@W [HLS-40] Cannot find source file /src/vivado_core.h; skipping it.
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Checking synthesizability ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-602] Inlining function 'underlying_underlying_path' into 'vivado_activity_thread' (srcs/vivado_core.c:55) automatically.
@I [XFORM-602] Inlining function 'option_derivative_payoff' into 'vivado_activity_thread' (srcs/vivado_core.c:61) automatically.
@I [XFORM-401] Performing if-conversion on hyperblock from (srcs/option.c:25:37) to (srcs/vivado_core.c:43:17) in function 'vivado_activity_thread'... converting 4 basic blocks.
@I [HLS-111] Elapsed time: 1.04 seconds; current memory usage: 49 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'vivado_activity_thread' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'vivado_activity_thread' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 49.5 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'vivado_activity_thread' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 49.8 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'vivado_activity_thread' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'vivado_activity_thread/thread_arg_thread_paths' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'vivado_activity_thread/thread_arg_path_points' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'vivado_activity_thread/thread_arg_thread_result' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'vivado_activity_thread/thread_arg_thread_result_sqrd' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'vivado_activity_thread/thread_arg_u_a_0_rfir' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'vivado_activity_thread/thread_arg_u_a_0_current_price' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'vivado_activity_thread/thread_arg_o_a_0_strike_price' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'vivado_activity_thread/thread_arg_o_a_0_time_period' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'vivado_activity_thread/thread_arg_o_a_0_call' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'vivado_activity_thread' to 'ap_ctrl_hs'.
@W [RTGEN-101] Port 'vivado_activity_thread/thread_arg_thread_paths' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@I [RTGEN-100] Generating core module 'vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'vivado_activity_thread_fcmp_32ns_32ns_1_3': 1 instance(s).
@I [RTGEN-100] Generating core module 'vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'vivado_activity_thread'.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 50.1 MB.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'vivado_activity_thread'.
@I [WVHDL-304] Generating RTL VHDL for 'vivado_activity_thread'.
@I [WVLOG-307] Generating RTL Verilog for 'vivado_activity_thread'.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [IMPL-8] Starting RTL evaluation using Vivado ...
@I [HLS-112] Total elapsed time: 307.536 seconds; peak memory usage: 50.1 MB.
@I [LIC-101] Checked in feature [VIVADO_HLS]
