// Seed: 1226459427
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    input logic id_3,
    input id_4,
    output logic id_5
);
  logic id_6 = 1;
  assign {1 == id_4} = id_2;
  logic id_7 = id_4;
  logic id_8 = 1'd0;
  type_17(
      "", 1
  );
  logic id_9, id_10;
  assign id_9  = 1;
  assign id_7  = 1;
  defparam id_11.id_12 = 1;
  assign id_10 = 1;
endmodule
`define pp_6 0
