INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 14:04:16 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.217ns  (required time - arrival time)
  Source:                 buffer32/dataReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            buffer30/dataReg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.700ns  (clk rise@6.700ns - clk rise@0.000ns)
  Data Path Delay:        6.662ns  (logic 1.892ns (28.401%)  route 4.770ns (71.599%))
  Logic Levels:           22  (CARRY4=8 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.183 - 6.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1755, unset)         0.508     0.508    buffer32/clk
    SLICE_X19Y74         FDRE                                         r  buffer32/dataReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y74         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  buffer32/dataReg_reg[3]/Q
                         net (fo=10, routed)          0.417     1.123    buffer91/fifo/Memory_reg[3][0]_i_13_0[3]
    SLICE_X17Y73         LUT5 (Prop_lut5_I2_O)        0.119     1.242 r  buffer91/fifo/Memory[1][4]_i_3/O
                         net (fo=1, routed)           0.351     1.593    addi16/lhs[2]
    SLICE_X18Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     1.789 r  addi16/Memory_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.789    addi16/Memory_reg[1][4]_i_1_n_0
    SLICE_X18Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.839 r  addi16/Memory_reg[1][6]_i_2/CO[3]
                         net (fo=1, routed)           0.007     1.846    addi16/Memory_reg[1][6]_i_2_n_0
    SLICE_X18Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.896 r  addi16/Memory_reg[3][0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.896    addi16/Memory_reg[3][0]_i_38_n_0
    SLICE_X18Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.946 r  addi16/Memory_reg[3][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.946    addi16/Memory_reg[3][0]_i_34_n_0
    SLICE_X18Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.996 r  addi16/Memory_reg[3][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.996    addi16/Memory_reg[3][0]_i_30_n_0
    SLICE_X18Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.046 r  addi16/Memory_reg[3][0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.046    addi16/Memory_reg[3][0]_i_19_n_0
    SLICE_X18Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     2.198 r  addi16/Memory_reg[3][0]_i_15/O[1]
                         net (fo=3, routed)           0.437     2.635    cmpi2/Memory_reg[3][0]_i_2_0[25]
    SLICE_X14Y77         LUT6 (Prop_lut6_I3_O)        0.121     2.756 r  cmpi2/Memory[3][0]_i_7/O
                         net (fo=1, routed)           0.000     2.756    cmpi2/Memory[3][0]_i_7_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.261     3.017 r  cmpi2/Memory_reg[3][0]_i_2/CO[2]
                         net (fo=8, routed)           0.278     3.295    buffer99/fifo/result[0]
    SLICE_X15Y79         LUT5 (Prop_lut5_I0_O)        0.122     3.417 r  buffer99/fifo/Head[1]_i_6/O
                         net (fo=4, routed)           0.320     3.737    buffer91/fifo/buffer99_outs
    SLICE_X16Y79         LUT6 (Prop_lut6_I3_O)        0.043     3.780 f  buffer91/fifo/Head[1]_i_2__2/O
                         net (fo=14, routed)          0.177     3.956    buffer91/fifo/buffer96_outs_ready
    SLICE_X14Y79         LUT6 (Prop_lut6_I3_O)        0.043     3.999 r  buffer91/fifo/transmitValue_i_3__25/O
                         net (fo=3, routed)           0.294     4.293    buffer62/fifo/anyBlockStop
    SLICE_X18Y82         LUT6 (Prop_lut6_I1_O)        0.043     4.336 r  buffer62/fifo/i___2_i_5/O
                         net (fo=3, routed)           0.316     4.653    fork27/control/generateBlocks[0].regblock/blockStopArray[2]
    SLICE_X19Y82         LUT6 (Prop_lut6_I2_O)        0.043     4.696 r  fork27/control/generateBlocks[0].regblock/i___2_i_2/O
                         net (fo=7, routed)           0.245     4.941    buffer49/control/anyBlockStop
    SLICE_X19Y80         LUT6 (Prop_lut6_I5_O)        0.043     4.984 f  buffer49/control/join_inputs//i___2/O
                         net (fo=1, routed)           0.137     5.121    buffer49/control/shli3_result_ready
    SLICE_X19Y80         LUT6 (Prop_lut6_I1_O)        0.043     5.164 f  buffer49/control/transmitValue_i_3__24/O
                         net (fo=3, routed)           0.286     5.449    fork17/control/generateBlocks[2].regblock/addi10_result_ready
    SLICE_X22Y80         LUT6 (Prop_lut6_I3_O)        0.043     5.492 r  fork17/control/generateBlocks[2].regblock/outputValid_i_5/O
                         net (fo=1, routed)           0.365     5.858    fork17/control/generateBlocks[1].regblock/transmitValue_reg_0[1]
    SLICE_X25Y78         LUT5 (Prop_lut5_I3_O)        0.043     5.901 f  fork17/control/generateBlocks[1].regblock/outputValid_i_3__2/O
                         net (fo=8, routed)           0.098     5.999    buffer39/control/outs_reg[31]
    SLICE_X25Y78         LUT6 (Prop_lut6_I5_O)        0.043     6.042 r  buffer39/control/transmitValue_i_2__21/O
                         net (fo=2, routed)           0.360     6.401    fork15/control/generateBlocks[8].regblock/transmitValue_reg_2
    SLICE_X21Y79         LUT5 (Prop_lut5_I2_O)        0.043     6.444 f  fork15/control/generateBlocks[8].regblock/fullReg_i_3__21/O
                         net (fo=24, routed)          0.344     6.788    fork12/control/generateBlocks[0].regblock/transmitValue_reg_1
    SLICE_X22Y79         LUT6 (Prop_lut6_I3_O)        0.043     6.831 r  fork12/control/generateBlocks[0].regblock/dataReg[31]_i_1__1/O
                         net (fo=32, routed)          0.338     7.170    buffer30/E[0]
    SLICE_X24Y79         FDRE                                         r  buffer30/dataReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.700     6.700 r  
                                                      0.000     6.700 r  clk (IN)
                         net (fo=1755, unset)         0.483     7.183    buffer30/clk
    SLICE_X24Y79         FDRE                                         r  buffer30/dataReg_reg[2]/C
                         clock pessimism              0.000     7.183    
                         clock uncertainty           -0.035     7.147    
    SLICE_X24Y79         FDRE (Setup_fdre_C_CE)      -0.194     6.953    buffer30/dataReg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.953    
                         arrival time                          -7.170    
  -------------------------------------------------------------------
                         slack                                 -0.217    




