<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ECHO V3: Firmware/Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_icache.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ECHO V3<span id="projectnumber">&#160;1.00.00</span>
   </div>
   <div id="projectbrief">ECHO Firmware</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('stm32h5xx__hal__icache_8c_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">stm32h5xx_hal_icache.c</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32h5xx__hal__icache_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">#include &quot;<a class="code" href="stm32h5xx__hal_8h.html">stm32h5xx_hal.h</a>&quot;</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">#if defined(ICACHE) &amp;&amp; defined (HAL_ICACHE_MODULE_ENABLED)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">/* Private typedef -----------------------------------------------------------*/</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">#define ICACHE_INVALIDATE_TIMEOUT_VALUE        1U   </span><span class="comment">/* 1ms */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">#define ICACHE_DISABLE_TIMEOUT_VALUE           1U   </span><span class="comment">/* 1ms */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span> </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span> </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">#define IS_ICACHE_ASSOCIATIVITY_MODE(__MODE__) (((__MODE__) == ICACHE_1WAY) || \</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">                                                ((__MODE__) == ICACHE_2WAYS))</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">#define IS_ICACHE_MONITOR_TYPE(__TYPE__)    (((__TYPE__) == ICACHE_MONITOR_HIT_MISS) || \</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">                                             ((__TYPE__) == ICACHE_MONITOR_HIT)      || \</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">                                             ((__TYPE__) == ICACHE_MONITOR_MISS))</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">#if defined(ICACHE_CRRx_REN)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#define IS_ICACHE_REGION_NUMBER(__NUMBER__) ((__NUMBER__) &lt; 4U)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span> </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">#define IS_ICACHE_REGION_SIZE(__SIZE__)     (((__SIZE__) == ICACHE_REGIONSIZE_2MB)   || \</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">                                             ((__SIZE__) == ICACHE_REGIONSIZE_4MB)   || \</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">                                             ((__SIZE__) == ICACHE_REGIONSIZE_8MB)   || \</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">                                             ((__SIZE__) == ICACHE_REGIONSIZE_16MB)  || \</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">                                             ((__SIZE__) == ICACHE_REGIONSIZE_32MB)  || \</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">                                             ((__SIZE__) == ICACHE_REGIONSIZE_64MB)  || \</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">                                             ((__SIZE__) == ICACHE_REGIONSIZE_128MB))</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span> </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">#define IS_ICACHE_REGION_TRAFFIC_ROUTE(__TRAFFICROUTE__)  (((__TRAFFICROUTE__) == ICACHE_MASTER1_PORT) || \</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">                                                           ((__TRAFFICROUTE__) == ICACHE_MASTER2_PORT))</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">#define IS_ICACHE_REGION_OUTPUT_BURST_TYPE(__OUTPUTBURSTTYPE_) (((__OUTPUTBURSTTYPE_) == ICACHE_OUTPUT_BURST_WRAP) || \</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">                                                                ((__OUTPUTBURSTTYPE_) == ICACHE_OUTPUT_BURST_INCR))</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span> </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">#endif </span><span class="comment">/*  ICACHE_CRRx_REN */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">/* Private function prototypes -----------------------------------------------*/</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>{</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>  <a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> status = <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span> </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span> </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>  <span class="comment">/* Check cache is not enabled */</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab45282a94f6e7225c1d5c8965f035531">ICACHE_CR_EN</a>) != 0U)</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>  {</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>    status = <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>  }</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>  {</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeac79a2a054a52370b94669fbd8490d9">ICACHE_CR_WAYSEL</a>, AssociativityMode);</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>  }</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>  <span class="keywordflow">return</span> status;</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>}</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_ICACHE_DeInit(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>{</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>  <span class="comment">/* Reset interrupt enable value */</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;IER, 0U);</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>  <span class="comment">/* Clear any pending flags */</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;FCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad68c5c4fffe2f9c5d71e45720ca39b15">ICACHE_FCR_CBSYENDF</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5a4d50197e928d8eaac9aa0c8aa3e13b">ICACHE_FCR_CERRF</a>);</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span> </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>  <span class="comment">/* Disable cache then set default associative mode value */</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab45282a94f6e7225c1d5c8965f035531">ICACHE_CR_EN</a>);</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeac79a2a054a52370b94669fbd8490d9">ICACHE_CR_WAYSEL</a>);</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span> </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>  <span class="comment">/* Stop monitor and reset monitor values */</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CR, ICACHE_MONITOR_HIT_MISS);</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CR, (ICACHE_MONITOR_HIT_MISS &lt;&lt; 2U));</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CR, (ICACHE_MONITOR_HIT_MISS &lt;&lt; 2U));</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span> </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="preprocessor">#if defined(ICACHE_CRRx_REN)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>  <span class="comment">/* Reset regions configuration values */</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CRR0, ICACHE_REGIONSIZE_2MB &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga76e3fa1b80f6128db21beeb6417cbbb9">ICACHE_CRRx_RSIZE_Pos</a>);</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CRR1, ICACHE_REGIONSIZE_2MB &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga76e3fa1b80f6128db21beeb6417cbbb9">ICACHE_CRRx_RSIZE_Pos</a>);</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CRR2, ICACHE_REGIONSIZE_2MB &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga76e3fa1b80f6128db21beeb6417cbbb9">ICACHE_CRRx_RSIZE_Pos</a>);</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CRR3, ICACHE_REGIONSIZE_2MB &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga76e3fa1b80f6128db21beeb6417cbbb9">ICACHE_CRRx_RSIZE_Pos</a>);</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="preprocessor">#endif </span><span class="comment">/*  ICACHE_CRRx_REN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span> </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>}</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_ICACHE_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>{</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab45282a94f6e7225c1d5c8965f035531">ICACHE_CR_EN</a>);</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span> </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>}</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_ICACHE_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>{</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>  <a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> status = <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>  uint32_t tickstart;</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span> </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>  <span class="comment">/* Make sure BSYENDF is reset before to disable the instruction cache */</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>  <span class="comment">/* as it automatically starts a cache invalidation procedure */</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;FCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad68c5c4fffe2f9c5d71e45720ca39b15">ICACHE_FCR_CBSYENDF</a>);</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span> </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab45282a94f6e7225c1d5c8965f035531">ICACHE_CR_EN</a>);</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span> </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>  <span class="comment">/* Get tick */</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>  tickstart = <a class="code hl_function" href="group___h_a_l___exported___functions___group2.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>  <span class="comment">/* Wait for instruction cache being disabled */</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>  <span class="keywordflow">while</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab45282a94f6e7225c1d5c8965f035531">ICACHE_CR_EN</a>) != 0U)</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>  {</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>    <span class="keywordflow">if</span> ((<a class="code hl_function" href="group___h_a_l___exported___functions___group2.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart) &gt; ICACHE_DISABLE_TIMEOUT_VALUE)</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>    {</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>      <span class="comment">/* New check to avoid false timeout detection in case of preemption */</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>      <span class="keywordflow">if</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab45282a94f6e7225c1d5c8965f035531">ICACHE_CR_EN</a>) != 0U)</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>      {</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>        status = <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>      }</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>    }</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>  }</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span> </div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>  <span class="keywordflow">return</span> status;</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>}</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>uint32_t HAL_ICACHE_IsEnabled(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>{</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab45282a94f6e7225c1d5c8965f035531">ICACHE_CR_EN</a>) != 0U) ? 1UL : 0UL);</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>}</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_ICACHE_Invalidate(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>{</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>  <a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> status;</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span> </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>  <span class="comment">/* Check if no ongoing operation */</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;SR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7de649912e83d5ba30f0c3ccf44796a3">ICACHE_SR_BUSYF</a>) == 0U)</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>  {</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>    <span class="comment">/* Launch cache invalidation */</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>    <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga88d2292c6e7db36a285326e5211367ab">ICACHE_CR_CACHEINV</a>);</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>  }</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>  status = HAL_ICACHE_WaitForInvalidateComplete();</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span> </div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>  <span class="keywordflow">return</span> status;</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>}</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_ICACHE_Invalidate_IT(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>{</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>  <a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> status = <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span> </div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>  <span class="comment">/* Check no ongoing operation */</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;SR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7de649912e83d5ba30f0c3ccf44796a3">ICACHE_SR_BUSYF</a>) != 0U)</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>  {</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>    status = <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>  }</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>  {</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>    <span class="comment">/* Make sure BSYENDF is reset before to start cache invalidation */</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>    <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;FCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad68c5c4fffe2f9c5d71e45720ca39b15">ICACHE_FCR_CBSYENDF</a>);</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span> </div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>    <span class="comment">/* Enable end of cache invalidation interrupt */</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>    <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;IER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga32c24210562893f6b4c941e34cf2ca05">ICACHE_IER_BSYENDIE</a>);</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span> </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>    <span class="comment">/* Launch cache invalidation */</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>    <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga88d2292c6e7db36a285326e5211367ab">ICACHE_CR_CACHEINV</a>);</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>  }</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span> </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>  <span class="keywordflow">return</span> status;</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>}</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_ICACHE_WaitForInvalidateComplete(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>{</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>  <a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> status = <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>  uint32_t tickstart;</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span> </div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>  <span class="comment">/* Check if ongoing invalidation operation */</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;SR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7de649912e83d5ba30f0c3ccf44796a3">ICACHE_SR_BUSYF</a>) != 0U)</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>  {</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>    <span class="comment">/* Get tick */</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>    tickstart = <a class="code hl_function" href="group___h_a_l___exported___functions___group2.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span> </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>    <span class="comment">/* Wait for end of cache invalidation */</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>    <span class="keywordflow">while</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;SR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3ee3b4e8528785b1c13e7b6cff28188b">ICACHE_SR_BSYENDF</a>) == 0U)</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>    {</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>      <span class="keywordflow">if</span> ((<a class="code hl_function" href="group___h_a_l___exported___functions___group2.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart) &gt; ICACHE_INVALIDATE_TIMEOUT_VALUE)</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>      {</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>        <span class="comment">/* New check to avoid false timeout detection in case of preemption */</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>        <span class="keywordflow">if</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;SR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3ee3b4e8528785b1c13e7b6cff28188b">ICACHE_SR_BSYENDF</a>) == 0U)</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>        {</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>          status = <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>        }</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>      }</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>    }</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>  }</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span> </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>  <span class="comment">/* Clear BSYENDF */</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;FCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad68c5c4fffe2f9c5d71e45720ca39b15">ICACHE_FCR_CBSYENDF</a>);</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span> </div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>  <span class="keywordflow">return</span> status;</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>}</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span> </div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_ICACHE_Monitor_Start(uint32_t MonitorType)</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>{</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_ICACHE_MONITOR_TYPE(MonitorType));</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span> </div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CR, MonitorType);</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span> </div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>}</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_ICACHE_Monitor_Stop(uint32_t MonitorType)</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>{</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_ICACHE_MONITOR_TYPE(MonitorType));</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span> </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CR, MonitorType);</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span> </div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>}</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_ICACHE_Monitor_Reset(uint32_t MonitorType)</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>{</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_ICACHE_MONITOR_TYPE(MonitorType));</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span> </div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>  <span class="comment">/* Force/Release reset */</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CR, (MonitorType &lt;&lt; 2U));</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CR, (MonitorType &lt;&lt; 2U));</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span> </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>}</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>uint32_t HAL_ICACHE_Monitor_GetHitValue(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>{</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;HMONR);</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>}</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>uint32_t HAL_ICACHE_Monitor_GetMissValue(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>{</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;MMONR);</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>}</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="keywordtype">void</span> HAL_ICACHE_IRQHandler(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>{</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>  <span class="comment">/* Get current interrupt flags and interrupt sources value */</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>  uint32_t itflags   = <a class="code hl_define" href="group___exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;SR);</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>  uint32_t itsources = <a class="code hl_define" href="group___exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;IER);</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span> </div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>  <span class="comment">/* Check Instruction cache Error interrupt flag */</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>  <span class="keywordflow">if</span> (((itflags &amp; itsources) &amp; ICACHE_FLAG_ERROR) != 0U)</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>  {</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>    <span class="comment">/* Disable error interrupt */</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>    <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;IER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaccea1667d9a59bc9d15f0da4a7634b56">ICACHE_IER_ERRIE</a>);</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span> </div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>    <span class="comment">/* Clear ERR pending flag */</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>    <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;FCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5a4d50197e928d8eaac9aa0c8aa3e13b">ICACHE_FCR_CERRF</a>);</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span> </div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>    <span class="comment">/* Instruction cache error interrupt user callback */</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>    HAL_ICACHE_ErrorCallback();</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>  }</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span> </div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>  <span class="comment">/* Check Instruction cache BusyEnd interrupt flag */</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>  <span class="keywordflow">if</span> (((itflags &amp; itsources) &amp; ICACHE_FLAG_BUSYEND) != 0U)</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>  {</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>    <span class="comment">/* Disable end of cache invalidation interrupt */</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>    <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;IER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga32c24210562893f6b4c941e34cf2ca05">ICACHE_IER_BSYENDIE</a>);</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span> </div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>    <span class="comment">/* Clear BSYENDF pending flag */</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>    <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;FCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad68c5c4fffe2f9c5d71e45720ca39b15">ICACHE_FCR_CBSYENDF</a>);</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span> </div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>    <span class="comment">/* Instruction cache busyend interrupt user callback */</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>    HAL_ICACHE_InvalidateCompleteCallback();</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>  }</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>}</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>__weak <span class="keywordtype">void</span> HAL_ICACHE_InvalidateCompleteCallback(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>{</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>  <span class="comment">/* NOTE : This function should not be modified, when the callback is needed,</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment">            the HAL_ICACHE_InvalidateCompleteCallback() should be implemented in the user file</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment">   */</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>}</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>__weak <span class="keywordtype">void</span> HAL_ICACHE_ErrorCallback(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>{</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>  <span class="comment">/* NOTE : This function should not be modified, when the callback is needed,</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment">            the HAL_ICACHE_ErrorCallback() should be implemented in the user file</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment">   */</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>}</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span> </div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="preprocessor">#if defined(ICACHE_CRRx_REN)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  HAL_ICACHE_EnableRemapRegion(uint32_t Region, <span class="keyword">const</span> ICACHE_RegionConfigTypeDef *<span class="keyword">const</span> pRegionConfig)</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>{</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>  <a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> status = <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *p_reg;</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>  uint32_t value;</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span> </div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_ICACHE_REGION_NUMBER(Region));</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_ICACHE_REGION_SIZE(pRegionConfig-&gt;Size));</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_ICACHE_REGION_TRAFFIC_ROUTE(pRegionConfig-&gt;TrafficRoute));</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_ICACHE_REGION_OUTPUT_BURST_TYPE(pRegionConfig-&gt;OutputBurstType));</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span> </div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>  <span class="comment">/* Check cache is not enabled */</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab45282a94f6e7225c1d5c8965f035531">ICACHE_CR_EN</a>) != 0U)</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>  {</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>    status = <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>  }</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>  {</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>    <span class="comment">/* Get region control register address */</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>    p_reg = &amp;(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CRR0) + (1U * Region);</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span> </div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>    <span class="comment">/* Check region is not already enabled */</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>    <span class="keywordflow">if</span> ((*p_reg &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa899186eef16c30d31579dc813a7638">ICACHE_CRRx_REN</a>) != 0U)</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>    {</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>      status = <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>    }</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>    {</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>      <span class="comment">/* Region 2MB:   BaseAddress size 8 bits, RemapAddress size 11 bits */</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>      <span class="comment">/* Region 4MB:   BaseAddress size 7 bits, RemapAddress size 10 bits */</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>      <span class="comment">/* Region 8MB:   BaseAddress size 6 bits, RemapAddress size 9 bits  */</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>      <span class="comment">/* Region 16MB:  BaseAddress size 5 bits, RemapAddress size 8 bits  */</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>      <span class="comment">/* Region 32MB:  BaseAddress size 4 bits, RemapAddress size 7 bits  */</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>      <span class="comment">/* Region 64MB:  BaseAddress size 3 bits, RemapAddress size 6 bits  */</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>      <span class="comment">/* Region 128MB: BaseAddress size 2 bits, RemapAddress size 5 bits  */</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>      value  = ((pRegionConfig-&gt;BaseAddress &amp; 0x1FFFFFFFU) &gt;&gt; 21U) &amp; \</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>               (0xFFU &amp; ~(pRegionConfig-&gt;Size - 1U));</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>      value |= ((pRegionConfig-&gt;RemapAddress &gt;&gt; 5U) &amp; \</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>                ((uint32_t)(0x7FFU &amp; ~(pRegionConfig-&gt;Size - 1U)) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaba860d15124136c57cde3706b385fd79">ICACHE_CRRx_REMAPADDR_Pos</a>));</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>      value |= (pRegionConfig-&gt;Size &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga76e3fa1b80f6128db21beeb6417cbbb9">ICACHE_CRRx_RSIZE_Pos</a>) | pRegionConfig-&gt;TrafficRoute | \</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>               pRegionConfig-&gt;OutputBurstType;</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>      *p_reg = (value | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa899186eef16c30d31579dc813a7638">ICACHE_CRRx_REN</a>);</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>    }</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>  }</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span> </div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>  <span class="keywordflow">return</span> status;</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>}</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  HAL_ICACHE_DisableRemapRegion(uint32_t Region)</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>{</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>  <a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> status = <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *p_reg;</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span> </div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_ICACHE_REGION_NUMBER(Region));</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span> </div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>  <span class="comment">/* Check cache is not enabled */</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab45282a94f6e7225c1d5c8965f035531">ICACHE_CR_EN</a>) != 0U)</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>  {</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>    status = <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>  }</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>  {</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>    <span class="comment">/* Get region control register address */</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>    p_reg = &amp;(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CRR0) + (1U * Region);</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span> </div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>    *p_reg &amp;= <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa899186eef16c30d31579dc813a7638">~ICACHE_CRRx_REN</a>;</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>  }</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span> </div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>  <span class="keywordflow">return</span> status;</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>}</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span> </div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="preprocessor">#endif </span><span class="comment">/*  ICACHE_CRRx_REN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span> </div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="preprocessor">#endif </span><span class="comment">/* ICACHE &amp;&amp; HAL_ICACHE_MODULE_ENABLED */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span></div>
<div class="ttc" id="acore__armv81mml_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition</b> <a href="core__armv81mml_8h_source.html#l00290">core_armv81mml.h:290</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00155">stm32h5xx.h:155</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00153">stm32h5xx.h:153</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga32f78bffcaf6d13023dcd7f05e0c4d57"><div class="ttname"><a href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a></div><div class="ttdeci">#define WRITE_REG(REG, VAL)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00161">stm32h5xx.h:161</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00165">stm32h5xx.h:165</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00157">stm32h5xx.h:157</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_gae7f188a4d26c9e713a48414783421071"><div class="ttname"><a href="group___exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a></div><div class="ttdeci">#define READ_REG(REG)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00163">stm32h5xx.h:163</a></div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_gaf2c4f03d53e997a54e1fd5e80daa55c4"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a></div><div class="ttdeci">uint32_t HAL_GetTick(void)</div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga0ce1e398fd5e133e9426677a147f9c5f"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a></div><div class="ttdeci">#define ICACHE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03188">stm32h563xx.h:3188</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga32c24210562893f6b4c941e34cf2ca05"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga32c24210562893f6b4c941e34cf2ca05">ICACHE_IER_BSYENDIE</a></div><div class="ttdeci">#define ICACHE_IER_BSYENDIE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11674">stm32h563xx.h:11674</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga3ee3b4e8528785b1c13e7b6cff28188b"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3ee3b4e8528785b1c13e7b6cff28188b">ICACHE_SR_BSYENDF</a></div><div class="ttdeci">#define ICACHE_SR_BSYENDF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11666">stm32h563xx.h:11666</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga5a4d50197e928d8eaac9aa0c8aa3e13b"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5a4d50197e928d8eaac9aa0c8aa3e13b">ICACHE_FCR_CERRF</a></div><div class="ttdeci">#define ICACHE_FCR_CERRF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11685">stm32h563xx.h:11685</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga76e3fa1b80f6128db21beeb6417cbbb9"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga76e3fa1b80f6128db21beeb6417cbbb9">ICACHE_CRRx_RSIZE_Pos</a></div><div class="ttdeci">#define ICACHE_CRRx_RSIZE_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11701">stm32h563xx.h:11701</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga7de649912e83d5ba30f0c3ccf44796a3"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7de649912e83d5ba30f0c3ccf44796a3">ICACHE_SR_BUSYF</a></div><div class="ttdeci">#define ICACHE_SR_BUSYF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11663">stm32h563xx.h:11663</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga88d2292c6e7db36a285326e5211367ab"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga88d2292c6e7db36a285326e5211367ab">ICACHE_CR_CACHEINV</a></div><div class="ttdeci">#define ICACHE_CR_CACHEINV</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11643">stm32h563xx.h:11643</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaaa899186eef16c30d31579dc813a7638"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa899186eef16c30d31579dc813a7638">ICACHE_CRRx_REN</a></div><div class="ttdeci">#define ICACHE_CRRx_REN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11709">stm32h563xx.h:11709</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gab45282a94f6e7225c1d5c8965f035531"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gab45282a94f6e7225c1d5c8965f035531">ICACHE_CR_EN</a></div><div class="ttdeci">#define ICACHE_CR_EN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11640">stm32h563xx.h:11640</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaba860d15124136c57cde3706b385fd79"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaba860d15124136c57cde3706b385fd79">ICACHE_CRRx_REMAPADDR_Pos</a></div><div class="ttdeci">#define ICACHE_CRRx_REMAPADDR_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11710">stm32h563xx.h:11710</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaccea1667d9a59bc9d15f0da4a7634b56"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaccea1667d9a59bc9d15f0da4a7634b56">ICACHE_IER_ERRIE</a></div><div class="ttdeci">#define ICACHE_IER_ERRIE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11677">stm32h563xx.h:11677</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gad68c5c4fffe2f9c5d71e45720ca39b15"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gad68c5c4fffe2f9c5d71e45720ca39b15">ICACHE_FCR_CBSYENDF</a></div><div class="ttdeci">#define ICACHE_FCR_CBSYENDF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11682">stm32h563xx.h:11682</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaeac79a2a054a52370b94669fbd8490d9"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeac79a2a054a52370b94669fbd8490d9">ICACHE_CR_WAYSEL</a></div><div class="ttdeci">#define ICACHE_CR_WAYSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11646">stm32h563xx.h:11646</a></div></div>
<div class="ttc" id="astm32h5xx__hal_8h_html"><div class="ttname"><a href="stm32h5xx__hal_8h.html">stm32h5xx_hal.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the HAL module driver.</div></div>
<div class="ttc" id="astm32h5xx__hal__conf_8h_html_a631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdoc">Include module&#39;s header file.</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx__hal__conf_8h_source.html#l00493">stm32h5xx_hal_conf.h:493</a></div></div>
<div class="ttc" id="astm32h5xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition.</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx__hal__def_8h_source.html#l00043">stm32h5xx_hal_def.h:44</a></div></div>
<div class="ttc" id="astm32h5xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5"><div class="ttname"><a href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a></div><div class="ttdeci">@ HAL_TIMEOUT</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx__hal__def_8h_source.html#l00048">stm32h5xx_hal_def.h:48</a></div></div>
<div class="ttc" id="astm32h5xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4"><div class="ttname"><a href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a></div><div class="ttdeci">@ HAL_ERROR</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx__hal__def_8h_source.html#l00046">stm32h5xx_hal_def.h:46</a></div></div>
<div class="ttc" id="astm32h5xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632"><div class="ttname"><a href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a></div><div class="ttdeci">@ HAL_OK</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx__hal__def_8h_source.html#l00045">stm32h5xx_hal_def.h:45</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_74b6a3b63f61c160c0f14b7a283a4c9b.html">Firmware</a></li><li class="navelem"><a class="el" href="dir_f86e3d2d729eeb8991b01a437a807aa5.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_0ffb97dd1c0741626f6b666905986dda.html">STM32H5xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_06f666ee06dcaf5c61cd73099dbbad52.html">Src</a></li><li class="navelem"><a class="el" href="stm32h5xx__hal__icache_8c.html">stm32h5xx_hal_icache.c</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
