<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030001152A1-20030102-D00000.TIF SYSTEM "US20030001152A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030001152A1-20030102-D00001.TIF SYSTEM "US20030001152A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030001152A1-20030102-D00002.TIF SYSTEM "US20030001152A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030001152A1-20030102-D00003.TIF SYSTEM "US20030001152A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030001152A1-20030102-D00004.TIF SYSTEM "US20030001152A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030001152A1-20030102-D00005.TIF SYSTEM "US20030001152A1-20030102-D00005.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030001152</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>09907845</doc-number>
</application-number>
<application-number-series-code>09</application-number-series-code>
<filing-date>20010717</filing-date>
</domestic-filing-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H01L029/06</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>257</class>
<subclass>010000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>FIELD EMISSION DISPLAY HAVING REDUCED OPTICAL SENSITIVITY AND METHOD</title-of-invention>
</technical-information>
<continuity-data>
<division-of>
<parent-child>
<child>
<document-id>
<doc-number>09907845</doc-number>
<kind-code>A1</kind-code>
<document-date>20010717</document-date>
</document-id>
</child>
<parent>
<document-id>
<doc-number>09126695</doc-number>
<document-date>19980730</document-date>
<country-code>US</country-code>
</document-id>
</parent>
<parent-status>GRANTED</parent-status>
<parent-patent>
<document-id>
<doc-number>6436788</doc-number>
<country-code>US</country-code>
</document-id>
</parent-patent>
</parent-child>
</division-of>
</continuity-data>
<inventors>
<first-named-inventor>
<name>
<given-name>John</given-name>
<middle-name>K.</middle-name>
<family-name>Lee</family-name>
</name>
<residence>
<residence-us>
<city>Meridian</city>
<state>ID</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Behnam</given-name>
<family-name>Moradi</family-name>
</name>
<residence>
<residence-us>
<city>Boise</city>
<state>ID</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<correspondence-address>
<name-1>DORSEY &amp; WHITNEY LLP</name-1>
<name-2>INTELLECTUAL PROPERTY DEPARTMENT</name-2>
<address>
<address-1>SUITE 3400</address-1>
<address-2>1420 FIFTH AVENUE</address-2>
<city>SEATTLE</city>
<state>WA</state>
<postalcode>98101</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">An emitter substructure and methods for manufacturing the substructure are described. A substrate has a p-region formed at a surface of the substrate. A n-tank is formed such that the p-region surrounds a periphery of the n-tank. An emitter is formed on and electrically coupled to the n-tank. A dielectric layer is formed on the substrate that includes an opening surrounding the emitter. An extraction grid is formed on the dielectric layer. The extraction grid includes an opening surrounding and in close proximity to a tip of the emitter. An insulating region is formed at a lower boundary of the n-tank. The insulating region electrically isolates the emitter and the n-tank along at least a portion of the lower boundary beneath the opening. The insulating region thus functions to displace a depletion region associated with a boundary between the p-region and the n-tank from an area that can be illuminated by photons traveling through the extraction grid or openings in the extraction grid. This reduces distortion in field emission displays. </paragraph>
</subdoc-abstract>
<subdoc-description>
<federal-research-statement>
<heading lvl="1">GOVERNMENT RIGHTS </heading>
<paragraph-federal-research-statement id="P-0001"><number>&lsqb;0001&rsqb;</number> This invention was made with government support under Contract No. DABT63-93-C-0025 awarded by Advanced Research Projects Agency (ARPA). The government has certain rights in this invention.</paragraph-federal-research-statement>
</federal-research-statement>
<summary-of-invention>
<section>
<heading lvl="1">TECHNICAL FIELD </heading>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> This invention relates in general to visual displays for electronic devices and more particularly to an improved emitter substructure for active matrix field emission displays. </paragraph>
</section>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a simplified side cross-sectional view of a portion of a display <highlight><bold>10</bold></highlight> including a faceplate <highlight><bold>20</bold></highlight> and a baseplate <highlight><bold>21</bold></highlight> in accordance with the prior art. <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is not drawn to scale. The faceplate <highlight><bold>20</bold></highlight> includes a transparent viewing screen <highlight><bold>22</bold></highlight>, a transparent conductive layer <highlight><bold>24</bold></highlight> and a cathodoluminescent layer <highlight><bold>26</bold></highlight>. The transparent viewing screen <highlight><bold>22</bold></highlight> supports the layers <highlight><bold>24</bold></highlight> and <highlight><bold>26</bold></highlight>, acts as a viewing surface and as a wall for a hermetically sealed package formed between the viewing screen <highlight><bold>22</bold></highlight> and the baseplate <highlight><bold>21</bold></highlight>. The viewing screen <highlight><bold>22</bold></highlight> may be formed from glass. The transparent conductive layer <highlight><bold>24</bold></highlight> may be formed from indium tin oxide. The cathodoluminescent layer <highlight><bold>26</bold></highlight> may be segmented into pixels yielding different colors for color displays. Materials useful as cathodoluminescent materials in the cathodoluminescent layer <highlight><bold>26</bold></highlight> include Y<highlight><subscript>2</subscript></highlight>O<highlight><subscript>3</subscript></highlight>:Eu (red, phosphor P-56), Y<highlight><subscript>3</subscript></highlight>(Al, Ga)<highlight><subscript>5</subscript></highlight>O<highlight><subscript>12</subscript></highlight>:Tb (green, phosphor P-53) and Y<highlight><subscript>2</subscript></highlight>(SiO<highlight><subscript>5</subscript></highlight>):Ce (blue, phosphor P-47) available from Osram Sylvania of Towanda Pa. or from Nichia of Japan. </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> The baseplate <highlight><bold>21</bold></highlight> includes emitters <highlight><bold>30</bold></highlight> formed on a planar surface of a semiconductor substrate <highlight><bold>32</bold></highlight>. The substrate <highlight><bold>32</bold></highlight> is coated with a dielectric layer <highlight><bold>34</bold></highlight>. In one embodiment, this is effected by deposition of silicon dioxide via a conventional TEOS process. The dielectric layer <highlight><bold>34</bold></highlight> is formed to have a thickness, measured in a direction perpendicular to a surface of the substrate <highlight><bold>32</bold></highlight> as indicated by direction arrow <highlight><bold>36</bold></highlight>, that is approximately equal to or just less than a height of the emitters <highlight><bold>30</bold></highlight>. This thickness is on the order of 0.4 microns, although greater or lesser thicknesses may be employed. An extraction grid <highlight><bold>38</bold></highlight> comprising a conductive material is formed on the dielectric layer <highlight><bold>34</bold></highlight>. The extraction grid <highlight><bold>38</bold></highlight> may be realized, for example, as a thin layer of polysilicon. The radius of an opening <highlight><bold>40</bold></highlight> created in the extraction grid <highlight><bold>38</bold></highlight>, which is also approximately the separation of the extraction grid <highlight><bold>38</bold></highlight> from the tip of the emitter <highlight><bold>30</bold></highlight>, is about 0.4 microns, although larger or smaller openings <highlight><bold>40</bold></highlight> may also be employed. This separation is defined herein to mean being &ldquo;in close proximity.&rdquo;</paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> Another dielectric layer <highlight><bold>42</bold></highlight> is formed on the extraction grid <highlight><bold>38</bold></highlight>. A chemical isolation layer <highlight><bold>44</bold></highlight>, such as titanium, is formed on the dielectric layer <highlight><bold>42</bold></highlight>. A soft X-ray blocking layer <highlight><bold>46</bold></highlight>, such as tungsten, is formed on the chemical isolation layer <highlight><bold>44</bold></highlight> for reasons that will be explained below. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> The baseplate <highlight><bold>21</bold></highlight> also includes a field effect transistor (&ldquo;FET&rdquo;) <highlight><bold>50</bold></highlight> formed in the surface of the substrate <highlight><bold>32</bold></highlight> for controlling the supply of electrons to the emitter <highlight><bold>30</bold></highlight>. The FET <highlight><bold>50</bold></highlight> includes an n-tank <highlight><bold>52</bold></highlight> formed in the surface of the substrate <highlight><bold>32</bold></highlight> beneath the emitter <highlight><bold>30</bold></highlight>. The n-tank <highlight><bold>52</bold></highlight> serves as a drain for the FET <highlight><bold>50</bold></highlight>, and may be formed via conventional masking and ion implantation processes. The FET <highlight><bold>50</bold></highlight> also includes a source <highlight><bold>54</bold></highlight> and a gate electrode <highlight><bold>56</bold></highlight>. The gate electrode <highlight><bold>56</bold></highlight> is separated from the substrate <highlight><bold>32</bold></highlight> by a gate oxide layer <highlight><bold>57</bold></highlight> and a field oxide layer <highlight><bold>58</bold></highlight>. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> The substrate <highlight><bold>32</bold></highlight> may be formed from p-type silicon material having an acceptor concentration N<highlight><subscript>A </subscript></highlight>ca. 1-5&times;10<highlight><superscript>15</superscript></highlight>/cm<highlight><superscript>3</superscript></highlight>, while the n-tank <highlight><bold>52</bold></highlight> may have a surface donor concentration N<highlight><subscript>D </subscript></highlight>ca. 1-2&times;10<highlight><superscript>16</superscript></highlight>/cm<highlight><superscript>3</superscript></highlight>. A depletion region <highlight><bold>60</bold></highlight> is formed at a p-n junction between the n-tank <highlight><bold>52</bold></highlight> and the p-type substrate <highlight><bold>32</bold></highlight>. The depletion region <highlight><bold>60</bold></highlight> provides electrical isolation from other circuitry contained on or integrated in the substrate <highlight><bold>32</bold></highlight>. These values for the acceptor and donor concentrations allow the FET <highlight><bold>50</bold></highlight> to operate at the voltages required for displays <highlight><bold>10</bold></highlight> and provides a higher avalanche breakdown voltage than would be provided by, e.g., transistors used in conventional CMOS logic circuitry. The capacitance of the depletion region <highlight><bold>60</bold></highlight> is reduced compared to that of conventional logic circuitry because the doping levels are less and the operating voltages are higher, resulting in a larger depletion region <highlight><bold>60</bold></highlight> than would exist for transistors used in conventional logic circuitry. This provides increased electrical isolation of the FET <highlight><bold>50</bold></highlight> from other circuitry integrated into the substrate <highlight><bold>32</bold></highlight>, compared to transistors used in conventional logic circuitry. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> In operation, the extraction grid <highlight><bold>38</bold></highlight> is biased to a voltage on the order of 40-80 volts, although higher or lower voltages may be used, while the substrate <highlight><bold>32</bold></highlight> is maintained at a voltage of about zero volts. Signals coupled to the gate <highlight><bold>56</bold></highlight> of the FET <highlight><bold>50</bold></highlight> turn the FET <highlight><bold>50</bold></highlight> on, allowing electrons to flow from the source <highlight><bold>54</bold></highlight> to the n-tank <highlight><bold>52</bold></highlight> and thus to the emitter <highlight><bold>30</bold></highlight>. Intense electrical fields between the emitter <highlight><bold>30</bold></highlight> and the extraction grid <highlight><bold>38</bold></highlight> then cause field emission of electrons from the emitter <highlight><bold>30</bold></highlight>. A larger positive voltage, ranging up to as much as 5,000 volts or more but often 2,500 volts or less, is applied to the faceplate <highlight><bold>20</bold></highlight> via the transparent conductive layer <highlight><bold>24</bold></highlight>. The electrons emitted from the emitter <highlight><bold>30</bold></highlight> are accelerated to the faceplate <highlight><bold>20</bold></highlight> by this voltage and strike the cathodoluminescent layer <highlight><bold>26</bold></highlight>. This causes light emission in selected areas, i.e., those areas adjacent to where the FETs <highlight><bold>50</bold></highlight> are conducting, and forms luminous images such as text, pictures and the like. Integrating the FETs <highlight><bold>50</bold></highlight> in the substrate <highlight><bold>32</bold></highlight> to provide an active display <highlight><bold>10</bold></highlight> yields advantages in size, simplicity and ease of interconnection of the display <highlight><bold>10</bold></highlight> to other electronic componentry. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> Visible photons from the cathodoluminescent layer <highlight><bold>26</bold></highlight> and photons that travel through the faceplate <highlight><bold>20</bold></highlight> can also travel back through the openings <highlight><bold>40</bold></highlight>. When photons travel through portions of the extraction grid <highlight><bold>38</bold></highlight> that are exposed by the openings <highlight><bold>40</bold></highlight> and impinge on the depletion region <highlight><bold>60</bold></highlight>, electron-hole pairs are generated. When electron-hole pairs are produced within the depletion region <highlight><bold>60</bold></highlight> associated with the p-n junction between the n-tank <highlight><bold>52</bold></highlight> and the p-type substrate <highlight><bold>21</bold></highlight>, the electrons and holes are efficiently separated by the electrical fields associated with the depletion region <highlight><bold>60</bold></highlight>. The electrons are swept into the n-tank <highlight><bold>52</bold></highlight> and the holes are swept into the p-type substrate <highlight><bold>32</bold></highlight> surrounding the n-tank <highlight><bold>52</bold></highlight>. The electrons provide an undesirable component to electrons emitted by the emitter <highlight><bold>30</bold></highlight>. This results in distortion in the images produced by the display <highlight><bold>10</bold></highlight>. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> For example, a blue pixel emitting blue light could provide a photon that reaches semiconductor material underlying the emitter <highlight><bold>30</bold></highlight> associated with an adjacent red pixel, which is not intended to be emitting light. This may cause an emitter current component resulting in an anode current in the red pixel, thus providing unwanted red light and thereby distorting the color intended to be displayed. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> Alternatively, an area intended to be a dark area in the display <highlight><bold>10</bold></highlight> may emit light when that area is exposed to high ambient light conditions. These effects are undesirable and tend to reduce display dynamic range in addition to distorting the intended image. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> There is therefore a need for a way to render p-n junctions associated with monolithic emitters less sensitive to incident photons for use in field emission displays. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> Various aspects of the present invention include an emitter substrate and methods for manufacturing the substrate as well as displays incorporating the substrate and a computer using the substrate. The inventive substrate includes a semiconductor material of one type in which a tank of the opposite type semiconductor material is formed. An emitter is formed on and electrically coupled to the tank. An insulating region is formed at a lower boundary of the tank. The insulating region electrically isolates the emitter and the tank along at least a portion of the lower boundary. As a result, a depletion region associated with a boundary between the substrate material and the tank is displaced from that area where photons may impinge. This reduces distortion in the display.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a simplified side cross-sectional view of a portion of a display including a faceplate and a baseplate in accordance with the prior art. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a simplified side cross-sectional view of a portion of a display according to one embodiment of the present invention. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a flowchart of a process for providing an insulating region beneath an emitter according to the embodiment of the present invention as described in connection with <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is a simplified side cross-sectional view of a portion of a display according to another embodiment of the present invention. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> is a flowchart of a process for providing an insulator beneath the emitter according to the embodiment of the present invention as described in connection with <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is a simplified block diagram of a computer using the display according to embodiments of the present invention.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE INVENTION </heading>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a simplified side cross-sectional view of a portion of a display <highlight><bold>10</bold></highlight>&prime; according to one embodiment of the present invention. <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is not drawn to scale. Many of the components used in the display <highlight><bold>10</bold></highlight>&prime; shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference> are identical to components used in the display <highlight><bold>10</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. Therefore, in the interest of brevity, these components have been provided with the same reference numerals, and an explanation of them will not be repeated. </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> It has been discovered that forming an insulating region <highlight><bold>70</bold></highlight> under the emitter <highlight><bold>30</bold></highlight> and n-tank <highlight><bold>52</bold></highlight>&prime; displaces a depletion region <highlight><bold>60</bold></highlight>&prime; between the n-tank <highlight><bold>52</bold></highlight>&prime; and the p-type substrate <highlight><bold>32</bold></highlight> from the area that can be illuminated by photons traveling through the openings <highlight><bold>40</bold></highlight> or through portions of the extraction grid <highlight><bold>38</bold></highlight> that are exposed by the openings <highlight><bold>40</bold></highlight> in the high atomic mass layer <highlight><bold>46</bold></highlight>, the chemical isolation layer <highlight><bold>44</bold></highlight> and the dielectric layer <highlight><bold>42</bold></highlight>. In the embodiment of <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, the insulating region <highlight><bold>70</bold></highlight> abuts at least a lower portion of the n-tank <highlight><bold>52</bold></highlight>&prime; that is beneath the opening <highlight><bold>40</bold></highlight>. By displacing the depletion region <highlight><bold>60</bold></highlight>&prime; from the area that can be illuminated via the opening <highlight><bold>40</bold></highlight> in the extraction grid <highlight><bold>38</bold></highlight> or through portions of the extraction grid <highlight><bold>38</bold></highlight> that are exposed by the openings <highlight><bold>40</bold></highlight> in the high atomic mass layer <highlight><bold>46</bold></highlight>, the chemical isolation layer <highlight><bold>44</bold></highlight> and the dielectric layer <highlight><bold>42</bold></highlight>, one mechanism for photo-generation of unwanted currents through the emitter <highlight><bold>30</bold></highlight> is reduced or removed. This results in an improved baseplate <highlight><bold>21</bold></highlight>&prime;. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a flowchart of a process <highlight><bold>80</bold></highlight> for providing the insulating region <highlight><bold>70</bold></highlight> beneath the emitter <highlight><bold>30</bold></highlight> according to the embodiment of the present invention as described in connection with <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. In step <highlight><bold>82</bold></highlight>, a conventional SIMOX process is used to form the insulating region <highlight><bold>70</bold></highlight> by implanting oxygen into the substrate <highlight><bold>32</bold></highlight>. The implantation is carried out at energies of 300 to 500 keV or more to provide a dose of ca. 10<highlight><superscript>18 </superscript></highlight>per cm<highlight><superscript>2 </superscript></highlight>or more. The substrate <highlight><bold>32</bold></highlight> is annealed at high temperatures (e.g., greater than 1100&deg; C.) to react the implanted oxygen with the silicon comprising the substrate <highlight><bold>32</bold></highlight>, so that the insulating region <highlight><bold>70</bold></highlight> is formed of silicon dioxide. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> In step <highlight><bold>84</bold></highlight>, a silicon layer, which is p-type in one embodiment, is optionally formed on the substrate <highlight><bold>32</bold></highlight>. In step <highlight><bold>86</bold></highlight>, the n-tank <highlight><bold>52</bold></highlight>&prime; is formed in the p-type substrate <highlight><bold>32</bold></highlight> via conventional processing, e.g., photolithographic masking followed by implantation and diffusion. In step <highlight><bold>88</bold></highlight>, following suitable masking, the surface of the substrate <highlight><bold>32</bold></highlight> is conventionally etched to provide the silicon emitter <highlight><bold>30</bold></highlight>. In step <highlight><bold>90</bold></highlight>, the substrate <highlight><bold>32</bold></highlight> and the silicon emitter are treated to form n&plus; silicon at the surface. The process <highlight><bold>80</bold></highlight> then ends and other conventional processing steps for making the display <highlight><bold>10</bold></highlight>&prime; are carried out. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> It will be appreciated that the steps of the process <highlight><bold>80</bold></highlight> may be carried out in a different order than is shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>. For example, the emitters <highlight><bold>30</bold></highlight> may be formed prior to implanting oxygen to create the insulating region <highlight><bold>70</bold></highlight>, and the n-tank <highlight><bold>52</bold></highlight>&prime; may be formed before or after the oxygen implantation. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is a simplified side cross-sectional view of a portion of a display <highlight><bold>10</bold></highlight>&Prime; according to another embodiment of the present invention. In <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, the structures above a surface <highlight><bold>92</bold></highlight> of an insulating substrate <highlight><bold>32</bold></highlight>&prime; are substantially similar to those of <cross-reference target="DRAWINGS">FIGS. 1 and 2</cross-reference>. Therefore, components that are identical to components shown in <cross-reference target="DRAWINGS">FIGS. 1 and 2</cross-reference> have been provided with the same reference numerals, and an explanation of them will not be repeated. The display <highlight><bold>10</bold></highlight>&Prime; of <cross-reference target="DRAWINGS">FIG. 4</cross-reference> differs from the display <highlight><bold>10</bold></highlight>&prime; of <cross-reference target="DRAWINGS">FIG. 2</cross-reference> primarily by forming an n-tank <highlight><bold>52</bold></highlight>&Prime; in a p-type silicon layer <highlight><bold>94</bold></highlight> that is formed on the insulating substrate <highlight><bold>32</bold></highlight>&prime;. This allows the depletion region <highlight><bold>60</bold></highlight>&Prime; between the n-tank <highlight><bold>52</bold></highlight>&Prime; and the p-type silicon layer <highlight><bold>94</bold></highlight> (that would normally form beneath the opening <highlight><bold>40</bold></highlight>) to be displaced from the area that can be illuminated by photons traveling through the openings <highlight><bold>40</bold></highlight> in the extraction grid <highlight><bold>38</bold></highlight> or through the portions of the extraction grid <highlight><bold>38</bold></highlight> that are exposed by the openings <highlight><bold>40</bold></highlight> in the high atomic mass layer <highlight><bold>46</bold></highlight>. This results in an improved baseplate <highlight><bold>21</bold></highlight>&Prime;. Silicon-on-insulator substrates such as the insulating substrate <highlight><bold>32</bold></highlight>&prime; of <cross-reference target="DRAWINGS">FIG. 4</cross-reference> are available from a number of vendors including Aris. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> is a flowchart of a process <highlight><bold>102</bold></highlight> for providing the insulating substrate <highlight><bold>32</bold></highlight>&prime; beneath the emitter <highlight><bold>30</bold></highlight> and n-tank <highlight><bold>52</bold></highlight>&Prime; according to the embodiment of the present invention as described in connection with <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. The process <highlight><bold>102</bold></highlight> begins with a step <highlight><bold>104</bold></highlight> in which the ntank <highlight><bold>52</bold></highlight>&Prime; is formed within the p-type silicon layer <highlight><bold>94</bold></highlight> via conventional processes, e.g., photolithographic masking followed by implantation and anneal or diffusion. In step <highlight><bold>106</bold></highlight>, following conventional masking, the surface of the p-type silicon layer <highlight><bold>94</bold></highlight> is conventionally etched to provide the silicon emitter <highlight><bold>30</bold></highlight>. In step <highlight><bold>108</bold></highlight>, the top surface of the p-type silicon layer <highlight><bold>94</bold></highlight> is treated to form n&plus; silicon. The process <highlight><bold>102</bold></highlight> then ends and other conventional processing steps for making a display <highlight><bold>10</bold></highlight>&Prime; are carried out. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is a simplified block diagram of a portion of a computer <highlight><bold>110</bold></highlight> using the display <highlight><bold>10</bold></highlight>&prime; of <cross-reference target="DRAWINGS">FIG. 2</cross-reference> or the display <highlight><bold>10</bold></highlight>&Prime; of <cross-reference target="DRAWINGS">FIG. 4</cross-reference> according to embodiments of the present invention. The computer <highlight><bold>110</bold></highlight> includes a central processor <highlight><bold>112</bold></highlight> coupled via a bus <highlight><bold>114</bold></highlight> to a memory <highlight><bold>116</bold></highlight>, function circuitry <highlight><bold>118</bold></highlight>, a user input interface <highlight><bold>120</bold></highlight> and the display <highlight><bold>10</bold></highlight>&prime; or <highlight><bold>10</bold></highlight>&Prime;. The memory <highlight><bold>116</bold></highlight> may or may not include a memory management module (not illustrated) and does include ROM for storing instructions providing an operating system and a read-write memory for temporary storage of data. The processor <highlight><bold>112</bold></highlight> operates on data from the memory <highlight><bold>116</bold></highlight> in response to input data from the user input interface <highlight><bold>120</bold></highlight> and displays results on the display <highlight><bold>10</bold></highlight>&prime; or <highlight><bold>10</bold></highlight>&Prime;. The processor <highlight><bold>112</bold></highlight> also stores and retrieves data in the read-write portion of the memory <highlight><bold>116</bold></highlight>. Examples of systems where such a computer <highlight><bold>110</bold></highlight> finds application include personal/portable computers, camcorders, televisions, automobile electronic systems, microwave ovens and other home and industrial appliances. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> Field emission displays for such applications provide significant advantages over other types of displays, including reduced power consumption, improved range of viewing angles, better performance over a wider range of ambient lighting conditions and temperatures and higher speed with which the display can respond. Field emission displays find application in most devices where, for example, liquid crystal displays find application. </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> Improved emitter substructures for field emission displays having reduced optical sensitivity have been described. Although the present invention has been described with reference to specific embodiments, the invention is not limited to these embodiments. Rather, the invention is limited only by the appended claims, which include within their scope all equivalent devices or methods which operate according to the principles of the invention as described. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A field emission display comprising: 
<claim-text>a n-tank that is peripherally surrounded by a p-region of semiconductor material; </claim-text>
<claim-text>an emitter formed on and electrically coupled to the n-tank; </claim-text>
<claim-text>an insulating region formed at a lower boundary of the n-tank, the insulating region electrically isolating the n-tank along at least a portion of the lower boundary; </claim-text>
<claim-text>a dielectric layer formed on the substrate and including an opening surrounding the emitter; </claim-text>
<claim-text>an extraction grid formed on the dielectric layer and including a respective opening surrounding a tip of the emitter; and </claim-text>
<claim-text>a faceplate including a cathodoluminescent layer formed on a transparent conductive layer in turn formed on a transparent insulator, the faceplate disposed in a plane parallel to the surface of the substrate with the cathodoluminescent layer facing the substrate. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The display of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein the insulating region comprises a buried oxide region. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The display of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein the insulating region comprises an implanted region. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The display of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein the insulating region comprises an oxygen-implanted region. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The display of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein the insulating region comprises oxygen implanted at an energy of 300,000 electron volts or greater and to a dose of 10<highlight><superscript>18 </superscript></highlight>per cm<highlight><superscript>2 </superscript></highlight>or greater. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The display of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, further comprising a FET formed in the p-region adjacent the n-tank wherein the n-tank acts as a drain for the FET. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The display of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein the n-tank includes a n-tank having a surface donor concentration of about two times 10<highlight><superscript>16 </superscript></highlight>per cm<highlight><superscript>3</superscript></highlight>. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The display of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein the p-region includes a p-region having an acceptor concentration between one and five times 10<highlight><superscript>15 </superscript></highlight>per cm<highlight><superscript>3</superscript></highlight>. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The display of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, further comprising: 
<claim-text>a source electrode formed on the surface in the p-region; </claim-text>
<claim-text>an oxide layer extending from near the source to a boundary between the n-tank and the p-region; </claim-text>
<claim-text>a gate formed on at least a portion of the oxide layer; and </claim-text>
<claim-text>a drain comprising the n-tank, wherein the source electrode, gate electrode and drain form a FET. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. A display comprising: 
<claim-text>a substrate including a silicon surface layer, the silicon surface layer including a p-region formed on a surface thereof, the p-region surrounding a periphery of an n-tank; </claim-text>
<claim-text>an emitter formed on and electrically coupled to the n-tank; </claim-text>
<claim-text>an insulating region formed at a lower boundary of the n-tank, the insulating region electrically isolating the emitter and the n-tank along at least a portion of the lower boundary; and </claim-text>
<claim-text>a faceplate disposed in a plane parallel to the surface of the substrate, the faceplate including a cathodoluminescent layer formed on a transparent conductive layer in turn formed on a transparent insulator, the cathodoluminescent layer disposed adjacent the substrate. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The display of <dependent-claim-reference depends_on="CLM-00011">claim 10</dependent-claim-reference> wherein the substrate comprises a silicon on insulator substrate and the insulator comprises the insulating region. </claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. The display of <dependent-claim-reference depends_on="CLM-00011">claim 10</dependent-claim-reference> wherein the substrate comprises a p-type silicon substrate and an oxygen-implanted region comprises the insulator. </claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. The display of <dependent-claim-reference depends_on="CLM-00011">claim 10</dependent-claim-reference>, further comprising a FET formed on the p-region adjacent the n-tank, wherein the n-tank forms a drain for the FET. </claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. The display of <dependent-claim-reference depends_on="CLM-00011">claim 10</dependent-claim-reference>, further comprising: 
<claim-text>a dielectric layer formed on the substrate and including an opening surrounding the emitter; and </claim-text>
<claim-text>an extraction grid formed on the dielectric layer and including an opening surrounding a tip of the emitter such that the tip is in close proximity to the conductive layer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. A computer system comprising: 
<claim-text>a central processing unit; </claim-text>
<claim-text>a memory device coupled to the central processing unit, the memory device storing instructions and data for use by the central processing unit; </claim-text>
<claim-text>an input device; and </claim-text>
<claim-text>a display, the display including: 
<claim-text>a faceplate comprising a cathodoluminescent material-coated first surface; </claim-text>
<claim-text>a plurality of emitters formed on a second surface of a substrate, the first surface disposed parallel to and near the second surface, each emitter of the plurality of emitters formed on and electrically coupled to a n-tank, each n-tank formed within p-type material, each n-tank also including an insulating region formed at a lower boundary of the n-tank the insulating region electrically isolating the emitter and the n-tank along at least a portion of the lower boundary; </claim-text>
<claim-text>a dielectric layer formed on the second surface, the dielectric layer having a thickness slightly less than a height of the emitters in the plurality of emitters, the dielectric layer including openings each formed about one of the plurality of emitters; and </claim-text>
<claim-text>an extraction grid comprising conductive material formed on the dielectric layer, the extraction grid substantially in a plane defined by tips of the plurality of emitters and including openings each formed surrounding a tip of one of the plurality of emitters. </claim-text>
</claim-text>
</claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. A method for operating a field emission display, the method comprising steps of: 
<claim-text>biasing an extraction grid to a first potential sufficient to extract electrons from an emitter tip surrounded by an opening in the extraction grid; </claim-text>
<claim-text>biasing a substrate to a second potential less than the first potential to form a depletion region between the substrate and a n-tank disposed in the substrate beneath the emitter; and </claim-text>
<claim-text>displacing the depletion region from an area that can be illuminated by photons traveling through the opening. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00017">
<claim-text><highlight><bold>17</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 16</dependent-claim-reference>, further comprising a step of applying an accelerating potential to a cathodoluminescent-coated anode disposed near the substrate, the accelerating potential for accelerating a portion of the electrons emitted from the emitter to the anode to strike the cathodoluminescent coating to provide light. </claim-text>
</claim>
<claim id="CLM-00018">
<claim-text><highlight><bold>18</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 16</dependent-claim-reference>, further comprising a step of applying a control signal to a gate of a field effect transistor, wherein the n-tank forms a drain of the field effect transistor, the control signal controlling the number of electrons emitted from the emitter per unit time. </claim-text>
</claim>
<claim id="CLM-00019">
<claim-text><highlight><bold>19</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 16</dependent-claim-reference>, including steps of: 
<claim-text>applying control signals to a plurality of gates of field effect transistors to spatially modulate the number of electrons emitted from emitters; and </claim-text>
<claim-text>applying an accelerating potential to a cathodoluminescent-coated anode disposed near the substrate, the accelerating potential for accelerating a portion of the electrons emitted from the emitters to the anode to strike the cathodoluminescent coating to provide light and form a visible image. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00020">
<claim-text><highlight><bold>20</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 16</dependent-claim-reference> wherein the displacing step includes a step of displacing the depletion region by an insulating region. </claim-text>
</claim>
<claim id="CLM-00021">
<claim-text><highlight><bold>21</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 20</dependent-claim-reference> wherein the displacing step includes a step of displacing the depletion region by an insulating region that extends beyond an area that may be illuminated by photons traveling through the opening or a portion of the extraction grid that is exposed to incident photons. </claim-text>
</claim>
<claim id="CLM-00022">
<claim-text><highlight><bold>22</bold></highlight>. A method for fabricating a field emission display baseplate, the method comprising: 
<claim-text>forming an n-tank within a p-region of semiconductor material, the n-tank being peripherally surrounded by the p-region; </claim-text>
<claim-text>forming an insulator beneath the n-tank, the insulator electrically isolating at least a portion of a lower boundary of the n-tank from the p-region; </claim-text>
<claim-text>forming an emitter on the n-tank above the insulator; and </claim-text>
<claim-text>forming a layer of other structures in which an opening is formed to expose the emitter, the opening being formed over the insulator. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00023">
<claim-text><highlight><bold>23</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 22</dependent-claim-reference>, further comprising: 
<claim-text>forming a source electrode in the p-region; </claim-text>
<claim-text>forming a gate oxide extending from a first area near the source electrode to an area near a junction between the n-tank and the p-region; </claim-text>
<claim-text>forming a gate electrode extending across at least a portion of the gate oxide; and </claim-text>
<claim-text>forming a drain comprising the n-tank, wherein the drain, source electrode and gate electrode form a FET. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00024">
<claim-text><highlight><bold>24</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 22</dependent-claim-reference>, further comprising: 
<claim-text>forming a dielectric layer on the emitter and the substrate; </claim-text>
<claim-text>forming a conductive layer on the dielectric layer; and </claim-text>
<claim-text>forming openings in the conductive and dielectric layers, each of the openings surrounding the emitters such that a tip of the emitter is in close proximity to the conductive layer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00025">
<claim-text><highlight><bold>25</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 24</dependent-claim-reference>, further comprising: 
<claim-text>forming a faceplate having a cathodoluminescent material-coated second surface; and </claim-text>
<claim-text>placing the faceplate adjacent the substrate such that the surface is near the tip of the emitter. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00026">
<claim-text><highlight><bold>26</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 22</dependent-claim-reference> wherein the step of forming an insulator includes implanting oxygen into a layer at a lower edge of the n-tank. </claim-text>
</claim>
<claim id="CLM-00027">
<claim-text><highlight><bold>27</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 22</dependent-claim-reference> wherein the step of forming a p-region includes forming a p-region that is doped to have an acceptor concentration between one to five times 10<highlight><superscript>15 </superscript></highlight>per cm<highlight><superscript>3</superscript></highlight>. </claim-text>
</claim>
<claim id="CLM-00028">
<claim-text><highlight><bold>28</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 22</dependent-claim-reference> wherein the step of forming a n-tank includes forming a n-tank that has a surface donor concentration of about two times 10<highlight><superscript>16 </superscript></highlight>per cm<highlight><superscript>3</superscript></highlight>. </claim-text>
</claim>
<claim id="CLM-00029">
<claim-text><highlight><bold>29</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 22</dependent-claim-reference> wherein: 
<claim-text>the step of forming a p-region includes forming a p-region that is doped to have an acceptor concentration between one to five times 10<highlight><superscript>15 </superscript></highlight>per cm<highlight><superscript>3</superscript></highlight>; and </claim-text>
<claim-text>the step of forming a n-tank includes forming a n-tank that has a surface donor concentration of about two times 10<highlight><superscript>16 </superscript></highlight>per cm<highlight><superscript>3</superscript></highlight>.</claim-text>
</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>2</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030001152A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030001152A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030001152A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030001152A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030001152A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030001152A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
