
#####################################################
## Nitro Reference Flow : Route Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from clock stage, prepares for     ##
## and then runs run_route_timing                  ##
#####################################################

Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # source flow_variables.tcl
info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 421M, CVMEM - 2079M, PVMEM - 2939M)
Nitro-SoC> # source scr/kit_utils.tcl
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 421M, CVMEM - 2079M, PVMEM - 2939M)
Nitro-SoC> # load_utils -name nrf_utils 
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::nrf_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/nrf_utils.tcl
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name save_vars
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
  util::save_vars already loaded.  Use -force true to overwrite
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name db_utils
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::db_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/db_utils.tcl
Nitro-SoC> # create_command -force -name util::update_split_db \
	-script db::update_split_db \
	-desc "Update lib and design DBs to 2.5.  Old DBs will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_split_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_argument -command util::update_split_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # create_command -force -name util::update_lib_db \
	-script db::update_lib_db \
	-desc "Update lib DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_lib_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_command -force -name util::update_full_db \
	-script db::update_full_db \
	-desc "Update full design DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_full_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # config_application -cpus $MGC_cpus
Nitro-SoC> # config_timing -cpus $MGC_cpus
Nitro-SoC> # get_top_partition
Nitro-SoC> # config_shell -echo false
NRF info: Checking flow variables for route
NRF info: Verifying user input for route
Nitro-SoC> # util::save_vars
Nitro-SoC> # config_shell -echo false
Storing TCL variables as db root property
Nitro-SoC> # check_design 
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 2848 movable and 202 fixed cells in partition simpleMultiplier
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                             |
|----------------------+-------+---------+-----------------------------------------------------------------|
| Name                 | Count | Status  | Description                                                     | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed  | Layer has no corresponding parasitics data                      | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed  | No vias at all in non default rule.                             | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| partial_ndr_vias     | 1     | Warning | Not all layers have vias in non default rule.                   | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed  | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |         | To avoid unpredictable results please fix the problem by        | 
|                      |       |         | keeping unique names.                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed  | Nondefault rule width is less then default width on the         | 
|                      |       |         | layer                                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed  | Nondefault rule spacing is less then required spacing on        | 
|                      |       |         | the layer                                                       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed  | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed  | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed  | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed  | Min area requirement is too big                                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed  | Hole area requirement is too big                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed  | Manufacturing grid is too big                                   | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed  | All width and spacing rules on all metal and cut layers must be | 
|                      |       |         | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed  | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed  | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed  | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed  | Size of cut is not defined and can't be determined              | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed  | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed  | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed  | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed  | Top metal is too wide for routing                               | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 192   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 3     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 156   | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------


info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 420M, CVMEM - 2079M, PVMEM - 2939M)
Nitro-SoC> # config_shell -echo_script true
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_lib_vias -use_generated true -create true -select true -use_asymmetrical true -use_4cut true
Routing lib vias have been created
Routing lib vias have been selected
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for route
NRF info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | slow       | 
|          |        |        | fast       | 
|          |        |        | corner_0_0 | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for route
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # config_flows -preserve_rcd false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # source scr/config.tcl
Nitro-SoC> # config_timing -rc_degrade_min_slew_when_rd_less_than_rnet false
Nitro-SoC> # config_timing -disable_recovery_removal false
Nitro-SoC> # config_timing -enable_exception_proxy true
Nitro-SoC> # config_timing -disable_time_borrow false
Nitro-SoC> # config_timing -disable_annotation_factor_calc true
Nitro-SoC> # config_timing -enable_clock_propagation_through_three_state_enable_pins false
Nitro-SoC> # config_timing -disable_internal_inout_cell_paths true
Nitro-SoC> # config_timing -enable_cond_arcs_with_default true 
Nitro-SoC> # config_timing -enable_default_for_cond_arcs true
Nitro-SoC> # config_timing -enable_setup_independent_hold_checks true
Nitro-SoC> # config_timing -enable_ideal_clock_data_tags true
Nitro-SoC> # config_timing -enable_clock_gating_propagate true
Nitro-SoC> # config_timing -disable_seq_case_analysis true
Nitro-SoC> # config_timing -early_launch_at_borrowing_latches false
Nitro-SoC> # config_timing -enable_preset_clear_arcs false
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -pt_min_max_compatibility on_chip_variation
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -disable_sequential_generation_of_waveform_preserving_clocks false
Nitro-SoC> # config_timing -capacitance_violation_threshold 0
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_default_input_delay false
Nitro-SoC> # config_extraction -gr_short_route_gcell_span 3
Nitro-SoC> # config_extraction -search_distance_multiple 15
warning EXTR600: Extraction configuration 'search_distance_multiple' value is changed from '6' to '15'.
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'false' to 'true'.
Nitro-SoC> # config_extraction -coupling_abs_threshold 0.1f
warning EXTR600: Extraction configuration 'coupling_abs_threshold' value is changed from '3' to '0.1'.
Nitro-SoC> # config_extraction -coupling_rel_threshold 1.0
warning EXTR600: Extraction configuration 'coupling_rel_threshold' value is changed from '0.03' to '1'.
Nitro-SoC> # ta_debug -cc_ratio 0
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 2049M, PVMEM - 2939M)
Nitro-SoC> # config_route_timing -name dvia_mode -value dfm
Nitro-SoC> # config_place_detail -name follow_drc_for
Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 2049M, PVMEM - 2939M)
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
Nitro-SoC> # set_crpr_spec -crpr_threshold 5p
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # set_crpr_spec -transition same_transition
Nitro-SoC> # fk_msg Max Length Constraint
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Constraint
Nitro-SoC> # set_max_length -length_threshold 1000u
Nitro-SoC> # report_max_length
Nitro-SoC> # fk_msg Max Length Set to 10000000
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Set to 10000000
Nitro-SoC> # fk_msg Running RRT with Interleave Optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Running RRT with Interleave Optimization
Nitro-SoC> # run_route_timing -mode interleave_opt -cpus 2 -messages verbose
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 2 messages verbose timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode interleave_opt trial false dump_qor_stages {} user_params {}
------------------------------------
|   Start run_route_timing flow    |
|-----------------+----------------|
| Argument        | Value          | 
|-----------------+----------------|
| cpus            | 2              | 
|-----------------+----------------|
| messages        | verbose        | 
|-----------------+----------------|
| timing_mode     | si             | 
|-----------------+----------------|
| preserve_clocks | auto           | 
|-----------------+----------------|
| save_db_stages  |                | 
|-----------------+----------------|
| stop_after      | false          | 
|-----------------+----------------|
| start_from      | false          | 
|-----------------+----------------|
| resume          | false          | 
|-----------------+----------------|
| skip_stages     |                | 
|-----------------+----------------|
| run_stages      |                | 
|-----------------+----------------|
| mode            | interleave_opt | 
|-----------------+----------------|
| trial           | false          | 
|-----------------+----------------|
| dump_qor_stages |                | 
|-----------------+----------------|
| user_params     |                | 
------------------------------------


Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter debug
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value debug -quiet
Nitro-SoC> # config_shell -echo false
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 2049M, PVMEM - 2939M, PRSS - 389M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '11' clock nets to 'false'
Routing lib vias have been created
Routing lib vias have been selected
info UI30: performing congestion analysis on partition simpleMultiplier (started at Thu Dec 22 23:15:04 2022)

Congestion ratio stats: min = 0.07, max = 1.42, mean = 0.50 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 389M)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| dvia_mode                | Specifies the mode of double via replacement                    | dfm        | timing     | true     | N/A        | dfm none timing                | true       | normal     | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_max_count             | Specifies the maximum allowed number of dominant scenarios      | 6          | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_threshold             | Specifies the percentage threshold for dominant scenarios       | 80         | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| low_power_effort         | Specifies low power effort                                      | low        | none       | true     | N/A        | high low medium none           | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



RRT info: Running run_route_timing in 'interleave_opt' mode ...

RRT info: Start stage 'check'
RRT info: User event handler 'before check' completed successfully
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
-----------------------------


RRT info: Stage 'check' completed successfully
RRT info: User event handler 'after check' completed successfully
RRT info: Start stage 'start'
RRT info: User event handler 'before start' completed successfully
RRT warning: Removing detail routing of '4036' data nets
warning UI160: Clear all variables that may contain removed objects.
RRT warning: Removing filler cells
info Removing existing filler cells.
info UI49: removed 0 core filler cells
info UI49: inserted 0 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition simpleMultiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_filler_cells: created cell-density map for partition simpleMultiplier with max-util 100 and bin-size 8x8 rows.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 389M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'simpleMultiplier'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'true' to 'false'.
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Thu Dec 22 23:15:04 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 389M)
info Found 2848 movable and 202 fixed cells in partition simpleMultiplier
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info UI33: performed get_illegal_cells for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 389M)
RRT info: Stage 'start' completed successfully
RRT info: User event handler 'after start' completed successfully
RRT info: Start stage 'clock'
RRT info: User event handler 'before clock' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '11' clock nets to 'false'
RRT info: Set routing priority of '11' clock nets to '0'
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Thu Dec 22 23:15:04 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 11         | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 398M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 389M)

RRT info: Analyzing existing clock detail routing ...


Clocks total number    : 11
Clocks to global route : 0
Clocks to track route  : 0
Clocks to shield route : 0
Clocks shielded        : 0


RRT info: Performing final routing on all (11) clock nets ...

info UI30: performing final routing on partition simpleMultiplier (started at Thu Dec 22 23:15:04 2022)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   41 with    164 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 11   | 213  | 
|-------------------+------+------|
| To be routed :    | 11   | 213  | 
|-------------------+------+------|
|   - signal        | 11   | 213  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 11   | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - clock             | 5    | 
|-----------------------+------|
|   - clock + NDR       | 6    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.1G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 2.1G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 389M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '11' clock nets to 'false'
RRT info: Set routing priority of '11' clock nets to '100'
RRT info: Stage 'clock' completed successfully
RRT info: User event handler 'after clock' completed successfully
RRT info: Start stage 'gr'
RRT info: User event handler 'before gr' completed successfully
Report 'ccap_options': Report ccap options
Generated on Thu Dec 22 23:15:05 2022
  
----------------------------------------------------------
|       Current ccap options (units: femto-farads)       |
|---------------------------+----------------------------|
|                           | Value                      | 
|---------------------------+----------------------------|
| cpus                      | 2                          | 
|---------------------------+----------------------------|
| partition                 | simpleMultiplier           | 
|---------------------------+----------------------------|
| nets                      | all                        | 
|---------------------------+----------------------------|
| corner                    | corner_0_0                 | 
|---------------------------+----------------------------|
| process_technology        | new_rcmaster_techFreePDK45 | 
|---------------------------+----------------------------|
| flat                      | false                      | 
|---------------------------+----------------------------|
| shrink_factor             | 1                          | 
|---------------------------+----------------------------|
| ignore_derates            | false                      | 
|---------------------------+----------------------------|
| cc_per_filter             | 0                          | 
|---------------------------+----------------------------|
| cc_total_filter           | 0                          | 
|---------------------------+----------------------------|
| abs_bounds                | 0                          | 
|---------------------------+----------------------------|
| ratio_bounds              | 0                          | 
|---------------------------+----------------------------|
| noise_bounds              | 0.4                        | 
|---------------------------+----------------------------|
| noise_clock_bounds        | 0.2                        | 
|---------------------------+----------------------------|
| noise_model               | native                     | 
|---------------------------+----------------------------|
| default_driver_lib_cell   | -                          | 
|---------------------------+----------------------------|
| default_load_lib_cell     | -                          | 
|---------------------------+----------------------------|
| noise_per_filter          | 0.005                      | 
|---------------------------+----------------------------|
| noise_total_filter        | 0.02                       | 
|---------------------------+----------------------------|
| clock_noise_filter_derate | 0.5                        | 
|---------------------------+----------------------------|
| si_delta_filter           | 1                          | 
|---------------------------+----------------------------|
| si_delta_filter_rel       | 10                         | 
----------------------------------------------------------


  
---------------------------------------------------------------------------------------------------------------
|                                         Common ccap report settings                                         |
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
|                        | coupling_abs | coupling_ratio | noise | noise_clock | timing | slew  | delta_delay | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| enabled                | true         | true           | true  | true        | false  | false | false       | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| limit                  | 5000         | 5000           | 5000  | 5000        | 5000   | 5000  | 500         | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| ranges                 | 10           | 10             | 10    | 10          | 10     | 10    | 10          | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressors             | 0            | 0              | 4     | 4           | 5      | 0     | 5           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_ratio_filter | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_cc_filter    | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
---------------------------------------------------------------------------------------------------------------


RRT info: Set 'placed' property of '203' clock network cells to 'fixed'
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'simpleMultiplier'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


RRT info: GR is complete, will be reused
RRT info: Running incremental GR just to make sure the congestion map is consistent
info UI30: performing global routing on partition simpleMultiplier (started at Thu Dec 22 23:15:05 2022)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_follow_gr*                 | value of the follow_gr attribute applied to critical nets    | 100   | 90      | true         | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_verbosity*                 | silent=0, info=1, verbose=2                                  | 2     | 1       | true         | 
---------------------------------------------------------------------------------------------------------------------------------


gr_follow_gr gr_full_timing_update_thresh gr_verbosity
List has 3 elements
Setting up data structures; grid size small

CapCalc CPUs = 2

Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 4320 of 4320 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
setupRakeServer is called with gr_cong
Layer 1 HORIZ  Step cost 57 Upward via cost 14
Layer 2 VERT   Step cost 42 Upward via cost 14
Layer 3 HORIZ  Step cost 57 Upward via cost 14
Layer 4 VERT   Step cost 42 Upward via cost 14
Layer 5 HORIZ  Step cost 57 Upward via cost 14
Layer 6 VERT   Step cost 42 Upward via cost 14
Layer 7 HORIZ  Step cost 57 Upward via cost 14
Layer 8 VERT   Step cost 42
 xOrig 0 xHi 1121004 xStep 57000 colHi 20
 yOrig 0 yHi 1120004 yStep 42000 rowHi 27

Congestion effort = none
Timing effort     = none

Start repair & refine global routing with  2  CPUs 

info GR11: Skipping net 'CLOCK_slh_n280' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n210' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n271' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n182' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[27]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[25]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[28]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[26]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[22]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[15]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[20]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[18]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[7]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[5]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[31]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[4]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[30]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[21]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[26]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[17]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[15]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[22]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[13]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[20]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[18]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[7]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[16]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[14]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[10]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[8]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[6]' status: 'gr_small'
info GR11: Skipping net 'M64/c[37]' status: 'gr_small'
info GR11: Skipping net 'M64/c[29]' status: 'gr_small'
info GR11: Skipping net 'M64/c[38]' status: 'gr_small'
info GR11: Skipping net 'M64/c[36]' status: 'gr_small'
info GR11: Skipping net 'M64/c[19]' status: 'gr_small'
info GR11: Skipping net 'M64/c[17]' status: 'gr_small'
info GR11: Skipping net 'M64/c[22]' status: 'gr_small'
info GR11: Skipping net 'M64/c[13]' status: 'gr_small'
info GR11: Skipping net 'M64/c[11]' status: 'gr_small'
info GR11: Skipping net 'M64/c[20]' status: 'gr_small'
info GR11: Skipping net 'M64/c[9]' status: 'gr_small'
info GR11: Skipping net 'M64/c[14]' status: 'gr_small'
info GR11: Skipping net 'M64/c[12]' status: 'gr_small'
info GR11: Skipping net 'M64/c[10]' status: 'gr_small'
info GR11: Skipping net 'M64/c[8]' status: 'gr_small'
info GR11: Skipping net 'M64/c[1]' status: 'gr_small'
info GR11: Skipping net 'M64/c[0]' status: 'gr_small'
info GR11: Skipping net 'outReg/n_61' status: 'gr_small'
info GR11: Skipping net 'outReg/n_1' status: 'gr_small'
info GR11: Skipping net 'outReg/n_55' status: 'gr_small'
info GR11: Skipping net 'outReg/n_60' status: 'gr_small'
info GR11: Skipping net 'outReg/n_51' status: 'gr_small'
info GR11: Skipping net 'outReg/n_56' status: 'gr_small'
info GR11: Skipping net 'outReg/n_54' status: 'gr_small'
info GR11: Skipping net 'outReg/n_43' status: 'gr_small'
info GR11: Skipping net 'outReg/n_41' status: 'gr_small'
info GR11: Skipping net 'outReg/n_46' status: 'gr_small'
info GR11: Skipping net 'outReg/n_42' status: 'gr_small'
info GR11: Skipping net 'outReg/n_39' status: 'gr_small'
info GR11: Skipping net 'outReg/n_38' status: 'gr_small'
info GR11: Skipping net 'outReg/n_36' status: 'gr_small'
info GR11: Skipping net 'outReg/n_37' status: 'gr_small'
info GR11: Skipping net 'outReg/n_35' status: 'gr_small'
info GR11: Skipping net 'outReg/n_34' status: 'gr_small'
info GR11: Skipping net 'outReg/n_28' status: 'gr_small'
info GR11: Skipping net 'outReg/n_27' status: 'gr_small'
info GR11: Skipping net 'outReg/n_25' status: 'gr_small'
info GR11: Skipping net 'outReg/n_18' status: 'gr_small'
info GR11: Skipping net 'outReg/n_16' status: 'gr_small'
info GR11: Skipping net 'outReg/n_14' status: 'gr_small'
info GR11: Skipping net 'outReg/n_15' status: 'gr_small'
info GR11: Skipping net 'outReg/n_8' status: 'gr_small'
info GR11: Skipping net 'outReg/n_6' status: 'gr_small'
info GR11: Skipping net 'outReg/n_4' status: 'gr_small'
info GR11: Skipping net 'outReg/n_9' status: 'gr_small'
info GR11: Skipping net 'outReg/n_7' status: 'gr_small'
info GR11: Skipping net 'outReg/n_2' status: 'gr_small'
info GR11: Skipping net 'outReg/n_3' status: 'gr_small'
info GR11: Skipping net 'M64/n_0' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/p_0[61]' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/p_0[63]' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/p_0[57]' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/p_0[60]' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/p_0[58]' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/p_0[55]' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/p_0[56]' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/p_0[53]' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/p_0[54]' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/p_0[47]' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/p_0[48]' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/p_0[46]' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/p_0[40]' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/p_0[38]' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/p_0[15]' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/p_0[12]' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/p_0[5]' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/p_0[3]' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/p_0[8]' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/p_0[1]' status: 'gr_small'
Built 2747 nets   (0 seconds elapsed)

Will perform 'repair' routing on 102 nets: 
        102 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Repair Routed 102 nets       (0 seconds elapsed)
    Edge Overflows = 92 (1.1628 %),  Macro Overflows = 0,  Node Overflows = 20 (0.4630 %) 

Heap: 2G 6M 708k Elapsed Time: 464373:15:5 CPU Time: 0:8:16
    rake server setup complete : Heap: 0G 0M 0k Elapsed Time: 0:0:0 CPU Time: 0:0:0
Report 'route_congestion': Route Congestion Report
Generated on Thu Dec 22 23:15:05 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 2052        | 2080        | 3780      | 7912        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 58          | 34        | 92          | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0.733064    | 0.429727  | 1.16279     | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 1           | 6           | 3         | 6           | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.357335    | 0.217976    | 0.0841643 | 0.14366     | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 20          | -1        | 20          | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 3.98459e+08 | 1.72655e+08 | 12788     | 5.71114e+08 | 
------------------------------------------------------------------------


Report 'routing': Global Routing Report
Generated on Thu Dec 22 23:15:05 2022
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 57.11  | 2.03   | 14.60  | 30.05  | 1.07   | 7.22   | 0.13   | 0.55   | 1.47   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 3.56   | 25.56  | 52.62  | 1.87   | 12.64  | 0.23   | 0.95   | 2.58   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires  (thousand)   | 6.35   | 0.29   | 3.07   | 2.44   | 0.23   | 0.19   | 0.02   | 0.06   | 0.05   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------


  
--------------------------------------------------------------------------------------------------------------------
|                                                 Vias statistics                                                  |
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Number of vias  (thousand) | 12.79  | 6.62   | 4.94   | 0.55   | 0.38   | 0.12   | 0.09   | 0.09   | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Vias (%)                   | 100.00 | 51.74  | 38.65  | 4.27   | 2.96   | 0.98   | 0.68   | 0.73   | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 
--------------------------------------------------------------------------------------------------------------------


info UI30: performing congestion analysis on partition simpleMultiplier (started at Thu Dec 22 23:15:05 2022)

Congestion ratio stats: min = 0.07, max = 1.42, mean = 0.50 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI: 100 (out of 1289) 'GR11' messages were written to the session log file
info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 406M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 389M)
info TDRO: Prepare timing info: derate
info TDRO20: Updating timer ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info TDRO: Run time 1  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 1998 pins
info TDRO: wns = -185 tns = -1671
info TDRO: Set tdro_pin_criticality attribute on 11712 pins
Found 1 dominant TNS scenarios.
Found 1 dominant THS scenarios.
info TDRO: Invalidating timer
Running full-chip extraction...
info Full-chip area is (0 0 1121000 1120000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.323008 min: 0.000000 avg: 0.172720
info metal2 layer density max: 0.032336 min: 0.000000 avg: 0.011259
info metal3 layer density max: 0.061000 min: 0.000000 avg: 0.014186
info metal4 layer density max: 0.060943 min: 0.000000 avg: 0.023288
info metal5 layer density max: 0.071571 min: 0.000000 avg: 0.027755
info metal6 layer density max: 0.500000 min: 0.000000 avg: 0.379422
info metal7 layer density max: 0.063825 min: 0.000000 avg: 0.009002
info metal8 layer density max: 0.096400 min: 0.000000 avg: 0.008556
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 1 sec (CPU time: 2 sec; MEM: RSS - 405M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 389M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Excluding '9' clock network cells from IPO sizing
RRT info: Passing 188 candidates for IPO sizing
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 1 sec; MEM: RSS - 424M, CVMEM - 2049M, PVMEM - 2939M, PRSS - 401M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 23:15:08 2022
  
--------------------------------------------------------------------------------------------------------------------------------------
|                                                     PATH GROUPS (SETUP) (nano)                                                     |
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|                  | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global**       |     | 1      |        | 0.2000    | 259       | 3                   | 1.2                   | -0.0460 | -0.0970 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**          |     | 1      |        | 0.2000    | 259       | 3                   | 1.2                   | -0.0460 | -0.0970 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| vsysclk_new_mode | *   | 1      |        | 0.2000    | 128       | 3                   | 2.3                   | -0.0460 | -0.0970 | 
--------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 424M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 401M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 23:15:08 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 424M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 401M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 424M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 401M)
-------------------------------------------------------------------------------
|        MCMM variability report for design 'simpleMultiplier' (nano)         |
|-----------------------+---------+---------+---------+------+------+---------|
|                       | WNS     | TNS     | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+---------+---------+---------+------+------+---------|
| new_mode (corner_0_0) | -0.0460 | -0.0970 | 3       | -ne- | -ne- | -ne-    | 
-------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------------
|       | WNS     | TWNS   | 
|-------+---------+--------|
| late  | -0.0460 | -0.046 | 
|-------+---------+--------|
| early | 0.0     | 0.0    | 
----------------------------


RRT debug: Executing 'ipo_sweep_noise '
info UI32: performing grsi sizing  (started at Thu Dec 22 23:15:08 2022)
Running full-chip extraction...
info Full-chip area is (0 0 1121000 1120000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.323008 min: 0.000000 avg: 0.172720
info metal2 layer density max: 0.032336 min: 0.000000 avg: 0.011259
info metal3 layer density max: 0.061000 min: 0.000000 avg: 0.014186
info metal4 layer density max: 0.060943 min: 0.000000 avg: 0.023288
info metal5 layer density max: 0.071571 min: 0.000000 avg: 0.027755
info metal6 layer density max: 0.500000 min: 0.000000 avg: 0.379422
info metal7 layer density max: 0.063825 min: 0.000000 avg: 0.009002
info metal8 layer density max: 0.096400 min: 0.000000 avg: 0.008556
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
		Sized cells 32
info UI33: performed grsi sizing for 0 sec (CPU time: 1 sec; MEM: RSS - 425M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 403M)
RRT info: IPO changed 32 cells
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 425M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 403M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 23:15:09 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 425M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 403M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 23:15:09 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 425M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 403M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 425M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 403M)
-----------------------------------------------------------------------------
|       MCMM variability report for design 'simpleMultiplier' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0040 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT debug: Executing 'place_detail '
info CHK10: Checking placement...
info UI30: performing detailed placement on partition simpleMultiplier (started at Thu Dec 22 23:15:09 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 2848 movable and 202 fixed cells in partition simpleMultiplier
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 219 cut rows, with average utilization 50.832%, utilization with cell bloats 50.832%.
info DP116: Legalizer has initial 35 illegal movable cells and 1 illegal fixed cells.
info DP128: Legalizer has 35 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 4 illegal movable cells.
info DP117: Iteration 2 (without drc) has 3 illegal movable cells.
info DP117: Iteration 3 (without drc) has 3 illegal movable cells.
info DP117: Iteration 4 (without drc) has 0 illegal movable cells.
info DP118: Finished placing cells without drc: total movable cells: 3050, cells moved: 33, total movement: 16.2143, max movement: 1.13571, average movement: 0.491342.
info DP115: Iteration 5 (with drc) has 0 illegal movable cells.
info Optimize displacement: 2 (0.1%) cells are moved and 10 (0.3%) cells are flipped.
info DP113: Finished legalization after 5 iterations, all movable and fixed cells are legal.
info Number of moved cells: 33. First few cells with largest displacements:
info DP110: 1.14 rows, from {236100 1004000, FS} to {234200 1018000, N}, cell M64/i_1/i_2149.
info DP110: 1.00 rows, from {165800 1088000, S} to {165800 1074000, N}, cell M64/i_1/i_2441.
info DP110: 1.00 rows, from {251300 1004000, FS} to {251300 1018000, N}, cell M64/i_1/i_2156.
info DP110: 0.95 rows, from {395700 94000, N} to {409000 94000, FN}, cell M64/i_1/i_2250.
info DP110: 0.81 rows, from {701600 892000, FS} to {713000 892000, FS}, cell M64/i_1/i_241.
info DP111: Legalization summary: total movable cells: 2848, cells moved: 33, total movement: 15.4857, max movement: 1.13571, average movement: 0.469264.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 2848                | 33          | 15.4857                | 1.13571      | 0.469264         | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition simpleMultiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition simpleMultiplier with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 423M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 403M)
info UI30: performing global routing on partition simpleMultiplier (started at Thu Dec 22 23:15:10 2022)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_follow_gr*                 | value of the follow_gr attribute applied to critical nets    | 100   | 90      | true         | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_verbosity*                 | silent=0, info=1, verbose=2                                  | 2     | 1       | true         | 
---------------------------------------------------------------------------------------------------------------------------------


gr_follow_gr gr_full_timing_update_thresh gr_verbosity
List has 3 elements
Setting up data structures; grid size small

CapCalc CPUs = 2

Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 4320 of 4320 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
setupRakeServer is called with gr_cong
Layer 1 HORIZ  Step cost 57 Upward via cost 14
Layer 2 VERT   Step cost 42 Upward via cost 14
Layer 3 HORIZ  Step cost 57 Upward via cost 14
Layer 4 VERT   Step cost 42 Upward via cost 14
Layer 5 HORIZ  Step cost 57 Upward via cost 14
Layer 6 VERT   Step cost 42 Upward via cost 14
Layer 7 HORIZ  Step cost 57 Upward via cost 14
Layer 8 VERT   Step cost 42
 xOrig 0 xHi 1121004 xStep 57000 colHi 20
 yOrig 0 yHi 1120004 yStep 42000 rowHi 27

Congestion effort = medium
Timing effort     = medium

Start repair & refine global routing with  2  CPUs 

info GR11: Skipping net 'CLOCK_slh_n210' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n280' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n182' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh_n271' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[28]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[26]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[22]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[20]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[18]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[4]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[26]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[22]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[20]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[18]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[16]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[14]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[10]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[8]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[6]' status: 'gr_small'
info GR11: Skipping net 'M64/c[38]' status: 'gr_small'
info GR11: Skipping net 'M64/c[36]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[27]' status: 'gr_small'
info GR11: Skipping net 'M64/c[22]' status: 'gr_small'
info GR11: Skipping net 'M64/c[20]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[25]' status: 'gr_small'
info GR11: Skipping net 'M64/c[14]' status: 'gr_small'
info GR11: Skipping net 'M64/c[12]' status: 'gr_small'
info GR11: Skipping net 'M64/c[10]' status: 'gr_small'
info GR11: Skipping net 'M64/c[8]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[15]' status: 'gr_small'
info GR11: Skipping net 'M64/c[0]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[7]' status: 'gr_small'
info GR11: Skipping net 'inRegA/Q[5]' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[31]' status: 'gr_small'
info GR11: Skipping net 'outReg/n_1' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[21]' status: 'gr_small'
info GR11: Skipping net 'outReg/n_60' status: 'gr_small'
info GR11: Skipping net 'outReg/n_56' status: 'gr_small'
info GR11: Skipping net 'outReg/n_54' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[17]' status: 'gr_small'
info GR11: Skipping net 'outReg/n_46' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[15]' status: 'gr_small'
info GR11: Skipping net 'outReg/n_42' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[13]' status: 'gr_small'
info GR11: Skipping net 'outReg/n_38' status: 'gr_small'
info GR11: Skipping net 'outReg/n_36' status: 'gr_small'
info GR11: Skipping net 'outReg/n_34' status: 'gr_small'
info GR11: Skipping net 'inRegB/Q[7]' status: 'gr_small'
info GR11: Skipping net 'outReg/n_28' status: 'gr_small'
info GR11: Skipping net 'outReg/n_18' status: 'gr_small'
info GR11: Skipping net 'outReg/n_16' status: 'gr_small'
info GR11: Skipping net 'outReg/n_14' status: 'gr_small'
info GR11: Skipping net 'outReg/n_8' status: 'gr_small'
info GR11: Skipping net 'outReg/n_6' status: 'gr_small'
info GR11: Skipping net 'outReg/n_4' status: 'gr_small'
info GR11: Skipping net 'outReg/n_2' status: 'gr_small'
info GR11: Skipping net 'M64/n_0' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/p_0[61]' status: 'gr_small'
info GR11: Skipping net 'M64/c[37]' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/p_0[57]' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/p_0[55]' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/p_0[53]' status: 'gr_small'
info GR11: Skipping net 'M64/c[29]' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/p_0[47]' status: 'gr_small'
info GR11: Skipping net 'M64/c[19]' status: 'gr_small'
info GR11: Skipping net 'M64/c[17]' status: 'gr_small'
info GR11: Skipping net 'M64/c[13]' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/p_0[15]' status: 'gr_small'
info GR11: Skipping net 'M64/c[11]' status: 'gr_small'
info GR11: Skipping net 'M64/c[9]' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/p_0[5]' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/p_0[3]' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/p_0[1]' status: 'gr_small'
info GR11: Skipping net 'M64/c[1]' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/n_1' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/n_2786' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/n_5' status: 'gr_small'
info GR11: Skipping net 'outReg/n_61' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/n_8' status: 'gr_small'
info GR11: Skipping net 'outReg/n_55' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/n_2753' status: 'gr_small'
info GR11: Skipping net 'outReg/n_51' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/n_13' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/n_2875' status: 'gr_small'
info GR11: Skipping net 'outReg/n_43' status: 'gr_small'
info GR11: Skipping net 'outReg/n_41' status: 'gr_small'
info GR11: Skipping net 'outReg/n_39' status: 'gr_small'
info GR11: Skipping net 'outReg/n_37' status: 'gr_small'
info GR11: Skipping net 'outReg/n_35' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/n_18' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/n_2721' status: 'gr_small'
info GR11: Skipping net 'outReg/n_27' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/n_2783' status: 'gr_small'
info GR11: Skipping net 'outReg/n_25' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/n_25' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/n_2720' status: 'gr_small'
info GR11: Skipping net 'outReg/n_15' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/n_2782' status: 'gr_small'
info GR11: Skipping net 'outReg/n_9' status: 'gr_small'
info GR11: Skipping net 'M64/i_1/n_2844' status: 'gr_small'
Removed stale global wiring from 1 nets.
Built 2751 nets   (0 seconds elapsed)

Will perform 'repair' routing on 120 nets: 
        107 without global routing
         11 with open pins  
          2 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)

Repair Routed 120 nets       (0 seconds elapsed)
    WNS =     0,  TNS =          0 
    Edge Overflows = 91 (1.1502 %),  Macro Overflows = 0,  Node Overflows = 20 (0.4630 %) 

Congestion pass 1: may reroute upto 261 nets (may degrade timing)...
    WNS =     0,  TNS =          0 
    Edge Overflows = 86 (1.0870 %),  Macro Overflows = 0,  Node Overflows = 18 (0.4167 %) 
    Routing net stats:     2 skipped,    250 unimproved,      9 routed   (0 seconds elapsed)

Congestion pass 2: may reroute upto 258 nets (may degrade timing)...
    WNS =     0,  TNS =          0 
    Edge Overflows = 91 (1.1502 %),  Macro Overflows = 0,  Node Overflows = 17 (0.3935 %) 
    Routing net stats:     0 skipped,    249 unimproved,      9 routed   (0 seconds elapsed)

Congestion pass 3: may reroute upto 261 nets (may degrade timing)...
    WNS =     0,  TNS =          0 
    Edge Overflows = 92 (1.1628 %),  Macro Overflows = 0,  Node Overflows = 18 (0.4167 %) 
    Routing net stats:     0 skipped,    258 unimproved,      3 routed   (1 seconds elapsed)

Heap: 2G 6M 724k Elapsed Time: 464373:15:11 CPU Time: 0:8:23
    rake server setup complete : Heap: 0G 0M 0k Elapsed Time: 0:0:0 CPU Time: 0:0:0
Report 'route_congestion': Route Congestion Report
Generated on Thu Dec 22 23:15:11 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 2052        | 2080        | 3780      | 7912        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 58          | 34        | 92          | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0.733064    | 0.429727  | 1.16279     | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 1           | 6           | 3         | 6           | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.358758    | 0.216093    | 0.0839943 | 0.143774    | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 18          | -1        | 18          | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 4.00055e+08 | 1.72781e+08 | 12780     | 5.72836e+08 | 
------------------------------------------------------------------------


Report 'routing': Global Routing Report
Generated on Thu Dec 22 23:15:11 2022
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 57.28  | 2.07   | 14.64  | 30.27  | 1.08   | 7.11   | 0.13   | 0.56   | 1.44   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 3.61   | 25.56  | 52.84  | 1.88   | 12.41  | 0.22   | 0.98   | 2.51   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires  (thousand)   | 6.37   | 0.30   | 3.09   | 2.45   | 0.23   | 0.19   | 0.02   | 0.06   | 0.05   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------


  
--------------------------------------------------------------------------------------------------------------------
|                                                 Vias statistics                                                  |
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Number of vias  (thousand) | 12.78  | 6.63   | 4.95   | 0.54   | 0.37   | 0.12   | 0.09   | 0.09   | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Vias (%)                   | 100.00 | 51.89  | 38.71  | 4.19   | 2.87   | 0.95   | 0.67   | 0.72   | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 
--------------------------------------------------------------------------------------------------------------------


info UI30: performing congestion analysis on partition simpleMultiplier (started at Thu Dec 22 23:15:11 2022)

Congestion ratio stats: min = 0.07, max = 1.41, mean = 0.50 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI: 100 (out of 1285) 'GR11' messages were written to the session log file
info UI33: performed global routing for 0 sec (CPU time: 1 sec; MEM: RSS - 424M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 403M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 424M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 403M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 23:15:11 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 424M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 403M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 23:15:11 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 424M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 403M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 424M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 403M)
-----------------------------------------------------------------------------
|       MCMM variability report for design 'simpleMultiplier' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0040 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Stage 'gr' completed successfully
RRT info: User event handler 'after gr' completed successfully
RRT info: Start stage 'tr_opt'
RRT info: User event handler 'before tr_opt' completed successfully
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                        route_track configuration                                                                         |
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| Name                          | Description                                                   | Value | Default | Modified | Value_type | Enum | Persistent | User_level | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| fix_all_drc                   | Use extra strategies to fix rest of violations (versions      | false | true    | true     | N/A        |      | true       | normal     | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| full_drc_pass                 | First path with full DRC check (versions old,new)             | 1     | 2       | true     | N/A        |      | true       | normal     | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate      | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 3 (versions    |       |         |          |            |      |            |            | 
|                               | old,new)                                                      |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate_next | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 2 (version     |       |         |          |            |      |            |            | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_global_layer              | Minimal layer from which follow global metrics have effect    | 4     | 1       | true     | N/A        |      | true       | normal     | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 424M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 403M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 23:15:11 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 424M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 403M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 23:15:11 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 424M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 403M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 424M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 403M)
-----------------------------------------------------------------------------
|       MCMM variability report for design 'simpleMultiplier' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0040 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving statistics from db
-------------------------------------------------------------------
| Property Name                | Property Value   | Property Type | 
|------------------------------+------------------+---------------|
| name                         | sda root         | string        | 
|------------------------------+------------------+---------------|
| top_hier                     | simpleMultiplier | string        | 
|------------------------------+------------------+---------------|
| auto_ideal_fanout_threshold* | 1024             | int           | 
|------------------------------+------------------+---------------|
| mv_is_enabled*               | false            | bool          | 
|------------------------------+------------------+---------------|
| mxdb.design_state.netlist*   | false            | bool          | 
-------------------------------------------------------------------


RRT info: No statistics table in this db
RRT info: Retrieving application info...
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: Detecting non-clock nets
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 424M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 403M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 424M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 403M)
RRT info: Retrieving global routing info...
----------------------------------------------------------------
|                        | tr_opt_init                         | 
|------------------------+-------------------------------------|
| elapsed_time  (min)    | 00h 29m                             | 
|------------------------+-------------------------------------|
| cpu_time  (min)        | 0.0060416666666666665d 00.0h 00.0m  | 
|------------------------+-------------------------------------|
| heap_memory  (Mb)      | 1548                                | 
|------------------------+-------------------------------------|
| logic_utilization  (%) | 54.72                               | 
|------------------------+-------------------------------------|
| WNS  (ps)              | 0.0                                 | 
|------------------------+-------------------------------------|
| TNS  (ns)              | 0.0                                 | 
|------------------------+-------------------------------------|
| WHS  (ps)              | 0.0                                 | 
|------------------------+-------------------------------------|
| THS  (ns)              | 0.0                                 | 
|------------------------+-------------------------------------|
| setup_viols            | 0                                   | 
|------------------------+-------------------------------------|
| hold_viols             | 0                                   | 
|------------------------+-------------------------------------|
| slew_viols             | 0                                   | 
|------------------------+-------------------------------------|
| worst_slew  (ps)       | 0.0                                 | 
|------------------------+-------------------------------------|
| total_slew  (ps)       | 0.0                                 | 
|------------------------+-------------------------------------|
| overflow_edges         | 92                                  | 
|------------------------+-------------------------------------|
| overflow_nodes         | 18                                  | 
|------------------------+-------------------------------------|
| wire_len_total  (mm)   | 57.3                                | 
|------------------------+-------------------------------------|
| via_count_total        | 12780                               | 
----------------------------------------------------------------



info 'twns' objective check is passed.
Collecting clock nets...
Collected 11 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Calculating slew/delay values: 10% 80% 90% 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 424M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 403M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------


RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
RRT warning: User-specified value 'false' for option 'cri_gr_cc_derate' overrides previous 'true'
RRT warning: User-specified value 'true' for option 'cri_reuse' overrides previous 'false'
Running full-chip extraction...
info Full-chip area is (0 0 1121000 1120000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.343727 min: 0.000000 avg: 0.173100
info metal2 layer density max: 0.032336 min: 0.000000 avg: 0.011259
info metal3 layer density max: 0.061000 min: 0.000000 avg: 0.014186
info metal4 layer density max: 0.060943 min: 0.000000 avg: 0.023288
info metal5 layer density max: 0.071571 min: 0.000000 avg: 0.027755
info metal6 layer density max: 0.500000 min: 0.000000 avg: 0.379422
info metal7 layer density max: 0.063825 min: 0.000000 avg: 0.009002
info metal8 layer density max: 0.096400 min: 0.000000 avg: 0.008556
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 425M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 403M)
-------------------------
| Current critical nets |
|------------+----------|
| Count      | 203      | 
|------------+----------|
| Count, %   | 5.02     | 
|------------+----------|
| Length, um | 23244    | 
|------------+----------|
| Length, %  | 40.57    | 
-------------------------


---------------------
|  Follow GR nets   |
|------------+------|
| Count      | 18   | 
|------------+------|
| Count, %   | 0.44 | 
|------------+------|
| Length, um | 2787 | 
|------------+------|
| Length, %  | 4.86 | 
---------------------


RRT info: Set routing priority of '18' follow_gr nets to '50'
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '11' clock nets to 'true'

Setting all clock networks in partition(s) 'simpleMultiplier':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 17    | 
|-------------------------------+-------|
| Total Sequential cells        | 192   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 10    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 10    | 
-----------------------------------------


Found 10 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 10 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 192 pre-existing "fixed" Sequential leaf cells of clock networks
 192 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition simpleMultiplier.

RRT debug: Executing 'route_track -runs 2 -keep_detail_routing 5 -timing_effort medium -river false'
info UI30: performing track routing on partition simpleMultiplier (started at Thu Dec 22 23:15:12 2022)
Starting route_track for technology class A
Settings initialization ...
----------------------------------------
|           Nets statistics            |
|-----------------------+------+-------|
|                       | Nets | Pins  | 
|-----------------------+------+-------|
| Total (partition)     | 4049 | 10952 | 
|-----------------------+------+-------|
| To be routed :        | 4036 | 10736 | 
|-----------------------+------+-------|
|   - signal            | 4036 | 10736 | 
|-----------------------+------+-------|
| To be skipped :       | 13   | 216   | 
|-----------------------+------+-------|
|   - marked dont_route | 11   | 213   | 
|-----------------------+------+-------|
|   - less 2 pins       | 1    | 0     | 
|-----------------------+------+-------|
|   - tieoff            | 1    | 3     | 
----------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with global wires | 2651 | 
|-----------------------+------|
|   - no any wires      | 1385 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 18   | 
--------------------------------


--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Routing Cell Library initialization ...
 core  lib cells:   45 with    125 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 163 core library pins:
 Ideal   :   163 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.1 CPU) seconds, used 0 MB
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.1G

Initialization ...
Global grid size 27 rows x 20 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 4036 nets with average value 100.00
Property preserve_channel is set on 18 nets with average value 90.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 590X x 800Y
M2:   vertical grid 590X x 800Y
M3: horizontal grid 969X x 800Y
M4:   vertical grid 400X x 800Y
M5: horizontal grid 400X x 400Y
M6:   vertical grid 400X x 520Y
M7: horizontal grid 520X x 140Y
M8:   vertical grid 140X x 140Y
M9: horizontal grid 140X x 70Y
M10:   vertical grid 70X x 70Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Reading design data ...
Fixed net wires 1387
Fixed net vias 79037
Core cells 3050
Core cells with unique orientation 118: pin objects 1742, obstructions 783
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 131, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 2651 nets with global routing
Detected 1385 nets without any routing
Detected 6369 wires, 12780 vias
Detected 10736 pins
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 2.1G

Set nets timing parameters ...
Updating timing...
Collecting timing bottlenecks: 100%
Collecting timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Setting SI parallel length constraints ...
Determining critical nets for straightening ...
plength_threshold:    16
spread_effort:        1
straightening_effort: 2
Straightening will be performed for 57 critical nets
Calculating slew/delay values: 10% 80% 90% 100%
Initial Track Assignment: 1 2 3 4 5 6 7 done
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.1G

Run(1) ...
1.000 Changed     7451 of    19200 tested segments in   188 channels. Unresolved    10051 violations and      138 notes
1.001 Changed     5894 of    16809 tested segments in   229 channels. Unresolved     8032 violations and      257 notes
1.002 Changed     5340 of    15669 tested segments in   256 channels. Unresolved     7012 violations and      256 notes
1.003 Changed     4804 of    14535 tested segments in   263 channels. Unresolved     6458 violations and      254 notes
1.004 Changed     4371 of    13718 tested segments in   257 channels. Unresolved     5984 violations and      266 notes
1.005 Changed     4114 of    12809 tested segments in   264 channels. Unresolved     5562 violations and      248 notes
1.006 Changed     3936 of    12353 tested segments in   256 channels. Unresolved     5263 violations and      255 notes
1.007 Changed     3780 of    11917 tested segments in   258 channels. Unresolved     5036 violations and      255 notes
1.008 Changed     3602 of    11386 tested segments in   256 channels. Unresolved     4765 violations and      265 notes
1.009 Changed     3381 of    10872 tested segments in   263 channels. Unresolved     4531 violations and      265 notes
1.010 Changed     3088 of    10302 tested segments in   258 channels. Unresolved     4251 violations and      303 notes
1.011 Changed     2979 of     9766 tested segments in   267 channels. Unresolved     4047 violations and      306 notes
1.012 Changed     2564 of     9226 tested segments in   257 channels. Unresolved     3720 violations and      345 notes
1.013 Changed     2311 of     8605 tested segments in   253 channels. Unresolved     3540 violations and      400 notes
1.014 Changed     2147 of     8134 tested segments in   251 channels. Unresolved     3301 violations and      478 notes
1.015 Changed     1877 of     7839 tested segments in   250 channels. Unresolved     3099 violations and      495 notes
1.016 Changed     1765 of     7428 tested segments in   244 channels. Unresolved     2972 violations and      563 notes
1.017 Changed     1609 of     7096 tested segments in   244 channels. Unresolved     2738 violations and      601 notes
1.018 Changed     1485 of     6747 tested segments in   245 channels. Unresolved     2622 violations and      641 notes
1.019 Changed     1384 of     6345 tested segments in   236 channels. Unresolved     2495 violations and      669 notes
1.020 Changed     1287 of     5977 tested segments in   239 channels. Unresolved     2381 violations and      698 notes
1.021 Changed     1182 of     5630 tested segments in   236 channels. Unresolved     2267 violations and      723 notes
1.022 Changed     1144 of     5493 tested segments in   231 channels. Unresolved     2236 violations and      740 notes
1.023 Changed     1055 of     5261 tested segments in   233 channels. Unresolved     2129 violations and      775 notes
1.024 Changed     1077 of     5077 tested segments in   236 channels. Unresolved     2080 violations and      801 notes
1.025 Changed      920 of     4979 tested segments in   229 channels. Unresolved     2000 violations and      840 notes
1.026 Changed      932 of     4625 tested segments in   226 channels. Unresolved     1945 violations and      851 notes
1.027 Changed      735 of     4411 tested segments in   233 channels. Unresolved     1869 violations and      868 notes
1.028 Changed      715 of     3882 tested segments in   229 channels. Unresolved     1849 violations and      892 notes
1.029 Changed      562 of     3545 tested segments in   227 channels. Unresolved     1800 violations and      920 notes
1.030 Changed      470 of     2952 tested segments in   221 channels. Unresolved     1764 violations and      949 notes
1.031 Changed      347 of     2462 tested segments in   212 channels. Unresolved     1745 violations and      968 notes
1.032 Changed      262 of     1890 tested segments in   204 channels. Unresolved     1706 violations and      986 notes
1.033 Changed      142 of     1230 tested segments in   172 channels. Unresolved     1671 violations and      983 notes
1.034 Changed       86 of      630 tested segments in   123 channels. Unresolved     1662 violations and      988 notes
1.035 Changed       85 of      396 tested segments in    83 channels. Unresolved     1640 violations and      995 notes
1.036 Changed       62 of      319 tested segments in    81 channels. Unresolved     1614 violations and     1006 notes
1.037 Changed       50 of      261 tested segments in    72 channels. Unresolved     1609 violations and     1010 notes
1.038 Changed       51 of      228 tested segments in    65 channels. Unresolved     1599 violations and     1013 notes
1.039 Changed       46 of      185 tested segments in    61 channels. Unresolved     1593 violations and     1015 notes
1.040 Changed       37 of      157 tested segments in    53 channels. Unresolved     1589 violations and     1014 notes
1.041 Changed       28 of      135 tested segments in    45 channels. Unresolved     1581 violations and     1016 notes
1.042 Changed       30 of      118 tested segments in    39 channels. Unresolved     1589 violations and     1018 notes
1.043 Changed       26 of      105 tested segments in    38 channels. Unresolved     1580 violations and     1021 notes
1.044 Changed       23 of       98 tested segments in    34 channels. Unresolved     1583 violations and     1024 notes
1.045 Changed       21 of       89 tested segments in    33 channels. Unresolved     1577 violations and     1024 notes
1.046 Changed       19 of      100 tested segments in    36 channels. Unresolved     1579 violations and     1024 notes
1.047 Changed       15 of       84 tested segments in    30 channels. Unresolved     1567 violations and     1028 notes
1.048 Changed       13 of       66 tested segments in    24 channels. Unresolved     1563 violations and     1026 notes
1.049 Changed       11 of       51 tested segments in    24 channels. Unresolved     1563 violations and     1025 notes
1.050 Changed       12 of       45 tested segments in    23 channels. Unresolved     1566 violations and     1026 notes
1.051 Changed       14 of       54 tested segments in    27 channels. Unresolved     1563 violations and     1027 notes
1.052 Changed        7 of       50 tested segments in    21 channels. Unresolved     1559 violations and     1027 notes
1.053 Changed        1 of       28 tested segments in    17 channels. Unresolved     1555 violations and     1028 notes
1.054 Changed        2 of        9 tested segments in     6 channels. Unresolved     1555 violations and     1028 notes
1.055 Changed        2 of       11 tested segments in     8 channels. Unresolved     1555 violations and     1028 notes
1.056 Changed        0 of        9 tested segments in     7 channels. Unresolved     1555 violations and     1028 notes
1.057 Changed        0 of        2 tested segments in     2 channels. Unresolved     1555 violations and     1028 notes
1.058 Changed        0 of        0 tested segments in     0 channels. Unresolved     1555 violations and     1028 notes
Result=end(begin): viols=1555(10051), notes=1028(138)
Cpu time: 00:05:55, Elapsed time: 00:03:09, Memory: 2.1G

Run(2) ...
2.000 Changed     1178 of    26434 tested segments in   272 channels. Unresolved     1662 violations and     1004 notes
2.001 Changed     1266 of     6376 tested segments in   246 channels. Unresolved     1715 violations and     1121 notes
2.002 Changed     2262 of     6497 tested segments in   259 channels. Unresolved     1958 violations and     1233 notes
2.003 Changed     2518 of     7148 tested segments in   261 channels. Unresolved     2278 violations and     1394 notes
2.004 Changed     2201 of     7154 tested segments in   256 channels. Unresolved     2170 violations and     1509 notes
2.005 Changed     1858 of     6438 tested segments in   257 channels. Unresolved     1927 violations and     1633 notes
2.006 Changed     1327 of     5533 tested segments in   258 channels. Unresolved     1581 violations and     1758 notes
2.007 Changed     1002 of     4461 tested segments in   244 channels. Unresolved     1432 violations and     1801 notes
2.008 Changed      823 of     3751 tested segments in   235 channels. Unresolved     1270 violations and     1868 notes
2.009 Changed      656 of     3262 tested segments in   240 channels. Unresolved     1118 violations and     1933 notes
2.010 Changed      569 of     2857 tested segments in   241 channels. Unresolved     1036 violations and     2022 notes
2.011 Changed      505 of     2556 tested segments in   236 channels. Unresolved      951 violations and     2064 notes
2.012 Changed      426 of     2354 tested segments in   239 channels. Unresolved      878 violations and     2108 notes
2.013 Changed      371 of     2122 tested segments in   233 channels. Unresolved      799 violations and     2164 notes
2.014 Changed      357 of     1935 tested segments in   228 channels. Unresolved      751 violations and     2197 notes
2.015 Changed      315 of     1858 tested segments in   230 channels. Unresolved      702 violations and     2223 notes
2.016 Changed      298 of     1698 tested segments in   225 channels. Unresolved      672 violations and     2238 notes
2.017 Changed      305 of     1661 tested segments in   216 channels. Unresolved      637 violations and     2266 notes
2.018 Changed      298 of     1613 tested segments in   226 channels. Unresolved      604 violations and     2319 notes
2.019 Changed      259 of     1549 tested segments in   215 channels. Unresolved      584 violations and     2341 notes
2.020 Changed      226 of     1422 tested segments in   206 channels. Unresolved      539 violations and     2354 notes
2.021 Changed      197 of     1322 tested segments in   199 channels. Unresolved      514 violations and     2369 notes
2.022 Changed      189 of     1241 tested segments in   195 channels. Unresolved      498 violations and     2378 notes
2.023 Changed      178 of     1208 tested segments in   189 channels. Unresolved      452 violations and     2407 notes
2.024 Changed      166 of     1139 tested segments in   189 channels. Unresolved      448 violations and     2426 notes
2.025 Changed      176 of     1104 tested segments in   186 channels. Unresolved      430 violations and     2448 notes
2.026 Changed      151 of     1034 tested segments in   179 channels. Unresolved      393 violations and     2471 notes
2.027 Changed      161 of      987 tested segments in   179 channels. Unresolved      395 violations and     2495 notes
2.028 Changed      294 of     1078 tested segments in   177 channels. Unresolved      406 violations and     2496 notes
2.029 Changed      292 of     1208 tested segments in   182 channels. Unresolved      418 violations and     2501 notes
2.030 Changed      252 of     1162 tested segments in   180 channels. Unresolved      432 violations and     2507 notes
2.031 Changed      207 of      979 tested segments in   167 channels. Unresolved      417 violations and     2515 notes
2.032 Changed      167 of      866 tested segments in   168 channels. Unresolved      382 violations and     2532 notes
2.033 Changed      108 of      649 tested segments in   138 channels. Unresolved      338 violations and     2540 notes
2.034 Changed       85 of      429 tested segments in   110 channels. Unresolved      332 violations and     2550 notes
2.035 Changed       85 of      342 tested segments in    97 channels. Unresolved      309 violations and     2559 notes
2.036 Changed       63 of      287 tested segments in    88 channels. Unresolved      290 violations and     2566 notes
2.037 Changed       52 of      236 tested segments in    80 channels. Unresolved      277 violations and     2567 notes
2.038 Changed       41 of      197 tested segments in    68 channels. Unresolved      266 violations and     2575 notes
2.039 Changed       35 of      164 tested segments in    64 channels. Unresolved      263 violations and     2571 notes
2.040 Changed       26 of      145 tested segments in    58 channels. Unresolved      266 violations and     2570 notes
2.041 Changed       55 of      140 tested segments in    55 channels. Unresolved      271 violations and     2574 notes
2.042 Changed       53 of      201 tested segments in    60 channels. Unresolved      273 violations and     2573 notes
2.043 Changed       54 of      182 tested segments in    51 channels. Unresolved      272 violations and     2569 notes
2.044 Changed       55 of      192 tested segments in    59 channels. Unresolved      265 violations and     2569 notes
2.045 Changed       35 of      168 tested segments in    58 channels. Unresolved      262 violations and     2569 notes
2.046 Changed       28 of      128 tested segments in    52 channels. Unresolved      251 violations and     2572 notes
2.047 Changed       17 of       91 tested segments in    41 channels. Unresolved      251 violations and     2570 notes
2.048 Changed       12 of       76 tested segments in    35 channels. Unresolved      246 violations and     2572 notes
2.049 Changed       17 of       78 tested segments in    38 channels. Unresolved      249 violations and     2572 notes
2.050 Changed       25 of       90 tested segments in    38 channels. Unresolved      244 violations and     2573 notes
2.051 Changed       23 of       99 tested segments in    37 channels. Unresolved      246 violations and     2573 notes
2.052 Changed       30 of       99 tested segments in    37 channels. Unresolved      245 violations and     2574 notes
2.053 Changed       21 of       84 tested segments in    35 channels. Unresolved      240 violations and     2573 notes
2.054 Changed       13 of       75 tested segments in    31 channels. Unresolved      237 violations and     2573 notes
2.055 Changed        6 of       57 tested segments in    25 channels. Unresolved      233 violations and     2575 notes
2.056 Changed        6 of       35 tested segments in    20 channels. Unresolved      231 violations and     2576 notes
2.057 Changed        5 of       45 tested segments in    20 channels. Unresolved      229 violations and     2577 notes
2.058 Changed        3 of       19 tested segments in    11 channels. Unresolved      228 violations and     2577 notes
2.059 Changed        4 of       18 tested segments in    10 channels. Unresolved      228 violations and     2577 notes
2.060 Changed        4 of       18 tested segments in     9 channels. Unresolved      228 violations and     2577 notes
2.061 Changed        4 of       18 tested segments in    11 channels. Unresolved      226 violations and     2577 notes
2.062 Changed        3 of       17 tested segments in    10 channels. Unresolved      225 violations and     2577 notes
2.063 Changed        6 of       26 tested segments in    12 channels. Unresolved      233 violations and     2577 notes
2.064 Changed        9 of       35 tested segments in    12 channels. Unresolved      233 violations and     2577 notes
2.065 Changed        4 of       29 tested segments in    11 channels. Unresolved      231 violations and     2576 notes
2.066 Changed        5 of       18 tested segments in     8 channels. Unresolved      229 violations and     2576 notes
2.067 Changed        1 of       17 tested segments in     7 channels. Unresolved      229 violations and     2577 notes
2.068 Changed        3 of       14 tested segments in     4 channels. Unresolved      227 violations and     2578 notes
2.069 Changed        2 of       13 tested segments in     4 channels. Unresolved      227 violations and     2578 notes
2.070 Changed        4 of       12 tested segments in     5 channels. Unresolved      226 violations and     2579 notes
2.071 Changed        3 of       12 tested segments in     5 channels. Unresolved      225 violations and     2579 notes
2.072 Changed        2 of       10 tested segments in     4 channels. Unresolved      227 violations and     2579 notes
2.073 Changed        2 of       11 tested segments in     4 channels. Unresolved      226 violations and     2579 notes
2.074 Changed        0 of        9 tested segments in     4 channels. Unresolved      228 violations and     2580 notes
2.075 Changed        0 of        8 tested segments in     4 channels. Unresolved      228 violations and     2580 notes
2.076 Changed        1 of        8 tested segments in     4 channels. Unresolved      226 violations and     2580 notes
2.077 Changed        3 of       11 tested segments in     7 channels. Unresolved      225 violations and     2580 notes
2.078 Changed        3 of       10 tested segments in     6 channels. Unresolved      225 violations and     2580 notes
2.079 Changed        3 of       13 tested segments in     8 channels. Unresolved      225 violations and     2579 notes
2.080 Changed        5 of       15 tested segments in     7 channels. Unresolved      224 violations and     2579 notes
2.081 Changed        2 of       11 tested segments in     6 channels. Unresolved      223 violations and     2577 notes
2.082 Changed        0 of       10 tested segments in     4 channels. Unresolved      222 violations and     2579 notes
2.083 Changed        0 of        0 tested segments in     0 channels. Unresolved      222 violations and     2579 notes
Result=end(begin): viols=222(1662), notes=2579(1004)
Cpu time: 00:03:18, Elapsed time: 00:01:45, Memory: 2.1G

Write routing ...
M1: 12327 vias and 2290 wires with length 1.888 (0.168 in non-prefer direction)
M2: 20757 vias and 19849 wires with length 18.897 (0.822 in non-prefer direction)
M3: 2680 vias and 12734 wires with length 27.534 (0.253 in non-prefer direction)
M4: 1768 vias and 1653 wires with length 1.120 (0.156 in non-prefer direction)
M5: 135 vias and 1155 wires with length 10.845 (0.084 in non-prefer direction)
M6: 110 vias and 78 wires with length 0.168 (0.000 in non-prefer direction)
M7: 175 vias and 184 wires with length 0.788 (0.032 in non-prefer direction)
M8: 0 vias and 107 wires with length 1.590 (0.013 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 37952 vias and 38050 wires with length 62.831 (1.527 in non-prefer direction)

Total 222 violated segments:
Viol: Stat short - 94
Viol: Stat spacing - 112
Viol: Diffnet short - 13
Viol: Samenet spacing - 3

Total 2579 notes:
Note: Offgrid - 1440
Note: Fork - 24
Note: Split - 259
Note: Fat merge - 3
Note: Parallel length - 139
Note: Segment orientation - 714

Info: Via overhang - 64
Info: Detour - 3
info UI33: performed track routing for 4 min 56 sec (CPU time: 9 min 16 sec; MEM: RSS - 443M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 420M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'simpleMultiplier'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 7 sec (CPU time: 12 sec; MEM: RSS - 462M, CVMEM - 2049M, PVMEM - 2939M, PRSS - 439M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 23:20:15 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 462M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 439M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 23:20:15 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 462M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 439M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 462M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 439M)
---------------------------------------------------------------------------------
|         MCMM variability report for design 'simpleMultiplier' (nano)          |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.0180 | 0.0000 | 0       | 0.0140 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   45 with    125 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


----------------------------------------
|           Nets statistics            |
|-----------------------+------+-------|
|                       | Nets | Pins  | 
|-----------------------+------+-------|
| Total (partition)     | 4049 | 10952 | 
|-----------------------+------+-------|
| To be routed :        | 4036 | 10736 | 
|-----------------------+------+-------|
|   - signal            | 4036 | 10736 | 
|-----------------------+------+-------|
| To be skipped :       | 13   | 216   | 
|-----------------------+------+-------|
|   - marked dont_route | 11   | 213   | 
|-----------------------+------+-------|
|   - less 2 pins       | 1    | 0     | 
|-----------------------+------+-------|
|   - tieoff            | 1    | 3     | 
----------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 4036 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 18   | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1121000 1120000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.348269 min: 0.000000 avg: 0.182360
info metal2 layer density max: 0.202347 min: 0.000000 avg: 0.098609
info metal3 layer density max: 0.332206 min: 0.000000 avg: 0.145929
info metal4 layer density max: 0.084943 min: 0.000000 avg: 0.033854
info metal5 layer density max: 0.300071 min: 0.000000 avg: 0.123073
info metal6 layer density max: 0.500371 min: 0.000000 avg: 0.380933
info metal7 layer density max: 0.126015 min: 0.000000 avg: 0.023861
info metal8 layer density max: 0.187785 min: 0.000000 avg: 0.039403
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 11 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 1 sec (CPU time: 1 sec; MEM: RSS - 462M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 440M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 462M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 440M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 23:20:17 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 462M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 440M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 23:20:17 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 462M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 440M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 462M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 440M)
---------------------------------------------------------------------------------
|         MCMM variability report for design 'simpleMultiplier' (nano)          |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.0180 | 0.0000 | 0       | 0.0140 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 462M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 440M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 462M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 440M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------
|                        | tr_opt_init                         | tr_opt_tr_0                        | 
|------------------------+-------------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 29m                             | 00h 05m                            | 
|------------------------+-------------------------------------+------------------------------------|
| cpu_time  (min)        | 0.0060416666666666665d 00.0h 00.0m  | 0.006881944444444445d 00.0h 00.0m  | 
|------------------------+-------------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1548                                | 1548                               | 
|------------------------+-------------------------------------+------------------------------------|
| logic_utilization  (%) | 54.72                               | 54.72                              | 
|------------------------+-------------------------------------+------------------------------------|
| WNS  (ps)              | 0.0                                 | 0.0                                | 
|------------------------+-------------------------------------+------------------------------------|
| TNS  (ns)              | 0.0                                 | 0.0                                | 
|------------------------+-------------------------------------+------------------------------------|
| WHS  (ps)              | 0.0                                 | 0.0                                | 
|------------------------+-------------------------------------+------------------------------------|
| THS  (ns)              | 0.0                                 | 0.0                                | 
|------------------------+-------------------------------------+------------------------------------|
| setup_viols            | 0                                   | 0                                  | 
|------------------------+-------------------------------------+------------------------------------|
| hold_viols             | 0                                   | 0                                  | 
|------------------------+-------------------------------------+------------------------------------|
| slew_viols             | 0                                   | 0                                  | 
|------------------------+-------------------------------------+------------------------------------|
| worst_slew  (ps)       | 0.0                                 | 0.0                                | 
|------------------------+-------------------------------------+------------------------------------|
| total_slew  (ps)       | 0.0                                 | 0.0                                | 
|------------------------+-------------------------------------+------------------------------------|
| overflow_edges         | 92                                  |                                    | 
|------------------------+-------------------------------------+------------------------------------|
| overflow_nodes         | 18                                  |                                    | 
|------------------------+-------------------------------------+------------------------------------|
| wire_len_total  (mm)   | 57.3                                | 65.5                               | 
|------------------------+-------------------------------------+------------------------------------|
| via_count_total        | 12780                               | 38963                              | 
-----------------------------------------------------------------------------------------------------


RRT info: Max util is set to 100.0%
info DUM207: update_cell_density_map: re-initialized cell-density map for partition simpleMultiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: update_cell_density_map: re-initialized cell-density map for partition simpleMultiplier old max-util 100 new max-util 100.

Info: Cell density rectangles with ZERO-CAPACITY = 21
Info: Cell density rectangles with ZERO-CAPACITY & LOAD > 0 = 0

Placement Cell Density Distribution - 121 objects 
        --- get_objects cell_density_rect -of [get_objects cell_density_map] --->
0       |================================================================ 21
4.03348 | 0
8.06696 | 0
12.1004 | 0
16.1339 | 0
20.1674 |====== 2
24.2009 |============ 4
28.2344 |========= 3
32.2679 |====== 2
36.3013 |========= 3
40.3348 |========= 3
44.3683 |===================== 7
48.4018 |=============== 5
52.4353 |================================================= 16
56.4688 |==================================================================== 22
60.5022 |======================================================= 18
64.5357 |===================== 7
68.5692 |=============== 5
72.6027 |====== 2
76.6362 |=== 1
80.6696 |
        V     get_property -name utilization -object %object%

RRT debug: Executing 'optimize -effort medium'
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu Dec 22 23:20:17 2022)
Report 'simpleMultiplier': Design Report
Generated on Thu Dec 22 23:20:17 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 3050  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 272   | 8.91       | 
| Inverters      | 129   | 4.22       | 
| Registers      | 195   | 6.39       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1071  | 35.11      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 3050  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6573.92                | 54.72           | 
| Buffers, Inverters | 338.618                | 2.81            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 12013.1                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 4038  | 100        | 
| Orphaned        | 2     | 0.04       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3579  | 88.63      | 
| 2 Fanouts       | 233   | 5.77       | 
| 3-30 Fanouts    | 179   | 4.43       | 
| 30-127 Fanouts  | 45    | 1.11       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu Dec 22 23:20:17 2022
  
----------------------------------------------------------------
|                       GR Configuration                       |
|------------------+----------+--------+-----------+-----------|
|                  | Mode     | Tracks | Min Layer | Max Layer | 
|------------------+----------+--------+-----------+-----------|
| simpleMultiplier | unfolded | 30     | 1         | 8         | 
----------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |============== 5
30  |===== 2
35  |=========== 4
40  |======== 3
45  |========================= 9
50  |======================================== 14
55  |======================================================================== 25
60  |========================================================= 20
65  |========================= 9
70  |============== 5
75  | 0
80  |== 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design simpleMultiplier.
info OPT24: optimize_max_util is set to 100% in partition simpleMultiplier (0 density boxes are currently over utilized: max=80.6696%).

WNS:0 TNS:0 TNDD:-4828.0 WHS:0 THS:0 THDD:-3048.0 SLEW:0 CAP:0.0 LEAKAGE:0.119727 DYNAMIC:5.269169 AREA:6573.92

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-4828.0 WHS:0 THS:0 THDD:-3048.0 SLEW:0 CAP:0.0 LEAKAGE:0.119727 DYNAMIC:5.269169 AREA:6573.92

info OPT24: optimize_max_util is set to 100% in partition simpleMultiplier (0 density boxes are currently over utilized: max=80.6696%).


info DUM207: optimize: re-initialized cell-density map for partition simpleMultiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition simpleMultiplier old max-util 100 new max-util 100.
Report 'simpleMultiplier': Design Report
Generated on Thu Dec 22 23:20:18 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 3050  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 272   | 8.91       | 
| Inverters      | 129   | 4.22       | 
| Registers      | 195   | 6.39       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1071  | 35.11      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 3050  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6573.92                | 54.72           | 
| Buffers, Inverters | 338.618                | 2.81            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 12013.1                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 4038  | 100        | 
| Orphaned        | 2     | 0.04       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3579  | 88.63      | 
| 2 Fanouts       | 233   | 5.77       | 
| 3-30 Fanouts    | 179   | 4.43       | 
| 30-127 Fanouts  | 45    | 1.11       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |============== 5
30  |===== 2
35  |=========== 4
40  |======== 3
45  |========================= 9
50  |======================================== 14
55  |======================================================================== 25
60  |========================================================= 20
65  |========================= 9
70  |============== 5
75  | 0
80  |== 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 463M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 440M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 463M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 440M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 463M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 440M)
RRT info: Retrieving detail routing info...
---------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                       | tr_opt_drc_0                      | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------|
| elapsed_time  (min)    | 00h 29m                            | 00h 05m                           | 00h 00m                           | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------|
| cpu_time  (min)        | 0.0060416666666666665d 00.0h00.0m  | 0.006881944444444445d 00.0h00.0m  | 6.944444444444444e-6d 00.0h00.0m  | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------|
| heap_memory  (Mb)      | 1548                               | 1548                              | 1548                              | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------|
| logic_utilization  (%) | 54.72                              | 54.72                             | 54.72                             | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------|
| WNS  (ps)              | 0.0                                | 0.0                               | 0.0                               | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------|
| TNS  (ns)              | 0.0                                | 0.0                               | 0.0                               | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------|
| WHS  (ps)              | 0.0                                | 0.0                               | 0.0                               | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------|
| THS  (ns)              | 0.0                                | 0.0                               | 0.0                               | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------|
| setup_viols            | 0                                  | 0                                 | 0                                 | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------|
| hold_viols             | 0                                  | 0                                 | 0                                 | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------|
| slew_viols             | 0                                  | 0                                 | 0                                 | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------|
| worst_slew  (ps)       | 0.0                                | 0.0                               | 0.0                               | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------|
| total_slew  (ps)       | 0.0                                | 0.0                               | 0.0                               | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------|
| overflow_edges         | 92                                 |                                   |                                   | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------|
| overflow_nodes         | 18                                 |                                   |                                   | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------|
| wire_len_total  (mm)   | 57.3                               | 65.5                              | 65.5                              | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------|
| via_count_total        | 12780                              | 38963                             | 38963                             | 
---------------------------------------------------------------------------------------------------------------------------------------


warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu Dec 22 23:20:19 2022)
Report 'simpleMultiplier': Design Report
Generated on Thu Dec 22 23:20:19 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 3050  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 272   | 8.91       | 
| Inverters      | 129   | 4.22       | 
| Registers      | 195   | 6.39       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1071  | 35.11      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 3050  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6573.92                | 54.72           | 
| Buffers, Inverters | 338.618                | 2.81            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 12013.1                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 4038  | 100        | 
| Orphaned        | 2     | 0.04       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3579  | 88.63      | 
| 2 Fanouts       | 233   | 5.77       | 
| 3-30 Fanouts    | 179   | 4.43       | 
| 30-127 Fanouts  | 45    | 1.11       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu Dec 22 23:20:19 2022
  
----------------------------------------------------------------
|                       GR Configuration                       |
|------------------+----------+--------+-----------+-----------|
|                  | Mode     | Tracks | Min Layer | Max Layer | 
|------------------+----------+--------+-----------+-----------|
| simpleMultiplier | unfolded | 30     | 1         | 8         | 
----------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |============== 5
30  |===== 2
35  |=========== 4
40  |======== 3
45  |========================= 9
50  |======================================== 14
55  |======================================================================== 25
60  |========================================================= 20
65  |========================= 9
70  |============== 5
75  | 0
80  |== 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design simpleMultiplier.
info OPT24: optimize_max_util is set to 100% in partition simpleMultiplier (0 density boxes are currently over utilized: max=80.6696%).

WNS:0 TNS:0 TNDD:-4828.0 WHS:0 THS:0 THDD:-3048.0 SLEW:0 CAP:0.0 LEAKAGE:0.119727 DYNAMIC:5.269169 AREA:6573.92

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-4828.0 WHS:0 THS:0 THDD:-3048.0 SLEW:0 CAP:0.0 LEAKAGE:0.119727 DYNAMIC:5.269169 AREA:6573.92

info OPT24: optimize_max_util is set to 100% in partition simpleMultiplier (0 density boxes are currently over utilized: max=80.6696%).


info DUM207: optimize: re-initialized cell-density map for partition simpleMultiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition simpleMultiplier old max-util 100 new max-util 100.
Report 'simpleMultiplier': Design Report
Generated on Thu Dec 22 23:20:19 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 3050  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 272   | 8.91       | 
| Inverters      | 129   | 4.22       | 
| Registers      | 195   | 6.39       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1071  | 35.11      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 3050  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6573.92                | 54.72           | 
| Buffers, Inverters | 338.618                | 2.81            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 12013.1                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 4038  | 100        | 
| Orphaned        | 2     | 0.04       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3579  | 88.63      | 
| 2 Fanouts       | 233   | 5.77       | 
| 3-30 Fanouts    | 179   | 4.43       | 
| 30-127 Fanouts  | 45    | 1.11       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |============== 5
30  |===== 2
35  |=========== 4
40  |======== 3
45  |========================= 9
50  |======================================== 14
55  |======================================================================== 25
60  |========================================================= 20
65  |========================= 9
70  |============== 5
75  | 0
80  |== 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 463M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 441M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 463M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 441M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 463M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 441M)
RRT info: Retrieving detail routing info...
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                       | tr_opt_drc_0                      | tr_opt_tns_0                       | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 29m                            | 00h 05m                           | 00h 00m                           | 00h 00m                            | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------|
| cpu_time  (min)        | 0.0060416666666666665d00.0h 00.0m  | 0.006881944444444445d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1548                               | 1548                              | 1548                              | 1548                               | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------|
| logic_utilization  (%) | 54.72                              | 54.72                             | 54.72                             | 54.72                              | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------|
| WNS  (ps)              | 0.0                                | 0.0                               | 0.0                               | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------|
| TNS  (ns)              | 0.0                                | 0.0                               | 0.0                               | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------|
| WHS  (ps)              | 0.0                                | 0.0                               | 0.0                               | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------|
| THS  (ns)              | 0.0                                | 0.0                               | 0.0                               | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------|
| setup_viols            | 0                                  | 0                                 | 0                                 | 0                                  | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------|
| hold_viols             | 0                                  | 0                                 | 0                                 | 0                                  | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------|
| slew_viols             | 0                                  | 0                                 | 0                                 | 0                                  | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------|
| worst_slew  (ps)       | 0.0                                | 0.0                               | 0.0                               | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------|
| total_slew  (ps)       | 0.0                                | 0.0                               | 0.0                               | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------|
| overflow_edges         | 92                                 |                                   |                                   |                                    | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------|
| overflow_nodes         | 18                                 |                                   |                                   |                                    | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------|
| wire_len_total  (mm)   | 57.3                               | 65.5                              | 65.5                              | 65.5                               | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------|
| via_count_total        | 12780                              | 38963                             | 38963                             | 38963                              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info RPT: Saving properties of path groups
info RPT: Changing path group slack margin to 199
corner_0_0
corner_0_0
info LP: The enabled corners for dynamic power are: corner_0_0
info LP: The enabled corners for leakage power are: corner_0_0
info LP: The total power for corner_0_0 corner: 5388896
info LP: The total power for corner_0_0 corner: 5388896
info LP: The detailed power report:
Report 'report_power_summary': Power
Generated on Thu Dec 22 23:20:20 2022
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |  2865856 |   2403314 |  | 5269169 |  119727 |  | 5388896 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |  2865856 |   1614524 |  | 4480379 |  119727 |  | 4600106 |   85.36 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |    94112 |     19622 |  |  113734 |     829 |  |  114563 |    2.13 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |  2771730 |   1594902 |  | 4366632 |  118898 |  | 4485530 |   83.24 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |  1727047 |   1469892 |  | 3196938 |  103383 |  | 3300321 |   61.24 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |  1043859 |    125010 |  | 1168869 |   15515 |  | 1184385 |   21.98 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |    788790 |  |  788790 |         |  |  788790 |   14.64 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |    137294 |  |  137294 |         |  |  137294 |    2.55 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     97094 |  |   97094 |         |  |   97094 |    1.80 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |    651496 |  |  651496 |         |  |  651496 |   12.09 | 
-------------------------------------------------------------------------------------------


info LP: Low effort power optimization of all cells.
info LP: Start power optimization in mode postroute_normal.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu Dec 22 23:20:20 2022)
Report 'simpleMultiplier': Design Report
Generated on Thu Dec 22 23:20:20 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 3050  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 272   | 8.91       | 
| Inverters      | 129   | 4.22       | 
| Registers      | 195   | 6.39       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1071  | 35.11      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 3050  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6573.92                | 54.72           | 
| Buffers, Inverters | 338.618                | 2.81            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 12013.1                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 4038  | 100        | 
| Orphaned        | 2     | 0.04       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3579  | 88.63      | 
| 2 Fanouts       | 233   | 5.77       | 
| 3-30 Fanouts    | 179   | 4.43       | 
| 30-127 Fanouts  | 45    | 1.11       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu Dec 22 23:20:20 2022
  
----------------------------------------------------------------
|                       GR Configuration                       |
|------------------+----------+--------+-----------+-----------|
|                  | Mode     | Tracks | Min Layer | Max Layer | 
|------------------+----------+--------+-----------+-----------|
| simpleMultiplier | unfolded | 30     | 1         | 8         | 
----------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 23:20:20 2022
  
--------------------------------------------------------------------------------------------------------------------------------------
|                                                     PATH GROUPS (SETUP) (nano)                                                     |
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|                  | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global**       |     | 1      |        | 0.2000    | 259       | 20                  | 7.7                   | -0.1810 | -1.5010 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**          |     | 1      |        | 0.2000    | 259       | 20                  | 7.7                   | -0.1810 | -1.5010 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| vsysclk_new_mode | *   | 1      | 0.1990 | 0.2000    | 128       | 20                  | 16                    | -0.1810 | -1.5010 | 
--------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 463M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 441M)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |============== 5
30  |===== 2
35  |=========== 4
40  |======== 3
45  |========================= 9
50  |======================================== 14
55  |======================================================================== 25
60  |========================================================= 20
65  |========================= 9
70  |============== 5
75  | 0
80  |== 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design simpleMultiplier.
info OPT24: optimize_max_util is set to 100% in partition simpleMultiplier (0 density boxes are currently over utilized: max=80.6696%).

WNS:-181 TNS:-1501 TNDD:-4828.0 WHS:0 THS:0 THDD:-3048.0 SLEW:0 CAP:0.0 LEAKAGE:0.119727 DYNAMIC:5.269169 AREA:6573.92

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

info OPT226: Running optimization with 2 processes.
info OPT5: Optimizing objective TOTAL_POWER.
SLEW:0 CAP:0.0 LEAKAGE:0.119727 DYNAMIC:5.269169 AREA:6573.92

info OPT10: optimized 29 targets
SLEW:0 CAP:0.0 LEAKAGE:0.119691 DYNAMIC:5.267840 AREA:6573.13

info OPT9: total 29 nets optimized
info OPT24: optimize_max_util is set to 100% in partition simpleMultiplier (0 density boxes are currently over utilized: max=80.6696%).

info OPT6: cpu [0h:0m:0s] memory [1g:1000m:192k]
SLEW:0 CAP:0.0 LEAKAGE:0.119691 DYNAMIC:5.267840 AREA:6573.13

info OPT10: optimized 80 targets
SLEW:0 CAP:0.0 LEAKAGE:0.119676 DYNAMIC:5.268514 AREA:6572.86

info OPT9: total 80 nets optimized
info OPT24: optimize_max_util is set to 100% in partition simpleMultiplier (0 density boxes are currently over utilized: max=80.6696%).

info OPT6: cpu [0h:0m:0s] memory [1g:1000m:192k]
info OPT225: Completed optimization in postroute mode with TOTAL POWER objective and TOTAL POWER step in 1 sec (CPU time: 1 sec; MEM: RSS - 470M, CVMEM - 2049M, PVMEM - 2939M)
WNS:-181 TNS:-1483 TNDD:-5041.0 WHS:0 THS:0 THDD:-3167.0 SLEW:0 CAP:0.0 LEAKAGE:0.119676 DYNAMIC:5.268514 AREA:6572.86

info OPT24: optimize_max_util is set to 100% in partition simpleMultiplier (0 density boxes are currently over utilized: max=80.6696%).


info DUM207: optimize: re-initialized cell-density map for partition simpleMultiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition simpleMultiplier old max-util 100 new max-util 100.
Report 'simpleMultiplier': Design Report
Generated on Thu Dec 22 23:20:21 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 3050  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 272   | 8.91       | 
| Inverters      | 129   | 4.22       | 
| Registers      | 195   | 6.39       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1071  | 35.11      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 3050  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6572.86                | 54.71           | 
| Buffers, Inverters | 338.352                | 2.81            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 12013.1                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 4038  | 100        | 
| Orphaned        | 2     | 0.04       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3579  | 88.63      | 
| 2 Fanouts       | 233   | 5.77       | 
| 3-30 Fanouts    | 179   | 4.43       | 
| 30-127 Fanouts  | 45    | 1.11       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 23:20:21 2022
  
--------------------------------------------------------------------------------------------------------------------------------------
|                                                     PATH GROUPS (SETUP) (nano)                                                     |
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
|                  | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS     | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **global**       |     | 1      |        | 0.2000    | 259       | 20                  | 7.7                   | -0.1810 | -1.4830 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| **qor**          |     | 1      |        | 0.2000    | 259       | 20                  | 7.7                   | -0.1810 | -1.4830 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+---------|
| vsysclk_new_mode | *   | 1      | 0.1990 | 0.2000    | 128       | 20                  | 16                    | -0.1810 | -1.4830 | 
--------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 462M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 441M)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |============== 5
30  |===== 2
35  |=========== 4
40  |======== 3
45  |========================= 9
50  |======================================== 14
55  |======================================================================== 25
60  |========================================================= 20
65  |========================= 9
70  |============== 5
75  | 0
80  |== 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 1 sec (CPU time: 1 sec; MEM: RSS - 462M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 441M)
info LP: Power optimization done.
info LP: The detailed power report after power optimization.
Report 'report_power_summary': Power
Generated on Thu Dec 22 23:20:21 2022
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |  2865898 |   2402616 |  | 5268514 |  119676 |  | 5388190 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |  2865898 |   1613826 |  | 4479724 |  119676 |  | 4599400 |   85.36 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |    94112 |     19622 |  |  113734 |     829 |  |  114563 |    2.13 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |  2771773 |   1594204 |  | 4365977 |  118848 |  | 4484825 |   83.23 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |  1727061 |   1469194 |  | 3196255 |  103333 |  | 3299588 |   61.24 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |  1043884 |    125010 |  | 1168895 |   15515 |  | 1184410 |   21.98 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |    788790 |  |  788790 |         |  |  788790 |   14.64 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |    137294 |  |  137294 |         |  |  137294 |    2.55 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     97094 |  |   97094 |         |  |   97094 |    1.80 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |    651496 |  |  651496 |         |  |  651496 |   12.09 | 
-------------------------------------------------------------------------------------------


info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 462M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 441M)
info RPT: Restoring properties of path groups
info RPT: Number of path groups 9
Report 'report_path_group': Path Group
Generated on Thu Dec 22 23:20:22 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 462M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 441M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 462M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 441M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 462M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 441M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                       | tr_opt_drc_0                      | tr_opt_tns_0                       | tr_opt_power_0                                       | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------|
| elapsed_time  (min)    | 00h 29m                            | 00h 05m                           | 00h 00m                           | 00h 00m                            | 00h 00m                                              | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------|
| cpu_time  (min)        | 0.0060416666666666665d00.0h 00.0m  | 0.006881944444444445d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 2.0833333333333333e-5d0-6.167905692361981e-20h00.0m  | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------|
| heap_memory  (Mb)      | 1548                               | 1548                              | 1548                              | 1548                               | 1548                                                 | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------|
| logic_utilization  (%) | 54.72                              | 54.72                             | 54.72                             | 54.72                              | 54.71                                                | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------|
| WNS  (ps)              | 0.0                                | 0.0                               | 0.0                               | 0.0                                | 0.0                                                  | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------|
| TNS  (ns)              | 0.0                                | 0.0                               | 0.0                               | 0.0                                | 0.0                                                  | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------|
| WHS  (ps)              | 0.0                                | 0.0                               | 0.0                               | 0.0                                | 0.0                                                  | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------|
| THS  (ns)              | 0.0                                | 0.0                               | 0.0                               | 0.0                                | 0.0                                                  | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------|
| setup_viols            | 0                                  | 0                                 | 0                                 | 0                                  | 0                                                    | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------|
| hold_viols             | 0                                  | 0                                 | 0                                 | 0                                  | 0                                                    | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------|
| slew_viols             | 0                                  | 0                                 | 0                                 | 0                                  | 0                                                    | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------|
| worst_slew  (ps)       | 0.0                                | 0.0                               | 0.0                               | 0.0                                | 0.0                                                  | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------|
| total_slew  (ps)       | 0.0                                | 0.0                               | 0.0                               | 0.0                                | 0.0                                                  | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------|
| overflow_edges         | 92                                 |                                   |                                   |                                    |                                                      | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------|
| overflow_nodes         | 18                                 |                                   |                                   |                                    |                                                      | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------|
| wire_len_total  (mm)   | 57.3                               | 65.5                              | 65.5                              | 65.5                               | 65.5                                                 | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------|
| via_count_total        | 12780                              | 38963                             | 38963                             | 38963                              | 38963                                                | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu Dec 22 23:20:22 2022)
Report 'simpleMultiplier': Design Report
Generated on Thu Dec 22 23:20:22 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 3050  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 272   | 8.91       | 
| Inverters      | 129   | 4.22       | 
| Registers      | 195   | 6.39       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1071  | 35.11      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 3050  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6572.86                | 54.71           | 
| Buffers, Inverters | 338.352                | 2.81            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 12013.1                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 4038  | 100        | 
| Orphaned        | 2     | 0.04       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3579  | 88.63      | 
| 2 Fanouts       | 233   | 5.77       | 
| 3-30 Fanouts    | 179   | 4.43       | 
| 30-127 Fanouts  | 45    | 1.11       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu Dec 22 23:20:22 2022
  
----------------------------------------------------------------
|                       GR Configuration                       |
|------------------+----------+--------+-----------+-----------|
|                  | Mode     | Tracks | Min Layer | Max Layer | 
|------------------+----------+--------+-----------+-----------|
| simpleMultiplier | unfolded | 30     | 1         | 8         | 
----------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |============== 5
30  |===== 2
35  |=========== 4
40  |======== 3
45  |========================= 9
50  |======================================== 14
55  |======================================================================== 25
60  |========================================================= 20
65  |========================= 9
70  |============== 5
75  | 0
80  |== 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design simpleMultiplier.
info OPT24: optimize_max_util is set to 100% in partition simpleMultiplier (0 density boxes are currently over utilized: max=80.6696%).

WNS:0 TNS:0 TNDD:-5041.0 WHS:0 THS:0 THDD:-3167.0 SLEW:0 CAP:0.0 LEAKAGE:0.119676 DYNAMIC:5.268514 AREA:6572.86

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-5041.0 WHS:0 THS:0 THDD:-3167.0 SLEW:0 CAP:0.0 LEAKAGE:0.119676 DYNAMIC:5.268514 AREA:6572.86

info OPT24: optimize_max_util is set to 100% in partition simpleMultiplier (0 density boxes are currently over utilized: max=80.6696%).


info DUM207: optimize: re-initialized cell-density map for partition simpleMultiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition simpleMultiplier old max-util 100 new max-util 100.
Report 'simpleMultiplier': Design Report
Generated on Thu Dec 22 23:20:22 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 3050  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 272   | 8.91       | 
| Inverters      | 129   | 4.22       | 
| Registers      | 195   | 6.39       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1071  | 35.11      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 3050  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6572.86                | 54.71           | 
| Buffers, Inverters | 338.352                | 2.81            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 12013.1                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 4038  | 100        | 
| Orphaned        | 2     | 0.04       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3579  | 88.63      | 
| 2 Fanouts       | 233   | 5.77       | 
| 3-30 Fanouts    | 179   | 4.43       | 
| 30-127 Fanouts  | 45    | 1.11       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |============== 5
30  |===== 2
35  |=========== 4
40  |======== 3
45  |========================= 9
50  |======================================== 14
55  |======================================================================== 25
60  |========================================================= 20
65  |========================= 9
70  |============== 5
75  | 0
80  |== 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 463M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 441M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 463M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 441M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 463M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 441M)
RRT info: Retrieving detail routing info...
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                       | tr_opt_drc_0                      | tr_opt_tns_0                       | tr_opt_power_0                                       | tr_opt_wns_0 | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------+--------------|
| elapsed_time  (min)    | 00h 29m                            | 00h 05m                           | 00h 00m                           | 00h 00m                            | 00h 00m                                              | 00h 00m      | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------+--------------|
| cpu_time  (min)        | 0.0060416666666666665d00.0h 00.0m  | 0.006881944444444445d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 2.0833333333333333e-5d0-6.167905692361981e-20h00.0m  | 00.0h 00.0m  | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------+--------------|
| heap_memory  (Mb)      | 1548                               | 1548                              | 1548                              | 1548                               | 1548                                                 | 1548         | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------+--------------|
| logic_utilization  (%) | 54.72                              | 54.72                             | 54.72                             | 54.72                              | 54.71                                                | 54.71        | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------+--------------|
| WNS  (ps)              | 0.0                                | 0.0                               | 0.0                               | 0.0                                | 0.0                                                  | 0.0          | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------+--------------|
| TNS  (ns)              | 0.0                                | 0.0                               | 0.0                               | 0.0                                | 0.0                                                  | 0.0          | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------+--------------|
| WHS  (ps)              | 0.0                                | 0.0                               | 0.0                               | 0.0                                | 0.0                                                  | 0.0          | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------+--------------|
| THS  (ns)              | 0.0                                | 0.0                               | 0.0                               | 0.0                                | 0.0                                                  | 0.0          | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------+--------------|
| setup_viols            | 0                                  | 0                                 | 0                                 | 0                                  | 0                                                    | 0            | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------+--------------|
| hold_viols             | 0                                  | 0                                 | 0                                 | 0                                  | 0                                                    | 0            | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------+--------------|
| slew_viols             | 0                                  | 0                                 | 0                                 | 0                                  | 0                                                    | 0            | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------+--------------|
| worst_slew  (ps)       | 0.0                                | 0.0                               | 0.0                               | 0.0                                | 0.0                                                  | 0.0          | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------+--------------|
| total_slew  (ps)       | 0.0                                | 0.0                               | 0.0                               | 0.0                                | 0.0                                                  | 0.0          | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------+--------------|
| overflow_edges         | 92                                 |                                   |                                   |                                    |                                                      |              | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------+--------------|
| overflow_nodes         | 18                                 |                                   |                                   |                                    |                                                      |              | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------+--------------|
| wire_len_total  (mm)   | 57.3                               | 65.5                              | 65.5                              | 65.5                               | 65.5                                                 | 65.5         | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------+--------------|
| via_count_total        | 12780                              | 38963                             | 38963                             | 38963                              | 38963                                                | 38963        | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
warning UI705: 'set_property -value' specified value was ignored.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu Dec 22 23:20:23 2022)
Report 'simpleMultiplier': Design Report
Generated on Thu Dec 22 23:20:23 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 3050  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 272   | 8.91       | 
| Inverters      | 129   | 4.22       | 
| Registers      | 195   | 6.39       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1071  | 35.11      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 3050  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6572.86                | 54.71           | 
| Buffers, Inverters | 338.352                | 2.81            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 12013.1                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 4038  | 100        | 
| Orphaned        | 2     | 0.04       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3579  | 88.63      | 
| 2 Fanouts       | 233   | 5.77       | 
| 3-30 Fanouts    | 179   | 4.43       | 
| 30-127 Fanouts  | 45    | 1.11       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu Dec 22 23:20:23 2022
  
----------------------------------------------------------------
|                       GR Configuration                       |
|------------------+----------+--------+-----------+-----------|
|                  | Mode     | Tracks | Min Layer | Max Layer | 
|------------------+----------+--------+-----------+-----------|
| simpleMultiplier | unfolded | 30     | 1         | 8         | 
----------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |============== 5
30  |===== 2
35  |=========== 4
40  |======== 3
45  |========================= 9
50  |======================================== 14
55  |======================================================================== 25
60  |========================================================= 20
65  |========================= 9
70  |============== 5
75  | 0
80  |== 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design simpleMultiplier.
info OPT24: optimize_max_util is set to 100% in partition simpleMultiplier (0 density boxes are currently over utilized: max=80.6696%).

WNS:0 TNS:0 TNDD:-5041.0 WHS:0 THS:0 THDD:-3167.0 SLEW:0 CAP:0.0 LEAKAGE:0.119676 DYNAMIC:5.268514 AREA:6572.86

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-5041.0 WHS:0 THS:0 THDD:-3167.0 SLEW:0 CAP:0.0 LEAKAGE:0.119676 DYNAMIC:5.268514 AREA:6572.86

info OPT24: optimize_max_util is set to 100% in partition simpleMultiplier (0 density boxes are currently over utilized: max=80.6696%).


info DUM207: optimize: re-initialized cell-density map for partition simpleMultiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition simpleMultiplier old max-util 100 new max-util 100.
Report 'simpleMultiplier': Design Report
Generated on Thu Dec 22 23:20:23 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 3050  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 272   | 8.91       | 
| Inverters      | 129   | 4.22       | 
| Registers      | 195   | 6.39       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1071  | 35.11      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 3050  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6572.86                | 54.71           | 
| Buffers, Inverters | 338.352                | 2.81            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 12013.1                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 4038  | 100        | 
| Orphaned        | 2     | 0.04       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3579  | 88.63      | 
| 2 Fanouts       | 233   | 5.77       | 
| 3-30 Fanouts    | 179   | 4.43       | 
| 30-127 Fanouts  | 45    | 1.11       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |============== 5
30  |===== 2
35  |=========== 4
40  |======== 3
45  |========================= 9
50  |======================================== 14
55  |======================================================================== 25
60  |========================================================= 20
65  |========================= 9
70  |============== 5
75  | 0
80  |== 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 463M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 441M)
warning UI705: 'set_property -value' specified value was ignored.
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 463M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 441M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 463M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 441M)
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                       | tr_opt_drc_0                      | tr_opt_tns_0                       | tr_opt_power_0                                       | tr_opt_wns_0 | tr_opt_hold_0 | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------+--------------+---------------|
| elapsed_time  (min)    | 00h 29m                            | 00h 05m                           | 00h 00m                           | 00h 00m                            | 00h 00m                                              | 00h 00m      | 00h 00m       | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------+--------------+---------------|
| cpu_time  (min)        | 0.0060416666666666665d00.0h 00.0m  | 0.006881944444444445d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 2.0833333333333333e-5d0-6.167905692361981e-20h00.0m  | 00.0h 00.0m  | 00.0h 00.0m   | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------+--------------+---------------|
| heap_memory  (Mb)      | 1548                               | 1548                              | 1548                              | 1548                               | 1548                                                 | 1548         | 1548          | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------+--------------+---------------|
| logic_utilization  (%) | 54.72                              | 54.72                             | 54.72                             | 54.72                              | 54.71                                                | 54.71        | 54.71         | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------+--------------+---------------|
| WNS  (ps)              | 0.0                                | 0.0                               | 0.0                               | 0.0                                | 0.0                                                  | 0.0          | 0.0           | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------+--------------+---------------|
| TNS  (ns)              | 0.0                                | 0.0                               | 0.0                               | 0.0                                | 0.0                                                  | 0.0          | 0.0           | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------+--------------+---------------|
| WHS  (ps)              | 0.0                                | 0.0                               | 0.0                               | 0.0                                | 0.0                                                  | 0.0          | 0.0           | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------+--------------+---------------|
| THS  (ns)              | 0.0                                | 0.0                               | 0.0                               | 0.0                                | 0.0                                                  | 0.0          | 0.0           | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------+--------------+---------------|
| setup_viols            | 0                                  | 0                                 | 0                                 | 0                                  | 0                                                    | 0            | 0             | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------+--------------+---------------|
| hold_viols             | 0                                  | 0                                 | 0                                 | 0                                  | 0                                                    | 0            | 0             | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------+--------------+---------------|
| slew_viols             | 0                                  | 0                                 | 0                                 | 0                                  | 0                                                    | 0            | 0             | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------+--------------+---------------|
| worst_slew  (ps)       | 0.0                                | 0.0                               | 0.0                               | 0.0                                | 0.0                                                  | 0.0          | 0.0           | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------+--------------+---------------|
| total_slew  (ps)       | 0.0                                | 0.0                               | 0.0                               | 0.0                                | 0.0                                                  | 0.0          | 0.0           | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------+--------------+---------------|
| overflow_edges         | 92                                 |                                   |                                   |                                    |                                                      |              |               | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------+--------------+---------------|
| overflow_nodes         | 18                                 |                                   |                                   |                                    |                                                      |              |               | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------+--------------+---------------|
| wire_len_total  (mm)   | 57.3                               | 65.5                              | 65.5                              | 65.5                               | 65.5                                                 | 65.5         | 65.5          | 
|------------------------+------------------------------------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------------------------+--------------+---------------|
| via_count_total        | 12780                              | 38963                             | 38963                             | 38963                              | 38963                                                | 38963        | 38963         | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 463M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 441M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 462M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 441M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 23:20:24 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 462M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 441M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 23:20:24 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 462M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 441M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 462M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 441M)
---------------------------------------------------------------------------------
|         MCMM variability report for design 'simpleMultiplier' (nano)          |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.0180 | 0.0000 | 0       | 0.0140 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info CHK10: Checking placement...
info UI30: performing detailed placement on partition simpleMultiplier (started at Thu Dec 22 23:20:24 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 2848 movable and 202 fixed cells in partition simpleMultiplier
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 219 cut rows, with average utilization 50.8224%, utilization with cell bloats 50.8224%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 2848, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 2848                | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition simpleMultiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition simpleMultiplier with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 461M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 441M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

info Set 'max_open' and 'total_open' attributes for '2' open nets

Report 'report_lvs': Detail Routing LVS Report
Generated on Thu Dec 22 23:20:25 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 4036       | 3         | 3    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 1         | 3    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 11         | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


  
---------------------------------------------------
|   LVS open distance distribution (nanometers)   |
|--------+---------------+-------+-------+--------|
|        | Total: 585.00 | 0.00  | 54.00 | 540.00 | 
|--------+---------------+-------+-------+--------|
| % open | 100           | 33.33 | 33.33 | 33.33  | 
|--------+---------------+-------+-------+--------|
| # open | 3             | 1     | 1     | 1      | 
---------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 461M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 441M)

info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 1121000 1120000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.348269 min: 0.000000 avg: 0.182348
info metal2 layer density max: 0.202347 min: 0.000000 avg: 0.098609
info metal3 layer density max: 0.332206 min: 0.000000 avg: 0.145929
info metal4 layer density max: 0.084943 min: 0.000000 avg: 0.033854
info metal5 layer density max: 0.300071 min: 0.000000 avg: 0.123073
info metal6 layer density max: 0.500371 min: 0.000000 avg: 0.380933
info metal7 layer density max: 0.126015 min: 0.000000 avg: 0.023861
info metal8 layer density max: 0.187785 min: 0.000000 avg: 0.039403
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 11 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 1 sec; MEM: RSS - 463M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 441M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------



info 'si_bump' objective check is passed.
Updating timing...

'si_bump' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 463M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 441M)
error CONFIG3: Parameter with name 'cri_reuse' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'cri_all' was not found in config 'route_timing'.
RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 463M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 441M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 23:20:26 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 463M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 441M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 23:20:26 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 463M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 441M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 463M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 441M)
---------------------------------------------------------------------------------
|         MCMM variability report for design 'simpleMultiplier' (nano)          |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.0180 | 0.0000 | 0       | 0.0140 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info TDRO: Prepare timing info: SI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 1354 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 11712 pins
Running full-chip extraction...
info Full-chip area is (0 0 1121000 1120000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.348269 min: 0.000000 avg: 0.182348
info metal2 layer density max: 0.202347 min: 0.000000 avg: 0.098609
info metal3 layer density max: 0.332206 min: 0.000000 avg: 0.145929
info metal4 layer density max: 0.084943 min: 0.000000 avg: 0.033854
info metal5 layer density max: 0.300071 min: 0.000000 avg: 0.123073
info metal6 layer density max: 0.500371 min: 0.000000 avg: 0.380933
info metal7 layer density max: 0.126015 min: 0.000000 avg: 0.023861
info metal8 layer density max: 0.187785 min: 0.000000 avg: 0.039403
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 0 sec (CPU time: 1 sec; MEM: RSS - 464M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 441M)
-------------------------
| Current critical nets |
|------------+----------|
| Count      | 162      | 
|------------+----------|
| Count, %   | 4.01     | 
|------------+----------|
| Length, um | 18991    | 
|------------+----------|
| Length, %  | 30.22    | 
-------------------------


--------------------------
| Previous critical nets |
|------------+-----------|
| Count      | 86        | 
|------------+-----------|
| Count, %   | 2.13      | 
|------------+-----------|
| Length, um | 7876      | 
|------------+-----------|
| Length, %  | 12.53     | 
--------------------------


----------------------
| ALL critical nets  |
|------------+-------|
| Count      | 248   | 
|------------+-------|
| Count, %   | 6.14  | 
|------------+-------|
| Length, um | 26868 | 
|------------+-------|
| Length, %  | 42.76 | 
----------------------


---------------------
|  Follow GR nets   |
|------------+------|
| Count      | 18   | 
|------------+------|
| Count, %   | 0.44 | 
|------------+------|
| Length, um | 3150 | 
|------------+------|
| Length, %  | 5.01 | 
---------------------


RRT info: Set routing priority of '18' follow_gr nets to '50'
----------------------------
| Follow GR fanout >5 nets |
|------------+-------------|
| Count      | 11          | 
|------------+-------------|
| Count, %   | 0.27        | 
|------------+-------------|
| Length, um | 2682        | 
|------------+-------------|
| Length, %  | 4.26        | 
----------------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '11' clock nets to 'true'
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'simpleMultiplier':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 17    | 
|-------------------------------+-------|
| Total Sequential cells        | 192   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 10    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 10    | 
-----------------------------------------


Found 10 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 10 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 192 pre-existing "fixed" Sequential leaf cells of clock networks
 192 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition simpleMultiplier.

RRT debug: Executing 'route_track -keep_detail_routing 5 -timing_effort medium -river false'
info UI30: performing track routing on partition simpleMultiplier (started at Thu Dec 22 23:20:27 2022)
Starting route_track for technology class A
Settings initialization ...
----------------------------------------
|           Nets statistics            |
|-----------------------+------+-------|
|                       | Nets | Pins  | 
|-----------------------+------+-------|
| Total (partition)     | 4049 | 10952 | 
|-----------------------+------+-------|
| To be routed :        | 4036 | 10736 | 
|-----------------------+------+-------|
|   - signal            | 4036 | 10736 | 
|-----------------------+------+-------|
| To be skipped :       | 13   | 216   | 
|-----------------------+------+-------|
|   - marked dont_route | 11   | 213   | 
|-----------------------+------+-------|
|   - less 2 pins       | 1    | 0     | 
|-----------------------+------+-------|
|   - tieoff            | 1    | 3     | 
----------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 4036 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - detail routed     | 4018 | 
|-----------------------+------|
|   - user              | 18   | 
--------------------------------


--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Routing Cell Library initialization ...
 core  lib cells:   45 with    180 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 163 core library pins:
 Ideal   :   163 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Initialization ...
Global grid size 27 rows x 20 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 4036 nets with average value 100.00
Property preserve_channel is set on 18 nets with average value 96.72
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 590X x 800Y
M2:   vertical grid 590X x 800Y
M3: horizontal grid 969X x 800Y
M4:   vertical grid 400X x 800Y
M5: horizontal grid 400X x 400Y
M6:   vertical grid 400X x 520Y
M7: horizontal grid 520X x 140Y
M8:   vertical grid 140X x 140Y
M9: horizontal grid 140X x 70Y
M10:   vertical grid 70X x 70Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Reading design data ...
Fixed net wires 1387
Fixed net vias 79037
Core cells 3050
Core cells with unique orientation 117: pin objects 1720, obstructions 777
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 131, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 1385 nets with detail routing
Detected 2651 nets with mixed global and detail routing
Detected 44419 wires, 50732 vias
Detected 10736 pins
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 2.1G

Set nets timing parameters ...
Updating timing...
Collecting timing bottlenecks: 100%
Collecting timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Setting SI parallel length constraints ...
Determining critical nets for straightening ...
plength_threshold:    16
spread_effort:        1
straightening_effort: 2
Straightening will be performed for 28 critical nets
Calculating slew/delay values: 10% 80% 90% 100%
Initial Track Assignment: 1 2 done
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Run(1) ...
1.000 Changed        3 of    40270 tested segments in   302 channels. Unresolved      226 violations and     2577 notes
1.001 Changed        2 of     3008 tested segments in   245 channels. Unresolved      224 violations and     2577 notes
1.002 Changed        1 of      444 tested segments in   142 channels. Unresolved      222 violations and     2567 notes
1.003 Changed       83 of      442 tested segments in   138 channels. Unresolved      222 violations and     2569 notes
1.004 Changed       83 of      473 tested segments in   141 channels. Unresolved      228 violations and     2569 notes
1.005 Changed       83 of      480 tested segments in   141 channels. Unresolved      222 violations and     2570 notes
1.006 Changed       98 of      494 tested segments in   142 channels. Unresolved      237 violations and     2564 notes
1.007 Changed      108 of      560 tested segments in   141 channels. Unresolved      251 violations and     2552 notes
1.008 Changed      118 of      582 tested segments in   136 channels. Unresolved      274 violations and     2552 notes
1.009 Changed      104 of      589 tested segments in   141 channels. Unresolved      281 violations and     2555 notes
1.010 Changed      135 of      666 tested segments in   143 channels. Unresolved      301 violations and     2546 notes
1.011 Changed      130 of      642 tested segments in   141 channels. Unresolved      299 violations and     2552 notes
1.012 Changed      117 of      612 tested segments in   140 channels. Unresolved      286 violations and     2556 notes
1.013 Changed      113 of      619 tested segments in   137 channels. Unresolved      294 violations and     2555 notes
1.014 Changed      124 of      612 tested segments in   139 channels. Unresolved      276 violations and     2563 notes
1.015 Changed      122 of      655 tested segments in   144 channels. Unresolved      269 violations and     2570 notes
1.016 Changed      110 of      605 tested segments in   143 channels. Unresolved      254 violations and     2575 notes
1.017 Changed      114 of      598 tested segments in   140 channels. Unresolved      247 violations and     2588 notes
1.018 Changed      127 of      601 tested segments in   143 channels. Unresolved      246 violations and     2594 notes
1.019 Changed      123 of      612 tested segments in   144 channels. Unresolved      241 violations and     2597 notes
1.020 Changed      111 of      608 tested segments in   140 channels. Unresolved      231 violations and     2601 notes
1.021 Changed      112 of      592 tested segments in   136 channels. Unresolved      232 violations and     2603 notes
1.022 Changed      136 of      609 tested segments in   137 channels. Unresolved      226 violations and     2606 notes
1.023 Changed      117 of      621 tested segments in   142 channels. Unresolved      224 violations and     2611 notes
1.024 Changed      124 of      580 tested segments in   136 channels. Unresolved      218 violations and     2614 notes
1.025 Changed      101 of      565 tested segments in   136 channels. Unresolved      206 violations and     2626 notes
1.026 Changed       92 of      531 tested segments in   136 channels. Unresolved      194 violations and     2630 notes
1.027 Changed       81 of      474 tested segments in   138 channels. Unresolved      178 violations and     2642 notes
1.028 Changed       74 of      463 tested segments in   132 channels. Unresolved      187 violations and     2643 notes
1.029 Changed       73 of      473 tested segments in   140 channels. Unresolved      188 violations and     2641 notes
1.030 Changed       58 of      445 tested segments in   134 channels. Unresolved      191 violations and     2642 notes
1.031 Changed       52 of      390 tested segments in   127 channels. Unresolved      194 violations and     2643 notes
1.032 Changed       37 of      372 tested segments in   119 channels. Unresolved      204 violations and     2647 notes
1.033 Changed       27 of      348 tested segments in   120 channels. Unresolved      191 violations and     2650 notes
1.034 Changed       14 of      253 tested segments in    94 channels. Unresolved      187 violations and     2655 notes
1.035 Changed       11 of      137 tested segments in    44 channels. Unresolved      188 violations and     2654 notes
1.036 Changed       12 of      135 tested segments in    44 channels. Unresolved      187 violations and     2654 notes
1.037 Changed       11 of      125 tested segments in    43 channels. Unresolved      187 violations and     2659 notes
1.038 Changed        9 of      117 tested segments in    45 channels. Unresolved      180 violations and     2665 notes
1.039 Changed       10 of      105 tested segments in    39 channels. Unresolved      173 violations and     2668 notes
1.040 Changed       13 of       89 tested segments in    34 channels. Unresolved      170 violations and     2670 notes
1.041 Changed       13 of       84 tested segments in    31 channels. Unresolved      170 violations and     2671 notes
1.042 Changed       14 of       80 tested segments in    30 channels. Unresolved      165 violations and     2672 notes
1.043 Changed       12 of       76 tested segments in    29 channels. Unresolved      164 violations and     2672 notes
1.044 Changed       14 of       67 tested segments in    27 channels. Unresolved      161 violations and     2675 notes
1.045 Changed        8 of       66 tested segments in    26 channels. Unresolved      160 violations and     2674 notes
1.046 Changed        9 of       63 tested segments in    27 channels. Unresolved      161 violations and     2675 notes
1.047 Changed        9 of       66 tested segments in    26 channels. Unresolved      156 violations and     2676 notes
1.048 Changed       11 of       64 tested segments in    27 channels. Unresolved      153 violations and     2680 notes
1.049 Changed       12 of       61 tested segments in    24 channels. Unresolved      153 violations and     2680 notes
1.050 Changed        6 of       63 tested segments in    25 channels. Unresolved      149 violations and     2681 notes
1.051 Changed        5 of       47 tested segments in    23 channels. Unresolved      149 violations and     2681 notes
1.052 Changed        9 of       52 tested segments in    19 channels. Unresolved      155 violations and     2681 notes
1.053 Changed       16 of       86 tested segments in    26 channels. Unresolved      173 violations and     2681 notes
1.054 Changed       12 of       89 tested segments in    29 channels. Unresolved      154 violations and     2685 notes
1.055 Changed        5 of       57 tested segments in    23 channels. Unresolved      153 violations and     2689 notes
1.056 Changed        7 of       50 tested segments in    16 channels. Unresolved      146 violations and     2692 notes
1.057 Changed        4 of       40 tested segments in    14 channels. Unresolved      144 violations and     2692 notes
1.058 Changed        7 of       38 tested segments in    14 channels. Unresolved      148 violations and     2692 notes
1.059 Changed        6 of       48 tested segments in    16 channels. Unresolved      147 violations and     2694 notes
1.060 Changed        7 of       39 tested segments in    13 channels. Unresolved      149 violations and     2693 notes
1.061 Changed        6 of       41 tested segments in    16 channels. Unresolved      149 violations and     2695 notes
1.062 Changed        3 of       40 tested segments in    14 channels. Unresolved      150 violations and     2694 notes
1.063 Changed        2 of       33 tested segments in    14 channels. Unresolved      150 violations and     2695 notes
1.064 Changed        1 of       31 tested segments in    17 channels. Unresolved      150 violations and     2695 notes
1.065 Changed        0 of       27 tested segments in    14 channels. Unresolved      150 violations and     2695 notes
1.066 Changed        1 of       27 tested segments in    14 channels. Unresolved      150 violations and     2695 notes
1.067 Changed        2 of       29 tested segments in    14 channels. Unresolved      151 violations and     2695 notes
1.068 Changed        3 of       37 tested segments in    18 channels. Unresolved      153 violations and     2695 notes
1.069 Changed        2 of       40 tested segments in    18 channels. Unresolved      151 violations and     2697 notes
1.070 Changed        1 of       31 tested segments in    17 channels. Unresolved      146 violations and     2703 notes
1.071 Changed        1 of       28 tested segments in    17 channels. Unresolved      145 violations and     2703 notes
1.072 Changed        1 of       22 tested segments in    13 channels. Unresolved      145 violations and     2703 notes
1.073 Changed        3 of       23 tested segments in    11 channels. Unresolved      148 violations and     2703 notes
1.074 Changed        5 of       40 tested segments in    13 channels. Unresolved      151 violations and     2704 notes
1.075 Changed        3 of       41 tested segments in    13 channels. Unresolved      156 violations and     2703 notes
1.076 Changed        2 of       40 tested segments in    15 channels. Unresolved      153 violations and     2703 notes
1.077 Changed        0 of       33 tested segments in    13 channels. Unresolved      150 violations and     2703 notes
1.078 Changed        0 of       26 tested segments in    13 channels. Unresolved      150 violations and     2703 notes
1.079 Changed        0 of       26 tested segments in    13 channels. Unresolved      150 violations and     2703 notes
1.080 Changed        0 of       26 tested segments in    13 channels. Unresolved      150 violations and     2703 notes
1.081 Changed        0 of       26 tested segments in    13 channels. Unresolved      150 violations and     2703 notes
1.082 Changed        0 of       26 tested segments in    13 channels. Unresolved      150 violations and     2703 notes
1.083 Changed        0 of       26 tested segments in    13 channels. Unresolved      150 violations and     2703 notes
1.084 Changed        0 of       26 tested segments in    13 channels. Unresolved      150 violations and     2703 notes
1.085 Changed        0 of       26 tested segments in    13 channels. Unresolved      150 violations and     2703 notes
1.086 Changed        0 of       26 tested segments in    13 channels. Unresolved      150 violations and     2703 notes
1.087 Changed        0 of       26 tested segments in    13 channels. Unresolved      150 violations and     2703 notes
1.088 Changed        2 of       26 tested segments in    13 channels. Unresolved      149 violations and     2704 notes
1.089 Changed        3 of       30 tested segments in    14 channels. Unresolved      148 violations and     2705 notes
1.090 Changed        6 of       31 tested segments in    14 channels. Unresolved      149 violations and     2705 notes
1.091 Changed        2 of       32 tested segments in    13 channels. Unresolved      146 violations and     2707 notes
1.092 Changed        4 of       29 tested segments in    10 channels. Unresolved      148 violations and     2707 notes
1.093 Changed        3 of       26 tested segments in     9 channels. Unresolved      149 violations and     2706 notes
1.094 Changed        1 of       23 tested segments in     8 channels. Unresolved      148 violations and     2707 notes
1.095 Changed        3 of       26 tested segments in     9 channels. Unresolved      148 violations and     2707 notes
1.096 Changed        2 of       26 tested segments in     9 channels. Unresolved      149 violations and     2706 notes
1.097 Changed        3 of       24 tested segments in     9 channels. Unresolved      145 violations and     2706 notes
1.098 Changed        3 of       24 tested segments in    10 channels. Unresolved      147 violations and     2706 notes
1.099 Changed        2 of       22 tested segments in     9 channels. Unresolved      142 violations and     2708 notes
1.100 Changed        1 of       20 tested segments in     9 channels. Unresolved      140 violations and     2710 notes
1.101 Changed        1 of       14 tested segments in     6 channels. Unresolved      141 violations and     2710 notes
1.102 Changed        2 of       15 tested segments in     8 channels. Unresolved      139 violations and     2709 notes
1.103 Changed        1 of       16 tested segments in     8 channels. Unresolved      140 violations and     2710 notes
1.104 Changed        2 of       12 tested segments in     5 channels. Unresolved      138 violations and     2710 notes
1.105 Changed        2 of       15 tested segments in     8 channels. Unresolved      140 violations and     2710 notes
1.106 Changed        2 of       11 tested segments in     5 channels. Unresolved      138 violations and     2710 notes
1.107 Changed        0 of       14 tested segments in     7 channels. Unresolved      140 violations and     2710 notes
1.108 Changed        0 of        9 tested segments in     4 channels. Unresolved      140 violations and     2710 notes
1.109 Changed        0 of        6 tested segments in     3 channels. Unresolved      140 violations and     2710 notes
1.110 Changed        0 of        6 tested segments in     3 channels. Unresolved      140 violations and     2710 notes
1.111 Changed        0 of        6 tested segments in     3 channels. Unresolved      140 violations and     2710 notes
1.112 Changed        1 of        6 tested segments in     3 channels. Unresolved      140 violations and     2710 notes
1.113 Changed        0 of        6 tested segments in     3 channels. Unresolved      140 violations and     2710 notes
1.114 Changed        1 of        6 tested segments in     3 channels. Unresolved      140 violations and     2710 notes
1.115 Changed        0 of        6 tested segments in     3 channels. Unresolved      140 violations and     2710 notes
1.116 Changed        1 of        6 tested segments in     3 channels. Unresolved      140 violations and     2710 notes
1.117 Changed        0 of        6 tested segments in     3 channels. Unresolved      140 violations and     2710 notes
1.118 Changed        2 of        7 tested segments in     4 channels. Unresolved      137 violations and     2710 notes
1.119 Changed        1 of        7 tested segments in     4 channels. Unresolved      138 violations and     2709 notes
1.120 Changed        1 of        6 tested segments in     4 channels. Unresolved      138 violations and     2709 notes
1.121 Changed        2 of        5 tested segments in     3 channels. Unresolved      137 violations and     2710 notes
1.122 Changed        1 of        6 tested segments in     4 channels. Unresolved      138 violations and     2709 notes
1.123 Changed        0 of        5 tested segments in     2 channels. Unresolved      139 violations and     2709 notes
1.124 Changed        0 of        0 tested segments in     0 channels. Unresolved      139 violations and     2709 notes
Result=end(begin): viols=139(226), notes=2709(2577)
Cpu time: 00:00:37, Elapsed time: 00:00:21, Memory: 2.1G

Run(2) ...
2.000 Changed       87 of     7497 tested segments in   245 channels. Unresolved      140 violations and     2704 notes
2.001 Changed       74 of     3016 tested segments in   242 channels. Unresolved      144 violations and     2700 notes
2.002 Changed      113 of     3005 tested segments in   246 channels. Unresolved      136 violations and     2691 notes
2.003 Changed      100 of      363 tested segments in   135 channels. Unresolved      146 violations and     2691 notes
2.004 Changed       84 of      345 tested segments in   137 channels. Unresolved      152 violations and     2693 notes
2.005 Changed       72 of      339 tested segments in   138 channels. Unresolved      132 violations and     2696 notes
2.006 Changed       67 of      316 tested segments in   130 channels. Unresolved      130 violations and     2695 notes
2.007 Changed       51 of      304 tested segments in   133 channels. Unresolved      123 violations and     2695 notes
2.008 Changed       51 of      285 tested segments in   128 channels. Unresolved      122 violations and     2698 notes
2.009 Changed       48 of      278 tested segments in   131 channels. Unresolved      126 violations and     2697 notes
2.010 Changed       59 of      287 tested segments in   128 channels. Unresolved      128 violations and     2698 notes
2.011 Changed       66 of      323 tested segments in   128 channels. Unresolved      134 violations and     2702 notes
2.012 Changed       72 of      330 tested segments in   127 channels. Unresolved      123 violations and     2713 notes
2.013 Changed       77 of      343 tested segments in   138 channels. Unresolved      130 violations and     2718 notes
2.014 Changed       60 of      338 tested segments in   140 channels. Unresolved      116 violations and     2724 notes
2.015 Changed       69 of      317 tested segments in   128 channels. Unresolved      118 violations and     2724 notes
2.016 Changed       73 of      313 tested segments in   126 channels. Unresolved      118 violations and     2724 notes
2.017 Changed       68 of      310 tested segments in   131 channels. Unresolved      119 violations and     2722 notes
2.018 Changed       65 of      321 tested segments in   130 channels. Unresolved      125 violations and     2726 notes
2.019 Changed       59 of      320 tested segments in   125 channels. Unresolved      111 violations and     2721 notes
2.020 Changed       60 of      308 tested segments in   122 channels. Unresolved      120 violations and     2722 notes
2.021 Changed       50 of      324 tested segments in   123 channels. Unresolved      114 violations and     2725 notes
2.022 Changed       46 of      284 tested segments in   119 channels. Unresolved      101 violations and     2728 notes
2.023 Changed       40 of      244 tested segments in   112 channels. Unresolved      100 violations and     2734 notes
2.024 Changed       32 of      243 tested segments in   109 channels. Unresolved       96 violations and     2736 notes
2.025 Changed       24 of      236 tested segments in   105 channels. Unresolved       91 violations and     2740 notes
2.026 Changed       16 of      215 tested segments in   104 channels. Unresolved       90 violations and     2741 notes
2.027 Changed       18 of      191 tested segments in    96 channels. Unresolved       90 violations and     2745 notes
2.028 Changed       10 of      194 tested segments in    96 channels. Unresolved       89 violations and     2747 notes
2.029 Changed       12 of      167 tested segments in    87 channels. Unresolved       89 violations and     2746 notes
2.030 Changed        6 of      160 tested segments in    83 channels. Unresolved       89 violations and     2746 notes
2.031 Changed       17 of      147 tested segments in    71 channels. Unresolved       92 violations and     2746 notes
2.032 Changed        9 of      152 tested segments in    66 channels. Unresolved       94 violations and     2745 notes
2.033 Changed        5 of      100 tested segments in    50 channels. Unresolved       94 violations and     2745 notes
2.034 Changed        0 of       70 tested segments in    42 channels. Unresolved       91 violations and     2745 notes
2.035 Changed        0 of        4 tested segments in     4 channels. Unresolved       91 violations and     2745 notes
2.036 Changed        0 of        3 tested segments in     3 channels. Unresolved       91 violations and     2745 notes
2.037 Changed        0 of        3 tested segments in     3 channels. Unresolved       91 violations and     2745 notes
2.038 Changed        0 of        3 tested segments in     3 channels. Unresolved       91 violations and     2745 notes
2.039 Changed        0 of        3 tested segments in     3 channels. Unresolved       91 violations and     2745 notes
2.040 Changed        0 of        3 tested segments in     3 channels. Unresolved       91 violations and     2745 notes
2.041 Changed        0 of        3 tested segments in     3 channels. Unresolved       91 violations and     2745 notes
2.042 Changed        0 of        1 tested segments in     1 channels. Unresolved       91 violations and     2745 notes
2.043 Changed        0 of        0 tested segments in     0 channels. Unresolved       91 violations and     2745 notes
Result=end(begin): viols=91(140), notes=2745(2704)
Cpu time: 00:00:24, Elapsed time: 00:00:13, Memory: 2.1G

Run(3) ...
3.000 Changed       63 of     5922 tested segments in   259 channels. Unresolved       96 violations and     2742 notes
3.001 Changed       67 of     2953 tested segments in   245 channels. Unresolved       91 violations and     2739 notes
3.002 Changed       70 of     2933 tested segments in   246 channels. Unresolved       91 violations and     2734 notes
3.003 Changed       72 of     2927 tested segments in   246 channels. Unresolved       91 violations and     2737 notes
3.004 Changed       44 of      250 tested segments in   128 channels. Unresolved       91 violations and     2731 notes
3.005 Changed       38 of      221 tested segments in   121 channels. Unresolved       91 violations and     2731 notes
3.006 Changed       36 of      215 tested segments in   119 channels. Unresolved       91 violations and     2729 notes
3.007 Changed       29 of      203 tested segments in   114 channels. Unresolved       90 violations and     2731 notes
3.008 Changed       35 of      202 tested segments in   118 channels. Unresolved       91 violations and     2732 notes
3.009 Changed       56 of      210 tested segments in   120 channels. Unresolved       91 violations and     2732 notes
3.010 Changed       84 of      266 tested segments in   121 channels. Unresolved      103 violations and     2734 notes
3.011 Changed       83 of      292 tested segments in   122 channels. Unresolved      104 violations and     2741 notes
3.012 Changed       86 of      289 tested segments in   127 channels. Unresolved      101 violations and     2750 notes
3.013 Changed       89 of      303 tested segments in   133 channels. Unresolved      115 violations and     2744 notes
3.014 Changed       79 of      299 tested segments in   127 channels. Unresolved      109 violations and     2739 notes
3.015 Changed       82 of      289 tested segments in   130 channels. Unresolved      100 violations and     2739 notes
3.016 Changed       81 of      282 tested segments in   127 channels. Unresolved      102 violations and     2747 notes
3.017 Changed       92 of      298 tested segments in   139 channels. Unresolved      113 violations and     2739 notes
3.018 Changed       91 of      319 tested segments in   133 channels. Unresolved      115 violations and     2748 notes
3.019 Changed       69 of      269 tested segments in   127 channels. Unresolved       98 violations and     2751 notes
3.020 Changed       72 of      275 tested segments in   129 channels. Unresolved      107 violations and     2749 notes
3.021 Changed       69 of      267 tested segments in   125 channels. Unresolved      107 violations and     2752 notes
3.022 Changed       48 of      239 tested segments in   114 channels. Unresolved      101 violations and     2757 notes
3.023 Changed       44 of      233 tested segments in   116 channels. Unresolved      102 violations and     2761 notes
3.024 Changed       41 of      230 tested segments in   111 channels. Unresolved      103 violations and     2761 notes
3.025 Changed       25 of      207 tested segments in   101 channels. Unresolved      108 violations and     2758 notes
3.026 Changed       28 of      202 tested segments in    94 channels. Unresolved       96 violations and     2758 notes
3.027 Changed       21 of      181 tested segments in    84 channels. Unresolved       95 violations and     2763 notes
3.028 Changed       26 of      170 tested segments in    78 channels. Unresolved       93 violations and     2766 notes
3.029 Changed       11 of      151 tested segments in    74 channels. Unresolved       93 violations and     2766 notes
3.030 Changed       14 of      132 tested segments in    71 channels. Unresolved       96 violations and     2765 notes
3.031 Changed       16 of      136 tested segments in    71 channels. Unresolved       98 violations and     2764 notes
3.032 Changed        8 of      123 tested segments in    67 channels. Unresolved       94 violations and     2766 notes
3.033 Changed        3 of      102 tested segments in    61 channels. Unresolved       94 violations and     2764 notes
3.034 Changed        7 of       82 tested segments in    54 channels. Unresolved       94 violations and     2762 notes
3.035 Changed        4 of       35 tested segments in    25 channels. Unresolved       94 violations and     2762 notes
3.036 Changed        5 of       32 tested segments in    23 channels. Unresolved       94 violations and     2762 notes
3.037 Changed        5 of       31 tested segments in    20 channels. Unresolved       94 violations and     2762 notes
3.038 Changed        5 of       30 tested segments in    20 channels. Unresolved       94 violations and     2762 notes
3.039 Changed        3 of       30 tested segments in    20 channels. Unresolved       94 violations and     2763 notes
3.040 Changed        3 of       30 tested segments in    20 channels. Unresolved       95 violations and     2762 notes
3.041 Changed        4 of       28 tested segments in    19 channels. Unresolved       94 violations and     2764 notes
3.042 Changed        3 of       27 tested segments in    18 channels. Unresolved       94 violations and     2764 notes
3.043 Changed        2 of       29 tested segments in    18 channels. Unresolved       95 violations and     2764 notes
3.044 Changed        3 of       28 tested segments in    18 channels. Unresolved       98 violations and     2764 notes
3.045 Changed        0 of       22 tested segments in    14 channels. Unresolved       98 violations and     2764 notes
3.046 Changed        1 of       19 tested segments in    13 channels. Unresolved       98 violations and     2764 notes
3.047 Changed        0 of       20 tested segments in    13 channels. Unresolved       98 violations and     2764 notes
3.048 Changed        2 of       19 tested segments in    13 channels. Unresolved       98 violations and     2764 notes
3.049 Changed        0 of       19 tested segments in    13 channels. Unresolved       98 violations and     2764 notes
3.050 Changed        0 of       16 tested segments in    11 channels. Unresolved       98 violations and     2764 notes
3.051 Changed        1 of       15 tested segments in    10 channels. Unresolved       98 violations and     2764 notes
3.052 Changed        1 of       16 tested segments in    10 channels. Unresolved       98 violations and     2764 notes
3.053 Changed        0 of       16 tested segments in    10 channels. Unresolved       98 violations and     2764 notes
3.054 Changed        0 of        6 tested segments in     5 channels. Unresolved       98 violations and     2764 notes
3.055 Changed        0 of        3 tested segments in     3 channels. Unresolved       98 violations and     2764 notes
3.056 Changed        0 of        3 tested segments in     3 channels. Unresolved       98 violations and     2764 notes
3.057 Changed        0 of        3 tested segments in     3 channels. Unresolved       98 violations and     2764 notes
3.058 Changed        0 of        3 tested segments in     3 channels. Unresolved       98 violations and     2764 notes
3.059 Changed        0 of        0 tested segments in     0 channels. Unresolved       98 violations and     2764 notes
Result=end(begin): viols=98(96), notes=2764(2742)
Drc convergence rate is -8%
Not enough improvement on this run. Stop.
Cpu time: 00:00:29, Elapsed time: 00:00:17, Memory: 2.1G

Write routing ...
M1: 12361 vias and 2262 wires with length 1.890 (0.169 in non-prefer direction)
M2: 20888 vias and 19926 wires with length 18.859 (0.821 in non-prefer direction)
M3: 2735 vias and 12850 wires with length 27.634 (0.256 in non-prefer direction)
M4: 1776 vias and 1690 wires with length 1.181 (0.159 in non-prefer direction)
M5: 135 vias and 1168 wires with length 10.674 (0.089 in non-prefer direction)
M6: 110 vias and 93 wires with length 0.203 (0.001 in non-prefer direction)
M7: 177 vias and 189 wires with length 0.990 (0.033 in non-prefer direction)
M8: 0 vias and 105 wires with length 1.556 (0.014 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 38182 vias and 38283 wires with length 62.987 (1.544 in non-prefer direction)

Total 98 violated segments:
Viol: Stat short - 53
Viol: Stat spacing - 31
Viol: Diffnet short - 11
Viol: Samenet spacing - 3

Total 2764 notes:
Note: Offgrid - 1627
Note: Fork - 24
Note: Split - 264
Note: Parallel length - 108
Note: Segment orientation - 741

Info: Via overhang - 68
Info: Detour - 3
info UI33: performed track routing for 52 sec (CPU time: 1 min 30 sec; MEM: RSS - 475M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 452M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'simpleMultiplier'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'true' to 'false'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 5 sec (CPU time: 9 sec; MEM: RSS - 469M, CVMEM - 2049M, PVMEM - 2939M, PRSS - 452M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 23:21:24 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 469M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 452M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 23:21:24 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 469M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 452M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 469M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 452M)
-----------------------------------------------------------------------------
|       MCMM variability report for design 'simpleMultiplier' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0190 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   45 with    180 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


----------------------------------------
|           Nets statistics            |
|-----------------------+------+-------|
|                       | Nets | Pins  | 
|-----------------------+------+-------|
| Total (partition)     | 4049 | 10952 | 
|-----------------------+------+-------|
| To be routed :        | 4036 | 10736 | 
|-----------------------+------+-------|
|   - signal            | 4036 | 10736 | 
|-----------------------+------+-------|
| To be skipped :       | 13   | 216   | 
|-----------------------+------+-------|
|   - marked dont_route | 11   | 213   | 
|-----------------------+------+-------|
|   - less 2 pins       | 1    | 0     | 
|-----------------------+------+-------|
|   - tieoff            | 1    | 3     | 
----------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 4036 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 18   | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1121000 1120000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.348269 min: 0.000000 avg: 0.182377
info metal2 layer density max: 0.204453 min: 0.000000 avg: 0.098477
info metal3 layer density max: 0.332206 min: 0.000000 avg: 0.146409
info metal4 layer density max: 0.091814 min: 0.000000 avg: 0.034386
info metal5 layer density max: 0.288500 min: 0.000000 avg: 0.121503
info metal6 layer density max: 0.505712 min: 0.000000 avg: 0.380967
info metal7 layer density max: 0.129340 min: 0.000000 avg: 0.027987
info metal8 layer density max: 0.191010 min: 0.000000 avg: 0.038735
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 11 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.1G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 1 sec; MEM: RSS - 468M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 452M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 468M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 452M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 23:21:25 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 468M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 452M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 23:21:25 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 468M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 452M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 468M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 452M)
-----------------------------------------------------------------------------
|       MCMM variability report for design 'simpleMultiplier' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0190 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 468M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 452M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 468M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 452M)
RRT info: Retrieving detail routing info...
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                      | tr_opt_drc_0                     | tr_opt_tns_0                      | tr_opt_power_0                                       | tr_opt_wns_0 | tr_opt_hold_0 | tr_opt_tr_1                                         | 
|------------------------+-----------------------------------+----------------------------------+----------------------------------+-----------------------------------+------------------------------------------------------+--------------+---------------+-----------------------------------------------------|
| elapsed_time  (min)    | 00h 29m                           | 00h 05m                          | 00h 00m                          | 00h 00m                           | 00h 00m                                              | 00h 00m      | 00h 00m       | 00h 01m                                             | 
|------------------------+-----------------------------------+----------------------------------+----------------------------------+-----------------------------------+------------------------------------------------------+--------------+---------------+-----------------------------------------------------|
| cpu_time  (min)        | 0.0060416666666666665d00.0h 00.0m | 0.006881944444444445d00.0h 00.0m | 6.944444444444444e-6d00.0h 00.0m | 1.3888888888888888e-5d00.0h 00.0m | 2.0833333333333333e-5d0-6.167905692361981e-20h00.0m  | 00.0h00.0m   | 00.0h00.0m    | 0.0012638888888888888d03.947459643111668e-18h00.0m  | 
|------------------------+-----------------------------------+----------------------------------+----------------------------------+-----------------------------------+------------------------------------------------------+--------------+---------------+-----------------------------------------------------|
| heap_memory  (Mb)      | 1548                              | 1548                             | 1548                             | 1548                              | 1548                                                 | 1548         | 1548          | 1548                                                | 
|------------------------+-----------------------------------+----------------------------------+----------------------------------+-----------------------------------+------------------------------------------------------+--------------+---------------+-----------------------------------------------------|
| logic_utilization  (%) | 54.72                             | 54.72                            | 54.72                            | 54.72                             | 54.71                                                | 54.71        | 54.71         | 54.71                                               | 
|------------------------+-----------------------------------+----------------------------------+----------------------------------+-----------------------------------+------------------------------------------------------+--------------+---------------+-----------------------------------------------------|
| WNS  (ps)              | 0.0                               | 0.0                              | 0.0                              | 0.0                               | 0.0                                                  | 0.0          | 0.0           | 0.0                                                 | 
|------------------------+-----------------------------------+----------------------------------+----------------------------------+-----------------------------------+------------------------------------------------------+--------------+---------------+-----------------------------------------------------|
| TNS  (ns)              | 0.0                               | 0.0                              | 0.0                              | 0.0                               | 0.0                                                  | 0.0          | 0.0           | 0.0                                                 | 
|------------------------+-----------------------------------+----------------------------------+----------------------------------+-----------------------------------+------------------------------------------------------+--------------+---------------+-----------------------------------------------------|
| WHS  (ps)              | 0.0                               | 0.0                              | 0.0                              | 0.0                               | 0.0                                                  | 0.0          | 0.0           | 0.0                                                 | 
|------------------------+-----------------------------------+----------------------------------+----------------------------------+-----------------------------------+------------------------------------------------------+--------------+---------------+-----------------------------------------------------|
| THS  (ns)              | 0.0                               | 0.0                              | 0.0                              | 0.0                               | 0.0                                                  | 0.0          | 0.0           | 0.0                                                 | 
|------------------------+-----------------------------------+----------------------------------+----------------------------------+-----------------------------------+------------------------------------------------------+--------------+---------------+-----------------------------------------------------|
| setup_viols            | 0                                 | 0                                | 0                                | 0                                 | 0                                                    | 0            | 0             | 0                                                   | 
|------------------------+-----------------------------------+----------------------------------+----------------------------------+-----------------------------------+------------------------------------------------------+--------------+---------------+-----------------------------------------------------|
| hold_viols             | 0                                 | 0                                | 0                                | 0                                 | 0                                                    | 0            | 0             | 0                                                   | 
|------------------------+-----------------------------------+----------------------------------+----------------------------------+-----------------------------------+------------------------------------------------------+--------------+---------------+-----------------------------------------------------|
| slew_viols             | 0                                 | 0                                | 0                                | 0                                 | 0                                                    | 0            | 0             | 0                                                   | 
|------------------------+-----------------------------------+----------------------------------+----------------------------------+-----------------------------------+------------------------------------------------------+--------------+---------------+-----------------------------------------------------|
| worst_slew  (ps)       | 0.0                               | 0.0                              | 0.0                              | 0.0                               | 0.0                                                  | 0.0          | 0.0           | 0.0                                                 | 
|------------------------+-----------------------------------+----------------------------------+----------------------------------+-----------------------------------+------------------------------------------------------+--------------+---------------+-----------------------------------------------------|
| total_slew  (ps)       | 0.0                               | 0.0                              | 0.0                              | 0.0                               | 0.0                                                  | 0.0          | 0.0           | 0.0                                                 | 
|------------------------+-----------------------------------+----------------------------------+----------------------------------+-----------------------------------+------------------------------------------------------+--------------+---------------+-----------------------------------------------------|
| overflow_edges         | 92                                |                                  |                                  |                                   |                                                      |              |               |                                                     | 
|------------------------+-----------------------------------+----------------------------------+----------------------------------+-----------------------------------+------------------------------------------------------+--------------+---------------+-----------------------------------------------------|
| overflow_nodes         | 18                                |                                  |                                  |                                   |                                                      |              |               |                                                     | 
|------------------------+-----------------------------------+----------------------------------+----------------------------------+-----------------------------------+------------------------------------------------------+--------------+---------------+-----------------------------------------------------|
| wire_len_total  (mm)   | 57.3                              | 65.5                             | 65.5                             | 65.5                              | 65.5                                                 | 65.5         | 65.5          | 65.7                                                | 
|------------------------+-----------------------------------+----------------------------------+----------------------------------+-----------------------------------+------------------------------------------------------+--------------+---------------+-----------------------------------------------------|
| via_count_total        | 12780                             | 38963                            | 38963                            | 38963                             | 38963                                                | 38963        | 38963         | 39193                                               | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Iter 1 convergence rate is -0.0%
RRT info: STOP iterations

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '11' clock nets to 'false'
info UI34: no objects were found for '*'
info UI30: performing final routing on partition simpleMultiplier (started at Thu Dec 22 23:21:26 2022)
Start Final Routing in simple DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   45 with    124 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


------------------------------------
|         Nets statistics          |
|-------------------+------+-------|
|                   | Nets | Pins  | 
|-------------------+------+-------|
| Total (partition) | 4049 | 10952 | 
|-------------------+------+-------|
| To be routed :    | 4048 | 10952 | 
|-------------------+------+-------|
|   - signal        | 4047 | 10949 | 
|-------------------+------+-------|
|   - tieoff        | 1    | 3     | 
|-------------------+------+-------|
| To be skipped :   | 1    | 0     | 
|-------------------+------+-------|
|   - less 2 pins   | 1    | 0     | 
------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 4047 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 29   | 
--------------------------------


Check opens ...
Longest open in net 'VSS' of length=2800
Total opens=3 (nets=1)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.1G


Check violations (4 windows)...
Total viols=127
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
complete (2/2): opens (3->0), viols (127->127)
Result=end(begin): opens=0(3), viols=127(127)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Check routing ...
Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (40/40): viols (127->56)
Result=end(begin): opens=0(0), viols=56(127)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.1G

Run(5) 'Objective: fix easy violations' OS_A_1(1,3)_M16_SO_C150  ...
complete (18/18): viols (56->39)
Result=end(begin): opens=0(0), viols=39(56)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 1) ...
complete (13/13): viols (39->39)
Result=end(begin): opens=0(0), viols=39(39)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 2) ...
complete (13/13): viols (39->39)
Result=end(begin): opens=0(0), viols=39(39)
Cpu time: 00:00:03, Elapsed time: 00:00:02, Memory: 2.1G

Check routing ...
Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 1) ...
complete (13/13): viols (39->39)
Result=end(begin): opens=0(0), viols=39(39)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.1G

Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 2) ...
complete (12/12): viols (39->39)
Result=end(begin): opens=0(0), viols=39(39)
Cpu time: 00:00:04, Elapsed time: 00:00:02, Memory: 2.1G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 1) ...
complete (13/13): viols (39->39)
Result=end(begin): opens=0(0), viols=39(39)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.1G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 2) ...
complete (13/13): viols (39->39)
Result=end(begin): opens=0(0), viols=39(39)
Cpu time: 00:00:05, Elapsed time: 00:00:03, Memory: 2.1G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 1) ...
complete (13/13): viols (39->39)
Result=end(begin): opens=0(0), viols=39(39)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 2) ...
complete (13/13): viols (39->39)
Result=end(begin): opens=0(0), viols=39(39)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.1G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 1) ...
complete (13/13): viols (39->39)
Result=end(begin): opens=0(0), viols=39(39)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.1G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 2) ...
complete (10/11): viols (39->27)
complete (11/11): viols (27->27)
Result=end(begin): opens=0(0), viols=27(39)
Cpu time: 00:00:11, Elapsed time: 00:00:07, Memory: 2.1G

Run(11) 'Objective: fix tough violations' OS_C_1(9,18)_M16(16)_SO(8)_RH_C578  ...
complete (9/9): viols (27->27)
Result=end(begin): opens=0(0), viols=27(27)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Check routing ...
Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 1) ...
complete (9/9): viols (27->27)
Result=end(begin): opens=0(0), viols=27(27)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 2) ...
complete (8/8): viols (27->27)
Result=end(begin): opens=0(0), viols=27(27)
Cpu time: 00:00:07, Elapsed time: 00:00:04, Memory: 2.1G

Routing windows accepted: 74 rejected: 139
Finish Final Routing ...

Changed nets: 59 (1%)
Saving routing in 'eco' mode ...

Number of touched nets: 59
Number of changed nets: 58

40 nets (2 clocks) have got their timing invalidated
20 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 28 sec (CPU time: 45 sec; MEM: RSS - 473M, CVMEM - 2110M, PVMEM - 2939M, PRSS - 452M)
RRT info: Stage 'tr_opt' completed successfully
RRT info: User event handler 'after tr_opt' completed successfully
RRT info: Start stage 'spread'
RRT info: User event handler 'before spread' completed successfully
error CONFIG3: Parameter with name 'spread_slack_margin' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_min_cost' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_mode' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 1 sec; MEM: RSS - 471M, CVMEM - 2110M, PVMEM - 2939M, PRSS - 452M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 23:21:55 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 471M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 452M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 23:21:55 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 471M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 452M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 471M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 452M)
-----------------------------------------------------------------------------
|       MCMM variability report for design 'simpleMultiplier' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0190 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Spreading '35' critical signal nets
RRT info: Spreading total '35' critical nets
RRT debug: Executing 'route_final -mode full_drc -spread_space 4 -plength_threshold 0'
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '11' clock nets to 'true'
info Only specified nets will be spread. Other nets can be touched.
info Running routing optimization in full DRC mode.
info UI30: performing final routing on partition simpleMultiplier (started at Thu Dec 22 23:21:55 2022)
Start Final Routing in wire spreading mode on 2 cpus
Non default settings:
  Spread spacing: 4
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   45 with    124 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


----------------------------------------
|           Nets statistics            |
|-----------------------+------+-------|
|                       | Nets | Pins  | 
|-----------------------+------+-------|
| Total (partition)     | 4049 | 10952 | 
|-----------------------+------+-------|
| To be routed :        | 4036 | 10736 | 
|-----------------------+------+-------|
|   - signal            | 4036 | 10736 | 
|-----------------------+------+-------|
| To be skipped :       | 13   | 216   | 
|-----------------------+------+-------|
|   - marked dont_route | 11   | 213   | 
|-----------------------+------+-------|
|   - less 2 pins       | 1    | 0     | 
|-----------------------+------+-------|
|   - tieoff            | 1    | 3     | 
----------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 4036 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 18   | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G


Check violations (4 windows)...
Total viols=162
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 2.1G

Run(1) 'Objective: spread wires' OS_I_1(2,2)_M4_SN_C10  ...
complete (68/68): viols (162->71)
Result=end(begin): opens=0(0), viols=71(162)
Cpu time: 00:00:02, Elapsed time: 00:00:00, Memory: 2.1G

Routing windows accepted: 67 rejected: 1
Finish Final Routing ...

Changed nets: 135 (3%)
Saving routing in 'eco' mode ...

Number of touched nets: 135
Number of changed nets: 125

51 nets (0 clocks) have got their timing invalidated
5 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 1 sec (CPU time: 2 sec; MEM: RSS - 471M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 452M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '11' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'spread' completed successfully
RRT info: User event handler 'after spread' completed successfully
RRT info: Start stage 'si'
RRT info: User event handler 'before si' completed successfully
error CONFIG3: Parameter with name 'si_fix_bump' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'si_iter_max_nets' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 1 sec; MEM: RSS - 472M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 452M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 23:21:58 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 472M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 452M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 23:21:58 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 472M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 452M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 472M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 452M)
-----------------------------------------------------------------------------
|       MCMM variability report for design 'simpleMultiplier' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0250 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '11' clock nets to 'true'
info UI34: no objects were found for '*'

info 'tns' objective check is passed.
info 'twns' objective check is passed.
info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   45 with    124 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


----------------------------------------
|           Nets statistics            |
|-----------------------+------+-------|
|                       | Nets | Pins  | 
|-----------------------+------+-------|
| Total (partition)     | 4049 | 10952 | 
|-----------------------+------+-------|
| To be routed :        | 4036 | 10736 | 
|-----------------------+------+-------|
|   - signal            | 4036 | 10736 | 
|-----------------------+------+-------|
| To be skipped :       | 13   | 216   | 
|-----------------------+------+-------|
|   - marked dont_route | 11   | 213   | 
|-----------------------+------+-------|
|   - less 2 pins       | 1    | 0     | 
|-----------------------+------+-------|
|   - tieoff            | 1    | 3     | 
----------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 4036 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 18   | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1121000 1120000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.348269 min: 0.000000 avg: 0.182391
info metal2 layer density max: 0.200035 min: 0.000000 avg: 0.098694
info metal3 layer density max: 0.332206 min: 0.000000 avg: 0.146503
info metal4 layer density max: 0.090771 min: 0.000000 avg: 0.034385
info metal5 layer density max: 0.276957 min: 0.000000 avg: 0.120785
info metal6 layer density max: 0.500434 min: 0.000000 avg: 0.380946
info metal7 layer density max: 0.153635 min: 0.000000 avg: 0.027693
info metal8 layer density max: 0.193410 min: 0.000000 avg: 0.038624
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 11 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...


Si Assist: report has 0 victims with total value of 0
Si Assist: selected 0 victims with total value of 0

'tns' has 0 victims
'twns' has 0 victims
'clock_si' has 0 victims

'tns' score is 0
'twns' score is 0
'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.1G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 1 sec (CPU time: 1 sec; MEM: RSS - 471M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 452M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '11' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 471M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 452M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 23:22:00 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 471M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 452M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 23:22:00 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 471M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 452M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 471M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 452M)
-----------------------------------------------------------------------------
|       MCMM variability report for design 'simpleMultiplier' (nano)        |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0250 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: SI-TNS reduction from 0.0000 to 0.0000

RRT info: Stage 'si' completed successfully
RRT info: User event handler 'after si' completed successfully
RRT info: Start stage 'drc'
RRT info: User event handler 'before drc' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '11' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition simpleMultiplier (started at Thu Dec 22 23:22:00 2022)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   45 with    124 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


------------------------------------
|         Nets statistics          |
|-------------------+------+-------|
|                   | Nets | Pins  | 
|-------------------+------+-------|
| Total (partition) | 4049 | 10952 | 
|-------------------+------+-------|
| To be routed :    | 4048 | 10952 | 
|-------------------+------+-------|
|   - signal        | 4047 | 10949 | 
|-------------------+------+-------|
|   - tieoff        | 1    | 3     | 
|-------------------+------+-------|
| To be skipped :   | 1    | 0     | 
|-------------------+------+-------|
|   - less 2 pins   | 1    | 0     | 
------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 4047 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 29   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
--------------------------------
|                      | Value | 
|----------------------+-------|
| Removed bad contacts | 2     | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 2.1G


Check violations (4 windows)...
Total viols=29
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.1G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
Skipped

Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (10/10): viols (29->27)
Result=end(begin): opens=0(0), viols=27(29)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Run(5) 'Objective: fix easy violations' OS_A_1(1,3)_M16_SO_C150  ...
complete (9/9): viols (27->27)
Result=end(begin): opens=0(0), viols=27(27)
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 2.1G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 1) ...
complete (9/9): viols (27->27)
Result=end(begin): opens=0(0), viols=27(27)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.1G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 2) ...
complete (9/9): viols (27->27)
Result=end(begin): opens=0(0), viols=27(27)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.1G

Check routing ...
Check opens ...
Total opens=0 (nets=0)

Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 1) ...
complete (9/9): viols (27->27)
Result=end(begin): opens=0(0), viols=27(27)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.1G

Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 2) ...
complete (9/9): viols (27->27)
Result=end(begin): opens=0(0), viols=27(27)
Cpu time: 00:00:03, Elapsed time: 00:00:02, Memory: 2.1G


Check violations (4 windows)...
Total viols=27
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 2.1G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 1) ...
complete (9/9): viols (27->27)
Result=end(begin): opens=0(0), viols=27(27)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.1G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 2) ...
complete (9/9): viols (27->27)
Result=end(begin): opens=0(0), viols=27(27)
Cpu time: 00:00:04, Elapsed time: 00:00:02, Memory: 2.1G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 1) ...
complete (9/9): viols (27->27)
Result=end(begin): opens=0(0), viols=27(27)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 2) ...
complete (9/9): viols (27->27)
Result=end(begin): opens=0(0), viols=27(27)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 1) ...
complete (9/9): viols (27->27)
Result=end(begin): opens=0(0), viols=27(27)
Cpu time: 00:00:02, Elapsed time: 00:00:00, Memory: 2.1G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 2) ...
complete (8/9): viols (27->24)
complete (9/9): viols (24->24)
Result=end(begin): opens=0(0), viols=24(27)
Cpu time: 00:00:08, Elapsed time: 00:00:07, Memory: 2.1G

Run(11) 'Objective: fix tough violations' OS_C_1(9,18)_M16(16)_SO(8)_RH_C578  ...
complete (8/8): viols (24->24)
Result=end(begin): opens=0(0), viols=24(24)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.1G

Check routing ...
Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 1) ...
complete (8/8): viols (24->24)
Result=end(begin): opens=0(0), viols=24(24)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 2) ...
complete (7/8): viols (24->24)
complete (8/8): viols (24->24)
Result=end(begin): opens=0(0), viols=24(24)
Cpu time: 00:00:09, Elapsed time: 00:00:06, Memory: 2.1G

Routing windows accepted: 29 rejected: 104
Finish Final Routing ...

Changed nets: 10 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 10
Number of changed nets: 7

8 nets (0 clocks) have got their timing invalidated
2 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 24 sec (CPU time: 36 sec; MEM: RSS - 486M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 464M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Thu Dec 22 23:22:25 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 7     | 0      | 0      | 0      | 0      | 0      | 7      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 10    | 0      | 0      | 0      | 0      | 0      | 10     | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 1 sec (CPU time: 0 sec; MEM: RSS - 487M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 464M)

RRT info: Number of remaining shorts: 17
RRT info: Number of remaining DRCs  : 17

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '11' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'drc' completed successfully
RRT info: User event handler 'after drc' completed successfully
RRT info: Start stage 'iopt'
RRT info: User event handler 'before iopt' completed successfully
error CONFIG3: Parameter with name 'iopt_usq' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_early_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_abs_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_zero' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_max_iters' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_signoff' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_full_timing_update' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_late_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_rel_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_tns_first' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_soft_edge_spacing' was not found in config 'route_timing'.
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT warning: User-specified value 'false' for option 'dvia_clean_drc' overrides previous 'true'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 10% 20% 30% 50% 60% 70% 80% 100% 
Processing via2: 10% 30% 50% 60% 80% 100% 
Processing via3: 10% 20% 30% 50% 60% 70% 80% 100% 
Processing via4: 20% 50% 70% 100% 
Processing via5: 20% 50% 70% 100% 
Processing via6: 20% 50% 70% 100% 
Processing via7: 50% 100% 

Full timing update

Report 'report_dfm_rvi': DFM via replacement report
Generated on Thu Dec 22 23:22:33 2022
  
---------------------------------------------------------------------------------------------------
|                                   DFM via replacement report                                    |
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
|                   | Total | via1  | via2  | via3  | via4  | via5  | via6  | via7  | via8 | via9 | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Checked vias      | 38913 | 12577 | 21252 | 2784  | 1812  | 151   | 134   | 203   | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Replaced vias     | 34437 | 11241 | 18367 | 2704  | 1750  | 120   | 96    | 159   | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Replaced vias (%) | 88.50 | 89.38 | 86.42 | 97.13 | 96.58 | 79.47 | 71.64 | 78.33 | 0.00 | 0.00 | 
---------------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------------------------
|                                       Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6  | via7  | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Number of vias  (thousand) | 38.99  | 12.58 | 21.28 | 2.78  | 1.82  | 0.16  | 0.13  | 0.24  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Vias (%)                   | 100.00 | 32.25 | 54.57 | 7.14  | 4.68  | 0.41  | 0.34  | 0.61  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Single vias (%)            | 11.68  | 10.62 | 13.68 | 2.87  | 4.00  | 25.00 | 28.36 | 32.91 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Double vias (%)            | 88.32  | 89.38 | 86.32 | 97.13 | 96.00 | 75.00 | 71.64 | 67.09 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0    | 0    | 
-------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 8 sec (CPU time: 14 sec; MEM: RSS - 488M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 466M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI34: no objects were found for '*'
RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
info UI34: no objects were found for '*'
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 447M, CVMEM - 2049M, PVMEM - 2939M, PRSS - 466M)
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Thu Dec 22 23:22:34 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 447M, CVMEM - 2049M, PVMEM - 2939M, PRSS - 466M)
warning EXTR600: Extraction configuration 'include_vertical_parallel_coupling' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 5 sec (CPU time: 10 sec; MEM: RSS - 471M, CVMEM - 2049M, PVMEM - 2939M, PRSS - 466M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 23:22:40 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 471M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 466M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 23:22:40 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 471M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 466M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 471M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 466M)
-----------------------------------------------------------------------
|    MCMM variability report for design 'simpleMultiplier' (pico)     |
|-----------------------+------+-----+---------+------+-----+---------|
|                       | WNS  | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 19.0 | 0.0 | 0       | 16.0 | 0.0 | 0       | 
-----------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Using '3' cells for USQ opt
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'simpleMultiplier':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 17    | 
|-------------------------------+-------|
| Total Sequential cells        | 192   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 10    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 10    | 
-----------------------------------------


Found 10 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 10 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 192 pre-existing "fixed" Sequential leaf cells of clock networks
 192 Sequential leaf cells of clock networks :
 May be optimized (sized) during optimization 

Clearing dont_modify property from 17 clock nets
Clearing dont_route property from 17 clock nets

All Clock networks set for partition simpleMultiplier.

warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu Dec 22 23:22:40 2022)
Report 'simpleMultiplier': Design Report
Generated on Thu Dec 22 23:22:40 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 3050  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 272   | 8.91       | 
| Inverters      | 129   | 4.22       | 
| Registers      | 195   | 6.39       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1071  | 35.11      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 3050  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6572.86                | 54.71           | 
| Buffers, Inverters | 338.352                | 2.81            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 12013.1                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 4038  | 100        | 
| Orphaned        | 2     | 0.04       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3579  | 88.63      | 
| 2 Fanouts       | 233   | 5.77       | 
| 3-30 Fanouts    | 179   | 4.43       | 
| 30-127 Fanouts  | 45    | 1.11       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu Dec 22 23:22:40 2022
  
----------------------------------------------------------------
|                       GR Configuration                       |
|------------------+----------+--------+-----------+-----------|
|                  | Mode     | Tracks | Min Layer | Max Layer | 
|------------------+----------+--------+-----------+-----------|
| simpleMultiplier | unfolded | 30     | 1         | 8         | 
----------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |============== 5
30  |===== 2
35  |=========== 4
40  |======== 3
45  |========================= 9
50  |======================================== 14
55  |======================================================================== 25
60  |========================================================= 20
65  |========================= 9
70  |============== 5
75  | 0
80  |== 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design simpleMultiplier.
info OPT24: optimize_max_util is set to 100% in partition simpleMultiplier (0 density boxes are currently over utilized: max=80.6696%).

WNS:0 TNS:0 TNDD:-3588.0 WHS:0 THS:0 THDD:-2355.0 SLEW:0 CAP:-1.6 LEAKAGE:0.119676 DYNAMIC:5.336629 AREA:6572.86

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

info OPT5: Optimizing objective MAX_CAP.
WNS:0 TNS:0 TNDD:-3588.0 WHS:0 THS:0 THDD:-2355.0 SLEW:0 CAP:-1.6 LEAKAGE:0.119676 DYNAMIC:5.336629 AREA:6572.86
info OPT226: Running optimization with 2 processes.
info OPT2: Pass 1 optimization.
WNS:0 TNS:0 TNDD:-3398.0 WHS:0 THS:0 THDD:-2163.0 SLEW:0 CAP:0.0 LEAKAGE:0.119691 DYNAMIC:5.335916 CLOCK_AREA:8.246 AREA:6573.13

info OPT3: 1 nets evaluated, 1 optimized in this pass.
info OPT6: cpu [0h:0m:0s] memory [1g:1000m:288k]
info OPT4: Total 1 nets evaluated, 1 optimized.
info OPT24: optimize_max_util is set to 100% in partition simpleMultiplier (0 density boxes are currently over utilized: max=80.6696%).

info OPT6: cpu [0h:0m:0s] memory [1g:1000m:288k]
info OPT225: Completed optimization in postroute mode with MAX CAP objective and MAX CAP step in 0 sec (CPU time: 0 sec; MEM: RSS - 481M, CVMEM - 2049M, PVMEM - 2939M)
WNS:0 TNS:0 TNDD:-3398.0 WHS:0 THS:0 THDD:-2163.0 SLEW:0 CAP:0.0 LEAKAGE:0.119691 DYNAMIC:5.335916 CLOCK_AREA:8.246 AREA:6573.13
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-3398.0 WHS:0 THS:0 THDD:-2163.0 SLEW:0 CAP:0.0 LEAKAGE:0.119691 DYNAMIC:5.335916 CLOCK_AREA:8.246 AREA:6573.13

info OPT24: optimize_max_util is set to 100% in partition simpleMultiplier (0 density boxes are currently over utilized: max=80.6696%).


info DUM207: optimize: re-initialized cell-density map for partition simpleMultiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition simpleMultiplier old max-util 100 new max-util 100.
Report 'simpleMultiplier': Design Report
Generated on Thu Dec 22 23:22:40 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 3050  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 272   | 8.91       | 
| Inverters      | 129   | 4.22       | 
| Registers      | 195   | 6.39       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1071  | 35.11      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 3050  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6573.13                | 54.71           | 
| Buffers, Inverters | 338.618                | 2.81            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 12013.1                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 4038  | 100        | 
| Orphaned        | 2     | 0.04       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3579  | 88.63      | 
| 2 Fanouts       | 233   | 5.77       | 
| 3-30 Fanouts    | 179   | 4.43       | 
| 30-127 Fanouts  | 45    | 1.11       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |============== 5
30  |===== 2
35  |=========== 4
40  |======== 3
45  |========================= 9
50  |======================================== 14
55  |======================================================================== 25
60  |========================================================= 20
65  |========================= 9
70  |============== 5
75  | 0
80  |== 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 471M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 466M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 471M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 466M)
error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
RRT warning: User-specified value 'white_space' for option 'hold_mode' overrides previous 'normal'
warning UI705: 'set_property -value' specified value was ignored.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu Dec 22 23:22:40 2022)
Report 'simpleMultiplier': Design Report
Generated on Thu Dec 22 23:22:40 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 3050  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 272   | 8.91       | 
| Inverters      | 129   | 4.22       | 
| Registers      | 195   | 6.39       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1071  | 35.11      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 3050  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6573.13                | 54.71           | 
| Buffers, Inverters | 338.618                | 2.81            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 12013.1                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 4038  | 100        | 
| Orphaned        | 2     | 0.04       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3579  | 88.63      | 
| 2 Fanouts       | 233   | 5.77       | 
| 3-30 Fanouts    | 179   | 4.43       | 
| 30-127 Fanouts  | 45    | 1.11       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu Dec 22 23:22:41 2022
  
----------------------------------------------------------------
|                       GR Configuration                       |
|------------------+----------+--------+-----------+-----------|
|                  | Mode     | Tracks | Min Layer | Max Layer | 
|------------------+----------+--------+-----------+-----------|
| simpleMultiplier | unfolded | 30     | 1         | 8         | 
----------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |============== 5
30  |===== 2
35  |=========== 4
40  |======== 3
45  |========================= 9
50  |======================================== 14
55  |======================================================================== 25
60  |========================================================= 20
65  |========================= 9
70  |============== 5
75  | 0
80  |== 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design simpleMultiplier.
info OPT24: optimize_max_util is set to 100% in partition simpleMultiplier (0 density boxes are currently over utilized: max=80.6696%).

WNS:0 TNS:0 TNDD:-3398.0 WHS:0 THS:0 THDD:-2163.0 SLEW:0 CAP:0.0 LEAKAGE:0.119691 DYNAMIC:5.335916 AREA:6573.13

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-3398.0 WHS:0 THS:0 THDD:-2163.0 SLEW:0 CAP:0.0 LEAKAGE:0.119691 DYNAMIC:5.335916 AREA:6573.13
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-3398.0 WHS:0 THS:0 THDD:-2163.0 SLEW:0 CAP:0.0 LEAKAGE:0.119691 DYNAMIC:5.335916 AREA:6573.13

info OPT24: optimize_max_util is set to 100% in partition simpleMultiplier (0 density boxes are currently over utilized: max=80.6696%).


info DUM207: optimize: re-initialized cell-density map for partition simpleMultiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition simpleMultiplier old max-util 100 new max-util 100.
Report 'simpleMultiplier': Design Report
Generated on Thu Dec 22 23:22:41 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 5     | 
| Constant Cells | 3     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 3050  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 272   | 8.91       | 
| Inverters      | 129   | 4.22       | 
| Registers      | 195   | 6.39       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 1071  | 35.11      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 3050  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 6573.13                | 54.71           | 
| Buffers, Inverters | 338.618                | 2.81            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 12013.1                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 4038  | 100        | 
| Orphaned        | 2     | 0.04       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 3579  | 88.63      | 
| 2 Fanouts       | 233   | 5.77       | 
| 3-30 Fanouts    | 179   | 4.43       | 
| 30-127 Fanouts  | 45    | 1.11       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 97 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  |============== 5
30  |===== 2
35  |=========== 4
40  |======== 3
45  |========================= 9
50  |======================================== 14
55  |======================================================================== 25
60  |========================================================= 20
65  |========================= 9
70  |============== 5
75  | 0
80  |== 1
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 469M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 466M)
warning UI705: 'set_property -value' specified value was ignored.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 469M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 466M)
info CHK10: Checking placement...
info UI30: performing detailed placement on partition simpleMultiplier (started at Thu Dec 22 23:22:41 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 3040 movable and 10 fixed cells in partition simpleMultiplier
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 87 cut rows, with average utilization 54.5977%, utilization with cell bloats 54.5977%.
info Preplacing cells: able to preplace all 192 fixed_origin cells.
info Displacement: num_cells=192 num_moved=0 max_disp=0 total_disp=0 total_disp/num_moved=0.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP164: None of 192 fixed-origin cells were moved.
info DP111: Legalization summary: total movable cells: 3040, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 3040                | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition simpleMultiplier old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition simpleMultiplier with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 471M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 466M)
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'simpleMultiplier':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 17    | 
|-------------------------------+-------|
| Total Sequential cells        | 192   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 10    | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 10    | 
-----------------------------------------


Found 10 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 10 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 192 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition simpleMultiplier.

info CHK10: Checking placement...
info Found 2848 movable and 202 fixed cells in partition simpleMultiplier
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
Checking boundary overlap with partition: simpleMultiplier; Nmacros=0; overlaps=0 : fpan/mcplace/mcpController.cpp@3946
info Report for partition simpleMultiplier:
--------------------------------------------------------------------------------------------------------------
|                                              Placement Errors                                              |
|------------------------+-------+--------+------------------------------------------------------------------|
| Name                   | Count | Status | Description                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| not_placed             | 0     | Passed | Cell is not placed                                               | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_not_fixed        | 0     | Passed | Macro cell is not fixed                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| cannot_be_legalized    | 0     | Passed | Cell can't be legalized                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_region         | 0     | Passed | Cell is placed outside of its hard region or inside a prohibited | 
|                        |       |        | hard region                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_partition      | 0     | Passed | Cell is placed outside partition                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_boundary      | 0     | Passed | Cell is close to partition boundary                              | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_macro         | 0     | Passed | Cell is close to macro blockages                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_overlap          | 0     | Passed | Macros are overlapping each other                                | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_boundary_overlap | 0     | Passed | Macros are overlapping boundary                                  | 
--------------------------------------------------------------------------------------------------------------


info UI33: performed placement checks for 0 sec (CPU time: 0 sec; MEM: RSS - 471M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 466M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Thu Dec 22 23:22:42 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 4047       | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 472M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 466M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Thu Dec 22 23:22:42 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 4047       | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 472M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 466M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Thu Dec 22 23:22:42 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 4047       | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 472M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 466M)
info UI34: no objects were found for '*'
RRT info: Good news! There are no open nets.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 472M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 466M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 23:22:42 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 472M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 466M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 23:22:42 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 472M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 466M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 472M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 466M)
-----------------------------------------------------------------------
|    MCMM variability report for design 'simpleMultiplier' (pico)     |
|-----------------------+------+-----+---------+------+-----+---------|
|                       | WNS  | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 19.0 | 0.0 | 0       | 16.0 | 0.0 | 0       | 
-----------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'twns' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   45 with    180 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


------------------------------------
|         Nets statistics          |
|-------------------+------+-------|
|                   | Nets | Pins  | 
|-------------------+------+-------|
| Total (partition) | 4049 | 10952 | 
|-------------------+------+-------|
| To be routed :    | 4047 | 10949 | 
|-------------------+------+-------|
|   - signal        | 4047 | 10949 | 
|-------------------+------+-------|
| To be skipped :   | 2    | 3     | 
|-------------------+------+-------|
|   - less 2 pins   | 1    | 0     | 
|-------------------+------+-------|
|   - tieoff        | 1    | 3     | 
------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 4047 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 29   | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1121000 1120000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.362118 min: 0.000000 avg: 0.188094
info metal2 layer density max: 0.224390 min: 0.000000 avg: 0.116526
info metal3 layer density max: 0.343578 min: 0.000000 avg: 0.154845
info metal4 layer density max: 0.119057 min: 0.000000 avg: 0.041456
info metal5 layer density max: 0.278400 min: 0.000000 avg: 0.121687
info metal6 layer density max: 0.500529 min: 0.000000 avg: 0.381230
info metal7 layer density max: 0.168856 min: 0.000000 avg: 0.030405
info metal8 layer density max: 0.200970 min: 0.000000 avg: 0.039707
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 11 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims

'twns' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.1G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 1 sec (CPU time: 1 sec; MEM: RSS - 469M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 466M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '11' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition simpleMultiplier (started at Thu Dec 22 23:22:43 2022)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   45 with    124 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


------------------------------------
|         Nets statistics          |
|-------------------+------+-------|
|                   | Nets | Pins  | 
|-------------------+------+-------|
| Total (partition) | 4049 | 10952 | 
|-------------------+------+-------|
| To be routed :    | 4048 | 10952 | 
|-------------------+------+-------|
|   - signal        | 4047 | 10949 | 
|-------------------+------+-------|
|   - tieoff        | 1    | 3     | 
|-------------------+------+-------|
| To be skipped :   | 1    | 0     | 
|-------------------+------+-------|
|   - less 2 pins   | 1    | 0     | 
------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 4047 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 29   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G


Check violations (4 windows)...
Total viols=24
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
Skipped

Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (8/8): viols (24->24)
Result=end(begin): opens=0(0), viols=24(24)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Run(5) 'Objective: fix easy violations' OS_A_1(1,3)_M16_SO_C150  ...
complete (8/8): viols (24->24)
Result=end(begin): opens=0(0), viols=24(24)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 1) ...
complete (8/8): viols (24->24)
Result=end(begin): opens=0(0), viols=24(24)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 2) ...
complete (8/8): viols (24->24)
Result=end(begin): opens=0(0), viols=24(24)
Cpu time: 00:00:02, Elapsed time: 00:00:00, Memory: 2.1G

Check routing ...
Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 1) ...
complete (8/8): viols (24->24)
Result=end(begin): opens=0(0), viols=24(24)
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 2.1G

Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 2) ...
complete (8/8): viols (24->24)
Result=end(begin): opens=0(0), viols=24(24)
Cpu time: 00:00:03, Elapsed time: 00:00:02, Memory: 2.1G


Check violations (4 windows)...
Total viols=24
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.1G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 1) ...
complete (8/8): viols (24->24)
Result=end(begin): opens=0(0), viols=24(24)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 2) ...
complete (8/8): viols (24->21)
Result=end(begin): opens=0(0), viols=21(24)
Cpu time: 00:00:04, Elapsed time: 00:00:02, Memory: 2.1G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 1) ...
complete (7/7): viols (21->21)
Result=end(begin): opens=0(0), viols=21(21)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 2) ...
complete (7/7): viols (21->21)
Result=end(begin): opens=0(0), viols=21(21)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.1G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 1) ...
complete (7/7): viols (21->21)
Result=end(begin): opens=0(0), viols=21(21)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 2) ...
complete (7/7): viols (21->21)
Result=end(begin): opens=0(0), viols=21(21)
Cpu time: 00:00:07, Elapsed time: 00:00:04, Memory: 2.1G

Run(11) 'Objective: fix tough violations' OS_C_1(9,18)_M16(16)_SO(8)_RH_C578  ...
complete (7/7): viols (21->21)
Result=end(begin): opens=0(0), viols=21(21)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Check routing ...
Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 1) ...
complete (7/7): viols (21->21)
Result=end(begin): opens=0(0), viols=21(21)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.1G

Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 2) ...
complete (7/7): viols (21->21)
Result=end(begin): opens=0(0), viols=21(21)
Cpu time: 00:00:08, Elapsed time: 00:00:05, Memory: 2.1G

Routing windows accepted: 25 rejected: 88
Finish Final Routing ...

Changed nets: 8 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 8
Number of changed nets: 8

3 nets (0 clocks) have got their timing invalidated
info UI33: performed final routing for 19 sec (CPU time: 31 sec; MEM: RSS - 484M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 466M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Thu Dec 22 23:23:04 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 6     | 0      | 0      | 0      | 0      | 0      | 6      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 9     | 0      | 0      | 0      | 0      | 0      | 9      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 1 sec (CPU time: 0 sec; MEM: RSS - 485M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 466M)

RRT info: Number of remaining shorts: 15
RRT info: Number of remaining DRCs  : 15

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '11' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 485M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 466M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 23:23:04 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 485M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 466M)
Report 'report_path_group': Path Group
Generated on Thu Dec 22 23:23:04 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 485M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 466M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 485M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 466M)
-----------------------------------------------------------------------
|    MCMM variability report for design 'simpleMultiplier' (pico)     |
|-----------------------+------+-----+---------+------+-----+---------|
|                       | WNS  | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 19.0 | 0.0 | 0       | 16.0 | 0.0 | 0       | 
-----------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


--------------------------

No late violations left!

--------------------------
---------------------------

No early violations left!

---------------------------
RRT info: Stage 'iopt' completed successfully
RRT info: User event handler 'after iopt' completed successfully
RRT info: Start stage 'dvia'
RRT info: User event handler 'before dvia' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 10% 20% 30% 50% 60% 70% 80% 100% 
Processing via2: 10% 30% 50% 60% 80% 100% 
Processing via3: 10% 20% 30% 50% 60% 70% 80% 100% 
Processing via4: 20% 50% 70% 100% 
Processing via5: 20% 50% 70% 100% 
Processing via6: 20% 50% 70% 100% 
Processing via7: 50% 100% 

Incremental timing update of 41 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Thu Dec 22 23:23:06 2022
  
----------------------------------------------------------------------------------------------
|                                 DFM via replacement report                                 |
|-------------------+-------+-------+-------+------+------+------+------+------+------+------|
|                   | Total | via1  | via2  | via3 | via4 | via5 | via6 | via7 | via8 | via9 | 
|-------------------+-------+-------+-------+------+------+------+------+------+------+------|
| Checked vias      | 38915 | 12579 | 21254 | 2784 | 1812 | 151  | 134  | 201  | 0    | 0    | 
|-------------------+-------+-------+-------+------+------+------+------+------+------+------|
| Replaced vias     | 78    | 18    | 34    | 7    | 7    | 0    | 2    | 10   | 0    | 0    | 
|-------------------+-------+-------+-------+------+------+------+------+------+------+------|
| Replaced vias (%) | 0.20  | 0.14  | 0.16  | 0.25 | 0.39 | 0.00 | 1.49 | 4.98 | 0.00 | 0.00 | 
----------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------------------------
|                                       Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6  | via7  | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Number of vias  (thousand) | 38.99  | 12.58 | 21.28 | 2.78  | 1.82  | 0.16  | 0.13  | 0.23  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Vias (%)                   | 100.00 | 32.26 | 54.57 | 7.14  | 4.67  | 0.41  | 0.34  | 0.60  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Single vias (%)            | 11.59  | 10.52 | 13.58 | 2.87  | 4.00  | 25.00 | 27.61 | 33.19 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Double vias (%)            | 88.41  | 89.48 | 86.42 | 97.13 | 96.00 | 75.00 | 72.39 | 66.81 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0    | 0    | 
-------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 2 sec (CPU time: 4 sec; MEM: RSS - 487M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 466M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '11' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT warning: User-specified value 'number_improved' for option 'drc_accept' overrides previous ''
RRT debug: Executing 'route_final -accept number_improved'
info UI30: performing final routing on partition simpleMultiplier (started at Thu Dec 22 23:23:07 2022)
Start Final Routing in full DRC mode on 2 cpus
  with 'number' acceptance 

Routing Cell Library initialization ...
 core  lib cells:   45 with    124 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


------------------------------------
|         Nets statistics          |
|-------------------+------+-------|
|                   | Nets | Pins  | 
|-------------------+------+-------|
| Total (partition) | 4049 | 10952 | 
|-------------------+------+-------|
| To be routed :    | 4048 | 10952 | 
|-------------------+------+-------|
|   - signal        | 4047 | 10949 | 
|-------------------+------+-------|
|   - tieoff        | 1    | 3     | 
|-------------------+------+-------|
| To be skipped :   | 1    | 0     | 
|-------------------+------+-------|
|   - less 2 pins   | 1    | 0     | 
------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 4047 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 29   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 2.1G


Check violations (4 windows)...
Total viols=21
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.1G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
Skipped

Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (7/7): viols (21->21)
Result=end(begin): opens=0(0), viols=21(21)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Run(5) 'Objective: fix easy violations' OS_A_1(1,3)_M16_SO_C150  ...
complete (7/7): viols (21->21)
Result=end(begin): opens=0(0), viols=21(21)
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 2.1G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 1) ...
complete (7/7): viols (21->21)
Result=end(begin): opens=0(0), viols=21(21)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.1G

Run(6) 'Objective: fix offgrid violations' OS_C_2(4,8)_M16(16)_SO(5)_RH_C345 (pass 2) ...
complete (7/7): viols (21->21)
Result=end(begin): opens=0(0), viols=21(21)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Check routing ...
Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 1) ...
complete (7/7): viols (21->21)
Result=end(begin): opens=0(0), viols=21(21)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.1G

Run(7) 'Objective: fix violations' OS_I_2(2,4)_M16(16)_SA_C508 (pass 2) ...
complete (7/7): viols (21->21)
Result=end(begin): opens=0(0), viols=21(21)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.1G


Check violations (4 windows)...
Total viols=21
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 1) ...
complete (7/7): viols (21->21)
Result=end(begin): opens=0(0), viols=21(21)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.1G

Run(8) 'Objective: fix tough violations' OS_I_2(2,4)_M32(16)_SO_C378 (pass 2) ...
complete (7/7): viols (21->21)
Result=end(begin): opens=0(0), viols=21(21)
Cpu time: 00:00:02, Elapsed time: 00:00:02, Memory: 2.1G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 1) ...
complete (7/7): viols (21->21)
Result=end(begin): opens=0(0), viols=21(21)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Run(9) 'Objective: fix tough violations' OS_C_2(6,12)_M16(16)_SO(5)_RH_C568 (pass 2) ...
complete (7/7): viols (21->21)
Result=end(begin): opens=0(0), viols=21(21)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 2.1G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 1) ...
complete (7/7): viols (21->21)
Result=end(begin): opens=0(0), viols=21(21)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 2.1G

Run(10) 'Objective: fix tough violations' OS_I_2(2,4)_M32(32)_SO_C467 (pass 2) ...
complete (7/7): viols (21->21)
Result=end(begin): opens=0(0), viols=21(21)
Cpu time: 00:00:06, Elapsed time: 00:00:04, Memory: 2.1G

Run(11) 'Objective: fix tough violations' OS_C_1(9,18)_M16(16)_SO(8)_RH_C578  ...
complete (7/7): viols (21->21)
Result=end(begin): opens=0(0), viols=21(21)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 2.1G

Check routing ...
Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 1) ...
complete (7/7): viols (21->21)
Result=end(begin): opens=0(0), viols=21(21)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 2.1G

Run(12) 'Objective: fix violations' OS_CL_2(4,12)_M32(32)_SO_C508 (pass 2) ...
complete (7/7): viols (21->21)
Result=end(begin): opens=0(0), viols=21(21)
Cpu time: 00:00:07, Elapsed time: 00:00:04, Memory: 2.1G

Routing windows accepted: 21 rejected: 84
Finish Final Routing ...

Changed nets: 7 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 7
Number of changed nets: 7

2 nets (0 clocks) have got their timing invalidated
info UI33: performed final routing for 17 sec (CPU time: 27 sec; MEM: RSS - 486M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 466M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Thu Dec 22 23:23:25 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 5     | 0      | 0      | 0      | 0      | 0      | 5      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 10    | 0      | 0      | 0      | 0      | 0      | 10     | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 487M, CVMEM - 2079M, PVMEM - 2939M, PRSS - 466M)

RRT info: Number of remaining shorts: 15
RRT info: Number of remaining DRCs  : 15

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '11' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'dvia' completed successfully
RRT info: User event handler 'after dvia' completed successfully
RRT info: Start stage 'dp'
RRT info: User event handler 'before dp' completed successfully
RRT info: Stage 'dp' skipped
RRT info: Start stage 'finish'
RRT info: User event handler 'before finish' completed successfully
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Stage 'finish' completed successfully
RRT info: User event handler 'after finish' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '11' clock nets to 'false'
info UI34: no objects were found for '*'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt RCT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RCT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_application -cpus 2
Nitro-SoC> # config_timing -cpus 2
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_global -argument messages -value normal
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument messages -value normal
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument messages -value normal
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_default_value -command route_si_repair -argument messages -value normal
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # write_db -data design -file dbs/route.db
Nitro-SoC> # save_db -directory dbs/route.db -overwrite true -data design -cpus 4 -description 
info UI36: Writing folded database file '/home/vlsi/Desktop/Nitro/work/dbs/route.db'.
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 486M, CVMEM - 2079M, PVMEM - 2939M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Thu Dec 22 23:23:25 EET 2022
Report 'application': Application Report
Generated on Thu Dec 22 23:23:25 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 2079                                                         | 
| Heap memory (MBytes)     | 1548                                                         | 
| Resident memory (MBytes) | 486                                                          | 
| CPU time (minutes)       | 22.9                                                         | 
| Elapsed time (minutes)   | 35.87                                                        | 
| Load Averages            | 1.96 1.70 1.15                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 4                                                            | 
| Frequency (GHz)          | 2.7                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 27971                                                        | 
| Interaction mode         | window                                                       | 
| Log file                 | nitro.log                                                    | 
| Journal file             | nitro.jou                                                    | 
| Working directory        | /home/vlsi/Desktop/Nitro/work/.nitro_tmp_localhost.localdoma | 
|                          in_27971                                                     | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------
| Name                                                        | Value      | Default    | 
|-------------------------------------------------------------+------------+------------|
| cpus                                                        | 2          | 4          | 
| create_io_path_groups                                       | true       | false      | 
| create_clock_check_path_group                               | false      | false      | 
| derate_annotated_delays                                     | true       | true       | 
| disable_auto_clock_gating_checks                            | false      | false      | 
| disable_case_analysis                                       | false      | false      | 
| disable_clock_gating_checks                                 | false      | false      | 
| disable_recovery_removal_checks                             | false      | false      | 
| disable_seq_case_analysis                                   | true       | true       | 
| enable_clock_gating_propagate                               | true       | true       | 
| early_launch_at_borrowing_latches                           | false      | true       | 
| enable_default_for_cond_arcs                                | true       | true       | 
| enable_default_input_delays                                 | false      | true       | 
| enable_non_unate_clock_paths                                | true       | true       | 
| enable_path_segmentation                                    | true       | true       | 
| enable_port_clock_leaves                                    | false      | false      | 
| enable_preset_clear_arcs                                    | false      | false      | 
| enable_setup_independent_hold_checks                        | true       | true       | 
| estimated_delays                                            | false      | false      | 
| ignore_driving_cell_for_annotated_delays                    | true       | true       | 
| sdf_includes_si_delays                                      | false      | false      | 
| report_unconstrained_path                                   | false      | false      | 
| use_si_slew_for_max_transition                              | false      | false      | 
| zero_rc_delays                                              | false      | false      | 
| ignore_driving_cell_for_clock_ports                         | false      | false      | 
| use_annotated_cts_offsets                                   | false      | false      | 
| enable_skew_estimation                                      | false      | false      | 
| valid_skew_estimation                                       | false      | false      | 
| enable_ideal_clock_data_tags                                | true       | true       | 
| enable_clock_propagation_through_three_state_enable_pins    | false      | false      | 
| disable_sequential_generation_of_waveform_preserving_clocks | false      | false      | 
| capacitance_violation_threshold                             | 0          | -2         | 
| derate_output_delay                                         | false      | false      | 
| additive_regular_ocv_for_advanced_ocv                       | false      | false      | 
| clock_source_use_driver_arc                                 | true       | true       | 
| use_pin_specific_clock_latency_and_propagation              | false      | true       | 
| sdf_is_derated                                              | false      | false      | 
| use_worst_constraint_from_all_slew_permutations             | true       | true       | 
| use_worst_of_early_and_late_libs_constraint                 | true       | true       | 
| clock_enable_separate_rise_fall_pin_capacitance             | false      | false      | 
| data_enable_separate_rise_fall_pin_capacitance              | false      | false      | 
| timing_slew_propagation_mode                                | worst_slew | worst_slew | 
| gclock_source_network_num_master_registers                  | 1000000    | 1000000    | 
| alpine_timing_mode                                          | -1         | -1         | 
| parametric_ocv                                              | false      | false      | 
| parametric_ocv_corner_sigma                                 | 3          | 3          | 
| enforce_explicit_library_association_to_corners             | false      | false      | 
| enable_slew_variation                                       | true       | true       | 
| low_geometry                                                | false      | false      | 
| precise_waveform_analysis                                   | false      | false      | 
-----------------------------------------------------------------------------------------


NRF info: Writing Timing Summary Reports Thu Dec 22 23:23:25 EET 2022
NRF info: Writing Detailed Setup Timing Path Reports Thu Dec 22 23:23:26 EET 2022
NRF info: Writing Detailed Hold Timing Path Reports Thu Dec 22 23:23:26 EET 2022
NRF info: Writing Timing Drc Reports Thu Dec 22 23:23:26 EET 2022
NRF info: Writing Physical Reports Thu Dec 22 23:23:26 EET 2022
NRF info: Writing Power Reports Thu Dec 22 23:23:27 EET 2022
NRF info: Reports completed Thu Dec 22 23:23:27 EET 2022
info UI33: performed source of flow_scripts/3_route.tcl for 8 min 24 sec (CPU time: 14 min 43 sec; MEM: RSS - 487M, CVMEM - 2079M, PVMEM - 2939M)
