<module name="ECD3_IPGW_ICONT" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="ECD3_SYSCONFIG" acronym="ECD3_SYSCONFIG" offset="0x8" width="32" description="Clock management configuration">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEMODE" width="2" begin="3" end="2" resetval="0x2" description="Configuration of the local target state management mode. By definition, target can handle read/write transaction as long as it is out of IDLE state. 0x0: Force-idle mode: local target's idle state follows (acknowledges) the system's idle requests unconditionally, that is, regardless of the IP module's internal requirements. Backup mode, for debug only. 0x1: No-idle mode: local target never enters idle state. Backup mode, for debug only. 0x2: Smart-idle mode: local target's idle state eventually follows (acknowledges) the system's idle requests, depending on the IP module's internal requirements. IP module shall not generate (IRQ- or DMA-request-related) wake-up events. wake-up 0x3: Smart-idle wake-up-capable mode: local target's idle state eventually follows (acknowledges) the system's idle requests, depending on the IP module's internal requirements. IP module may generate (IRQ- or DMA-request-related) wake-up events when in idle state. Mode is only relevant if the appropriate IP module 'swake-up' output(s) is (are) implemented." range="" rwaccess="RW"/>
    <bitfield id="FREEEMU" width="1" begin="1" end="1" resetval="0" description="Sensitivity to emulation (debug) suspend input signal. 0x0: IP module is sensitive to emulation suspend 0x1: IP module is not sensitive to emulation suspend" range="" rwaccess="RW"/>
    <bitfield id="SOFTRESET" width="1" begin="0" end="0" resetval="0" description="Software reset Read 0x0: Reset done, no pending action Read 0x1: Reset (software or other) on going Write 0x0: No action Write 0x1: Initiate software reset" range="" rwaccess="RW"/>
  </register>
  <register id="ECD3_IPQSTATUS_RAW_0" acronym="ECD3_IPQSTATUS_RAW_0" offset="0x14" width="32" description="Per-event raw interrupt status vector, line #0. Raw status is set even if event is not enabled. Write 1 to set the (raw) status, mostly for debug.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="EVENT0" width="1" begin="0" end="0" resetval="0" description="settable raw status for event #0 Write 0x0: No action Read 0x0: No event pending Read 0x1: Event pending Write 0x1: Set event (debug)" range="" rwaccess="RW W1toSet"/>
  </register>
  <register id="ECD3_IPQSTATUS_RAW_1" acronym="ECD3_IPQSTATUS_RAW_1" offset="0x18" width="32" description="Per-event raw interrupt status vector, line #1. Raw status is set even if event is not enabled. Write 1 to set the (raw) status, mostly for debug.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="EVENT0" width="1" begin="0" end="0" resetval="0" description="settable raw status for event #0 Write 0x0: No action Read 0x0: No event pending Read 0x1: Event pending Write 0x1: Set event (debug)" range="" rwaccess="RW W1toSet"/>
  </register>
  <register id="ECD3_IPQSTATUS_RAW_2" acronym="ECD3_IPQSTATUS_RAW_2" offset="0x1C" width="32" description="Per-event raw interrupt status vector, line #2. Raw status is set even if event is not enabled. Write 1 to set the (raw) status, mostly for debug.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="EVENT0" width="1" begin="0" end="0" resetval="0" description="settable raw status for event #0 Write 0x0: No action Read 0x0: No event pending Read 0x1: Event pending Write 0x1: Set event (debug)" range="" rwaccess="RW W1toSet"/>
  </register>
  <register id="ECD3_IPQSTATUS_RAW_3" acronym="ECD3_IPQSTATUS_RAW_3" offset="0x20" width="32" description="Per-event raw interrupt status vector, line #3. Raw status is set even if event is not enabled. Write 1 to set the (raw) status, mostly for debug.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="EVENT1" width="1" begin="1" end="1" resetval="0" description="settable raw status for event #1 Write 0x0: No action Read 0x0: No event pending Read 0x1: Event pending Write 0x1: Set event (debug)" range="" rwaccess="RW W1toSet"/>
    <bitfield id="EVENT0" width="1" begin="0" end="0" resetval="0" description="settable raw status for event #0 Write 0x0: No action Read 0x0: No event pending Read 0x1: Event pending Write 0x1: Set event (debug)" range="" rwaccess="RW W1toSet"/>
  </register>
  <register id="ECD3_IPQSTATUS_RAW_4" acronym="ECD3_IPQSTATUS_RAW_4" offset="0x24" width="32" description="Per-event raw interrupt status vector, line #0. Raw status is set even if event is not enabled. Write 1 to set the (raw) status, mostly for debug.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="EVENT0" width="1" begin="0" end="0" resetval="0" description="settable raw status for event #0 Write 0x0: No action Read 0x0: No event pending Read 0x1: Event pending Write 0x1: Set event (debug)" range="" rwaccess="RW W1toSet"/>
  </register>
  <register id="ECD3_IPQSTATUS_RAW_5" acronym="ECD3_IPQSTATUS_RAW_5" offset="0x28" width="32" description="Per-event raw interrupt status vector, line #0. Raw status is set even if event is not enabled. Write 1 to set the (raw) status, mostly for debug.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="EVENT0" width="1" begin="0" end="0" resetval="0" description="settable raw status for event #0 Write 0x0: No action Read 0x0: No event pending Read 0x1: Event pending Write 0x1: Set event (debug)" range="" rwaccess="RW W1toSet"/>
  </register>
  <register id="ECD3_IPQSTATUS_RAW_6" acronym="ECD3_IPQSTATUS_RAW_6" offset="0x2C" width="32" description="Per-event raw interrupt status vector, line #0. Raw status is set even if event is not enabled. Write 1 to set the (raw) status, mostly for debug.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="EVENT1" width="1" begin="1" end="1" resetval="0" description="settable raw status for event #1 Write 0x0: No action Read 0x0: No event pending Read 0x1: Event pending Write 0x1: Set event (debug)" range="" rwaccess="RW W1toSet"/>
    <bitfield id="EVENT0" width="1" begin="0" end="0" resetval="0" description="settable raw status for event #0 Write 0x0: No action Read 0x0: No event pending Read 0x1: Event pending Write 0x1: Set event (debug)" range="" rwaccess="RW W1toSet"/>
  </register>
  <register id="ECD3_IRQSTATUS_0" acronym="ECD3_IRQSTATUS_0" offset="0x30" width="32" description="Per-event 'enabled' interrupt status vector, line #0. Enabled status is not set unless event is enabled. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled).">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="EVENT0" width="1" begin="0" end="0" resetval="0" description="clearable, enabled status for event #0 Write 0x0: No action Read 0x0: No (enabled) event pending Read 0x1: Event pending Write 0x1: Clear (raw) event" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="ECD3_IRQSTATUS_1" acronym="ECD3_IRQSTATUS_1" offset="0x34" width="32" description="Per-event 'enabled' interrupt status vector, line #1. Enabled status is not set unless event is enabled. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled).">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="EVENT0" width="1" begin="0" end="0" resetval="0" description="clearable, enabled status for event #0 Write 0x0: No action Read 0x0: No (enabled) event pending Read 0x1: Event pending Write 0x1: Clear (raw) event" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="ECD3_IRQSTATUS_2" acronym="ECD3_IRQSTATUS_2" offset="0x38" width="32" description="Per-event 'enabled' interrupt status vector, line #2. Enabled status is not set unless event is enabled. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled).">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="EVENT0" width="1" begin="0" end="0" resetval="0" description="clearable, enabled status for event #0 Write 0x0: No action Read 0x0: No (enabled) event pending Read 0x1: Event pending Write 0x1: Clear (raw) event" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="ECD3_IRQSTATUS_3" acronym="ECD3_IRQSTATUS_3" offset="0x3C" width="32" description="Per-event 'enabled' interrupt status vector, line #3. Enabled status is not set unless event is enabled. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled).">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="EVENT1" width="1" begin="1" end="1" resetval="0" description="clearable, enabled status for event #1 Write 0x0: No action Read 0x0: No (enabled) event pending Read 0x1: Event pending Write 0x1: Clear (raw) event" range="" rwaccess="RW W1toClr"/>
    <bitfield id="EVENT0" width="1" begin="0" end="0" resetval="0" description="clearable, enabled status for event #0 Write 0x0: No action Read 0x0: No (enabled) event pending Read 0x1: Event pending Write 0x1: Clear (raw) event" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="ECD3_IRQSTATUS_4" acronym="ECD3_IRQSTATUS_4" offset="0x40" width="32" description="Per-event 'enabled' interrupt status vector, line #0. Enabled status is not set unless event is enabled. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled).">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="EVENT0" width="1" begin="0" end="0" resetval="0" description="clearable, enabled status for event #0 Write 0x0: No action Read 0x0: No (enabled) event pending Read 0x1: Event pending Write 0x1: Clear (raw) event" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="ECD3_IRQSTATUS_5" acronym="ECD3_IRQSTATUS_5" offset="0x44" width="32" description="Per-event 'enabled' interrupt status vector, line #0. Enabled status is not set unless event is enabled. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled).">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="EVENT0" width="1" begin="0" end="0" resetval="0" description="clearable, enabled status for event #0 Write 0x0: No action Read 0x0: No (enabled) event pending Read 0x1: Event pending Write 0x1: Clear (raw) event" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="ECD3_IRQSTATUS_6" acronym="ECD3_IRQSTATUS_6" offset="0x48" width="32" description="Per-event 'enabled' interrupt status vector, line #3. Enabled status is not set unless event is enabled. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled).">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="EVENT1" width="1" begin="1" end="1" resetval="0" description="clearable, enabled status for event #1 Write 0x0: No action Read 0x0: No (enabled) event pending Read 0x1: Event pending Write 0x1: Clear (raw) event" range="" rwaccess="RW W1toClr"/>
    <bitfield id="EVENT0" width="1" begin="0" end="0" resetval="0" description="clearable, enabled status for event #0 Write 0x0: No action Read 0x0: No (enabled) event pending Read 0x1: Event pending Write 0x1: Clear (raw) event" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="ECD3_IRQENABLE_SET_0" acronym="ECD3_IRQENABLE_SET_0" offset="0x4C" width="32" description="Per-event interrupt enable bit vector, line #0. Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="ENABLE0" width="1" begin="0" end="0" resetval="0" description="Enable for event #0. Write 0x0: No action Write 0x1: Enable interrupt Read 0x0: Interrupt disabled (masked) Read 0x1: Interrupt enabled" range="" rwaccess="RW W1toSet"/>
  </register>
  <register id="ECD3_IRQENABLE_SET_1" acronym="ECD3_IRQENABLE_SET_1" offset="0x50" width="32" description="Per-event interrupt enable bit vector, line #1. Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="ENABLE0" width="1" begin="0" end="0" resetval="0" description="Enable for event #0. Write 0x0: No action Write 0x1: Enable interrupt Read 0x0: Interrupt disabled (masked) Read 0x1: Interrupt enabled" range="" rwaccess="RW W1toSet"/>
  </register>
  <register id="ECD3_IRQENABLE_SET_2" acronym="ECD3_IRQENABLE_SET_2" offset="0x54" width="32" description="Per-event interrupt enable bit vector, line #2. Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="ENABLE0" width="1" begin="0" end="0" resetval="0" description="Enable for event #0. Write 0x0: No action Write 0x1: Enable interrupt Read 0x0: Interrupt disabled (masked) Read 0x1: Interrupt enabled" range="" rwaccess="RW W1toSet"/>
  </register>
  <register id="ECD3_IRQENABLE_SET_3" acronym="ECD3_IRQENABLE_SET_3" offset="0x58" width="32" description="Per-event interrupt enable bit vector, line #0. Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="ENABLE1" width="1" begin="1" end="1" resetval="0" description="Enable for event #1. Write 0x0: No action Write 0x1: Enable interrupt Read 0x0: Interrupt disabled (masked) Read 0x1: Interrupt enabled" range="" rwaccess="RW W1toSet"/>
    <bitfield id="ENABLE0" width="1" begin="0" end="0" resetval="0" description="Enable for event #0. Write 0x0: No action Write 0x1: Enable interrupt Read 0x0: Interrupt disabled (masked) Read 0x1: Interrupt enabled" range="" rwaccess="RW W1toSet"/>
  </register>
  <register id="ECD3_IRQENABLE_SET_4" acronym="ECD3_IRQENABLE_SET_4" offset="0x5C" width="32" description="Per-event interrupt enable bit vector, line #0. Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="ENABLE0" width="1" begin="0" end="0" resetval="0" description="Enable for event #0. Write 0x0: No action Write 0x1: Enable interrupt Read 0x0: Interrupt disabled (masked) Read 0x1: Interrupt enabled" range="" rwaccess="RW W1toSet"/>
  </register>
  <register id="ECD3_IRQENABLE_SET_5" acronym="ECD3_IRQENABLE_SET_5" offset="0x60" width="32" description="Per-event interrupt enable bit vector, line #0. Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="ENABLE0" width="1" begin="0" end="0" resetval="0" description="Enable for event #0. Write 0x0: No action Write 0x1: Enable interrupt Read 0x0: Interrupt disabled (masked) Read 0x1: Interrupt enabled" range="" rwaccess="RW W1toSet"/>
  </register>
  <register id="ECD3_IRQENABLE_SET_6" acronym="ECD3_IRQENABLE_SET_6" offset="0x64" width="32" description="Per-event interrupt enable bit vector, line #0. Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="ENABLE1" width="1" begin="1" end="1" resetval="0" description="Enable for event #1. Write 0x0: No action Write 0x1: Enable interrupt Read 0x0: Interrupt disabled (masked) Read 0x1: Interrupt enabled" range="" rwaccess="RW W1toSet"/>
    <bitfield id="ENABLE0" width="1" begin="0" end="0" resetval="0" description="Enable for event #0. Write 0x0: No action Write 0x1: Enable interrupt Read 0x0: Interrupt disabled (masked) Read 0x1: Interrupt enabled" range="" rwaccess="RW W1toSet"/>
  </register>
  <register id="ECD3_IRQENABLE_CLR_0" acronym="ECD3_IRQENABLE_CLR_0" offset="0x68" width="32" description="Per-event interrupt enable bit vector, line #0. Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="ENABLE0" width="1" begin="0" end="0" resetval="0" description="Enable for event #0. Write 0x0: No action Write 0x1: Disable interrupt Read 0x0: Interrupt disabled (masked) Read 0x1: Interrupt enabled" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="ECD3_IRQENABLE_CLR_1" acronym="ECD3_IRQENABLE_CLR_1" offset="0x6C" width="32" description="Per-event interrupt enable bit vector, line #1. Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="ENABLE0" width="1" begin="0" end="0" resetval="0" description="Enable for event #0. Write 0x0: No action Write 0x1: Disable interrupt Read 0x0: Interrupt disabled (masked) Read 0x1: Interrupt enabled" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="ECD3_IRQENABLE_CLR_2" acronym="ECD3_IRQENABLE_CLR_2" offset="0x70" width="32" description="Per-event interrupt enable bit vector, line #2. Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="ENABLE0" width="1" begin="0" end="0" resetval="0" description="Enable for event #0. Write 0x0: No action Write 0x1: Disable interrupt Read 0x0: Interrupt disabled (masked) Read 0x1: Interrupt enabled" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="ECD3_IRQENABLE_CLR_3" acronym="ECD3_IRQENABLE_CLR_3" offset="0x74" width="32" description="Per-event interrupt enable bit vector, line #2. Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="ENABLE1" width="1" begin="1" end="1" resetval="0" description="Enable for event #1. Write 0x0: No action Write 0x1: Disable interrupt Read 0x0: Interrupt disabled (masked) Read 0x1: Interrupt enabled" range="" rwaccess="RW W1toClr"/>
    <bitfield id="ENABLE0" width="1" begin="0" end="0" resetval="0" description="Enable for event #0. Write 0x0: No action Write 0x1: Disable interrupt Read 0x0: Interrupt disabled (masked) Read 0x1: Interrupt enabled" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="ECD3_IRQENABLE_CLR_4" acronym="ECD3_IRQENABLE_CLR_4" offset="0x78" width="32" description="Per-event interrupt enable bit vector, line #0. Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="ENABLE0" width="1" begin="0" end="0" resetval="0" description="Enable for event #0. Write 0x0: No action Write 0x1: Disable interrupt Read 0x0: Interrupt disabled (masked) Read 0x1: Interrupt enabled" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="ECD3_IRQENABLE_CLR_5" acronym="ECD3_IRQENABLE_CLR_5" offset="0x7C" width="32" description="Per-event interrupt enable bit vector, line #0. Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="ENABLE0" width="1" begin="0" end="0" resetval="0" description="Enable for event #0. Write 0x0: No action Write 0x1: Disable interrupt Read 0x0: Interrupt disabled (masked) Read 0x1: Interrupt enabled" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="ECD3_IRQENABLE_CLR_6" acronym="ECD3_IRQENABLE_CLR_6" offset="0x80" width="32" description="Per-event interrupt enable bit vector, line #2. Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="ENABLE1" width="1" begin="1" end="1" resetval="0" description="Enable for event #1. Write 0x0: No action Write 0x1: Disable interrupt Read 0x0: Interrupt disabled (masked) Read 0x1: Interrupt enabled" range="" rwaccess="RW W1toClr"/>
    <bitfield id="ENABLE0" width="1" begin="0" end="0" resetval="0" description="Enable for event #0. Write 0x0: No action Write 0x1: Disable interrupt Read 0x0: Interrupt disabled (masked) Read 0x1: Interrupt enabled" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="ECD3_IRQSTATUS_ACLREN" acronym="ECD3_IRQSTATUS_ACLREN" offset="0xC0" width="32" description="Auto Clear enable">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="ACLREN6" width="1" begin="6" end="6" resetval="0" description="For line 6" range="" rwaccess="RW"/>
    <bitfield id="ACLREN5" width="1" begin="5" end="5" resetval="0" description="For line 5" range="" rwaccess="RW"/>
    <bitfield id="ACLREN4" width="1" begin="4" end="4" resetval="0" description="For line 4" range="" rwaccess="RW"/>
    <bitfield id="ACLREN3" width="1" begin="3" end="3" resetval="0" description="For line 3" range="" rwaccess="RW"/>
    <bitfield id="ACLREN2" width="1" begin="2" end="2" resetval="0" description="For line 2" range="" rwaccess="RW"/>
    <bitfield id="ACLREN1" width="1" begin="1" end="1" resetval="0" description="For line 1" range="" rwaccess="RW"/>
    <bitfield id="ACLREN0" width="1" begin="0" end="0" resetval="0" description="For line 0" range="" rwaccess="RW"/>
  </register>
</module>
