name: single_aie_tile_with_mem_tile
cores:
  0: shim_dma.yaml
  1: mem_tile_256KB.yaml
  2: aie_tile.yaml
offchip_core_id: 0
core_connectivity:
  # ───── Connect shim_dma to mem_tile ─────
  - type: link
    cores: [0, 1]
    bandwidth: 32
  # ───── Connect mem_tile to aie_tile ─────
  - type: link
    cores: [1, 2]
    bandwidth: 64
unit_energy_cost: 0
