============================================================
   Tang Dynasty, V5.6.119222
      Copyright (c) 2012-2024 Anlogic Inc.
   Executable = D:/Anlogic/TD_5.6.5_Release_119.222/bin/td.exe
   Built at =   17:28:21 May 30 2024
   Run by =     zhangzzp
   Run Date =   Wed Oct 23 17:52:59 2024

   Run on =     LAPTOP-0TAVQITN
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj -phy"
RUN-6001 WARNING: File ../../al_ip/ip_pll.v already exists in IP ../../al_ip/ip_pll.ipc, it will be removed from project.
RUN-6001 WARNING: File ../../al_ip/sdram.v already exists in IP ../../al_ip/sdram.ipc, it will be removed from project.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.119222.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.119222 , DB_VERSION=46146
RUN-1002 : start command "read_sdc -ip ramfifo2 ../../al_ip/ramfifo2.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 10552734646272"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 16836271800320"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs -nowarn */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs -nowarn */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -nowarn -datapath_only"
RUN-1002 : start command "get_regs -nowarn */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs -nowarn */sync_r1[*]"
RUN-1002 : start command "set_false_path -nowarn -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -nowarn -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 10552734646272"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 24382529339392"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs -nowarn */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs -nowarn */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -nowarn -datapath_only"
RUN-1002 : start command "get_regs -nowarn */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs -nowarn */sync_r1[*]"
RUN-1002 : start command "set_false_path -nowarn -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -nowarn -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 10909216931840"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 10552734646272"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs -nowarn */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs -nowarn */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -nowarn -datapath_only"
RUN-1002 : start command "get_regs -nowarn */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs -nowarn */sync_r1[*]"
RUN-1002 : start command "set_false_path -nowarn -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -nowarn -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 24382529339392"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 10552734646272"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs -nowarn */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs -nowarn */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -nowarn -datapath_only"
RUN-1002 : start command "get_regs -nowarn */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs -nowarn */sync_r1[*]"
RUN-1002 : start command "set_false_path -nowarn -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -nowarn -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD_5.6.5_Release_119.222/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    new     |       new        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 2346/22 useful/useless nets, 2049/4 useful/useless insts
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (420 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net Sdram_Control_4Port/read_fifo1/dcfifo_component/clkr is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_reader/clk is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net Sdram_Control_4Port/CTRL_CLK is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "Sdram_Control_4Port/WR1_CLK" drives clk pins.
SYN-4024 : Net "cam_pclk_dup_1" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_camera_reader/wrreq" drives clk pins.
SYN-4024 : Net "u_camera_reader/wrclk1" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/WR1_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/read_fifo1/dcfifo_component/clkr as clock net
SYN-4025 : Tag rtl::Net cam_pclk_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_camera_reader/clk as clock net
SYN-4025 : Tag rtl::Net u_camera_reader/wrclk1 as clock net
SYN-4025 : Tag rtl::Net u_camera_reader/wrreq as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net Sdram_Control_4Port/WR1_CLK to drive 58 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 28 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_reader/wrreq to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_reader/wrclk1 to drive 1 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 2054 instances
RUN-0007 : 962 luts, 770 seqs, 136 mslices, 73 lslices, 100 pads, 3 brams, 0 dsps
RUN-1001 : There are total 2351 nets
RUN-1001 : 1688 nets have 2 pins
RUN-1001 : 429 nets have [3 - 5] pins
RUN-1001 : 149 nets have [6 - 10] pins
RUN-1001 : 50 nets have [11 - 20] pins
RUN-1001 : 31 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     56      
RUN-1001 :   No   |  No   |  Yes  |     524     
RUN-1001 :   No   |  Yes  |  No   |     20      
RUN-1001 :   Yes  |  No   |  No   |     16      
RUN-1001 :   Yes  |  No   |  Yes  |     130     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |  14   |     11     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 39
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2052 instances, 962 luts, 770 seqs, 209 slices, 43 macros(209 instances: 136 mslices 73 lslices)
PHY-0007 : Cell area utilization is 7%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8850, tnet num: 2349, tinst num: 2052, tnode num: 10967, tedge num: 13599.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2349 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -nowarn -from [ get_regs -nowarn {*/primary_addr_gray_reg[*]} ] -to [ get_regs -nowarn {*/sync_r1[*]} ] -datapath_only  999.70000000000005.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -nowarn -hold -from [ get_regs -nowarn {*/primary_addr_gray_reg[*]} ] -to [ get_regs -nowarn {*/sync_r1[*]} ].
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -nowarn -from [ get_regs -nowarn {*/primary_addr_gray_reg[*]} ] -to [ get_regs -nowarn {*/sync_r1[*]} ] -datapath_only  999.70000000000005.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -nowarn -hold -from [ get_regs -nowarn {*/primary_addr_gray_reg[*]} ] -to [ get_regs -nowarn {*/sync_r1[*]} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.411651s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (83.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 524732
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 2052.
PHY-3001 : End clustering;  0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 440268, overlap = 13.5
PHY-3002 : Step(2): len = 332763, overlap = 13.5
PHY-3002 : Step(3): len = 270124, overlap = 13.5
PHY-3002 : Step(4): len = 229447, overlap = 13.5
PHY-3002 : Step(5): len = 194408, overlap = 13.5
PHY-3002 : Step(6): len = 163141, overlap = 13.5
PHY-3002 : Step(7): len = 145126, overlap = 13.5
PHY-3002 : Step(8): len = 124897, overlap = 13.5
PHY-3002 : Step(9): len = 114843, overlap = 15.3438
PHY-3002 : Step(10): len = 104262, overlap = 17.3125
PHY-3002 : Step(11): len = 95607.5, overlap = 19.0938
PHY-3002 : Step(12): len = 90638, overlap = 19.5
PHY-3002 : Step(13): len = 86286.2, overlap = 20
PHY-3002 : Step(14): len = 82289, overlap = 20.5312
PHY-3002 : Step(15): len = 79117.7, overlap = 23.0938
PHY-3002 : Step(16): len = 75965.1, overlap = 24.5312
PHY-3002 : Step(17): len = 73089.3, overlap = 26.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000356418
PHY-3002 : Step(18): len = 92791.8, overlap = 26.4688
PHY-3002 : Step(19): len = 93197.4, overlap = 26.5312
PHY-3002 : Step(20): len = 92586.8, overlap = 17.5625
PHY-3002 : Step(21): len = 92727.1, overlap = 17.5625
PHY-3002 : Step(22): len = 92495.6, overlap = 26.7812
PHY-3002 : Step(23): len = 92374.6, overlap = 26.875
PHY-3002 : Step(24): len = 92272.1, overlap = 22.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000712837
PHY-3002 : Step(25): len = 92583.3, overlap = 18.0938
PHY-3002 : Step(26): len = 92516.4, overlap = 17.9375
PHY-3002 : Step(27): len = 92339.2, overlap = 22.4688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00142567
PHY-3002 : Step(28): len = 92515.2, overlap = 13.5
PHY-3002 : Step(29): len = 92511.8, overlap = 13.5312
PHY-3001 : Before Legalized: Len = 92511.8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009553s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : After Legalized: Len = 92895.9, Over = 13.5312
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2349 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.026752s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.29085e-05
PHY-3002 : Step(30): len = 90690, overlap = 32.5625
PHY-3002 : Step(31): len = 90823.5, overlap = 32.0938
PHY-3002 : Step(32): len = 89174.1, overlap = 31.375
PHY-3002 : Step(33): len = 88866.9, overlap = 30.875
PHY-3002 : Step(34): len = 87047.4, overlap = 28.5938
PHY-3002 : Step(35): len = 85234.3, overlap = 25.9062
PHY-3002 : Step(36): len = 85574.2, overlap = 25.6562
PHY-3002 : Step(37): len = 83600.9, overlap = 26.7188
PHY-3002 : Step(38): len = 83201.2, overlap = 27.0938
PHY-3002 : Step(39): len = 81857.9, overlap = 28.3438
PHY-3002 : Step(40): len = 82007.2, overlap = 29.7188
PHY-3002 : Step(41): len = 80035.9, overlap = 29.125
PHY-3002 : Step(42): len = 79473.7, overlap = 28.5
PHY-3002 : Step(43): len = 78593.4, overlap = 28.125
PHY-3002 : Step(44): len = 78491.5, overlap = 29.0938
PHY-3002 : Step(45): len = 77093.3, overlap = 28.7812
PHY-3002 : Step(46): len = 76985.1, overlap = 27.5
PHY-3002 : Step(47): len = 76397.7, overlap = 26
PHY-3002 : Step(48): len = 76433, overlap = 25.625
PHY-3002 : Step(49): len = 76157.8, overlap = 24.4688
PHY-3002 : Step(50): len = 76425.4, overlap = 22.5938
PHY-3002 : Step(51): len = 74009.4, overlap = 21.125
PHY-3002 : Step(52): len = 73538, overlap = 19.7188
PHY-3002 : Step(53): len = 72936.9, overlap = 18.9688
PHY-3002 : Step(54): len = 72647.8, overlap = 18.9062
PHY-3002 : Step(55): len = 72146.1, overlap = 20.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.58169e-05
PHY-3002 : Step(56): len = 70873.3, overlap = 20.375
PHY-3002 : Step(57): len = 70711, overlap = 20.375
PHY-3002 : Step(58): len = 70647.4, overlap = 20.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.16338e-05
PHY-3002 : Step(59): len = 70436.3, overlap = 19.625
PHY-3002 : Step(60): len = 70437.8, overlap = 19.5
PHY-3002 : Step(61): len = 71001.6, overlap = 18.6562
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2349 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027641s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.20759e-05
PHY-3002 : Step(62): len = 70900.9, overlap = 94.4375
PHY-3002 : Step(63): len = 70944.7, overlap = 94.375
PHY-3002 : Step(64): len = 72290.3, overlap = 88.7188
PHY-3002 : Step(65): len = 73963.9, overlap = 81.9062
PHY-3002 : Step(66): len = 73113.6, overlap = 80.4375
PHY-3002 : Step(67): len = 73021.9, overlap = 80.5
PHY-3002 : Step(68): len = 72872.2, overlap = 80.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.41517e-05
PHY-3002 : Step(69): len = 73477.7, overlap = 78.0625
PHY-3002 : Step(70): len = 73701.1, overlap = 77.75
PHY-3002 : Step(71): len = 76893.8, overlap = 70.4375
PHY-3002 : Step(72): len = 77153.8, overlap = 68.6875
PHY-3002 : Step(73): len = 76962.4, overlap = 66.4375
PHY-3002 : Step(74): len = 76881.7, overlap = 65.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000128303
PHY-3002 : Step(75): len = 76911.9, overlap = 63.625
PHY-3002 : Step(76): len = 77009.4, overlap = 62.75
PHY-3002 : Step(77): len = 77100.7, overlap = 62
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000256607
PHY-3002 : Step(78): len = 78509.1, overlap = 57.8438
PHY-3002 : Step(79): len = 78994.4, overlap = 56.7188
PHY-3002 : Step(80): len = 80426.4, overlap = 49.3438
PHY-3002 : Step(81): len = 79692.1, overlap = 50.0312
PHY-3002 : Step(82): len = 79528.4, overlap = 49.9062
PHY-3002 : Step(83): len = 78734.5, overlap = 48.9375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000513214
PHY-3002 : Step(84): len = 79246.8, overlap = 47.75
PHY-3002 : Step(85): len = 79364, overlap = 48.0938
PHY-3002 : Step(86): len = 79454.9, overlap = 48.6875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00102643
PHY-3002 : Step(87): len = 79672.1, overlap = 46.875
PHY-3002 : Step(88): len = 79782.1, overlap = 45.7812
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00205285
PHY-3002 : Step(89): len = 80007.7, overlap = 47.3125
PHY-3002 : Step(90): len = 80070.2, overlap = 47.2188
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00410571
PHY-3002 : Step(91): len = 80179.4, overlap = 48.375
PHY-3002 : Step(92): len = 80204, overlap = 48.3125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00664304
PHY-3002 : Step(93): len = 80308.4, overlap = 48.2812
PHY-3002 : Step(94): len = 80382.9, overlap = 48.3438
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0132861
PHY-3002 : Step(95): len = 80447.7, overlap = 47.9062
PHY-3002 : Step(96): len = 80472.7, overlap = 47.8125
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0265722
PHY-3002 : Step(97): len = 80505.9, overlap = 48.2812
PHY-3002 : Step(98): len = 80507, overlap = 48.875
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0531443
PHY-3002 : Step(99): len = 80477.3, overlap = 48.875
PHY-3002 : Step(100): len = 80452, overlap = 48.9688
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0859875
PHY-3002 : Step(101): len = 80450.8, overlap = 49.1875
PHY-3002 : Step(102): len = 80437.3, overlap = 49.3125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8850, tnet num: 2349, tinst num: 2052, tnode num: 10967, tedge num: 13599.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 99.34 peak overflow 2.56
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/2351.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 87848, over cnt = 255(0%), over = 860, worst = 17
PHY-1001 : End global iterations;  0.095426s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (32.7%)

PHY-1001 : Congestion index: top1 = 33.75, top5 = 23.28, top10 = 17.40, top15 = 13.55.
PHY-1001 : End incremental global routing;  0.147585s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (52.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2349 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -nowarn -from [ get_regs -nowarn {*/primary_addr_gray_reg[*]} ] -to [ get_regs -nowarn {*/sync_r1[*]} ] -datapath_only  999.70000000000005.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -nowarn -hold -from [ get_regs -nowarn {*/primary_addr_gray_reg[*]} ] -to [ get_regs -nowarn {*/sync_r1[*]} ].
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -nowarn -from [ get_regs -nowarn {*/primary_addr_gray_reg[*]} ] -to [ get_regs -nowarn {*/sync_r1[*]} ] -datapath_only  999.70000000000005.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -nowarn -hold -from [ get_regs -nowarn {*/primary_addr_gray_reg[*]} ] -to [ get_regs -nowarn {*/sync_r1[*]} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037316s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (125.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.211775s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (66.4%)

OPT-1001 : Current memory(MB): used = 189, reserve = 166, peak = 189.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1640/2351.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 87848, over cnt = 255(0%), over = 860, worst = 17
PHY-1002 : len = 92568, over cnt = 155(0%), over = 321, worst = 10
PHY-1002 : len = 94872, over cnt = 33(0%), over = 62, worst = 6
PHY-1002 : len = 95424, over cnt = 8(0%), over = 21, worst = 4
PHY-1002 : len = 95552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.085033s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (18.4%)

PHY-1001 : Congestion index: top1 = 30.41, top5 = 22.34, top10 = 17.40, top15 = 13.96.
OPT-1001 : End congestion update;  0.129599s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (60.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2349 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028219s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (110.7%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.157948s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (69.2%)

OPT-1001 : Current memory(MB): used = 191, reserve = 168, peak = 191.
OPT-1001 : End physical optimization;  0.780565s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (80.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 962 LUT to BLE ...
SYN-4008 : Packed 962 LUT and 379 SEQ to BLE.
SYN-4003 : Packing 391 remaining SEQ's ...
SYN-4005 : Packed 124 SEQ with LUT/SLICE
SYN-4006 : 502 single LUT's are left
SYN-4006 : 267 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 1229/1903 primitive instances ...
PHY-3001 : End packing;  0.065616s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (95.3%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 998 instances
RUN-1001 : 443 mslices, 442 lslices, 100 pads, 3 brams, 0 dsps
RUN-1001 : There are total 2059 nets
RUN-1001 : 1438 nets have 2 pins
RUN-1001 : 385 nets have [3 - 5] pins
RUN-1001 : 159 nets have [6 - 10] pins
RUN-1001 : 42 nets have [11 - 20] pins
RUN-1001 : 31 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : design contains 996 instances, 885 slices, 43 macros(209 instances: 136 mslices 73 lslices)
PHY-3001 : Cell area utilization is 11%
PHY-3001 : After packing: Len = 81426.8, Over = 60.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 11%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 7748, tnet num: 2057, tinst num: 996, tnode num: 9292, tedge num: 12452.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2057 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -nowarn -from [ get_regs -nowarn {*/primary_addr_gray_reg[*]} ] -to [ get_regs -nowarn {*/sync_r1[*]} ] -datapath_only  999.70000000000005.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -nowarn -hold -from [ get_regs -nowarn {*/primary_addr_gray_reg[*]} ] -to [ get_regs -nowarn {*/sync_r1[*]} ].
TMR-6524 Similar messages will be suppressed.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.463983s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (97.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.7977e-05
PHY-3002 : Step(103): len = 80869.9, overlap = 58
PHY-3002 : Step(104): len = 80339.7, overlap = 55.5
PHY-3002 : Step(105): len = 79988.1, overlap = 58.25
PHY-3002 : Step(106): len = 79593.6, overlap = 56.25
PHY-3002 : Step(107): len = 79427.9, overlap = 55.25
PHY-3002 : Step(108): len = 79346, overlap = 52.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000155954
PHY-3002 : Step(109): len = 79742.3, overlap = 52
PHY-3002 : Step(110): len = 80024.4, overlap = 53.25
PHY-3002 : Step(111): len = 80464.5, overlap = 51.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000311908
PHY-3002 : Step(112): len = 80558.4, overlap = 50.75
PHY-3002 : Step(113): len = 80683, overlap = 50.75
PHY-3001 : Before Legalized: Len = 80683
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.245552s wall, 0.000000s user + 0.078125s system = 0.078125s CPU (31.8%)

PHY-3001 : After Legalized: Len = 96172.7, Over = 0
PHY-3001 : Trial Legalized: Len = 96172.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 11%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2057 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.025917s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000644833
PHY-3002 : Step(114): len = 91810.2, overlap = 6.75
PHY-3002 : Step(115): len = 86424, overlap = 20
PHY-3002 : Step(116): len = 84499.8, overlap = 22
PHY-3002 : Step(117): len = 83356.6, overlap = 26
PHY-3002 : Step(118): len = 82926.1, overlap = 27
PHY-3002 : Step(119): len = 82676.3, overlap = 28.75
PHY-3002 : Step(120): len = 82462.4, overlap = 28
PHY-3002 : Step(121): len = 82021.1, overlap = 30.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00120844
PHY-3002 : Step(122): len = 82160.6, overlap = 29.75
PHY-3002 : Step(123): len = 82185.5, overlap = 28.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00241688
PHY-3002 : Step(124): len = 82200.3, overlap = 28.75
PHY-3002 : Step(125): len = 82214.9, overlap = 28.25
PHY-3001 : Before Legalized: Len = 82214.9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006242s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : After Legalized: Len = 89105.5, Over = 0
PHY-3001 : Legalized: Len = 89105.5, Over = 0
PHY-3001 : Spreading special nets. 37 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.007788s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 48 instances has been re-located, deltaX = 27, deltaY = 24, maxDist = 2.
PHY-3001 : Final: Len = 90127.5, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 7748, tnet num: 2057, tinst num: 996, tnode num: 9292, tedge num: 12452.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 81/2059.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 101592, over cnt = 170(0%), over = 315, worst = 5
PHY-1002 : len = 102736, over cnt = 84(0%), over = 133, worst = 5
PHY-1002 : len = 104056, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 104248, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 104264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.157039s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (39.8%)

PHY-1001 : Congestion index: top1 = 29.74, top5 = 22.56, top10 = 17.85, top15 = 14.58.
PHY-1001 : End incremental global routing;  0.214594s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (58.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2057 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.033666s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (92.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.279594s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (67.1%)

OPT-1001 : Current memory(MB): used = 200, reserve = 176, peak = 200.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1684/2059.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 104264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008222s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (190.0%)

PHY-1001 : Congestion index: top1 = 29.74, top5 = 22.56, top10 = 17.85, top15 = 14.58.
OPT-1001 : End congestion update;  0.060045s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (104.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2057 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.025851s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (120.9%)

OPT-0007 : Start: WNS 998945 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.086002s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (109.0%)

OPT-1001 : Current memory(MB): used = 201, reserve = 178, peak = 201.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2057 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.024330s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (64.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1684/2059.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 104264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005976s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (261.5%)

PHY-1001 : Congestion index: top1 = 29.74, top5 = 22.56, top10 = 17.85, top15 = 14.58.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2057 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023235s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998945 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 29.310345
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.907592s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (86.1%)

RUN-1003 : finish command "place" in  6.591397s wall, 2.796875s user + 0.406250s system = 3.203125s CPU (48.6%)

RUN-1004 : used memory is 176 MB, reserved memory is 152 MB, peak memory is 201 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD_5.6.5_Release_119.222/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 998 instances
RUN-1001 : 443 mslices, 442 lslices, 100 pads, 3 brams, 0 dsps
RUN-1001 : There are total 2059 nets
RUN-1001 : 1438 nets have 2 pins
RUN-1001 : 385 nets have [3 - 5] pins
RUN-1001 : 159 nets have [6 - 10] pins
RUN-1001 : 42 nets have [11 - 20] pins
RUN-1001 : 31 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 7748, tnet num: 2057, tinst num: 996, tnode num: 9292, tedge num: 12452.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 443 mslices, 442 lslices, 100 pads, 3 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2057 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 101080, over cnt = 170(0%), over = 320, worst = 5
PHY-1002 : len = 102480, over cnt = 87(0%), over = 128, worst = 5
PHY-1002 : len = 104000, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 104080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.158621s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (39.4%)

PHY-1001 : Congestion index: top1 = 29.40, top5 = 22.51, top10 = 17.85, top15 = 14.58.
PHY-1001 : End global routing;  0.212995s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (66.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 220, reserve = 197, peak = 234.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance cam_href_syn_4 with INV attribute.
PHY-1001 : Processed IO instance cam_soid_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_camera_reader/wrreq_syn_3 will be merged with clock u_camera_reader/wrreq
PHY-1001 : clock net u_camera_reader/wrclk1_syn_4 will be merged with clock u_camera_reader/wrclk1
PHY-1001 : net u_camera_reader/clk will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/WR1_CLK_syn_4 will be merged with clock Sdram_Control_4Port/WR1_CLK
PHY-1001 : net Sdram_Control_4Port/read_fifo1/dcfifo_component/clkr will be routed on clock mesh
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : Current memory(MB): used = 487, reserve = 468, peak = 487.
PHY-1001 : End build detailed router design. 3.159133s wall, 2.968750s user + 0.078125s system = 3.046875s CPU (96.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 26904, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.196747s wall, 3.140625s user + 0.000000s system = 3.140625s CPU (98.2%)

PHY-1001 : Current memory(MB): used = 519, reserve = 501, peak = 519.
PHY-1001 : End phase 1; 3.201040s wall, 3.140625s user + 0.000000s system = 3.140625s CPU (98.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 227296, over cnt = 90(0%), over = 90, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 520, reserve = 503, peak = 520.
PHY-1001 : End initial routed; 2.682116s wall, 1.953125s user + 0.015625s system = 1.968750s CPU (73.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1846(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.528    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.508951s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (95.2%)

PHY-1001 : Current memory(MB): used = 523, reserve = 505, peak = 523.
PHY-1001 : End phase 2; 3.191140s wall, 2.437500s user + 0.015625s system = 2.453125s CPU (76.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 227296, over cnt = 90(0%), over = 90, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.008573s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (182.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 224816, over cnt = 17(0%), over = 17, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.110353s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (56.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 224752, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.040219s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (38.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 224768, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.021777s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1846(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.528    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.546672s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (97.2%)

PHY-1001 : Commit to database.....
PHY-1001 : 12 feed throughs used by 9 nets
PHY-1001 : End commit to database; 0.208537s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (97.4%)

PHY-1001 : Current memory(MB): used = 537, reserve = 520, peak = 537.
PHY-1001 : End phase 3; 1.054177s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (90.4%)

PHY-1003 : Routed, final wirelength = 224768
PHY-1001 : Current memory(MB): used = 538, reserve = 521, peak = 538.
PHY-1001 : End export database. 0.008189s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (190.8%)

PHY-1001 : End detail routing;  10.795183s wall, 9.671875s user + 0.093750s system = 9.765625s CPU (90.5%)

RUN-1003 : finish command "route" in  11.539583s wall, 10.281250s user + 0.125000s system = 10.406250s CPU (90.2%)

RUN-1004 : used memory is 488 MB, reserved memory is 470 MB, peak memory is 538 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   13
  #output                  31
  #inout                    1

Utilization Statistics
#lut                     1429   out of  19600    7.29%
#reg                      792   out of  19600    4.04%
#le                      1696
  #lut only               904   out of   1696   53.30%
  #reg only               267   out of   1696   15.74%
  #lut&reg                525   out of   1696   30.96%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    3   out of     16   18.75%
#pad                       45   out of    188   23.94%
  #ireg                    10
  #oreg                     2
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       6   out of     16   37.50%

Clock Resource Statistics
Index     ClockNet                                                Type               DriverType         Driver                                  Fanout
#1        u_pll/clk0_buf                                          GCLK               pll                u_pll/pll_inst.clkc0                    250
#2        Sdram_Control_4Port/read_fifo1/dcfifo_component/clkr    GCLK               pll                u_pll/pll_inst.clkc2                    47
#3        Sdram_Control_4Port/WR1_CLK                             GCLK               mslice             Sdram_Control_4Port/WR1_CLK_syn_8.f0    32
#4        cam_pclk_dup_1                                          GCLK               io                 cam_pclk_syn_2.di                       28
#5        u_camera_init/divider2[8]                               GCLK               mslice             u_camera_init/reg3_syn_60.q1            24
#6        u_camera_init/u_i2c_write/clk                           GCLK               pll                u_pll/pll_inst.clkc4                    21
#7        u_camera_init/divider2[7]                               GCLK               mslice             u_camera_init/reg3_syn_60.q0            19
#8        u_camera_reader/wrreq                                   GCLK               lslice             u_camera_reader/wrreq_syn_7.f0          8
#9        clk_24m_dup_1                                           GeneralRouting     io                 clk_24m_syn_2.di                        1
#10       u_camera_reader/wrclk1                                  GCLK               lslice             u_camera_reader/wrclk1_reg_syn_5.q1     1
#11       Sdram_Control_4Port/SDRAM_CLK                           GCLK               pll                u_pll/pll_inst.clkc1                    0
#12       u_camera_reader/clk                                     GCLK               pll                u_pll/pll_inst.clkc3                    0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP       IREG     
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP       IREG     
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP       IREG     
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP       IREG     
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP       IREG     
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP       IREG     
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP       IREG     
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP       IREG     
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP       IREG     
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP       NONE     
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP       NONE     
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP       IREG     
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE        NONE     
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE        NONE     
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP       OREG     
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE        NONE     
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE        NONE     
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE        NONE     
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE        NONE     
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE        NONE     
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE        NONE     
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE        NONE     
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE        NONE     
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE        NONE     
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE        NONE     
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE        NONE     
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE        NONE     
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE        NONE     
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE        NONE     
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE        NONE     
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE        NONE     
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE        NONE     
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE        NONE     
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE        NONE     
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE        NONE     
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE        NONE     
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE        NONE     
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE        NONE     
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE        NONE     
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE        NONE     
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE        NONE     
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE        NONE     
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE        NONE     
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0         OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke         OUTPUT        S18        LVCMOS25           8            NONE        OREG     
     we_n         OUTPUT        S19        LVCMOS25           8            NONE        OREG     
     cas_n        OUTPUT        S20        LVCMOS25           8            NONE        OREG     
     ras_n        OUTPUT        S21        LVCMOS25           8            NONE        OREG     
     cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]       OUTPUT        S23        LVCMOS25           8            NONE        OREG     
    addr[8]       OUTPUT        S24        LVCMOS25           8            NONE        OREG     
    addr[7]       OUTPUT        S25        LVCMOS25           8            NONE        OREG     
    addr[6]       OUTPUT        S26        LVCMOS25           8            NONE        OREG     
    addr[5]       OUTPUT        S27        LVCMOS25           8            NONE        OREG     
    addr[4]       OUTPUT        S28        LVCMOS25           8            NONE        OREG     
      dm2         OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3         OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]       OUTPUT        S64        LVCMOS25           8            NONE        OREG     
    addr[2]       OUTPUT        S65        LVCMOS25           8            NONE        OREG     
    addr[1]       OUTPUT        S66        LVCMOS25           8            NONE        OREG     
    addr[0]       OUTPUT        S67        LVCMOS25           8            NONE        OREG     
   addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        OREG     
     ba[0]        OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]        OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk         OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1         OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]         INOUT         S1        LVCMOS25           8           PULLUP       NONE     
     dq[6]         INOUT        S11        LVCMOS25           8           PULLUP       NONE     
     dq[7]         INOUT        S12        LVCMOS25           8           PULLUP       NONE     
     dq[1]         INOUT         S2        LVCMOS25           8           PULLUP       NONE     
    dq[23]         INOUT        S31        LVCMOS25           8           PULLUP       NONE     
    dq[22]         INOUT        S32        LVCMOS25           8           PULLUP       NONE     
    dq[21]         INOUT        S35        LVCMOS25           8           PULLUP       NONE     
    dq[20]         INOUT        S36        LVCMOS25           8           PULLUP       NONE     
    dq[19]         INOUT        S37        LVCMOS25           8           PULLUP       NONE     
    dq[18]         INOUT        S38        LVCMOS25           8           PULLUP       NONE     
    dq[17]         INOUT        S41        LVCMOS25           8           PULLUP       NONE     
    dq[16]         INOUT        S42        LVCMOS25           8           PULLUP       NONE     
    dq[31]         INOUT        S48        LVCMOS25           8           PULLUP       NONE     
    dq[30]         INOUT        S49        LVCMOS25           8           PULLUP       NONE     
     dq[2]         INOUT         S5        LVCMOS25           8           PULLUP       NONE     
    dq[29]         INOUT        S52        LVCMOS25           8           PULLUP       NONE     
    dq[28]         INOUT        S53        LVCMOS25           8           PULLUP       NONE     
    dq[27]         INOUT        S54        LVCMOS25           8           PULLUP       NONE     
    dq[26]         INOUT        S55        LVCMOS25           8           PULLUP       NONE     
    dq[25]         INOUT        S58        LVCMOS25           8           PULLUP       NONE     
    dq[24]         INOUT        S59        LVCMOS25           8           PULLUP       NONE     
     dq[3]         INOUT         S6        LVCMOS25           8           PULLUP       NONE     
     dq[4]         INOUT         S7        LVCMOS25           8           PULLUP       NONE     
     dq[8]         INOUT        S78        LVCMOS25           8           PULLUP       NONE     
     dq[9]         INOUT        S79        LVCMOS25           8           PULLUP       NONE     
     dq[5]         INOUT         S8        LVCMOS25           8           PULLUP       NONE     
    dq[10]         INOUT        S82        LVCMOS25           8           PULLUP       NONE     
    dq[11]         INOUT        S83        LVCMOS25           8           PULLUP       NONE     
    dq[12]         INOUT        S84        LVCMOS25           8           PULLUP       NONE     
    dq[13]         INOUT        S85        LVCMOS25           8           PULLUP       NONE     
    dq[14]         INOUT        S88        LVCMOS25           8           PULLUP       NONE     
    dq[15]         INOUT        S89        LVCMOS25           8           PULLUP       NONE     

Report Hierarchy Area:
+-----------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------------------------------------------------+
|top                         |test_camera                                |1696   |1220    |209     |805     |3       |0       |
|  Sdram_Control_4Port       |Sdram_Control_4Port                        |896    |531     |130     |621     |3       |0       |
|    command1                |command                                    |46     |46      |0       |45      |0       |0       |
|    control1                |control_interface                          |89     |62      |24      |48      |0       |0       |
|    data_path1              |sdr_data_path                              |16     |16      |0       |0       |0       |0       |
|    read_fifo1              |Sdram_RD_FIFO                              |142    |74      |19      |111     |1       |0       |
|      dcfifo_component      |ramfifo2                                   |142    |74      |19      |111     |1       |0       |
|        ram_inst            |ram_infer_ramfifo2                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_ramfifo2 |43     |23      |0       |43      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_ramfifo2 |40     |28      |0       |40      |0       |0       |
|    read_fifo2              |Sdram_RD_FIFO                              |144    |59      |19      |114     |0       |0       |
|      dcfifo_component      |ramfifo2                                   |144    |59      |19      |114     |0       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_ramfifo2 |38     |17      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_ramfifo2 |44     |23      |0       |44      |0       |0       |
|    sdram1                  |sdram                                      |3      |3       |0       |1       |0       |0       |
|    write_fifo1             |Sdram_WR_FIFO                              |138    |69      |19      |106     |1       |0       |
|      dcfifo_component      |ramfifo2                                   |137    |68      |19      |106     |1       |0       |
|        ram_inst            |ram_infer_ramfifo2                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_ramfifo2 |40     |23      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_ramfifo2 |35     |26      |0       |35      |0       |0       |
|    write_fifo2             |Sdram_WR_FIFO                              |143    |59      |19      |114     |1       |0       |
|      dcfifo_component      |ramfifo2                                   |143    |59      |19      |114     |1       |0       |
|        ram_inst            |ram_infer_ramfifo2                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_ramfifo2 |44     |20      |0       |44      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_ramfifo2 |41     |20      |0       |41      |0       |0       |
|  u_cam_vga_out             |Driver                                     |118    |71      |47      |23      |0       |0       |
|  u_camera_init             |camera_init                                |566    |551     |15      |93      |0       |0       |
|    u_i2c_write             |i2c_module                                 |177    |177     |0       |43      |0       |0       |
|  u_camera_reader           |camera_reader                              |94     |45      |17      |54      |0       |0       |
|  u_pll                     |ip_pll                                     |0      |0       |0       |0       |0       |0       |
+-----------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       1389  
    #2          2       229   
    #3          3        72   
    #4          4        84   
    #5        5-10      160   
    #6        11-50      58   
    #7       51-100      7    
    #8       101-500     1    
  Average     2.61            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 7748, tnet num: 2057, tinst num: 996, tnode num: 9292, tedge num: 12452.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file ov2640_sdram_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 2057 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 12 (12 unconstrainted).
TMR-5009 WARNING: No clock constraint on 12 clock net(s): 	Sdram_Control_4Port/CTRL_CLK,	Sdram_Control_4Port/SDRAM_CLK,	Sdram_Control_4Port/WR1_CLK_syn_4,	Sdram_Control_4Port/read_fifo1/dcfifo_component/clkr,	cam_pclk_dup_1,	clk_24m_dup_1,	u_camera_init/divider2[7]_syn_2,	u_camera_init/divider2[8]_syn_4,	u_camera_init/u_i2c_write/clk,	u_camera_reader/clk,	u_camera_reader/wrclk1_syn_4,	u_camera_reader/wrreq_syn_3
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_pll/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in ov2640_sdram_phy.timing, timing summary in ov2640_sdram_phy.tsm.
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 996
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 2059, pip num: 17467
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 12
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1499 valid insts, and 51209 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011011100000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  3.186786s wall, 16.953125s user + 0.140625s system = 17.093750s CPU (536.4%)

RUN-1004 : used memory is 485 MB, reserved memory is 475 MB, peak memory is 684 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20241023_175259.log"
