// Seed: 1374910460
module module_0 ();
  logic id_1;
  assign module_1.id_3 = 0;
endmodule
module module_0 #(
    parameter id_4 = 32'd75
) (
    input  uwire id_0,
    output uwire id_1,
    input  wand  id_2,
    input  tri   id_3,
    input  tri1  _id_4,
    input  wand  module_1,
    input  wand  id_6,
    input  tri1  id_7,
    output tri0  id_8
);
  logic [id_4 : 1] id_10;
  module_0 modCall_1 ();
  assign id_8 = 1;
endmodule
module module_2 #(
    parameter id_7 = 32'd88
) (
    input supply1 id_0,
    input tri id_1,
    input supply1 id_2,
    input tri id_3,
    output supply0 id_4,
    input uwire id_5,
    output logic id_6,
    input uwire _id_7
);
  wire id_9;
  wire id_10;
  module_0 modCall_1 ();
  always @(posedge id_9 or posedge 1) id_6 <= -1;
  wire id_11;
  wire id_12;
  wire [id_7 : 1] id_13;
endmodule
