# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py UTC_ARGS: --version 5
# RUN: llc -run-pass=riscv-prelegalizer-combiner -mtriple riscv64 %s -o - | FileCheck %s --check-prefix=RV64

---
name:            nneg_zext
body:             |
  bb.0:

    ; RV64-LABEL: name: nneg_zext
    ; RV64: [[COPY:%[0-9]+]]:_(s64) = COPY $x10
    ; RV64-NEXT: [[C:%[0-9]+]]:_(s64) = G_CONSTANT i64 4294967295
    ; RV64-NEXT: [[AND:%[0-9]+]]:_(s64) = G_AND [[COPY]], [[C]]
    ; RV64-NEXT: $x10 = COPY [[AND]](s64)
    ; RV64-NEXT: PseudoRET implicit $x10
    %0:_(s64) = COPY $x10
    %2:_(s32) = G_TRUNC %0
    %3:_(s64) = nneg G_ZEXT %2
    $x10 = COPY %3(s64)
    PseudoRET implicit $x10
...
