Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,460
design__inferred_latch__count,0
design__instance__count,4878
design__instance__area,29469.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,82
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0005362039082683623
power__switching__total,0.00037544421502389014
power__leakage__total,7.961709513892856E-8
power__total,0.0009117277804762125
clock__skew__worst_hold__corner:nom_tt_025C_1v80,2.35581671949293
clock__skew__worst_setup__corner:nom_tt_025C_1v80,2.7354284056564087
timing__hold__ws__corner:nom_tt_025C_1v80,0.47205063416496074
timing__setup__ws__corner:nom_tt_025C_1v80,11.760485362874741
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.472051
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,14.726619
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,82
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,3.5045256577544253
clock__skew__worst_setup__corner:nom_ss_100C_1v60,5.138217108337453
timing__hold__ws__corner:nom_ss_100C_1v60,0.7927136949011563
timing__setup__ws__corner:nom_ss_100C_1v60,5.32403913802726
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.792714
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,9.293746
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,82
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,1.9730291292553879
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,2.2848756866590825
timing__hold__ws__corner:nom_ff_n40C_1v95,0.26447111915702093
timing__setup__ws__corner:nom_ff_n40C_1v95,12.7588734300197
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.264471
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,16.597700
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,82
design__max_cap_violation__count,0
clock__skew__worst_hold,3.5205885869735973
clock__skew__worst_setup,2.2775117991730838
timing__hold__ws,0.2624673885855081
timing__setup__ws,4.939082171938247
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.262467
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,9.206257
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 300.0 300.0
design__core__bbox,5.52 10.88 294.4 288.32
design__io,194
design__die__area,90000
design__core__area,80146.9
design__instance__count__stdcell,4878
design__instance__area__stdcell,29469.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.367694
design__instance__utilization__stdcell,0.367694
design__instance__count__class:buffer,1
design__instance__count__class:inverter,23
design__instance__count__class:sequential_cell,112
design__instance__count__class:multi_input_combinational_cell,1711
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,14509
design__instance__count__class:tap_cell,1144
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,336.3
design__instance__displacement__mean,0.066
design__instance__displacement__max,8.28
route__wirelength__estimated,105559
design__violations,0
design__instance__count__class:timing_repair_buffer,578
design__instance__count__class:clock_buffer,25
design__instance__count__class:clock_inverter,17
design__instance__count__setup_buffer,1
design__instance__count__hold_buffer,0
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
design__instance__count__class:antenna_cell,1267
antenna_diodes_count,4
route__net,2586
route__net__special,2
route__drc_errors__iter:1,3247
route__wirelength__iter:1,126796
route__drc_errors__iter:2,2524
route__wirelength__iter:2,125901
route__drc_errors__iter:3,2454
route__wirelength__iter:3,125807
route__drc_errors__iter:4,353
route__wirelength__iter:4,125276
route__drc_errors__iter:5,14
route__wirelength__iter:5,125197
route__drc_errors__iter:6,0
route__wirelength__iter:6,125183
route__drc_errors,0
route__wirelength,125183
route__vias,26069
route__vias__singlecut,26069
route__vias__multicut,0
design__disconnected_pin__count,4
design__critical_disconnected_pin__count,0
route__wirelength__max,503.64
timing__unannotated_net__count__corner:nom_tt_025C_1v80,17
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,17
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,17
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,82
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,2.3472482399911447
clock__skew__worst_setup__corner:min_tt_025C_1v80,2.719738955473283
timing__hold__ws__corner:min_tt_025C_1v80,0.466386609200041
timing__setup__ws__corner:min_tt_025C_1v80,11.947302152422745
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.466387
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,14.775449
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,17
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,82
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,3.4916108770329157
clock__skew__worst_setup__corner:min_ss_100C_1v60,5.108916989621302
timing__hold__ws__corner:min_ss_100C_1v60,0.7816800761257745
timing__setup__ws__corner:min_ss_100C_1v60,5.680613473733621
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.781680
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,9.376169
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,17
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,82
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,1.9632260817153036
clock__skew__worst_setup__corner:min_ff_n40C_1v95,2.2775117991730838
timing__hold__ws__corner:min_ff_n40C_1v95,0.2624673885855081
timing__setup__ws__corner:min_ff_n40C_1v95,12.767169016694313
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.262467
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,16.631393
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,17
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,82
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,2.366976237562865
clock__skew__worst_setup__corner:max_tt_025C_1v80,2.751299044242278
timing__hold__ws__corner:max_tt_025C_1v80,0.4784737186332843
timing__setup__ws__corner:max_tt_025C_1v80,11.57303530209558
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.478474
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,14.671259
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,17
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,82
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,3.5205885869735973
clock__skew__worst_setup__corner:max_ss_100C_1v60,5.171438090798261
timing__hold__ws__corner:max_ss_100C_1v60,0.8041560978057662
timing__setup__ws__corner:max_ss_100C_1v60,4.939082171938247
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.804156
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,9.206257
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,17
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,82
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,1.9812867463014863
clock__skew__worst_setup__corner:max_ff_n40C_1v95,2.295577348740713
timing__hold__ws__corner:max_ff_n40C_1v95,0.2659206263789664
timing__setup__ws__corner:max_ff_n40C_1v95,12.747129934622295
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.265921
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,16.557695
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,17
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,17
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79989
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000111702
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000124685
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000938941
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000124685
design_powergrid__voltage__worst,0.000124685
design_powergrid__voltage__worst__net:VPWR,1.79989
design_powergrid__drop__worst,0.000124685
design_powergrid__drop__worst__net:VPWR,0.000111702
design_powergrid__voltage__worst__net:VGND,0.000124685
design_powergrid__drop__worst__net:VGND,0.000124685
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00000986000000000000046437680090161137513860012404620647430419921875
ir__drop__worst,0.000111999999999999998319920313516462329062051139771938323974609375
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
