// Seed: 1126026260
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output tri1 id_4;
  inout tri1 id_3;
  input wire id_2;
  assign module_1.id_4 = 0;
  input wire id_1;
  logic id_5;
  ;
  assign id_3 = 1 < id_2;
  assign id_4 = id_2 && -1;
endmodule
module module_1 #(
    parameter id_6 = 32'd92,
    parameter id_7 = 32'd91
) (
    output supply1 id_0,
    input tri0 id_1,
    input wand id_2,
    input uwire id_3,
    output wand id_4,
    input wand id_5,
    output wire _id_6,
    output wor _id_7,
    input tri0 id_8
);
  logic [id_6 : id_7] id_10;
  ;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
