#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Nov  9 15:11:10 2019
# Process ID: 20212
# Current directory: C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.runs/ov7675_test_sccb_if_0_0_synth_1
# Command line: vivado.exe -log ov7675_test_sccb_if_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ov7675_test_sccb_if_0_0.tcl
# Log file: C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.runs/ov7675_test_sccb_if_0_0_synth_1/ov7675_test_sccb_if_0_0.vds
# Journal file: C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.runs/ov7675_test_sccb_if_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source ov7675_test_sccb_if_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 276.305 ; gain = 14.672
Command: synth_design -top ov7675_test_sccb_if_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'ov7675_test_sccb_if_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23064 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 754.621 ; gain = 176.852
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ov7675_test_sccb_if_0_0' [c:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.srcs/sources_1/bd/ov7675_test/ip/ov7675_test_sccb_if_0_0/synth/ov7675_test_sccb_if_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'sccb_if' [C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.srcs/new/sccb_if.v:2]
	Parameter SendCnt bound to: 8'b01100010 
	Parameter IdAddr bound to: 8'b01000010 
	Parameter Start bound to: 4'b0000 
	Parameter WaitPowerOn bound to: 4'b0001 
	Parameter DataSet bound to: 4'b0010 
	Parameter DataSend bound to: 4'b0011 
	Parameter AddrAdd bound to: 4'b0100 
	Parameter Wait bound to: 4'b0101 
	Parameter End bound to: 4'b0110 
	Parameter TimerOn bound to: 1'b1 
	Parameter TimerOff bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'sccb_rom' [C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.srcs/new/sccb_rom.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sccb_rom' (1#1) [C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.srcs/new/sccb_rom.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sccb_if' (2#1) [C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.srcs/new/sccb_if.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ov7675_test_sccb_if_0_0' (3#1) [c:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.srcs/sources_1/bd/ov7675_test/ip/ov7675_test_sccb_if_0_0/synth/ov7675_test_sccb_if_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 821.531 ; gain = 243.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 821.531 ; gain = 243.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 821.531 ; gain = 243.762
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 934.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.248 . Memory (MB): peak = 936.512 ; gain = 2.055
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 936.512 ; gain = 358.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 936.512 ; gain = 358.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 936.512 ; gain = 358.742
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sccb_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                             0000
                 iSTATE0 |                          0000010 |                             0001
                 iSTATE1 |                          0000100 |                             0010
                 iSTATE2 |                          0001000 |                             0011
                 iSTATE3 |                          0010000 |                             0100
                 iSTATE5 |                          0100000 |                             0110
                 iSTATE4 |                          1000000 |                             0101
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'sccb_if'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 936.512 ; gain = 358.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sccb_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
Module sccb_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/shift_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/sccb_rom_inst/data_reg[0]' (FDC) to 'inst/sccb_rom_inst/data_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/sccb_rom_inst/data_reg[1]' (FDC) to 'inst/sccb_rom_inst/data_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/sccb_rom_inst/data_reg[2]' (FDC) to 'inst/sccb_rom_inst/data_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/sccb_rom_inst/data_reg[3]' (FDC) to 'inst/sccb_rom_inst/data_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/sccb_rom_inst/data_reg[4]' (FDC) to 'inst/sccb_rom_inst/data_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/sccb_rom_inst/data_reg[6]' (FDC) to 'inst/sccb_rom_inst/data_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/sccb_rom_inst/data_reg[8]' (FDC) to 'inst/sccb_rom_inst/data_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/sccb_rom_inst/data_reg[9]' (FDC) to 'inst/sccb_rom_inst/data_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/sccb_rom_inst/data_reg[10]' (FDC) to 'inst/sccb_rom_inst/data_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/sccb_rom_inst/data_reg[13]' (FDC) to 'inst/sccb_rom_inst/data_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sccb_rom_inst/data_reg[15] )
INFO: [Synth 8-3332] Sequential element (inst/FSM_onehot_state_reg[5]) is unused and will be removed from module ov7675_test_sccb_if_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 936.512 ; gain = 358.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 936.512 ; gain = 358.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 936.512 ; gain = 358.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 936.801 ; gain = 359.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 942.594 ; gain = 364.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 942.594 ; gain = 364.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 942.594 ; gain = 364.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 942.594 ; gain = 364.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 942.594 ; gain = 364.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 942.594 ; gain = 364.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT2 |    28|
|3     |LUT3 |    17|
|4     |LUT4 |     9|
|5     |LUT5 |    12|
|6     |LUT6 |    19|
|7     |FDCE |    64|
|8     |FDPE |     1|
+------+-----+------+

Report Instance Areas: 
+------+------------------+---------+------+
|      |Instance          |Module   |Cells |
+------+------------------+---------+------+
|1     |top               |         |   153|
|2     |  inst            |sccb_if  |   153|
|3     |    sccb_rom_inst |sccb_rom |    17|
+------+------------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 942.594 ; gain = 364.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 942.594 ; gain = 249.844
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 942.594 ; gain = 364.824
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 963.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 963.961 ; gain = 663.820
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 963.961 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.runs/ov7675_test_sccb_if_0_0_synth_1/ov7675_test_sccb_if_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 963.961 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.runs/ov7675_test_sccb_if_0_0_synth_1/ov7675_test_sccb_if_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ov7675_test_sccb_if_0_0_utilization_synth.rpt -pb ov7675_test_sccb_if_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov  9 15:12:53 2019...
