1 -299 -300  89701 3600  0 0
2 -299 3600  90301 7500  0 0
3 -299 7500  90301 11400  0 0
4 -299 11400  89101 15300  0 0
5 -299 15300  89401 19200  0 0
6 -299 19200  90301 23100  0 0
7 -299 23100  90301 27000  0 0
8 -299 27000  88801 30900  0 0
9 -299 30900  90001 34800  0 0
10 -299 34800  90001 38700  0 0
11 -299 38700  89701 42600  0 0
12 -299 42600  90301 46500  0 0
13 -299 46500  90001 50400  0 0
14 -299 50400  90301 54300  0 0
15 -299 54300  90601 58200  0 0
16 -299 58200  90301 62100  0 0
17 -299 62100  89701 66000  0 0
18 -299 66000  90001 69900  0 0
19 -299 69900  90001 73800  0 0
20 -299 73800  90601 77700  0 0
21 -299 77700  89401 81600  0 0
22 -299 81600  90601 85500  0 0
23 -299 85500  89401 89400  0 0
twpin_Cin[5] 81751 89700  82051 90300  3 -4
twpin_Cin[4] 80971 89700  81271 90300  3 -4
twpin_Cin[3] 80311 89700  80611 90300  3 -4
twpin_Cin[2] 79651 89700  79951 90300  3 -4
twpin_Cin[1] 60811 89700  61111 90300  3 -4
twpin_Cin[0] 60151 89700  60451 90300  3 -4
twpin_Rdy -1199 40500  -599 40800  7 -1
twpin_Vld 90901 24900  91501 25200  6 -2
twpin_Xin[3] -1199 60960  -599 61260  7 -1
twpin_Xin[2] -1199 60300  -599 60600  7 -1
twpin_Xin[1] -1199 56100  -599 56400  7 -1
twpin_Xin[0] -1199 52500  -599 52800  7 -1
twpin_Xout[3] 90901 76260  91501 76560  6 -2
twpin_Xout[2] 90901 75600  91501 75900  6 -2
twpin_Xout[1] 90901 71700  91501 72000  6 -2
twpin_Xout[0] 90901 56100  91501 56400  6 -2
twpin_Yin[3] 51151 -1200  51451 -600  0 -3
twpin_Yin[2] 49201 -1200  49501 -600  0 -3
twpin_Yin[1] 41401 -1200  41701 -600  0 -3
twpin_Yin[0] 39001 -1200  39301 -600  0 -3
twpin_Yout[3] 71011 -1200  71311 -600  0 -3
twpin_Yout[2] 70351 -1200  70651 -600  0 -3
twpin_Yout[1] 68251 -1200  68551 -600  0 -3
twpin_Yout[0] 66151 -1200  66451 -600  0 -3
twpin_clk 19051 89700  19351 90300  3 -4
