#------------------------------------------------------------------------------
#
# Synthesis script for Zedd Board
#
# -----------------------------------------------------------------------------
#
create_project -part xc7a100t -force vivado/top_gamma
#
# -----------------------------------------------------------------------------
#


read_vhdl top_gamma.vhd

#read_xdc  Memory.xdc
#
# -----------------------------------------------------------------------------
#
synth_design -top top_gamma
#
# -----------------------------------------------------------------------------
#
opt_design
place_design
route_design
#
# -----------------------------------------------------------------------------
#
#write_verilog -force -mode timesim RNG_post.v
write_bitstream -force vivado/top_gamma.bit
#
# -----------------------------------------------------------------------------
