---
layout: article
title: Verilog HDL 3장
tags: Hardware Verilog VerilogHDL강좌
mode: immersive
header:
  theme: dark
article_header:
  type: overlay
  theme: dark
  background_color: '#203028'
  background_image:
    gradient: 'linear-gradient(135deg, rgba(34, 139, 87 , .4), rgba(139, 34, 139, .4))'
    src: /background_mountain.jpg
key: post

---

# Combinational Logic

<!--more-->

## 3.1 Gate Level Modeling



## 3.2 Dataflow Modeling

### 3.2.1 Continuous Assignment



### 3.2.2 연산자



## 3.3 Behaviaral Modeling

### 3.3.1 Blocking Assignment



### 3.3.2 Non-Blocking Assignment



## 3.4 Case Study

### 3.4.1 nbit Ripple Carry Adder

### 3.4.2 nbit Carry Look Ahead Adder

### 3.4.3 nbit Pre-Fix Adder

### 3.4.3 IEEE754 Adder

### 3.4.4 IEEE754 Multiplier

### 3.4.5 4-to-1 Multiplexer

### 3.4.6 ALU

### 3.4.7 ROM

### 3.4.8 BCD to 7 segment





