{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1766529843448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766529843448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 23 14:44:03 2025 " "Processing started: Tue Dec 23 14:44:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766529843448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766529843448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gpio_axi -c gpio_axi " "Command: quartus_map --read_settings_files=on --write_settings_files=off gpio_axi -c gpio_axi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766529843448 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1766529843633 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1766529843633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_bit " "Found entity 1: gpio_bit" {  } { { "../rtl/verilog/gpio_bit.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_bit.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766529849231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766529849231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_wrapper " "Found entity 1: gpio_wrapper" {  } { { "../rtl/verilog/gpio_wrapper.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wrapper.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766529849232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766529849232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_regs.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_regs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_regs " "Found entity 1: gpio_regs" {  } { { "../rtl/verilog/gpio_regs.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_regs.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766529849234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766529849234 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../common/lib/rtl/axi4lite_slave_adapter.sv " "Can't analyze file -- file ../../common/lib/rtl/axi4lite_slave_adapter.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1766529849235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_axi " "Found entity 1: gpio_axi" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766529849236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766529849236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 axi4lite_slave_adapter " "Found entity 1: axi4lite_slave_adapter" {  } { { "../../../common/lib/rtl/axi4lite_slave_adapter.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766529849237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766529849237 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gpio_axi " "Elaborating entity \"gpio_axi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1766529849292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi4lite_slave_adapter axi4lite_slave_adapter:u_axi_adapter " "Elaborating entity \"axi4lite_slave_adapter\" for hierarchy \"axi4lite_slave_adapter:u_axi_adapter\"" {  } { { "../rtl/verilog/gpio_axi.sv" "u_axi_adapter" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766529849294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_regs gpio_regs:u_gpio_regs " "Elaborating entity \"gpio_regs\" for hierarchy \"gpio_regs:u_gpio_regs\"" {  } { { "../rtl/verilog/gpio_axi.sv" "u_gpio_regs" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766529849301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_wrapper gpio_wrapper:u_gpio_wrapper " "Elaborating entity \"gpio_wrapper\" for hierarchy \"gpio_wrapper:u_gpio_wrapper\"" {  } { { "../rtl/verilog/gpio_axi.sv" "u_gpio_wrapper" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766529849328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_bit gpio_wrapper:u_gpio_wrapper\|gpio_bit:gen_gpio_bits\[0\].u_gpio_bit " "Elaborating entity \"gpio_bit\" for hierarchy \"gpio_wrapper:u_gpio_wrapper\|gpio_bit:gen_gpio_bits\[0\].u_gpio_bit\"" {  } { { "../rtl/verilog/gpio_wrapper.sv" "gen_gpio_bits\[0\].u_gpio_bit" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_wrapper.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766529849329 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../../common/lib/rtl/axi4lite_slave_adapter.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv" 61 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1766529852013 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1766529852013 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "s_axi_bresp\[0\] GND " "Pin \"s_axi_bresp\[0\]\" is stuck at GND" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766529852836 "|gpio_axi|s_axi_bresp[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_axi_bresp\[1\] GND " "Pin \"s_axi_bresp\[1\]\" is stuck at GND" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766529852836 "|gpio_axi|s_axi_bresp[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_axi_rresp\[0\] GND " "Pin \"s_axi_rresp\[0\]\" is stuck at GND" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766529852836 "|gpio_axi|s_axi_rresp[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_axi_rresp\[1\] GND " "Pin \"s_axi_rresp\[1\]\" is stuck at GND" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766529852836 "|gpio_axi|s_axi_rresp[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1766529852836 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1766529853003 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1766529855724 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766529855724 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "56 " "Design contains 56 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_awaddr\[7\] " "No output dependent on input pin \"s_axi_awaddr\[7\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_awaddr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_awaddr\[8\] " "No output dependent on input pin \"s_axi_awaddr\[8\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_awaddr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_awaddr\[9\] " "No output dependent on input pin \"s_axi_awaddr\[9\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_awaddr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_awaddr\[10\] " "No output dependent on input pin \"s_axi_awaddr\[10\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_awaddr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_awaddr\[11\] " "No output dependent on input pin \"s_axi_awaddr\[11\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_awaddr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_awaddr\[12\] " "No output dependent on input pin \"s_axi_awaddr\[12\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_awaddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_awaddr\[13\] " "No output dependent on input pin \"s_axi_awaddr\[13\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_awaddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_awaddr\[14\] " "No output dependent on input pin \"s_axi_awaddr\[14\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_awaddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_awaddr\[15\] " "No output dependent on input pin \"s_axi_awaddr\[15\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_awaddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_awaddr\[16\] " "No output dependent on input pin \"s_axi_awaddr\[16\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_awaddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_awaddr\[17\] " "No output dependent on input pin \"s_axi_awaddr\[17\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_awaddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_awaddr\[18\] " "No output dependent on input pin \"s_axi_awaddr\[18\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_awaddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_awaddr\[19\] " "No output dependent on input pin \"s_axi_awaddr\[19\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_awaddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_awaddr\[20\] " "No output dependent on input pin \"s_axi_awaddr\[20\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_awaddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_awaddr\[21\] " "No output dependent on input pin \"s_axi_awaddr\[21\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_awaddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_awaddr\[22\] " "No output dependent on input pin \"s_axi_awaddr\[22\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_awaddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_awaddr\[23\] " "No output dependent on input pin \"s_axi_awaddr\[23\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_awaddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_awaddr\[24\] " "No output dependent on input pin \"s_axi_awaddr\[24\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_awaddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_awaddr\[25\] " "No output dependent on input pin \"s_axi_awaddr\[25\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_awaddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_awaddr\[26\] " "No output dependent on input pin \"s_axi_awaddr\[26\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_awaddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_awaddr\[27\] " "No output dependent on input pin \"s_axi_awaddr\[27\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_awaddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_awaddr\[28\] " "No output dependent on input pin \"s_axi_awaddr\[28\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_awaddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_awaddr\[29\] " "No output dependent on input pin \"s_axi_awaddr\[29\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_awaddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_awaddr\[30\] " "No output dependent on input pin \"s_axi_awaddr\[30\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_awaddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_awaddr\[31\] " "No output dependent on input pin \"s_axi_awaddr\[31\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_awaddr[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_awprot\[0\] " "No output dependent on input pin \"s_axi_awprot\[0\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_awprot[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_awprot\[1\] " "No output dependent on input pin \"s_axi_awprot\[1\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_awprot[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_awprot\[2\] " "No output dependent on input pin \"s_axi_awprot\[2\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_awprot[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_araddr\[7\] " "No output dependent on input pin \"s_axi_araddr\[7\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_araddr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_araddr\[8\] " "No output dependent on input pin \"s_axi_araddr\[8\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_araddr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_araddr\[9\] " "No output dependent on input pin \"s_axi_araddr\[9\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_araddr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_araddr\[10\] " "No output dependent on input pin \"s_axi_araddr\[10\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_araddr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_araddr\[11\] " "No output dependent on input pin \"s_axi_araddr\[11\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_araddr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_araddr\[12\] " "No output dependent on input pin \"s_axi_araddr\[12\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_araddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_araddr\[13\] " "No output dependent on input pin \"s_axi_araddr\[13\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_araddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_araddr\[14\] " "No output dependent on input pin \"s_axi_araddr\[14\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_araddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_araddr\[15\] " "No output dependent on input pin \"s_axi_araddr\[15\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_araddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_araddr\[16\] " "No output dependent on input pin \"s_axi_araddr\[16\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_araddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_araddr\[17\] " "No output dependent on input pin \"s_axi_araddr\[17\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_araddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_araddr\[18\] " "No output dependent on input pin \"s_axi_araddr\[18\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_araddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_araddr\[19\] " "No output dependent on input pin \"s_axi_araddr\[19\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_araddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_araddr\[20\] " "No output dependent on input pin \"s_axi_araddr\[20\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_araddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_araddr\[21\] " "No output dependent on input pin \"s_axi_araddr\[21\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_araddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_araddr\[22\] " "No output dependent on input pin \"s_axi_araddr\[22\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_araddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_araddr\[23\] " "No output dependent on input pin \"s_axi_araddr\[23\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_araddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_araddr\[24\] " "No output dependent on input pin \"s_axi_araddr\[24\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_araddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_araddr\[25\] " "No output dependent on input pin \"s_axi_araddr\[25\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_araddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_araddr\[26\] " "No output dependent on input pin \"s_axi_araddr\[26\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_araddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_araddr\[27\] " "No output dependent on input pin \"s_axi_araddr\[27\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_araddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_araddr\[28\] " "No output dependent on input pin \"s_axi_araddr\[28\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_araddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_araddr\[29\] " "No output dependent on input pin \"s_axi_araddr\[29\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_araddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_araddr\[30\] " "No output dependent on input pin \"s_axi_araddr\[30\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_araddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_araddr\[31\] " "No output dependent on input pin \"s_axi_araddr\[31\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_araddr[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_arprot\[0\] " "No output dependent on input pin \"s_axi_arprot\[0\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_arprot[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_arprot\[1\] " "No output dependent on input pin \"s_axi_arprot\[1\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_arprot[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_axi_arprot\[2\] " "No output dependent on input pin \"s_axi_arprot\[2\]\"" {  } { { "../rtl/verilog/gpio_axi.sv" "" { Text "/home/ptracton/src/Gemini_IP/IP/interface/GPIO/rtl/verilog/gpio_axi.sv" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766529855922 "|gpio_axi|s_axi_arprot[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1766529855922 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4396 " "Implemented 4396 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "113 " "Implemented 113 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1766529855922 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1766529855922 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1766529855922 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4209 " "Implemented 4209 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1766529855922 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1766529855922 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "502 " "Peak virtual memory: 502 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766529855932 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 23 14:44:15 2025 " "Processing ended: Tue Dec 23 14:44:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766529855932 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766529855932 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766529855932 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1766529855932 ""}
