INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:55:46 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 lsq2/handshake_lsq_lsq2_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.635ns period=7.270ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.635ns period=7.270ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.270ns  (clk rise@7.270ns - clk rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 2.278ns (33.569%)  route 4.508ns (66.431%))
  Logic Levels:           21  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.753 - 7.270 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2813, unset)         0.508     0.508    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X21Y67         FDCE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y67         FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_0_q_reg/Q
                         net (fo=19, routed)          0.442     1.166    lsq2/handshake_lsq_lsq2_core/ldq_alloc_0_q
    SLICE_X21Y68         LUT4 (Prop_lut4_I0_O)        0.043     1.209 r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.209    lsq2/handshake_lsq_lsq2_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X21Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.460 r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.460    lsq2/handshake_lsq_lsq2_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X21Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.509 r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.509    lsq2/handshake_lsq_lsq2_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X21Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     1.616 r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_5_q_reg_i_4/O[2]
                         net (fo=5, routed)           0.180     1.796    lsq2/handshake_lsq_lsq2_core/ldq_alloc_5_q_reg_i_4_n_5
    SLICE_X20Y69         LUT3 (Prop_lut3_I1_O)        0.118     1.914 f  lsq2/handshake_lsq_lsq2_core/dataReg[31]_i_7/O
                         net (fo=33, routed)          0.419     2.333    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_ldd_dispatcher/oldest_entry_allocated_per_port_4
    SLICE_X25Y70         LUT6 (Prop_lut6_I5_O)        0.043     2.376 f  lsq2/handshake_lsq_lsq2_core/dataReg[30]_i_3/O
                         net (fo=1, routed)           0.431     2.807    lsq2/handshake_lsq_lsq2_core/dataReg[30]_i_3_n_0
    SLICE_X22Y71         LUT6 (Prop_lut6_I5_O)        0.043     2.850 f  lsq2/handshake_lsq_lsq2_core/dataReg[30]_i_1/O
                         net (fo=2, routed)           0.175     3.026    load0/data_tehb/dataReg_reg[31]_0[30]
    SLICE_X22Y70         LUT3 (Prop_lut3_I0_O)        0.043     3.069 f  load0/data_tehb/dataReg[30]_i_4/O
                         net (fo=2, routed)           0.314     3.382    control_merge1/tehb/control/load0_dataOut[30]
    SLICE_X20Y72         LUT6 (Prop_lut6_I3_O)        0.043     3.425 f  control_merge1/tehb/control/ltOp_carry__2_i_10/O
                         net (fo=9, routed)           0.592     4.018    control_merge1/tehb/control/dataReg_reg[30]
    SLICE_X19Y69         LUT6 (Prop_lut6_I2_O)        0.043     4.061 r  control_merge1/tehb/control/ltOp_carry_i_9/O
                         net (fo=14, routed)          0.285     4.345    control_merge1/tehb/control/addf0/ieee2nfloat_0/sfracX1__0
    SLICE_X18Y68         LUT6 (Prop_lut6_I3_O)        0.043     4.388 r  control_merge1/tehb/control/ltOp_carry_i_3/O
                         net (fo=1, routed)           0.357     4.746    addf0/operator/DI[1]
    SLICE_X18Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     4.991 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.991    addf0/operator/ltOp_carry_n_0
    SLICE_X18Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.041 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.041    addf0/operator/ltOp_carry__0_n_0
    SLICE_X18Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.091 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.091    addf0/operator/ltOp_carry__1_n_0
    SLICE_X18Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.141 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.141    addf0/operator/ltOp_carry__2_n_0
    SLICE_X18Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.263 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=92, routed)          0.186     5.449    control_merge1/tehb/control/CO[0]
    SLICE_X17Y74         LUT2 (Prop_lut2_I0_O)        0.127     5.576 r  control_merge1/tehb/control/i__carry_i_4/O
                         net (fo=1, routed)           0.247     5.822    addf0/operator/p_1_in[0]
    SLICE_X16Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     6.098 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.098    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X16Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     6.250 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.341     6.592    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[1]
    SLICE_X15Y73         LUT6 (Prop_lut6_I4_O)        0.121     6.713 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_3/O
                         net (fo=6, routed)           0.184     6.897    mulf0/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X17Y74         LUT4 (Prop_lut4_I0_O)        0.043     6.940 r  mulf0/operator/RoundingAdder/level4_c1[25]_i_1/O
                         net (fo=16, routed)          0.354     7.294    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0
    SLICE_X17Y74         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.270     7.270 r  
                                                      0.000     7.270 r  clk (IN)
                         net (fo=2813, unset)         0.483     7.753    addf0/operator/RightShifterComponent/clk
    SLICE_X17Y74         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[23]/C
                         clock pessimism              0.000     7.753    
                         clock uncertainty           -0.035     7.717    
    SLICE_X17Y74         FDRE (Setup_fdre_C_R)       -0.295     7.422    addf0/operator/RightShifterComponent/level4_c1_reg[23]
  -------------------------------------------------------------------
                         required time                          7.422    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  0.128    




