

================================================================
== Vitis HLS Report for 'mp_mul_5_Pipeline_VITIS_LOOP_157_4'
================================================================
* Date:           Tue May 20 14:36:03 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       17|  0.110 us|  0.170 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_157_4  |        9|       15|        10|          1|          1|  1 ~ 7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1248|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     68|    -|
|Register         |        -|    -|    1187|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1187|   1412|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_482_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln123_fu_412_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln130_89_fu_458_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_90_fu_468_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_fu_454_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln133_fu_532_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln157_fu_220_p2     |         +|   0|  0|  13|           4|           1|
    |t_fu_698_p2             |         +|   0|  0|  11|           3|           3|
    |tempReg_fu_603_p2       |         +|   0|  0|  71|          64|          64|
    |temp_41_fu_488_p2       |         +|   0|  0|  41|          34|          34|
    |temp_fu_422_p2          |         +|   0|  0|  41|          34|          34|
    |u_fu_618_p2             |         +|   0|  0|  71|          64|          64|
    |v_134_fu_544_p2         |         +|   0|  0|  71|          64|          64|
    |sub_ln158_fu_264_p2     |         -|   0|  0|  13|           4|           4|
    |and_ln160_fu_670_p2     |       and|   0|  0|  64|          64|          64|
    |icmp_ln157_fu_214_p2    |      icmp|   0|  0|  13|           4|           5|
    |or_ln105_7_fu_562_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln160_8_fu_680_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln160_fu_640_p2      |        or|   0|  0|  64|          64|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_33_fu_550_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_34_fu_556_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_35_fu_568_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln158_1_fu_276_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln158_fu_242_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln160_18_fu_636_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_19_fu_653_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln160_20_fu_675_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_fu_632_p2     |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1248|        1146|        1148|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|    4|          8|
    |j_13_fu_98               |   9|          2|    4|          8|
    |t_33_fu_90               |   9|          2|    3|          6|
    |u_34_out_o               |  14|          3|   64|        192|
    |v_35_fu_94               |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  68|         15|  141|        346|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln105_reg_863                      |  32|   0|   32|          0|
    |add_ln133_reg_873                      |  32|   0|   64|         32|
    |add_ln133_reg_873_pp0_iter8_reg        |  32|   0|   64|         32|
    |ah_reg_776                             |  32|   0|   32|          0|
    |al_reg_766                             |  32|   0|   32|          0|
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg       |   1|   0|    1|          0|
    |bh_reg_781                             |  32|   0|   32|          0|
    |bl_reg_771                             |  32|   0|   32|          0|
    |icmp_ln157_reg_752                     |   1|   0|    1|          0|
    |j_13_fu_98                             |   4|   0|    4|          0|
    |j_reg_745                              |   4|   0|    4|          0|
    |t_33_fu_90                             |   3|   0|    3|          0|
    |tempReg_reg_878                        |  64|   0|   64|          0|
    |tempReg_reg_878_pp0_iter8_reg          |  64|   0|   64|          0|
    |tmp_213_reg_852                        |   2|   0|    2|          0|
    |tmp_214_reg_836                        |  32|   0|   32|          0|
    |tmp_214_reg_836_pp0_iter5_reg          |  32|   0|   32|          0|
    |tmp_215_reg_842                        |  32|   0|   32|          0|
    |tmp_215_reg_842_pp0_iter5_reg          |  32|   0|   32|          0|
    |tmp_216_reg_847                        |  32|   0|   32|          0|
    |tmp_217_reg_868                        |   2|   0|    2|          0|
    |tmp_s_reg_831                          |  32|   0|   32|          0|
    |trunc_ln106_126_reg_815                |  32|   0|   32|          0|
    |trunc_ln106_127_reg_820                |  32|   0|   32|          0|
    |trunc_ln106_128_reg_825                |  32|   0|   32|          0|
    |trunc_ln106_128_reg_825_pp0_iter5_reg  |  32|   0|   32|          0|
    |trunc_ln106_reg_810                    |  32|   0|   32|          0|
    |trunc_ln125_reg_857                    |  32|   0|   32|          0|
    |trunc_ln125_reg_857_pp0_iter6_reg      |  32|   0|   32|          0|
    |u_34_out_load_reg_887                  |  64|   0|   64|          0|
    |u_reg_892                              |  64|   0|   64|          0|
    |v_35_fu_94                             |  64|   0|   64|          0|
    |icmp_ln157_reg_752                     |  64|  32|    1|          0|
    |tmp_216_reg_847                        |  64|  32|   32|          0|
    |trunc_ln106_reg_810                    |  64|  32|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1187|  96| 1124|         64|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+--------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_422_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_422_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_422_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_422_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_426_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_426_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_426_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_426_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_430_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_430_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_430_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_430_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_434_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_434_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_434_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_434_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.5_Pipeline_VITIS_LOOP_157_4|  return value|
|indvars_iv          |   in|    3|     ap_none|                          indvars_iv|        scalar|
|v                   |   in|   64|     ap_none|                                   v|        scalar|
|zext_ln156          |   in|    4|     ap_none|                          zext_ln156|        scalar|
|R_Z_address0        |  out|    4|   ap_memory|                                 R_Z|         array|
|R_Z_ce0             |  out|    1|   ap_memory|                                 R_Z|         array|
|R_Z_q0              |   in|   64|   ap_memory|                                 R_Z|         array|
|i_19                |   in|    4|     ap_none|                                i_19|        scalar|
|b_address0          |  out|    4|   ap_memory|                                   b|         array|
|b_ce0               |  out|    1|   ap_memory|                                   b|         array|
|b_q0                |   in|   64|   ap_memory|                                   b|         array|
|v_35_out            |  out|   64|      ap_vld|                            v_35_out|       pointer|
|v_35_out_ap_vld     |  out|    1|      ap_vld|                            v_35_out|       pointer|
|u_34_out_i          |   in|   64|     ap_ovld|                            u_34_out|       pointer|
|u_34_out_o          |  out|   64|     ap_ovld|                            u_34_out|       pointer|
|u_34_out_o_ap_vld   |  out|    1|     ap_ovld|                            u_34_out|       pointer|
|t_33_out            |  out|    3|      ap_vld|                            t_33_out|       pointer|
|t_33_out_ap_vld     |  out|    1|      ap_vld|                            t_33_out|       pointer|
+--------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%t_33 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 13 'alloca' 't_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%v_35 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 14 'alloca' 'v_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j_13 = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 15 'alloca' 'j_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_19_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %i_19"   --->   Operation 16 'read' 'i_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln156_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln156"   --->   Operation 17 'read' 'zext_ln156_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%v_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v"   --->   Operation 18 'read' 'v_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvars_iv_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %indvars_iv"   --->   Operation 19 'read' 'indvars_iv_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln156_cast = zext i4 %zext_ln156_read"   --->   Operation 20 'zext' 'zext_ln156_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvars_iv_cast = zext i3 %indvars_iv_read"   --->   Operation 21 'zext' 'indvars_iv_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %indvars_iv_cast, i4 %j_13" [src/generic/fp_generic.c:139]   --->   Operation 22 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_read, i64 %v_35" [src/generic/fp_generic.c:140]   --->   Operation 23 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %zext_ln156_cast, i64 %u_34_out" [src/generic/fp_generic.c:140]   --->   Operation 24 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln140 = store i3 0, i3 %t_33" [src/generic/fp_generic.c:140]   --->   Operation 25 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc58"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j = load i4 %j_13" [src/generic/fp_generic.c:158]   --->   Operation 27 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.73ns)   --->   "%icmp_ln157 = icmp_eq  i4 %j, i4 8" [src/generic/fp_generic.c:157]   --->   Operation 28 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %icmp_ln157, void %for.inc58.split, void %for.inc63.exitStub" [src/generic/fp_generic.c:157]   --->   Operation 29 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.73ns)   --->   "%add_ln157 = add i4 %j, i4 1" [src/generic/fp_generic.c:157]   --->   Operation 30 'add' 'add_ln157' <Predicate = (!icmp_ln157)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln157, i4 %j_13" [src/generic/fp_generic.c:139]   --->   Operation 31 'store' 'store_ln139' <Predicate = (!icmp_ln157)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.96>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i4 %j" [src/generic/fp_generic.c:157]   --->   Operation 32 'zext' 'zext_ln157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%bit_sel4 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i7, i7 %zext_ln157, i7 3" [src/generic/fp_generic.c:158]   --->   Operation 33 'bitselect' 'bit_sel4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.97ns)   --->   "%xor_ln158 = xor i1 %bit_sel4, i1 1" [src/generic/fp_generic.c:158]   --->   Operation 34 'xor' 'xor_ln158' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln158 = trunc i4 %j" [src/generic/fp_generic.c:158]   --->   Operation 35 'trunc' 'trunc_ln158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%xor_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %xor_ln158, i3 %trunc_ln158" [src/generic/fp_generic.c:158]   --->   Operation 36 'bitconcatenate' 'xor_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i4 %xor_ln" [src/generic/fp_generic.c:158]   --->   Operation 37 'zext' 'zext_ln158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%R_Z_addr = getelementptr i64 %R_Z, i32 0, i32 %zext_ln158" [src/generic/fp_generic.c:158]   --->   Operation 38 'getelementptr' 'R_Z_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (3.25ns)   --->   "%R_Z_load = load i4 %R_Z_addr" [src/generic/fp_generic.c:158]   --->   Operation 39 'load' 'R_Z_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 40 [1/1] (1.73ns)   --->   "%sub_ln158 = sub i4 %i_19_read, i4 %j" [src/generic/fp_generic.c:158]   --->   Operation 40 'sub' 'sub_ln158' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i4, i4 %sub_ln158, i4 3" [src/generic/fp_generic.c:158]   --->   Operation 41 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.97ns)   --->   "%xor_ln158_1 = xor i1 %bit_sel, i1 1" [src/generic/fp_generic.c:158]   --->   Operation 42 'xor' 'xor_ln158_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln158_6 = trunc i4 %sub_ln158" [src/generic/fp_generic.c:158]   --->   Operation 43 'trunc' 'trunc_ln158_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %xor_ln158_1, i3 %trunc_ln158_6" [src/generic/fp_generic.c:158]   --->   Operation 44 'bitconcatenate' 'add_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln158_12 = zext i4 %add_ln" [src/generic/fp_generic.c:158]   --->   Operation 45 'zext' 'zext_ln158_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i64 %b, i32 0, i32 %zext_ln158_12" [src/generic/fp_generic.c:158]   --->   Operation 46 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (3.25ns)   --->   "%b_load = load i4 %b_addr" [src/generic/fp_generic.c:158]   --->   Operation 47 'load' 'b_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 48 [1/2] ( I:3.25ns O:3.25ns )   --->   "%R_Z_load = load i4 %R_Z_addr" [src/generic/fp_generic.c:158]   --->   Operation 48 'load' 'R_Z_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%al = trunc i64 %R_Z_load" [src/generic/fp_generic.c:158]   --->   Operation 49 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/2] ( I:3.25ns O:3.25ns )   --->   "%b_load = load i4 %b_addr" [src/generic/fp_generic.c:158]   --->   Operation 50 'load' 'b_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%bl = trunc i64 %b_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:158]   --->   Operation 51 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %R_Z_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:158]   --->   Operation 52 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %b_load, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:158]   --->   Operation 53 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 54 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:158]   --->   Operation 55 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln105_85 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 56 'zext' 'zext_ln105_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:158]   --->   Operation 57 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_85, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:158]   --->   Operation 58 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:158]   --->   Operation 59 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_85, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:158]   --->   Operation 60 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:158]   --->   Operation 61 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 62 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_85, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:158]   --->   Operation 62 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 63 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:158]   --->   Operation 64 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln106_126 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 65 'trunc' 'trunc_ln106_126' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_85, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:158]   --->   Operation 66 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln106_127 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 67 'trunc' 'trunc_ln106_127' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:158]   --->   Operation 68 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln106_128 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 69 'trunc' 'trunc_ln106_128' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 70 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_214 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 71 'partselect' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_215 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 72 'partselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_216 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 73 'partselect' 'tmp_216' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.14>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_s" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 74 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_127" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 75 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln123_75 = zext i32 %trunc_ln106_126" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 76 'zext' 'zext_ln123_75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_75" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 77 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln123_76 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 78 'zext' 'zext_ln123_76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_76, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 79 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_213 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 80 'partselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:158]   --->   Operation 81 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.92>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln106_91 = zext i2 %tmp_213" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 82 'zext' 'zext_ln106_91' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln106_92 = zext i32 %tmp_214" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 83 'zext' 'zext_ln106_92' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln106_93 = zext i32 %tmp_215" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 84 'zext' 'zext_ln106_93' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_128" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 85 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130 = add i32 %trunc_ln106_128, i32 %tmp_214" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 86 'add' 'add_ln130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 87 [1/1] (2.55ns)   --->   "%add_ln130_89 = add i33 %zext_ln130, i33 %zext_ln106_92" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 87 'add' 'add_ln130_89' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln130_75 = zext i33 %add_ln130_89" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 88 'zext' 'zext_ln130_75' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (2.55ns)   --->   "%add_ln130_90 = add i33 %zext_ln106_93, i33 %zext_ln106_91" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 89 'add' 'add_ln130_90' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i33 %add_ln130_90" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 90 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln130_76 = zext i33 %add_ln130_90" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 91 'zext' 'zext_ln130_76' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln105 = add i32 %trunc_ln130, i32 %add_ln130" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 92 'add' 'add_ln105' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 93 [1/1] (2.59ns)   --->   "%temp_41 = add i34 %zext_ln130_76, i34 %zext_ln130_75" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 93 'add' 'temp_41' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_217 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_41, i32 32, i32 33" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 94 'partselect' 'tmp_217' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.04>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%v_35_load = load i64 %v_35" [src/generic/fp_generic.c:159]   --->   Operation 95 'load' 'v_35_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln125_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:158]   --->   Operation 96 'bitconcatenate' 'shl_ln125_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%and_ln133_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_216, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 97 'bitconcatenate' 'and_ln133_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%and_ln133_s = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_217, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 98 'bitconcatenate' 'and_ln133_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i34 %and_ln133_s" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 99 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (3.52ns)   --->   "%add_ln133 = add i64 %zext_ln133, i64 %and_ln133_9" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 100 'add' 'add_ln133' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:159]   --->   Operation 101 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (3.52ns)   --->   "%v_134 = add i64 %or_ln, i64 %v_35_load" [src/generic/fp_generic.c:159]   --->   Operation 102 'add' 'v_134' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_33 = xor i64 %v_134, i64 %shl_ln125_s" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 103 'xor' 'xor_ln105_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_34 = xor i64 %shl_ln125_s, i64 %v_35_load" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 104 'xor' 'xor_ln105_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105_7 = or i64 %xor_ln105_33, i64 %xor_ln105_34" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 105 'or' 'or_ln105_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_35 = xor i64 %or_ln105_7, i64 %v_134" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 106 'xor' 'xor_ln105_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_35, i32 63" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 107 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_86 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 108 'zext' 'zext_ln105_86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%tmp_18 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %add_ln133, i32 32, i32 63" [src/generic/fp_generic.c:160]   --->   Operation 109 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_18, i32 %add_ln105" [src/generic/fp_generic.c:160]   --->   Operation 110 'bitconcatenate' 'or_ln9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %or_ln9, i64 %zext_ln105_86" [src/generic/fp_generic.c:160]   --->   Operation 111 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_134, i64 %v_35" [src/generic/fp_generic.c:140]   --->   Operation 112 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 5.10>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%u_34_out_load = load i64 %u_34_out" [src/generic/fp_generic.c:160]   --->   Operation 113 'load' 'u_34_out_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (3.52ns)   --->   "%u = add i64 %tempReg, i64 %u_34_out_load" [src/generic/fp_generic.c:160]   --->   Operation 114 'add' 'u' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %u, i64 %u_34_out" [src/generic/fp_generic.c:140]   --->   Operation 115 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%t_33_load27 = load i3 %t_33"   --->   Operation 135 'load' 't_33_load27' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%v_35_load25 = load i64 %v_35"   --->   Operation 136 'load' 'v_35_load25' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_35_out, i64 %v_35_load25"   --->   Operation 137 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %t_33_out, i3 %t_33_load27"   --->   Operation 138 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 139 'ret' 'ret_ln0' <Predicate = (icmp_ln157)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 4.22>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%t_33_load = load i3 %t_33" [src/generic/fp_generic.c:161]   --->   Operation 116 'load' 't_33_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:139]   --->   Operation 117 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 7, i64 4" [src/generic/fp_generic.c:139]   --->   Operation 118 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [src/generic/fp_generic.c:157]   --->   Operation 119 'specloopname' 'specloopname_ln157' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_20)   --->   "%xor_ln160 = xor i64 %u, i64 %tempReg" [src/generic/fp_generic.c:160]   --->   Operation 120 'xor' 'xor_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_20)   --->   "%xor_ln160_18 = xor i64 %tempReg, i64 %u_34_out_load" [src/generic/fp_generic.c:160]   --->   Operation 121 'xor' 'xor_ln160_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_20)   --->   "%or_ln160 = or i64 %xor_ln160, i64 %xor_ln160_18" [src/generic/fp_generic.c:160]   --->   Operation 122 'or' 'or_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:160]   --->   Operation 123 'bitselect' 'bit_sel1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln160_19 = xor i1 %bit_sel1, i1 1" [src/generic/fp_generic.c:160]   --->   Operation 124 'xor' 'xor_ln160_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%trunc_ln160 = trunc i64 %tempReg" [src/generic/fp_generic.c:160]   --->   Operation 125 'trunc' 'trunc_ln160' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln160_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln160_19, i63 %trunc_ln160" [src/generic/fp_generic.c:160]   --->   Operation 126 'bitconcatenate' 'xor_ln160_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%and_ln160 = and i64 %xor_ln160_s, i64 %add_ln133" [src/generic/fp_generic.c:160]   --->   Operation 127 'and' 'and_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln160_20 = xor i64 %or_ln160, i64 %u" [src/generic/fp_generic.c:160]   --->   Operation 128 'xor' 'xor_ln160_20' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%or_ln160_8 = or i64 %xor_ln160_20, i64 %and_ln160" [src/generic/fp_generic.c:160]   --->   Operation 129 'or' 'or_ln160_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln160_8, i32 63" [src/generic/fp_generic.c:161]   --->   Operation 130 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%zext_ln161 = zext i1 %tmp" [src/generic/fp_generic.c:161]   --->   Operation 131 'zext' 'zext_ln161' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (1.65ns) (out node of the LUT)   --->   "%t = add i3 %zext_ln161, i3 %t_33_load" [src/generic/fp_generic.c:161]   --->   Operation 132 'add' 't' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (1.58ns)   --->   "%store_ln140 = store i3 %t, i3 %t_33" [src/generic/fp_generic.c:140]   --->   Operation 133 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln157 = br void %for.inc58" [src/generic/fp_generic.c:157]   --->   Operation 134 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indvars_iv]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln156]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ R_Z]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i_19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_35_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_34_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ t_33_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_33                    (alloca           ) [ 01111111111]
v_35                    (alloca           ) [ 01111111110]
j_13                    (alloca           ) [ 01000000000]
i_19_read               (read             ) [ 01100000000]
zext_ln156_read         (read             ) [ 00000000000]
v_read                  (read             ) [ 00000000000]
indvars_iv_read         (read             ) [ 00000000000]
zext_ln156_cast         (zext             ) [ 00000000000]
indvars_iv_cast         (zext             ) [ 00000000000]
store_ln139             (store            ) [ 00000000000]
store_ln140             (store            ) [ 00000000000]
store_ln140             (store            ) [ 00000000000]
store_ln140             (store            ) [ 00000000000]
br_ln0                  (br               ) [ 00000000000]
j                       (load             ) [ 01100000000]
icmp_ln157              (icmp             ) [ 01111111110]
br_ln157                (br               ) [ 00000000000]
add_ln157               (add              ) [ 00000000000]
store_ln139             (store            ) [ 00000000000]
zext_ln157              (zext             ) [ 00000000000]
bit_sel4                (bitselect        ) [ 00000000000]
xor_ln158               (xor              ) [ 00000000000]
trunc_ln158             (trunc            ) [ 00000000000]
xor_ln                  (bitconcatenate   ) [ 00000000000]
zext_ln158              (zext             ) [ 00000000000]
R_Z_addr                (getelementptr    ) [ 01010000000]
sub_ln158               (sub              ) [ 00000000000]
bit_sel                 (bitselect        ) [ 00000000000]
xor_ln158_1             (xor              ) [ 00000000000]
trunc_ln158_6           (trunc            ) [ 00000000000]
add_ln                  (bitconcatenate   ) [ 00000000000]
zext_ln158_12           (zext             ) [ 00000000000]
b_addr                  (getelementptr    ) [ 01010000000]
R_Z_load                (load             ) [ 00000000000]
al                      (trunc            ) [ 01001000000]
b_load                  (load             ) [ 00000000000]
bl                      (trunc            ) [ 01001000000]
ah                      (partselect       ) [ 01001000000]
bh                      (partselect       ) [ 01001000000]
zext_ln105              (zext             ) [ 01000100000]
zext_ln110              (zext             ) [ 01000100000]
zext_ln105_85           (zext             ) [ 01000100000]
zext_ln112              (zext             ) [ 01000100000]
albl                    (mul              ) [ 00000000000]
trunc_ln106             (trunc            ) [ 01000011100]
albh                    (mul              ) [ 00000000000]
trunc_ln106_126         (trunc            ) [ 01000010000]
ahbl                    (mul              ) [ 00000000000]
trunc_ln106_127         (trunc            ) [ 01000010000]
ahbh                    (mul              ) [ 00000000000]
trunc_ln106_128         (trunc            ) [ 01000011000]
tmp_s                   (partselect       ) [ 01000010000]
tmp_214                 (partselect       ) [ 01000011000]
tmp_215                 (partselect       ) [ 01000011000]
tmp_216                 (partselect       ) [ 01000011100]
zext_ln106              (zext             ) [ 00000000000]
zext_ln123              (zext             ) [ 00000000000]
zext_ln123_75           (zext             ) [ 00000000000]
add_ln123               (add              ) [ 00000000000]
zext_ln123_76           (zext             ) [ 00000000000]
temp                    (add              ) [ 00000000000]
tmp_213                 (partselect       ) [ 01000001000]
trunc_ln125             (trunc            ) [ 01000001100]
zext_ln106_91           (zext             ) [ 00000000000]
zext_ln106_92           (zext             ) [ 00000000000]
zext_ln106_93           (zext             ) [ 00000000000]
zext_ln130              (zext             ) [ 00000000000]
add_ln130               (add              ) [ 00000000000]
add_ln130_89            (add              ) [ 00000000000]
zext_ln130_75           (zext             ) [ 00000000000]
add_ln130_90            (add              ) [ 00000000000]
trunc_ln130             (trunc            ) [ 00000000000]
zext_ln130_76           (zext             ) [ 00000000000]
add_ln105               (add              ) [ 01000000100]
temp_41                 (add              ) [ 00000000000]
tmp_217                 (partselect       ) [ 01000000100]
v_35_load               (load             ) [ 00000000000]
shl_ln125_s             (bitconcatenate   ) [ 00000000000]
and_ln133_9             (bitconcatenate   ) [ 00000000000]
and_ln133_s             (bitconcatenate   ) [ 00000000000]
zext_ln133              (zext             ) [ 00000000000]
add_ln133               (add              ) [ 01000000011]
or_ln                   (bitconcatenate   ) [ 00000000000]
v_134                   (add              ) [ 00000000000]
xor_ln105_33            (xor              ) [ 00000000000]
xor_ln105_34            (xor              ) [ 00000000000]
or_ln105_7              (or               ) [ 00000000000]
xor_ln105_35            (xor              ) [ 00000000000]
carry                   (bitselect        ) [ 00000000000]
zext_ln105_86           (zext             ) [ 00000000000]
tmp_18                  (partselect       ) [ 00000000000]
or_ln9                  (bitconcatenate   ) [ 00000000000]
tempReg                 (add              ) [ 01000000011]
store_ln140             (store            ) [ 00000000000]
u_34_out_load           (load             ) [ 01000000001]
u                       (add              ) [ 01000000001]
store_ln140             (store            ) [ 00000000000]
t_33_load               (load             ) [ 00000000000]
specpipeline_ln139      (specpipeline     ) [ 00000000000]
speclooptripcount_ln139 (speclooptripcount) [ 00000000000]
specloopname_ln157      (specloopname     ) [ 00000000000]
xor_ln160               (xor              ) [ 00000000000]
xor_ln160_18            (xor              ) [ 00000000000]
or_ln160                (or               ) [ 00000000000]
bit_sel1                (bitselect        ) [ 00000000000]
xor_ln160_19            (xor              ) [ 00000000000]
trunc_ln160             (trunc            ) [ 00000000000]
xor_ln160_s             (bitconcatenate   ) [ 00000000000]
and_ln160               (and              ) [ 00000000000]
xor_ln160_20            (xor              ) [ 00000000000]
or_ln160_8              (or               ) [ 00000000000]
tmp                     (bitselect        ) [ 00000000000]
zext_ln161              (zext             ) [ 00000000000]
t                       (add              ) [ 00000000000]
store_ln140             (store            ) [ 00000000000]
br_ln157                (br               ) [ 00000000000]
t_33_load27             (load             ) [ 00000000000]
v_35_load25             (load             ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
ret_ln0                 (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indvars_iv">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln156">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln156"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="R_Z">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_Z"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="i_19">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_19"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v_35_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_35_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="u_34_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_34_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="t_33_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_33_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="t_33_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_33/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="v_35_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_35/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="j_13_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_13/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_19_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="0" index="1" bw="4" slack="0"/>
<pin id="105" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_19_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln156_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="4" slack="0"/>
<pin id="111" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln156_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="v_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="indvars_iv_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="0" index="1" bw="3" slack="0"/>
<pin id="123" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln0_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="0" index="2" bw="64" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="133" class="1004" name="write_ln0_write_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="3" slack="0"/>
<pin id="136" dir="0" index="2" bw="3" slack="0"/>
<pin id="137" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="140" class="1004" name="R_Z_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="4" slack="0"/>
<pin id="144" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="R_Z_addr/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R_Z_load/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="b_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="4" slack="0"/>
<pin id="157" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln156_cast_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="0"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156_cast/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="indvars_iv_cast_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="0"/>
<pin id="188" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_cast/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln139_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="0"/>
<pin id="192" dir="0" index="1" bw="4" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln140_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="0"/>
<pin id="197" dir="0" index="1" bw="64" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln140_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln140_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="3" slack="0"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="j_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="0"/>
<pin id="213" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln157_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="0"/>
<pin id="216" dir="0" index="1" bw="4" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln157/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln157_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln139_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="4" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln157_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="1"/>
<pin id="233" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="bit_sel4_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="4" slack="0"/>
<pin id="237" dir="0" index="2" bw="3" slack="0"/>
<pin id="238" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel4/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="xor_ln158_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln158/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="trunc_ln158_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="1"/>
<pin id="250" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln158/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="xor_ln_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="3" slack="0"/>
<pin id="255" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln158_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sub_ln158_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="1"/>
<pin id="266" dir="0" index="1" bw="4" slack="1"/>
<pin id="267" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln158/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="bit_sel_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="4" slack="0"/>
<pin id="271" dir="0" index="2" bw="3" slack="0"/>
<pin id="272" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="xor_ln158_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln158_1/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="trunc_ln158_6_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln158_6/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="3" slack="0"/>
<pin id="290" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln158_12_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158_12/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="al_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="0"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="bl_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="0"/>
<pin id="305" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="ah_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="64" slack="0"/>
<pin id="310" dir="0" index="2" bw="7" slack="0"/>
<pin id="311" dir="0" index="3" bw="7" slack="0"/>
<pin id="312" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="bh_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="64" slack="0"/>
<pin id="320" dir="0" index="2" bw="7" slack="0"/>
<pin id="321" dir="0" index="3" bw="7" slack="0"/>
<pin id="322" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln105_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln110_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln105_85_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_85/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln112_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="1"/>
<pin id="344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="trunc_ln106_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="0"/>
<pin id="349" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="trunc_ln106_126_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="0"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_126/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="trunc_ln106_127_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="64" slack="0"/>
<pin id="357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_127/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="trunc_ln106_128_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="0"/>
<pin id="361" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_128/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_s_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="64" slack="0"/>
<pin id="366" dir="0" index="2" bw="7" slack="0"/>
<pin id="367" dir="0" index="3" bw="7" slack="0"/>
<pin id="368" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_214_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="64" slack="0"/>
<pin id="376" dir="0" index="2" bw="7" slack="0"/>
<pin id="377" dir="0" index="3" bw="7" slack="0"/>
<pin id="378" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_214/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_215_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="0" index="1" bw="64" slack="0"/>
<pin id="386" dir="0" index="2" bw="7" slack="0"/>
<pin id="387" dir="0" index="3" bw="7" slack="0"/>
<pin id="388" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_215/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_216_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="64" slack="0"/>
<pin id="396" dir="0" index="2" bw="7" slack="0"/>
<pin id="397" dir="0" index="3" bw="7" slack="0"/>
<pin id="398" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_216/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln106_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln123_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="1"/>
<pin id="408" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln123_75_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_75/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="add_ln123_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln123_76_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="33" slack="0"/>
<pin id="420" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_76/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="temp_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="33" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_213_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="2" slack="0"/>
<pin id="430" dir="0" index="1" bw="34" slack="0"/>
<pin id="431" dir="0" index="2" bw="7" slack="0"/>
<pin id="432" dir="0" index="3" bw="7" slack="0"/>
<pin id="433" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_213/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="trunc_ln125_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="34" slack="0"/>
<pin id="440" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln106_91_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="2" slack="1"/>
<pin id="444" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_91/7 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln106_92_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="2"/>
<pin id="447" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_92/7 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln106_93_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="2"/>
<pin id="450" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_93/7 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln130_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="2"/>
<pin id="453" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/7 "/>
</bind>
</comp>

<comp id="454" class="1004" name="add_ln130_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="2"/>
<pin id="456" dir="0" index="1" bw="32" slack="2"/>
<pin id="457" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/7 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln130_89_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="0"/>
<pin id="461" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_89/7 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln130_75_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="33" slack="0"/>
<pin id="466" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_75/7 "/>
</bind>
</comp>

<comp id="468" class="1004" name="add_ln130_90_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="2" slack="0"/>
<pin id="471" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_90/7 "/>
</bind>
</comp>

<comp id="474" class="1004" name="trunc_ln130_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="33" slack="0"/>
<pin id="476" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/7 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln130_76_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="33" slack="0"/>
<pin id="480" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_76/7 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add_ln105_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="0" index="1" bw="32" slack="0"/>
<pin id="485" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/7 "/>
</bind>
</comp>

<comp id="488" class="1004" name="temp_41_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="33" slack="0"/>
<pin id="490" dir="0" index="1" bw="33" slack="0"/>
<pin id="491" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_41/7 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_217_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="2" slack="0"/>
<pin id="496" dir="0" index="1" bw="34" slack="0"/>
<pin id="497" dir="0" index="2" bw="7" slack="0"/>
<pin id="498" dir="0" index="3" bw="7" slack="0"/>
<pin id="499" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_217/7 "/>
</bind>
</comp>

<comp id="504" class="1004" name="v_35_load_load_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="64" slack="7"/>
<pin id="506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_load/8 "/>
</bind>
</comp>

<comp id="507" class="1004" name="shl_ln125_s_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="64" slack="0"/>
<pin id="509" dir="0" index="1" bw="32" slack="2"/>
<pin id="510" dir="0" index="2" bw="1" slack="0"/>
<pin id="511" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln125_s/8 "/>
</bind>
</comp>

<comp id="514" class="1004" name="and_ln133_9_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="64" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="3"/>
<pin id="517" dir="0" index="2" bw="1" slack="0"/>
<pin id="518" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_9/8 "/>
</bind>
</comp>

<comp id="521" class="1004" name="and_ln133_s_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="34" slack="0"/>
<pin id="523" dir="0" index="1" bw="2" slack="1"/>
<pin id="524" dir="0" index="2" bw="1" slack="0"/>
<pin id="525" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_s/8 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln133_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="34" slack="0"/>
<pin id="530" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/8 "/>
</bind>
</comp>

<comp id="532" class="1004" name="add_ln133_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="34" slack="0"/>
<pin id="534" dir="0" index="1" bw="64" slack="0"/>
<pin id="535" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/8 "/>
</bind>
</comp>

<comp id="538" class="1004" name="or_ln_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="64" slack="0"/>
<pin id="540" dir="0" index="1" bw="32" slack="2"/>
<pin id="541" dir="0" index="2" bw="32" slack="3"/>
<pin id="542" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/8 "/>
</bind>
</comp>

<comp id="544" class="1004" name="v_134_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="64" slack="0"/>
<pin id="546" dir="0" index="1" bw="64" slack="0"/>
<pin id="547" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_134/8 "/>
</bind>
</comp>

<comp id="550" class="1004" name="xor_ln105_33_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="64" slack="0"/>
<pin id="552" dir="0" index="1" bw="64" slack="0"/>
<pin id="553" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_33/8 "/>
</bind>
</comp>

<comp id="556" class="1004" name="xor_ln105_34_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="64" slack="0"/>
<pin id="558" dir="0" index="1" bw="64" slack="0"/>
<pin id="559" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_34/8 "/>
</bind>
</comp>

<comp id="562" class="1004" name="or_ln105_7_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="64" slack="0"/>
<pin id="564" dir="0" index="1" bw="64" slack="0"/>
<pin id="565" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_7/8 "/>
</bind>
</comp>

<comp id="568" class="1004" name="xor_ln105_35_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="64" slack="0"/>
<pin id="570" dir="0" index="1" bw="64" slack="0"/>
<pin id="571" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_35/8 "/>
</bind>
</comp>

<comp id="574" class="1004" name="carry_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="64" slack="0"/>
<pin id="577" dir="0" index="2" bw="7" slack="0"/>
<pin id="578" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/8 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln105_86_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_86/8 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_18_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="0"/>
<pin id="588" dir="0" index="1" bw="64" slack="0"/>
<pin id="589" dir="0" index="2" bw="7" slack="0"/>
<pin id="590" dir="0" index="3" bw="7" slack="0"/>
<pin id="591" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/8 "/>
</bind>
</comp>

<comp id="596" class="1004" name="or_ln9_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="64" slack="0"/>
<pin id="598" dir="0" index="1" bw="32" slack="0"/>
<pin id="599" dir="0" index="2" bw="32" slack="1"/>
<pin id="600" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln9/8 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tempReg_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="64" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/8 "/>
</bind>
</comp>

<comp id="609" class="1004" name="store_ln140_store_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="64" slack="0"/>
<pin id="611" dir="0" index="1" bw="64" slack="7"/>
<pin id="612" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/8 "/>
</bind>
</comp>

<comp id="614" class="1004" name="u_34_out_load_load_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="64" slack="0"/>
<pin id="616" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_34_out_load/9 "/>
</bind>
</comp>

<comp id="618" class="1004" name="u_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="64" slack="1"/>
<pin id="620" dir="0" index="1" bw="64" slack="0"/>
<pin id="621" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/9 "/>
</bind>
</comp>

<comp id="623" class="1004" name="store_ln140_store_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="64" slack="0"/>
<pin id="625" dir="0" index="1" bw="64" slack="0"/>
<pin id="626" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="629" class="1004" name="t_33_load_load_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="3" slack="9"/>
<pin id="631" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_load/10 "/>
</bind>
</comp>

<comp id="632" class="1004" name="xor_ln160_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="64" slack="1"/>
<pin id="634" dir="0" index="1" bw="64" slack="2"/>
<pin id="635" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160/10 "/>
</bind>
</comp>

<comp id="636" class="1004" name="xor_ln160_18_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="64" slack="2"/>
<pin id="638" dir="0" index="1" bw="64" slack="1"/>
<pin id="639" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_18/10 "/>
</bind>
</comp>

<comp id="640" class="1004" name="or_ln160_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="64" slack="0"/>
<pin id="642" dir="0" index="1" bw="64" slack="0"/>
<pin id="643" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln160/10 "/>
</bind>
</comp>

<comp id="646" class="1004" name="bit_sel1_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="64" slack="2"/>
<pin id="649" dir="0" index="2" bw="7" slack="0"/>
<pin id="650" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel1/10 "/>
</bind>
</comp>

<comp id="653" class="1004" name="xor_ln160_19_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_19/10 "/>
</bind>
</comp>

<comp id="659" class="1004" name="trunc_ln160_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="64" slack="2"/>
<pin id="661" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln160/10 "/>
</bind>
</comp>

<comp id="662" class="1004" name="xor_ln160_s_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="64" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="0" index="2" bw="63" slack="0"/>
<pin id="666" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln160_s/10 "/>
</bind>
</comp>

<comp id="670" class="1004" name="and_ln160_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="64" slack="0"/>
<pin id="672" dir="0" index="1" bw="64" slack="2"/>
<pin id="673" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln160/10 "/>
</bind>
</comp>

<comp id="675" class="1004" name="xor_ln160_20_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="64" slack="0"/>
<pin id="677" dir="0" index="1" bw="64" slack="1"/>
<pin id="678" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_20/10 "/>
</bind>
</comp>

<comp id="680" class="1004" name="or_ln160_8_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="64" slack="0"/>
<pin id="682" dir="0" index="1" bw="64" slack="0"/>
<pin id="683" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln160_8/10 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="64" slack="0"/>
<pin id="689" dir="0" index="2" bw="7" slack="0"/>
<pin id="690" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="694" class="1004" name="zext_ln161_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161/10 "/>
</bind>
</comp>

<comp id="698" class="1004" name="t_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="3" slack="0"/>
<pin id="701" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/10 "/>
</bind>
</comp>

<comp id="704" class="1004" name="store_ln140_store_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="3" slack="0"/>
<pin id="706" dir="0" index="1" bw="3" slack="9"/>
<pin id="707" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/10 "/>
</bind>
</comp>

<comp id="709" class="1004" name="t_33_load27_load_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="3" slack="8"/>
<pin id="711" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_load27/9 "/>
</bind>
</comp>

<comp id="713" class="1004" name="v_35_load25_load_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="64" slack="8"/>
<pin id="715" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_load25/9 "/>
</bind>
</comp>

<comp id="717" class="1005" name="t_33_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="3" slack="0"/>
<pin id="719" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="t_33 "/>
</bind>
</comp>

<comp id="725" class="1005" name="v_35_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="64" slack="0"/>
<pin id="727" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_35 "/>
</bind>
</comp>

<comp id="733" class="1005" name="j_13_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="4" slack="0"/>
<pin id="735" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_13 "/>
</bind>
</comp>

<comp id="740" class="1005" name="i_19_read_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="4" slack="1"/>
<pin id="742" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_19_read "/>
</bind>
</comp>

<comp id="745" class="1005" name="j_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="4" slack="1"/>
<pin id="747" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="752" class="1005" name="icmp_ln157_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="8"/>
<pin id="754" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln157 "/>
</bind>
</comp>

<comp id="756" class="1005" name="R_Z_addr_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="4" slack="1"/>
<pin id="758" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="R_Z_addr "/>
</bind>
</comp>

<comp id="761" class="1005" name="b_addr_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="4" slack="1"/>
<pin id="763" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="766" class="1005" name="al_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="1"/>
<pin id="768" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="771" class="1005" name="bl_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="1"/>
<pin id="773" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="776" class="1005" name="ah_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="1"/>
<pin id="778" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="781" class="1005" name="bh_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="1"/>
<pin id="783" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="786" class="1005" name="zext_ln105_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="64" slack="1"/>
<pin id="788" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="792" class="1005" name="zext_ln110_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="64" slack="1"/>
<pin id="794" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="798" class="1005" name="zext_ln105_85_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="64" slack="1"/>
<pin id="800" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_85 "/>
</bind>
</comp>

<comp id="804" class="1005" name="zext_ln112_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="64" slack="1"/>
<pin id="806" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="810" class="1005" name="trunc_ln106_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="3"/>
<pin id="812" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="815" class="1005" name="trunc_ln106_126_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="1"/>
<pin id="817" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_126 "/>
</bind>
</comp>

<comp id="820" class="1005" name="trunc_ln106_127_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="1"/>
<pin id="822" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_127 "/>
</bind>
</comp>

<comp id="825" class="1005" name="trunc_ln106_128_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="2"/>
<pin id="827" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_128 "/>
</bind>
</comp>

<comp id="831" class="1005" name="tmp_s_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="1"/>
<pin id="833" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="836" class="1005" name="tmp_214_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="2"/>
<pin id="838" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_214 "/>
</bind>
</comp>

<comp id="842" class="1005" name="tmp_215_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="2"/>
<pin id="844" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_215 "/>
</bind>
</comp>

<comp id="847" class="1005" name="tmp_216_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="3"/>
<pin id="849" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_216 "/>
</bind>
</comp>

<comp id="852" class="1005" name="tmp_213_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="2" slack="1"/>
<pin id="854" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_213 "/>
</bind>
</comp>

<comp id="857" class="1005" name="trunc_ln125_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="2"/>
<pin id="859" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="863" class="1005" name="add_ln105_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="1"/>
<pin id="865" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="868" class="1005" name="tmp_217_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="2" slack="1"/>
<pin id="870" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_217 "/>
</bind>
</comp>

<comp id="873" class="1005" name="add_ln133_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="64" slack="2"/>
<pin id="875" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="878" class="1005" name="tempReg_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="64" slack="1"/>
<pin id="880" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="887" class="1005" name="u_34_out_load_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="64" slack="1"/>
<pin id="889" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_34_out_load "/>
</bind>
</comp>

<comp id="892" class="1005" name="u_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="64" slack="1"/>
<pin id="894" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="86" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="88" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="40" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="40" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="153" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="185"><net_src comp="108" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="120" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="114" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="182" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="14" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="26" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="218"><net_src comp="211" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="211" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="30" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="231" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="34" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="246"><net_src comp="234" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="36" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="256"><net_src comp="38" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="242" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="262"><net_src comp="251" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="273"><net_src comp="42" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="264" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="44" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="280"><net_src comp="268" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="36" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="264" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="38" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="276" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="282" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="297"><net_src comp="286" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="302"><net_src comp="147" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="160" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="46" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="147" pin="3"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="48" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="316"><net_src comp="50" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="323"><net_src comp="46" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="160" pin="3"/><net_sink comp="317" pin=1"/></net>

<net id="325"><net_src comp="48" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="326"><net_src comp="50" pin="0"/><net_sink comp="317" pin=3"/></net>

<net id="330"><net_src comp="327" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="335"><net_src comp="332" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="340"><net_src comp="337" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="345"><net_src comp="342" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="350"><net_src comp="166" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="170" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="174" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="178" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="46" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="166" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="371"><net_src comp="48" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="372"><net_src comp="50" pin="0"/><net_sink comp="363" pin=3"/></net>

<net id="379"><net_src comp="46" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="174" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="381"><net_src comp="48" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="382"><net_src comp="50" pin="0"/><net_sink comp="373" pin=3"/></net>

<net id="389"><net_src comp="46" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="170" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="391"><net_src comp="48" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="392"><net_src comp="50" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="399"><net_src comp="46" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="178" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="401"><net_src comp="48" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="402"><net_src comp="50" pin="0"/><net_sink comp="393" pin=3"/></net>

<net id="416"><net_src comp="406" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="409" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="412" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="418" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="403" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="434"><net_src comp="52" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="422" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="48" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="437"><net_src comp="54" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="441"><net_src comp="422" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="462"><net_src comp="451" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="445" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="458" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="448" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="442" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="468" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="468" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="474" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="454" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="478" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="464" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="500"><net_src comp="52" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="488" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="502"><net_src comp="48" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="503"><net_src comp="54" pin="0"/><net_sink comp="494" pin=3"/></net>

<net id="512"><net_src comp="56" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="40" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="519"><net_src comp="56" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="40" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="526"><net_src comp="58" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="40" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="531"><net_src comp="521" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="536"><net_src comp="528" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="514" pin="3"/><net_sink comp="532" pin=1"/></net>

<net id="543"><net_src comp="56" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="548"><net_src comp="538" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="504" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="544" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="507" pin="3"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="507" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="504" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="550" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="556" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="562" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="544" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="579"><net_src comp="60" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="568" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="50" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="585"><net_src comp="574" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="592"><net_src comp="46" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="532" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="594"><net_src comp="48" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="595"><net_src comp="50" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="601"><net_src comp="56" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="586" pin="4"/><net_sink comp="596" pin=1"/></net>

<net id="607"><net_src comp="596" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="582" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="544" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="617"><net_src comp="14" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="622"><net_src comp="614" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="627"><net_src comp="618" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="14" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="644"><net_src comp="632" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="636" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="651"><net_src comp="80" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="82" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="657"><net_src comp="646" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="36" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="667"><net_src comp="84" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="653" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="669"><net_src comp="659" pin="1"/><net_sink comp="662" pin=2"/></net>

<net id="674"><net_src comp="662" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="679"><net_src comp="640" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="684"><net_src comp="675" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="670" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="691"><net_src comp="60" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="680" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="693"><net_src comp="50" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="697"><net_src comp="686" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="702"><net_src comp="694" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="629" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="708"><net_src comp="698" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="712"><net_src comp="709" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="716"><net_src comp="713" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="720"><net_src comp="90" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="723"><net_src comp="717" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="724"><net_src comp="717" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="728"><net_src comp="94" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="730"><net_src comp="725" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="731"><net_src comp="725" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="732"><net_src comp="725" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="736"><net_src comp="98" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="739"><net_src comp="733" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="743"><net_src comp="102" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="748"><net_src comp="211" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="750"><net_src comp="745" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="751"><net_src comp="745" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="755"><net_src comp="214" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="140" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="764"><net_src comp="153" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="769"><net_src comp="299" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="774"><net_src comp="303" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="779"><net_src comp="307" pin="4"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="784"><net_src comp="317" pin="4"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="789"><net_src comp="327" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="791"><net_src comp="786" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="795"><net_src comp="332" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="797"><net_src comp="792" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="801"><net_src comp="337" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="803"><net_src comp="798" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="807"><net_src comp="342" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="809"><net_src comp="804" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="813"><net_src comp="347" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="538" pin=2"/></net>

<net id="818"><net_src comp="351" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="823"><net_src comp="355" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="828"><net_src comp="359" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="830"><net_src comp="825" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="834"><net_src comp="363" pin="4"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="839"><net_src comp="373" pin="4"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="845"><net_src comp="383" pin="4"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="850"><net_src comp="393" pin="4"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="855"><net_src comp="428" pin="4"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="860"><net_src comp="438" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="866"><net_src comp="482" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="596" pin=2"/></net>

<net id="871"><net_src comp="494" pin="4"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="876"><net_src comp="532" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="881"><net_src comp="603" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="883"><net_src comp="878" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="884"><net_src comp="878" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="885"><net_src comp="878" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="886"><net_src comp="878" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="890"><net_src comp="614" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="895"><net_src comp="618" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="897"><net_src comp="892" pin="1"/><net_sink comp="675" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: R_Z | {}
	Port: b | {}
	Port: v_35_out | {9 }
	Port: u_34_out | {1 9 }
	Port: t_33_out | {9 }
 - Input state : 
	Port: mp_mul.5_Pipeline_VITIS_LOOP_157_4 : indvars_iv | {1 }
	Port: mp_mul.5_Pipeline_VITIS_LOOP_157_4 : v | {1 }
	Port: mp_mul.5_Pipeline_VITIS_LOOP_157_4 : zext_ln156 | {1 }
	Port: mp_mul.5_Pipeline_VITIS_LOOP_157_4 : R_Z | {2 3 }
	Port: mp_mul.5_Pipeline_VITIS_LOOP_157_4 : i_19 | {1 }
	Port: mp_mul.5_Pipeline_VITIS_LOOP_157_4 : b | {2 3 }
	Port: mp_mul.5_Pipeline_VITIS_LOOP_157_4 : u_34_out | {9 }
  - Chain level:
	State 1
		store_ln139 : 1
		store_ln140 : 1
		store_ln140 : 1
		j : 1
		icmp_ln157 : 2
		br_ln157 : 3
		add_ln157 : 2
		store_ln139 : 3
	State 2
		bit_sel4 : 1
		xor_ln158 : 2
		xor_ln : 2
		zext_ln158 : 3
		R_Z_addr : 4
		R_Z_load : 5
		bit_sel : 1
		xor_ln158_1 : 2
		trunc_ln158_6 : 1
		add_ln : 2
		zext_ln158_12 : 3
		b_addr : 4
		b_load : 5
	State 3
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 4
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 5
		trunc_ln106 : 1
		trunc_ln106_126 : 1
		trunc_ln106_127 : 1
		trunc_ln106_128 : 1
		tmp_s : 1
		tmp_214 : 1
		tmp_215 : 1
		tmp_216 : 1
	State 6
		add_ln123 : 1
		zext_ln123_76 : 2
		temp : 3
		tmp_213 : 4
		trunc_ln125 : 4
	State 7
		add_ln130_89 : 1
		zext_ln130_75 : 2
		add_ln130_90 : 1
		trunc_ln130 : 2
		zext_ln130_76 : 2
		add_ln105 : 3
		temp_41 : 3
		tmp_217 : 4
	State 8
		zext_ln133 : 1
		add_ln133 : 2
		v_134 : 1
		xor_ln105_33 : 2
		xor_ln105_34 : 1
		or_ln105_7 : 2
		xor_ln105_35 : 2
		carry : 2
		zext_ln105_86 : 3
		tmp_18 : 3
		or_ln9 : 4
		tempReg : 4
		store_ln140 : 2
	State 9
		u : 1
		store_ln140 : 2
		write_ln0 : 1
		write_ln0 : 1
	State 10
		xor_ln160_19 : 1
		xor_ln160_s : 1
		and_ln160 : 2
		or_ln160_8 : 2
		tmp : 2
		zext_ln161 : 3
		t : 4
		store_ln140 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_166         |    4    |   165   |    50   |
|    mul   |          grp_fu_170         |    4    |   165   |    50   |
|          |          grp_fu_174         |    4    |   165   |    50   |
|          |          grp_fu_178         |    4    |   165   |    50   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln157_fu_220      |    0    |    0    |    13   |
|          |       add_ln123_fu_412      |    0    |    0    |    39   |
|          |         temp_fu_422         |    0    |    0    |    40   |
|          |       add_ln130_fu_454      |    0    |    0    |    32   |
|          |     add_ln130_89_fu_458     |    0    |    0    |    39   |
|          |     add_ln130_90_fu_468     |    0    |    0    |    39   |
|    add   |       add_ln105_fu_482      |    0    |    0    |    32   |
|          |        temp_41_fu_488       |    0    |    0    |    40   |
|          |       add_ln133_fu_532      |    0    |    0    |    71   |
|          |         v_134_fu_544        |    0    |    0    |    71   |
|          |        tempReg_fu_603       |    0    |    0    |    71   |
|          |           u_fu_618          |    0    |    0    |    71   |
|          |           t_fu_698          |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |       xor_ln158_fu_242      |    0    |    0    |    2    |
|          |      xor_ln158_1_fu_276     |    0    |    0    |    2    |
|          |     xor_ln105_33_fu_550     |    0    |    0    |    64   |
|          |     xor_ln105_34_fu_556     |    0    |    0    |    64   |
|    xor   |     xor_ln105_35_fu_568     |    0    |    0    |    64   |
|          |       xor_ln160_fu_632      |    0    |    0    |    64   |
|          |     xor_ln160_18_fu_636     |    0    |    0    |    64   |
|          |     xor_ln160_19_fu_653     |    0    |    0    |    2    |
|          |     xor_ln160_20_fu_675     |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|          |      or_ln105_7_fu_562      |    0    |    0    |    64   |
|    or    |       or_ln160_fu_640       |    0    |    0    |    64   |
|          |      or_ln160_8_fu_680      |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|    and   |       and_ln160_fu_670      |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln157_fu_214      |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |       sub_ln158_fu_264      |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|          |    i_19_read_read_fu_102    |    0    |    0    |    0    |
|   read   | zext_ln156_read_read_fu_108 |    0    |    0    |    0    |
|          |      v_read_read_fu_114     |    0    |    0    |    0    |
|          | indvars_iv_read_read_fu_120 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_126   |    0    |    0    |    0    |
|          |    write_ln0_write_fu_133   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    zext_ln156_cast_fu_182   |    0    |    0    |    0    |
|          |    indvars_iv_cast_fu_186   |    0    |    0    |    0    |
|          |      zext_ln157_fu_231      |    0    |    0    |    0    |
|          |      zext_ln158_fu_259      |    0    |    0    |    0    |
|          |     zext_ln158_12_fu_294    |    0    |    0    |    0    |
|          |      zext_ln105_fu_327      |    0    |    0    |    0    |
|          |      zext_ln110_fu_332      |    0    |    0    |    0    |
|          |     zext_ln105_85_fu_337    |    0    |    0    |    0    |
|          |      zext_ln112_fu_342      |    0    |    0    |    0    |
|          |      zext_ln106_fu_403      |    0    |    0    |    0    |
|   zext   |      zext_ln123_fu_406      |    0    |    0    |    0    |
|          |     zext_ln123_75_fu_409    |    0    |    0    |    0    |
|          |     zext_ln123_76_fu_418    |    0    |    0    |    0    |
|          |     zext_ln106_91_fu_442    |    0    |    0    |    0    |
|          |     zext_ln106_92_fu_445    |    0    |    0    |    0    |
|          |     zext_ln106_93_fu_448    |    0    |    0    |    0    |
|          |      zext_ln130_fu_451      |    0    |    0    |    0    |
|          |     zext_ln130_75_fu_464    |    0    |    0    |    0    |
|          |     zext_ln130_76_fu_478    |    0    |    0    |    0    |
|          |      zext_ln133_fu_528      |    0    |    0    |    0    |
|          |     zext_ln105_86_fu_582    |    0    |    0    |    0    |
|          |      zext_ln161_fu_694      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       bit_sel4_fu_234       |    0    |    0    |    0    |
|          |        bit_sel_fu_268       |    0    |    0    |    0    |
| bitselect|         carry_fu_574        |    0    |    0    |    0    |
|          |       bit_sel1_fu_646       |    0    |    0    |    0    |
|          |          tmp_fu_686         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      trunc_ln158_fu_248     |    0    |    0    |    0    |
|          |     trunc_ln158_6_fu_282    |    0    |    0    |    0    |
|          |          al_fu_299          |    0    |    0    |    0    |
|          |          bl_fu_303          |    0    |    0    |    0    |
|          |      trunc_ln106_fu_347     |    0    |    0    |    0    |
|   trunc  |    trunc_ln106_126_fu_351   |    0    |    0    |    0    |
|          |    trunc_ln106_127_fu_355   |    0    |    0    |    0    |
|          |    trunc_ln106_128_fu_359   |    0    |    0    |    0    |
|          |      trunc_ln125_fu_438     |    0    |    0    |    0    |
|          |      trunc_ln130_fu_474     |    0    |    0    |    0    |
|          |      trunc_ln160_fu_659     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        xor_ln_fu_251        |    0    |    0    |    0    |
|          |        add_ln_fu_286        |    0    |    0    |    0    |
|          |      shl_ln125_s_fu_507     |    0    |    0    |    0    |
|bitconcatenate|      and_ln133_9_fu_514     |    0    |    0    |    0    |
|          |      and_ln133_s_fu_521     |    0    |    0    |    0    |
|          |         or_ln_fu_538        |    0    |    0    |    0    |
|          |        or_ln9_fu_596        |    0    |    0    |    0    |
|          |      xor_ln160_s_fu_662     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          ah_fu_307          |    0    |    0    |    0    |
|          |          bh_fu_317          |    0    |    0    |    0    |
|          |         tmp_s_fu_363        |    0    |    0    |    0    |
|          |        tmp_214_fu_373       |    0    |    0    |    0    |
|partselect|        tmp_215_fu_383       |    0    |    0    |    0    |
|          |        tmp_216_fu_393       |    0    |    0    |    0    |
|          |        tmp_213_fu_428       |    0    |    0    |    0    |
|          |        tmp_217_fu_494       |    0    |    0    |    0    |
|          |        tmp_18_fu_586        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    16   |   660   |   1441  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    R_Z_addr_reg_756   |    4   |
|   add_ln105_reg_863   |   32   |
|   add_ln133_reg_873   |   64   |
|       ah_reg_776      |   32   |
|       al_reg_766      |   32   |
|     b_addr_reg_761    |    4   |
|       bh_reg_781      |   32   |
|       bl_reg_771      |   32   |
|   i_19_read_reg_740   |    4   |
|   icmp_ln157_reg_752  |    1   |
|      j_13_reg_733     |    4   |
|       j_reg_745       |    4   |
|      t_33_reg_717     |    3   |
|    tempReg_reg_878    |   64   |
|    tmp_213_reg_852    |    2   |
|    tmp_214_reg_836    |   32   |
|    tmp_215_reg_842    |   32   |
|    tmp_216_reg_847    |   32   |
|    tmp_217_reg_868    |    2   |
|     tmp_s_reg_831     |   32   |
|trunc_ln106_126_reg_815|   32   |
|trunc_ln106_127_reg_820|   32   |
|trunc_ln106_128_reg_825|   32   |
|  trunc_ln106_reg_810  |   32   |
|  trunc_ln125_reg_857  |   32   |
| u_34_out_load_reg_887 |   64   |
|       u_reg_892       |   64   |
|      v_35_reg_725     |   64   |
| zext_ln105_85_reg_798 |   64   |
|   zext_ln105_reg_786  |   64   |
|   zext_ln110_reg_792  |   64   |
|   zext_ln112_reg_804  |   64   |
+-----------------------+--------+
|         Total         |  1052  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_147 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_160 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|     grp_fu_166    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_166    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_170    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_170    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_174    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_174    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_178    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_178    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   528  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1441  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1052  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1712  |  1531  |
+-----------+--------+--------+--------+--------+
