0.6
2016.4
Jan 23 2017
19:19:20
/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse4/myproject_prj/solution1/sim/verilog/compute_layer_0_0.v,1513745055,systemVerilog,,,,compute_layer_0_0,/data/xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse4/myproject_prj/solution1/sim/verilog/compute_layer_0_0_0_s.v,1513745054,systemVerilog,,,,compute_layer_0_0_0_s,/data/xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse4/myproject_prj/solution1/sim/verilog/myproject.autotb.v,1513745075,systemVerilog,,,,apatb_myproject_top,/data/xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse4/myproject_prj/solution1/sim/verilog/myproject.v,1513745056,systemVerilog,,,,myproject,/data/xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse4/myproject_prj/solution1/sim/verilog/myproject_mul_18sbkb.v,1513745056,systemVerilog,,,,myproject_mul_18sbkb;myproject_mul_18sbkb_MulnS_0,/data/xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse4/myproject_prj/solution1/sim/verilog/myproject_mul_18scud.v,1513745056,systemVerilog,,,,myproject_mul_18scud;myproject_mul_18scud_MulnS_1,/data/xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse4/myproject_prj/solution1/sim/verilog/myproject_mul_18sdEe.v,1513745056,systemVerilog,,,,myproject_mul_18sdEe;myproject_mul_18sdEe_MulnS_2,/data/xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse4/myproject_prj/solution1/sim/verilog/myproject_mul_18seOg.v,1513745056,systemVerilog,,,,myproject_mul_18seOg;myproject_mul_18seOg_MulnS_3,/data/xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse4/myproject_prj/solution1/sim/verilog/myproject_mul_18sfYi.v,1513745056,systemVerilog,,,,myproject_mul_18sfYi;myproject_mul_18sfYi_MulnS_4,/data/xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse4/myproject_prj/solution1/sim/verilog/myproject_mul_18sg8j.v,1513745056,systemVerilog,,,,myproject_mul_18sg8j;myproject_mul_18sg8j_MulnS_5,/data/xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse4/myproject_prj/solution1/sim/verilog/myproject_mul_18shbi.v,1513745056,systemVerilog,,,,myproject_mul_18shbi;myproject_mul_18shbi_MulnS_6,/data/xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse4/myproject_prj/solution1/sim/verilog/myproject_mul_18sibs.v,1513745056,systemVerilog,,,,myproject_mul_18sibs;myproject_mul_18sibs_MulnS_7,/data/xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse4/myproject_prj/solution1/sim/verilog/myproject_mul_18sjbC.v,1513745056,systemVerilog,,,,myproject_mul_18sjbC;myproject_mul_18sjbC_MulnS_8,/data/xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse4/myproject_prj/solution1/sim/verilog/myproject_mul_18skbM.v,1513745056,systemVerilog,,,,myproject_mul_18skbM;myproject_mul_18skbM_MulnS_9,/data/xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse4/myproject_prj/solution1/sim/verilog/relu.v,1513745055,systemVerilog,,,,relu,/data/xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse4/myproject_prj/solution1/sim/verilog/sigmoid.v,1513745055,systemVerilog,,,,sigmoid,/data/xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/kreis/sparse_tests/extra_loop/HLS4ML/keras-to-hls/my-hls-dir-test_reuse4/myproject_prj/solution1/sim/verilog/sigmoid_sigmoid_tlbW.v,1513745056,systemVerilog,,,,sigmoid_sigmoid_tlbW;sigmoid_sigmoid_tlbW_rom,/data/xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
