<def f='llvm/llvm/include/llvm/CodeGen/RegisterClassInfo.h' l='89' ll='91' type='unsigned int llvm::RegisterClassInfo::getNumAllocatableRegs(const llvm::TargetRegisterClass * RC) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/RegisterClassInfo.h' l='87'>/// getNumAllocatableRegs - Returns the number of actually allocatable
  /// registers in RC in the current function.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='2905' u='c' c='_ZN4llvm16GenericScheduler10initPolicyENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_j'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='930' u='c' c='_ZN12_GLOBAL__N_18RAGreedy20canEvictInterferenceERN4llvm12LiveIntervalENS1_10MCRegisterEbRNS0_12EvictionCostERKNS1_8SmallSetINS1_8RegisterELj16ESt4lessIS8_EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='931' u='c' c='_ZN12_GLOBAL__N_18RAGreedy20canEvictInterferenceERN4llvm12LiveIntervalENS1_10MCRegisterEbRNS0_12EvictionCostERKNS1_8SmallSetINS1_8RegisterELj16ESt4lessIS8_EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2064' u='c' c='_ZL35getNumAllocatableRegsForConstraintsPKN4llvm12MachineInstrENS_8RegisterEPKNS_19TargetRegisterClassEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInf14155097'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2096' u='c' c='_ZN12_GLOBAL__N_18RAGreedy19tryInstructionSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterClassInfo.cpp' l='149' u='c' c='_ZNK4llvm17RegisterClassInfo7computeEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterClassInfo.cpp' l='191' u='c' c='_ZNK4llvm17RegisterClassInfo16computePSetLimitEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='39' u='c' c='_ZN4llvm28GCNMaxOccupancySchedStrategy10initializeEPNS_13ScheduleDAGMIE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='41' u='c' c='_ZN4llvm28GCNMaxOccupancySchedStrategy10initializeEPNS_13ScheduleDAGMIE'/>
