m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/fpga/workspace/fpga-exps/uart/proj/simulation/modelsim
vuart_receiver
Z1 !s110 1699958193
!i10b 1
!s100 2P61D:ChCm]>[eW2DSAP61
I[4EOBjEQ[3U4IgZ>>IV8o0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1699945140
8C:/fpga/workspace/fpga-exps/uart/proj/../rtl/uart_receiver.v
FC:/fpga/workspace/fpga-exps/uart/proj/../rtl/uart_receiver.v
L0 11
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1699958193.000000
!s107 C:/fpga/workspace/fpga-exps/uart/proj/../rtl/uart_receiver.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/fpga/workspace/fpga-exps/uart/proj/../rtl|C:/fpga/workspace/fpga-exps/uart/proj/../rtl/uart_receiver.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+C:/fpga/workspace/fpga-exps/uart/proj/../rtl
Z7 tCvgOpt 0
vuart_rx_tb
R1
!i10b 1
!s100 ObjPV@lmJW@Z?oa38n1hJ3
II6^bX>SkzjK_4<D[:mS_;3
R2
R0
w1699957549
8C:/fpga/workspace/fpga-exps/uart/proj/../testbench/uart_rx_tb.v
FC:/fpga/workspace/fpga-exps/uart/proj/../testbench/uart_rx_tb.v
L0 4
R3
r1
!s85 0
31
R4
!s107 C:/fpga/workspace/fpga-exps/uart/proj/../testbench/uart_rx_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/fpga/workspace/fpga-exps/uart/proj/../testbench|C:/fpga/workspace/fpga-exps/uart/proj/../testbench/uart_rx_tb.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+C:/fpga/workspace/fpga-exps/uart/proj/../testbench
R7
vuart_sender
R1
!i10b 1
!s100 60gEjB1@]_TK9PcPK?fYe0
IF>h43VE9X?dj@z2`3`D`?0
R2
R0
w1699957665
8C:/fpga/workspace/fpga-exps/uart/proj/../rtl/uart_sender.v
FC:/fpga/workspace/fpga-exps/uart/proj/../rtl/uart_sender.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/fpga/workspace/fpga-exps/uart/proj/../rtl/uart_sender.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/fpga/workspace/fpga-exps/uart/proj/../rtl|C:/fpga/workspace/fpga-exps/uart/proj/../rtl/uart_sender.v|
!i113 1
R5
R6
R7
