<profile>

<section name = "Vivado HLS Report for 'AXIvideo2Mat'" level="0">
<item name = "Date">Tue May 15 13:41:42 2018
</item>
<item name = "Version">2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)</item>
<item name = "Project">project_tracking_on_soc</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.27, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">3, 791555, 3, 791555, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_wait_for_start">0, 0, 1, 1, 1, 0, yes</column>
<column name="- loop_height">0, 791552, 5 ~ 773, -, -, 0 ~ 1024, no</column>
<column name=" + loop_width">0, 768, 2, 1, 1, 0 ~ 768, yes</column>
<column name=" + loop_wait_for_eol">0, 0, 1, 1, 1, 0, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 125</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 293</column>
<column name="Register">-, -, 219, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_fu_338_p2">+, 0, 0, 18, 11, 1</column>
<column name="j_V_fu_353_p2">+, 0, 0, 17, 10, 1</column>
<column name="ap_block_pp1_stage0_01001">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_159">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_249">and, 0, 0, 8, 1, 1</column>
<column name="exitcond1_i_fu_333_p2">icmp, 0, 0, 13, 12, 12</column>
<column name="exitcond_i_fu_348_p2">icmp, 0, 0, 13, 11, 11</column>
<column name="ap_block_state1">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state6_pp1_stage0_iter1">or, 0, 0, 8, 1, 1</column>
<column name="brmerge_i_fu_362_p2">or, 0, 0, 8, 1, 1</column>
<column name="ap_enable_pp1">xor, 0, 0, 8, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 8, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">15, 3, 1, 3</column>
<column name="ap_phi_mux_axi_data_V_1_i_phi_fu_220_p4">9, 2, 24, 48</column>
<column name="ap_phi_mux_eol_i_phi_fu_243_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_eol_phi_fu_209_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_p_Val2_s_phi_fu_268_p4">15, 3, 24, 72</column>
<column name="axi_data_V1_i_reg_185">9, 2, 24, 48</column>
<column name="axi_data_V_1_i_reg_217">9, 2, 24, 48</column>
<column name="axi_data_V_3_i_reg_288">9, 2, 24, 48</column>
<column name="axi_last_V1_i_reg_175">9, 2, 1, 2</column>
<column name="axi_last_V_2_i_reg_251">15, 3, 1, 3</column>
<column name="axi_last_V_3_i_reg_276">9, 2, 1, 2</column>
<column name="eol_2_i_reg_300">9, 2, 1, 2</column>
<column name="eol_i_reg_239">9, 2, 1, 2</column>
<column name="eol_reg_206">9, 2, 1, 2</column>
<column name="img_cols_V_blk_n">9, 2, 1, 2</column>
<column name="img_cols_V_out_blk_n">9, 2, 1, 2</column>
<column name="img_data_stream_0_V_blk_n">9, 2, 1, 2</column>
<column name="img_data_stream_1_V_blk_n">9, 2, 1, 2</column>
<column name="img_data_stream_2_V_blk_n">9, 2, 1, 2</column>
<column name="img_rows_V_blk_n">9, 2, 1, 2</column>
<column name="img_rows_V_out_blk_n">9, 2, 1, 2</column>
<column name="p_Val2_s_reg_264">15, 3, 24, 72</column>
<column name="t_V_1_reg_228">9, 2, 10, 20</column>
<column name="t_V_reg_195">9, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="axi_data_V1_i_reg_185">24, 0, 24, 0</column>
<column name="axi_data_V_1_i_reg_217">24, 0, 24, 0</column>
<column name="axi_data_V_3_i_reg_288">24, 0, 24, 0</column>
<column name="axi_last_V1_i_reg_175">1, 0, 1, 0</column>
<column name="axi_last_V_2_i_reg_251">1, 0, 1, 0</column>
<column name="axi_last_V_3_i_reg_276">1, 0, 1, 0</column>
<column name="eol_2_i_reg_300">1, 0, 1, 0</column>
<column name="eol_i_reg_239">1, 0, 1, 0</column>
<column name="eol_reg_206">1, 0, 1, 0</column>
<column name="exitcond_i_reg_436">1, 0, 1, 0</column>
<column name="i_V_reg_431">11, 0, 11, 0</column>
<column name="img_cols_V_read_reg_402">11, 0, 11, 0</column>
<column name="img_rows_V_read_reg_397">12, 0, 12, 0</column>
<column name="p_Val2_s_reg_264">24, 0, 24, 0</column>
<column name="sof_1_i_fu_104">1, 0, 1, 0</column>
<column name="t_V_1_reg_228">10, 0, 10, 0</column>
<column name="t_V_reg_195">11, 0, 11, 0</column>
<column name="tmp_2_reg_454">8, 0, 8, 0</column>
<column name="tmp_3_reg_459">8, 0, 8, 0</column>
<column name="tmp_data_V_reg_407">24, 0, 24, 0</column>
<column name="tmp_last_V_reg_415">1, 0, 1, 0</column>
<column name="tmp_reg_449">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, AXIvideo2Mat, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, AXIvideo2Mat, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, AXIvideo2Mat, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, AXIvideo2Mat, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, AXIvideo2Mat, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, AXIvideo2Mat, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, AXIvideo2Mat, return value</column>
<column name="AXI_video_strm_V_data_V">in, 24, ap_none, AXI_video_strm_V_data_V, pointer</column>
<column name="AXI_video_strm_V_keep_V">in, 3, ap_none, AXI_video_strm_V_keep_V, pointer</column>
<column name="AXI_video_strm_V_strb_V">in, 3, ap_none, AXI_video_strm_V_strb_V, pointer</column>
<column name="AXI_video_strm_V_user_V">in, 1, ap_none, AXI_video_strm_V_user_V, pointer</column>
<column name="AXI_video_strm_V_last_V">in, 1, ap_none, AXI_video_strm_V_last_V, pointer</column>
<column name="AXI_video_strm_V_id_V">in, 1, ap_none, AXI_video_strm_V_id_V, pointer</column>
<column name="AXI_video_strm_V_dest_V">in, 1, ap_none, AXI_video_strm_V_dest_V, pointer</column>
<column name="img_rows_V_dout">in, 12, ap_fifo, img_rows_V, pointer</column>
<column name="img_rows_V_empty_n">in, 1, ap_fifo, img_rows_V, pointer</column>
<column name="img_rows_V_read">out, 1, ap_fifo, img_rows_V, pointer</column>
<column name="img_cols_V_dout">in, 11, ap_fifo, img_cols_V, pointer</column>
<column name="img_cols_V_empty_n">in, 1, ap_fifo, img_cols_V, pointer</column>
<column name="img_cols_V_read">out, 1, ap_fifo, img_cols_V, pointer</column>
<column name="img_data_stream_0_V_din">out, 8, ap_fifo, img_data_stream_0_V, pointer</column>
<column name="img_data_stream_0_V_full_n">in, 1, ap_fifo, img_data_stream_0_V, pointer</column>
<column name="img_data_stream_0_V_write">out, 1, ap_fifo, img_data_stream_0_V, pointer</column>
<column name="img_data_stream_1_V_din">out, 8, ap_fifo, img_data_stream_1_V, pointer</column>
<column name="img_data_stream_1_V_full_n">in, 1, ap_fifo, img_data_stream_1_V, pointer</column>
<column name="img_data_stream_1_V_write">out, 1, ap_fifo, img_data_stream_1_V, pointer</column>
<column name="img_data_stream_2_V_din">out, 8, ap_fifo, img_data_stream_2_V, pointer</column>
<column name="img_data_stream_2_V_full_n">in, 1, ap_fifo, img_data_stream_2_V, pointer</column>
<column name="img_data_stream_2_V_write">out, 1, ap_fifo, img_data_stream_2_V, pointer</column>
<column name="img_rows_V_out_din">out, 12, ap_fifo, img_rows_V_out, pointer</column>
<column name="img_rows_V_out_full_n">in, 1, ap_fifo, img_rows_V_out, pointer</column>
<column name="img_rows_V_out_write">out, 1, ap_fifo, img_rows_V_out, pointer</column>
<column name="img_cols_V_out_din">out, 11, ap_fifo, img_cols_V_out, pointer</column>
<column name="img_cols_V_out_full_n">in, 1, ap_fifo, img_cols_V_out, pointer</column>
<column name="img_cols_V_out_write">out, 1, ap_fifo, img_cols_V_out, pointer</column>
</table>
</item>
</section>
</profile>
