Reading timing models for corner min_ss_125C_4v50…
Reading cell library for the 'min_ss_125C_4v50' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ss_125C_4v50.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/51-openroad-fillinsertion/tiny_tonegen.nl.v'…
Linking design 'tiny_tonegen' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/signoff.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.1
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'min_ss_125C_4v50' corner at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/53-openroad-rcx/min/tiny_tonegen.min.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= min_ss_125C_4v50 Corner ===================================

Startpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026088    0.240741    0.106621    0.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000    0.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452066    0.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000932    0.559619 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428295    0.987914 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183581    0.001167    0.989081 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.011103    0.289238    1.364598    2.353679 v _227_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[5] (net)
                      0.289238    0.000076    2.353755 v _171_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007314    0.535403    0.428426    2.782181 ^ _171_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _083_ (net)
                      0.535403    0.000159    2.782341 ^ _172_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003310    0.266964    0.254157    3.036498 v _172_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.266964    0.000031    3.036529 v _227_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.036529   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026088    0.240741    0.106621    0.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000    0.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452066    0.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000932    0.559619 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428295    0.987914 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183581    0.001167    0.989081 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.089081   clock uncertainty
                                  0.000000    1.089081   clock reconvergence pessimism
                                  0.204624    1.293705   library hold time
                                              1.293705   data required time
---------------------------------------------------------------------------------------------
                                              1.293705   data required time
                                             -3.036529   data arrival time
---------------------------------------------------------------------------------------------
                                              1.742824   slack (MET)


Startpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026088    0.240741    0.106621    0.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000    0.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452066    0.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000932    0.559619 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428295    0.987914 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183579    0.000505    0.988419 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.015917    0.355833    1.419383    2.407801 v _225_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.355833    0.000312    2.408113 v _167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004627    0.476617    0.361340    2.769454 ^ _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _081_ (net)
                      0.476617    0.000088    2.769541 ^ _168_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004112    0.326234    0.333882    3.103423 v _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.326234    0.000043    3.103466 v _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.103466   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026088    0.240741    0.106621    0.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000    0.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452066    0.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000932    0.559619 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428295    0.987914 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183579    0.000505    0.988419 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.088419   clock uncertainty
                                  0.000000    1.088419   clock reconvergence pessimism
                                  0.191483    1.279902   library hold time
                                              1.279902   data required time
---------------------------------------------------------------------------------------------
                                              1.279902   data required time
                                             -3.103466   data arrival time
---------------------------------------------------------------------------------------------
                                              1.823564   slack (MET)


Startpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026088    0.240741    0.106621    0.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000    0.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452066    0.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000932    0.559619 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428295    0.987914 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183580    0.000794    0.988708 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.016135    0.358850    1.421859    2.410567 v _224_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.358850    0.000296    2.410864 v _164_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005497    0.472996    0.400801    2.811665 ^ _164_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _079_ (net)
                      0.472996    0.000112    2.811777 ^ _165_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003796    0.315242    0.326958    3.138735 v _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.315242    0.000071    3.138805 v _224_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.138805   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026088    0.240741    0.106621    0.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000    0.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452066    0.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000932    0.559619 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428295    0.987914 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183580    0.000794    0.988708 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.088708   clock uncertainty
                                  0.000000    1.088708   clock reconvergence pessimism
                                  0.193920    1.282628   library hold time
                                              1.282628   data required time
---------------------------------------------------------------------------------------------
                                              1.282628   data required time
                                             -3.138805   data arrival time
---------------------------------------------------------------------------------------------
                                              1.856177   slack (MET)


Startpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026088    0.240741    0.106621    0.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000    0.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452066    0.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000932    0.559619 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428295    0.987914 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183581    0.001156    0.989069 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.019307    0.403566    1.458047    2.447116 v _226_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.403566    0.000295    2.447411 v _169_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.006035    0.527254    0.520049    2.967459 ^ _169_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _082_ (net)
                      0.527254    0.000120    2.967580 ^ _170_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003859    0.279503    0.263253    3.230832 v _170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.279503    0.000041    3.230873 v _226_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.230873   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026088    0.240741    0.106621    0.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000    0.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452066    0.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000932    0.559619 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428295    0.987914 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183581    0.001156    0.989069 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.089069   clock uncertainty
                                  0.000000    1.089069   clock reconvergence pessimism
                                  0.201844    1.290913   library hold time
                                              1.290913   data required time
---------------------------------------------------------------------------------------------
                                              1.290913   data required time
                                             -3.230873   data arrival time
---------------------------------------------------------------------------------------------
                                              1.939960   slack (MET)


Startpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026088    0.240741    0.106621    0.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000    0.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452066    0.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000932    0.559619 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428295    0.987914 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183580    0.001037    0.988951 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.025932    0.846495    2.044926    3.033876 ^ _222_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.846495    0.000438    3.034314 ^ _160_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003362    0.308818    0.218525    3.252839 v _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.308818    0.000031    3.252871 v _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.252871   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026088    0.240741    0.106621    0.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000    0.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452066    0.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000932    0.559619 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428295    0.987914 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183580    0.001037    0.988951 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.088951   clock uncertainty
                                  0.000000    1.088951   clock reconvergence pessimism
                                  0.195344    1.284295   library hold time
                                              1.284295   data required time
---------------------------------------------------------------------------------------------
                                              1.284295   data required time
                                             -3.252871   data arrival time
---------------------------------------------------------------------------------------------
                                              1.968576   slack (MET)


Startpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026088    0.240741    0.106621    0.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000    0.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452066    0.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000932    0.559619 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428295    0.987914 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183581    0.001171    0.989085 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.023610    0.466077    1.502426    2.491511 v _223_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.466077    0.000300    2.491811 v _161_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.006354    0.535413    0.548957    3.040768 ^ _161_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _077_ (net)
                      0.535413    0.000132    3.040900 ^ _162_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003630    0.270382    0.260257    3.301157 v _162_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.270382    0.000067    3.301224 v _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.301224   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026088    0.240741    0.106621    0.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000    0.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452066    0.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000932    0.559619 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428295    0.987914 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183581    0.001171    0.989085 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.089085   clock uncertainty
                                  0.000000    1.089085   clock reconvergence pessimism
                                  0.203866    1.292951   library hold time
                                              1.292951   data required time
---------------------------------------------------------------------------------------------
                                              1.292951   data required time
                                             -3.301224   data arrival time
---------------------------------------------------------------------------------------------
                                              2.008273   slack (MET)


Startpoint: _229_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _253_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026088    0.240741    0.106621    0.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000    0.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452066    0.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000918    0.559604 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031544    0.176815    0.423095    0.982700 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176815    0.000468    0.983168 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.006357    0.358800    1.707375    2.690543 ^ _229_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.358800    0.000078    2.690621 ^ _155_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.012591    0.386027    0.330203    3.020825 v _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _072_ (net)
                      0.386027    0.000191    3.021016 v _157_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     3    0.016371    0.610384    0.494816    3.515832 ^ _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                                         _074_ (net)
                      0.610384    0.000244    3.516076 ^ _209_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003920    0.275718    0.217984    3.734060 v _209_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.275718    0.000073    3.734133 v _253_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.734133   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026088    0.240741    0.106621    0.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000    0.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452066    0.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000932    0.559619 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428295    0.987914 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183579    0.000222    0.988136 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.088136   clock uncertainty
                                  0.000000    1.088136   clock reconvergence pessimism
                                  0.202683    1.290818   library hold time
                                              1.290818   data required time
---------------------------------------------------------------------------------------------
                                              1.290818   data required time
                                             -3.734133   data arrival time
---------------------------------------------------------------------------------------------
                                              2.443315   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855763    0.001811    5.220110 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.069971    1.014555    0.899627    6.119737 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      1.014574    0.002446    6.122183 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.122183   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026088    0.240741    0.106621    0.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000    0.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452066    0.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000932    0.559619 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428295    0.987914 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183580    0.000794    0.988708 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.088708   clock uncertainty
                                  0.000000    1.088708   clock reconvergence pessimism
                                  0.726870    1.815578   library removal time
                                              1.815578   data required time
---------------------------------------------------------------------------------------------
                                              1.815578   data required time
                                             -6.122183   data arrival time
---------------------------------------------------------------------------------------------
                                              4.306606   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855763    0.001811    5.220110 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.069971    1.014555    0.899627    6.119737 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      1.014573    0.002399    6.122136 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.122136   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026088    0.240741    0.106621    0.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000    0.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452066    0.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000932    0.559619 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428295    0.987914 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183579    0.000505    0.988419 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.088419   clock uncertainty
                                  0.000000    1.088419   clock reconvergence pessimism
                                  0.726869    1.815288   library removal time
                                              1.815288   data required time
---------------------------------------------------------------------------------------------
                                              1.815288   data required time
                                             -6.122136   data arrival time
---------------------------------------------------------------------------------------------
                                              4.306848   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _253_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855763    0.001811    5.220110 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.069971    1.014555    0.899627    6.119737 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      1.014577    0.002606    6.122343 ^ _253_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.122343   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026088    0.240741    0.106621    0.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000    0.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452066    0.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000932    0.559619 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428295    0.987914 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183579    0.000222    0.988136 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.088136   clock uncertainty
                                  0.000000    1.088136   clock reconvergence pessimism
                                  0.726870    1.815006   library removal time
                                              1.815006   data required time
---------------------------------------------------------------------------------------------
                                              1.815006   data required time
                                             -6.122343   data arrival time
---------------------------------------------------------------------------------------------
                                              4.307338   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855763    0.001811    5.220110 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.069971    1.014555    0.899627    6.119737 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      1.014577    0.002611    6.122348 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.122348   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026088    0.240741    0.106621    0.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000    0.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452066    0.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000918    0.559604 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031544    0.176815    0.423095    0.982700 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176815    0.000351    0.983051 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.083051   clock uncertainty
                                  0.000000    1.083051   clock reconvergence pessimism
                                  0.725482    1.808532   library removal time
                                              1.808532   data required time
---------------------------------------------------------------------------------------------
                                              1.808532   data required time
                                             -6.122348   data arrival time
---------------------------------------------------------------------------------------------
                                              4.313816   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855769    0.002193    5.220492 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085989    0.660888    0.887053    6.107545 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.660888    0.000445    6.107990 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.107990   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026088    0.240741    0.106621    0.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000    0.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452066    0.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000932    0.559619 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428295    0.987914 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183580    0.001037    0.988951 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.088951   clock uncertainty
                                  0.000000    1.088951   clock reconvergence pessimism
                                  0.690258    1.779209   library removal time
                                              1.779209   data required time
---------------------------------------------------------------------------------------------
                                              1.779209   data required time
                                             -6.107990   data arrival time
---------------------------------------------------------------------------------------------
                                              4.328782   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855769    0.002193    5.220492 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085989    0.660888    0.887053    6.107545 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.660888    0.001022    6.108567 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.108567   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026088    0.240741    0.106621    0.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000    0.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452066    0.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000932    0.559619 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428295    0.987914 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183581    0.001171    0.989085 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.089085   clock uncertainty
                                  0.000000    1.089085   clock reconvergence pessimism
                                  0.690258    1.779343   library removal time
                                              1.779343   data required time
---------------------------------------------------------------------------------------------
                                              1.779343   data required time
                                             -6.108567   data arrival time
---------------------------------------------------------------------------------------------
                                              4.329224   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855769    0.002193    5.220492 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085989    0.660888    0.887053    6.107545 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.660889    0.001459    6.109004 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.109004   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026088    0.240741    0.106621    0.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000    0.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452066    0.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000932    0.559619 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428295    0.987914 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183581    0.001156    0.989069 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.089069   clock uncertainty
                                  0.000000    1.089069   clock reconvergence pessimism
                                  0.690258    1.779328   library removal time
                                              1.779328   data required time
---------------------------------------------------------------------------------------------
                                              1.779328   data required time
                                             -6.109004   data arrival time
---------------------------------------------------------------------------------------------
                                              4.329676   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855769    0.002193    5.220492 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085989    0.660888    0.887053    6.107545 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.660889    0.001600    6.109145 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.109145   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026088    0.240741    0.106621    0.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000    0.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452066    0.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000932    0.559619 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428295    0.987914 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183581    0.001167    0.989081 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.089081   clock uncertainty
                                  0.000000    1.089081   clock reconvergence pessimism
                                  0.690258    1.779339   library removal time
                                              1.779339   data required time
---------------------------------------------------------------------------------------------
                                              1.779339   data required time
                                             -6.109145   data arrival time
---------------------------------------------------------------------------------------------
                                              4.329805   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _229_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855769    0.002193    5.220492 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085989    0.660888    0.887053    6.107545 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.660891    0.002349    6.109894 ^ _229_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.109894   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026088    0.240741    0.106621    0.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000    0.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452066    0.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000918    0.559604 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031544    0.176815    0.423095    0.982700 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176815    0.000468    0.983168 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.083168   clock uncertainty
                                  0.000000    1.083168   clock reconvergence pessimism
                                  0.688954    1.772123   library removal time
                                              1.772123   data required time
---------------------------------------------------------------------------------------------
                                              1.772123   data required time
                                             -6.109894   data arrival time
---------------------------------------------------------------------------------------------
                                              4.337771   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _233_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855769    0.002193    5.220492 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085989    0.660888    0.887053    6.107545 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.660891    0.002401    6.109946 ^ _233_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.109946   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026088    0.240741    0.106621    0.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000    0.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452066    0.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000918    0.559604 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031544    0.176815    0.423095    0.982700 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176815    0.000459    0.983158 ^ _233_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.083158   clock uncertainty
                                  0.000000    1.083158   clock reconvergence pessimism
                                  0.688954    1.772113   library removal time
                                              1.772113   data required time
---------------------------------------------------------------------------------------------
                                              1.772113   data required time
                                             -6.109946   data arrival time
---------------------------------------------------------------------------------------------
                                              4.337833   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _230_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855769    0.002193    5.220492 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085989    0.660888    0.887053    6.107545 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.660891    0.002453    6.109998 ^ _230_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.109998   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026088    0.240741    0.106621    0.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000    0.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452066    0.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000918    0.559604 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031544    0.176815    0.423095    0.982700 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176815    0.000450    0.983149 ^ _230_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.083149   clock uncertainty
                                  0.000000    1.083149   clock reconvergence pessimism
                                  0.688954    1.772104   library removal time
                                              1.772104   data required time
---------------------------------------------------------------------------------------------
                                              1.772104   data required time
                                             -6.109998   data arrival time
---------------------------------------------------------------------------------------------
                                              4.337893   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _228_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855769    0.002193    5.220492 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085989    0.660888    0.887053    6.107545 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.660893    0.002781    6.110326 ^ _228_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.110326   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026088    0.240741    0.106621    0.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000    0.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452066    0.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000918    0.559604 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031544    0.176815    0.423095    0.982700 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176815    0.000482    0.983182 ^ _228_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.083182   clock uncertainty
                                  0.000000    1.083182   clock reconvergence pessimism
                                  0.688955    1.772137   library removal time
                                              1.772137   data required time
---------------------------------------------------------------------------------------------
                                              1.772137   data required time
                                             -6.110326   data arrival time
---------------------------------------------------------------------------------------------
                                              4.338189   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _232_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855769    0.002193    5.220492 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085989    0.660888    0.887053    6.107545 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.660893    0.002800    6.110344 ^ _232_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.110344   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026088    0.240741    0.106621    0.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000    0.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452066    0.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000918    0.559604 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031544    0.176815    0.423095    0.982700 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176815    0.000493    0.983193 ^ _232_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.083193   clock uncertainty
                                  0.000000    1.083193   clock reconvergence pessimism
                                  0.688955    1.772148   library removal time
                                              1.772148   data required time
---------------------------------------------------------------------------------------------
                                              1.772148   data required time
                                             -6.110344   data arrival time
---------------------------------------------------------------------------------------------
                                              4.338197   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_ss_125C_4v50 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004308    0.209238    0.069296    4.069296 ^ ena (in)
                                                         ena (net)
                      0.209238    0.000000    4.069296 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018780    0.594729    0.598872    4.668167 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.594729    0.000432    4.668599 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036270    0.590244    0.474575    5.143174 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.590244    0.000256    5.143430 v _168_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004112    0.744876    0.531752    5.675181 ^ _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.744876    0.000043    5.675224 ^ _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.675224   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000933   20.559620 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428294   20.987915 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183579    0.000504   20.988419 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888418   clock uncertainty
                                  0.000000   20.888418   clock reconvergence pessimism
                                 -0.695352   20.193066   library setup time
                                             20.193066   data required time
---------------------------------------------------------------------------------------------
                                             20.193066   data required time
                                             -5.675224   data arrival time
---------------------------------------------------------------------------------------------
                                             14.517841   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004308    0.209238    0.069296    4.069296 ^ ena (in)
                                                         ena (net)
                      0.209238    0.000000    4.069296 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018780    0.594729    0.598872    4.668167 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.594729    0.000432    4.668599 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036270    0.590244    0.474575    5.143174 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.590244    0.000359    5.143533 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003796    0.719181    0.518107    5.661640 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.719181    0.000071    5.661711 ^ _224_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.661711   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000933   20.559620 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428294   20.987915 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183580    0.000794   20.988708 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888708   clock uncertainty
                                  0.000000   20.888708   clock reconvergence pessimism
                                 -0.691777   20.196932   library setup time
                                             20.196932   data required time
---------------------------------------------------------------------------------------------
                                             20.196932   data required time
                                             -5.661711   data arrival time
---------------------------------------------------------------------------------------------
                                             14.535219   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004308    0.209238    0.069296    4.069296 ^ ena (in)
                                                         ena (net)
                      0.209238    0.000000    4.069296 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018780    0.594729    0.598872    4.668167 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.594729    0.000432    4.668599 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036270    0.590244    0.474575    5.143174 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.590244    0.000754    5.143928 v _170_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003859    0.463535    0.407236    5.551163 ^ _170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.463535    0.000041    5.551204 ^ _226_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.551204   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000933   20.559620 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428294   20.987915 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183581    0.001156   20.989071 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.889071   clock uncertainty
                                  0.000000   20.889071   clock reconvergence pessimism
                                 -0.649710   20.239361   library setup time
                                             20.239361   data required time
---------------------------------------------------------------------------------------------
                                             20.239361   data required time
                                             -5.551204   data arrival time
---------------------------------------------------------------------------------------------
                                             14.688157   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004308    0.209238    0.069296    4.069296 ^ ena (in)
                                                         ena (net)
                      0.209238    0.000000    4.069296 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018780    0.594729    0.598872    4.668167 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.594729    0.000432    4.668599 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036270    0.590244    0.474575    5.143174 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.590244    0.000695    5.143869 v _162_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003630    0.452977    0.399937    5.543807 ^ _162_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.452977    0.000067    5.543873 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.543873   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000933   20.559620 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428294   20.987915 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183581    0.001171   20.989084 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.889086   clock uncertainty
                                  0.000000   20.889086   clock reconvergence pessimism
                                 -0.647532   20.241552   library setup time
                                             20.241552   data required time
---------------------------------------------------------------------------------------------
                                             20.241552   data required time
                                             -5.543873   data arrival time
---------------------------------------------------------------------------------------------
                                             14.697680   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _253_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004308    0.209238    0.069296    4.069296 ^ ena (in)
                                                         ena (net)
                      0.209238    0.000000    4.069296 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018780    0.594729    0.598872    4.668167 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.594729    0.000396    4.668563 ^ _208_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004946    0.435615    0.341907    5.010471 v _208_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _105_ (net)
                      0.435615    0.000094    5.010565 v _209_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003920    0.588604    0.502961    5.513526 ^ _209_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.588604    0.000073    5.513598 ^ _253_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.513598   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000933   20.559620 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428294   20.987915 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183579    0.000222   20.988136 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888136   clock uncertainty
                                  0.000000   20.888136   clock reconvergence pessimism
                                 -0.673611   20.214525   library setup time
                                             20.214525   data required time
---------------------------------------------------------------------------------------------
                                             20.214525   data required time
                                             -5.513598   data arrival time
---------------------------------------------------------------------------------------------
                                             14.700927   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004308    0.209238    0.069296    4.069296 ^ ena (in)
                                                         ena (net)
                      0.209238    0.000000    4.069296 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018780    0.594729    0.598872    4.668167 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.594729    0.000432    4.668599 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036270    0.590244    0.474575    5.143174 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.590244    0.000759    5.143933 v _172_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003310    0.438194    0.389717    5.533650 ^ _172_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.438194    0.000032    5.533682 ^ _227_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.533682   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000933   20.559620 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428294   20.987915 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183581    0.001167   20.989080 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.889082   clock uncertainty
                                  0.000000   20.889082   clock reconvergence pessimism
                                 -0.644481   20.244600   library setup time
                                             20.244600   data required time
---------------------------------------------------------------------------------------------
                                             20.244600   data required time
                                             -5.533682   data arrival time
---------------------------------------------------------------------------------------------
                                             14.710919   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004308    0.209238    0.069296    4.069296 ^ ena (in)
                                                         ena (net)
                      0.209238    0.000000    4.069296 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018780    0.594729    0.598872    4.668167 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.594729    0.000432    4.668599 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036270    0.590244    0.474575    5.143174 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.590244    0.000665    5.143839 v _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003362    0.445053    0.384582    5.528421 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.445053    0.000032    5.528452 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.528452   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000933   20.559620 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428294   20.987915 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183580    0.001037   20.988951 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888952   clock uncertainty
                                  0.000000   20.888952   clock reconvergence pessimism
                                 -0.645896   20.243055   library setup time
                                             20.243055   data required time
---------------------------------------------------------------------------------------------
                                             20.243055   data required time
                                             -5.528452   data arrival time
---------------------------------------------------------------------------------------------
                                             14.714603   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855763    0.001811    5.220110 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.069971    1.014555    0.899627    6.119737 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      1.014577    0.002611    6.122348 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.122348   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000917   20.559605 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031544    0.176815    0.423096   20.982700 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176815    0.000350   20.983051 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.883051   clock uncertainty
                                  0.000000   20.883051   clock reconvergence pessimism
                                  0.361309   21.244360   library recovery time
                                             21.244360   data required time
---------------------------------------------------------------------------------------------
                                             21.244360   data required time
                                             -6.122348   data arrival time
---------------------------------------------------------------------------------------------
                                             15.122012   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _253_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855763    0.001811    5.220110 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.069971    1.014555    0.899627    6.119737 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      1.014577    0.002606    6.122343 ^ _253_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.122343   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000933   20.559620 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428294   20.987915 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183579    0.000222   20.988136 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888136   clock uncertainty
                                  0.000000   20.888136   clock reconvergence pessimism
                                  0.362617   21.250753   library recovery time
                                             21.250753   data required time
---------------------------------------------------------------------------------------------
                                             21.250753   data required time
                                             -6.122343   data arrival time
---------------------------------------------------------------------------------------------
                                             15.128409   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855763    0.001811    5.220110 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.069971    1.014555    0.899627    6.119737 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      1.014573    0.002399    6.122136 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.122136   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000933   20.559620 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428294   20.987915 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183579    0.000504   20.988419 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888418   clock uncertainty
                                  0.000000   20.888418   clock reconvergence pessimism
                                  0.362618   21.251038   library recovery time
                                             21.251038   data required time
---------------------------------------------------------------------------------------------
                                             21.251038   data required time
                                             -6.122136   data arrival time
---------------------------------------------------------------------------------------------
                                             15.128901   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855763    0.001811    5.220110 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.069971    1.014555    0.899627    6.119737 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      1.014574    0.002446    6.122183 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.122183   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000933   20.559620 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428294   20.987915 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183580    0.000794   20.988708 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888708   clock uncertainty
                                  0.000000   20.888708   clock reconvergence pessimism
                                  0.362618   21.251328   library recovery time
                                             21.251328   data required time
---------------------------------------------------------------------------------------------
                                             21.251328   data required time
                                             -6.122183   data arrival time
---------------------------------------------------------------------------------------------
                                             15.129143   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _228_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855769    0.002193    5.220492 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085989    0.660888    0.887053    6.107545 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.660893    0.002781    6.110326 ^ _228_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.110326   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000917   20.559605 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031544    0.176815    0.423096   20.982700 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176815    0.000481   20.983183 ^ _228_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.883183   clock uncertainty
                                  0.000000   20.883183   clock reconvergence pessimism
                                  0.398642   21.281824   library recovery time
                                             21.281824   data required time
---------------------------------------------------------------------------------------------
                                             21.281824   data required time
                                             -6.110326   data arrival time
---------------------------------------------------------------------------------------------
                                             15.171498   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _232_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855769    0.002193    5.220492 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085989    0.660888    0.887053    6.107545 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.660893    0.002800    6.110344 ^ _232_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.110344   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000917   20.559605 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031544    0.176815    0.423096   20.982700 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176815    0.000492   20.983192 ^ _232_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.883192   clock uncertainty
                                  0.000000   20.883192   clock reconvergence pessimism
                                  0.398642   21.281836   library recovery time
                                             21.281836   data required time
---------------------------------------------------------------------------------------------
                                             21.281836   data required time
                                             -6.110344   data arrival time
---------------------------------------------------------------------------------------------
                                             15.171492   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _230_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855769    0.002193    5.220492 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085989    0.660888    0.887053    6.107545 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.660891    0.002453    6.109998 ^ _230_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.109998   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000917   20.559605 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031544    0.176815    0.423096   20.982700 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176815    0.000449   20.983150 ^ _230_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.883150   clock uncertainty
                                  0.000000   20.883150   clock reconvergence pessimism
                                  0.398642   21.281794   library recovery time
                                             21.281794   data required time
---------------------------------------------------------------------------------------------
                                             21.281794   data required time
                                             -6.109998   data arrival time
---------------------------------------------------------------------------------------------
                                             15.171795   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _233_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855769    0.002193    5.220492 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085989    0.660888    0.887053    6.107545 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.660891    0.002401    6.109946 ^ _233_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.109946   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000917   20.559605 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031544    0.176815    0.423096   20.982700 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176815    0.000458   20.983158 ^ _233_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.883160   clock uncertainty
                                  0.000000   20.883160   clock reconvergence pessimism
                                  0.398642   21.281801   library recovery time
                                             21.281801   data required time
---------------------------------------------------------------------------------------------
                                             21.281801   data required time
                                             -6.109946   data arrival time
---------------------------------------------------------------------------------------------
                                             15.171855   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _229_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855769    0.002193    5.220492 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085989    0.660888    0.887053    6.107545 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.660891    0.002349    6.109894 ^ _229_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.109894   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000917   20.559605 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031544    0.176815    0.423096   20.982700 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176815    0.000467   20.983168 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.883167   clock uncertainty
                                  0.000000   20.883167   clock reconvergence pessimism
                                  0.398642   21.281811   library recovery time
                                             21.281811   data required time
---------------------------------------------------------------------------------------------
                                             21.281811   data required time
                                             -6.109894   data arrival time
---------------------------------------------------------------------------------------------
                                             15.171918   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855769    0.002193    5.220492 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085989    0.660888    0.887053    6.107545 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.660889    0.001600    6.109145 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.109145   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000933   20.559620 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428294   20.987915 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183581    0.001167   20.989080 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.889082   clock uncertainty
                                  0.000000   20.889082   clock reconvergence pessimism
                                  0.399867   21.288948   library recovery time
                                             21.288948   data required time
---------------------------------------------------------------------------------------------
                                             21.288948   data required time
                                             -6.109145   data arrival time
---------------------------------------------------------------------------------------------
                                             15.179803   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855769    0.002193    5.220492 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085989    0.660888    0.887053    6.107545 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.660889    0.001459    6.109004 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.109004   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000933   20.559620 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428294   20.987915 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183581    0.001156   20.989071 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.889071   clock uncertainty
                                  0.000000   20.889071   clock reconvergence pessimism
                                  0.399867   21.288937   library recovery time
                                             21.288937   data required time
---------------------------------------------------------------------------------------------
                                             21.288937   data required time
                                             -6.109004   data arrival time
---------------------------------------------------------------------------------------------
                                             15.179935   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855769    0.002193    5.220492 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085989    0.660888    0.887053    6.107545 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.660888    0.001022    6.108567 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.108567   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000933   20.559620 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428294   20.987915 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183581    0.001171   20.989084 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.889086   clock uncertainty
                                  0.000000   20.889086   clock reconvergence pessimism
                                  0.399867   21.288952   library recovery time
                                             21.288952   data required time
---------------------------------------------------------------------------------------------
                                             21.288952   data required time
                                             -6.108567   data arrival time
---------------------------------------------------------------------------------------------
                                             15.180384   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855769    0.002193    5.220492 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085989    0.660888    0.887053    6.107545 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.660888    0.000445    6.107990 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.107990   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000933   20.559620 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428294   20.987915 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183580    0.001037   20.988951 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888952   clock uncertainty
                                  0.000000   20.888952   clock reconvergence pessimism
                                  0.399867   21.288818   library recovery time
                                             21.288818   data required time
---------------------------------------------------------------------------------------------
                                             21.288818   data required time
                                             -6.107990   data arrival time
---------------------------------------------------------------------------------------------
                                             15.180828   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ss_125C_4v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855763    0.001811    5.220110 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.069971    1.014555    0.899627    6.119737 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      1.014577    0.002611    6.122348 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.122348   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000917   20.559605 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031544    0.176815    0.423096   20.982700 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176815    0.000350   20.983051 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.883051   clock uncertainty
                                  0.000000   20.883051   clock reconvergence pessimism
                                  0.361309   21.244360   library recovery time
                                             21.244360   data required time
---------------------------------------------------------------------------------------------
                                             21.244360   data required time
                                             -6.122348   data arrival time
---------------------------------------------------------------------------------------------
                                             15.122012   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004308    0.209238    0.069296    4.069296 ^ ena (in)
                                                         ena (net)
                      0.209238    0.000000    4.069296 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018780    0.594729    0.598872    4.668167 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.594729    0.000432    4.668599 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036270    0.590244    0.474575    5.143174 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.590244    0.000256    5.143430 v _168_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004112    0.744876    0.531752    5.675181 ^ _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.744876    0.000043    5.675224 ^ _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.675224   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000933   20.559620 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428294   20.987915 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183579    0.000504   20.988419 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888418   clock uncertainty
                                  0.000000   20.888418   clock reconvergence pessimism
                                 -0.695352   20.193066   library setup time
                                             20.193066   data required time
---------------------------------------------------------------------------------------------
                                             20.193066   data required time
                                             -5.675224   data arrival time
---------------------------------------------------------------------------------------------
                                             14.517841   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ss_125C_4v50 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ss_125C_4v50 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:min_ss_125C_4v50 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:min_ss_125C_4v50 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:min_ss_125C_4v50 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 19 unclocked register/latch pins.
  _234_/CLK
  _235_/CLK
  _236_/CLK
  _237_/CLK
  _238_/CLK
  _239_/CLK
  _240_/CLK
  _241_/CLK
  _242_/CLK
  _243_/CLK
  _244_/CLK
  _245_/CLK
  _246_/CLK
  _247_/CLK
  _248_/CLK
  _249_/CLK
  _250_/CLK
  _251_/CLK
  _252_/CLK
Warning: There are 26 unconstrained endpoints.
  signal_bit_out
  _228_/D
  _229_/D
  _230_/D
  _231_/D
  _232_/D
  _233_/D
  _234_/D
  _235_/D
  _236_/D
  _237_/D
  _238_/D
  _239_/D
  _240_/D
  _241_/D
  _242_/D
  _243_/D
  _244_/D
  _245_/D
  _246_/D
  _247_/D
  _248_/D
  _249_/D
  _250_/D
  _251_/D
  _252_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= min_ss_125C_4v50 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           4.086014e-04 7.976060e-05 3.897699e-08 4.884010e-04  44.3%
Combinational        4.152098e-05 4.143701e-05 8.166607e-08 8.303966e-05   7.5%
Clock                4.113343e-04 1.184235e-04 2.745777e-07 5.300324e-04  48.1%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                8.614567e-04 2.396212e-04 3.952206e-07 1.101473e-03 100.0%
                            78.2%        21.8%         0.0%
%OL_METRIC_F power__internal__total 0.0008614566759206355
%OL_METRIC_F power__switching__total 0.00023962116392794997
%OL_METRIC_F power__leakage__total 3.9522055317320337e-7
%OL_METRIC_F power__total 0.0011014731135219336

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:min_ss_125C_4v50 -0.10603428157854623
======================= min_ss_125C_4v50 Corner ===================================

Clock clk
0.983051 source latency _231_/CLK ^
-0.989085 target latency _223_/CLK ^
-0.100000 clock uncertainty
0.000000 CRPR
--------------
-0.106034 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:min_ss_125C_4v50 0.10094890487042642
======================= min_ss_125C_4v50 Corner ===================================

Clock clk
0.989085 source latency _223_/CLK ^
-0.988136 target latency _253_/CLK ^
0.100000 clock uncertainty
0.000000 CRPR
--------------
0.100949 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:min_ss_125C_4v50 1.7428243785887267
min_ss_125C_4v50: 1.7428243785887267
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:min_ss_125C_4v50 14.517841562066076
min_ss_125C_4v50: 14.517841562066076
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:min_ss_125C_4v50 0.0
min_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:min_ss_125C_4v50 0.0
min_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:min_ss_125C_4v50 0
min_ss_125C_4v50: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:min_ss_125C_4v50 0.0
min_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:min_ss_125C_4v50 0
%OL_METRIC_F timing__hold_r2r__ws__corner:min_ss_125C_4v50 1.742824
%OL_METRIC_I timing__hold_r2r_vio__count__corner:min_ss_125C_4v50 0
%OL_METRIC_I timing__setup_vio__count__corner:min_ss_125C_4v50 0
%OL_METRIC_F timing__setup_r2r__ws__corner:min_ss_125C_4v50 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:min_ss_125C_4v50 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.983051         network latency _231_/CLK
        4.585163 network latency _235_/CLK
---------------
0.983051 4.585163 latency
        3.602113 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
2.504410         network latency _242_/CLK
        3.968622 network latency _235_/CLK
---------------
2.504410 3.968622 latency
        1.464212 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.909845         network latency _231_/CLK
        0.916288 network latency _223_/CLK
---------------
0.909845 0.916288 latency
        0.006444 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 5.31 fmax = 188.27
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the min_ss_125C_4v50 corner to /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/54-openroad-stapostpnr/min_ss_125C_4v50/tiny_tonegen__min_ss_125C_4v50.lib…
