use pgc_defs,pgc4k_defs;

/*******************************************************************************

       6 IO banks are defined, 2 on each edge. The banks are named 
                               BANK1


             BANK0                               BANK2


                    BANK5       BANK4     BANK3

********************************************************************************/       
structure arch_nl define_io_bank of devPGC4K
{
 
  &wire ntRef_ntVCCIO0 = <wire ntVCCIO0>;  
  &wire ntRef_ntVCCIO1 = <wire ntVCCIO1>;
  &wire ntRef_ntVCCIO2 = <wire ntVCCIO2>;
  &wire ntRef_ntVCCIO3 = <wire ntVCCIO3>;  
  &wire ntRef_ntVCCIO4 = <wire ntVCCIO4>;
  &wire ntRef_ntVCCIO5 = <wire ntVCCIO5>;

  &wire ntRef_ntVSSIO0 = <wire ntVSSIO0>;  
  &wire ntRef_ntVSSIO1 = <wire ntVSSIO1>;
  &wire ntRef_ntVSSIO2 = <wire ntVSSIO2>;
  &wire ntRef_ntVSSIO3 = <wire ntVSSIO3>;  
  &wire ntRef_ntVSSIO4 = <wire ntVSSIO4>;
  &wire ntRef_ntVSSIO5 = <wire ntVSSIO5>;


  int ty,sx,sy;



  //==================================//
  //            BANK0                //
  //==================================//
  device group BANK0 /*pragma PAP_ARC_GROUP_TYPE="IO_BANK"*/;// pragma PAP_ARC_COLOR="191:0:0"
 
  sx = IOB0_TILE_X * NUM_GRID_X;
  sy = IOB0_TILE_Y * NUM_GRID_Y; 

  connect
    (
      <pin VCCIO of <device IOB0_4K_TILE @ [sx,sy]>> => ntRef_ntVCCIO0,
      <pin VSSIO of <device IOB0_4K_TILE @ [sx,sy]>> => ntRef_ntVSSIO0
    );
  BANK0 += { <device IOB0_4K_TILE @ [sx,sy]> };


  //==================================//
  //            BANK1                //
  //==================================//
  device group BANK1 /*pragma PAP_ARC_GROUP_TYPE="IO_BANK"*/;// pragma PAP_ARC_COLOR="191:191:0"
 
  sx = IOB1_TILE_X * NUM_GRID_X;
  sy = IOB1_TILE_Y * NUM_GRID_Y; 


  connect
    (
      <pin VCCIO of <device IOB1_4K_TILE @ [sx,sy]>> => ntRef_ntVCCIO1,
      <pin VSSIO of <device IOB1_4K_TILE @ [sx,sy]>> => ntRef_ntVSSIO1
    );
  BANK1 +={ <device IOB1_4K_TILE @ [sx,sy]>};

  //==================================//
  //            BANK2                //
  //==================================//
  device group BANK2 /*pragma PAP_ARC_GROUP_TYPE="IO_BANK"*/;// pragma PAP_ARC_COLOR="191:0:191"
 
  sx = IOB2_TILE_X * NUM_GRID_X;
  sy = IOB2_TILE_Y * NUM_GRID_Y; 

  connect
    (
      <pin VCCIO of <device IOB2_4K_TILE @ [sx,sy]>> => ntRef_ntVCCIO2,
      <pin VSSIO of <device IOB2_4K_TILE @ [sx,sy]>> => ntRef_ntVSSIO2
    );
  BANK2 +={ <device IOB2_4K_TILE @ [sx,sy]> };
  

 
  //==================================//
  //            BANK3                //
  //==================================//
  device group BANK3 /*pragma PAP_ARC_GROUP_TYPE="IO_BANK"*/; // pragma PAP_ARC_COLOR="0:0:191"
 
  sx = IOB3_TILE_X * NUM_GRID_X;
  sy = IOB3_TILE_Y * NUM_GRID_Y; 

  connect
    (
      <pin VCCIO of <device IOB3_4K_TILE @ [sx,sy]>> => ntRef_ntVCCIO3,
      <pin VSSIO of <device IOB3_4K_TILE @ [sx,sy]>> => ntRef_ntVSSIO3
    );
  BANK3 +={ <device IOB3_4K_TILE @ [sx,sy]> };


  //==================================//
  //            BANK4                //
  //==================================//
  device group BANK4 /*pragma PAP_ARC_GROUP_TYPE="IO_BANK"*/; // pragma PAP_ARC_COLOR="0:191:191"
 
  sx = IOB4_TILE_X * NUM_GRID_X;
  sy = IOB4_TILE_Y * NUM_GRID_Y; 

  connect
    (
      <pin VCCIO of <device IOB4_4K_TILE @ [sx,sy]>> => ntRef_ntVCCIO4,
      <pin VSSIO of <device IOB4_4K_TILE @ [sx,sy]>> => ntRef_ntVSSIO4
    );
  BANK4 +={ <device IOB4_4K_TILE @ [sx,sy]> };
 
 
  //==================================//
  //            BANK5                //
  //==================================//
  device group BANK5 /*pragma PAP_ARC_GROUP_TYPE="IO_BANK"*/;// pragma PAP_ARC_COLOR="0:191:0"
 
  sx = IOB5_TILE_X * NUM_GRID_X;
  sy = IOB5_TILE_Y * NUM_GRID_Y; 

  connect
    (
      <pin VCCIO of <device IOB5_4K_TILE @ [sx,sy]>> => ntRef_ntVCCIO5,
      <pin VSSIO of <device IOB5_4K_TILE @ [sx,sy]>> => ntRef_ntVSSIO5
    );
  BANK5 +={ <device IOB5_4K_TILE @ [sx,sy]> };
 
 
}//end of structure arch_nl define_io_bank of PGC4K
