#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000242123e75d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000024212302ac0 .scope module, "hazard_detection_unit" "hazard_detection_unit" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "id_rs1";
    .port_info 1 /INPUT 5 "id_rs2";
    .port_info 2 /INPUT 1 "id_branch";
    .port_info 3 /INPUT 1 "id_mem_rd";
    .port_info 4 /INPUT 1 "id_mem_wr";
    .port_info 5 /INPUT 5 "ex_rd";
    .port_info 6 /INPUT 1 "ex_mem_rd";
    .port_info 7 /INPUT 1 "ex_reg_wr";
    .port_info 8 /INPUT 5 "mem_rd";
    .port_info 9 /INPUT 1 "mem_mem_rd";
    .port_info 10 /INPUT 1 "mem_reg_wr";
    .port_info 11 /OUTPUT 1 "stall";
    .port_info 12 /OUTPUT 1 "flush_id_ex";
L_0000024212361300 .functor OR 1, L_0000024212450f40, L_0000024212450180, C4<0>, C4<0>;
o00000242123e8a58 .functor BUFZ 1, C4<z>; HiZ drive
L_0000024212361290 .functor AND 1, o00000242123e8a58, L_0000024212361300, C4<1>, C4<1>;
L_0000024212361370 .functor AND 1, L_0000024212361290, L_00000242124509a0, C4<1>, C4<1>;
o00000242123e8b78 .functor BUFZ 1, C4<z>; HiZ drive
o00000242123e8ab8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000024212361220 .functor AND 1, o00000242123e8b78, o00000242123e8ab8, C4<1>, C4<1>;
L_00000242123613e0 .functor AND 1, L_0000024212361220, L_0000024212450360, C4<1>, C4<1>;
L_0000024212360420 .functor AND 1, L_00000242123613e0, L_00000242124500e0, C4<1>, C4<1>;
L_0000024212360570 .functor AND 1, L_0000024212360420, L_0000024212451b20, C4<1>, C4<1>;
L_0000024212360810 .functor OR 1, L_0000024212361370, L_0000024212360570, C4<0>, C4<0>;
v00000242123a6560_0 .net *"_ivl_0", 0 0, L_0000024212450f40;  1 drivers
v00000242123a7a00_0 .net *"_ivl_10", 0 0, L_00000242124509a0;  1 drivers
v00000242123a6a60_0 .net *"_ivl_15", 0 0, L_0000024212361220;  1 drivers
v00000242123a7f00_0 .net *"_ivl_16", 0 0, L_0000024212450360;  1 drivers
v00000242123a8220_0 .net *"_ivl_19", 0 0, L_00000242123613e0;  1 drivers
v00000242123a64c0_0 .net *"_ivl_2", 0 0, L_0000024212450180;  1 drivers
L_0000024212453960 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000242123a6740_0 .net/2u *"_ivl_20", 4 0, L_0000024212453960;  1 drivers
v00000242123a6c40_0 .net *"_ivl_22", 0 0, L_00000242124500e0;  1 drivers
v00000242123a67e0_0 .net *"_ivl_25", 0 0, L_0000024212360420;  1 drivers
v00000242123a7640_0 .net *"_ivl_27", 0 0, L_0000024212451b20;  1 drivers
v00000242123a6f60_0 .net *"_ivl_5", 0 0, L_0000024212361300;  1 drivers
v00000242123a6ce0_0 .net *"_ivl_7", 0 0, L_0000024212361290;  1 drivers
L_0000024212453918 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000242123a71e0_0 .net/2u *"_ivl_8", 4 0, L_0000024212453918;  1 drivers
v00000242123a6d80_0 .net "ex_mem_rd", 0 0, o00000242123e8a58;  0 drivers
o00000242123e8a88 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000242123a7280_0 .net "ex_rd", 4 0, o00000242123e8a88;  0 drivers
v00000242123a7aa0_0 .net "ex_reg_wr", 0 0, o00000242123e8ab8;  0 drivers
L_00000242124539a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000242123a6e20_0 .net "flush_id_ex", 0 0, L_00000242124539a8;  1 drivers
o00000242123e8b18 .functor BUFZ 1, C4<z>; HiZ drive
v00000242123a6ec0_0 .net "id_branch", 0 0, o00000242123e8b18;  0 drivers
o00000242123e8b48 .functor BUFZ 1, C4<z>; HiZ drive
v000002421238b840_0 .net "id_mem_rd", 0 0, o00000242123e8b48;  0 drivers
v000002421238c420_0 .net "id_mem_wr", 0 0, o00000242123e8b78;  0 drivers
o00000242123e8ba8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002421238c740_0 .net "id_rs1", 4 0, o00000242123e8ba8;  0 drivers
o00000242123e8bd8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000024212384820_0 .net "id_rs2", 4 0, o00000242123e8bd8;  0 drivers
v0000024212384140_0 .net "load_use_hazard", 0 0, L_0000024212361370;  1 drivers
o00000242123e8c38 .functor BUFZ 1, C4<z>; HiZ drive
v000002421243db80_0 .net "mem_mem_rd", 0 0, o00000242123e8c38;  0 drivers
o00000242123e8c68 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002421243e120_0 .net "mem_rd", 4 0, o00000242123e8c68;  0 drivers
o00000242123e8c98 .functor BUFZ 1, C4<z>; HiZ drive
v000002421243e4e0_0 .net "mem_reg_wr", 0 0, o00000242123e8c98;  0 drivers
v000002421243ca00_0 .net "stall", 0 0, L_0000024212360810;  1 drivers
v000002421243cdc0_0 .net "store_data_hazard", 0 0, L_0000024212360570;  1 drivers
L_0000024212450f40 .cmp/eq 5, o00000242123e8a88, o00000242123e8ba8;
L_0000024212450180 .cmp/eq 5, o00000242123e8a88, o00000242123e8bd8;
L_00000242124509a0 .cmp/ne 5, o00000242123e8a88, L_0000024212453918;
L_0000024212450360 .cmp/eq 5, o00000242123e8a88, o00000242123e8bd8;
L_00000242124500e0 .cmp/ne 5, o00000242123e8a88, L_0000024212453960;
L_0000024212451b20 .reduce/nor o00000242123e8a58;
S_00000242123e7f30 .scope module, "pipeline_cpu_tb" "pipeline_cpu_tb" 4 3;
 .timescale -9 -12;
P_00000242123c1fa0 .param/l "CLK_PERIOD" 0 4 6, +C4<00000000000000000000000000001010>;
v000002421244f960_0 .var "clk", 0 0;
v00000242124504a0_0 .var/i "cycle_count", 31 0;
v00000242124507c0_0 .net "debug_out", 63 0, L_000002421235ff50;  1 drivers
v0000024212450860_0 .var "rst", 0 0;
S_00000242123e4c80 .scope module, "dut" "pipelined_cpu" 4 14, 5 3 0, S_00000242123e7f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 64 "debug_out";
L_000002421235f7e0 .functor BUFZ 1, L_00000242124b10c0, C4<0>, C4<0>, C4<0>;
L_000002421235fc40 .functor OR 1, L_00000242124523e0, L_0000024212453600, C4<0>, C4<0>;
L_000002421235fe70 .functor AND 1, L_000002421235fc40, v000002421243f9b0_0, C4<1>, C4<1>;
L_00000242122dee80 .functor AND 1, L_000002421235fe70, L_00000242124531a0, C4<1>, C4<1>;
L_00000242124aff40 .functor OR 1, L_0000024212452fc0, L_0000024212452480, C4<0>, C4<0>;
L_00000242124afa70 .functor AND 1, L_00000242124aff40, v0000024212440de0_0, C4<1>, C4<1>;
L_00000242124afa00 .functor AND 1, L_00000242124afa70, L_00000242124537e0, C4<1>, C4<1>;
L_00000242124b09c0 .functor OR 1, v000002421243e440_0, L_00000242124525c0, C4<0>, C4<0>;
L_00000242124b0b80 .functor OR 1, L_00000242124b09c0, L_0000024212453420, C4<0>, C4<0>;
L_00000242124b0bf0 .functor AND 1, L_00000242124afa00, L_00000242124b0b80, C4<1>, C4<1>;
L_00000242124b0560 .functor OR 1, L_00000242122dee80, L_00000242124b0bf0, C4<0>, C4<0>;
L_00000242124b1130 .functor BUFZ 1, L_00000242124b0560, C4<0>, C4<0>, C4<0>;
L_00000242124b12f0 .functor BUFZ 64, v000002421244ee80_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_00000242124b0e20 .functor BUFZ 64, v000002421244f740_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_00000242124b1280 .functor AND 1, v000002421243f410_0, v000002421244bb10_0, C4<1>, C4<1>;
L_00000242124afd10 .functor XOR 1, L_00000242124b1280, v0000024212441ba0_0, C4<0>, C4<0>;
L_00000242124b10c0 .functor AND 1, v000002421243f410_0, L_00000242124afd10, C4<1>, C4<1>;
v000002421244c650_0 .net *"_ivl_112", 0 0, L_00000242124afd10;  1 drivers
L_00000242124541d0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002421244cf10_0 .net/2u *"_ivl_116", 63 0, L_00000242124541d0;  1 drivers
v000002421244cbf0_0 .net *"_ivl_118", 63 0, L_0000024212452980;  1 drivers
v000002421244cfb0_0 .net *"_ivl_16", 0 0, L_00000242124523e0;  1 drivers
v000002421244be30_0 .net *"_ivl_18", 0 0, L_0000024212453600;  1 drivers
v000002421244bf70_0 .net *"_ivl_21", 0 0, L_000002421235fc40;  1 drivers
v000002421244c290_0 .net *"_ivl_23", 0 0, L_000002421235fe70;  1 drivers
L_0000024212453d50 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002421244d190_0 .net/2u *"_ivl_24", 4 0, L_0000024212453d50;  1 drivers
v000002421244c010_0 .net *"_ivl_26", 0 0, L_00000242124531a0;  1 drivers
v000002421244c330_0 .net *"_ivl_29", 0 0, L_00000242122dee80;  1 drivers
v000002421244bc50_0 .net *"_ivl_30", 0 0, L_0000024212452fc0;  1 drivers
v000002421244c8d0_0 .net *"_ivl_32", 0 0, L_0000024212452480;  1 drivers
v000002421244d690_0 .net *"_ivl_35", 0 0, L_00000242124aff40;  1 drivers
v000002421244d550_0 .net *"_ivl_37", 0 0, L_00000242124afa70;  1 drivers
L_0000024212453d98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002421244c970_0 .net/2u *"_ivl_38", 4 0, L_0000024212453d98;  1 drivers
v000002421244c3d0_0 .net *"_ivl_40", 0 0, L_00000242124537e0;  1 drivers
v000002421244d050_0 .net *"_ivl_43", 0 0, L_00000242124afa00;  1 drivers
v000002421244c790_0 .net *"_ivl_45", 6 0, L_00000242124527a0;  1 drivers
L_0000024212453de0 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v000002421244ca10_0 .net/2u *"_ivl_46", 6 0, L_0000024212453de0;  1 drivers
v000002421244d730_0 .net *"_ivl_48", 0 0, L_00000242124525c0;  1 drivers
v000002421244bcf0_0 .net *"_ivl_51", 0 0, L_00000242124b09c0;  1 drivers
v000002421244d2d0_0 .net *"_ivl_53", 6 0, L_0000024212452a20;  1 drivers
L_0000024212453e28 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v000002421244c1f0_0 .net/2u *"_ivl_54", 6 0, L_0000024212453e28;  1 drivers
v000002421244cb50_0 .net *"_ivl_56", 0 0, L_0000024212453420;  1 drivers
v000002421244c830_0 .net *"_ivl_59", 0 0, L_00000242124b0b80;  1 drivers
v000002421244b9d0_0 .net *"_ivl_61", 0 0, L_00000242124b0bf0;  1 drivers
L_0000024212453e70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002421244d230_0 .net/2u *"_ivl_66", 2 0, L_0000024212453e70;  1 drivers
L_0000024212453eb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002421244c0b0_0 .net/2u *"_ivl_70", 0 0, L_0000024212453eb8;  1 drivers
L_0000024212453f00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002421244cab0_0 .net/2u *"_ivl_74", 0 0, L_0000024212453f00;  1 drivers
L_0000024212453f48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002421244cc90_0 .net/2u *"_ivl_78", 0 0, L_0000024212453f48;  1 drivers
L_0000024212453f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002421244d0f0_0 .net/2u *"_ivl_82", 0 0, L_0000024212453f90;  1 drivers
L_0000024212453fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002421244c150_0 .net/2u *"_ivl_86", 0 0, L_0000024212453fd8;  1 drivers
L_0000024212454020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002421244c470_0 .net/2u *"_ivl_90", 0 0, L_0000024212454020;  1 drivers
v000002421244c510_0 .net "branch_prediction", 0 0, L_000002421235f850;  1 drivers
v000002421244d370_0 .net "clk", 0 0, v000002421244f960_0;  1 drivers
v000002421244d410_0 .var/2s "cycle_count", 31 0;
v000002421244d5f0_0 .net "debug_out", 63 0, L_000002421235ff50;  alias, 1 drivers
v000002421244d7d0_0 .net "ex_alu_a_input", 63 0, L_00000242124b12f0;  1 drivers
v000002421244ba70_0 .net "ex_alu_b_input", 63 0, L_0000024212452840;  1 drivers
v000002421244c5b0_0 .net "ex_alu_control", 2 0, v000002421243f0f0_0;  1 drivers
v000002421244d4b0_0 .net "ex_alu_result", 63 0, v000002421243e6c0_0;  1 drivers
v000002421244b930_0 .net "ex_alu_src", 0 0, v000002421243fd70_0;  1 drivers
v000002421244c6f0_0 .net "ex_branch", 0 0, v000002421243f410_0;  1 drivers
v000002421244bb10_0 .var "ex_branch_condition_met", 0 0;
v000002421244e520_0 .net "ex_branch_taken", 0 0, L_00000242124b1280;  1 drivers
v000002421244f4c0_0 .net "ex_branch_target", 63 0, L_0000024212452ac0;  1 drivers
v000002421244f560_0 .net "ex_corrected_pc", 63 0, L_0000024212453560;  1 drivers
v000002421244de40_0 .net "ex_forward_a", 1 0, v000002421243ef10_0;  1 drivers
v000002421244f240_0 .net "ex_forward_b", 1 0, v000002421243efb0_0;  1 drivers
v000002421244ee80_0 .var "ex_forwarded_a", 63 0;
v000002421244f740_0 .var "ex_forwarded_b", 63 0;
v000002421244f7e0_0 .net "ex_imm", 63 0, v000002421243f230_0;  1 drivers
v000002421244e3e0_0 .net "ex_instruction", 31 0, v000002421243f2d0_0;  1 drivers
v000002421244f2e0_0 .net "ex_mem_read", 0 0, v000002421243f9b0_0;  1 drivers
v000002421244db20_0 .net "ex_mem_to_reg", 0 0, v000002421243e8d0_0;  1 drivers
v000002421244f420_0 .net "ex_mem_write", 0 0, v0000024212441560_0;  1 drivers
v000002421244efc0_0 .net "ex_pc", 63 0, v0000024212440ca0_0;  1 drivers
v000002421244dee0_0 .net "ex_prediction", 0 0, v0000024212441ba0_0;  1 drivers
v000002421244dc60_0 .net "ex_prediction_incorrect", 0 0, L_00000242124b10c0;  1 drivers
v000002421244e5c0_0 .net "ex_rd", 4 0, v0000024212442780_0;  1 drivers
v000002421244df80_0 .net "ex_reg_write", 0 0, v0000024212440de0_0;  1 drivers
v000002421244d9e0_0 .net "ex_rs1", 4 0, v0000024212441240_0;  1 drivers
v000002421244f600_0 .net "ex_rs1_data", 63 0, v0000024212440c00_0;  1 drivers
v000002421244eb60_0 .net "ex_rs2", 4 0, v0000024212441c40_0;  1 drivers
v000002421244e700_0 .net "ex_rs2_data", 63 0, v0000024212440e80_0;  1 drivers
v000002421244ef20_0 .net "ex_store_data", 63 0, L_00000242124b0e20;  1 drivers
v000002421244f060_0 .net "ex_zero", 0 0, L_00000242124536a0;  1 drivers
v000002421244f380_0 .net "flush_pipeline", 0 0, L_000002421235f7e0;  1 drivers
v000002421244f100_0 .net "hazard_stall", 0 0, L_00000242124b1130;  1 drivers
v000002421244e980_0 .net "id_alu_control", 2 0, v000002421243dcc0_0;  1 drivers
v000002421244e0c0_0 .net "id_alu_src", 0 0, v000002421243e1c0_0;  1 drivers
v000002421244dda0_0 .net "id_branch", 0 0, v000002421243e300_0;  1 drivers
v000002421244e020_0 .net "id_imm", 63 0, v000002421244bd90_0;  1 drivers
v000002421244e160_0 .net "id_instruction", 31 0, v0000024212441920_0;  1 drivers
v000002421244f6a0_0 .net "id_mem_read", 0 0, v000002421243d220_0;  1 drivers
v000002421244dd00_0 .net "id_mem_to_reg", 0 0, v000002421243e080_0;  1 drivers
v000002421244e340_0 .net "id_mem_write", 0 0, v000002421243e440_0;  1 drivers
v000002421244ea20_0 .net "id_pc", 63 0, v0000024212440a20_0;  1 drivers
v000002421244da80_0 .net "id_prediction", 0 0, v00000242124423c0_0;  1 drivers
v000002421244e840_0 .net "id_rd", 4 0, L_0000024212451e40;  1 drivers
v000002421244d940_0 .net "id_reg_write", 0 0, v000002421243d4a0_0;  1 drivers
v000002421244dbc0_0 .net "id_rs1", 4 0, L_0000024212450900;  1 drivers
v000002421244e7a0_0 .net "id_rs1_data", 63 0, L_00000242124518a0;  1 drivers
v000002421244e200_0 .net "id_rs2", 4 0, L_0000024212450540;  1 drivers
v000002421244e2a0_0 .net "id_rs2_data", 63 0, L_00000242124511c0;  1 drivers
v000002421244e480_0 .net "if_instruction", 31 0, L_0000024212450b80;  1 drivers
v000002421244ede0_0 .net "if_pc", 63 0, v00000242124489b0_0;  1 drivers
v000002421244f1a0_0 .net "mem_alu_result", 63 0, v000002421243f7d0_0;  1 drivers
v000002421244e8e0_0 .net "mem_mem_read", 0 0, v000002421243ea10_0;  1 drivers
v000002421244e660_0 .net "mem_mem_to_reg", 0 0, v000002421243eab0_0;  1 drivers
v000002421244eac0_0 .net "mem_mem_write", 0 0, v00000242124401d0_0;  1 drivers
v000002421244ec00_0 .net "mem_rd", 4 0, v000002421243fe10_0;  1 drivers
v000002421244eca0_0 .net "mem_read_data", 63 0, L_0000024212452160;  1 drivers
v000002421244ed40_0 .net "mem_reg_write", 0 0, v0000024212440590_0;  1 drivers
v0000024212452020_0 .net "mem_write_data", 63 0, v000002421243f910_0;  1 drivers
v00000242124502c0_0 .net "mem_zero", 0 0, v0000024212440630_0;  1 drivers
v0000024212451ee0_0 .net "raw_hazard_detected", 0 0, L_00000242124b0560;  1 drivers
v0000024212451f80_0 .net "rst", 0 0, v0000024212450860_0;  1 drivers
v0000024212450040_0 .net "wb_alu_result", 63 0, v0000024212441060_0;  1 drivers
v00000242124505e0_0 .net "wb_mem_to_reg", 0 0, v00000242124408e0_0;  1 drivers
v000002421244fc80_0 .net "wb_rd", 4 0, v0000024212441a60_0;  1 drivers
v0000024212450e00_0 .net "wb_read_data", 63 0, v00000242124416a0_0;  1 drivers
v0000024212450ea0_0 .net "wb_reg_write", 0 0, v0000024212441740_0;  1 drivers
v0000024212451da0_0 .net "wb_write_data", 63 0, L_0000024212452de0;  1 drivers
E_00000242123c2560 .event anyedge, v000002421243e760_0, v000002421243f2d0_0, v000002421243cfa0_0;
E_00000242123c2360 .event anyedge, v000002421243efb0_0, v0000024212440e80_0, v0000024212449770_0, v000002421243f7d0_0;
E_00000242123c27e0 .event anyedge, v000002421243ef10_0, v0000024212440c00_0, v0000024212449770_0, v000002421243f7d0_0;
L_000002421244ffa0 .part v00000242124489b0_0, 0, 32;
L_0000024212450900 .part v0000024212441920_0, 15, 5;
L_0000024212450540 .part v0000024212441920_0, 20, 5;
L_0000024212451e40 .part v0000024212441920_0, 7, 5;
L_0000024212452520 .part v0000024212441920_0, 0, 7;
L_0000024212452d40 .part v0000024212441920_0, 12, 3;
L_0000024212452340 .part v0000024212441920_0, 25, 7;
L_00000242124523e0 .cmp/eq 5, L_0000024212450900, v0000024212442780_0;
L_0000024212453600 .cmp/eq 5, L_0000024212450540, v0000024212442780_0;
L_00000242124531a0 .cmp/ne 5, v0000024212442780_0, L_0000024212453d50;
L_0000024212452fc0 .cmp/eq 5, L_0000024212450900, v0000024212442780_0;
L_0000024212452480 .cmp/eq 5, L_0000024212450540, v0000024212442780_0;
L_00000242124537e0 .cmp/ne 5, v0000024212442780_0, L_0000024212453d98;
L_00000242124527a0 .part v0000024212441920_0, 0, 7;
L_00000242124525c0 .cmp/eq 7, L_00000242124527a0, L_0000024212453de0;
L_0000024212452a20 .part v0000024212441920_0, 0, 7;
L_0000024212453420 .cmp/eq 7, L_0000024212452a20, L_0000024212453e28;
L_0000024212453240 .functor MUXZ 3, v000002421243dcc0_0, L_0000024212453e70, L_00000242124b1130, C4<>;
L_0000024212453740 .functor MUXZ 1, v000002421243d4a0_0, L_0000024212453eb8, L_00000242124b1130, C4<>;
L_00000242124528e0 .functor MUXZ 1, v000002421243e440_0, L_0000024212453f00, L_00000242124b1130, C4<>;
L_0000024212452660 .functor MUXZ 1, v000002421243d220_0, L_0000024212453f48, L_00000242124b1130, C4<>;
L_00000242124532e0 .functor MUXZ 1, v000002421243e080_0, L_0000024212453f90, L_00000242124b1130, C4<>;
L_0000024212452700 .functor MUXZ 1, v000002421243e300_0, L_0000024212453fd8, L_00000242124b1130, C4<>;
L_00000242124534c0 .functor MUXZ 1, v000002421243e1c0_0, L_0000024212454020, L_00000242124b1130, C4<>;
L_0000024212452840 .functor MUXZ 64, v000002421244f740_0, v000002421243f230_0, v000002421243fd70_0, C4<>;
L_0000024212452ac0 .arith/sum 64, v0000024212440ca0_0, v000002421243f230_0;
L_0000024212452980 .arith/sum 64, v0000024212440ca0_0, L_00000242124541d0;
L_0000024212453560 .functor MUXZ 64, L_0000024212452980, L_0000024212452ac0, L_00000242124b1280, C4<>;
L_0000024212453060 .part v000002421243f7d0_0, 0, 32;
L_0000024212452de0 .functor MUXZ 64, v0000024212441060_0, v00000242124416a0_0, v00000242124408e0_0, C4<>;
S_00000242123e4e10 .scope module, "alu_inst" "alu" 5 235, 6 3 0, S_00000242123e4c80;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /INPUT 3 "alu_control";
    .port_info 3 /INPUT 2 "forward_a";
    .port_info 4 /INPUT 2 "forward_b";
    .port_info 5 /INPUT 64 "mem_result";
    .port_info 6 /INPUT 64 "wb_result";
    .port_info 7 /OUTPUT 64 "result";
    .port_info 8 /OUTPUT 1 "zero";
L_0000024212454068 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002421243cbe0_0 .net/2u *"_ivl_0", 63 0, L_0000024212454068;  1 drivers
v000002421243e580_0 .net "a", 63 0, L_00000242124b12f0;  alias, 1 drivers
v000002421243dae0_0 .net "alu_control", 2 0, v000002421243f0f0_0;  alias, 1 drivers
v000002421243c960_0 .net "b", 63 0, L_0000024212452840;  alias, 1 drivers
L_00000242124540b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002421243cb40_0 .net "forward_a", 1 0, L_00000242124540b0;  1 drivers
L_00000242124540f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002421243d400_0 .net "forward_b", 1 0, L_00000242124540f8;  1 drivers
L_0000024212454140 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002421243e620_0 .net "mem_result", 63 0, L_0000024212454140;  1 drivers
v000002421243e6c0_0 .var "result", 63 0;
L_0000024212454188 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002421243d540_0 .net "wb_result", 63 0, L_0000024212454188;  1 drivers
v000002421243cfa0_0 .net "zero", 0 0, L_00000242124536a0;  alias, 1 drivers
E_00000242123c1d20 .event anyedge, v000002421243dae0_0, v000002421243e580_0, v000002421243c960_0;
L_00000242124536a0 .cmp/eq 64, v000002421243e6c0_0, L_0000024212454068;
S_0000024212342cc0 .scope module, "bp_inst" "branch_predictor" 5 74, 7 1 0, S_00000242123e4c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 64 "pc";
    .port_info 3 /INPUT 1 "branch_taken";
    .port_info 4 /INPUT 1 "branch_resolved";
    .port_info 5 /INPUT 64 "branch_pc";
    .port_info 6 /OUTPUT 1 "prediction";
L_0000024212453b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002421235f850 .functor XNOR 1, L_00000242124514e0, L_0000024212453b10, C4<0>, C4<0>;
v000002421243dd60_0 .net *"_ivl_11", 0 0, L_00000242124514e0;  1 drivers
v000002421243cc80_0 .net/2u *"_ivl_12", 0 0, L_0000024212453b10;  1 drivers
v000002421243e260_0 .net *"_ivl_4", 1 0, L_00000242124520c0;  1 drivers
v000002421243d0e0_0 .net *"_ivl_6", 5 0, L_0000024212451760;  1 drivers
L_0000024212453ac8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002421243cf00_0 .net *"_ivl_9", 1 0, L_0000024212453ac8;  1 drivers
v000002421243dea0 .array "branch_history", 0 15, 1 0;
v000002421243de00_0 .net "branch_pc", 63 0, v0000024212440ca0_0;  alias, 1 drivers
v000002421243e760_0 .net "branch_resolved", 0 0, v000002421243f410_0;  alias, 1 drivers
v000002421243ce60_0 .net "branch_taken", 0 0, L_00000242124b1280;  alias, 1 drivers
v000002421243d040_0 .net "clk", 0 0, v000002421244f960_0;  alias, 1 drivers
v000002421243d2c0_0 .net "index", 3 0, L_0000024212451d00;  1 drivers
v000002421243caa0_0 .net "pc", 63 0, v00000242124489b0_0;  alias, 1 drivers
v000002421243c8c0_0 .net "prediction", 0 0, L_000002421235f850;  alias, 1 drivers
v000002421243cd20_0 .net "resolved_index", 3 0, L_000002421244fe60;  1 drivers
v000002421243d180_0 .net "rst", 0 0, v0000024212450860_0;  alias, 1 drivers
E_00000242123c25a0 .event posedge, v000002421243d180_0, v000002421243d040_0;
L_0000024212451d00 .part v00000242124489b0_0, 2, 4;
L_000002421244fe60 .part v0000024212440ca0_0, 2, 4;
L_00000242124520c0 .array/port v000002421243dea0, L_0000024212451760;
L_0000024212451760 .concat [ 4 2 0 0], L_0000024212451d00, L_0000024212453ac8;
L_00000242124514e0 .part L_00000242124520c0, 1, 1;
S_0000024212342e50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 7 28, 7 28 0, S_0000024212342cc0;
 .timescale 0 0;
v000002421243df40_0 .var/2s "i", 31 0;
S_0000024212339820 .scope module, "cu_inst" "control_unit" 5 123, 8 3 0, S_00000242123e4c80;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 3 "alu_control";
    .port_info 4 /OUTPUT 1 "reg_write";
    .port_info 5 /OUTPUT 1 "mem_read";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "mem_to_reg";
    .port_info 8 /OUTPUT 1 "alu_src";
    .port_info 9 /OUTPUT 1 "branch";
v000002421243dcc0_0 .var "alu_control", 2 0;
v000002421243e1c0_0 .var "alu_src", 0 0;
v000002421243e300_0 .var "branch", 0 0;
v000002421243e3a0_0 .net "funct3", 2 0, L_0000024212452d40;  1 drivers
v000002421243dfe0_0 .net "funct7", 6 0, L_0000024212452340;  1 drivers
v000002421243d220_0 .var "mem_read", 0 0;
v000002421243e080_0 .var "mem_to_reg", 0 0;
v000002421243e440_0 .var "mem_write", 0 0;
v000002421243d360_0 .net "opcode", 6 0, L_0000024212452520;  1 drivers
v000002421243d4a0_0 .var "reg_write", 0 0;
E_00000242123c21a0 .event anyedge, v000002421243d360_0, v000002421243e3a0_0, v000002421243dfe0_0;
S_00000242123399b0 .scope module, "data_mem_inst" "data_mem" 5 350, 9 1 0, S_00000242123e4c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 64 "wr_data";
    .port_info 4 /INPUT 1 "wr_enable";
    .port_info 5 /INPUT 1 "rd_enable";
    .port_info 6 /OUTPUT 64 "rd_data";
P_000002421239c100 .param/l "mem_size" 0 9 2, +C4<00000000000000000000000100000000>;
P_000002421239c138 .param/str "rom_file" 0 9 4, "programs/fibo_data.mem";
P_000002421239c170 .param/l "rom_size" 0 9 3, +C4<00000000000000000000000000000010>;
L_00000242124b11a0 .functor BUFZ 32, L_0000024212453060, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024212454218 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v000002421243d5e0_0 .net/2u *"_ivl_2", 31 0, L_0000024212454218;  1 drivers
v000002421243d680_0 .net *"_ivl_4", 0 0, L_0000024212452b60;  1 drivers
v000002421243d720_0 .net *"_ivl_6", 63 0, L_0000024212452c00;  1 drivers
L_0000024212454260 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002421243d7c0_0 .net/2u *"_ivl_8", 63 0, L_0000024212454260;  1 drivers
v000002421243d860_0 .net "addr", 31 0, L_0000024212453060;  1 drivers
v000002421243d900_0 .net "clk", 0 0, v000002421244f960_0;  alias, 1 drivers
v000002421243d9a0_0 .var/i "i", 31 0;
v000002421243da40 .array "memory_array", 255 0, 63 0;
v000002421243faf0_0 .net "rd_data", 63 0, L_0000024212452160;  alias, 1 drivers
v000002421243edd0_0 .net "rd_enable", 0 0, v000002421243ea10_0;  alias, 1 drivers
v000002421243ec90_0 .net "rst", 0 0, v0000024212450860_0;  alias, 1 drivers
v000002421243feb0_0 .net "word_addr", 31 0, L_00000242124b11a0;  1 drivers
v000002421243e970_0 .net "wr_data", 63 0, v000002421243f910_0;  alias, 1 drivers
v000002421243f870_0 .net "wr_enable", 0 0, v00000242124401d0_0;  alias, 1 drivers
E_00000242123c2b60 .event posedge, v000002421243d040_0;
L_0000024212452b60 .cmp/gt 32, L_0000024212454218, L_00000242124b11a0;
L_0000024212452c00 .array/port v000002421243da40, L_00000242124b11a0;
L_0000024212452160 .functor MUXZ 64, L_0000024212454260, L_0000024212452c00, L_0000024212452b60, C4<>;
S_00000242123142c0 .scope module, "ex_mem_reg_inst" "ex_mem_reg" 5 324, 10 123 0, S_00000242123e4c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_wr_in";
    .port_info 3 /INPUT 1 "mem_rd_in";
    .port_info 4 /INPUT 1 "mem_wr_in";
    .port_info 5 /INPUT 1 "mem_to_reg_in";
    .port_info 6 /INPUT 64 "alu_result_in";
    .port_info 7 /INPUT 64 "wr_data_in";
    .port_info 8 /INPUT 5 "rd_addr_in";
    .port_info 9 /INPUT 1 "zero_in";
    .port_info 10 /OUTPUT 1 "reg_wr_out";
    .port_info 11 /OUTPUT 1 "mem_rd_out";
    .port_info 12 /OUTPUT 1 "mem_wr_out";
    .port_info 13 /OUTPUT 1 "mem_to_reg_out";
    .port_info 14 /OUTPUT 64 "alu_result_out";
    .port_info 15 /OUTPUT 5 "rd_addr_out";
    .port_info 16 /OUTPUT 64 "wr_data_out";
    .port_info 17 /OUTPUT 1 "zero_out";
v0000024212440450_0 .net "alu_result_in", 63 0, v000002421243e6c0_0;  alias, 1 drivers
v000002421243f7d0_0 .var "alu_result_out", 63 0;
v000002421243f730_0 .net "clk", 0 0, v000002421244f960_0;  alias, 1 drivers
v000002421243ee70_0 .net "mem_rd_in", 0 0, v000002421243f9b0_0;  alias, 1 drivers
v000002421243ea10_0 .var "mem_rd_out", 0 0;
v00000242124404f0_0 .net "mem_to_reg_in", 0 0, v000002421243e8d0_0;  alias, 1 drivers
v000002421243eab0_0 .var "mem_to_reg_out", 0 0;
v0000024212440130_0 .net "mem_wr_in", 0 0, v0000024212441560_0;  alias, 1 drivers
v00000242124401d0_0 .var "mem_wr_out", 0 0;
v000002421243eb50_0 .net "rd_addr_in", 4 0, v0000024212442780_0;  alias, 1 drivers
v000002421243fe10_0 .var "rd_addr_out", 4 0;
v000002421243f4b0_0 .net "reg_wr_in", 0 0, v0000024212440de0_0;  alias, 1 drivers
v0000024212440590_0 .var "reg_wr_out", 0 0;
v0000024212440270_0 .net "rst", 0 0, v0000024212450860_0;  alias, 1 drivers
v000002421243ff50_0 .net "wr_data_in", 63 0, L_00000242124b0e20;  alias, 1 drivers
v000002421243f910_0 .var "wr_data_out", 63 0;
v000002421243fb90_0 .net "zero_in", 0 0, L_00000242124536a0;  alias, 1 drivers
v0000024212440630_0 .var "zero_out", 0 0;
S_0000024212314450 .scope module, "fu_inst" "forwarding_unit" 5 194, 11 1 0, S_00000242123e4c80;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ex_rs1";
    .port_info 1 /INPUT 5 "ex_rs2";
    .port_info 2 /INPUT 5 "wb_rd";
    .port_info 3 /INPUT 5 "mem_rd";
    .port_info 4 /INPUT 1 "mem_reg_wr";
    .port_info 5 /INPUT 1 "wb_reg_wr";
    .port_info 6 /OUTPUT 2 "forward_a";
    .port_info 7 /OUTPUT 2 "forward_b";
v000002421243f5f0_0 .net "ex_rs1", 4 0, v0000024212441240_0;  alias, 1 drivers
v000002421243ebf0_0 .net "ex_rs2", 4 0, v0000024212441c40_0;  alias, 1 drivers
v000002421243ef10_0 .var "forward_a", 1 0;
v000002421243efb0_0 .var "forward_b", 1 0;
v00000242124406d0_0 .net "mem_rd", 4 0, v000002421243fe10_0;  alias, 1 drivers
v000002421243fc30_0 .net "mem_reg_wr", 0 0, v0000024212440590_0;  alias, 1 drivers
v000002421243fcd0_0 .net "wb_rd", 4 0, v0000024212441a60_0;  alias, 1 drivers
v000002421243f050_0 .net "wb_reg_wr", 0 0, v0000024212441740_0;  alias, 1 drivers
E_00000242123c22e0/0 .event anyedge, v0000024212440590_0, v000002421243fe10_0, v000002421243ebf0_0, v000002421243f050_0;
E_00000242123c22e0/1 .event anyedge, v000002421243fcd0_0;
E_00000242123c22e0 .event/or E_00000242123c22e0/0, E_00000242123c22e0/1;
E_00000242123c23a0/0 .event anyedge, v0000024212440590_0, v000002421243fe10_0, v000002421243f5f0_0, v000002421243f050_0;
E_00000242123c23a0/1 .event anyedge, v000002421243fcd0_0;
E_00000242123c23a0 .event/or E_00000242123c23a0/0, E_00000242123c23a0/1;
S_00000242122ed230 .scope module, "id_ex_reg_inst" "id_ex_reg" 5 155, 10 38 0, S_00000242123e4c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 3 "alu_control_in";
    .port_info 4 /INPUT 1 "reg_wr_in";
    .port_info 5 /INPUT 1 "mem_wr_in";
    .port_info 6 /INPUT 1 "mem_rd_in";
    .port_info 7 /INPUT 1 "mem_to_reg_in";
    .port_info 8 /INPUT 1 "branch_in";
    .port_info 9 /INPUT 1 "prediction_in";
    .port_info 10 /INPUT 1 "alu_src_in";
    .port_info 11 /INPUT 64 "pc_in";
    .port_info 12 /INPUT 5 "rs1_addr_in";
    .port_info 13 /INPUT 5 "rs2_addr_in";
    .port_info 14 /INPUT 5 "rd_addr_in";
    .port_info 15 /INPUT 64 "rs1_data_in";
    .port_info 16 /INPUT 64 "rs2_data_in";
    .port_info 17 /INPUT 64 "imm_in";
    .port_info 18 /INPUT 32 "instr_in";
    .port_info 19 /OUTPUT 3 "alu_control_out";
    .port_info 20 /OUTPUT 1 "reg_wr_out";
    .port_info 21 /OUTPUT 1 "mem_rd_out";
    .port_info 22 /OUTPUT 1 "mem_wr_out";
    .port_info 23 /OUTPUT 1 "mem_to_reg_out";
    .port_info 24 /OUTPUT 1 "branch_out";
    .port_info 25 /OUTPUT 1 "prediction_out";
    .port_info 26 /OUTPUT 1 "alu_src_out";
    .port_info 27 /OUTPUT 64 "pc_out";
    .port_info 28 /OUTPUT 5 "rs1_addr_out";
    .port_info 29 /OUTPUT 5 "rs2_addr_out";
    .port_info 30 /OUTPUT 5 "rd_addr_out";
    .port_info 31 /OUTPUT 64 "rs1_data_out";
    .port_info 32 /OUTPUT 64 "rs2_data_out";
    .port_info 33 /OUTPUT 64 "imm_out";
    .port_info 34 /OUTPUT 32 "instr_out";
v0000024212440770_0 .net "alu_control_in", 2 0, L_0000024212453240;  1 drivers
v000002421243f0f0_0 .var "alu_control_out", 2 0;
v000002421243f690_0 .net "alu_src_in", 0 0, L_00000242124534c0;  1 drivers
v000002421243fd70_0 .var "alu_src_out", 0 0;
v0000024212440090_0 .net "branch_in", 0 0, L_0000024212452700;  1 drivers
v000002421243f410_0 .var "branch_out", 0 0;
v000002421243f550_0 .net "clk", 0 0, v000002421244f960_0;  alias, 1 drivers
v000002421243fff0_0 .net "flush", 0 0, L_000002421235f7e0;  alias, 1 drivers
v000002421243f190_0 .net "imm_in", 63 0, v000002421244bd90_0;  alias, 1 drivers
v000002421243f230_0 .var "imm_out", 63 0;
v0000024212440310_0 .net "instr_in", 31 0, v0000024212441920_0;  alias, 1 drivers
v000002421243f2d0_0 .var "instr_out", 31 0;
v000002421243f370_0 .net "mem_rd_in", 0 0, L_0000024212452660;  1 drivers
v000002421243f9b0_0 .var "mem_rd_out", 0 0;
v000002421243fa50_0 .net "mem_to_reg_in", 0 0, L_00000242124532e0;  1 drivers
v000002421243e8d0_0 .var "mem_to_reg_out", 0 0;
v00000242124403b0_0 .net "mem_wr_in", 0 0, L_00000242124528e0;  1 drivers
v0000024212441560_0 .var "mem_wr_out", 0 0;
v00000242124420a0_0 .net "pc_in", 63 0, v0000024212440a20_0;  alias, 1 drivers
v0000024212440ca0_0 .var "pc_out", 63 0;
v0000024212440d40_0 .net "prediction_in", 0 0, v00000242124423c0_0;  alias, 1 drivers
v0000024212441ba0_0 .var "prediction_out", 0 0;
v00000242124426e0_0 .net "rd_addr_in", 4 0, L_0000024212451e40;  alias, 1 drivers
v0000024212442780_0 .var "rd_addr_out", 4 0;
v00000242124425a0_0 .net "reg_wr_in", 0 0, L_0000024212453740;  1 drivers
v0000024212440de0_0 .var "reg_wr_out", 0 0;
v0000024212441b00_0 .net "rs1_addr_in", 4 0, L_0000024212450900;  alias, 1 drivers
v0000024212441240_0 .var "rs1_addr_out", 4 0;
v0000024212442140_0 .net "rs1_data_in", 63 0, L_00000242124518a0;  alias, 1 drivers
v0000024212440c00_0 .var "rs1_data_out", 63 0;
v0000024212441880_0 .net "rs2_addr_in", 4 0, L_0000024212450540;  alias, 1 drivers
v0000024212441c40_0 .var "rs2_addr_out", 4 0;
v0000024212441d80_0 .net "rs2_data_in", 63 0, L_00000242124511c0;  alias, 1 drivers
v0000024212440e80_0 .var "rs2_data_out", 63 0;
v0000024212440fc0_0 .net "rst", 0 0, v0000024212450860_0;  alias, 1 drivers
S_000002421234bf90 .scope module, "if_id_reg_inst" "if_id_reg" 5 85, 10 3 0, S_00000242123e4c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /INPUT 64 "pc_in";
    .port_info 5 /INPUT 32 "instr_in";
    .port_info 6 /INPUT 1 "prediction_in";
    .port_info 7 /OUTPUT 64 "pc_out";
    .port_info 8 /OUTPUT 32 "instr_out";
    .port_info 9 /OUTPUT 1 "prediction_out";
v0000024212440f20_0 .net "clk", 0 0, v000002421244f960_0;  alias, 1 drivers
v00000242124421e0_0 .net "flush", 0 0, L_000002421235f7e0;  alias, 1 drivers
v0000024212441e20_0 .net "instr_in", 31 0, L_0000024212450b80;  alias, 1 drivers
v0000024212441920_0 .var "instr_out", 31 0;
v0000024212441ec0_0 .net "pc_in", 63 0, v00000242124489b0_0;  alias, 1 drivers
v0000024212440a20_0 .var "pc_out", 63 0;
v0000024212440ac0_0 .net "prediction_in", 0 0, L_000002421235f850;  alias, 1 drivers
v00000242124423c0_0 .var "prediction_out", 0 0;
v0000024212441f60_0 .net "rst", 0 0, v0000024212450860_0;  alias, 1 drivers
v00000242124417e0_0 .net "stall", 0 0, L_00000242124b1130;  alias, 1 drivers
S_00000242122e7250 .scope module, "instr_mem_inst" "instr_mem" 5 68, 12 1 0, S_00000242123e4c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0000024212442b70 .param/str "mem_file" 0 12 3, "programs/fibo_comp.mem";
P_0000024212442ba8 .param/l "mem_size" 0 12 2, +C4<00000000000000000000000000010100>;
v0000024212441ce0_0 .net *"_ivl_1", 29 0, L_00000242124516c0;  1 drivers
v0000024212442460_0 .net *"_ivl_10", 31 0, L_000002421244faa0;  1 drivers
L_0000024212453a80 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v00000242124412e0_0 .net/2u *"_ivl_12", 31 0, L_0000024212453a80;  1 drivers
L_00000242124539f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024212441380_0 .net *"_ivl_5", 1 0, L_00000242124539f0;  1 drivers
L_0000024212453a38 .functor BUFT 1, C4<00000000000000000000000000010100>, C4<0>, C4<0>, C4<0>;
v00000242124419c0_0 .net/2u *"_ivl_6", 31 0, L_0000024212453a38;  1 drivers
v0000024212442000_0 .net *"_ivl_8", 0 0, L_0000024212450680;  1 drivers
v0000024212441420_0 .net "address", 31 0, L_000002421244ffa0;  1 drivers
v0000024212440980_0 .var/i "i", 31 0;
v0000024212442500_0 .net "instruction", 31 0, L_0000024212450b80;  alias, 1 drivers
v0000024212442280 .array "memory_array", 19 0, 31 0;
v0000024212441600_0 .net "word_addr", 31 0, L_0000024212451300;  1 drivers
L_00000242124516c0 .part L_000002421244ffa0, 2, 30;
L_0000024212451300 .concat [ 30 2 0 0], L_00000242124516c0, L_00000242124539f0;
L_0000024212450680 .cmp/gt 32, L_0000024212453a38, L_0000024212451300;
L_000002421244faa0 .array/port v0000024212442280, L_0000024212451300;
L_0000024212450b80 .functor MUXZ 32, L_0000024212453a80, L_000002421244faa0, L_0000024212450680, C4<>;
S_00000242122e73e0 .scope module, "mem_wb_reg_inst" "mem_wb_reg" 5 361, 10 175 0, S_00000242123e4c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "mem_to_reg_in";
    .port_info 3 /INPUT 1 "reg_wr_in";
    .port_info 4 /INPUT 64 "alu_result_in";
    .port_info 5 /INPUT 64 "rd_data_in";
    .port_info 6 /INPUT 5 "rd_addr_in";
    .port_info 7 /OUTPUT 1 "mem_to_reg_out";
    .port_info 8 /OUTPUT 1 "reg_wr_out";
    .port_info 9 /OUTPUT 64 "alu_result_out";
    .port_info 10 /OUTPUT 64 "rd_data_out";
    .port_info 11 /OUTPUT 5 "rd_addr_out";
v0000024212440b60_0 .net "alu_result_in", 63 0, v000002421243f7d0_0;  alias, 1 drivers
v0000024212441060_0 .var "alu_result_out", 63 0;
v0000024212442320_0 .net "clk", 0 0, v000002421244f960_0;  alias, 1 drivers
v0000024212442640_0 .net "mem_to_reg_in", 0 0, v000002421243eab0_0;  alias, 1 drivers
v00000242124408e0_0 .var "mem_to_reg_out", 0 0;
v00000242124414c0_0 .net "rd_addr_in", 4 0, v000002421243fe10_0;  alias, 1 drivers
v0000024212441a60_0 .var "rd_addr_out", 4 0;
v0000024212441100_0 .net "rd_data_in", 63 0, L_0000024212452160;  alias, 1 drivers
v00000242124416a0_0 .var "rd_data_out", 63 0;
v00000242124411a0_0 .net "reg_wr_in", 0 0, v0000024212440590_0;  alias, 1 drivers
v0000024212441740_0 .var "reg_wr_out", 0 0;
v0000024212448ff0_0 .net "rst", 0 0, v0000024212450860_0;  alias, 1 drivers
S_00000242122e0f20 .scope module, "pc_logic_inst" "pc_logic_pipelined" 5 53, 13 1 0, S_00000242123e4c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "branch_taken";
    .port_info 4 /INPUT 64 "branch_target";
    .port_info 5 /INPUT 1 "prediction_incorrect";
    .port_info 6 /INPUT 64 "corrected_pc";
    .port_info 7 /OUTPUT 64 "pc";
v00000242124494f0_0 .net "branch_taken", 0 0, L_00000242124b1280;  alias, 1 drivers
v0000024212449590_0 .net "branch_target", 63 0, L_0000024212452ac0;  alias, 1 drivers
v0000024212448cd0_0 .net "clk", 0 0, v000002421244f960_0;  alias, 1 drivers
v0000024212449ef0_0 .net "corrected_pc", 63 0, L_0000024212453560;  alias, 1 drivers
v00000242124489b0_0 .var "pc", 63 0;
v0000024212448e10_0 .var "pc_next", 63 0;
v0000024212449090_0 .net "prediction_incorrect", 0 0, L_00000242124b10c0;  alias, 1 drivers
v0000024212449810_0 .net "rst", 0 0, v0000024212450860_0;  alias, 1 drivers
v0000024212448a50_0 .net "stall", 0 0, L_00000242124b1130;  alias, 1 drivers
E_00000242123c29e0/0 .event anyedge, v0000024212449090_0, v0000024212449ef0_0, v00000242124417e0_0, v000002421243caa0_0;
E_00000242123c29e0/1 .event anyedge, v000002421243ce60_0, v0000024212449590_0;
E_00000242123c29e0 .event/or E_00000242123c29e0/0, E_00000242123c29e0/1;
S_000002421244af60 .scope module, "rf_inst" "reg_file" 5 104, 14 2 0, S_00000242123e4c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "rd_addr1";
    .port_info 3 /OUTPUT 64 "rd_data1";
    .port_info 4 /INPUT 5 "rd_addr2";
    .port_info 5 /OUTPUT 64 "rd_data2";
    .port_info 6 /INPUT 5 "wr_addr";
    .port_info 7 /INPUT 64 "wr_data";
    .port_info 8 /INPUT 1 "wr_enable";
    .port_info 9 /OUTPUT 64 "debug_output";
    .port_info 10 /OUTPUT 64 "x5_data";
v00000242124496d0_5 .array/port v00000242124496d0, 5;
L_000002421235fa10 .functor BUFZ 64, v00000242124496d0_5, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v00000242124496d0_31 .array/port v00000242124496d0, 31;
L_000002421235ff50 .functor BUFZ 64, v00000242124496d0_31, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0000024212453b58 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024212449630_0 .net/2u *"_ivl_0", 4 0, L_0000024212453b58;  1 drivers
L_0000024212453be8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024212449e50_0 .net *"_ivl_11", 1 0, L_0000024212453be8;  1 drivers
L_0000024212453c30 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024212449f90_0 .net/2u *"_ivl_14", 4 0, L_0000024212453c30;  1 drivers
v000002421244a030_0 .net *"_ivl_16", 0 0, L_0000024212451080;  1 drivers
L_0000024212453c78 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024212448d70_0 .net/2u *"_ivl_18", 63 0, L_0000024212453c78;  1 drivers
v0000024212449c70_0 .net *"_ivl_2", 0 0, L_000002421244fa00;  1 drivers
v0000024212449130_0 .net *"_ivl_20", 63 0, L_000002421244fb40;  1 drivers
v000002421244a210_0 .net *"_ivl_22", 6 0, L_00000242124519e0;  1 drivers
L_0000024212453cc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024212449310_0 .net *"_ivl_25", 1 0, L_0000024212453cc0;  1 drivers
L_0000024212453ba0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000242124493b0_0 .net/2u *"_ivl_4", 63 0, L_0000024212453ba0;  1 drivers
v00000242124498b0_0 .net *"_ivl_6", 63 0, L_0000024212450720;  1 drivers
v000002421244a670_0 .net *"_ivl_8", 6 0, L_0000024212450fe0;  1 drivers
v0000024212449450_0 .net "clk", 0 0, v000002421244f960_0;  alias, 1 drivers
v0000024212448eb0_0 .net "debug_output", 63 0, L_000002421235ff50;  alias, 1 drivers
v0000024212448c30_0 .net "rd_addr1", 4 0, L_0000024212450900;  alias, 1 drivers
v00000242124491d0_0 .net "rd_addr2", 4 0, L_0000024212450540;  alias, 1 drivers
v0000024212449270_0 .net "rd_data1", 63 0, L_00000242124518a0;  alias, 1 drivers
v0000024212448f50_0 .net "rd_data2", 63 0, L_00000242124511c0;  alias, 1 drivers
v00000242124496d0 .array "registers", 31 0, 63 0;
v000002421244a350_0 .net "rst", 0 0, v0000024212450860_0;  alias, 1 drivers
v0000024212449bd0_0 .net "wr_addr", 4 0, v0000024212441a60_0;  alias, 1 drivers
v0000024212449770_0 .net "wr_data", 63 0, L_0000024212452de0;  alias, 1 drivers
v0000024212449950_0 .net "wr_enable", 0 0, v0000024212441740_0;  alias, 1 drivers
v00000242124499f0_0 .net "x5_data", 63 0, L_000002421235fa10;  1 drivers
L_000002421244fa00 .cmp/eq 5, L_0000024212450900, L_0000024212453b58;
L_0000024212450720 .array/port v00000242124496d0, L_0000024212450fe0;
L_0000024212450fe0 .concat [ 5 2 0 0], L_0000024212450900, L_0000024212453be8;
L_00000242124518a0 .functor MUXZ 64, L_0000024212450720, L_0000024212453ba0, L_000002421244fa00, C4<>;
L_0000024212451080 .cmp/eq 5, L_0000024212450540, L_0000024212453c30;
L_000002421244fb40 .array/port v00000242124496d0, L_00000242124519e0;
L_00000242124519e0 .concat [ 5 2 0 0], L_0000024212450540, L_0000024212453cc0;
L_00000242124511c0 .functor MUXZ 64, L_000002421244fb40, L_0000024212453c78, L_0000024212451080, C4<>;
S_000002421244a920 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 14 22, 14 22 0, S_000002421244af60;
 .timescale 0 0;
v0000024212448af0_0 .var/2s "i", 31 0;
S_000002421244aab0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 14 30, 14 30 0, S_000002421244af60;
 .timescale 0 0;
v0000024212448b90_0 .var/2s "i", 31 0;
S_000002421244b410 .scope module, "sign_ext_inst" "sign_extend" 5 118, 15 1 0, S_00000242123e4c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 64 "imm_out";
v000002421244a170_0 .net *"_ivl_11", 0 0, L_000002421244fbe0;  1 drivers
v000002421244a0d0_0 .net *"_ivl_12", 51 0, L_000002421244ff00;  1 drivers
v0000024212449a90_0 .net *"_ivl_15", 6 0, L_0000024212451940;  1 drivers
v0000024212448910_0 .net *"_ivl_17", 4 0, L_0000024212450ae0;  1 drivers
v000002421244a2b0_0 .net *"_ivl_21", 0 0, L_0000024212451a80;  1 drivers
v0000024212449b30_0 .net *"_ivl_22", 50 0, L_0000024212451bc0;  1 drivers
v000002421244a3f0_0 .net *"_ivl_25", 0 0, L_0000024212451c60;  1 drivers
v0000024212449d10_0 .net *"_ivl_27", 0 0, L_0000024212452200;  1 drivers
v0000024212449db0_0 .net *"_ivl_29", 5 0, L_0000024212452ca0;  1 drivers
v000002421244a7b0_0 .net *"_ivl_3", 0 0, L_0000024212451440;  1 drivers
v000002421244a490_0 .net *"_ivl_31", 3 0, L_0000024212453100;  1 drivers
L_0000024212453d08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002421244a710_0 .net/2u *"_ivl_32", 0 0, L_0000024212453d08;  1 drivers
v000002421244a530_0 .net *"_ivl_4", 51 0, L_0000024212451620;  1 drivers
v000002421244a5d0_0 .net *"_ivl_7", 11 0, L_0000024212450a40;  1 drivers
v000002421244bbb0_0 .net "imm_b", 63 0, L_00000242124522a0;  1 drivers
v000002421244cdd0_0 .net "imm_i", 63 0, L_00000242124513a0;  1 drivers
v000002421244bd90_0 .var "imm_out", 63 0;
v000002421244cd30_0 .net "imm_s", 63 0, L_0000024212451580;  1 drivers
v000002421244bed0_0 .net "instr", 31 0, v0000024212441920_0;  alias, 1 drivers
v000002421244ce70_0 .net "opcode", 6 0, L_0000024212451260;  1 drivers
E_00000242123c1ee0 .event anyedge, v000002421244ce70_0, v000002421244cd30_0, v000002421244bbb0_0, v000002421244cdd0_0;
L_0000024212451260 .part v0000024212441920_0, 0, 7;
L_0000024212451440 .part v0000024212441920_0, 31, 1;
LS_0000024212451620_0_0 .concat [ 1 1 1 1], L_0000024212451440, L_0000024212451440, L_0000024212451440, L_0000024212451440;
LS_0000024212451620_0_4 .concat [ 1 1 1 1], L_0000024212451440, L_0000024212451440, L_0000024212451440, L_0000024212451440;
LS_0000024212451620_0_8 .concat [ 1 1 1 1], L_0000024212451440, L_0000024212451440, L_0000024212451440, L_0000024212451440;
LS_0000024212451620_0_12 .concat [ 1 1 1 1], L_0000024212451440, L_0000024212451440, L_0000024212451440, L_0000024212451440;
LS_0000024212451620_0_16 .concat [ 1 1 1 1], L_0000024212451440, L_0000024212451440, L_0000024212451440, L_0000024212451440;
LS_0000024212451620_0_20 .concat [ 1 1 1 1], L_0000024212451440, L_0000024212451440, L_0000024212451440, L_0000024212451440;
LS_0000024212451620_0_24 .concat [ 1 1 1 1], L_0000024212451440, L_0000024212451440, L_0000024212451440, L_0000024212451440;
LS_0000024212451620_0_28 .concat [ 1 1 1 1], L_0000024212451440, L_0000024212451440, L_0000024212451440, L_0000024212451440;
LS_0000024212451620_0_32 .concat [ 1 1 1 1], L_0000024212451440, L_0000024212451440, L_0000024212451440, L_0000024212451440;
LS_0000024212451620_0_36 .concat [ 1 1 1 1], L_0000024212451440, L_0000024212451440, L_0000024212451440, L_0000024212451440;
LS_0000024212451620_0_40 .concat [ 1 1 1 1], L_0000024212451440, L_0000024212451440, L_0000024212451440, L_0000024212451440;
LS_0000024212451620_0_44 .concat [ 1 1 1 1], L_0000024212451440, L_0000024212451440, L_0000024212451440, L_0000024212451440;
LS_0000024212451620_0_48 .concat [ 1 1 1 1], L_0000024212451440, L_0000024212451440, L_0000024212451440, L_0000024212451440;
LS_0000024212451620_1_0 .concat [ 4 4 4 4], LS_0000024212451620_0_0, LS_0000024212451620_0_4, LS_0000024212451620_0_8, LS_0000024212451620_0_12;
LS_0000024212451620_1_4 .concat [ 4 4 4 4], LS_0000024212451620_0_16, LS_0000024212451620_0_20, LS_0000024212451620_0_24, LS_0000024212451620_0_28;
LS_0000024212451620_1_8 .concat [ 4 4 4 4], LS_0000024212451620_0_32, LS_0000024212451620_0_36, LS_0000024212451620_0_40, LS_0000024212451620_0_44;
LS_0000024212451620_1_12 .concat [ 4 0 0 0], LS_0000024212451620_0_48;
L_0000024212451620 .concat [ 16 16 16 4], LS_0000024212451620_1_0, LS_0000024212451620_1_4, LS_0000024212451620_1_8, LS_0000024212451620_1_12;
L_0000024212450a40 .part v0000024212441920_0, 20, 12;
L_00000242124513a0 .concat [ 12 52 0 0], L_0000024212450a40, L_0000024212451620;
L_000002421244fbe0 .part v0000024212441920_0, 31, 1;
LS_000002421244ff00_0_0 .concat [ 1 1 1 1], L_000002421244fbe0, L_000002421244fbe0, L_000002421244fbe0, L_000002421244fbe0;
LS_000002421244ff00_0_4 .concat [ 1 1 1 1], L_000002421244fbe0, L_000002421244fbe0, L_000002421244fbe0, L_000002421244fbe0;
LS_000002421244ff00_0_8 .concat [ 1 1 1 1], L_000002421244fbe0, L_000002421244fbe0, L_000002421244fbe0, L_000002421244fbe0;
LS_000002421244ff00_0_12 .concat [ 1 1 1 1], L_000002421244fbe0, L_000002421244fbe0, L_000002421244fbe0, L_000002421244fbe0;
LS_000002421244ff00_0_16 .concat [ 1 1 1 1], L_000002421244fbe0, L_000002421244fbe0, L_000002421244fbe0, L_000002421244fbe0;
LS_000002421244ff00_0_20 .concat [ 1 1 1 1], L_000002421244fbe0, L_000002421244fbe0, L_000002421244fbe0, L_000002421244fbe0;
LS_000002421244ff00_0_24 .concat [ 1 1 1 1], L_000002421244fbe0, L_000002421244fbe0, L_000002421244fbe0, L_000002421244fbe0;
LS_000002421244ff00_0_28 .concat [ 1 1 1 1], L_000002421244fbe0, L_000002421244fbe0, L_000002421244fbe0, L_000002421244fbe0;
LS_000002421244ff00_0_32 .concat [ 1 1 1 1], L_000002421244fbe0, L_000002421244fbe0, L_000002421244fbe0, L_000002421244fbe0;
LS_000002421244ff00_0_36 .concat [ 1 1 1 1], L_000002421244fbe0, L_000002421244fbe0, L_000002421244fbe0, L_000002421244fbe0;
LS_000002421244ff00_0_40 .concat [ 1 1 1 1], L_000002421244fbe0, L_000002421244fbe0, L_000002421244fbe0, L_000002421244fbe0;
LS_000002421244ff00_0_44 .concat [ 1 1 1 1], L_000002421244fbe0, L_000002421244fbe0, L_000002421244fbe0, L_000002421244fbe0;
LS_000002421244ff00_0_48 .concat [ 1 1 1 1], L_000002421244fbe0, L_000002421244fbe0, L_000002421244fbe0, L_000002421244fbe0;
LS_000002421244ff00_1_0 .concat [ 4 4 4 4], LS_000002421244ff00_0_0, LS_000002421244ff00_0_4, LS_000002421244ff00_0_8, LS_000002421244ff00_0_12;
LS_000002421244ff00_1_4 .concat [ 4 4 4 4], LS_000002421244ff00_0_16, LS_000002421244ff00_0_20, LS_000002421244ff00_0_24, LS_000002421244ff00_0_28;
LS_000002421244ff00_1_8 .concat [ 4 4 4 4], LS_000002421244ff00_0_32, LS_000002421244ff00_0_36, LS_000002421244ff00_0_40, LS_000002421244ff00_0_44;
LS_000002421244ff00_1_12 .concat [ 4 0 0 0], LS_000002421244ff00_0_48;
L_000002421244ff00 .concat [ 16 16 16 4], LS_000002421244ff00_1_0, LS_000002421244ff00_1_4, LS_000002421244ff00_1_8, LS_000002421244ff00_1_12;
L_0000024212451940 .part v0000024212441920_0, 25, 7;
L_0000024212450ae0 .part v0000024212441920_0, 7, 5;
L_0000024212451580 .concat [ 5 7 52 0], L_0000024212450ae0, L_0000024212451940, L_000002421244ff00;
L_0000024212451a80 .part v0000024212441920_0, 31, 1;
LS_0000024212451bc0_0_0 .concat [ 1 1 1 1], L_0000024212451a80, L_0000024212451a80, L_0000024212451a80, L_0000024212451a80;
LS_0000024212451bc0_0_4 .concat [ 1 1 1 1], L_0000024212451a80, L_0000024212451a80, L_0000024212451a80, L_0000024212451a80;
LS_0000024212451bc0_0_8 .concat [ 1 1 1 1], L_0000024212451a80, L_0000024212451a80, L_0000024212451a80, L_0000024212451a80;
LS_0000024212451bc0_0_12 .concat [ 1 1 1 1], L_0000024212451a80, L_0000024212451a80, L_0000024212451a80, L_0000024212451a80;
LS_0000024212451bc0_0_16 .concat [ 1 1 1 1], L_0000024212451a80, L_0000024212451a80, L_0000024212451a80, L_0000024212451a80;
LS_0000024212451bc0_0_20 .concat [ 1 1 1 1], L_0000024212451a80, L_0000024212451a80, L_0000024212451a80, L_0000024212451a80;
LS_0000024212451bc0_0_24 .concat [ 1 1 1 1], L_0000024212451a80, L_0000024212451a80, L_0000024212451a80, L_0000024212451a80;
LS_0000024212451bc0_0_28 .concat [ 1 1 1 1], L_0000024212451a80, L_0000024212451a80, L_0000024212451a80, L_0000024212451a80;
LS_0000024212451bc0_0_32 .concat [ 1 1 1 1], L_0000024212451a80, L_0000024212451a80, L_0000024212451a80, L_0000024212451a80;
LS_0000024212451bc0_0_36 .concat [ 1 1 1 1], L_0000024212451a80, L_0000024212451a80, L_0000024212451a80, L_0000024212451a80;
LS_0000024212451bc0_0_40 .concat [ 1 1 1 1], L_0000024212451a80, L_0000024212451a80, L_0000024212451a80, L_0000024212451a80;
LS_0000024212451bc0_0_44 .concat [ 1 1 1 1], L_0000024212451a80, L_0000024212451a80, L_0000024212451a80, L_0000024212451a80;
LS_0000024212451bc0_0_48 .concat [ 1 1 1 0], L_0000024212451a80, L_0000024212451a80, L_0000024212451a80;
LS_0000024212451bc0_1_0 .concat [ 4 4 4 4], LS_0000024212451bc0_0_0, LS_0000024212451bc0_0_4, LS_0000024212451bc0_0_8, LS_0000024212451bc0_0_12;
LS_0000024212451bc0_1_4 .concat [ 4 4 4 4], LS_0000024212451bc0_0_16, LS_0000024212451bc0_0_20, LS_0000024212451bc0_0_24, LS_0000024212451bc0_0_28;
LS_0000024212451bc0_1_8 .concat [ 4 4 4 4], LS_0000024212451bc0_0_32, LS_0000024212451bc0_0_36, LS_0000024212451bc0_0_40, LS_0000024212451bc0_0_44;
LS_0000024212451bc0_1_12 .concat [ 3 0 0 0], LS_0000024212451bc0_0_48;
L_0000024212451bc0 .concat [ 16 16 16 3], LS_0000024212451bc0_1_0, LS_0000024212451bc0_1_4, LS_0000024212451bc0_1_8, LS_0000024212451bc0_1_12;
L_0000024212451c60 .part v0000024212441920_0, 31, 1;
L_0000024212452200 .part v0000024212441920_0, 7, 1;
L_0000024212452ca0 .part v0000024212441920_0, 25, 6;
L_0000024212453100 .part v0000024212441920_0, 8, 4;
LS_00000242124522a0_0_0 .concat [ 1 4 6 1], L_0000024212453d08, L_0000024212453100, L_0000024212452ca0, L_0000024212452200;
LS_00000242124522a0_0_4 .concat [ 1 51 0 0], L_0000024212451c60, L_0000024212451bc0;
L_00000242124522a0 .concat [ 12 52 0 0], LS_00000242124522a0_0_0, LS_00000242124522a0_0_4;
S_000002421244b5a0 .scope begin, "memory_dump" "memory_dump" 4 141, 4 141 0, S_00000242123e7f30;
 .timescale -9 -12;
v0000024212450c20_0 .var/i "i", 31 0;
S_000002421244b730 .scope begin, "verification" "verification" 4 162, 4 162 0, S_00000242123e7f30;
 .timescale -9 -12;
v0000024212450cc0_0 .var/i "correct_count", 31 0;
S_00000242123e80c0 .scope module, "pipeline_performance_monitor" "pipeline_performance_monitor" 16 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "branch_mispredict";
    .port_info 4 /OUTPUT 32 "total_cycles";
    .port_info 5 /OUTPUT 32 "stall_cycles";
    .port_info 6 /OUTPUT 32 "branch_mispredicts";
o00000242123ed1f8 .functor BUFZ 1, C4<z>; HiZ drive
v000002421244fdc0_0 .net "branch_mispredict", 0 0, o00000242123ed1f8;  0 drivers
v0000024212450d60_0 .var "branch_mispredicts", 31 0;
o00000242123ed258 .functor BUFZ 1, C4<z>; HiZ drive
v0000024212451800_0 .net "clk", 0 0, o00000242123ed258;  0 drivers
o00000242123ed288 .functor BUFZ 1, C4<z>; HiZ drive
v0000024212451120_0 .net "rst", 0 0, o00000242123ed288;  0 drivers
o00000242123ed2b8 .functor BUFZ 1, C4<z>; HiZ drive
v000002421244fd20_0 .net "stall", 0 0, o00000242123ed2b8;  0 drivers
v0000024212450220_0 .var "stall_cycles", 31 0;
v0000024212450400_0 .var "total_cycles", 31 0;
E_00000242123c23e0 .event posedge, v0000024212451120_0, v0000024212451800_0;
    .scope S_00000242122e0f20;
T_0 ;
Ewait_0 .event/or E_00000242123c29e0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000024212449090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000024212449ef0_0;
    %store/vec4 v0000024212448e10_0, 0, 64;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024212448a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000242124489b0_0;
    %store/vec4 v0000024212448e10_0, 0, 64;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000242124494f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000024212449590_0;
    %store/vec4 v0000024212448e10_0, 0, 64;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v00000242124489b0_0;
    %addi 4, 0, 64;
    %store/vec4 v0000024212448e10_0, 0, 64;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000242122e0f20;
T_1 ;
    %wait E_00000242123c25a0;
    %load/vec4 v0000024212449810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v00000242124489b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000024212448e10_0;
    %assign/vec4 v00000242124489b0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000242122e7250;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024212440980_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000024212440980_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0000024212440980_0;
    %store/vec4a v0000024212442280, 4, 0;
    %load/vec4 v0000024212440980_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024212440980_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call/w 12 21 "$display", "Loading instruction memory from %s", P_0000024212442b70 {0 0 0};
    %vpi_call/w 12 22 "$readmemh", P_0000024212442b70, v0000024212442280 {0 0 0};
    %vpi_call/w 12 25 "$display", "Loaded instructions:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024212440980_0, 0, 32;
T_2.2 ;
    %load/vec4 v0000024212440980_0;
    %cmpi/s 20, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_2.4, 5;
    %load/vec4 v0000024212440980_0;
    %cmpi/s 16, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz T_2.3, 8;
    %ix/getv/s 4, v0000024212440980_0;
    %load/vec4a v0000024212442280, 4;
    %cmpi/ne 19, 0, 32;
    %jmp/0xz  T_2.5, 4;
    %vpi_call/w 12 28 "$display", "  [%0d]: 0x%h = %b", v0000024212440980_0, &A<v0000024212442280, v0000024212440980_0 >, &A<v0000024212442280, v0000024212440980_0 > {0 0 0};
T_2.5 ;
    %load/vec4 v0000024212440980_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024212440980_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .thread T_2;
    .scope S_0000024212342cc0;
T_3 ;
    %wait E_00000242123c25a0;
    %load/vec4 v000002421243d180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %fork t_1, S_0000024212342e50;
    %jmp t_0;
    .scope S_0000024212342e50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002421243df40_0, 0, 32;
T_3.2 ;
    %load/vec4 v000002421243df40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v000002421243df40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002421243dea0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002421243df40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000002421243df40_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0000024212342cc0;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002421243e760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000002421243cd20_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002421243dea0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v000002421243ce60_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %load/vec4 v000002421243cd20_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002421243dea0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %load/vec4 v000002421243ce60_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %load/vec4 v000002421243cd20_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002421243dea0, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %load/vec4 v000002421243ce60_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %load/vec4 v000002421243cd20_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002421243dea0, 0, 4;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v000002421243ce60_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %load/vec4 v000002421243cd20_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002421243dea0, 0, 4;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002421234bf90;
T_4 ;
    %wait E_00000242123c25a0;
    %load/vec4 v0000024212441f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000024212440a20_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0000024212441920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000242124423c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000242124421e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000024212440a20_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0000024212441920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000242124423c0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000242124417e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000024212441ec0_0;
    %assign/vec4 v0000024212440a20_0, 0;
    %load/vec4 v0000024212441e20_0;
    %assign/vec4 v0000024212441920_0, 0;
    %load/vec4 v0000024212440ac0_0;
    %assign/vec4 v00000242124423c0_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002421244af60;
T_5 ;
    %fork t_3, S_000002421244a920;
    %jmp t_2;
    .scope S_000002421244a920;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024212448af0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000024212448af0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0000024212448af0_0;
    %store/vec4a v00000242124496d0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000024212448af0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000024212448af0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .scope S_000002421244af60;
t_2 %join;
    %end;
    .thread T_5;
    .scope S_000002421244af60;
T_6 ;
    %wait E_00000242123c2b60;
    %load/vec4 v000002421244a350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_5, S_000002421244aab0;
    %jmp t_4;
    .scope S_000002421244aab0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024212448b90_0, 0, 32;
T_6.2 ;
    %load/vec4 v0000024212448b90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0000024212448b90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000242124496d0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000024212448b90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000024212448b90_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %end;
    .scope S_000002421244af60;
t_4 %join;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000024212449950_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.6, 9;
    %load/vec4 v0000024212449bd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0000024212449770_0;
    %load/vec4 v0000024212449bd0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000242124496d0, 0, 4;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002421244b410;
T_7 ;
Ewait_1 .event/or E_00000242123c1ee0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000002421244ce70_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %load/vec4 v000002421244cdd0_0;
    %store/vec4 v000002421244bd90_0, 0, 64;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v000002421244cd30_0;
    %store/vec4 v000002421244bd90_0, 0, 64;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v000002421244bbb0_0;
    %store/vec4 v000002421244bd90_0, 0, 64;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000024212339820;
T_8 ;
Ewait_2 .event/or E_00000242123c21a0, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002421243dcc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243d4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243d220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243e440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243e080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243e1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243e300_0, 0, 1;
    %load/vec4 v000002421243d360_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002421243dcc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243d4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243d220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243e440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243e080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243e1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243e300_0, 0, 1;
    %jmp T_8.6;
T_8.0 ;
    %load/vec4 v000002421243e3a0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.9;
T_8.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002421243dcc0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002421243d4a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002421243d220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243e440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002421243e080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002421243e1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243e300_0, 0, 1;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8.6;
T_8.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002421243dcc0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002421243d4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243d220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243e440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243e080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002421243e1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243e300_0, 0, 1;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v000002421243e3a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002421243dcc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243d4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243d220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002421243e440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243e080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002421243e1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243e300_0, 0, 1;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002421243dcc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243d4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243d220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002421243e440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243e080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002421243e1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243e300_0, 0, 1;
    %jmp T_8.13;
T_8.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002421243dcc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243d4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243d220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002421243e440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243e080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002421243e1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243e300_0, 0, 1;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v000002421243e3a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002421243dcc0_0, 0, 3;
    %jmp T_8.18;
T_8.14 ;
    %load/vec4 v000002421243dfe0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_8.19, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002421243dcc0_0, 0, 3;
    %jmp T_8.20;
T_8.19 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002421243dcc0_0, 0, 3;
T_8.20 ;
    %jmp T_8.18;
T_8.15 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002421243dcc0_0, 0, 3;
    %jmp T_8.18;
T_8.16 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002421243dcc0_0, 0, 3;
    %jmp T_8.18;
T_8.18 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002421243d4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243d220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243e440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243e080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243e1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243e300_0, 0, 1;
    %jmp T_8.6;
T_8.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002421243dcc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243d4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243d220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243e440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243e080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421243e1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002421243e300_0, 0, 1;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000242122ed230;
T_9 ;
    %wait E_00000242123c25a0;
    %load/vec4 v0000024212440fc0_0;
    %flag_set/vec4 8;
    %jmp/1 T_9.2, 8;
    %load/vec4 v000002421243fff0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.2;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002421243f0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002421243fd70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002421243f9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024212441560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024212440de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002421243f410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024212441ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002421243e8d0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000024212440ca0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024212441240_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024212441c40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024212442780_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000024212440c00_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000024212440e80_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000002421243f230_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000002421243f2d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000024212440770_0;
    %assign/vec4 v000002421243f0f0_0, 0;
    %load/vec4 v000002421243f690_0;
    %assign/vec4 v000002421243fd70_0, 0;
    %load/vec4 v0000024212440090_0;
    %assign/vec4 v000002421243f410_0, 0;
    %load/vec4 v0000024212440d40_0;
    %assign/vec4 v0000024212441ba0_0, 0;
    %load/vec4 v000002421243f370_0;
    %assign/vec4 v000002421243f9b0_0, 0;
    %load/vec4 v00000242124403b0_0;
    %assign/vec4 v0000024212441560_0, 0;
    %load/vec4 v00000242124425a0_0;
    %assign/vec4 v0000024212440de0_0, 0;
    %load/vec4 v000002421243fa50_0;
    %assign/vec4 v000002421243e8d0_0, 0;
    %load/vec4 v00000242124420a0_0;
    %assign/vec4 v0000024212440ca0_0, 0;
    %load/vec4 v0000024212441b00_0;
    %assign/vec4 v0000024212441240_0, 0;
    %load/vec4 v0000024212441880_0;
    %assign/vec4 v0000024212441c40_0, 0;
    %load/vec4 v00000242124426e0_0;
    %assign/vec4 v0000024212442780_0, 0;
    %load/vec4 v0000024212442140_0;
    %assign/vec4 v0000024212440c00_0, 0;
    %load/vec4 v0000024212441d80_0;
    %assign/vec4 v0000024212440e80_0, 0;
    %load/vec4 v000002421243f190_0;
    %assign/vec4 v000002421243f230_0, 0;
    %load/vec4 v0000024212440310_0;
    %assign/vec4 v000002421243f2d0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000024212314450;
T_10 ;
Ewait_3 .event/or E_00000242123c23a0, E_0x0;
    %wait Ewait_3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002421243ef10_0, 0, 2;
    %load/vec4 v000002421243fc30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.3, 10;
    %load/vec4 v00000242124406d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.2, 9;
    %load/vec4 v00000242124406d0_0;
    %load/vec4 v000002421243f5f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002421243ef10_0, 0, 2;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002421243f050_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.8, 11;
    %load/vec4 v000002421243fcd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.7, 10;
    %load/vec4 v000002421243fcd0_0;
    %load/vec4 v000002421243f5f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.6, 9;
    %load/vec4 v000002421243fc30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.9, 9;
    %load/vec4 v00000242124406d0_0;
    %load/vec4 v000002421243f5f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.9;
    %nor/r;
    %and;
T_10.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002421243ef10_0, 0, 2;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000024212314450;
T_11 ;
Ewait_4 .event/or E_00000242123c22e0, E_0x0;
    %wait Ewait_4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002421243efb0_0, 0, 2;
    %load/vec4 v000002421243fc30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.3, 10;
    %load/vec4 v00000242124406d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.2, 9;
    %load/vec4 v00000242124406d0_0;
    %load/vec4 v000002421243ebf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002421243efb0_0, 0, 2;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002421243f050_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_11.8, 11;
    %load/vec4 v000002421243fcd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.7, 10;
    %load/vec4 v000002421243fcd0_0;
    %load/vec4 v000002421243ebf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.6, 9;
    %load/vec4 v000002421243fc30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.9, 9;
    %load/vec4 v00000242124406d0_0;
    %load/vec4 v000002421243ebf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.9;
    %nor/r;
    %and;
T_11.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002421243efb0_0, 0, 2;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000242123e4e10;
T_12 ;
Ewait_5 .event/or E_00000242123c1d20, E_0x0;
    %wait Ewait_5;
    %load/vec4 v000002421243dae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000002421243e6c0_0, 0, 64;
    %jmp T_12.5;
T_12.0 ;
    %load/vec4 v000002421243e580_0;
    %load/vec4 v000002421243c960_0;
    %add;
    %store/vec4 v000002421243e6c0_0, 0, 64;
    %jmp T_12.5;
T_12.1 ;
    %load/vec4 v000002421243e580_0;
    %load/vec4 v000002421243c960_0;
    %sub;
    %store/vec4 v000002421243e6c0_0, 0, 64;
    %jmp T_12.5;
T_12.2 ;
    %load/vec4 v000002421243e580_0;
    %load/vec4 v000002421243c960_0;
    %and;
    %store/vec4 v000002421243e6c0_0, 0, 64;
    %jmp T_12.5;
T_12.3 ;
    %load/vec4 v000002421243e580_0;
    %load/vec4 v000002421243c960_0;
    %or;
    %store/vec4 v000002421243e6c0_0, 0, 64;
    %jmp T_12.5;
T_12.5 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000242123142c0;
T_13 ;
    %wait E_00000242123c25a0;
    %load/vec4 v0000024212440270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024212440590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002421243ea10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000242124401d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002421243eab0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000002421243f7d0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000002421243f910_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002421243fe10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024212440630_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000002421243f4b0_0;
    %assign/vec4 v0000024212440590_0, 0;
    %load/vec4 v000002421243ee70_0;
    %assign/vec4 v000002421243ea10_0, 0;
    %load/vec4 v0000024212440130_0;
    %assign/vec4 v00000242124401d0_0, 0;
    %load/vec4 v00000242124404f0_0;
    %assign/vec4 v000002421243eab0_0, 0;
    %load/vec4 v0000024212440450_0;
    %assign/vec4 v000002421243f7d0_0, 0;
    %load/vec4 v000002421243ff50_0;
    %assign/vec4 v000002421243f910_0, 0;
    %load/vec4 v000002421243eb50_0;
    %assign/vec4 v000002421243fe10_0, 0;
    %load/vec4 v000002421243fb90_0;
    %assign/vec4 v0000024212440630_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000242123399b0;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002421243d9a0_0, 0, 32;
T_14.0 ;
    %load/vec4 v000002421243d9a0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_14.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v000002421243d9a0_0;
    %store/vec4a v000002421243da40, 4, 0;
    %load/vec4 v000002421243d9a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002421243d9a0_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %vpi_call/w 9 30 "$readmemh", P_000002421239c138, v000002421243da40, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call/w 9 32 "$display", "Data memory initialized:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002421243d9a0_0, 0, 32;
T_14.2 ;
    %load/vec4 v000002421243d9a0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_14.3, 5;
    %vpi_call/w 9 34 "$display", "  ROM[%0d] = %0d", v000002421243d9a0_0, &A<v000002421243da40, v000002421243d9a0_0 > {0 0 0};
    %load/vec4 v000002421243d9a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002421243d9a0_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %end;
    .thread T_14;
    .scope S_00000242123399b0;
T_15 ;
    %wait E_00000242123c2b60;
    %load/vec4 v000002421243f870_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v000002421243feb0_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_15.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000002421243feb0_0;
    %cmpi/u 2, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_15.3, 5;
    %load/vec4 v000002421243e970_0;
    %ix/getv 3, v000002421243feb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002421243da40, 0, 4;
    %vpi_call/w 9 43 "$display", "MEMORY WRITE: word_addr=%0d, data=%0d", v000002421243feb0_0, v000002421243e970_0 {0 0 0};
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000242122e73e0;
T_16 ;
    %wait E_00000242123c25a0;
    %load/vec4 v0000024212448ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024212441740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000242124408e0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000024212441060_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v00000242124416a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024212441a60_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000242124411a0_0;
    %assign/vec4 v0000024212441740_0, 0;
    %load/vec4 v0000024212442640_0;
    %assign/vec4 v00000242124408e0_0, 0;
    %load/vec4 v0000024212440b60_0;
    %assign/vec4 v0000024212441060_0, 0;
    %load/vec4 v0000024212441100_0;
    %assign/vec4 v00000242124416a0_0, 0;
    %load/vec4 v00000242124414c0_0;
    %assign/vec4 v0000024212441a60_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000242123e4c80;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002421244d410_0, 0, 32;
    %end;
    .thread T_17, $init;
    .scope S_00000242123e4c80;
T_18 ;
    %wait E_00000242123c2b60;
    %load/vec4 v0000024212451f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002421244d410_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000002421244d410_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v000002421244d410_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_00000242123e4c80;
T_19 ;
Ewait_6 .event/or E_00000242123c27e0, E_0x0;
    %wait Ewait_6;
    %load/vec4 v000002421244de40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %load/vec4 v000002421244f600_0;
    %store/vec4 v000002421244ee80_0, 0, 64;
    %jmp T_19.4;
T_19.0 ;
    %load/vec4 v000002421244f600_0;
    %store/vec4 v000002421244ee80_0, 0, 64;
    %jmp T_19.4;
T_19.1 ;
    %load/vec4 v0000024212451da0_0;
    %store/vec4 v000002421244ee80_0, 0, 64;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v000002421244f1a0_0;
    %store/vec4 v000002421244ee80_0, 0, 64;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00000242123e4c80;
T_20 ;
Ewait_7 .event/or E_00000242123c2360, E_0x0;
    %wait Ewait_7;
    %load/vec4 v000002421244f240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %load/vec4 v000002421244e700_0;
    %store/vec4 v000002421244f740_0, 0, 64;
    %jmp T_20.4;
T_20.0 ;
    %load/vec4 v000002421244e700_0;
    %store/vec4 v000002421244f740_0, 0, 64;
    %jmp T_20.4;
T_20.1 ;
    %load/vec4 v0000024212451da0_0;
    %store/vec4 v000002421244f740_0, 0, 64;
    %jmp T_20.4;
T_20.2 ;
    %load/vec4 v000002421244f1a0_0;
    %store/vec4 v000002421244f740_0, 0, 64;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_00000242123e4c80;
T_21 ;
Ewait_8 .event/or E_00000242123c2560, E_0x0;
    %wait Ewait_8;
    %load/vec4 v000002421244c6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v000002421244e3e0_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421244bb10_0, 0, 1;
    %jmp T_21.5;
T_21.2 ;
    %load/vec4 v000002421244f060_0;
    %store/vec4 v000002421244bb10_0, 0, 1;
    %jmp T_21.5;
T_21.3 ;
    %load/vec4 v000002421244f060_0;
    %nor/r;
    %store/vec4 v000002421244bb10_0, 0, 1;
    %jmp T_21.5;
T_21.5 ;
    %pop/vec4 1;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421244bb10_0, 0, 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_00000242123e4c80;
T_22 ;
    %wait E_00000242123c2b60;
    %load/vec4 v0000024212451f80_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_22.3, 10;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002421244d410_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_22.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.2, 9;
    %load/vec4 v000002421244d410_0;
    %cmpi/s 50, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_22.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v000002421244f420_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.6, 9;
    %load/vec4 v000002421244f100_0;
    %nor/r;
    %and;
T_22.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %vpi_call/w 5 272 "$display", "CYCLE %0d: STORE: SW x%d, %d(x%d) -> addr=%d, data=%d (fwd_a=%b, fwd_b=%b)", v000002421244d410_0, v000002421244eb60_0, v000002421244f7e0_0, v000002421244d9e0_0, v000002421244d4b0_0, v000002421244ef20_0, v000002421244de40_0, v000002421244f240_0 {0 0 0};
T_22.4 ;
    %load/vec4 v000002421244e3e0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 51, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_22.12, 4;
    %load/vec4 v000002421244e3e0_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_22.12;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_22.11, 11;
    %load/vec4 v000002421244e3e0_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_22.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_22.10, 10;
    %load/vec4 v000002421244f100_0;
    %nor/r;
    %and;
T_22.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.9, 9;
    %load/vec4 v000002421244df80_0;
    %and;
T_22.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.7, 8;
    %load/vec4 v000002421244d9e0_0;
    %cmpi/e 1, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_22.16, 4;
    %load/vec4 v000002421244eb60_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_22.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.15, 9;
    %load/vec4 v000002421244e5c0_0;
    %pushi/vec4 3, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_22.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.13, 8;
    %vpi_call/w 5 282 "$display", "CYCLE %0d: *** FIBONACCI CALCULATION *** x%d = x%d + x%d = %d + %d = %d", v000002421244d410_0, v000002421244e5c0_0, v000002421244d9e0_0, v000002421244eb60_0, v000002421244ee80_0, v000002421244f740_0, v000002421244d4b0_0 {0 0 0};
    %jmp T_22.14;
T_22.13 ;
    %vpi_call/w 5 286 "$display", "CYCLE %0d: ADD: x%d = x%d + x%d = %d + %d = %d", v000002421244d410_0, v000002421244e5c0_0, v000002421244d9e0_0, v000002421244eb60_0, v000002421244ee80_0, v000002421244f740_0, v000002421244d4b0_0 {0 0 0};
T_22.14 ;
T_22.7 ;
    %load/vec4 v000002421244e3e0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 19, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_22.21, 4;
    %load/vec4 v000002421244e3e0_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_22.21;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_22.20, 10;
    %load/vec4 v000002421244f100_0;
    %nor/r;
    %and;
T_22.20;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.19, 9;
    %load/vec4 v000002421244df80_0;
    %and;
T_22.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.17, 8;
    %vpi_call/w 5 294 "$display", "CYCLE %0d: ADDI: x%d = x%d + %d = %d + %d = %d", v000002421244d410_0, v000002421244e5c0_0, v000002421244d9e0_0, v000002421244f7e0_0, v000002421244ee80_0, v000002421244f7e0_0, v000002421244d4b0_0 {0 0 0};
T_22.17 ;
    %load/vec4 v000002421244f100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.22, 8;
    %vpi_call/w 5 301 "$display", "CYCLE %0d: RAW HAZARD STALL - ID(rs1=%d,rs2=%d) waits for EX(rd=%d,regwr=%b)", v000002421244d410_0, v000002421244dbc0_0, v000002421244e200_0, v000002421244e5c0_0, v000002421244df80_0 {0 0 0};
T_22.22 ;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_00000242123e4c80;
T_23 ;
    %wait E_00000242123c2b60;
    %load/vec4 v0000024212451f80_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_23.3, 10;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002421244d410_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_23.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.2, 9;
    %load/vec4 v000002421244d410_0;
    %cmpi/s 50, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_23.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v000002421244df80_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_23.7, 10;
    %load/vec4 v000002421244f100_0;
    %nor/r;
    %and;
T_23.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.6, 9;
    %load/vec4 v000002421244e5c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_23.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v000002421244e3e0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 51, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_23.12, 4;
    %load/vec4 v000002421244d9e0_0;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.12;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_23.11, 10;
    %load/vec4 v000002421244eb60_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.10, 9;
    %load/vec4 v000002421244e5c0_0;
    %pushi/vec4 3, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %load/vec4 v000002421244d410_0;
    %subi 7, 0, 32;
    %pushi/vec4 17, 0, 32;
    %div/s;
    %addi 1, 0, 32;
    %vpi_call/w 5 313 "$display", "CYCLE %0d: *** EX_FIBONACCI_ALU *** rd=x%d, result=%d (0x%h) [Fib(%d)]", v000002421244d410_0, v000002421244e5c0_0, v000002421244d4b0_0, v000002421244d4b0_0, S<0,vec4,s32> {1 0 0};
    %jmp T_23.9;
T_23.8 ;
    %vpi_call/w 5 316 "$display", "CYCLE %0d: EX_STAGE_ALU: rd=x%d, ALU_result=%d (0x%h)", v000002421244d410_0, v000002421244e5c0_0, v000002421244d4b0_0, v000002421244d4b0_0 {0 0 0};
T_23.9 ;
T_23.4 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_00000242123e7f30;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000242124504a0_0, 0, 32;
    %end;
    .thread T_24, $init;
    .scope S_00000242123e7f30;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421244f960_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002421244f960_0, 0, 1;
    %delay 5000, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_00000242123e7f30;
T_26 ;
    %wait E_00000242123c2b60;
    %load/vec4 v0000024212450860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000242124504a0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v00000242124504a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000242124504a0_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_00000242123e7f30;
T_27 ;
    %wait E_00000242123c2b60;
    %load/vec4 v0000024212450860_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.3, 10;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000242124504a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_27.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.2, 9;
    %load/vec4 v00000242124504a0_0;
    %cmpi/s 200, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_27.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %vpi_call/w 4 40 "$display", "CYCLE %0d:", v00000242124504a0_0 {0 0 0};
    %vpi_call/w 4 41 "$display", "  IF: PC=%016h, Instr=%08h", v000002421244ede0_0, v000002421244e480_0 {0 0 0};
    %vpi_call/w 4 42 "$display", "  ID: PC=%016h, Instr=%08h, rs1=%2d, rs2=%2d, rd=%2d", v000002421244ea20_0, v000002421244e160_0, v000002421244dbc0_0, v000002421244e200_0, v000002421244e840_0 {0 0 0};
    %load/vec4 v000002421244e3e0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 51, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_27.10, 4;
    %load/vec4 v000002421244e3e0_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.10;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_27.9, 12;
    %load/vec4 v000002421244e3e0_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.9;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_27.8, 11;
    %load/vec4 v000002421244d9e0_0;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.7, 10;
    %load/vec4 v000002421244eb60_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.6, 9;
    %load/vec4 v000002421244e5c0_0;
    %pushi/vec4 3, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %load/vec4 v000002421244d4b0_0;
    %load/vec4 v000002421244ee80_0;
    %load/vec4 v000002421244f740_0;
    %load/vec4 v000002421244d4b0_0;
    %vpi_call/w 4 49 "$display", "  EX: ALURes=%0d, MemWrite=%b, MemRead=%b, rd=%2d *** FIBONACCI: x1(%0d) + x2(%0d) = %0d ***", S<3,vec4,s64>, v000002421244f420_0, v000002421244f2e0_0, v000002421244e5c0_0, S<2,vec4,s64>, S<1,vec4,s64>, S<0,vec4,s64> {4 0 0};
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v000002421244df80_0;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_27.16, 12;
    %load/vec4 v000002421244e5c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.16;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_27.15, 11;
    %load/vec4 v000002421244e3e0_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.15;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.14, 10;
    %load/vec4 v000002421244e3e0_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.13, 9;
    %load/vec4 v000002421244e3e0_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.11, 8;
    %load/vec4 v000002421244d4b0_0;
    %load/vec4 v000002421244ee80_0;
    %load/vec4 v000002421244f740_0;
    %load/vec4 v000002421244d4b0_0;
    %vpi_call/w 4 56 "$display", "  EX: ALURes=%0d, MemWrite=%b, MemRead=%b, rd=%2d *** ADD: x%0d + x%0d = %0d ***", S<3,vec4,s64>, v000002421244f420_0, v000002421244f2e0_0, v000002421244e5c0_0, S<2,vec4,s64>, S<1,vec4,s64>, S<0,vec4,s64> {4 0 0};
    %jmp T_27.12;
T_27.11 ;
    %load/vec4 v000002421244d4b0_0;
    %vpi_call/w 4 61 "$display", "  EX: ALURes=%0d, MemWrite=%b, MemRead=%b, rd=%2d", S<0,vec4,s64>, v000002421244f420_0, v000002421244f2e0_0, v000002421244e5c0_0 {1 0 0};
T_27.12 ;
T_27.5 ;
    %load/vec4 v000002421244f1a0_0;
    %vpi_call/w 4 66 "$display", "  MEM: ALURes=%0d, MemWrite=%b, MemRead=%b, rd=%2d", S<0,vec4,s64>, v000002421244eac0_0, v000002421244e8e0_0, v000002421244ec00_0 {1 0 0};
    %load/vec4 v0000024212451da0_0;
    %vpi_call/w 4 70 "$display", "  WB: rd=%2d, data=%0d, RegWrite=%b", v000002421244fc80_0, S<0,vec4,s64>, v0000024212450ea0_0 {1 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000242124496d0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000242124496d0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000242124496d0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000242124496d0, 4;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000242124496d0, 4;
    %vpi_call/w 4 74 "$display", "  Fib Registers: x1=%20d, x2=%20d, x3=%20d, x5=%20d, x31=%20d", S<4,vec4,s64>, S<3,vec4,s64>, S<2,vec4,s64>, S<1,vec4,s64>, S<0,vec4,s64> {5 0 0};
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000242124496d0, 4;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000242124496d0, 4;
    %vpi_call/w 4 77 "$display", "  Loop Registers: x4=%20d, x27=%20d", S<1,vec4,s64>, S<0,vec4,s64> {2 0 0};
    %vpi_call/w 4 79 "$display", "  Hazard stall: %b", v000002421244f100_0 {0 0 0};
    %load/vec4 v000002421244e160_0;
    %parti/s 7, 0, 2;
    %cmpi/e 51, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_27.23, 4;
    %load/vec4 v000002421244e160_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.23;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_27.22, 12;
    %load/vec4 v000002421244e160_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.22;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_27.21, 11;
    %load/vec4 v000002421244dbc0_0;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.21;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.20, 10;
    %load/vec4 v000002421244e200_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.20;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.19, 9;
    %load/vec4 v000002421244e840_0;
    %pushi/vec4 3, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.17, 8;
    %vpi_call/w 4 84 "$display", "  *** FIBONACCI ADD: x%0d = x%0d + x%0d ***", v000002421244e840_0, v000002421244dbc0_0, v000002421244e200_0 {0 0 0};
T_27.17 ;
    %vpi_call/w 4 87 "$display", "\000" {0 0 0};
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_00000242123e7f30;
T_28 ;
    %wait E_00000242123c2b60;
    %load/vec4 v0000024212450860_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_28.3, 10;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000242124504a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_28.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.2, 9;
    %load/vec4 v00000242124504a0_0;
    %cmpi/s 200, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_28.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v000002421244e3e0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 51, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_28.11, 4;
    %load/vec4 v000002421244e3e0_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_28.11;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_28.10, 13;
    %load/vec4 v000002421244e3e0_0;
    %parti/s 7, 25, 6;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_28.10;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_28.9, 12;
    %load/vec4 v000002421244d9e0_0;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_28.9;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_28.8, 11;
    %load/vec4 v000002421244eb60_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_28.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_28.7, 10;
    %load/vec4 v000002421244e5c0_0;
    %pushi/vec4 3, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_28.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.6, 9;
    %load/vec4 v000002421244df80_0;
    %and;
T_28.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %load/vec4 v00000242124504a0_0;
    %pushi/vec4 17, 0, 32;
    %div/s;
    %load/vec4 v000002421244d4b0_0;
    %vpi_call/w 4 98 "$display", ">>> CYCLE %0d: FIBONACCI RESULT COMPUTED: Fib(%0d) = %0d <<<", v00000242124504a0_0, S<1,vec4,s32>, S<0,vec4,s64> {2 0 0};
T_28.4 ;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_00000242123e7f30;
T_29 ;
    %vpi_call/w 4 106 "$dumpfile", "pipelined_fibo.vcd" {0 0 0};
    %vpi_call/w 4 107 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000242123e7f30 {0 0 0};
    %vpi_call/w 4 109 "$display", "=== RISC-V Pipelined Fibonacci Test (SIGNED DECIMAL DEBUG) ===" {0 0 0};
    %vpi_call/w 4 110 "$display", "Testing pipelined processor with signed decimal display" {0 0 0};
    %vpi_call/w 4 111 "$display", "==============================================================" {0 0 0};
    %vpi_call/w 4 112 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002421244f960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024212450860_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024212450860_0, 0, 1;
    %vpi_call/w 4 121 "$display", "Reset released, starting Fibonacci calculation..." {0 0 0};
    %vpi_call/w 4 122 "$display", "\000" {0 0 0};
    %delay 2000000, 0;
    %vpi_call/w 4 128 "$display", "=== FINAL RESULTS ===" {0 0 0};
    %load/vec4 v00000242124507c0_0;
    %vpi_call/w 4 129 "$display", "Debug output (Register 31): %0d", S<0,vec4,s64> {1 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000242124496d0, 4;
    %vpi_call/w 4 130 "$display", "Register 1 (Fib n-1): %0d", S<0,vec4,s64> {1 0 0};
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000242124496d0, 4;
    %vpi_call/w 4 131 "$display", "Register 2 (Fib n):   %0d", S<0,vec4,s64> {1 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000242124496d0, 4;
    %vpi_call/w 4 132 "$display", "Register 3 (Fib n+1): %0d", S<0,vec4,s64> {1 0 0};
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000242124496d0, 4;
    %vpi_call/w 4 133 "$display", "Register 4 (limit):   %0d", S<0,vec4,s64> {1 0 0};
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000242124496d0, 4;
    %vpi_call/w 4 134 "$display", "Register 5 (addr):    %0d", S<0,vec4,s64> {1 0 0};
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000242124496d0, 4;
    %vpi_call/w 4 135 "$display", "Register 27 (diff):   %0d", S<0,vec4,s64> {1 0 0};
    %vpi_call/w 4 136 "$display", "\000" {0 0 0};
    %vpi_call/w 4 139 "$display", "=== FIBONACCI SEQUENCE IN MEMORY ===" {0 0 0};
    %vpi_call/w 4 140 "$display", "Memory dump (first 20 locations):" {0 0 0};
    %fork t_7, S_000002421244b5a0;
    %jmp t_6;
    .scope S_000002421244b5a0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024212450c20_0, 0, 32;
T_29.0 ;
    %load/vec4 v0000024212450c20_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_29.1, 5;
    %ix/getv/s 4, v0000024212450c20_0;
    %load/vec4a v000002421243da40, 4;
    %vpi_call/w 4 144 "$display", "  mem[%0d] = %0d", v0000024212450c20_0, S<0,vec4,s64> {1 0 0};
    %load/vec4 v0000024212450c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024212450c20_0, 0, 32;
    %jmp T_29.0;
T_29.1 ;
    %end;
    .scope S_00000242123e7f30;
t_6 %join;
    %vpi_call/w 4 147 "$display", "\000" {0 0 0};
    %vpi_call/w 4 150 "$display", "Expected vs Actual:" {0 0 0};
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002421243da40, 4;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_29.2, 8;
    %pushi/vec4 1129271890, 0, 32; draw_string_vec4
    %pushi/vec4 4539220, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_29.3, 8;
T_29.2 ; End of true expr.
    %pushi/vec4 17746, 0, 32; draw_string_vec4
    %pushi/vec4 5394258, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_29.3, 8;
 ; End of false expr.
    %blend;
T_29.3;
    %vpi_call/w 4 151 "$display", " Fib(1) = 1 [%s] (at word addr 2)", S<0,vec4,u56> {1 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002421243da40, 4;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_29.4, 8;
    %pushi/vec4 1129271890, 0, 32; draw_string_vec4
    %pushi/vec4 4539220, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_29.5, 8;
T_29.4 ; End of true expr.
    %pushi/vec4 17746, 0, 32; draw_string_vec4
    %pushi/vec4 5394258, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_29.5, 8;
 ; End of false expr.
    %blend;
T_29.5;
    %vpi_call/w 4 152 "$display", " Fib(2) = 1 [%s] (at word addr 3)", S<0,vec4,u56> {1 0 0};
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002421243da40, 4;
    %cmpi/e 2, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_29.6, 8;
    %pushi/vec4 1129271890, 0, 32; draw_string_vec4
    %pushi/vec4 4539220, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_29.7, 8;
T_29.6 ; End of true expr.
    %pushi/vec4 17746, 0, 32; draw_string_vec4
    %pushi/vec4 5394258, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_29.7, 8;
 ; End of false expr.
    %blend;
T_29.7;
    %vpi_call/w 4 153 "$display", " Fib(3) = 2 [%s] (at word addr 4)", S<0,vec4,u56> {1 0 0};
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002421243da40, 4;
    %cmpi/e 3, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_29.8, 8;
    %pushi/vec4 1129271890, 0, 32; draw_string_vec4
    %pushi/vec4 4539220, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_29.9, 8;
T_29.8 ; End of true expr.
    %pushi/vec4 17746, 0, 32; draw_string_vec4
    %pushi/vec4 5394258, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_29.9, 8;
 ; End of false expr.
    %blend;
T_29.9;
    %vpi_call/w 4 154 "$display", " Fib(4) = 3 [%s] (at word addr 5)", S<0,vec4,u56> {1 0 0};
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002421243da40, 4;
    %cmpi/e 5, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 1129271890, 0, 32; draw_string_vec4
    %pushi/vec4 4539220, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %pushi/vec4 17746, 0, 32; draw_string_vec4
    %pushi/vec4 5394258, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %vpi_call/w 4 155 "$display", " Fib(5) = 5 [%s] (at word addr 6)", S<0,vec4,u56> {1 0 0};
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002421243da40, 4;
    %cmpi/e 8, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 1129271890, 0, 32; draw_string_vec4
    %pushi/vec4 4539220, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %pushi/vec4 17746, 0, 32; draw_string_vec4
    %pushi/vec4 5394258, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %vpi_call/w 4 156 "$display", " Fib(6) = 8 [%s] (at word addr 7)", S<0,vec4,u56> {1 0 0};
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002421243da40, 4;
    %cmpi/e 13, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_29.14, 8;
    %pushi/vec4 1129271890, 0, 32; draw_string_vec4
    %pushi/vec4 4539220, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_29.15, 8;
T_29.14 ; End of true expr.
    %pushi/vec4 17746, 0, 32; draw_string_vec4
    %pushi/vec4 5394258, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_29.15, 8;
 ; End of false expr.
    %blend;
T_29.15;
    %vpi_call/w 4 157 "$display", " Fib(7) = 13 [%s] (at word addr 8)", S<0,vec4,u56> {1 0 0};
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002421243da40, 4;
    %cmpi/e 21, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_29.16, 8;
    %pushi/vec4 1129271890, 0, 32; draw_string_vec4
    %pushi/vec4 4539220, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_29.17, 8;
T_29.16 ; End of true expr.
    %pushi/vec4 17746, 0, 32; draw_string_vec4
    %pushi/vec4 5394258, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_29.17, 8;
 ; End of false expr.
    %blend;
T_29.17;
    %vpi_call/w 4 158 "$display", " Fib(8) = 21 [%s] (at word addr 9)", S<0,vec4,u56> {1 0 0};
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002421243da40, 4;
    %cmpi/e 34, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_29.18, 8;
    %pushi/vec4 1129271890, 0, 32; draw_string_vec4
    %pushi/vec4 4539220, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_29.19, 8;
T_29.18 ; End of true expr.
    %pushi/vec4 17746, 0, 32; draw_string_vec4
    %pushi/vec4 5394258, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_29.19, 8;
 ; End of false expr.
    %blend;
T_29.19;
    %vpi_call/w 4 159 "$display", " Fib(9) = 34 [%s] (at word addr 10)", S<0,vec4,u56> {1 0 0};
    %fork t_9, S_000002421244b730;
    %jmp t_8;
    .scope S_000002421244b730;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024212450cc0_0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002421243da40, 4;
    %cmpi/e 1, 0, 64;
    %jmp/0xz  T_29.20, 4;
    %load/vec4 v0000024212450cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024212450cc0_0, 0, 32;
T_29.20 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002421243da40, 4;
    %cmpi/e 1, 0, 64;
    %jmp/0xz  T_29.22, 4;
    %load/vec4 v0000024212450cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024212450cc0_0, 0, 32;
T_29.22 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002421243da40, 4;
    %cmpi/e 2, 0, 64;
    %jmp/0xz  T_29.24, 4;
    %load/vec4 v0000024212450cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024212450cc0_0, 0, 32;
T_29.24 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002421243da40, 4;
    %cmpi/e 3, 0, 64;
    %jmp/0xz  T_29.26, 4;
    %load/vec4 v0000024212450cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024212450cc0_0, 0, 32;
T_29.26 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002421243da40, 4;
    %cmpi/e 5, 0, 64;
    %jmp/0xz  T_29.28, 4;
    %load/vec4 v0000024212450cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024212450cc0_0, 0, 32;
T_29.28 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002421243da40, 4;
    %cmpi/e 8, 0, 64;
    %jmp/0xz  T_29.30, 4;
    %load/vec4 v0000024212450cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024212450cc0_0, 0, 32;
T_29.30 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002421243da40, 4;
    %cmpi/e 13, 0, 64;
    %jmp/0xz  T_29.32, 4;
    %load/vec4 v0000024212450cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024212450cc0_0, 0, 32;
T_29.32 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002421243da40, 4;
    %cmpi/e 21, 0, 64;
    %jmp/0xz  T_29.34, 4;
    %load/vec4 v0000024212450cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024212450cc0_0, 0, 32;
T_29.34 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002421243da40, 4;
    %cmpi/e 34, 0, 64;
    %jmp/0xz  T_29.36, 4;
    %load/vec4 v0000024212450cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024212450cc0_0, 0, 32;
T_29.36 ;
    %vpi_call/w 4 175 "$display", "\000" {0 0 0};
    %vpi_call/w 4 176 "$display", "Verification: %0d/9 correct values", v0000024212450cc0_0 {0 0 0};
    %load/vec4 v0000024212450cc0_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_29.38, 4;
    %vpi_call/w 4 178 "$display", "SUCCESS: Fibonacci calculation is working!" {0 0 0};
    %jmp T_29.39;
T_29.38 ;
    %vpi_call/w 4 180 "$display", "ERROR: Some Fibonacci values are incorrect!" {0 0 0};
T_29.39 ;
    %end;
    .scope S_00000242123e7f30;
t_8 %join;
    %vpi_call/w 4 184 "$display", "\000" {0 0 0};
    %vpi_call/w 4 185 "$display", "=== PIPELINE STATISTICS ===" {0 0 0};
    %vpi_call/w 4 186 "$display", "Total cycles: %0d", v00000242124504a0_0 {0 0 0};
    %vpi_call/w 4 188 "$finish" {0 0 0};
    %end;
    .thread T_29;
    .scope S_00000242123e80c0;
T_30 ;
    %wait E_00000242123c23e0;
    %load/vec4 v0000024212451120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024212450400_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000024212450400_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000024212450400_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_00000242123e80c0;
T_31 ;
    %wait E_00000242123c23e0;
    %load/vec4 v0000024212451120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024212450220_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v000002421244fd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0000024212450220_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000024212450220_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_00000242123e80c0;
T_32 ;
    %wait E_00000242123c23e0;
    %load/vec4 v0000024212451120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024212450d60_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000002421244fdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0000024212450d60_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000024212450d60_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "-";
    "src/hazard_detection_unit.sv";
    "testbench/pipeline_cpu_tb.sv";
    "src/pipelined_cpu.sv";
    "src/alu.sv";
    "src/branch_predictor.sv";
    "src/control_unit.sv";
    "src/data_mem.sv";
    "src/pipeline_registers.sv";
    "src/forwarding_unit.sv";
    "src/instr_mem.sv";
    "src/pc_pipelined.sv";
    "src/reg_file.sv";
    "src/sign_extend.sv";
    "src/pipeline_performance_monitor.sv";
