# Verilog_project_Backend_unit-for-mixed-IC
This is simulated on icarus.
Please go through test bench and simulate it.
