
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacchead' (Linux_x86_64 version 5.15.0-134-generic) on Fri May 02 20:08:33 CST 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project lstm 
INFO: [HLS 200-10] Creating and opening project '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm'.
INFO: [HLS 200-1510] Running: add_files /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp 
INFO: [HLS 200-10] Adding design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp' to the project
INFO: [HLS 200-1510] Running: set_top lstm 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 46555
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 10.1 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 36.07 seconds. CPU system time: 3.52 seconds. Elapsed time: 41.58 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'F' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:137:10)
INFO: [HLS 214-291] Loop 'I' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:147:10)
INFO: [HLS 214-291] Loop 'C' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:157:4)
INFO: [HLS 214-291] Loop 'O' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:168:10)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_279_11' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:279:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_275_10' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:275:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_269_9' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:269:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_204_8' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:204:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_196_7' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:196:27)
INFO: [HLS 214-186] Unrolling loop 'F' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:137:10) in function 'lstm' completely with a factor of 5 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:55:0)
INFO: [HLS 214-186] Unrolling loop 'I' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:147:10) in function 'lstm' completely with a factor of 5 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:55:0)
INFO: [HLS 214-186] Unrolling loop 'C' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:157:4) in function 'lstm' completely with a factor of 5 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:55:0)
INFO: [HLS 214-186] Unrolling loop 'O' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:168:10) in function 'lstm' completely with a factor of 5 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:55:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_279_11' (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:279:36) in function 'exp_reduce::exp<8, 2>' completely with a factor of 12 (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_275_10' (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:275:36) in function 'exp_reduce::exp<8, 2>' completely with a factor of 10 (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_269_9' (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:269:31) in function 'exp_reduce::exp<8, 2>' completely with a factor of 10 (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_204_8' (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:204:35) in function 'exp_reduce::exp<8, 2>' completely with a factor of 22 (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_196_7' (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:196:27) in function 'exp_reduce::exp<8, 2>' completely with a factor of 8 (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_279_11' (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:279:36) in function 'exp_reduce::exp<9, 3>' completely with a factor of 13 (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_275_10' (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:275:36) in function 'exp_reduce::exp<9, 3>' completely with a factor of 9 (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_269_9' (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:269:31) in function 'exp_reduce::exp<9, 3>' completely with a factor of 9 (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_204_8' (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:204:35) in function 'exp_reduce::exp<9, 3>' completely with a factor of 22 (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_196_7' (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:196:27) in function 'exp_reduce::exp<9, 3>' completely with a factor of 8 (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0> hls::exp<9, 3>(ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'sigmoid(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> hls::exp<8, 2>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'tanh_inhouse(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0> hls::exp<9, 3>(ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'tanh_inhouse(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'sigmoid(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'lstm(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [20], ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:55:0)
INFO: [HLS 214-241] Aggregating maxi variable 'u_array' with compact=none mode in 8-bits (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:55:0)
INFO: [HLS 214-364] Automatically inlining function 'ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<9, 3>(ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>) (.18.24.30)' to improve effectiveness of pipeline pragma in function 'lstm(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [20], ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_math.h:1190:12)
INFO: [HLS 214-364] Automatically inlining function 'tanh_inhouse(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' to improve effectiveness of pipeline pragma in function 'lstm(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [20], ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:163:50)
INFO: [HLS 214-364] Automatically inlining function 'tanh_inhouse(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' to improve effectiveness of pipeline pragma in function 'lstm(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [20], ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:175:35)
INFO: [HLS 214-364] Automatically inlining function 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> exp_reduce::exp<8, 2>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>) (.44.50.56)' to improve effectiveness of pipeline pragma in function 'lstm(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [20], ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_math.h:1190:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'w_array_B' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'w_bias_B' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'u_array_B' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=2' for array 'u_array_B' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:134:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'u_bias_B' due to pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:134:9)
INFO: [HLS 214-248] Applying array_partition to 'w_array_B': Cyclic partitioning with factor 2 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:72:11)
INFO: [HLS 214-248] Applying array_partition to 'w_bias_B': Cyclic partitioning with factor 2 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:73:11)
INFO: [HLS 214-248] Applying array_partition to 'u_array_B': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 2. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:74:11)
INFO: [HLS 214-248] Applying array_partition to 'u_bias_B': Cyclic partitioning with factor 2 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:75:11)
INFO: [HLS 214-115] Multiple burst reads of length 59 and bit width 8 in loop 'READ_IN'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:81:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:81:2)
INFO: [HLS 214-115] Multiple burst reads of length 20 and bit width 8 in loop 'READ_W_ARRAY'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:87:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:87:2)
INFO: [HLS 214-115] Multiple burst reads of length 20 and bit width 8 in loop 'READ_W_BIAS'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:93:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:93:2)
INFO: [HLS 214-115] Multiple burst reads of length 100 and bit width 8 in loop 'READ_U_ARRAY'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:99:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:99:2)
INFO: [HLS 214-115] Multiple burst reads of length 20 and bit width 8 in loop 'READ_U_BIAS'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:108:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:108:2)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 8 in loop 'READ_DENSE_WEIGHTS'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:114:2) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:114:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 14.41 seconds. CPU system time: 1.33 seconds. Elapsed time: 21.18 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.236 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.259 GB.
INFO: [XFORM 203-510] Pipelining loop 'READ_IN' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:81) in function 'lstm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_W_ARRAY' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:87) in function 'lstm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_W_BIAS' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:93) in function 'lstm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_101_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:101) in function 'lstm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_U_BIAS' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:108) in function 'lstm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_DENSE_WEIGHTS' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:114) in function 'lstm' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:134:9) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:132:3) in function 'lstm'... converting 34 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'lstm' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:53:6)...100 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.6 seconds; current allocated memory: 1.313 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'READ_U_ARRAY' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:99:10) in function 'lstm'.
WARNING: [HLS 200-960] Cannot flatten loop 'SEQ' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:129:11) in function 'lstm' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'inputs_B.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:83:15)
INFO: [HLS 200-472] Inferring partial write operation for 'w_array_B.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:89:16)
INFO: [HLS 200-472] Inferring partial write operation for 'w_bias_B.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:95:15)
INFO: [HLS 200-472] Inferring partial write operation for 'u_array_B.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:103:20)
INFO: [HLS 200-472] Inferring partial write operation for 'u_bias_B.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:110:15)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_weights_B.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:116:22)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden_states.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'cell_states.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:163:25)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden_states.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:175:27)
INFO: [HLS 200-472] Inferring partial write operation for 'prev_hidden_states.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/lstm/lstm_fast.cpp:183:24)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.48 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.394 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lstm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lstm_Pipeline_READ_IN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_IN'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'READ_IN'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.394 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lstm_Pipeline_READ_W_ARRAY' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'w_array_B_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'w_array_B_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'READ_W_ARRAY'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'READ_W_ARRAY'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.395 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lstm_Pipeline_READ_W_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'w_bias_B_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'w_bias_B_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'READ_W_BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'READ_W_BIAS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.395 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lstm_Pipeline_READ_U_ARRAY_VITIS_LOOP_101_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_14'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'READ_U_ARRAY_VITIS_LOOP_101_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'READ_U_ARRAY_VITIS_LOOP_101_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.75 seconds; current allocated memory: 1.396 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.396 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lstm_Pipeline_READ_U_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_bias_B_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_bias_B_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'READ_U_BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'READ_U_BIAS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.396 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.396 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lstm_Pipeline_READ_DENSE_WEIGHTS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_DENSE_WEIGHTS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'READ_DENSE_WEIGHTS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.396 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.396 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lstm_Pipeline_UNITS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_bias_B_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_bias_B_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'w_bias_B_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'w_bias_B_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'u_array_B_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'w_array_B_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'w_array_B_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'UNITS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 54, loop 'UNITS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.1 seconds; current allocated memory: 1.401 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.78 seconds; current allocated memory: 1.401 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lstm_Pipeline_HID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'HID'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'HID'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.81 seconds; current allocated memory: 1.402 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lstm_Pipeline_DENSE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'DENSE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'DENSE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.402 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.403 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0 seconds. Elapsed time: 1.45 seconds; current allocated memory: 1.404 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lstm_Pipeline_READ_IN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lstm_Pipeline_READ_IN' pipeline 'READ_IN' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_IN/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_IN/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_IN/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_IN/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_IN/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_IN/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_IN/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_IN/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_IN/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_IN/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_IN/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_IN/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lstm_Pipeline_READ_IN'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.74 seconds; current allocated memory: 1.404 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lstm_Pipeline_READ_W_ARRAY' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lstm_Pipeline_READ_W_ARRAY' pipeline 'READ_W_ARRAY' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_W_ARRAY/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_W_ARRAY/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_W_ARRAY/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_W_ARRAY/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_W_ARRAY/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_W_ARRAY/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_W_ARRAY/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_W_ARRAY/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_W_ARRAY/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_W_ARRAY/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_W_ARRAY/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_W_ARRAY/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lstm_Pipeline_READ_W_ARRAY'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.73 seconds; current allocated memory: 1.404 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lstm_Pipeline_READ_W_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lstm_Pipeline_READ_W_BIAS' pipeline 'READ_W_BIAS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_W_BIAS/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_W_BIAS/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_W_BIAS/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_W_BIAS/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_W_BIAS/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_W_BIAS/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_W_BIAS/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_W_BIAS/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_W_BIAS/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_W_BIAS/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_W_BIAS/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_W_BIAS/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lstm_Pipeline_READ_W_BIAS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.83 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lstm_Pipeline_READ_U_ARRAY_VITIS_LOOP_101_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lstm_Pipeline_READ_U_ARRAY_VITIS_LOOP_101_1' pipeline 'READ_U_ARRAY_VITIS_LOOP_101_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_U_ARRAY_VITIS_LOOP_101_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_U_ARRAY_VITIS_LOOP_101_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_U_ARRAY_VITIS_LOOP_101_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_U_ARRAY_VITIS_LOOP_101_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_U_ARRAY_VITIS_LOOP_101_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_U_ARRAY_VITIS_LOOP_101_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_U_ARRAY_VITIS_LOOP_101_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_U_ARRAY_VITIS_LOOP_101_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_U_ARRAY_VITIS_LOOP_101_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_U_ARRAY_VITIS_LOOP_101_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_U_ARRAY_VITIS_LOOP_101_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_U_ARRAY_VITIS_LOOP_101_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lstm_Pipeline_READ_U_ARRAY_VITIS_LOOP_101_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.46 seconds; current allocated memory: 1.407 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lstm_Pipeline_READ_U_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lstm_Pipeline_READ_U_BIAS' pipeline 'READ_U_BIAS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_U_BIAS/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_U_BIAS/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_U_BIAS/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_U_BIAS/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_U_BIAS/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_U_BIAS/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_U_BIAS/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_U_BIAS/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_U_BIAS/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_U_BIAS/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_U_BIAS/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_U_BIAS/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lstm_Pipeline_READ_U_BIAS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.81 seconds; current allocated memory: 1.409 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lstm_Pipeline_READ_DENSE_WEIGHTS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lstm_Pipeline_READ_DENSE_WEIGHTS' pipeline 'READ_DENSE_WEIGHTS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_DENSE_WEIGHTS/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_DENSE_WEIGHTS/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_DENSE_WEIGHTS/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_DENSE_WEIGHTS/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_DENSE_WEIGHTS/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_DENSE_WEIGHTS/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_DENSE_WEIGHTS/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_DENSE_WEIGHTS/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_DENSE_WEIGHTS/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_DENSE_WEIGHTS/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_DENSE_WEIGHTS/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lstm_Pipeline_READ_DENSE_WEIGHTS/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lstm_Pipeline_READ_DENSE_WEIGHTS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.51 seconds; current allocated memory: 1.410 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lstm_Pipeline_UNITS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lstm_Pipeline_UNITS' pipeline 'UNITS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_14ns_14_4_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_14s_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25ns_25ns_50_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_14_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_8_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_14ns_10s_8_18_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_16ns_10s_8_20_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lstm_Pipeline_UNITS'.
INFO: [RTMG 210-279] Implementing memory 'lstm_lstm_Pipeline_UNITS_exp_x_msb_2_m_1_table_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lstm_lstm_Pipeline_UNITS_exp_x_msb_1_table_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lstm_lstm_Pipeline_UNITS_exp_x_msb_2_m_1_table_V_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lstm_lstm_Pipeline_UNITS_exp_x_msb_1_table_V_1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.15 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lstm_Pipeline_HID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lstm_Pipeline_HID' pipeline 'HID' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'lstm_Pipeline_HID'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.04 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lstm_Pipeline_DENSE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lstm_Pipeline_DENSE' pipeline 'DENSE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_14ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lstm_Pipeline_DENSE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lstm/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lstm/inputs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lstm/w_array' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lstm/w_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lstm/u_array' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lstm/u_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lstm/dense_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lstm/dense_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lstm/result' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lstm' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'inputs', 'w_array', 'w_bias', 'u_array', 'u_bias', 'dense_weights', 'dense_bias', 'result' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lstm'.
INFO: [RTMG 210-278] Implementing memory 'lstm_inputs_B_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lstm_w_array_B_V_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lstm_u_array_B_V_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lstm_dense_weights_B_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lstm_cell_states_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lstm_prev_hidden_states_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.11 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.02 seconds. CPU system time: 0.24 seconds. Elapsed time: 25.76 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.2 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.86 seconds; current allocated memory: 1.450 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lstm.
INFO: [VLOG 209-307] Generating Verilog RTL for lstm.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 67.12 seconds. CPU system time: 5.96 seconds. Elapsed time: 149.42 seconds; current allocated memory: 259.543 MB.
INFO: [HLS 200-112] Total CPU user time: 70.71 seconds. Total CPU system time: 7.1 seconds. Total elapsed time: 166.01 seconds; peak allocated memory: 1.450 GB.
INFO: [Common 17-206] Exiting vitis_hls at Fri May  2 20:11:18 2025...
