/*
 * STM32F411xx.h
 *
 *  Created on: Oct 11, 2024
 *      Author: Aryan Singh
 */

#ifndef INC_STM32F411XX_H_
#define INC_STM32F411XX_H_

#include <stdint.h>

/*
 * IMP MACROS
 */

#define __IO			volatile

/*
 * Base Addresses of Flash, ROM and SRAM Memories
 */

#define FLASH_BASE		0x08000000U		/*!< Base Address of Main Memory i.e. Flash Memory >*/
#define SRAM_BASE		0x20000000U		/*!< Base Address of SRAM >*/
#define ROM_BASE		0x1FFF0000U		/*!< Base Address of System Memory i.e. ROM >*/


/*
 * Base Addresses of Bus Domains - AHBx, APBx
 */
#define PERIPH_BASE		0x40020000U		/*!< Base Address of the Pheripheral Bus Domain>*/
#define AHB1_BASE		PERIPH_BASE		/*!< Base Address of the AHB1 Bus Domain >*/
#define AHB2_BASE		0x50000000U		/*!< Base Address of the AHB2 Bus Domain >*/
#define APB1_BASE		0x40000000U		/*!< Base Address of the APB1 Bus Domain >*/
#define APB2_BASE		0x40010000U		/*!< Base Address of the APB2 Bus Domain >*/


/*
 * Base Addresses of AHB1 Peripherals
 */
#define GPIOA_BASE					(AHB1_BASE)				/*!< Base Address of GPIOA Peripheral >*/
#define GPIOB_BASE					(AHB1_BASE + 0x0400)	/*!< Base Address of GPIOB Peripheral >*/
#define GPIOC_BASE					(AHB1_BASE + 0x0800)	/*!< Base Address of GPIOC Peripheral >*/
#define GPIOD_BASE					(AHB1_BASE + 0x0C00)	/*!< Base Address of GPIOD Peripheral >*/
#define GPIOE_BASE					(AHB1_BASE + 0x1000)	/*!< Base Address of GPIOE Peripheral >*/

#define GPIOH_BASE					(AHB1_BASE + 0x1C00)	/*!< Base Address of GPIOH Peripheral >*/

#define CRC_BASE					(AHB1_BASE + 0x3000)	/*!< Base Address of CRC Peripheral >*/

#define RCC_BASE					(AHB1_BASE + 0x3800)	/*!< Base Address of RCC Peripheral >*/
#define FLASH_INTERFACE_REGISTER	(AHB1_BASE + 0x3C00)	/*!< Base Address of Flash Interface Register Peripheral >*/

#define DMA_BASE					(AHB1_BASE + 0x6000)	/*!< DMA Peripheral Base Address >*/
#define DMA1_BASE					(DMA_BASE)				/*!< DMA 1 Peripheral Base Address >*/
#define DMA2_BASE					(DMA_BASE + 0x0400)		/*!< DMA 2 Peripheral Base Address>*/


/*
 * Base Addresses of AHB2 Peripherals
 */
#define USB_OTG_FS_BASE				(AHB2_BASE)				/*!< USB OTG FS Peripheral Base Address >*/


/*
 * Base Addresses of APB1 Peripherals
 */
#define TIM2_BASE					(APB1_BASE)				/*!< TIMER 2 Peripheral Base Address >*/
#define TIM3_BASE					(APB1_BASE + 0x0400)	/*!< TIMER 3 Peripheral Base Address >*/
#define TIM4_BASE					(APB1_BASE + 0x0800)	/*!< TIMER 4 Peripheral Base Address >*/
#define TIM5_BASE					(APB1_BASE + 0x0C00)	/*!< TIMER 5 Peripheral Base Address >*/

#define RTC_BKP_BASE				(APB1_BASE + 0x2800)	/*!< RTC Peripheral Base Address >*/
#define WWDG_BASE					(APB1_BASE + 0x2C00)	/*!< Window Watchdog Timer Peripheral Base Address >*/
#define IWDG_BASE					(APB1_BASE + 0x3000)	/*!< Independent Watchdog Timer Peripheral Base Address >*/
#define I2S2_EXT_BASE				(APB1_BASE + 0x3400)	/*!< I2S 2 EXT Peripheral Base Address >*/
#define SPI2_BASE					(APB1_BASE + 0x3800)	/*!< SPI 2 Peripheral Base Address >*/
#define SPI3_BASE					(APB1_BASE + 0x3C00)	/*!< SPI 3 Peripheral Base Address >*/
#define I2S2_BASE					(SPI2_BASE)				/*!< I2S 2 Peripheral Base Address >*/
#define I2S3_BASE					(SPI3_BASE)				/*!< I2S 3 Peripheral Base Address >*/
#define I2S3_EXT_BASE				(APB1_BASE + 0x4000)	/*!< I2S3 Ext Peripheral Base Address >*/
#define USART2_BASE					(APB1_BASE + 0x4400)	/*!< USART 2 Peripheral Base Address >*/

#define I2C1_BASE					(APB1_BASE + 0x5400)	/*!< I2C 1 Peripheral Base Address >*/
#define I2C2_BASE					(APB1_BASE + 0x5800)	/*!< I2C 2 Peripheral Base Address >*/
#define I2C3_BASE					(APB1_BASE + 0x5C00)	/*!< I2C 3 Peripheral Base Address >*/

#define PWR_BASE					(APB1_BASE + 0x7000)	/*!< POWER Peripheral Base Address >*/

/*
 * Base Addresses of APB2 Peripherals
 */
#define TIM1_BASE					(APB2_BASE + 0x0000)	/*!< TIMER 1 Peripheral Base Address >*/
#define USART1_BASE					(APB2_BASE + 0x1000)	/*!< USART 1 Peripheral Base Address >*/
#define USART6_BASE					(APB2_BASE + 0x1400)	/*!< USART 6 Peripheral Base Address >*/

#define ADC1_BASE					(APB2_BASE + 0x2000)	/*!< ADC 1 Peripheral Base Address >*/

#define	SDIO_BASE					(APB2_BASE + 0x2C00)	/*!< SDIO Peripheral Base Address >*/
#define SPI1_BASE					(APB2_BASE + 0x3000)	/*!< SPI 1 Peripheral Base Address >*/
#define SPI4_BASE					(APB2_BASE + 0x3400)	/*!< SPI 4 Peripheral Base Address >*/
#define I2S1_BASE					(SPI1_BASE)				/*!< I2S 1 Peripheral Base Address >*/
#define I2S4_BASE					(SPI4_BASE)				/*!< I2S 4 Peripheral Base Address >*/
#define	SYSCFG_BASE					(APB2_BASE + 0x3800)	/*!< SYSCFG Peripheral Base Address >*/
#define EXTI_BASE					(APB2_BASE + 0x3C00)	/*!< EXTI Controller Peripheral Base Address >*/
#define TIM9_BASE					(APB2_BASE + 0x4000)	/*!< TIMER 9 Peripheral Base Address >*/
#define TIM10_BASE					(APB2_BASE + 0x4400)	/*!< TIMER 10 Peripheral Base Address >*/
#define TIM11_BASE					(APB2_BASE + 0x4800)	/*!< TIMER 11 Peripheral Base Address >*/
#define SPI5_BASE					(APB2_BASE + 0x5000)	/*!< SPI 5 Peripheral Base Address >*/
#define I2S5_BASE					(SPI5_BASE)				/*!< I2S5 Peripheral Base Address >*/


/******************************************************************************************************************************/
/*
 * Peripheral Registers - Structures Definitions
 */

/* GPIO Peripheral Register structure */
typedef struct{
	__IO uint32_t MODER;		/*<! GPIO port mode register						ADDRESS OFFSET: 0x00	*/
	__IO uint32_t OTYPER;		/*<! GPIO port output type register					ADDRESS OFFSET: 0x04	*/
	__IO uint32_t OSPEEDR;		/*<! GPIO port output speed register				ADDRESS OFFSET: 0x08	*/
	__IO uint32_t PUPDR;		/*<! GPIO port pull-up/pull-down register 			ADDRESS OFFSET: 0x0C	*/
	__IO uint32_t IDR;			/*<! GPIO port input data register					ADDRESS OFFSET: 0x10	*/
	__IO uint32_t ODR;			/*<! GPIO port output data register 				ADDRESS OFFSET: 0x14	*/
	__IO uint32_t BSSR;			/*<! GPIO port bit set/reset register 				ADDRESS OFFSET: 0x18	*/
	__IO uint32_t LCKR;			/*<! GPIO port configuration lock register 			ADDRESS OFFSET: 0x1C	*/
	__IO uint32_t AFR[2];		/*<! AF[0]: GPIO alternate function low register	ADDRESS OFFSET: 0x20	*/
								/*<! AF[1]: GPIO alternate function high register	ADDRESS OFFSET: 0x24	*/
}GPIO_RegDef_t;

// GPIO Peripheral Specif Macros



#endif /* INC_STM32F411XX_H_ */
