// Seed: 2747036532
module module_0 (
    input  tri0  id_0,
    output wand  id_1,
    input  tri1  id_2,
    input  wand  id_3,
    input  wire  id_4,
    output uwire id_5
);
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    input wire id_2,
    input uwire id_3,
    output tri0 id_4,
    output uwire id_5,
    output tri id_6,
    output supply0 id_7,
    input supply0 id_8,
    output wand id_9,
    output tri0 id_10
);
  logic id_12, id_13;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8,
      id_3,
      id_2,
      id_9
  );
  assign modCall_1.id_2 = 0;
  wire id_14 = id_12;
endmodule
