// Seed: 1279144552
module module_0 ();
  always @(posedge 1 or posedge 1'b0 <= ~id_1 ^ id_1) begin
    disable id_2;
    if (1'b0) begin
      id_1 <= 1;
    end else begin
      id_1 <= id_2;
      id_2 = 1 == id_2;
    end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(negedge 1'b0) begin
    if (1 == 1) begin
      id_1 <= 1;
    end else begin
      id_2 <= id_2;
    end
  end
  module_0();
endmodule
