<html><body><samp><pre>
<!@TC:1411777080>
<a name=mapperReport2>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 800R, Built Nov 18 2013 10:58:25</a>
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2013.09L 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Linked File: <a href="C:\Users\Yisong\Documents\new\mlp\nn\nn_nn_scck.rpt:@XP_FILE">nn_nn_scck.rpt</a>
Printing clock  summary report in "C:\Users\Yisong\Documents\new\mlp\nn\nn_nn_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1411777080> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1411777080> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 108MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 108MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 121MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 123MB)

<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1411777080> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\yisong\documents\new\mlp\output.vhd:39:2:39:4:@N:BN362:@XP_MSG">output.vhd(39)</a><!@TM:1411777080> | Removing sequential instance output_done of view:PrimLib.dffre(prim) in hierarchy view:work.output(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\yisong\documents\new\mlp\fp_exp.vhd:851:4:851:6:@N:BN362:@XP_MSG">fp_exp.vhd(851)</a><!@TM:1411777080> | Removing sequential instance ofl0_a1 of view:PrimLib.dff(prim) in hierarchy view:work.fp_exp_clk(arch) because there are no references to its outputs 
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\yisong\documents\new\mlp\fp_exp.vhd:599:2:599:11:@N:BN115:@XP_MSG">fp_exp.vhd(599)</a><!@TM:1411777080> | Removing instance delay_ofl of view:work.delay_1_1_delay_ofl(arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\yisong\documents\new\mlp\fp_exp.vhd:293:4:293:6:@N:BN362:@XP_MSG">fp_exp.vhd(293)</a><!@TM:1411777080> | Removing sequential instance buf[1] of view:PrimLib.dff(prim) in hierarchy view:work.delay_1_1_delay_ofl(arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\yisong\documents\new\mlp\receiver.vhd:44:4:44:6:@N:BN362:@XP_MSG">receiver.vhd(44)</a><!@TM:1411777080> | Removing sequential instance count4x_sig[31:0] of view:PrimLib.dffr(prim) in hierarchy view:work.receiver(rtl) because there are no references to its outputs 
syn_allowed_resources : blockrams=26  set on top level netlist main


<a name=mapperReport3>Clock Summary</a>
**************

Start                               Requested     Requested     Clock                                          Clock              
Clock                               Frequency     Period        Type                                           Group              
----------------------------------------------------------------------------------------------------------------------------------
System                              1.0 MHz       1000.000      system                                         system_clkgroup    
main|clk_sig_inferred_clock         1.0 MHz       1000.000      inferred                                       Inferred_clkgroup_0
output|output_new_derived_clock     1.0 MHz       1000.000      derived (from main|clk_sig_inferred_clock)     Inferred_clkgroup_0
spi2|new_data_derived_clock         1.0 MHz       1000.000      derived (from main|clk_sig_inferred_clock)     Inferred_clkgroup_0
==================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\yisong\documents\new\mlp\spi.vhd:69:3:69:5:@W:MT529:@XP_MSG">spi.vhd(69)</a><!@TM:1411777080> | Found inferred clock main|clk_sig_inferred_clock which controls 3366 sequential elements including spi0.write_pending. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 87MB peak: 153MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Sat Sep 27 02:18:00 2014

###########################################################]

</pre></samp></body></html>
