{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1498711244730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498711244750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 28 22:40:43 2017 " "Processing started: Wed Jun 28 22:40:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498711244750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711244750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta proyecto2 -c proyecto2 " "Command: quartus_sta proyecto2 -c proyecto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711244750 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1498711245311 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711247400 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711247400 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711247543 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711247543 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "TimeQuest Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711248750 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "proyecto2.sdc " "Synopsys Design Constraints File file not found: 'proyecto2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711248845 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711248845 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Mclk Mclk " "create_clock -period 1.000 -name Mclk Mclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1498711248849 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name nReset nReset " "create_clock -period 1.000 -name nReset nReset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1498711248849 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FSM_SPI:U2\|fstate.E FSM_SPI:U2\|fstate.E " "create_clock -period 1.000 -name FSM_SPI:U2\|fstate.E FSM_SPI:U2\|fstate.E" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1498711248849 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div_mod:U4\|csi_clk clk_div_mod:U4\|csi_clk " "create_clock -period 1.000 -name clk_div_mod:U4\|csi_clk clk_div_mod:U4\|csi_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1498711248849 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711248849 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "U2\|byte_sends\[0\]~0\|combout " "Node \"U2\|byte_sends\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498711248851 ""} { "Warning" "WSTA_SCC_NODE" "U2\|byte_sends\[0\]~0\|datac " "Node \"U2\|byte_sends\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498711248851 ""}  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711248851 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498711248855 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498711248855 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498711248855 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498711248855 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498711248855 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498711248855 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498711248855 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498711248855 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711248855 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711248857 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711248862 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1498711248864 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1498711248898 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1498711248990 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711248990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.957 " "Worst-case setup slack is -17.957" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711249012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711249012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.957            -235.208 clk_div_mod:U4\|csi_clk  " "  -17.957            -235.208 clk_div_mod:U4\|csi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711249012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.826             -80.734 FSM_SPI:U2\|fstate.E  " "  -17.826             -80.734 FSM_SPI:U2\|fstate.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711249012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.974             -94.521 nReset  " "  -14.974             -94.521 nReset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711249012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.115            -952.617 Mclk  " "   -8.115            -952.617 Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711249012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711249012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.294 " "Worst-case hold slack is 0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711249040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711249040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 Mclk  " "    0.294               0.000 Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711249040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.599               0.000 clk_div_mod:U4\|csi_clk  " "    0.599               0.000 clk_div_mod:U4\|csi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711249040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.851               0.000 FSM_SPI:U2\|fstate.E  " "    0.851               0.000 FSM_SPI:U2\|fstate.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711249040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.015               0.000 nReset  " "    2.015               0.000 nReset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711249040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711249040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.357 " "Worst-case recovery slack is -4.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711249054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711249054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.357             -12.183 FSM_SPI:U2\|fstate.E  " "   -4.357             -12.183 FSM_SPI:U2\|fstate.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711249054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711249054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.646 " "Worst-case removal slack is 1.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711249067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711249067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.646               0.000 FSM_SPI:U2\|fstate.E  " "    1.646               0.000 FSM_SPI:U2\|fstate.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711249067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711249067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711249079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711249079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166            -491.893 Mclk  " "   -3.166            -491.893 Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711249079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -19.021 clk_div_mod:U4\|csi_clk  " "   -0.724             -19.021 clk_div_mod:U4\|csi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711249079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 nReset  " "    0.156               0.000 nReset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711249079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 FSM_SPI:U2\|fstate.E  " "    0.228               0.000 FSM_SPI:U2\|fstate.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711249079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711249079 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498711249119 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711249119 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1498711249138 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711249221 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711259904 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498711260241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498711260241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498711260241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498711260241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498711260241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498711260241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498711260241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498711260241 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711260241 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711260247 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1498711260277 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711260277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.714 " "Worst-case setup slack is -17.714" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711260286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711260286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.714            -233.351 clk_div_mod:U4\|csi_clk  " "  -17.714            -233.351 clk_div_mod:U4\|csi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711260286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.540             -79.358 FSM_SPI:U2\|fstate.E  " "  -17.540             -79.358 FSM_SPI:U2\|fstate.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711260286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.717             -92.204 nReset  " "  -14.717             -92.204 nReset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711260286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.094            -949.662 Mclk  " "   -8.094            -949.662 Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711260286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711260286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.063 " "Worst-case hold slack is 0.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711260304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711260304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 Mclk  " "    0.063               0.000 Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711260304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.656               0.000 clk_div_mod:U4\|csi_clk  " "    0.656               0.000 clk_div_mod:U4\|csi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711260304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.949               0.000 FSM_SPI:U2\|fstate.E  " "    0.949               0.000 FSM_SPI:U2\|fstate.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711260304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.820               0.000 nReset  " "    1.820               0.000 nReset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711260304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711260304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.272 " "Worst-case recovery slack is -4.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711260314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711260314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.272             -12.108 FSM_SPI:U2\|fstate.E  " "   -4.272             -12.108 FSM_SPI:U2\|fstate.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711260314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711260314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.609 " "Worst-case removal slack is 1.609" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711260326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711260326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.609               0.000 FSM_SPI:U2\|fstate.E  " "    1.609               0.000 FSM_SPI:U2\|fstate.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711260326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711260326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711260337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711260337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166            -491.666 Mclk  " "   -3.166            -491.666 Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711260337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -19.010 clk_div_mod:U4\|csi_clk  " "   -0.724             -19.010 clk_div_mod:U4\|csi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711260337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 nReset  " "    0.130               0.000 nReset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711260337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 FSM_SPI:U2\|fstate.E  " "    0.223               0.000 FSM_SPI:U2\|fstate.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711260337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711260337 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498711260360 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711260360 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1498711260373 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711261407 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711267476 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498711267662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498711267662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498711267662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498711267662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498711267662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498711267662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498711267662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498711267662 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711267662 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711267669 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1498711267680 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711267680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.286 " "Worst-case setup slack is -9.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711267693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711267693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.286             -39.030 FSM_SPI:U2\|fstate.E  " "   -9.286             -39.030 FSM_SPI:U2\|fstate.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711267693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.086            -105.499 clk_div_mod:U4\|csi_clk  " "   -9.086            -105.499 clk_div_mod:U4\|csi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711267693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.042             -43.814 nReset  " "   -7.042             -43.814 nReset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711267693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.885            -412.005 Mclk  " "   -3.885            -412.005 Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711267693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711267693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.166 " "Worst-case hold slack is 0.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711267714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711267714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 Mclk  " "    0.166               0.000 Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711267714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 clk_div_mod:U4\|csi_clk  " "    0.190               0.000 clk_div_mod:U4\|csi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711267714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 FSM_SPI:U2\|fstate.E  " "    0.210               0.000 FSM_SPI:U2\|fstate.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711267714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 nReset  " "    0.623               0.000 nReset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711267714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711267714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.618 " "Worst-case recovery slack is -1.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711267728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711267728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.618              -4.199 FSM_SPI:U2\|fstate.E  " "   -1.618              -4.199 FSM_SPI:U2\|fstate.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711267728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711267728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.018 " "Worst-case removal slack is 1.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711267740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711267740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.018               0.000 FSM_SPI:U2\|fstate.E  " "    1.018               0.000 FSM_SPI:U2\|fstate.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711267740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711267740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711267753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711267753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -186.021 Mclk  " "   -2.174            -186.021 Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711267753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.226              -3.233 nReset  " "   -0.226              -3.233 nReset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711267753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 clk_div_mod:U4\|csi_clk  " "    0.102               0.000 clk_div_mod:U4\|csi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711267753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 FSM_SPI:U2\|fstate.E  " "    0.262               0.000 FSM_SPI:U2\|fstate.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711267753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711267753 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498711267778 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711267778 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1498711267799 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498711268315 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498711268315 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498711268315 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498711268315 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498711268315 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498711268315 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498711268315 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498711268315 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711268315 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711268321 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1498711268333 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711268333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.211 " "Worst-case setup slack is -8.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711268345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711268345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.211             -35.008 FSM_SPI:U2\|fstate.E  " "   -8.211             -35.008 FSM_SPI:U2\|fstate.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711268345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.012             -95.540 clk_div_mod:U4\|csi_clk  " "   -8.012             -95.540 clk_div_mod:U4\|csi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711268345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.035             -37.206 nReset  " "   -6.035             -37.206 nReset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711268345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.537            -367.629 Mclk  " "   -3.537            -367.629 Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711268345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711268345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.003 " "Worst-case hold slack is -0.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711268372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711268372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.003              -0.003 Mclk  " "   -0.003              -0.003 Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711268372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 clk_div_mod:U4\|csi_clk  " "    0.171               0.000 clk_div_mod:U4\|csi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711268372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 FSM_SPI:U2\|fstate.E  " "    0.206               0.000 FSM_SPI:U2\|fstate.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711268372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 nReset  " "    0.307               0.000 nReset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711268372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711268372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.516 " "Worst-case recovery slack is -1.516" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711268385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711268385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.516              -3.978 FSM_SPI:U2\|fstate.E  " "   -1.516              -3.978 FSM_SPI:U2\|fstate.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711268385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711268385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.033 " "Worst-case removal slack is 1.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711268401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711268401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.033               0.000 FSM_SPI:U2\|fstate.E  " "    1.033               0.000 FSM_SPI:U2\|fstate.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711268401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711268401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711268417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711268417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -186.301 Mclk  " "   -2.174            -186.301 Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711268417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.189              -2.824 nReset  " "   -0.189              -2.824 nReset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711268417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099               0.000 clk_div_mod:U4\|csi_clk  " "    0.099               0.000 clk_div_mod:U4\|csi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711268417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 FSM_SPI:U2\|fstate.E  " "    0.301               0.000 FSM_SPI:U2\|fstate.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498711268417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711268417 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498711268452 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711268452 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711273886 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711273889 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1556 " "Peak virtual memory: 1556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498711274099 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 28 22:41:14 2017 " "Processing ended: Wed Jun 28 22:41:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498711274099 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498711274099 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498711274099 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498711274099 ""}
