m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dU:/University/cpre381/ProjB
Eadd4to32bits
Z1 w1575589612
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
Z4 dU:/University/cpre381/github/CPRE381/ProjC
Z5 8U:/University/cpre381/github/CPRE381/ProjC/add4to32bits.vhd
Z6 FU:/University/cpre381/github/CPRE381/ProjC/add4to32bits.vhd
l0
L4
VB3G6FIYK^KMn@l`]2b>zC1
!s100 JjzJTP04T4=Rzz`li_jU60
Z7 OP;C;10.7b;67
32
Z8 !s110 1575590813
!i10b 1
Z9 !s108 1575590812.000000
Z10 !s90 -reportprogress|300|-work|work|U:/University/cpre381/github/CPRE381/ProjC/add4to32bits.vhd|U:/University/cpre381/github/CPRE381/ProjC/alu.vhd|U:/University/cpre381/github/CPRE381/ProjC/alu_1b.vhd|U:/University/cpre381/github/CPRE381/ProjC/andg2.vhd|U:/University/cpre381/github/CPRE381/ProjC/array_type.vhd|U:/University/cpre381/github/CPRE381/ProjC/big_alu.vhd|U:/University/cpre381/github/CPRE381/ProjC/Control.vhd|U:/University/cpre381/github/CPRE381/ProjC/decoder5to32.vhd|U:/University/cpre381/github/CPRE381/ProjC/dff_pipe.vhd|U:/University/cpre381/github/CPRE381/ProjC/dff32_pipe.vhd|U:/University/cpre381/github/CPRE381/ProjC/dff32bit.vhd|U:/University/cpre381/github/CPRE381/ProjC/extender.vhd|U:/University/cpre381/github/CPRE381/ProjC/flipper.vhd|U:/University/cpre381/github/CPRE381/ProjC/full_adder.vhd|U:/University/cpre381/github/CPRE381/ProjC/fullAddNBitDF.vhd|U:/University/cpre381/github/CPRE381/ProjC/IF_ID.vhd|U:/University/cpre381/github/CPRE381/ProjC/invg.vhd|U:/University/cpre381/github/CPRE381/ProjC/lui_shifter.vhd|U:/University/cpre381/github/CPRE381/ProjC/mem.vhd|U:/University/cpre381/github/CPRE381/ProjC/MIPS_Processor.vhd|U:/University/cpre381/github/CPRE381/ProjC/mux2_1.vhd|U:/University/cpre381/github/CPRE381/ProjC/mux2_1dataflow.vhd|U:/University/cpre381/github/CPRE381/ProjC/mux2to1.vhd|U:/University/cpre381/github/CPRE381/ProjC/mux2to1NBitDF.vhd|U:/University/cpre381/github/CPRE381/ProjC/mux5to1.vhd|U:/University/cpre381/github/CPRE381/ProjC/mux32_2to1.vhd|U:/University/cpre381/github/CPRE381/ProjC/mux32to1.vhd|U:/University/cpre381/github/CPRE381/ProjC/org2.vhd|U:/University/cpre381/github/CPRE381/ProjC/PC_reg.vhd|U:/University/cpre381/github/CPRE381/ProjC/regfile.vhd|U:/University/cpre381/github/CPRE381/ProjC/regn.vhd|U:/University/cpre381/github/CPRE381/ProjC/ripple_adder.vhd|U:/University/cpre381/github/CPRE381/ProjC/shiftALL.vhd|U:/University/cpre381/github/CPRE381/ProjC/shiftRight32.vhd|U:/University/cpre381/github/CPRE381/ProjC/srl32.vhd|U:/University/cpre381/github/CPRE381/ProjC/tb_Control.vhd|U:/University/cpre381/github/CPRE381/ProjC/xorg2.vhd|
!s107 U:/University/cpre381/github/CPRE381/ProjC/xorg2.vhd|U:/University/cpre381/github/CPRE381/ProjC/tb_Control.vhd|U:/University/cpre381/github/CPRE381/ProjC/srl32.vhd|U:/University/cpre381/github/CPRE381/ProjC/shiftRight32.vhd|U:/University/cpre381/github/CPRE381/ProjC/shiftALL.vhd|U:/University/cpre381/github/CPRE381/ProjC/ripple_adder.vhd|U:/University/cpre381/github/CPRE381/ProjC/regn.vhd|U:/University/cpre381/github/CPRE381/ProjC/regfile.vhd|U:/University/cpre381/github/CPRE381/ProjC/PC_reg.vhd|U:/University/cpre381/github/CPRE381/ProjC/org2.vhd|U:/University/cpre381/github/CPRE381/ProjC/mux32to1.vhd|U:/University/cpre381/github/CPRE381/ProjC/mux32_2to1.vhd|U:/University/cpre381/github/CPRE381/ProjC/mux5to1.vhd|U:/University/cpre381/github/CPRE381/ProjC/mux2to1NBitDF.vhd|U:/University/cpre381/github/CPRE381/ProjC/mux2to1.vhd|U:/University/cpre381/github/CPRE381/ProjC/mux2_1dataflow.vhd|U:/University/cpre381/github/CPRE381/ProjC/mux2_1.vhd|U:/University/cpre381/github/CPRE381/ProjC/MIPS_Processor.vhd|U:/University/cpre381/github/CPRE381/ProjC/mem.vhd|U:/University/cpre381/github/CPRE381/ProjC/lui_shifter.vhd|U:/University/cpre381/github/CPRE381/ProjC/invg.vhd|U:/University/cpre381/github/CPRE381/ProjC/IF_ID.vhd|U:/University/cpre381/github/CPRE381/ProjC/fullAddNBitDF.vhd|U:/University/cpre381/github/CPRE381/ProjC/full_adder.vhd|U:/University/cpre381/github/CPRE381/ProjC/flipper.vhd|U:/University/cpre381/github/CPRE381/ProjC/extender.vhd|U:/University/cpre381/github/CPRE381/ProjC/dff32bit.vhd|U:/University/cpre381/github/CPRE381/ProjC/dff32_pipe.vhd|U:/University/cpre381/github/CPRE381/ProjC/dff_pipe.vhd|U:/University/cpre381/github/CPRE381/ProjC/decoder5to32.vhd|U:/University/cpre381/github/CPRE381/ProjC/Control.vhd|U:/University/cpre381/github/CPRE381/ProjC/big_alu.vhd|U:/University/cpre381/github/CPRE381/ProjC/array_type.vhd|U:/University/cpre381/github/CPRE381/ProjC/andg2.vhd|U:/University/cpre381/github/CPRE381/ProjC/alu_1b.vhd|U:/University/cpre381/github/CPRE381/ProjC/alu.vhd|U:/University/cpre381/github/CPRE381/ProjC/add4to32bits.vhd|
!i113 1
Z11 o-work work
Z12 tExplicit 1 CvgOpt 0
Astructure
R2
R3
Z13 DEx4 work 12 add4to32bits 0 22 B3G6FIYK^KMn@l`]2b>zC1
l23
L11
Z14 V[f3lb<4DzD5EDCzNRU[Em1
Z15 !s100 YcLG@5ZNUm=I>FR`[2]kW1
R7
32
R8
!i10b 1
R9
R10
Z16 !s107 U:/University/cpre381/github/CPRE381/ProjC/xorg2.vhd|U:/University/cpre381/github/CPRE381/ProjC/tb_Control.vhd|U:/University/cpre381/github/CPRE381/ProjC/srl32.vhd|U:/University/cpre381/github/CPRE381/ProjC/shiftRight32.vhd|U:/University/cpre381/github/CPRE381/ProjC/shiftALL.vhd|U:/University/cpre381/github/CPRE381/ProjC/ripple_adder.vhd|U:/University/cpre381/github/CPRE381/ProjC/regn.vhd|U:/University/cpre381/github/CPRE381/ProjC/regfile.vhd|U:/University/cpre381/github/CPRE381/ProjC/PC_reg.vhd|U:/University/cpre381/github/CPRE381/ProjC/org2.vhd|U:/University/cpre381/github/CPRE381/ProjC/mux32to1.vhd|U:/University/cpre381/github/CPRE381/ProjC/mux32_2to1.vhd|U:/University/cpre381/github/CPRE381/ProjC/mux5to1.vhd|U:/University/cpre381/github/CPRE381/ProjC/mux2to1NBitDF.vhd|U:/University/cpre381/github/CPRE381/ProjC/mux2to1.vhd|U:/University/cpre381/github/CPRE381/ProjC/mux2_1dataflow.vhd|U:/University/cpre381/github/CPRE381/ProjC/mux2_1.vhd|U:/University/cpre381/github/CPRE381/ProjC/MIPS_Processor.vhd|U:/University/cpre381/github/CPRE381/ProjC/mem.vhd|U:/University/cpre381/github/CPRE381/ProjC/lui_shifter.vhd|U:/University/cpre381/github/CPRE381/ProjC/invg.vhd|U:/University/cpre381/github/CPRE381/ProjC/IF_ID.vhd|U:/University/cpre381/github/CPRE381/ProjC/fullAddNBitDF.vhd|U:/University/cpre381/github/CPRE381/ProjC/full_adder.vhd|U:/University/cpre381/github/CPRE381/ProjC/flipper.vhd|U:/University/cpre381/github/CPRE381/ProjC/extender.vhd|U:/University/cpre381/github/CPRE381/ProjC/dff32bit.vhd|U:/University/cpre381/github/CPRE381/ProjC/dff32_pipe.vhd|U:/University/cpre381/github/CPRE381/ProjC/dff_pipe.vhd|U:/University/cpre381/github/CPRE381/ProjC/decoder5to32.vhd|U:/University/cpre381/github/CPRE381/ProjC/Control.vhd|U:/University/cpre381/github/CPRE381/ProjC/big_alu.vhd|U:/University/cpre381/github/CPRE381/ProjC/array_type.vhd|U:/University/cpre381/github/CPRE381/ProjC/andg2.vhd|U:/University/cpre381/github/CPRE381/ProjC/alu_1b.vhd|U:/University/cpre381/github/CPRE381/ProjC/alu.vhd|U:/University/cpre381/github/CPRE381/ProjC/add4to32bits.vhd|
!i113 1
R11
R12
Ealu
Z17 w1575589613
R2
R3
R4
Z18 8U:/University/cpre381/github/CPRE381/ProjC/alu.vhd
Z19 FU:/University/cpre381/github/CPRE381/ProjC/alu.vhd
l0
L4
V9fcdJNKO:g_iAXW:3Joj>0
!s100 >SQOMnLR4X6]kWZ;eJ^>k2
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Astructure
R2
R3
Z20 DEx4 work 3 alu 0 22 9fcdJNKO:g_iAXW:3Joj>0
l73
L18
Z21 V<V:gN]`;n@B_2H;29YHcF0
Z22 !s100 hDljzcb7<af?eHnkJ3QQ01
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Ealu_1b
R17
R2
R3
R4
Z23 8U:/University/cpre381/github/CPRE381/ProjC/alu_1b.vhd
Z24 FU:/University/cpre381/github/CPRE381/ProjC/alu_1b.vhd
l0
L4
VED@mAe41>V7gUHLWOZ1j@0
!s100 NmX>g<hnK]YF>iCl1l<Dc3
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Adataflow
R2
R3
Z25 DEx4 work 6 alu_1b 0 22 ED@mAe41>V7gUHLWOZ1j@0
l49
L20
Z26 VgaE8`[_AhdZ`8BiXR7K1Y2
Z27 !s100 hnMgl2nNeQ;G5<7?NQBPf3
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Eandg2
R17
R2
R3
R4
Z28 8U:/University/cpre381/github/CPRE381/ProjC/andg2.vhd
Z29 FU:/University/cpre381/github/CPRE381/ProjC/andg2.vhd
l0
L23
VQ@<<<@nlJ=eiIl4BJDFzW2
!s100 YT?bGzEmcFo:DlnoC^B4_0
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Adataflow
R2
R3
Z30 DEx4 work 5 andg2 0 22 Q@<<<@nlJ=eiIl4BJDFzW2
l32
L31
Z31 VJVOzCk?IH:iJ5bCRU`CK13
Z32 !s100 I`@Z@UBObS]<7m8bPgKUS1
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Parray_type
R2
R3
R17
R4
8U:/University/cpre381/github/CPRE381/ProjC/array_type.vhd
FU:/University/cpre381/github/CPRE381/ProjC/array_type.vhd
l0
L4
VCL8Wj4Q<<N`zaH<0m4fn`0
!s100 aP`7W3V4Gn^HR3B@MAaU`0
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Ebig_alu
R17
R2
R3
R4
Z33 8U:/University/cpre381/github/CPRE381/ProjC/big_alu.vhd
Z34 FU:/University/cpre381/github/CPRE381/ProjC/big_alu.vhd
l0
L4
VRjRkkLHhK`U_nn326m:>i3
!s100 U3TP<@]ce8VEWj_B;Km;;1
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Astructure
R2
R3
Z35 DEx4 work 7 big_alu 0 22 RjRkkLHhK`U_nn326m:>i3
l64
L19
Z36 Vj[_gEINT1_Mo28]EfGKIV3
Z37 !s100 MQ91iPMgYYJZfGLa>]^aa0
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Econtrol
R1
R2
R3
R4
Z38 8U:/University/cpre381/github/CPRE381/ProjC/Control.vhd
Z39 FU:/University/cpre381/github/CPRE381/ProjC/Control.vhd
l0
L4
V:LBFolTjV_4ShX8[IVWPg0
!s100 ggk6<gbediQko;nc:nDX:1
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Abehavior
R2
R3
Z40 DEx4 work 7 control 0 22 :LBFolTjV_4ShX8[IVWPg0
l25
L24
Z41 VRVZ>ifTV;cXZ?SC<:_kN23
Z42 !s100 A9FBcPJCUJMn][M44D<OG3
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Edecoder5to32
Z43 w1575589616
Z44 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
R2
R3
R4
Z45 8U:/University/cpre381/github/CPRE381/ProjC/decoder5to32.vhd
Z46 FU:/University/cpre381/github/CPRE381/ProjC/decoder5to32.vhd
l0
L5
V:kGBGIDI`NA00aSEPamol1
!s100 GFDNE3R[K4`^EW2=<]j;42
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Adataflow
R44
R2
R3
Z47 DEx4 work 12 decoder5to32 0 22 :kGBGIDI`NA00aSEPamol1
l16
L12
Z48 VE5U9S1^fH:g_c4d@F^RNK3
Z49 !s100 :;MS[U^gXdU:`C;Bbo_RB3
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Edff32_pipe
R1
R2
R3
R4
Z50 8U:/University/cpre381/github/CPRE381/ProjC/dff32_pipe.vhd
Z51 FU:/University/cpre381/github/CPRE381/ProjC/dff32_pipe.vhd
l0
L21
Vk_0a`n_ljN06T<;UYRCdo0
!s100 >69CehW2on`::hHI=4KUo0
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Amixed
R2
R3
Z52 DEx4 work 10 dff32_pipe 0 22 k_0a`n_ljN06T<;UYRCdo0
l35
L31
Z53 VX5e>Fj=eO:D72nY[?aKQ00
Z54 !s100 L:4;O9<zmeeP_fN96GTEV2
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Edff32bit
R43
R2
R3
R4
Z55 8U:/University/cpre381/github/CPRE381/ProjC/dff32bit.vhd
Z56 FU:/University/cpre381/github/CPRE381/ProjC/dff32bit.vhd
l0
L21
V8:N1JkE[oW;ZbXdFl72oA0
!s100 GBfHz5X:UlmWleZjLd`ba1
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Amixed
R2
R3
Z57 DEx4 work 8 dff32bit 0 22 8:N1JkE[oW;ZbXdFl72oA0
l35
L31
Z58 VJefDoBf>Wo;0n0o;acC^>1
Z59 !s100 eK]hCRUjALhKU;]3F_3kJ2
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Edff_pipe
R1
R2
R3
R4
Z60 8U:/University/cpre381/github/CPRE381/ProjC/dff_pipe.vhd
Z61 FU:/University/cpre381/github/CPRE381/ProjC/dff_pipe.vhd
l0
L21
V_1d?ETi2]nhdLkTfY<Z<W3
!s100 HIC=@DQm8JfNBcQ:PS<eo0
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Amixed
R2
R3
Z62 DEx4 work 8 dff_pipe 0 22 _1d?ETi2]nhdLkTfY<Z<W3
l35
L31
Z63 Vk]zgm=7@j`Y4MXV=2]8660
Z64 !s100 JNohVWMKMJATNC3E_9;YS3
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Eextender
R43
R44
R2
R3
R4
Z65 8U:/University/cpre381/github/CPRE381/ProjC/extender.vhd
Z66 FU:/University/cpre381/github/CPRE381/ProjC/extender.vhd
l0
L7
VRzZ9z8o0STA:8mIkTYW5V3
!s100 ZdURF]FT1Vi?fA?n=M5iA0
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Adataflow
R44
R2
R3
Z67 DEx4 work 8 extender 0 22 RzZ9z8o0STA:8mIkTYW5V3
l28
L23
Z68 VHiZ[>`7TVGFJ:4?>gOeQi0
Z69 !s100 MjPcHGjP=XX88Xk=Til@@3
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Eflipper
R43
R44
R2
R3
R4
Z70 8U:/University/cpre381/github/CPRE381/ProjC/flipper.vhd
Z71 FU:/University/cpre381/github/CPRE381/ProjC/flipper.vhd
l0
L6
V0P>lkE4Y`24LaHIfN=Sb_2
!s100 `ORlSOZB<:a92^7beMSAO3
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Adataflow
R44
R2
R3
Z72 DEx4 work 7 flipper 0 22 0P>lkE4Y`24LaHIfN=Sb_2
l15
L11
Z73 VYoCQ>DY16gaJElTcbH=gh3
Z74 !s100 P`WF1nXI6BanKCX;5B]SN0
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Efull_adder
R43
R2
R3
R4
Z75 8U:/University/cpre381/github/CPRE381/ProjC/full_adder.vhd
Z76 FU:/University/cpre381/github/CPRE381/ProjC/full_adder.vhd
l0
L5
V5>Ua4ABYTKoGl=ij7KWe:1
!s100 I3Xa4zGkSf8Y@Q9o`>0kZ1
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Astructure
R2
R3
Z77 DEx4 work 10 full_adder 0 22 5>Ua4ABYTKoGl=ij7KWe:1
l49
L16
Z78 V`bMTdLb^fOA<jm7AJz6I22
Z79 !s100 0cL<LajkVF4N2S`nYzN0U0
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Efulladdnbitdf
R43
R2
R3
R4
Z80 8U:/University/cpre381/github/CPRE381/ProjC/fullAddNBitDF.vhd
Z81 FU:/University/cpre381/github/CPRE381/ProjC/fullAddNBitDF.vhd
l0
L4
VY3z2:1O:TK>V8ccA8=0B>1
!s100 MSVfdMJA=hz>z2_C>QT@52
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Adataflow
R2
R3
Z82 DEx4 work 13 fulladdnbitdf 0 22 Y3z2:1O:TK>V8ccA8=0B>1
l22
L13
Z83 VWJQK^OZRQHK:Y[bBPiMfO0
Z84 !s100 V;8SBooMVI1FTXCKmc`LO3
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Eif_id
R1
R2
R3
R4
Z85 8U:/University/cpre381/github/CPRE381/ProjC/IF_ID.vhd
Z86 FU:/University/cpre381/github/CPRE381/ProjC/IF_ID.vhd
l0
L4
VD9:J6KYmlk_=<U6ndOOn>2
!s100 ZcbIJcOz?4I[[9`hiKiHg3
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Astructure
R2
R3
Z87 DEx4 work 5 if_id 0 22 D9:J6KYmlk_=<U6ndOOn>2
l61
L14
Z88 VFE]D6QeQg0gC9HZ3[30:33
Z89 !s100 9L6ho>Qg<dD;V2=8bD_mX0
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Einvg
R43
R2
R3
R4
Z90 8U:/University/cpre381/github/CPRE381/ProjC/invg.vhd
Z91 FU:/University/cpre381/github/CPRE381/ProjC/invg.vhd
l0
L23
VQ?6hb9ePk@>kZZ9k]hNSO3
!s100 _XK?_^5z0Rm1<k12?;5R?2
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Adataflow
R2
R3
Z92 DEx4 work 4 invg 0 22 Q?6hb9ePk@>kZZ9k]hNSO3
l31
L30
Z93 Vch>li:oKYZkCO5]GamViK1
Z94 !s100 bk7I76o8e1LURdoZEQb8H0
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Elui_shifter
R43
R2
R3
R4
Z95 8U:/University/cpre381/github/CPRE381/ProjC/lui_shifter.vhd
Z96 FU:/University/cpre381/github/CPRE381/ProjC/lui_shifter.vhd
l0
L4
VmdnAhP;8j:z39=[NCnZbk1
!s100 NKUaTP^e`W06M;oBD[XzK1
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Adataflow
R2
R3
Z97 DEx4 work 11 lui_shifter 0 22 mdnAhP;8j:z39=[NCnZbk1
l16
L12
Z98 V8jC^;g5W:E@EcL]=ROX>h0
Z99 !s100 ;7H[COi5EBVPLWF?2fBoQ3
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Emem
R43
R44
R2
R3
R4
Z100 8U:/University/cpre381/github/CPRE381/ProjC/mem.vhd
Z101 FU:/University/cpre381/github/CPRE381/ProjC/mem.vhd
l0
L8
Vl8<PCiN;cU;BN3M[A<;IE3
!s100 fRlcaiTJZJ1H;nZh;8=LI3
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Artl
R44
R2
R3
Z102 DEx4 work 3 mem 0 22 l8<PCiN;cU;BN3M[A<;IE3
l37
L27
Z103 V`6^NbPhKNmSBg:`:Un8;g3
Z104 !s100 OI8_3><BhDkT3l3n8`OXd3
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Emips_processor
R1
R2
R3
R4
Z105 8U:/University/cpre381/github/CPRE381/ProjC/MIPS_Processor.vhd
Z106 FU:/University/cpre381/github/CPRE381/ProjC/MIPS_Processor.vhd
l0
L20
V:o>C8KMfc[QmXhUL_3eIH3
!s100 ^i1^b5_W1>L_al]g]Ha6H1
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Astructure
R2
R3
Z107 DEx4 work 14 mips_processor 0 22 :o>C8KMfc[QmXhUL_3eIH3
l200
L32
Z108 V>0Tigh;iU4WnC=GQe6S@N2
Z109 !s100 7M[9dkP@T8JGF;GWCBEG[0
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Emux2_1
R43
R2
R3
R4
Z110 8U:/University/cpre381/github/CPRE381/ProjC/mux2_1.vhd
Z111 FU:/University/cpre381/github/CPRE381/ProjC/mux2_1.vhd
l0
L5
V;L0:jWZFL2Iob8TPIMoHY3
!s100 <NYG3`V8Nh5XB0I2o^<jR2
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Astructure
R2
R3
Z112 DEx4 work 6 mux2_1 0 22 ;L0:jWZFL2Iob8TPIMoHY3
l46
L15
Z113 VU9zh;KeW4SA3ZbEmXTg<e3
Z114 !s100 13`NiD>CDX4K@=PSP=6Cb1
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Emux2_1dataflow
R43
R2
R3
R4
Z115 8U:/University/cpre381/github/CPRE381/ProjC/mux2_1dataflow.vhd
Z116 FU:/University/cpre381/github/CPRE381/ProjC/mux2_1dataflow.vhd
l0
L5
VlkKKQf3e5d>V31=fE1dKB1
!s100 8d]3PmfhEQW:IY?WiE7KJ3
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Adataflow
R2
R3
Z117 DEx4 work 14 mux2_1dataflow 0 22 lkKKQf3e5d>V31=fE1dKB1
l19
L17
Z118 V@ZliS<;K;eo[cIU3F``642
Z119 !s100 D?`ZGUmKF3TeSHLl`HHiI2
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Emux2to1
R43
R2
R3
R4
Z120 8U:/University/cpre381/github/CPRE381/ProjC/mux2to1.vhd
Z121 FU:/University/cpre381/github/CPRE381/ProjC/mux2to1.vhd
l0
L4
V<NNSgHYSU]1Ng2?Ql;0:B2
!s100 <IcgFni=DVnk5L^86CUaQ1
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Astructure
R2
R3
Z122 DEx4 work 7 mux2to1 0 22 <NNSgHYSU]1Ng2?Ql;0:B2
l37
L11
Z123 V:l:;9OZ2e`z5nH?UzinIn0
Z124 !s100 WXa^TP:5=VQCnjAoCJ0Q_3
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Emux2to1nbitdf
R43
R2
R3
R4
Z125 8U:/University/cpre381/github/CPRE381/ProjC/mux2to1NBitDF.vhd
Z126 FU:/University/cpre381/github/CPRE381/ProjC/mux2to1NBitDF.vhd
l0
L4
VB_TZn3BCHP79U3_Zz1zEI1
!s100 `lO5cV8W[EKLTLXU0m:JO2
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Adataflow
R2
R3
Z127 DEx4 work 13 mux2to1nbitdf 0 22 B_TZn3BCHP79U3_Zz1zEI1
l14
L12
Z128 V1eZfFZfVB<V=dKK[Z5nAK0
Z129 !s100 bf=Z`M2J_>NTYZbF]``Xb0
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Emux32_2to1
R1
R2
R3
R4
Z130 8U:/University/cpre381/github/CPRE381/ProjC/mux32_2to1.vhd
Z131 FU:/University/cpre381/github/CPRE381/ProjC/mux32_2to1.vhd
l0
L4
Vodbl^<`akLCZFzUi@97ob3
!s100 97GfOFEf^@cQC0Pa81e6]3
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Adataflow
R2
R3
Z132 DEx4 work 10 mux32_2to1 0 22 odbl^<`akLCZFzUi@97ob3
l14
L12
Z133 VgMZliR?R2zWa7H[9D<PZd2
Z134 !s100 UMRI5oh]jN1`jWEH=?X>J0
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Emux32to1
R43
Z135 DPx4 work 10 array_type 0 22 CL8Wj4Q<<N`zaH<0m4fn`0
R44
R2
R3
R4
Z136 8U:/University/cpre381/github/CPRE381/ProjC/mux32to1.vhd
Z137 FU:/University/cpre381/github/CPRE381/ProjC/mux32to1.vhd
l0
L7
VF21oNW<?TISEAFOE>NniO2
!s100 9eU:31G2@VSW8nkj8]5A]2
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Adataflow
R135
R44
R2
R3
Z138 DEx4 work 8 mux32to1 0 22 F21oNW<?TISEAFOE>NniO2
l19
L15
Z139 V8<ZkEG_U[hi;P[joE:_Rg3
Z140 !s100 UbHTEcekco=[TimcYajfW1
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Emux5to1
R43
R2
R3
R4
Z141 8U:/University/cpre381/github/CPRE381/ProjC/mux5to1.vhd
Z142 FU:/University/cpre381/github/CPRE381/ProjC/mux5to1.vhd
l0
L4
VKBmcNADIh8knA51VH>Ca<0
!s100 mM3]igaNSSD3ahT21=[ZI3
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Amux_5x1
R2
R3
Z143 DEx4 work 7 mux5to1 0 22 KBmcNADIh8knA51VH>Ca<0
l14
L12
Z144 VMG8abmFWb_LHK1e60i:^O2
Z145 !s100 ;j0G[Gj6z_Nkk1DO6@=`P1
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Eorg2
R43
R2
R3
R4
Z146 8U:/University/cpre381/github/CPRE381/ProjC/org2.vhd
Z147 FU:/University/cpre381/github/CPRE381/ProjC/org2.vhd
l0
L23
V[C`FCj=kL0CTBYLlbjJzD3
!s100 bGQ1F9eW^Q17OoL9h4g7z2
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Adataflow
R2
R3
Z148 DEx4 work 4 org2 0 22 [C`FCj=kL0CTBYLlbjJzD3
l32
L31
Z149 VNHGn>Kh:]BEh4o]ImiG<d3
Z150 !s100 h5_AzR3TdRA0a_K=dQ>mI2
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Epc_reg
R1
R2
R3
R4
Z151 8U:/University/cpre381/github/CPRE381/ProjC/PC_reg.vhd
Z152 FU:/University/cpre381/github/CPRE381/ProjC/PC_reg.vhd
l0
L4
VQIlZnU2z=mXKG[oQ1M_zX0
!s100 f49fKX8abC<A=Fi1me[<m0
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Astructure
R2
R3
Z153 DEx4 work 6 pc_reg 0 22 QIlZnU2z=mXKG[oQ1M_zX0
l45
L12
Z154 V3fd6mj<6IZIU]g[dmHmIz3
Z155 !s100 HagE0RM0Yg2RSQo7RJ<En0
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Eregfile
R43
R135
R2
R3
R4
Z156 8U:/University/cpre381/github/CPRE381/ProjC/regfile.vhd
Z157 FU:/University/cpre381/github/CPRE381/ProjC/regfile.vhd
l0
L5
V5`SNUVW6QBQXBlSf<a^=N0
!s100 613WidQ7``n5`a<ihT5zJ0
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Astructure
R135
R2
R3
Z158 DEx4 work 7 regfile 0 22 5`SNUVW6QBQXBlSf<a^=N0
l51
L21
Z159 VLU7V`l7^YVRhMY7BLAdNS3
Z160 !s100 WEfe;N9G:FPiidSjP9^cE1
R7
32
R8
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Eregn
R43
R2
R3
R4
Z161 8U:/University/cpre381/github/CPRE381/ProjC/regn.vhd
Z162 FU:/University/cpre381/github/CPRE381/ProjC/regn.vhd
l0
L5
Vc35J7kbHmQ00QoMK?IZRd0
!s100 46e4WG^T[VZX@lTB[1PkN2
R7
32
Z163 !s110 1575590814
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Amix
R2
R3
Z164 DEx4 work 4 regn 0 22 c35J7kbHmQ00QoMK?IZRd0
l19
L15
Z165 VSjQRdWK:FDl]aZbEFK5?H2
Z166 !s100 _cF6VloRziVZNlO0L0FXY3
R7
32
R163
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Eripple_adder
R43
R2
R3
R4
Z167 8U:/University/cpre381/github/CPRE381/ProjC/ripple_adder.vhd
Z168 FU:/University/cpre381/github/CPRE381/ProjC/ripple_adder.vhd
l0
L4
V1OHc68_k[o0bn<cS==l9U0
!s100 6V^Y==XEToHi0V?>FCdGo3
R7
32
R163
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Astructure
R2
R3
Z169 DEx4 work 12 ripple_adder 0 22 1OHc68_k[o0bn<cS==l9U0
l30
L14
Z170 VjOaO@W`K64??];DTQ87WX3
Z171 !s100 kR9X?LgU9M1z:?^jgK;a`2
R7
32
R163
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Eshiftall
R43
R44
R2
R3
R4
Z172 8U:/University/cpre381/github/CPRE381/ProjC/shiftALL.vhd
Z173 FU:/University/cpre381/github/CPRE381/ProjC/shiftALL.vhd
l0
L5
VI:aKG?S5X=;16ZiGk9@1L1
!s100 ?b5YbRWIFjJn]N3hBe3an3
R7
32
R163
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Astructure
R44
R2
R3
Z174 DEx4 work 8 shiftall 0 22 I:aKG?S5X=;16ZiGk9@1L1
l49
L15
Z175 V]8Vd6DfkT>kcfhaOHY`WD1
Z176 !s100 TjP1@f:SiJ8m42Z@;QT6o1
R7
32
R163
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Eshiftright32
R43
R44
R2
R3
R4
Z177 8U:/University/cpre381/github/CPRE381/ProjC/shiftRight32.vhd
Z178 FU:/University/cpre381/github/CPRE381/ProjC/shiftRight32.vhd
l0
L6
Vm45T8n[DnE0D:ZF=3OcLf0
!s100 G3P1EP@Y5ZB^HSHKj:fa]3
R7
32
R163
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Astructure
R44
R2
R3
Z179 DEx4 work 12 shiftright32 0 22 m45T8n[DnE0D:ZF=3OcLf0
l32
L15
Z180 V@Fb5T8jUJ<e1cJM>ZHIzG0
Z181 !s100 nX2mC2jBY:RGEbN99lDn93
R7
32
R163
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Esrl32
R43
R44
R2
R3
R4
Z182 8U:/University/cpre381/github/CPRE381/ProjC/srl32.vhd
Z183 FU:/University/cpre381/github/CPRE381/ProjC/srl32.vhd
l0
L6
VHAnm01kd6zhVP]X90_]Th0
!s100 >3=4XknXnPQl883MLGHgo3
R7
32
R163
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Astructure
R44
R2
R3
Z184 DEx4 work 5 srl32 0 22 HAnm01kd6zhVP]X90_]Th0
l31
L14
Z185 V_XB0@_CHXn<^4kON<A6321
Z186 !s100 E]CPZ;m112k1F<^XYg^hP0
R7
32
R163
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Etb_control
R43
R44
Z187 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z188 DPx4 ieee 16 std_logic_signed 0 22 C<aanc0R`<LWPSe[JYRP^3
R2
R3
R4
Z189 8U:/University/cpre381/github/CPRE381/ProjC/tb_Control.vhd
Z190 FU:/University/cpre381/github/CPRE381/ProjC/tb_Control.vhd
l0
L6
V=mCe>:kV?V:L@QhTf72563
!s100 O==QQo[TdA7X0jZnCZcIA3
R7
32
R163
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Abehavior
R44
R187
R188
R2
R3
Z191 DEx4 work 10 tb_control 0 22 =mCe>:kV?V:L@QhTf72563
l33
L10
Z192 V1Pi=^<BfI:kBP4gl2P_;Z0
Z193 !s100 bbK8OQ1QERV3aQZbLBBYW0
R7
32
R163
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Etb_simplifiedmipsprocessor
R43
DPx3 std 3 env 0 22 d?`1ck@NdeD@H3RZG7FgZ2
DPx4 ieee 16 std_logic_textio 0 22 V5TSK`;aJKC<l]CEg1>mz1
R2
R3
R4
8U:/University/cpre381/github/CPRE381/ProjC/tb_SimplifiedMIPSProcessor.vhd
FU:/University/cpre381/github/CPRE381/ProjC/tb_SimplifiedMIPSProcessor.vhd
l0
L25
V_Sk49gG_<nDjh_nG^ZfVO2
!s100 U@Wch0EJRK5@:W:0E@<RU1
R7
32
Z194 !s110 1575590799
!i10b 1
Z195 !s108 1575590799.000000
Z196 !s90 -reportprogress|300|-work|work|U:/University/cpre381/github/CPRE381/ProjC/add4to32bits.vhd|U:/University/cpre381/github/CPRE381/ProjC/alu.vhd|U:/University/cpre381/github/CPRE381/ProjC/alu_1b.vhd|U:/University/cpre381/github/CPRE381/ProjC/andg2.vhd|U:/University/cpre381/github/CPRE381/ProjC/array_type.vhd|U:/University/cpre381/github/CPRE381/ProjC/big_alu.vhd|U:/University/cpre381/github/CPRE381/ProjC/Control.vhd|U:/University/cpre381/github/CPRE381/ProjC/decoder5to32.vhd|U:/University/cpre381/github/CPRE381/ProjC/dff_pipe.vhd|U:/University/cpre381/github/CPRE381/ProjC/dff32_pipe.vhd|U:/University/cpre381/github/CPRE381/ProjC/dff32bit.vhd|U:/University/cpre381/github/CPRE381/ProjC/extender.vhd|U:/University/cpre381/github/CPRE381/ProjC/flipper.vhd|U:/University/cpre381/github/CPRE381/ProjC/full_adder.vhd|U:/University/cpre381/github/CPRE381/ProjC/fullAddNBitDF.vhd|U:/University/cpre381/github/CPRE381/ProjC/IF_ID.vhd|U:/University/cpre381/github/CPRE381/ProjC/invg.vhd|U:/University/cpre381/github/CPRE381/ProjC/lui_shifter.vhd|U:/University/cpre381/github/CPRE381/ProjC/mem.vhd|U:/University/cpre381/github/CPRE381/ProjC/MIPS_Processor.vhd|U:/University/cpre381/github/CPRE381/ProjC/mux2_1.vhd|U:/University/cpre381/github/CPRE381/ProjC/mux2_1dataflow.vhd|U:/University/cpre381/github/CPRE381/ProjC/mux2to1.vhd|U:/University/cpre381/github/CPRE381/ProjC/mux2to1NBitDF.vhd|U:/University/cpre381/github/CPRE381/ProjC/mux5to1.vhd|U:/University/cpre381/github/CPRE381/ProjC/mux32_2to1.vhd|U:/University/cpre381/github/CPRE381/ProjC/mux32to1.vhd|U:/University/cpre381/github/CPRE381/ProjC/org2.vhd|U:/University/cpre381/github/CPRE381/ProjC/PC_reg.vhd|U:/University/cpre381/github/CPRE381/ProjC/regfile.vhd|U:/University/cpre381/github/CPRE381/ProjC/regn.vhd|U:/University/cpre381/github/CPRE381/ProjC/ripple_adder.vhd|U:/University/cpre381/github/CPRE381/ProjC/shiftALL.vhd|U:/University/cpre381/github/CPRE381/ProjC/shiftRight32.vhd|U:/University/cpre381/github/CPRE381/ProjC/srl32.vhd|U:/University/cpre381/github/CPRE381/ProjC/tb_Control.vhd|U:/University/cpre381/github/CPRE381/ProjC/tb_SimplifiedMIPSProcessor.vhd|U:/University/cpre381/github/CPRE381/ProjC/xorg2.vhd|
Z197 !s107 U:/University/cpre381/github/CPRE381/ProjC/xorg2.vhd|U:/University/cpre381/github/CPRE381/ProjC/tb_SimplifiedMIPSProcessor.vhd|U:/University/cpre381/github/CPRE381/ProjC/tb_Control.vhd|U:/University/cpre381/github/CPRE381/ProjC/srl32.vhd|U:/University/cpre381/github/CPRE381/ProjC/shiftRight32.vhd|U:/University/cpre381/github/CPRE381/ProjC/shiftALL.vhd|U:/University/cpre381/github/CPRE381/ProjC/ripple_adder.vhd|U:/University/cpre381/github/CPRE381/ProjC/regn.vhd|U:/University/cpre381/github/CPRE381/ProjC/regfile.vhd|U:/University/cpre381/github/CPRE381/ProjC/PC_reg.vhd|U:/University/cpre381/github/CPRE381/ProjC/org2.vhd|U:/University/cpre381/github/CPRE381/ProjC/mux32to1.vhd|U:/University/cpre381/github/CPRE381/ProjC/mux32_2to1.vhd|U:/University/cpre381/github/CPRE381/ProjC/mux5to1.vhd|U:/University/cpre381/github/CPRE381/ProjC/mux2to1NBitDF.vhd|U:/University/cpre381/github/CPRE381/ProjC/mux2to1.vhd|U:/University/cpre381/github/CPRE381/ProjC/mux2_1dataflow.vhd|U:/University/cpre381/github/CPRE381/ProjC/mux2_1.vhd|U:/University/cpre381/github/CPRE381/ProjC/MIPS_Processor.vhd|U:/University/cpre381/github/CPRE381/ProjC/mem.vhd|U:/University/cpre381/github/CPRE381/ProjC/lui_shifter.vhd|U:/University/cpre381/github/CPRE381/ProjC/invg.vhd|U:/University/cpre381/github/CPRE381/ProjC/IF_ID.vhd|U:/University/cpre381/github/CPRE381/ProjC/fullAddNBitDF.vhd|U:/University/cpre381/github/CPRE381/ProjC/full_adder.vhd|U:/University/cpre381/github/CPRE381/ProjC/flipper.vhd|U:/University/cpre381/github/CPRE381/ProjC/extender.vhd|U:/University/cpre381/github/CPRE381/ProjC/dff32bit.vhd|U:/University/cpre381/github/CPRE381/ProjC/dff32_pipe.vhd|U:/University/cpre381/github/CPRE381/ProjC/dff_pipe.vhd|U:/University/cpre381/github/CPRE381/ProjC/decoder5to32.vhd|U:/University/cpre381/github/CPRE381/ProjC/Control.vhd|U:/University/cpre381/github/CPRE381/ProjC/big_alu.vhd|U:/University/cpre381/github/CPRE381/ProjC/array_type.vhd|U:/University/cpre381/github/CPRE381/ProjC/andg2.vhd|U:/University/cpre381/github/CPRE381/ProjC/alu_1b.vhd|U:/University/cpre381/github/CPRE381/ProjC/alu.vhd|U:/University/cpre381/github/CPRE381/ProjC/add4to32bits.vhd|
!i113 1
R11
R12
Exorg2
Z198 w1575589617
R2
R3
R4
Z199 8U:/University/cpre381/github/CPRE381/ProjC/xorg2.vhd
Z200 FU:/University/cpre381/github/CPRE381/ProjC/xorg2.vhd
l0
L23
V;hb`C0MKik;h36`3`SzM60
!s100 [hI[mXFH4_j16U;>U1Lfn2
R7
32
R163
!i10b 1
R9
R10
R16
!i113 1
R11
R12
Adataflow
R2
R3
Z201 DEx4 work 5 xorg2 0 22 ;hb`C0MKik;h36`3`SzM60
l32
L31
Z202 VbmLohbkYjJQ`?EHUY>LoL1
Z203 !s100 Z6[FAPS4fBLB`F?OO<AY72
R7
32
R163
!i10b 1
R9
R10
R16
!i113 1
R11
R12
