	component audio is
		port (
			audio_0_avalon_audio_slave_address    : in  std_logic_vector(1 downto 0)  := (others => 'X'); -- address
			audio_0_avalon_audio_slave_chipselect : in  std_logic                     := 'X';             -- chipselect
			audio_0_avalon_audio_slave_read       : in  std_logic                     := 'X';             -- read
			audio_0_avalon_audio_slave_write      : in  std_logic                     := 'X';             -- write
			audio_0_avalon_audio_slave_writedata  : in  std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			audio_0_avalon_audio_slave_readdata   : out std_logic_vector(31 downto 0);                    -- readdata
			audio_0_external_interface_ADCDAT     : in  std_logic                     := 'X';             -- ADCDAT
			audio_0_external_interface_ADCLRCK    : in  std_logic                     := 'X';             -- ADCLRCK
			audio_0_external_interface_BCLK       : in  std_logic                     := 'X';             -- BCLK
			audio_0_external_interface_DACDAT     : out std_logic;                                        -- DACDAT
			audio_0_external_interface_DACLRCK    : in  std_logic                     := 'X';             -- DACLRCK
			clk_clk                               : in  std_logic                     := 'X';             -- clk
			reset_reset_n                         : in  std_logic                     := 'X'              -- reset_n
		);
	end component audio;

