#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17040b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1704240 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x16f52d0 .functor NOT 1, L_0x17635a0, C4<0>, C4<0>, C4<0>;
L_0x1763380 .functor XOR 2, L_0x1763240, L_0x17632e0, C4<00>, C4<00>;
L_0x1763490 .functor XOR 2, L_0x1763380, L_0x17633f0, C4<00>, C4<00>;
v0x175a3b0_0 .net *"_ivl_10", 1 0, L_0x17633f0;  1 drivers
v0x175a4b0_0 .net *"_ivl_12", 1 0, L_0x1763490;  1 drivers
v0x175a590_0 .net *"_ivl_2", 1 0, L_0x175d770;  1 drivers
v0x175a650_0 .net *"_ivl_4", 1 0, L_0x1763240;  1 drivers
v0x175a730_0 .net *"_ivl_6", 1 0, L_0x17632e0;  1 drivers
v0x175a860_0 .net *"_ivl_8", 1 0, L_0x1763380;  1 drivers
v0x175a940_0 .net "a", 0 0, v0x1754b30_0;  1 drivers
v0x175a9e0_0 .net "b", 0 0, v0x1754bd0_0;  1 drivers
v0x175aa80_0 .net "c", 0 0, v0x1754c70_0;  1 drivers
v0x175ab20_0 .var "clk", 0 0;
v0x175abc0_0 .net "d", 0 0, v0x1754db0_0;  1 drivers
v0x175ac60_0 .net "out_pos_dut", 0 0, L_0x1762e80;  1 drivers
v0x175ad00_0 .net "out_pos_ref", 0 0, L_0x175c230;  1 drivers
v0x175ada0_0 .net "out_sop_dut", 0 0, L_0x175ed40;  1 drivers
v0x175ae40_0 .net "out_sop_ref", 0 0, L_0x172f2e0;  1 drivers
v0x175aee0_0 .var/2u "stats1", 223 0;
v0x175af80_0 .var/2u "strobe", 0 0;
v0x175b020_0 .net "tb_match", 0 0, L_0x17635a0;  1 drivers
v0x175b0f0_0 .net "tb_mismatch", 0 0, L_0x16f52d0;  1 drivers
v0x175b190_0 .net "wavedrom_enable", 0 0, v0x1755080_0;  1 drivers
v0x175b260_0 .net "wavedrom_title", 511 0, v0x1755120_0;  1 drivers
L_0x175d770 .concat [ 1 1 0 0], L_0x175c230, L_0x172f2e0;
L_0x1763240 .concat [ 1 1 0 0], L_0x175c230, L_0x172f2e0;
L_0x17632e0 .concat [ 1 1 0 0], L_0x1762e80, L_0x175ed40;
L_0x17633f0 .concat [ 1 1 0 0], L_0x175c230, L_0x172f2e0;
L_0x17635a0 .cmp/eeq 2, L_0x175d770, L_0x1763490;
S_0x17043d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1704240;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x16f56b0 .functor AND 1, v0x1754c70_0, v0x1754db0_0, C4<1>, C4<1>;
L_0x16f5a90 .functor NOT 1, v0x1754b30_0, C4<0>, C4<0>, C4<0>;
L_0x16f5e70 .functor NOT 1, v0x1754bd0_0, C4<0>, C4<0>, C4<0>;
L_0x16f60f0 .functor AND 1, L_0x16f5a90, L_0x16f5e70, C4<1>, C4<1>;
L_0x170ed50 .functor AND 1, L_0x16f60f0, v0x1754c70_0, C4<1>, C4<1>;
L_0x172f2e0 .functor OR 1, L_0x16f56b0, L_0x170ed50, C4<0>, C4<0>;
L_0x175b6b0 .functor NOT 1, v0x1754bd0_0, C4<0>, C4<0>, C4<0>;
L_0x175b720 .functor OR 1, L_0x175b6b0, v0x1754db0_0, C4<0>, C4<0>;
L_0x175b830 .functor AND 1, v0x1754c70_0, L_0x175b720, C4<1>, C4<1>;
L_0x175b8f0 .functor NOT 1, v0x1754b30_0, C4<0>, C4<0>, C4<0>;
L_0x175b9c0 .functor OR 1, L_0x175b8f0, v0x1754bd0_0, C4<0>, C4<0>;
L_0x175ba30 .functor AND 1, L_0x175b830, L_0x175b9c0, C4<1>, C4<1>;
L_0x175bbb0 .functor NOT 1, v0x1754bd0_0, C4<0>, C4<0>, C4<0>;
L_0x175bc20 .functor OR 1, L_0x175bbb0, v0x1754db0_0, C4<0>, C4<0>;
L_0x175bb40 .functor AND 1, v0x1754c70_0, L_0x175bc20, C4<1>, C4<1>;
L_0x175bdb0 .functor NOT 1, v0x1754b30_0, C4<0>, C4<0>, C4<0>;
L_0x175beb0 .functor OR 1, L_0x175bdb0, v0x1754db0_0, C4<0>, C4<0>;
L_0x175bf70 .functor AND 1, L_0x175bb40, L_0x175beb0, C4<1>, C4<1>;
L_0x175c120 .functor XNOR 1, L_0x175ba30, L_0x175bf70, C4<0>, C4<0>;
v0x16f4c00_0 .net *"_ivl_0", 0 0, L_0x16f56b0;  1 drivers
v0x16f5000_0 .net *"_ivl_12", 0 0, L_0x175b6b0;  1 drivers
v0x16f53e0_0 .net *"_ivl_14", 0 0, L_0x175b720;  1 drivers
v0x16f57c0_0 .net *"_ivl_16", 0 0, L_0x175b830;  1 drivers
v0x16f5ba0_0 .net *"_ivl_18", 0 0, L_0x175b8f0;  1 drivers
v0x16f5f80_0 .net *"_ivl_2", 0 0, L_0x16f5a90;  1 drivers
v0x16f6200_0 .net *"_ivl_20", 0 0, L_0x175b9c0;  1 drivers
v0x17530a0_0 .net *"_ivl_24", 0 0, L_0x175bbb0;  1 drivers
v0x1753180_0 .net *"_ivl_26", 0 0, L_0x175bc20;  1 drivers
v0x1753260_0 .net *"_ivl_28", 0 0, L_0x175bb40;  1 drivers
v0x1753340_0 .net *"_ivl_30", 0 0, L_0x175bdb0;  1 drivers
v0x1753420_0 .net *"_ivl_32", 0 0, L_0x175beb0;  1 drivers
v0x1753500_0 .net *"_ivl_36", 0 0, L_0x175c120;  1 drivers
L_0x7f082a255018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x17535c0_0 .net *"_ivl_38", 0 0, L_0x7f082a255018;  1 drivers
v0x17536a0_0 .net *"_ivl_4", 0 0, L_0x16f5e70;  1 drivers
v0x1753780_0 .net *"_ivl_6", 0 0, L_0x16f60f0;  1 drivers
v0x1753860_0 .net *"_ivl_8", 0 0, L_0x170ed50;  1 drivers
v0x1753940_0 .net "a", 0 0, v0x1754b30_0;  alias, 1 drivers
v0x1753a00_0 .net "b", 0 0, v0x1754bd0_0;  alias, 1 drivers
v0x1753ac0_0 .net "c", 0 0, v0x1754c70_0;  alias, 1 drivers
v0x1753b80_0 .net "d", 0 0, v0x1754db0_0;  alias, 1 drivers
v0x1753c40_0 .net "out_pos", 0 0, L_0x175c230;  alias, 1 drivers
v0x1753d00_0 .net "out_sop", 0 0, L_0x172f2e0;  alias, 1 drivers
v0x1753dc0_0 .net "pos0", 0 0, L_0x175ba30;  1 drivers
v0x1753e80_0 .net "pos1", 0 0, L_0x175bf70;  1 drivers
L_0x175c230 .functor MUXZ 1, L_0x7f082a255018, L_0x175ba30, L_0x175c120, C4<>;
S_0x1754000 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1704240;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1754b30_0 .var "a", 0 0;
v0x1754bd0_0 .var "b", 0 0;
v0x1754c70_0 .var "c", 0 0;
v0x1754d10_0 .net "clk", 0 0, v0x175ab20_0;  1 drivers
v0x1754db0_0 .var "d", 0 0;
v0x1754ea0_0 .var/2u "fail", 0 0;
v0x1754f40_0 .var/2u "fail1", 0 0;
v0x1754fe0_0 .net "tb_match", 0 0, L_0x17635a0;  alias, 1 drivers
v0x1755080_0 .var "wavedrom_enable", 0 0;
v0x1755120_0 .var "wavedrom_title", 511 0;
E_0x1702a70/0 .event negedge, v0x1754d10_0;
E_0x1702a70/1 .event posedge, v0x1754d10_0;
E_0x1702a70 .event/or E_0x1702a70/0, E_0x1702a70/1;
S_0x1754330 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1754000;
 .timescale -12 -12;
v0x1754570_0 .var/2s "i", 31 0;
E_0x1702910 .event posedge, v0x1754d10_0;
S_0x1754670 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1754000;
 .timescale -12 -12;
v0x1754870_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1754950 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1754000;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1755300 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1704240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x175c3e0 .functor AND 1, v0x1754b30_0, v0x1754bd0_0, C4<1>, C4<1>;
L_0x175c580 .functor AND 1, L_0x175c3e0, v0x1754c70_0, C4<1>, C4<1>;
L_0x175c770 .functor NOT 1, v0x1754db0_0, C4<0>, C4<0>, C4<0>;
L_0x175c8f0 .functor AND 1, L_0x175c580, L_0x175c770, C4<1>, C4<1>;
L_0x175ca30 .functor NOT 1, L_0x175c8f0, C4<0>, C4<0>, C4<0>;
L_0x175caf0 .functor NOT 1, v0x1754b30_0, C4<0>, C4<0>, C4<0>;
L_0x175ccb0 .functor AND 1, L_0x175caf0, v0x1754bd0_0, C4<1>, C4<1>;
L_0x175cd70 .functor AND 1, L_0x175ccb0, v0x1754c70_0, C4<1>, C4<1>;
L_0x175ce80 .functor AND 1, L_0x175cd70, v0x1754db0_0, C4<1>, C4<1>;
L_0x175cf40 .functor NOT 1, L_0x175ce80, C4<0>, C4<0>, C4<0>;
L_0x175d060 .functor OR 1, L_0x175ca30, L_0x175cf40, C4<0>, C4<0>;
L_0x175d120 .functor NOT 1, v0x1754b30_0, C4<0>, C4<0>, C4<0>;
L_0x175d200 .functor AND 1, L_0x175d120, v0x1754bd0_0, C4<1>, C4<1>;
L_0x175d2c0 .functor AND 1, L_0x175d200, v0x1754c70_0, C4<1>, C4<1>;
L_0x175d190 .functor NOT 1, v0x1754db0_0, C4<0>, C4<0>, C4<0>;
L_0x175d400 .functor AND 1, L_0x175d2c0, L_0x175d190, C4<1>, C4<1>;
L_0x175d5a0 .functor NOT 1, L_0x175d400, C4<0>, C4<0>, C4<0>;
L_0x175d660 .functor OR 1, L_0x175d060, L_0x175d5a0, C4<0>, C4<0>;
L_0x175d810 .functor NOT 1, v0x1754b30_0, C4<0>, C4<0>, C4<0>;
L_0x175d880 .functor NOT 1, v0x1754bd0_0, C4<0>, C4<0>, C4<0>;
L_0x175d9a0 .functor AND 1, L_0x175d810, L_0x175d880, C4<1>, C4<1>;
L_0x175dab0 .functor AND 1, L_0x175d9a0, v0x1754c70_0, C4<1>, C4<1>;
L_0x175dc30 .functor AND 1, L_0x175dab0, v0x1754db0_0, C4<1>, C4<1>;
L_0x175dcf0 .functor NOT 1, L_0x175dc30, C4<0>, C4<0>, C4<0>;
L_0x175de80 .functor OR 1, L_0x175d660, L_0x175dcf0, C4<0>, C4<0>;
L_0x175df90 .functor NOT 1, v0x1754bd0_0, C4<0>, C4<0>, C4<0>;
L_0x175e0e0 .functor AND 1, v0x1754b30_0, L_0x175df90, C4<1>, C4<1>;
L_0x175e1a0 .functor NOT 1, v0x1754c70_0, C4<0>, C4<0>, C4<0>;
L_0x175e300 .functor AND 1, L_0x175e0e0, L_0x175e1a0, C4<1>, C4<1>;
L_0x175e410 .functor AND 1, L_0x175e300, v0x1754db0_0, C4<1>, C4<1>;
L_0x175e5d0 .functor NOT 1, L_0x175e410, C4<0>, C4<0>, C4<0>;
L_0x175e690 .functor OR 1, L_0x175de80, L_0x175e5d0, C4<0>, C4<0>;
L_0x175e8b0 .functor NOT 1, v0x1754b30_0, C4<0>, C4<0>, C4<0>;
L_0x175e920 .functor NOT 1, v0x1754bd0_0, C4<0>, C4<0>, C4<0>;
L_0x175eab0 .functor AND 1, L_0x175e8b0, L_0x175e920, C4<1>, C4<1>;
L_0x175ebc0 .functor AND 1, L_0x175eab0, v0x1754c70_0, C4<1>, C4<1>;
L_0x175edb0 .functor NOT 1, v0x1754db0_0, C4<0>, C4<0>, C4<0>;
L_0x175ee20 .functor AND 1, L_0x175ebc0, L_0x175edb0, C4<1>, C4<1>;
L_0x175ec80 .functor NOT 1, L_0x175ee20, C4<0>, C4<0>, C4<0>;
L_0x175ed40 .functor OR 1, L_0x175e690, L_0x175ec80, C4<0>, C4<0>;
L_0x175f2b0 .functor NOT 1, v0x1754b30_0, C4<0>, C4<0>, C4<0>;
L_0x175f320 .functor NOT 1, v0x1754bd0_0, C4<0>, C4<0>, C4<0>;
L_0x175f4f0 .functor AND 1, L_0x175f2b0, L_0x175f320, C4<1>, C4<1>;
L_0x175f600 .functor NOT 1, v0x1754c70_0, C4<0>, C4<0>, C4<0>;
L_0x175f7e0 .functor AND 1, L_0x175f4f0, L_0x175f600, C4<1>, C4<1>;
L_0x175f8f0 .functor AND 1, L_0x175f7e0, v0x1754db0_0, C4<1>, C4<1>;
L_0x175fb30 .functor NOT 1, v0x1754b30_0, C4<0>, C4<0>, C4<0>;
L_0x175fba0 .functor NOT 1, v0x1754bd0_0, C4<0>, C4<0>, C4<0>;
L_0x175fda0 .functor AND 1, L_0x175fb30, L_0x175fba0, C4<1>, C4<1>;
L_0x175feb0 .functor AND 1, L_0x175fda0, v0x1754c70_0, C4<1>, C4<1>;
L_0x1760110 .functor AND 1, L_0x175feb0, v0x1754db0_0, C4<1>, C4<1>;
L_0x17601d0 .functor OR 1, L_0x175f8f0, L_0x1760110, C4<0>, C4<0>;
L_0x1760490 .functor NOT 1, v0x1754b30_0, C4<0>, C4<0>, C4<0>;
L_0x1760500 .functor AND 1, L_0x1760490, v0x1754bd0_0, C4<1>, C4<1>;
L_0x1760780 .functor NOT 1, v0x1754c70_0, C4<0>, C4<0>, C4<0>;
L_0x1760a00 .functor AND 1, L_0x1760500, L_0x1760780, C4<1>, C4<1>;
L_0x1760ce0 .functor AND 1, L_0x1760a00, v0x1754db0_0, C4<1>, C4<1>;
L_0x1760fb0 .functor OR 1, L_0x17601d0, L_0x1760ce0, C4<0>, C4<0>;
L_0x17612a0 .functor AND 1, v0x1754b30_0, v0x1754bd0_0, C4<1>, C4<1>;
L_0x1761520 .functor NOT 1, v0x1754c70_0, C4<0>, C4<0>, C4<0>;
L_0x1761780 .functor AND 1, L_0x17612a0, L_0x1761520, C4<1>, C4<1>;
L_0x1761890 .functor AND 1, L_0x1761780, v0x1754db0_0, C4<1>, C4<1>;
L_0x1761b50 .functor OR 1, L_0x1760fb0, L_0x1761890, C4<0>, C4<0>;
L_0x1761c60 .functor NOT 1, v0x1754bd0_0, C4<0>, C4<0>, C4<0>;
L_0x1761ee0 .functor AND 1, v0x1754b30_0, L_0x1761c60, C4<1>, C4<1>;
L_0x1761fa0 .functor NOT 1, v0x1754c70_0, C4<0>, C4<0>, C4<0>;
L_0x1762230 .functor AND 1, L_0x1761ee0, L_0x1761fa0, C4<1>, C4<1>;
L_0x1762340 .functor AND 1, L_0x1762230, v0x1754db0_0, C4<1>, C4<1>;
L_0x1762630 .functor OR 1, L_0x1761b50, L_0x1762340, C4<0>, C4<0>;
L_0x1762740 .functor NOT 1, v0x1754b30_0, C4<0>, C4<0>, C4<0>;
L_0x17629f0 .functor AND 1, L_0x1762740, v0x1754bd0_0, C4<1>, C4<1>;
L_0x1762ab0 .functor AND 1, L_0x17629f0, v0x1754c70_0, C4<1>, C4<1>;
L_0x1762dc0 .functor AND 1, L_0x1762ab0, v0x1754db0_0, C4<1>, C4<1>;
L_0x1762e80 .functor OR 1, L_0x1762630, L_0x1762dc0, C4<0>, C4<0>;
v0x17554c0_0 .net *"_ivl_0", 0 0, L_0x175c3e0;  1 drivers
v0x17555a0_0 .net *"_ivl_10", 0 0, L_0x175caf0;  1 drivers
v0x1755680_0 .net *"_ivl_100", 0 0, L_0x1760110;  1 drivers
v0x1755770_0 .net *"_ivl_102", 0 0, L_0x17601d0;  1 drivers
v0x1755850_0 .net *"_ivl_104", 0 0, L_0x1760490;  1 drivers
v0x1755980_0 .net *"_ivl_106", 0 0, L_0x1760500;  1 drivers
v0x1755a60_0 .net *"_ivl_108", 0 0, L_0x1760780;  1 drivers
v0x1755b40_0 .net *"_ivl_110", 0 0, L_0x1760a00;  1 drivers
v0x1755c20_0 .net *"_ivl_112", 0 0, L_0x1760ce0;  1 drivers
v0x1755d90_0 .net *"_ivl_114", 0 0, L_0x1760fb0;  1 drivers
v0x1755e70_0 .net *"_ivl_116", 0 0, L_0x17612a0;  1 drivers
v0x1755f50_0 .net *"_ivl_118", 0 0, L_0x1761520;  1 drivers
v0x1756030_0 .net *"_ivl_12", 0 0, L_0x175ccb0;  1 drivers
v0x1756110_0 .net *"_ivl_120", 0 0, L_0x1761780;  1 drivers
v0x17561f0_0 .net *"_ivl_122", 0 0, L_0x1761890;  1 drivers
v0x17562d0_0 .net *"_ivl_124", 0 0, L_0x1761b50;  1 drivers
v0x17563b0_0 .net *"_ivl_126", 0 0, L_0x1761c60;  1 drivers
v0x17565a0_0 .net *"_ivl_128", 0 0, L_0x1761ee0;  1 drivers
v0x1756680_0 .net *"_ivl_130", 0 0, L_0x1761fa0;  1 drivers
v0x1756760_0 .net *"_ivl_132", 0 0, L_0x1762230;  1 drivers
v0x1756840_0 .net *"_ivl_134", 0 0, L_0x1762340;  1 drivers
v0x1756920_0 .net *"_ivl_136", 0 0, L_0x1762630;  1 drivers
v0x1756a00_0 .net *"_ivl_138", 0 0, L_0x1762740;  1 drivers
v0x1756ae0_0 .net *"_ivl_14", 0 0, L_0x175cd70;  1 drivers
v0x1756bc0_0 .net *"_ivl_140", 0 0, L_0x17629f0;  1 drivers
v0x1756ca0_0 .net *"_ivl_142", 0 0, L_0x1762ab0;  1 drivers
v0x1756d80_0 .net *"_ivl_144", 0 0, L_0x1762dc0;  1 drivers
v0x1756e60_0 .net *"_ivl_16", 0 0, L_0x175ce80;  1 drivers
v0x1756f40_0 .net *"_ivl_18", 0 0, L_0x175cf40;  1 drivers
v0x1757020_0 .net *"_ivl_2", 0 0, L_0x175c580;  1 drivers
v0x1757100_0 .net *"_ivl_20", 0 0, L_0x175d060;  1 drivers
v0x17571e0_0 .net *"_ivl_22", 0 0, L_0x175d120;  1 drivers
v0x17572c0_0 .net *"_ivl_24", 0 0, L_0x175d200;  1 drivers
v0x17575b0_0 .net *"_ivl_26", 0 0, L_0x175d2c0;  1 drivers
v0x1757690_0 .net *"_ivl_28", 0 0, L_0x175d190;  1 drivers
v0x1757770_0 .net *"_ivl_30", 0 0, L_0x175d400;  1 drivers
v0x1757850_0 .net *"_ivl_32", 0 0, L_0x175d5a0;  1 drivers
v0x1757930_0 .net *"_ivl_34", 0 0, L_0x175d660;  1 drivers
v0x1757a10_0 .net *"_ivl_36", 0 0, L_0x175d810;  1 drivers
v0x1757af0_0 .net *"_ivl_38", 0 0, L_0x175d880;  1 drivers
v0x1757bd0_0 .net *"_ivl_4", 0 0, L_0x175c770;  1 drivers
v0x1757cb0_0 .net *"_ivl_40", 0 0, L_0x175d9a0;  1 drivers
v0x1757d90_0 .net *"_ivl_42", 0 0, L_0x175dab0;  1 drivers
v0x1757e70_0 .net *"_ivl_44", 0 0, L_0x175dc30;  1 drivers
v0x1757f50_0 .net *"_ivl_46", 0 0, L_0x175dcf0;  1 drivers
v0x1758030_0 .net *"_ivl_48", 0 0, L_0x175de80;  1 drivers
v0x1758110_0 .net *"_ivl_50", 0 0, L_0x175df90;  1 drivers
v0x17581f0_0 .net *"_ivl_52", 0 0, L_0x175e0e0;  1 drivers
v0x17582d0_0 .net *"_ivl_54", 0 0, L_0x175e1a0;  1 drivers
v0x17583b0_0 .net *"_ivl_56", 0 0, L_0x175e300;  1 drivers
v0x1758490_0 .net *"_ivl_58", 0 0, L_0x175e410;  1 drivers
v0x1758570_0 .net *"_ivl_6", 0 0, L_0x175c8f0;  1 drivers
v0x1758650_0 .net *"_ivl_60", 0 0, L_0x175e5d0;  1 drivers
v0x1758730_0 .net *"_ivl_62", 0 0, L_0x175e690;  1 drivers
v0x1758810_0 .net *"_ivl_64", 0 0, L_0x175e8b0;  1 drivers
v0x17588f0_0 .net *"_ivl_66", 0 0, L_0x175e920;  1 drivers
v0x17589d0_0 .net *"_ivl_68", 0 0, L_0x175eab0;  1 drivers
v0x1758ab0_0 .net *"_ivl_70", 0 0, L_0x175ebc0;  1 drivers
v0x1758b90_0 .net *"_ivl_72", 0 0, L_0x175edb0;  1 drivers
v0x1758c70_0 .net *"_ivl_74", 0 0, L_0x175ee20;  1 drivers
v0x1758d50_0 .net *"_ivl_76", 0 0, L_0x175ec80;  1 drivers
v0x1758e30_0 .net *"_ivl_8", 0 0, L_0x175ca30;  1 drivers
v0x1758f10_0 .net *"_ivl_80", 0 0, L_0x175f2b0;  1 drivers
v0x1758ff0_0 .net *"_ivl_82", 0 0, L_0x175f320;  1 drivers
v0x17590d0_0 .net *"_ivl_84", 0 0, L_0x175f4f0;  1 drivers
v0x17595c0_0 .net *"_ivl_86", 0 0, L_0x175f600;  1 drivers
v0x17596a0_0 .net *"_ivl_88", 0 0, L_0x175f7e0;  1 drivers
v0x1759780_0 .net *"_ivl_90", 0 0, L_0x175f8f0;  1 drivers
v0x1759860_0 .net *"_ivl_92", 0 0, L_0x175fb30;  1 drivers
v0x1759940_0 .net *"_ivl_94", 0 0, L_0x175fba0;  1 drivers
v0x1759a20_0 .net *"_ivl_96", 0 0, L_0x175fda0;  1 drivers
v0x1759b00_0 .net *"_ivl_98", 0 0, L_0x175feb0;  1 drivers
v0x1759be0_0 .net "a", 0 0, v0x1754b30_0;  alias, 1 drivers
v0x1759c80_0 .net "b", 0 0, v0x1754bd0_0;  alias, 1 drivers
v0x1759d70_0 .net "c", 0 0, v0x1754c70_0;  alias, 1 drivers
v0x1759e60_0 .net "d", 0 0, v0x1754db0_0;  alias, 1 drivers
v0x1759f50_0 .net "out_pos", 0 0, L_0x1762e80;  alias, 1 drivers
v0x175a010_0 .net "out_sop", 0 0, L_0x175ed40;  alias, 1 drivers
S_0x175a190 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1704240;
 .timescale -12 -12;
E_0x16ea9f0 .event anyedge, v0x175af80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x175af80_0;
    %nor/r;
    %assign/vec4 v0x175af80_0, 0;
    %wait E_0x16ea9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1754000;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1754f40_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1754000;
T_4 ;
    %wait E_0x1702a70;
    %load/vec4 v0x1754fe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1754ea0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1754000;
T_5 ;
    %wait E_0x1702910;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1754db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1754c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1754bd0_0, 0;
    %assign/vec4 v0x1754b30_0, 0;
    %wait E_0x1702910;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1754db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1754c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1754bd0_0, 0;
    %assign/vec4 v0x1754b30_0, 0;
    %wait E_0x1702910;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1754db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1754c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1754bd0_0, 0;
    %assign/vec4 v0x1754b30_0, 0;
    %wait E_0x1702910;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1754db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1754c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1754bd0_0, 0;
    %assign/vec4 v0x1754b30_0, 0;
    %wait E_0x1702910;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1754db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1754c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1754bd0_0, 0;
    %assign/vec4 v0x1754b30_0, 0;
    %wait E_0x1702910;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1754db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1754c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1754bd0_0, 0;
    %assign/vec4 v0x1754b30_0, 0;
    %wait E_0x1702910;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1754db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1754c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1754bd0_0, 0;
    %assign/vec4 v0x1754b30_0, 0;
    %wait E_0x1702910;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1754db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1754c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1754bd0_0, 0;
    %assign/vec4 v0x1754b30_0, 0;
    %wait E_0x1702910;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1754db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1754c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1754bd0_0, 0;
    %assign/vec4 v0x1754b30_0, 0;
    %wait E_0x1702910;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1754db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1754c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1754bd0_0, 0;
    %assign/vec4 v0x1754b30_0, 0;
    %wait E_0x1702910;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1754db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1754c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1754bd0_0, 0;
    %assign/vec4 v0x1754b30_0, 0;
    %wait E_0x1702910;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1754db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1754c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1754bd0_0, 0;
    %assign/vec4 v0x1754b30_0, 0;
    %wait E_0x1702910;
    %load/vec4 v0x1754ea0_0;
    %store/vec4 v0x1754f40_0, 0, 1;
    %fork t_1, S_0x1754330;
    %jmp t_0;
    .scope S_0x1754330;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1754570_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1754570_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1702910;
    %load/vec4 v0x1754570_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1754db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1754c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1754bd0_0, 0;
    %assign/vec4 v0x1754b30_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1754570_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1754570_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1754000;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1702a70;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1754db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1754c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1754bd0_0, 0;
    %assign/vec4 v0x1754b30_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1754ea0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1754f40_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1704240;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x175ab20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x175af80_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1704240;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x175ab20_0;
    %inv;
    %store/vec4 v0x175ab20_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1704240;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1754d10_0, v0x175b0f0_0, v0x175a940_0, v0x175a9e0_0, v0x175aa80_0, v0x175abc0_0, v0x175ae40_0, v0x175ada0_0, v0x175ad00_0, v0x175ac60_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1704240;
T_9 ;
    %load/vec4 v0x175aee0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x175aee0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x175aee0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x175aee0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x175aee0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x175aee0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x175aee0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x175aee0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x175aee0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x175aee0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1704240;
T_10 ;
    %wait E_0x1702a70;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x175aee0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x175aee0_0, 4, 32;
    %load/vec4 v0x175b020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x175aee0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x175aee0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x175aee0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x175aee0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x175ae40_0;
    %load/vec4 v0x175ae40_0;
    %load/vec4 v0x175ada0_0;
    %xor;
    %load/vec4 v0x175ae40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x175aee0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x175aee0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x175aee0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x175aee0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x175ad00_0;
    %load/vec4 v0x175ad00_0;
    %load/vec4 v0x175ac60_0;
    %xor;
    %load/vec4 v0x175ad00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x175aee0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x175aee0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x175aee0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x175aee0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth1/human/ece241_2013_q2/iter1/response1/top_module.sv";
