// Seed: 175746231
module module_0 (
    output tri id_0,
    input wand id_1,
    output wire id_2,
    output tri0 id_3
    , id_18,
    input supply0 id_4,
    input tri id_5,
    output uwire id_6,
    output tri0 id_7,
    input uwire id_8,
    output supply1 id_9,
    input tri id_10,
    input supply1 id_11,
    input supply1 id_12,
    input wor id_13,
    input wor id_14,
    output uwire id_15,
    output wor id_16
);
  wire  id_19;
  uwire id_20 = 1 - 1;
endmodule
module module_1 (
    output supply1 id_0,
    inout wire id_1
    , id_14,
    input tri1 id_2,
    input tri id_3,
    output tri0 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input supply1 id_7,
    input tri0 id_8,
    output supply0 id_9,
    input supply1 id_10,
    output logic id_11,
    input wand id_12
);
  wire id_15;
  initial id_11 = #1 1;
  module_0(
      id_0,
      id_6,
      id_4,
      id_4,
      id_2,
      id_2,
      id_0,
      id_4,
      id_1,
      id_9,
      id_1,
      id_7,
      id_7,
      id_12,
      id_8,
      id_1,
      id_4
  );
  wire id_16;
  assign id_0 = id_1 & id_1;
endmodule
