{"Source Block": ["verilog-ethernet/rtl/ip_mux_2.v@398:408@HdlIdDef", "reg       output_ip_payload_tuser_reg = 0;\n\nreg [7:0] temp_ip_payload_tdata_reg = 0;\nreg       temp_ip_payload_tvalid_reg = 0;\nreg       temp_ip_payload_tlast_reg = 0;\nreg       temp_ip_payload_tuser_reg = 0;\n\nassign output_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_ip_payload_tvalid = output_ip_payload_tvalid_reg;\nassign output_ip_payload_tlast = output_ip_payload_tlast_reg;\nassign output_ip_payload_tuser = output_ip_payload_tuser_reg;\n"], "Clone Blocks": [["verilog-ethernet/rtl/ip_demux_4.v@448:458", "reg [7:0] temp_ip_payload_tdata_reg = 0;\nreg       temp_ip_payload_tvalid_reg = 0;\nreg       temp_ip_payload_tlast_reg = 0;\nreg       temp_ip_payload_tuser_reg = 0;\n\nassign output_0_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_0_ip_payload_tvalid = output_0_ip_payload_tvalid_reg;\nassign output_0_ip_payload_tlast = output_ip_payload_tlast_reg;\nassign output_0_ip_payload_tuser = output_ip_payload_tuser_reg;\n\nassign output_1_ip_payload_tdata = output_ip_payload_tdata_reg;\n"], ["verilog-ethernet/rtl/ip_mux_2.v@395:405", "reg [7:0] output_ip_payload_tdata_reg = 0;\nreg       output_ip_payload_tvalid_reg = 0;\nreg       output_ip_payload_tlast_reg = 0;\nreg       output_ip_payload_tuser_reg = 0;\n\nreg [7:0] temp_ip_payload_tdata_reg = 0;\nreg       temp_ip_payload_tvalid_reg = 0;\nreg       temp_ip_payload_tlast_reg = 0;\nreg       temp_ip_payload_tuser_reg = 0;\n\nassign output_ip_payload_tdata = output_ip_payload_tdata_reg;\n"], ["verilog-ethernet/rtl/ip_mux_4.v@521:531", "reg       output_ip_payload_tlast_reg = 0;\nreg       output_ip_payload_tuser_reg = 0;\n\nreg [7:0] temp_ip_payload_tdata_reg = 0;\nreg       temp_ip_payload_tvalid_reg = 0;\nreg       temp_ip_payload_tlast_reg = 0;\nreg       temp_ip_payload_tuser_reg = 0;\n\nassign output_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_ip_payload_tvalid = output_ip_payload_tvalid_reg;\nassign output_ip_payload_tlast = output_ip_payload_tlast_reg;\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@539:549", "reg        temp_ip_payload_tvalid_reg = 0;\nreg        temp_ip_payload_tlast_reg = 0;\nreg        temp_ip_payload_tuser_reg = 0;\n\nassign output_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_ip_payload_tkeep = output_ip_payload_tkeep_reg;\nassign output_ip_payload_tvalid = output_ip_payload_tvalid_reg;\nassign output_ip_payload_tlast = output_ip_payload_tlast_reg;\nassign output_ip_payload_tuser = output_ip_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\n"], ["verilog-ethernet/rtl/ip_mux_2.v@402:412", "reg       temp_ip_payload_tlast_reg = 0;\nreg       temp_ip_payload_tuser_reg = 0;\n\nassign output_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_ip_payload_tvalid = output_ip_payload_tvalid_reg;\nassign output_ip_payload_tlast = output_ip_payload_tlast_reg;\nassign output_ip_payload_tuser = output_ip_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_ip_payload_tready_int_early = output_ip_payload_tready | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_reg) | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_int);\n\n"], ["verilog-ethernet/rtl/ip_mux_4.v@526:536", "reg       temp_ip_payload_tlast_reg = 0;\nreg       temp_ip_payload_tuser_reg = 0;\n\nassign output_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_ip_payload_tvalid = output_ip_payload_tvalid_reg;\nassign output_ip_payload_tlast = output_ip_payload_tlast_reg;\nassign output_ip_payload_tuser = output_ip_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_ip_payload_tready_int_early = output_ip_payload_tready | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_reg) | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_int);\n\n"], ["verilog-ethernet/rtl/ip_mux_64_2.v@407:417", "reg        output_ip_payload_tuser_reg = 0;\n\nreg [63:0] temp_ip_payload_tdata_reg = 0;\nreg [7:0]  temp_ip_payload_tkeep_reg = 0;\nreg        temp_ip_payload_tvalid_reg = 0;\nreg        temp_ip_payload_tlast_reg = 0;\nreg        temp_ip_payload_tuser_reg = 0;\n\nassign output_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_ip_payload_tkeep = output_ip_payload_tkeep_reg;\nassign output_ip_payload_tvalid = output_ip_payload_tvalid_reg;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@313:323", "reg       output_eth_payload_tlast_reg = 0;\nreg       output_eth_payload_tuser_reg = 0;\n\nreg [7:0] temp_eth_payload_tdata_reg = 0;\nreg       temp_eth_payload_tvalid_reg = 0;\nreg       temp_eth_payload_tlast_reg = 0;\nreg       temp_eth_payload_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@533:543", "reg        output_ip_payload_tvalid_reg = 0;\nreg        output_ip_payload_tlast_reg = 0;\nreg        output_ip_payload_tuser_reg = 0;\n\nreg [63:0] temp_ip_payload_tdata_reg = 0;\nreg [7:0]  temp_ip_payload_tkeep_reg = 0;\nreg        temp_ip_payload_tvalid_reg = 0;\nreg        temp_ip_payload_tlast_reg = 0;\nreg        temp_ip_payload_tuser_reg = 0;\n\nassign output_ip_payload_tdata = output_ip_payload_tdata_reg;\n"], ["verilog-ethernet/rtl/ip_demux_64_4.v@457:467", "reg [7:0]  temp_ip_payload_tkeep_reg = 0;\nreg        temp_ip_payload_tvalid_reg = 0;\nreg        temp_ip_payload_tlast_reg = 0;\nreg        temp_ip_payload_tuser_reg = 0;\n\nassign output_0_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_0_ip_payload_tkeep = output_ip_payload_tkeep_reg;\nassign output_0_ip_payload_tvalid = output_0_ip_payload_tvalid_reg;\nassign output_0_ip_payload_tlast = output_ip_payload_tlast_reg;\nassign output_0_ip_payload_tuser = output_ip_payload_tuser_reg;\n\n"], ["verilog-ethernet/rtl/ip_demux_4.v@443:453", "reg       output_2_ip_payload_tvalid_reg = 0;\nreg       output_3_ip_payload_tvalid_reg = 0;\nreg       output_ip_payload_tlast_reg = 0;\nreg       output_ip_payload_tuser_reg = 0;\n\nreg [7:0] temp_ip_payload_tdata_reg = 0;\nreg       temp_ip_payload_tvalid_reg = 0;\nreg       temp_ip_payload_tlast_reg = 0;\nreg       temp_ip_payload_tuser_reg = 0;\n\nassign output_0_ip_payload_tdata = output_ip_payload_tdata_reg;\n"], ["verilog-ethernet/rtl/ip_demux_64_4.v@458:468", "reg        temp_ip_payload_tvalid_reg = 0;\nreg        temp_ip_payload_tlast_reg = 0;\nreg        temp_ip_payload_tuser_reg = 0;\n\nassign output_0_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_0_ip_payload_tkeep = output_ip_payload_tkeep_reg;\nassign output_0_ip_payload_tvalid = output_0_ip_payload_tvalid_reg;\nassign output_0_ip_payload_tlast = output_ip_payload_tlast_reg;\nassign output_0_ip_payload_tuser = output_ip_payload_tuser_reg;\n\nassign output_1_ip_payload_tdata = output_ip_payload_tdata_reg;\n"], ["verilog-ethernet/rtl/ip_demux_64_4.v@455:465", "\nreg [63:0] temp_ip_payload_tdata_reg = 0;\nreg [7:0]  temp_ip_payload_tkeep_reg = 0;\nreg        temp_ip_payload_tvalid_reg = 0;\nreg        temp_ip_payload_tlast_reg = 0;\nreg        temp_ip_payload_tuser_reg = 0;\n\nassign output_0_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_0_ip_payload_tkeep = output_ip_payload_tkeep_reg;\nassign output_0_ip_payload_tvalid = output_0_ip_payload_tvalid_reg;\nassign output_0_ip_payload_tlast = output_ip_payload_tlast_reg;\n"], ["verilog-ethernet/rtl/ip_mux_4.v@519:529", "reg [7:0] output_ip_payload_tdata_reg = 0;\nreg       output_ip_payload_tvalid_reg = 0;\nreg       output_ip_payload_tlast_reg = 0;\nreg       output_ip_payload_tuser_reg = 0;\n\nreg [7:0] temp_ip_payload_tdata_reg = 0;\nreg       temp_ip_payload_tvalid_reg = 0;\nreg       temp_ip_payload_tlast_reg = 0;\nreg       temp_ip_payload_tuser_reg = 0;\n\nassign output_ip_payload_tdata = output_ip_payload_tdata_reg;\n"], ["verilog-ethernet/rtl/ip_demux_64_4.v@453:463", "reg        output_ip_payload_tlast_reg = 0;\nreg        output_ip_payload_tuser_reg = 0;\n\nreg [63:0] temp_ip_payload_tdata_reg = 0;\nreg [7:0]  temp_ip_payload_tkeep_reg = 0;\nreg        temp_ip_payload_tvalid_reg = 0;\nreg        temp_ip_payload_tlast_reg = 0;\nreg        temp_ip_payload_tuser_reg = 0;\n\nassign output_0_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_0_ip_payload_tkeep = output_ip_payload_tkeep_reg;\n"], ["verilog-ethernet/rtl/udp_mux_4.v@588:598", "reg [7:0] temp_udp_payload_tdata_reg = 0;\nreg       temp_udp_payload_tvalid_reg = 0;\nreg       temp_udp_payload_tlast_reg = 0;\nreg       temp_udp_payload_tuser_reg = 0;\n\nassign output_udp_payload_tdata = output_udp_payload_tdata_reg;\nassign output_udp_payload_tvalid = output_udp_payload_tvalid_reg;\nassign output_udp_payload_tlast = output_udp_payload_tlast_reg;\nassign output_udp_payload_tuser = output_udp_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\n"], ["verilog-ethernet/rtl/ip_demux_4.v@445:455", "reg       output_ip_payload_tlast_reg = 0;\nreg       output_ip_payload_tuser_reg = 0;\n\nreg [7:0] temp_ip_payload_tdata_reg = 0;\nreg       temp_ip_payload_tvalid_reg = 0;\nreg       temp_ip_payload_tlast_reg = 0;\nreg       temp_ip_payload_tuser_reg = 0;\n\nassign output_0_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_0_ip_payload_tvalid = output_0_ip_payload_tvalid_reg;\nassign output_0_ip_payload_tlast = output_ip_payload_tlast_reg;\n"], ["verilog-ethernet/rtl/ip_demux_4.v@450:460", "reg       temp_ip_payload_tlast_reg = 0;\nreg       temp_ip_payload_tuser_reg = 0;\n\nassign output_0_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_0_ip_payload_tvalid = output_0_ip_payload_tvalid_reg;\nassign output_0_ip_payload_tlast = output_ip_payload_tlast_reg;\nassign output_0_ip_payload_tuser = output_ip_payload_tuser_reg;\n\nassign output_1_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_1_ip_payload_tvalid = output_1_ip_payload_tvalid_reg;\nassign output_1_ip_payload_tlast = output_ip_payload_tlast_reg;\n"], ["verilog-ethernet/rtl/ip_mux_2.v@400:410", "reg [7:0] temp_ip_payload_tdata_reg = 0;\nreg       temp_ip_payload_tvalid_reg = 0;\nreg       temp_ip_payload_tlast_reg = 0;\nreg       temp_ip_payload_tuser_reg = 0;\n\nassign output_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_ip_payload_tvalid = output_ip_payload_tvalid_reg;\nassign output_ip_payload_tlast = output_ip_payload_tlast_reg;\nassign output_ip_payload_tuser = output_ip_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\n"], ["verilog-ethernet/rtl/ip_mux_64_2.v@405:415", "reg        output_ip_payload_tvalid_reg = 0;\nreg        output_ip_payload_tlast_reg = 0;\nreg        output_ip_payload_tuser_reg = 0;\n\nreg [63:0] temp_ip_payload_tdata_reg = 0;\nreg [7:0]  temp_ip_payload_tkeep_reg = 0;\nreg        temp_ip_payload_tvalid_reg = 0;\nreg        temp_ip_payload_tlast_reg = 0;\nreg        temp_ip_payload_tuser_reg = 0;\n\nassign output_ip_payload_tdata = output_ip_payload_tdata_reg;\n"], ["verilog-ethernet/rtl/eth_demux_4.v@264:274", "reg       output_eth_payload_tuser_reg = 0;\n\nreg [7:0] temp_eth_payload_tdata_reg = 0;\nreg       temp_eth_payload_tvalid_reg = 0;\nreg       temp_eth_payload_tlast_reg = 0;\nreg       temp_eth_payload_tuser_reg = 0;\n\nassign output_0_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_0_eth_payload_tvalid = output_0_eth_payload_tvalid_reg;\nassign output_0_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_0_eth_payload_tuser = output_eth_payload_tuser_reg;\n"], ["verilog-ethernet/rtl/ip_mux_64_2.v@410:420", "reg [7:0]  temp_ip_payload_tkeep_reg = 0;\nreg        temp_ip_payload_tvalid_reg = 0;\nreg        temp_ip_payload_tlast_reg = 0;\nreg        temp_ip_payload_tuser_reg = 0;\n\nassign output_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_ip_payload_tkeep = output_ip_payload_tkeep_reg;\nassign output_ip_payload_tvalid = output_ip_payload_tvalid_reg;\nassign output_ip_payload_tlast = output_ip_payload_tlast_reg;\nassign output_ip_payload_tuser = output_ip_payload_tuser_reg;\n\n"], ["verilog-ethernet/rtl/udp_mux_4.v@586:596", "reg       output_udp_payload_tuser_reg = 0;\n\nreg [7:0] temp_udp_payload_tdata_reg = 0;\nreg       temp_udp_payload_tvalid_reg = 0;\nreg       temp_udp_payload_tlast_reg = 0;\nreg       temp_udp_payload_tuser_reg = 0;\n\nassign output_udp_payload_tdata = output_udp_payload_tdata_reg;\nassign output_udp_payload_tvalid = output_udp_payload_tvalid_reg;\nassign output_udp_payload_tlast = output_udp_payload_tlast_reg;\nassign output_udp_payload_tuser = output_udp_payload_tuser_reg;\n"], ["verilog-ethernet/rtl/udp_ip_tx.v@432:442", "reg       output_ip_payload_tlast_reg = 0;\nreg       output_ip_payload_tuser_reg = 0;\n\nreg [7:0] temp_ip_payload_tdata_reg = 0;\nreg       temp_ip_payload_tvalid_reg = 0;\nreg       temp_ip_payload_tlast_reg = 0;\nreg       temp_ip_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_ip_payload_tready_int_early = output_ip_payload_tready | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_reg) | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_int);\n\n"], ["verilog-ethernet/rtl/ip_mux_64_2.v@411:421", "reg        temp_ip_payload_tvalid_reg = 0;\nreg        temp_ip_payload_tlast_reg = 0;\nreg        temp_ip_payload_tuser_reg = 0;\n\nassign output_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_ip_payload_tkeep = output_ip_payload_tkeep_reg;\nassign output_ip_payload_tvalid = output_ip_payload_tvalid_reg;\nassign output_ip_payload_tlast = output_ip_payload_tlast_reg;\nassign output_ip_payload_tuser = output_ip_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\n"], ["verilog-ethernet/rtl/udp_demux_4.v@502:512", "reg       output_udp_payload_tuser_reg = 0;\n\nreg [7:0] temp_udp_payload_tdata_reg = 0;\nreg       temp_udp_payload_tvalid_reg = 0;\nreg       temp_udp_payload_tlast_reg = 0;\nreg       temp_udp_payload_tuser_reg = 0;\n\nassign output_0_udp_payload_tdata = output_udp_payload_tdata_reg;\nassign output_0_udp_payload_tvalid = output_0_udp_payload_tvalid_reg;\nassign output_0_udp_payload_tlast = output_udp_payload_tlast_reg;\nassign output_0_udp_payload_tuser = output_udp_payload_tuser_reg;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@316:326", "reg [7:0] temp_eth_payload_tdata_reg = 0;\nreg       temp_eth_payload_tvalid_reg = 0;\nreg       temp_eth_payload_tlast_reg = 0;\nreg       temp_eth_payload_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\n"], ["verilog-ethernet/rtl/eth_mux_2.v@241:251", "reg       output_eth_payload_tlast_reg = 0;\nreg       output_eth_payload_tuser_reg = 0;\n\nreg [7:0] temp_eth_payload_tdata_reg = 0;\nreg       temp_eth_payload_tvalid_reg = 0;\nreg       temp_eth_payload_tlast_reg = 0;\nreg       temp_eth_payload_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\n"], ["verilog-ethernet/rtl/ip_eth_rx.v@515:525", "reg       output_ip_payload_tuser_reg = 0;\n\nreg [7:0] temp_ip_payload_tdata_reg = 0;\nreg       temp_ip_payload_tvalid_reg = 0;\nreg       temp_ip_payload_tlast_reg = 0;\nreg       temp_ip_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_ip_payload_tready_int_early = output_ip_payload_tready | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_reg) | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_int);\n\nassign output_ip_payload_tdata = output_ip_payload_tdata_reg;\n"], ["verilog-ethernet/rtl/udp_demux_4.v@504:514", "reg [7:0] temp_udp_payload_tdata_reg = 0;\nreg       temp_udp_payload_tvalid_reg = 0;\nreg       temp_udp_payload_tlast_reg = 0;\nreg       temp_udp_payload_tuser_reg = 0;\n\nassign output_0_udp_payload_tdata = output_udp_payload_tdata_reg;\nassign output_0_udp_payload_tvalid = output_0_udp_payload_tvalid_reg;\nassign output_0_udp_payload_tlast = output_udp_payload_tlast_reg;\nassign output_0_udp_payload_tuser = output_udp_payload_tuser_reg;\n\nassign output_1_udp_payload_tdata = output_udp_payload_tdata_reg;\n"], ["verilog-ethernet/rtl/ip_mux_2.v@396:406", "reg       output_ip_payload_tvalid_reg = 0;\nreg       output_ip_payload_tlast_reg = 0;\nreg       output_ip_payload_tuser_reg = 0;\n\nreg [7:0] temp_ip_payload_tdata_reg = 0;\nreg       temp_ip_payload_tvalid_reg = 0;\nreg       temp_ip_payload_tlast_reg = 0;\nreg       temp_ip_payload_tuser_reg = 0;\n\nassign output_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_ip_payload_tvalid = output_ip_payload_tvalid_reg;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@314:324", "reg       output_eth_payload_tuser_reg = 0;\n\nreg [7:0] temp_eth_payload_tdata_reg = 0;\nreg       temp_eth_payload_tvalid_reg = 0;\nreg       temp_eth_payload_tlast_reg = 0;\nreg       temp_eth_payload_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n"], ["verilog-ethernet/rtl/ip_eth_rx.v@514:524", "reg       output_ip_payload_tlast_reg = 0;\nreg       output_ip_payload_tuser_reg = 0;\n\nreg [7:0] temp_ip_payload_tdata_reg = 0;\nreg       temp_ip_payload_tvalid_reg = 0;\nreg       temp_ip_payload_tlast_reg = 0;\nreg       temp_ip_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_ip_payload_tready_int_early = output_ip_payload_tready | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_reg) | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_int);\n\n"], ["verilog-ethernet/rtl/udp_demux_4.v@501:511", "reg       output_udp_payload_tlast_reg = 0;\nreg       output_udp_payload_tuser_reg = 0;\n\nreg [7:0] temp_udp_payload_tdata_reg = 0;\nreg       temp_udp_payload_tvalid_reg = 0;\nreg       temp_udp_payload_tlast_reg = 0;\nreg       temp_udp_payload_tuser_reg = 0;\n\nassign output_0_udp_payload_tdata = output_udp_payload_tdata_reg;\nassign output_0_udp_payload_tvalid = output_0_udp_payload_tvalid_reg;\nassign output_0_udp_payload_tlast = output_udp_payload_tlast_reg;\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@535:545", "reg        output_ip_payload_tuser_reg = 0;\n\nreg [63:0] temp_ip_payload_tdata_reg = 0;\nreg [7:0]  temp_ip_payload_tkeep_reg = 0;\nreg        temp_ip_payload_tvalid_reg = 0;\nreg        temp_ip_payload_tlast_reg = 0;\nreg        temp_ip_payload_tuser_reg = 0;\n\nassign output_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_ip_payload_tkeep = output_ip_payload_tkeep_reg;\nassign output_ip_payload_tvalid = output_ip_payload_tvalid_reg;\n"], ["verilog-ethernet/rtl/ip_demux_4.v@446:456", "reg       output_ip_payload_tuser_reg = 0;\n\nreg [7:0] temp_ip_payload_tdata_reg = 0;\nreg       temp_ip_payload_tvalid_reg = 0;\nreg       temp_ip_payload_tlast_reg = 0;\nreg       temp_ip_payload_tuser_reg = 0;\n\nassign output_0_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_0_ip_payload_tvalid = output_0_ip_payload_tvalid_reg;\nassign output_0_ip_payload_tlast = output_ip_payload_tlast_reg;\nassign output_0_ip_payload_tuser = output_ip_payload_tuser_reg;\n"], ["verilog-ethernet/rtl/ip_eth_rx.v@513:523", "reg       output_ip_payload_tvalid_reg = 0;\nreg       output_ip_payload_tlast_reg = 0;\nreg       output_ip_payload_tuser_reg = 0;\n\nreg [7:0] temp_ip_payload_tdata_reg = 0;\nreg       temp_ip_payload_tvalid_reg = 0;\nreg       temp_ip_payload_tlast_reg = 0;\nreg       temp_ip_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_ip_payload_tready_int_early = output_ip_payload_tready | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_reg) | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_int);\n"], ["verilog-ethernet/rtl/ip_mux_4.v@522:532", "reg       output_ip_payload_tuser_reg = 0;\n\nreg [7:0] temp_ip_payload_tdata_reg = 0;\nreg       temp_ip_payload_tvalid_reg = 0;\nreg       temp_ip_payload_tlast_reg = 0;\nreg       temp_ip_payload_tuser_reg = 0;\n\nassign output_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_ip_payload_tvalid = output_ip_payload_tvalid_reg;\nassign output_ip_payload_tlast = output_ip_payload_tlast_reg;\nassign output_ip_payload_tuser = output_ip_payload_tuser_reg;\n"], ["verilog-ethernet/rtl/udp_ip_tx.v@431:441", "reg       output_ip_payload_tvalid_reg = 0;\nreg       output_ip_payload_tlast_reg = 0;\nreg       output_ip_payload_tuser_reg = 0;\n\nreg [7:0] temp_ip_payload_tdata_reg = 0;\nreg       temp_ip_payload_tvalid_reg = 0;\nreg       temp_ip_payload_tlast_reg = 0;\nreg       temp_ip_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_ip_payload_tready_int_early = output_ip_payload_tready | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_reg) | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_int);\n"], ["verilog-ethernet/rtl/eth_mux_2.v@244:254", "reg [7:0] temp_eth_payload_tdata_reg = 0;\nreg       temp_eth_payload_tvalid_reg = 0;\nreg       temp_eth_payload_tlast_reg = 0;\nreg       temp_eth_payload_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\n"], ["verilog-ethernet/rtl/ip_mux_64_2.v@406:416", "reg        output_ip_payload_tlast_reg = 0;\nreg        output_ip_payload_tuser_reg = 0;\n\nreg [63:0] temp_ip_payload_tdata_reg = 0;\nreg [7:0]  temp_ip_payload_tkeep_reg = 0;\nreg        temp_ip_payload_tvalid_reg = 0;\nreg        temp_ip_payload_tlast_reg = 0;\nreg        temp_ip_payload_tuser_reg = 0;\n\nassign output_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_ip_payload_tkeep = output_ip_payload_tkeep_reg;\n"], ["verilog-ethernet/rtl/eth_mux_2.v@242:252", "reg       output_eth_payload_tuser_reg = 0;\n\nreg [7:0] temp_eth_payload_tdata_reg = 0;\nreg       temp_eth_payload_tvalid_reg = 0;\nreg       temp_eth_payload_tlast_reg = 0;\nreg       temp_eth_payload_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@534:544", "reg        output_ip_payload_tlast_reg = 0;\nreg        output_ip_payload_tuser_reg = 0;\n\nreg [63:0] temp_ip_payload_tdata_reg = 0;\nreg [7:0]  temp_ip_payload_tkeep_reg = 0;\nreg        temp_ip_payload_tvalid_reg = 0;\nreg        temp_ip_payload_tlast_reg = 0;\nreg        temp_ip_payload_tuser_reg = 0;\n\nassign output_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_ip_payload_tkeep = output_ip_payload_tkeep_reg;\n"], ["verilog-ethernet/rtl/ip_mux_4.v@520:530", "reg       output_ip_payload_tvalid_reg = 0;\nreg       output_ip_payload_tlast_reg = 0;\nreg       output_ip_payload_tuser_reg = 0;\n\nreg [7:0] temp_ip_payload_tdata_reg = 0;\nreg       temp_ip_payload_tvalid_reg = 0;\nreg       temp_ip_payload_tlast_reg = 0;\nreg       temp_ip_payload_tuser_reg = 0;\n\nassign output_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_ip_payload_tvalid = output_ip_payload_tvalid_reg;\n"], ["verilog-ethernet/rtl/ip_demux_64_4.v@452:462", "reg        output_3_ip_payload_tvalid_reg = 0;\nreg        output_ip_payload_tlast_reg = 0;\nreg        output_ip_payload_tuser_reg = 0;\n\nreg [63:0] temp_ip_payload_tdata_reg = 0;\nreg [7:0]  temp_ip_payload_tkeep_reg = 0;\nreg        temp_ip_payload_tvalid_reg = 0;\nreg        temp_ip_payload_tlast_reg = 0;\nreg        temp_ip_payload_tuser_reg = 0;\n\nassign output_0_ip_payload_tdata = output_ip_payload_tdata_reg;\n"], ["verilog-ethernet/rtl/ip_mux_2.v@397:407", "reg       output_ip_payload_tlast_reg = 0;\nreg       output_ip_payload_tuser_reg = 0;\n\nreg [7:0] temp_ip_payload_tdata_reg = 0;\nreg       temp_ip_payload_tvalid_reg = 0;\nreg       temp_ip_payload_tlast_reg = 0;\nreg       temp_ip_payload_tuser_reg = 0;\n\nassign output_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_ip_payload_tvalid = output_ip_payload_tvalid_reg;\nassign output_ip_payload_tlast = output_ip_payload_tlast_reg;\n"], ["verilog-ethernet/rtl/ip_demux_64_4.v@454:464", "reg        output_ip_payload_tuser_reg = 0;\n\nreg [63:0] temp_ip_payload_tdata_reg = 0;\nreg [7:0]  temp_ip_payload_tkeep_reg = 0;\nreg        temp_ip_payload_tvalid_reg = 0;\nreg        temp_ip_payload_tlast_reg = 0;\nreg        temp_ip_payload_tuser_reg = 0;\n\nassign output_0_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_0_ip_payload_tkeep = output_ip_payload_tkeep_reg;\nassign output_0_ip_payload_tvalid = output_0_ip_payload_tvalid_reg;\n"], ["verilog-ethernet/rtl/ip_mux_64_2.v@408:418", "\nreg [63:0] temp_ip_payload_tdata_reg = 0;\nreg [7:0]  temp_ip_payload_tkeep_reg = 0;\nreg        temp_ip_payload_tvalid_reg = 0;\nreg        temp_ip_payload_tlast_reg = 0;\nreg        temp_ip_payload_tuser_reg = 0;\n\nassign output_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_ip_payload_tkeep = output_ip_payload_tkeep_reg;\nassign output_ip_payload_tvalid = output_ip_payload_tvalid_reg;\nassign output_ip_payload_tlast = output_ip_payload_tlast_reg;\n"], ["verilog-ethernet/rtl/udp_ip_tx.v@433:443", "reg       output_ip_payload_tuser_reg = 0;\n\nreg [7:0] temp_ip_payload_tdata_reg = 0;\nreg       temp_ip_payload_tvalid_reg = 0;\nreg       temp_ip_payload_tlast_reg = 0;\nreg       temp_ip_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\nassign output_ip_payload_tready_int_early = output_ip_payload_tready | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_reg) | (~temp_ip_payload_tvalid_reg & ~output_ip_payload_tvalid_int);\n\nassign output_ip_payload_tdata = output_ip_payload_tdata_reg;\n"], ["verilog-ethernet/rtl/ip_mux_4.v@524:534", "reg [7:0] temp_ip_payload_tdata_reg = 0;\nreg       temp_ip_payload_tvalid_reg = 0;\nreg       temp_ip_payload_tlast_reg = 0;\nreg       temp_ip_payload_tuser_reg = 0;\n\nassign output_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_ip_payload_tvalid = output_ip_payload_tvalid_reg;\nassign output_ip_payload_tlast = output_ip_payload_tlast_reg;\nassign output_ip_payload_tuser = output_ip_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@538:548", "reg [7:0]  temp_ip_payload_tkeep_reg = 0;\nreg        temp_ip_payload_tvalid_reg = 0;\nreg        temp_ip_payload_tlast_reg = 0;\nreg        temp_ip_payload_tuser_reg = 0;\n\nassign output_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_ip_payload_tkeep = output_ip_payload_tkeep_reg;\nassign output_ip_payload_tvalid = output_ip_payload_tvalid_reg;\nassign output_ip_payload_tlast = output_ip_payload_tlast_reg;\nassign output_ip_payload_tuser = output_ip_payload_tuser_reg;\n\n"], ["verilog-ethernet/rtl/udp_mux_4.v@585:595", "reg       output_udp_payload_tlast_reg = 0;\nreg       output_udp_payload_tuser_reg = 0;\n\nreg [7:0] temp_udp_payload_tdata_reg = 0;\nreg       temp_udp_payload_tvalid_reg = 0;\nreg       temp_udp_payload_tlast_reg = 0;\nreg       temp_udp_payload_tuser_reg = 0;\n\nassign output_udp_payload_tdata = output_udp_payload_tdata_reg;\nassign output_udp_payload_tvalid = output_udp_payload_tvalid_reg;\nassign output_udp_payload_tlast = output_udp_payload_tlast_reg;\n"], ["verilog-ethernet/rtl/ip_demux_4.v@449:459", "reg       temp_ip_payload_tvalid_reg = 0;\nreg       temp_ip_payload_tlast_reg = 0;\nreg       temp_ip_payload_tuser_reg = 0;\n\nassign output_0_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_0_ip_payload_tvalid = output_0_ip_payload_tvalid_reg;\nassign output_0_ip_payload_tlast = output_ip_payload_tlast_reg;\nassign output_0_ip_payload_tuser = output_ip_payload_tuser_reg;\n\nassign output_1_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_1_ip_payload_tvalid = output_1_ip_payload_tvalid_reg;\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@536:546", "\nreg [63:0] temp_ip_payload_tdata_reg = 0;\nreg [7:0]  temp_ip_payload_tkeep_reg = 0;\nreg        temp_ip_payload_tvalid_reg = 0;\nreg        temp_ip_payload_tlast_reg = 0;\nreg        temp_ip_payload_tuser_reg = 0;\n\nassign output_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_ip_payload_tkeep = output_ip_payload_tkeep_reg;\nassign output_ip_payload_tvalid = output_ip_payload_tvalid_reg;\nassign output_ip_payload_tlast = output_ip_payload_tlast_reg;\n"], ["verilog-ethernet/rtl/ip_demux_4.v@444:454", "reg       output_3_ip_payload_tvalid_reg = 0;\nreg       output_ip_payload_tlast_reg = 0;\nreg       output_ip_payload_tuser_reg = 0;\n\nreg [7:0] temp_ip_payload_tdata_reg = 0;\nreg       temp_ip_payload_tvalid_reg = 0;\nreg       temp_ip_payload_tlast_reg = 0;\nreg       temp_ip_payload_tuser_reg = 0;\n\nassign output_0_ip_payload_tdata = output_ip_payload_tdata_reg;\nassign output_0_ip_payload_tvalid = output_0_ip_payload_tvalid_reg;\n"]], "Diff Content": {"Delete": [[403, "reg       temp_ip_payload_tuser_reg = 0;\n"]], "Add": [[403, "reg store_ip_payload_int_to_output;\n"], [403, "reg store_ip_payload_int_to_temp;\n"], [403, "reg store_ip_payload_temp_to_output;\n"]]}}