I 000045 55 3565          1748524667415 OA_I
(_unit VHDL(oa_i 0 5(oa_i 0 20))
	(_version vf5)
	(_time 1748524667416 2025.05.29 16:17:47)
	(_source(\../src/OA_I.vhd\))
	(_parameters tan)
	(_code b4e1e2e0b1e0b6a2bbb0f2eee4b1e2b2bdb2e2b2b5)
	(_ent
		(_time 1748524479331)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int cop -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int d1 0 0 11(_ent(_in))))
		(_port(_int d2 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~1}~12 0 13(_array -1((_dto i 18 i 1)))))
		(_port(_int y 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1((_dto i 15 i 0)))))
		(_port(_int r 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~12 0 15(_array -1((_dto i 5 i 1)))))
		(_port(_int x 3 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 4 0 21(_arch(_uni))))
		(_sig(_int Ain 4 0 21(_arch(_uni))))
		(_sig(_int B 4 0 22(_arch(_uni))))
		(_sig(_int Bin 4 0 22(_arch(_uni))))
		(_sig(_int C 4 0 23(_arch(_uni))))
		(_sig(_int Cin 4 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 24(_scalar (_to i 0 i 8))))
		(_sig(_int CnT 5 0 24(_arch(_uni))))
		(_sig(_int TgB -1 0 25(_arch(_uni))))
		(_sig(_int A1 4 0 26(_arch(_uni))))
		(_sig(_int A2 -1 0 27(_arch(_uni))))
		(_sig(_int A3 -1 0 28(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 29(_scalar (_to i 0 i 1))))
		(_sig(_int A4 6 0 29(_arch(_uni))))
		(_sig(_int CF -1 0 30(_arch(_uni))))
		(_sig(_int OF1 -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 32(_array -1((_dto i 8 i 0)))))
		(_sig(_int SUM 7 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(8)(10)(12)(14)(15)(20)(21))(_sens(0)(2)(9)(10(0))(11)(12(7))(13)(14)(16(7))(22(7))(22(8))(5(18))(5(14))(5(11))(5(5))(5(6))(5(13))(5(8))(5(4)))(_dssslsensitivity 2))))
			(line__66(_arch 1 0 66(_assignment(_trgt(16))(_sens(8(d_7_4))(8(d_7_0))(10(d_7_0))(16)(5(18))(5(14))(5(11))(5(5))))))
			(line__71(_arch 2 0 71(_assignment(_trgt(17))(_sens(5(11))))))
			(line__73(_arch 3 0 73(_assignment(_trgt(18))(_sens(12(7))(18)(20)(5(10))(5(9))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(22))(_sens(12(d_7_0))(16)(17)(22)(5(18))(5(14))(5(11))(5(5))))))
			(line__79(_arch 5 0 79(_assignment(_trgt(9))(_sens(8)(3)(5(16))(5(1))))))
			(line__83(_arch 6 0 83(_assignment(_trgt(11))(_sens(10)(12(d_7_0))(12(0))(4)(5(17))(5(7))(5(2))))))
			(line__88(_arch 7 0 88(_assignment(_trgt(13))(_sens(12)(18)(22(d_7_0))(5(15))(5(10))(5(9))(5(18))(5(14))(5(11))(5(5))(5(3))))))
			(line__94(_arch 8 0 94(_assignment(_alias((x(1))(cop)))(_trgt(7(1)))(_sens(1)))))
			(line__95(_arch 9 0 95(_assignment(_alias((x(2))(B(0))))(_trgt(7(2)))(_sens(10(0))))))
			(line__96(_arch 10 0 96(_assignment(_alias((x(3))(OF1)))(_trgt(7(3)))(_sens(21)))))
			(line__97(_arch 11 0 97(_assignment(_trgt(7(4)))(_sens(14)))))
			(line__98(_arch 12 0 98(_assignment(_alias((x(5))(TgB)))(_trgt(7(5)))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (10(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(2)
		(33686018 33686018)
	)
	(_model . OA_I 13 -1)
)
I 000045 55 3565          1748524673849 OA_I
(_unit VHDL(oa_i 0 5(oa_i 0 20))
	(_version vf5)
	(_time 1748524673850 2025.05.29 16:17:53)
	(_source(\../src/OA_I.vhd\))
	(_parameters tan)
	(_code d98b868bd18ddbcfd6dd9f8389dc8fdfd0df8fdfd8)
	(_ent
		(_time 1748524479331)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int cop -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int d1 0 0 11(_ent(_in))))
		(_port(_int d2 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~1}~12 0 13(_array -1((_dto i 18 i 1)))))
		(_port(_int y 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1((_dto i 15 i 0)))))
		(_port(_int r 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~12 0 15(_array -1((_dto i 5 i 1)))))
		(_port(_int x 3 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 4 0 21(_arch(_uni))))
		(_sig(_int Ain 4 0 21(_arch(_uni))))
		(_sig(_int B 4 0 22(_arch(_uni))))
		(_sig(_int Bin 4 0 22(_arch(_uni))))
		(_sig(_int C 4 0 23(_arch(_uni))))
		(_sig(_int Cin 4 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 24(_scalar (_to i 0 i 8))))
		(_sig(_int CnT 5 0 24(_arch(_uni))))
		(_sig(_int TgB -1 0 25(_arch(_uni))))
		(_sig(_int A1 4 0 26(_arch(_uni))))
		(_sig(_int A2 -1 0 27(_arch(_uni))))
		(_sig(_int A3 -1 0 28(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 29(_scalar (_to i 0 i 1))))
		(_sig(_int A4 6 0 29(_arch(_uni))))
		(_sig(_int CF -1 0 30(_arch(_uni))))
		(_sig(_int OF1 -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 32(_array -1((_dto i 8 i 0)))))
		(_sig(_int SUM 7 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(8)(10)(12)(14)(15)(20)(21))(_sens(0)(2)(9)(10(0))(11)(12(7))(13)(14)(16(7))(22(7))(22(8))(5(18))(5(14))(5(11))(5(5))(5(6))(5(13))(5(8))(5(4)))(_dssslsensitivity 2))))
			(line__66(_arch 1 0 66(_assignment(_trgt(16))(_sens(8(d_7_4))(8(d_7_0))(10(d_7_0))(16)(5(18))(5(14))(5(11))(5(5))))))
			(line__71(_arch 2 0 71(_assignment(_trgt(17))(_sens(5(11))))))
			(line__73(_arch 3 0 73(_assignment(_trgt(18))(_sens(12(7))(18)(20)(5(10))(5(9))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(22))(_sens(12(d_7_0))(16)(17)(22)(5(18))(5(14))(5(11))(5(5))))))
			(line__79(_arch 5 0 79(_assignment(_trgt(9))(_sens(8)(3)(5(16))(5(1))))))
			(line__83(_arch 6 0 83(_assignment(_trgt(11))(_sens(10)(12(d_7_0))(12(0))(4)(5(17))(5(7))(5(2))))))
			(line__88(_arch 7 0 88(_assignment(_trgt(13))(_sens(12)(18)(22(d_7_0))(5(15))(5(10))(5(9))(5(18))(5(14))(5(11))(5(5))(5(3))))))
			(line__94(_arch 8 0 94(_assignment(_alias((x(1))(cop)))(_trgt(7(1)))(_sens(1)))))
			(line__95(_arch 9 0 95(_assignment(_alias((x(2))(B(0))))(_trgt(7(2)))(_sens(10(0))))))
			(line__96(_arch 10 0 96(_assignment(_alias((x(3))(OF1)))(_trgt(7(3)))(_sens(21)))))
			(line__97(_arch 11 0 97(_assignment(_trgt(7(4)))(_sens(14)))))
			(line__98(_arch 12 0 98(_assignment(_alias((x(5))(TgB)))(_trgt(7(5)))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (10(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(2)
		(33686018 33686018)
	)
	(_model . OA_I 13 -1)
)
I 000045 55 3565          1748525042182 OA_I
(_unit VHDL(oa_i 0 5(oa_i 0 18))
	(_version vf5)
	(_time 1748525042183 2025.05.29 16:24:02)
	(_source(\../src/OA_I.vhd\))
	(_parameters tan)
	(_code a1a0fff6a1f5a3b7aea5e7fbf1a4f7a7a8a7f7a7a0)
	(_ent
		(_time 1748524479331)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int cop -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int d1 0 0 11(_ent(_in))))
		(_port(_int d2 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~1}~12 0 13(_array -1((_dto i 18 i 1)))))
		(_port(_int y 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1((_dto i 15 i 0)))))
		(_port(_int r 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~12 0 15(_array -1((_dto i 5 i 1)))))
		(_port(_int x 3 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 4 0 19(_arch(_uni))))
		(_sig(_int Ain 4 0 19(_arch(_uni))))
		(_sig(_int B 4 0 20(_arch(_uni))))
		(_sig(_int Bin 4 0 20(_arch(_uni))))
		(_sig(_int C 4 0 21(_arch(_uni))))
		(_sig(_int Cin 4 0 21(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 22(_scalar (_to i 0 i 8))))
		(_sig(_int CnT 5 0 22(_arch(_uni))))
		(_sig(_int TgB -1 0 23(_arch(_uni))))
		(_sig(_int A1 4 0 24(_arch(_uni))))
		(_sig(_int A2 -1 0 25(_arch(_uni))))
		(_sig(_int A3 -1 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 27(_scalar (_to i 0 i 1))))
		(_sig(_int A4 6 0 27(_arch(_uni))))
		(_sig(_int CF -1 0 28(_arch(_uni))))
		(_sig(_int OF1 -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int SUM 7 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(8)(10)(12)(14)(15)(20)(21))(_sens(0)(2)(9)(10(0))(11)(12(7))(13)(14)(16(7))(22(7))(22(8))(5(18))(5(14))(5(11))(5(5))(5(6))(5(13))(5(8))(5(4)))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_trgt(16))(_sens(8(d_7_4))(8(d_7_0))(10(d_7_0))(16)(5(18))(5(14))(5(11))(5(5))))))
			(line__69(_arch 2 0 69(_assignment(_trgt(17))(_sens(5(11))))))
			(line__71(_arch 3 0 71(_assignment(_trgt(18))(_sens(12(7))(18)(20)(5(10))(5(9))))))
			(line__75(_arch 4 0 75(_assignment(_trgt(22))(_sens(12(d_7_0))(16)(17)(22)(5(18))(5(14))(5(11))(5(5))))))
			(line__77(_arch 5 0 77(_assignment(_trgt(9))(_sens(8)(3)(5(16))(5(1))))))
			(line__81(_arch 6 0 81(_assignment(_trgt(11))(_sens(10)(12(d_7_0))(12(0))(4)(5(17))(5(7))(5(2))))))
			(line__86(_arch 7 0 86(_assignment(_trgt(13))(_sens(12)(18)(22(d_7_0))(5(15))(5(10))(5(9))(5(18))(5(14))(5(11))(5(5))(5(3))))))
			(line__92(_arch 8 0 92(_assignment(_alias((x(1))(cop)))(_trgt(7(1)))(_sens(1)))))
			(line__93(_arch 9 0 93(_assignment(_alias((x(2))(B(0))))(_trgt(7(2)))(_sens(10(0))))))
			(line__94(_arch 10 0 94(_assignment(_alias((x(3))(OF1)))(_trgt(7(3)))(_sens(21)))))
			(line__95(_arch 11 0 95(_assignment(_trgt(7(4)))(_sens(14)))))
			(line__96(_arch 12 0 96(_assignment(_alias((x(5))(TgB)))(_trgt(7(5)))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (10(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(2)
		(33686018 33686018)
	)
	(_model . OA_I 13 -1)
)
I 000045 55 3565          1748525056562 OA_I
(_unit VHDL(oa_i 0 5(oa_i 0 18))
	(_version vf5)
	(_time 1748525056563 2025.05.29 16:24:16)
	(_source(\../src/OA_I.vhd\))
	(_parameters tan)
	(_code c89c9e9dc19ccadec7cc8e9298cd9ecec1ce9ecec9)
	(_ent
		(_time 1748524479331)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int cop -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int d1 0 0 11(_ent(_in))))
		(_port(_int d2 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~1}~12 0 13(_array -1((_dto i 18 i 1)))))
		(_port(_int y 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1((_dto i 15 i 0)))))
		(_port(_int r 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~12 0 15(_array -1((_dto i 5 i 1)))))
		(_port(_int x 3 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 4 0 19(_arch(_uni))))
		(_sig(_int Ain 4 0 19(_arch(_uni))))
		(_sig(_int B 4 0 20(_arch(_uni))))
		(_sig(_int Bin 4 0 20(_arch(_uni))))
		(_sig(_int C 4 0 21(_arch(_uni))))
		(_sig(_int Cin 4 0 21(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 22(_scalar (_to i 0 i 8))))
		(_sig(_int CnT 5 0 22(_arch(_uni))))
		(_sig(_int TgB -1 0 23(_arch(_uni))))
		(_sig(_int A1 4 0 24(_arch(_uni))))
		(_sig(_int A2 -1 0 25(_arch(_uni))))
		(_sig(_int A3 -1 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 27(_scalar (_to i 0 i 1))))
		(_sig(_int A4 6 0 27(_arch(_uni))))
		(_sig(_int CF -1 0 28(_arch(_uni))))
		(_sig(_int OF1 -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int SUM 7 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(8)(10)(12)(14)(15)(20)(21))(_sens(0)(2)(9)(10(0))(11)(12(7))(13)(14)(16(7))(22(7))(22(8))(5(18))(5(14))(5(11))(5(5))(5(6))(5(13))(5(8))(5(4)))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_trgt(16))(_sens(8(d_7_4))(8(d_7_0))(10(d_7_0))(16)(5(18))(5(14))(5(11))(5(5))))))
			(line__69(_arch 2 0 69(_assignment(_trgt(17))(_sens(5(11))))))
			(line__71(_arch 3 0 71(_assignment(_trgt(18))(_sens(12(7))(18)(20)(5(10))(5(9))))))
			(line__75(_arch 4 0 75(_assignment(_trgt(22))(_sens(12(d_7_0))(16)(17)(22)(5(18))(5(14))(5(11))(5(5))))))
			(line__77(_arch 5 0 77(_assignment(_trgt(9))(_sens(8)(3)(5(16))(5(1))))))
			(line__81(_arch 6 0 81(_assignment(_trgt(11))(_sens(10)(12(d_7_0))(12(0))(4)(5(17))(5(7))(5(2))))))
			(line__86(_arch 7 0 86(_assignment(_trgt(13))(_sens(12)(18)(22(d_7_0))(5(15))(5(10))(5(9))(5(18))(5(14))(5(11))(5(5))(5(3))))))
			(line__92(_arch 8 0 92(_assignment(_alias((x(1))(cop)))(_trgt(7(1)))(_sens(1)))))
			(line__93(_arch 9 0 93(_assignment(_alias((x(2))(B(0))))(_trgt(7(2)))(_sens(10(0))))))
			(line__94(_arch 10 0 94(_assignment(_alias((x(3))(OF1)))(_trgt(7(3)))(_sens(21)))))
			(line__95(_arch 11 0 95(_assignment(_trgt(7(4)))(_sens(14)))))
			(line__96(_arch 12 0 96(_assignment(_alias((x(5))(TgB)))(_trgt(7(5)))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (10(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(2)
		(33686018 33686018)
	)
	(_model . OA_I 13 -1)
)
I 000045 55 3565          1748525071303 OA_I
(_unit VHDL(oa_i 0 5(oa_i 0 18))
	(_version vf5)
	(_time 1748525071304 2025.05.29 16:24:31)
	(_source(\../src/OA_I.vhd\))
	(_parameters tan)
	(_code 66356166613264706962203c366330606f60306067)
	(_ent
		(_time 1748524479331)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int cop -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int d1 0 0 11(_ent(_in))))
		(_port(_int d2 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~1}~12 0 13(_array -1((_dto i 18 i 1)))))
		(_port(_int y 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1((_dto i 15 i 0)))))
		(_port(_int r 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~12 0 15(_array -1((_dto i 5 i 1)))))
		(_port(_int x 3 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 4 0 19(_arch(_uni))))
		(_sig(_int Ain 4 0 19(_arch(_uni))))
		(_sig(_int B 4 0 20(_arch(_uni))))
		(_sig(_int Bin 4 0 20(_arch(_uni))))
		(_sig(_int C 4 0 21(_arch(_uni))))
		(_sig(_int Cin 4 0 21(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 22(_scalar (_to i 0 i 8))))
		(_sig(_int CnT 5 0 22(_arch(_uni))))
		(_sig(_int TgB -1 0 23(_arch(_uni))))
		(_sig(_int A1 4 0 24(_arch(_uni))))
		(_sig(_int A2 -1 0 25(_arch(_uni))))
		(_sig(_int A3 -1 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 27(_scalar (_to i 0 i 1))))
		(_sig(_int A4 6 0 27(_arch(_uni))))
		(_sig(_int CF -1 0 28(_arch(_uni))))
		(_sig(_int OF1 -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int SUM 7 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(8)(10)(12)(14)(15)(20)(21))(_sens(0)(2)(9)(10(0))(11)(12(7))(13)(14)(16(7))(22(7))(22(8))(5(18))(5(14))(5(11))(5(5))(5(6))(5(13))(5(8))(5(4)))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_trgt(16))(_sens(8(d_7_4))(8(d_7_0))(10(d_7_0))(16)(5(18))(5(14))(5(11))(5(5))))))
			(line__69(_arch 2 0 69(_assignment(_trgt(17))(_sens(5(11))))))
			(line__71(_arch 3 0 71(_assignment(_trgt(18))(_sens(12(7))(18)(20)(5(10))(5(9))))))
			(line__75(_arch 4 0 75(_assignment(_trgt(22))(_sens(12(d_7_0))(16)(17)(22)(5(18))(5(14))(5(11))(5(5))))))
			(line__77(_arch 5 0 77(_assignment(_trgt(9))(_sens(8)(3)(5(16))(5(1))))))
			(line__81(_arch 6 0 81(_assignment(_trgt(11))(_sens(10)(12(d_7_0))(12(0))(4)(5(17))(5(7))(5(2))))))
			(line__86(_arch 7 0 86(_assignment(_trgt(13))(_sens(12)(18)(22(d_7_0))(5(15))(5(10))(5(9))(5(18))(5(14))(5(11))(5(5))(5(3))))))
			(line__92(_arch 8 0 92(_assignment(_alias((x(1))(cop)))(_trgt(7(1)))(_sens(1)))))
			(line__93(_arch 9 0 93(_assignment(_alias((x(2))(B(0))))(_trgt(7(2)))(_sens(10(0))))))
			(line__94(_arch 10 0 94(_assignment(_alias((x(3))(OF1)))(_trgt(7(3)))(_sens(21)))))
			(line__95(_arch 11 0 95(_assignment(_trgt(7(4)))(_sens(14)))))
			(line__96(_arch 12 0 96(_assignment(_alias((x(5))(TgB)))(_trgt(7(5)))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (10(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(2)
		(33686018 33686018)
	)
	(_model . OA_I 13 -1)
)
I 000048 55 2341          1748525071358 OA_I_tb
(_unit VHDL(oa_i_tb 0 5(oa_i_tb 0 10))
	(_version vf5)
	(_time 1748525071359 2025.05.29 16:24:31)
	(_source(\../src/OA_I_tb.vhd\))
	(_parameters tan)
	(_code 95c6929a91c197839893d3cec0939793c3939490c3)
	(_ent
		(_time 1748525056603)
	)
	(_comp
		(OA_I
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int cop -1 0 15(_ent (_in))))
				(_port(_int rst -1 0 16(_ent (_in))))
				(_port(_int d1 0 0 17(_ent (_in))))
				(_port(_int d2 0 0 18(_ent (_in))))
				(_port(_int y 1 0 19(_ent (_in))))
				(_port(_int r 2 0 20(_ent (_out))))
				(_port(_int x 3 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp OA_I)
		(_port
			((clk)(clk))
			((cop)(cop))
			((rst)(rst))
			((d1)(d1))
			((d2)(d2))
			((y)(y))
			((x)(x))
		)
		(_use(_ent . OA_I)
			(_port
				((clk)(clk))
				((cop)(cop))
				((rst)(rst))
				((d1)(d1))
				((d2)(d2))
				((y)(y))
				((r)(r))
				((x)(x))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~1}~13 0 19(_array -1((_dto i 18 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~13 0 21(_array -1((_dto i 5 i 1)))))
		(_sig(_int clk -1 0 25(_arch(_uni))))
		(_sig(_int cop -1 0 26(_arch(_uni))))
		(_sig(_int rst -1 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int d1 4 0 28(_arch(_uni))))
		(_sig(_int d2 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~1}~134 0 30(_array -1((_dto i 18 i 1)))))
		(_sig(_int y 5 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~136 0 31(_array -1((_dto i 5 i 1)))))
		(_sig(_int x 6 0 31(_arch(_uni))))
		(_sig(_int T -2 0 33(_arch(_uni((ns 4626322717216342016))))))
		(_prcs
			(clk_proc(_arch 0 0 46(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(stim_proc(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33751554)
		(33686018 33686018 33686018 50528770 771)
	)
	(_model . OA_I_tb 2 -1)
)
I 000045 55 3565          1748525075231 OA_I
(_unit VHDL(oa_i 0 5(oa_i 0 18))
	(_version vf5)
	(_time 1748525075232 2025.05.29 16:24:35)
	(_source(\../src/OA_I.vhd\))
	(_parameters tan)
	(_code b8e8e7ecb1ecbaaeb7bcfee2e8bdeebeb1beeebeb9)
	(_ent
		(_time 1748524479331)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int cop -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int d1 0 0 11(_ent(_in))))
		(_port(_int d2 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~1}~12 0 13(_array -1((_dto i 18 i 1)))))
		(_port(_int y 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1((_dto i 15 i 0)))))
		(_port(_int r 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~12 0 15(_array -1((_dto i 5 i 1)))))
		(_port(_int x 3 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 4 0 19(_arch(_uni))))
		(_sig(_int Ain 4 0 19(_arch(_uni))))
		(_sig(_int B 4 0 20(_arch(_uni))))
		(_sig(_int Bin 4 0 20(_arch(_uni))))
		(_sig(_int C 4 0 21(_arch(_uni))))
		(_sig(_int Cin 4 0 21(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 22(_scalar (_to i 0 i 8))))
		(_sig(_int CnT 5 0 22(_arch(_uni))))
		(_sig(_int TgB -1 0 23(_arch(_uni))))
		(_sig(_int A1 4 0 24(_arch(_uni))))
		(_sig(_int A2 -1 0 25(_arch(_uni))))
		(_sig(_int A3 -1 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 27(_scalar (_to i 0 i 1))))
		(_sig(_int A4 6 0 27(_arch(_uni))))
		(_sig(_int CF -1 0 28(_arch(_uni))))
		(_sig(_int OF1 -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int SUM 7 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(8)(10)(12)(14)(15)(20)(21))(_sens(0)(2)(9)(10(0))(11)(12(7))(13)(14)(16(7))(22(7))(22(8))(5(18))(5(14))(5(11))(5(5))(5(6))(5(13))(5(8))(5(4)))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_trgt(16))(_sens(8(d_7_4))(8(d_7_0))(10(d_7_0))(16)(5(18))(5(14))(5(11))(5(5))))))
			(line__69(_arch 2 0 69(_assignment(_trgt(17))(_sens(5(11))))))
			(line__71(_arch 3 0 71(_assignment(_trgt(18))(_sens(12(7))(18)(20)(5(10))(5(9))))))
			(line__75(_arch 4 0 75(_assignment(_trgt(22))(_sens(12(d_7_0))(16)(17)(22)(5(18))(5(14))(5(11))(5(5))))))
			(line__77(_arch 5 0 77(_assignment(_trgt(9))(_sens(8)(3)(5(16))(5(1))))))
			(line__81(_arch 6 0 81(_assignment(_trgt(11))(_sens(10)(12(d_7_0))(12(0))(4)(5(17))(5(7))(5(2))))))
			(line__86(_arch 7 0 86(_assignment(_trgt(13))(_sens(12)(18)(22(d_7_0))(5(15))(5(10))(5(9))(5(18))(5(14))(5(11))(5(5))(5(3))))))
			(line__92(_arch 8 0 92(_assignment(_alias((x(1))(cop)))(_trgt(7(1)))(_sens(1)))))
			(line__93(_arch 9 0 93(_assignment(_alias((x(2))(B(0))))(_trgt(7(2)))(_sens(10(0))))))
			(line__94(_arch 10 0 94(_assignment(_alias((x(3))(OF1)))(_trgt(7(3)))(_sens(21)))))
			(line__95(_arch 11 0 95(_assignment(_trgt(7(4)))(_sens(14)))))
			(line__96(_arch 12 0 96(_assignment(_alias((x(5))(TgB)))(_trgt(7(5)))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (10(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(2)
		(33686018 33686018)
	)
	(_model . OA_I 13 -1)
)
I 000048 55 2341          1748525075267 OA_I_tb
(_unit VHDL(oa_i_tb 0 5(oa_i_tb 0 10))
	(_version vf5)
	(_time 1748525075268 2025.05.29 16:24:35)
	(_source(\../src/OA_I_tb.vhd\))
	(_parameters tan)
	(_code d888878ad18cdaced5de9e838ddedade8eded9dd8e)
	(_ent
		(_time 1748525056603)
	)
	(_comp
		(OA_I
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int cop -1 0 15(_ent (_in))))
				(_port(_int rst -1 0 16(_ent (_in))))
				(_port(_int d1 0 0 17(_ent (_in))))
				(_port(_int d2 0 0 18(_ent (_in))))
				(_port(_int y 1 0 19(_ent (_in))))
				(_port(_int r 2 0 20(_ent (_out))))
				(_port(_int x 3 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp OA_I)
		(_port
			((clk)(clk))
			((cop)(cop))
			((rst)(rst))
			((d1)(d1))
			((d2)(d2))
			((y)(y))
			((x)(x))
		)
		(_use(_ent . OA_I)
			(_port
				((clk)(clk))
				((cop)(cop))
				((rst)(rst))
				((d1)(d1))
				((d2)(d2))
				((y)(y))
				((r)(r))
				((x)(x))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~1}~13 0 19(_array -1((_dto i 18 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~13 0 21(_array -1((_dto i 5 i 1)))))
		(_sig(_int clk -1 0 25(_arch(_uni))))
		(_sig(_int cop -1 0 26(_arch(_uni))))
		(_sig(_int rst -1 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int d1 4 0 28(_arch(_uni))))
		(_sig(_int d2 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~1}~134 0 30(_array -1((_dto i 18 i 1)))))
		(_sig(_int y 5 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~136 0 31(_array -1((_dto i 5 i 1)))))
		(_sig(_int x 6 0 31(_arch(_uni))))
		(_sig(_int T -2 0 33(_arch(_uni((ns 4626322717216342016))))))
		(_prcs
			(clk_proc(_arch 0 0 46(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(stim_proc(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33751554)
		(33686018 33686018 33686018 50528770 771)
	)
	(_model . OA_I_tb 2 -1)
)
I 000045 55 3565          1748525161924 OA_I
(_unit VHDL(oa_i 0 5(oa_i 0 18))
	(_version vf5)
	(_time 1748525161925 2025.05.29 16:26:01)
	(_source(\../src/OA_I.vhd\))
	(_parameters tan)
	(_code 585a5d5b510c5a4e575c1e02085d0e5e515e0e5e59)
	(_ent
		(_time 1748524479331)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int cop -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int d1 0 0 11(_ent(_in))))
		(_port(_int d2 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~1}~12 0 13(_array -1((_dto i 18 i 1)))))
		(_port(_int y 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1((_dto i 15 i 0)))))
		(_port(_int r 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~12 0 15(_array -1((_dto i 5 i 1)))))
		(_port(_int x 3 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 4 0 19(_arch(_uni))))
		(_sig(_int Ain 4 0 19(_arch(_uni))))
		(_sig(_int B 4 0 20(_arch(_uni))))
		(_sig(_int Bin 4 0 20(_arch(_uni))))
		(_sig(_int C 4 0 21(_arch(_uni))))
		(_sig(_int Cin 4 0 21(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 22(_scalar (_to i 0 i 8))))
		(_sig(_int CnT 5 0 22(_arch(_uni))))
		(_sig(_int TgB -1 0 23(_arch(_uni))))
		(_sig(_int A1 4 0 24(_arch(_uni))))
		(_sig(_int A2 -1 0 25(_arch(_uni))))
		(_sig(_int A3 -1 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 27(_scalar (_to i 0 i 1))))
		(_sig(_int A4 6 0 27(_arch(_uni))))
		(_sig(_int CF -1 0 28(_arch(_uni))))
		(_sig(_int OF1 -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int SUM 7 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(8)(10)(12)(14)(15)(20)(21))(_sens(0)(2)(9)(10(0))(11)(12(7))(13)(14)(16(7))(22(7))(22(8))(5(18))(5(14))(5(11))(5(5))(5(6))(5(13))(5(8))(5(4)))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_trgt(16))(_sens(8(d_7_4))(8(d_7_0))(10(d_7_0))(16)(5(18))(5(14))(5(11))(5(5))))))
			(line__69(_arch 2 0 69(_assignment(_trgt(17))(_sens(5(11))))))
			(line__71(_arch 3 0 71(_assignment(_trgt(18))(_sens(12(7))(18)(20)(5(10))(5(9))))))
			(line__75(_arch 4 0 75(_assignment(_trgt(22))(_sens(12(d_7_0))(16)(17)(22)(5(18))(5(14))(5(11))(5(5))))))
			(line__77(_arch 5 0 77(_assignment(_trgt(9))(_sens(8)(3)(5(16))(5(1))))))
			(line__81(_arch 6 0 81(_assignment(_trgt(11))(_sens(10)(12(d_7_0))(12(0))(4)(5(17))(5(7))(5(2))))))
			(line__86(_arch 7 0 86(_assignment(_trgt(13))(_sens(12)(18)(22(d_7_0))(5(15))(5(10))(5(9))(5(18))(5(14))(5(11))(5(5))(5(3))))))
			(line__92(_arch 8 0 92(_assignment(_alias((x(1))(cop)))(_trgt(7(1)))(_sens(1)))))
			(line__93(_arch 9 0 93(_assignment(_alias((x(2))(B(0))))(_trgt(7(2)))(_sens(10(0))))))
			(line__94(_arch 10 0 94(_assignment(_alias((x(3))(OF1)))(_trgt(7(3)))(_sens(21)))))
			(line__95(_arch 11 0 95(_assignment(_trgt(7(4)))(_sens(14)))))
			(line__96(_arch 12 0 96(_assignment(_alias((x(5))(TgB)))(_trgt(7(5)))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (10(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(2)
		(33686018 33686018)
	)
	(_model . OA_I 13 -1)
)
I 000048 55 2386          1748525161967 OA_I_tb
(_unit VHDL(oa_i_tb 0 5(oa_i_tb 0 10))
	(_version vf5)
	(_time 1748525161968 2025.05.29 16:26:01)
	(_source(\../src/OA_I_tb.vhd\))
	(_parameters tan)
	(_code 8785828981d385918a87c1dcd2818581d1818682d1)
	(_ent
		(_time 1748525056603)
	)
	(_comp
		(OA_I
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int cop -1 0 15(_ent (_in))))
				(_port(_int rst -1 0 16(_ent (_in))))
				(_port(_int d1 0 0 17(_ent (_in))))
				(_port(_int d2 0 0 18(_ent (_in))))
				(_port(_int y 1 0 19(_ent (_in))))
				(_port(_int r 2 0 20(_ent (_out))))
				(_port(_int x 3 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp OA_I)
		(_port
			((clk)(clk))
			((cop)(cop))
			((rst)(rst))
			((d1)(d1))
			((d2)(d2))
			((y)(y))
			((x)(x))
		)
		(_use(_ent . OA_I)
			(_port
				((clk)(clk))
				((cop)(cop))
				((rst)(rst))
				((d1)(d1))
				((d2)(d2))
				((y)(y))
				((r)(r))
				((x)(x))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~1}~13 0 19(_array -1((_dto i 18 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~13 0 21(_array -1((_dto i 5 i 1)))))
		(_sig(_int clk -1 0 25(_arch(_uni))))
		(_sig(_int cop -1 0 26(_arch(_uni))))
		(_sig(_int rst -1 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int d1 4 0 28(_arch(_uni))))
		(_sig(_int d2 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~1}~134 0 30(_array -1((_dto i 18 i 1)))))
		(_sig(_int y 5 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~136 0 31(_array -1((_dto i 5 i 1)))))
		(_sig(_int x 6 0 31(_arch(_uni))))
		(_sig(_int T -2 0 33(_arch(_uni((ns 4626322717216342016))))))
		(_prcs
			(clk_proc(_arch 0 0 46(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(stim_proc(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33751554)
		(33686018 33686018 33686018 50528770 771)
		(33686018 33686018 50528770 33686019 514)
	)
	(_model . OA_I_tb 2 -1)
)
V 000045 55 3680          1748525295857 OA_I
(_unit VHDL(oa_i 0 5(oa_i 0 18))
	(_version vf5)
	(_time 1748525295858 2025.05.29 16:28:15)
	(_source(\../src/OA_I.vhd\))
	(_parameters tan)
	(_code 898ad88781dd8b9f868bcfd3d98cdf8f808fdf8f88)
	(_ent
		(_time 1748524479331)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int cop -1 0 9(_ent(_in))))
		(_port(_int rst -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int d1 0 0 11(_ent(_in))))
		(_port(_int d2 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~1}~12 0 13(_array -1((_dto i 18 i 1)))))
		(_port(_int y 1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14(_array -1((_dto i 15 i 0)))))
		(_port(_int r 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~12 0 15(_array -1((_dto i 5 i 1)))))
		(_port(_int x 3 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 4 0 19(_arch(_uni))))
		(_sig(_int Ain 4 0 19(_arch(_uni))))
		(_sig(_int B 4 0 20(_arch(_uni))))
		(_sig(_int Bin 4 0 20(_arch(_uni))))
		(_sig(_int C 4 0 21(_arch(_uni))))
		(_sig(_int Cin 4 0 21(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 22(_scalar (_to i 0 i 8))))
		(_sig(_int CnT 5 0 22(_arch(_uni))))
		(_sig(_int TgB -1 0 23(_arch(_uni))))
		(_sig(_int A1 4 0 24(_arch(_uni))))
		(_sig(_int A2 -1 0 25(_arch(_uni))))
		(_sig(_int A3 -1 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 27(_scalar (_to i 0 i 1))))
		(_sig(_int A4 6 0 27(_arch(_uni))))
		(_sig(_int CF -1 0 28(_arch(_uni))))
		(_sig(_int OF1 -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int SUM 7 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(8)(10)(12)(14)(15)(20)(21))(_sens(0)(2)(9)(10(0))(11)(12(7))(13)(14)(16(7))(22(7))(22(8))(5(18))(5(14))(5(11))(5(5))(5(6))(5(13))(5(8))(5(4)))(_dssslsensitivity 2))))
			(line__64(_arch 1 0 64(_assignment(_trgt(16))(_sens(8(d_7_4))(8(d_7_0))(10(d_7_0))(16)(5(18))(5(14))(5(11))(5(5))))))
			(line__69(_arch 2 0 69(_assignment(_trgt(17))(_sens(5(11))))))
			(line__71(_arch 3 0 71(_assignment(_trgt(18))(_sens(12(7))(18)(20)(5(10))(5(9))))))
			(line__75(_arch 4 0 75(_assignment(_trgt(22))(_sens(12(d_7_0))(16)(17)(22)(5(18))(5(14))(5(11))(5(5))))))
			(line__77(_arch 5 0 77(_assignment(_trgt(9))(_sens(8)(3)(5(16))(5(1))))))
			(line__81(_arch 6 0 81(_assignment(_trgt(11))(_sens(10)(12(d_7_0))(12(0))(4)(5(17))(5(7))(5(2))))))
			(line__86(_arch 7 0 86(_assignment(_trgt(13))(_sens(12)(18)(22(d_7_0))(5(15))(5(10))(5(9))(5(18))(5(14))(5(11))(5(5))(5(3))))))
			(line__92(_arch 8 0 92(_assignment(_alias((x(1))(cop)))(_trgt(7(1)))(_sens(1)))))
			(line__93(_arch 9 0 93(_assignment(_alias((x(2))(B(0))))(_trgt(7(2)))(_sens(10(0))))))
			(line__94(_arch 10 0 94(_assignment(_alias((x(3))(OF1)))(_trgt(7(3)))(_sens(21)))))
			(line__95(_arch 11 0 95(_assignment(_trgt(7(4)))(_sens(14)))))
			(line__96(_arch 12 0 96(_assignment(_alias((x(5))(TgB)))(_trgt(7(5)))(_sens(15)))))
			(line__98(_arch 13 0 98(_assignment(_alias((R)(C(d_7_0))(B(d_7_0))))(_trgt(6))(_sens(10(d_7_0))(12(d_7_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (10(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(2)
		(33686018 33686018)
	)
	(_model . OA_I 14 -1)
)
V 000048 55 2386          1748525295911 OA_I_tb
(_unit VHDL(oa_i_tb 0 5(oa_i_tb 0 10))
	(_version vf5)
	(_time 1748525295912 2025.05.29 16:28:15)
	(_source(\../src/OA_I_tb.vhd\))
	(_parameters tan)
	(_code b8bbe9ecb1ecbaaeb5b8fee3edbebabeeebeb9bdee)
	(_ent
		(_time 1748525056603)
	)
	(_comp
		(OA_I
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int cop -1 0 15(_ent (_in))))
				(_port(_int rst -1 0 16(_ent (_in))))
				(_port(_int d1 0 0 17(_ent (_in))))
				(_port(_int d2 0 0 18(_ent (_in))))
				(_port(_int y 1 0 19(_ent (_in))))
				(_port(_int r 2 0 20(_ent (_out))))
				(_port(_int x 3 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp OA_I)
		(_port
			((clk)(clk))
			((cop)(cop))
			((rst)(rst))
			((d1)(d1))
			((d2)(d2))
			((y)(y))
			((x)(x))
		)
		(_use(_ent . OA_I)
			(_port
				((clk)(clk))
				((cop)(cop))
				((rst)(rst))
				((d1)(d1))
				((d2)(d2))
				((y)(y))
				((r)(r))
				((x)(x))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~1}~13 0 19(_array -1((_dto i 18 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~13 0 21(_array -1((_dto i 5 i 1)))))
		(_sig(_int clk -1 0 25(_arch(_uni))))
		(_sig(_int cop -1 0 26(_arch(_uni))))
		(_sig(_int rst -1 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28(_array -1((_dto i 7 i 0)))))
		(_sig(_int d1 4 0 28(_arch(_uni))))
		(_sig(_int d2 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{18~downto~1}~134 0 30(_array -1((_dto i 18 i 1)))))
		(_sig(_int y 5 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~1}~136 0 31(_array -1((_dto i 5 i 1)))))
		(_sig(_int x 6 0 31(_arch(_uni))))
		(_sig(_int T -2 0 33(_arch(_uni((ns 4626322717216342016))))))
		(_prcs
			(clk_proc(_arch 0 0 46(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(stim_proc(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33751554)
		(33686018 33686018 33686018 50528770 771)
		(33686018 33686018 50528770 33686019 514)
	)
	(_model . OA_I_tb 2 -1)
)
