Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Dec 20 22:28:58 2023
| Host         : gina-Lenovo-V14-ADA running 64-bit Linux Mint 21.2
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              45 |           19 |
| No           | No                    | Yes                    |              59 |           27 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             144 |           74 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |               Enable Signal               | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | uart_instance/rx_uart_instance/s_next     | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | uart_instance/rx_intf/opcode_reg          | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | uart_instance/rx_uart_instance/n_next     | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | uart_instance/rx_intf/op2_reg             | reset_IBUF       |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | uart_instance/rx_uart_instance/b_next     | reset_IBUF       |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | uart_instance/rx_intf/op1_reg[31]_i_1_n_0 | reset_IBUF       |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | uart_instance/rx_intf/alu_result_ready    | reset_IBUF       |               30 |             32 |         1.07 |
|  clk_IBUF_BUFG |                                           |                  |               19 |             45 |         2.37 |
|  clk_IBUF_BUFG |                                           | reset_IBUF       |               27 |             59 |         2.19 |
+----------------+-------------------------------------------+------------------+------------------+----------------+--------------+


