##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for Clock_3
		4.4::Critical Path Report for Clock_4
		4.5::Critical Path Report for Clock_5
		4.6::Critical Path Report for CyBUS_CLK
		4.7::Critical Path Report for UART_1_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_3:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
		5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.5::Critical Path Report for (Clock_3:R vs. Clock_3:R)
		5.6::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.7::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
		5.8::Critical Path Report for (Clock_5:R vs. Clock_5:R)
		5.9::Critical Path Report for (Clock_4:R vs. Clock_4:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 14
Clock: Clock_1                      | Frequency: 35.84 MHz  | Target: 1.00 MHz   | 
Clock: Clock_1(fixed-function)      | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_2                      | Frequency: 30.67 MHz  | Target: 0.10 MHz   | 
Clock: Clock_3                      | Frequency: 51.02 MHz  | Target: 1.00 MHz   | 
Clock: Clock_4                      | Frequency: 78.25 MHz  | Target: 0.00 MHz   | 
Clock: Clock_5                      | Frequency: 53.95 MHz  | Target: 0.05 MHz   | 
Clock: Clock_burst                  | N/A                   | Target: 0.01 MHz   | 
Clock: Clock_burst(fixed-function)  | N/A                   | Target: 0.01 MHz   | 
Clock: CyBUS_CLK                    | Frequency: 36.74 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                        | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                        | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                    | N/A                   | Target: 24.00 MHz  | 
Clock: UART_1_IntClock              | Frequency: 49.28 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1          Clock_1          1e+006           972102       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2          Clock_2          1e+007           9967394      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3          Clock_3          1e+006           980400       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_4          Clock_4          1e+010           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
Clock_5          Clock_5          2e+007           19981465     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        Clock_2          41666.7          14446        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        Clock_3          41666.7          24448        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        UART_1_IntClock  41666.7          25131        N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock  UART_1_IntClock  1.30417e+007     13021373     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                   Setup to Clk  Clock Name:Phase  
--------------------------  ------------  ----------------  
Count(0)_PAD                35678         Clock_2:R         
Echo_BACK(0)_PAD            25031         Clock_3:R         
Echo_FLEFT(0)_PAD           27788         Clock_3:R         
Echo_FRIGHT(0)_PAD          26959         Clock_3:R         
Echo_LEFT(0)_PAD            26668         Clock_3:R         
Echo_RIGHT(0)_PAD           26734         Clock_3:R         
IR_Sensor_LEFT(0)_PAD       16725         Clock_4:R         
IR_Sensor_RIGHT(0)_PAD      19841         Clock_4:R         
MOTOR_LEFT_PHASE_A(0)_PAD   16249         Clock_1:R         
MOTOR_LEFT_PHASE_B(0)_PAD   17135         Clock_1:R         
MOTOR_RIGHT_PHASE_A(0)_PAD  15780         Clock_1:R         
MOTOR_RIGHT_PHASE_B(0)_PAD  16841         Clock_1:R         
Trigger(0)_PAD              25635         Clock_3:R         


                       3.2::Clock to Out
                       -----------------

Port Name                 Clock to Out  Clock Name:Phase           
------------------------  ------------  -------------------------  
MOTOR_EN_LEFT(0)_PAD      20707         Clock_1(fixed-function):R  
MOTOR_EN_RIGHT(0)_PAD     19995         Clock_1(fixed-function):R  
MOTOR_GRIPPER(0)_PAD      22865         Clock_5:R                  
MOTOR_GRIPPER_ARM(0)_PAD  23338         Clock_5:R                  
MOTOR_LIFTER(0)_PAD       24094         Clock_5:R                  
MOTOR_TRUNK(0)_PAD        22373         Clock_5:R                  
Tx_1(0)_PAD               32261         UART_1_IntClock:R          


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 35.84 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1203\/q
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 972102p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23668
-------------------------------------   ----- 
End-of-path arrival time (ps)           23668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1203\/q                                    macrocell73     1250   1250  972102  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     7381   8631  972102  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350  11981  972102  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   6557  18538  972102  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  23668  972102  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  23668  972102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 30.67 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9967394p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28376
-------------------------------------   ----- 
End-of-path arrival time (ps)           28376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell5   1240   1240  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell6      0   1240  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell6   1210   2450  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell7      0   2450  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell7   1210   3660  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell8      0   3660  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell8   2270   5930  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_3                macrocell17     4123  10053  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350  13403  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   3243  16646  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  21776  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  21776  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3300  25076  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  25076  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3300  28376  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  28376  9967394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock  datapathcell8       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 51.02 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 980400p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15370
-------------------------------------   ----- 
End-of-path arrival time (ps)           15370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    760    760  980400  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    760  980400  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   2740   3500  980400  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell14   6740  10240  980400  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell14   5130  15370  980400  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/ci         datapathcell15      0  15370  980400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/clock          datapathcell15      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Clock_4
*************************************
Clock: Clock_4
Frequency: 78.25 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1134/q
Path End       : \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999987221p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9269
-------------------------------------   ---- 
End-of-path arrival time (ps)           9269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1134/clock_0                                           macrocell113        0      0  RISE       1

Data path
pin name                                          model name    delay     AT       slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ----------  ----  ------
Net_1134/q                                        macrocell113   1250   1250  9999987221  RISE       1
\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/main_0  macrocell114   8019   9269  9999987221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/clock_0          macrocell114        0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for Clock_5
*************************************
Clock: Clock_5
Frequency: 53.95 MHz | Target: 0.05 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19981465p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 19995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14305
-------------------------------------   ----- 
End-of-path arrival time (ps)           14305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/clock_0          macrocell121        0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/q         macrocell121     1250   1250  19981465  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell16   7925   9175  19981465  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell16   5130  14305  19981465  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell17      0  14305  19981465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/clock             datapathcell17      0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 36.74 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 14446p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22991
-------------------------------------   ----- 
End-of-path arrival time (ps)           22991
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0             controlcell5    2050   2050  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_2                macrocell17     2618   4668  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350   8018  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   3243  11261  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  16391  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  16391  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3300  19691  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  19691  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3300  22991  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  22991  14446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock  datapathcell8       0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 49.28 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 13021373p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -5360
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14933
-------------------------------------   ----- 
End-of-path arrival time (ps)           14933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q            macrocell98   1250   1250  13021373  RISE       1
\UART_1:BUART:rx_counter_load\/main_2  macrocell26   5543   6793  13021373  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell26   3350  10143  13021373  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    4791  14933  13021373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_3:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2
Path End       : \Timer_Ultrasonic:TimerUDB:timer_enable\/main_4
Capture Clock  : \Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0
Path slack     : 24448p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13709
-------------------------------------   ----- 
End-of-path arrival time (ps)           13709
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2       controlcell6   2050   2050  24448  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable_split\/main_2  macrocell136   5431   7481  24448  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable_split\/q       macrocell136   3350  10831  24448  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/main_4        macrocell111   2878  13709  24448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0           macrocell111        0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 14446p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22991
-------------------------------------   ----- 
End-of-path arrival time (ps)           22991
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0             controlcell5    2050   2050  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_2                macrocell17     2618   4668  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350   8018  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   3243  11261  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  16391  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  16391  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3300  19691  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  19691  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3300  22991  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  22991  14446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock  datapathcell8       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
*****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25131p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13066
-------------------------------------   ----- 
End-of-path arrival time (ps)           13066
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell12         2009   2009  25131  RISE       1
\UART_1:BUART:rx_postpoll\/main_0         macrocell27      5460   7469  25131  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell27      3350  10819  25131  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell13   2247  13066  25131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell13      0      0  RISE       1


5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1203\/q
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 972102p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23668
-------------------------------------   ----- 
End-of-path arrival time (ps)           23668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1203\/q                                    macrocell73     1250   1250  972102  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     7381   8631  972102  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350  11981  972102  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   6557  18538  972102  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  23668  972102  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  23668  972102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell4       0      0  RISE       1


5.5::Critical Path Report for (Clock_3:R vs. Clock_3:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 980400p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15370
-------------------------------------   ----- 
End-of-path arrival time (ps)           15370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    760    760  980400  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    760  980400  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   2740   3500  980400  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell14   6740  10240  980400  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell14   5130  15370  980400  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/ci         datapathcell15      0  15370  980400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/clock          datapathcell15      0      0  RISE       1


5.6::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9967394p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28376
-------------------------------------   ----- 
End-of-path arrival time (ps)           28376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell5   1240   1240  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell6      0   1240  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell6   1210   2450  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell7      0   2450  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell7   1210   3660  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell8      0   3660  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell8   2270   5930  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_3                macrocell17     4123  10053  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350  13403  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   3243  16646  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  21776  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  21776  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3300  25076  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  25076  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3300  28376  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  28376  9967394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock  datapathcell8       0      0  RISE       1


5.7::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 13021373p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -5360
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14933
-------------------------------------   ----- 
End-of-path arrival time (ps)           14933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q            macrocell98   1250   1250  13021373  RISE       1
\UART_1:BUART:rx_counter_load\/main_2  macrocell26   5543   6793  13021373  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell26   3350  10143  13021373  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    4791  14933  13021373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1


5.8::Critical Path Report for (Clock_5:R vs. Clock_5:R)
*******************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19981465p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 19995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14305
-------------------------------------   ----- 
End-of-path arrival time (ps)           14305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/clock_0          macrocell121        0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/q         macrocell121     1250   1250  19981465  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell16   7925   9175  19981465  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell16   5130  14305  19981465  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell17      0  14305  19981465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/clock             datapathcell17      0      0  RISE       1


5.9::Critical Path Report for (Clock_4:R vs. Clock_4:R)
*******************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1134/q
Path End       : \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999987221p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9269
-------------------------------------   ---- 
End-of-path arrival time (ps)           9269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1134/clock_0                                           macrocell113        0      0  RISE       1

Data path
pin name                                          model name    delay     AT       slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ----------  ----  ------
Net_1134/q                                        macrocell113   1250   1250  9999987221  RISE       1
\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/main_0  macrocell114   8019   9269  9999987221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/clock_0          macrocell114        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 14446p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22991
-------------------------------------   ----- 
End-of-path arrival time (ps)           22991
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0             controlcell5    2050   2050  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_2                macrocell17     2618   4668  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350   8018  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   3243  11261  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  16391  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  16391  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3300  19691  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  19691  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3300  22991  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  22991  14446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock  datapathcell8       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 17746p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19691
-------------------------------------   ----- 
End-of-path arrival time (ps)           19691
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0             controlcell5    2050   2050  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_2                macrocell17     2618   4668  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350   8018  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   3243  11261  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  16391  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  16391  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3300  19691  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  19691  17746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/clock  datapathcell7       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 21046p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16391
-------------------------------------   ----- 
End-of-path arrival time (ps)           16391
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0             controlcell5    2050   2050  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_2                macrocell17     2618   4668  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350   8018  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   3243  11261  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  16391  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  16391  21046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/cs_addr_0
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 23300p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12177
-------------------------------------   ----- 
End-of-path arrival time (ps)           12177
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0             controlcell5    2050   2050  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_2                macrocell17     2618   4668  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350   8018  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/cs_addr_0  datapathcell8   4159  12177  23300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock  datapathcell8       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/cs_addr_0
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 23302p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12174
-------------------------------------   ----- 
End-of-path arrival time (ps)           12174
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0             controlcell5    2050   2050  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_2                macrocell17     2618   4668  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350   8018  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/cs_addr_0  datapathcell7   4157  12174  23302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/clock  datapathcell7       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 24216p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11261
-------------------------------------   ----- 
End-of-path arrival time (ps)           11261
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0             controlcell5    2050   2050  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_2                macrocell17     2618   4668  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350   8018  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   3243  11261  24216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/cs_addr_0
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 24220p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11257
-------------------------------------   ----- 
End-of-path arrival time (ps)           11257
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0             controlcell5    2050   2050  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_2                macrocell17     2618   4668  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350   8018  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/cs_addr_0  datapathcell6   3239  11257  24220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2
Path End       : \Timer_Ultrasonic:TimerUDB:timer_enable\/main_4
Capture Clock  : \Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0
Path slack     : 24448p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13709
-------------------------------------   ----- 
End-of-path arrival time (ps)           13709
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2       controlcell6   2050   2050  24448  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable_split\/main_2  macrocell136   5431   7481  24448  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable_split\/q       macrocell136   3350  10831  24448  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/main_4        macrocell111   2878  13709  24448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0           macrocell111        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 25059p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12377
-------------------------------------   ----- 
End-of-path arrival time (ps)           12377
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0  controlcell5     2050   2050  14446  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cs_addr_0   datapathcell9    5197   7247  25059  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/co_msb      datapathcell9    5130  12377  25059  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/ci          datapathcell10      0  12377  25059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell10      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25131p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13066
-------------------------------------   ----- 
End-of-path arrival time (ps)           13066
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell12         2009   2009  25131  RISE       1
\UART_1:BUART:rx_postpoll\/main_0         macrocell27      5460   7469  25131  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell27      3350  10819  25131  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell13   2247  13066  25131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell13      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 26011p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12145
-------------------------------------   ----- 
End-of-path arrival time (ps)           12145
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1     controlcell6   2050   2050  26011  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/main_3    macrocell30    3224   5274  26011  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/q         macrocell30    3350   8624  26011  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_3  macrocell108   3522  12145  26011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0       macrocell108        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 26396p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3130
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12141
-------------------------------------   ----- 
End-of-path arrival time (ps)           12141
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1     controlcell6     2050   2050  26011  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/main_3    macrocell30      3224   5274  26011  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/q         macrocell30      3350   8624  26011  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell15   3517  12141  26396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/clock          datapathcell15      0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 26522p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3130
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12015
-------------------------------------   ----- 
End-of-path arrival time (ps)           12015
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1     controlcell6     2050   2050  26011  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/main_3    macrocell30      3224   5274  26011  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/q         macrocell30      3350   8624  26011  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell14   3391  12015  26522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 26926p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11231
-------------------------------------   ----- 
End-of-path arrival time (ps)           11231
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1     controlcell6   2050   2050  26011  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/main_3    macrocell30    3224   5274  26011  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/q         macrocell30    3350   8624  26011  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_3  macrocell109   2607  11231  26926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0       macrocell109        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0
Path slack     : 26926p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11231
-------------------------------------   ----- 
End-of-path arrival time (ps)           11231
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1   controlcell6   2050   2050  26011  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/main_3  macrocell30    3224   5274  26011  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/q       macrocell30    3350   8624  26011  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_3   macrocell110   2607  11231  26926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0          macrocell110        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 28359p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7247
-------------------------------------   ---- 
End-of-path arrival time (ps)           7247
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0  controlcell5    2050   2050  14446  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cs_addr_0   datapathcell9   5197   7247  28359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 28363p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7244
-------------------------------------   ---- 
End-of-path arrival time (ps)           7244
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0  controlcell5     2050   2050  14446  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cs_addr_0   datapathcell10   5194   7244  28363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell10      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 29329p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8828
-------------------------------------   ---- 
End-of-path arrival time (ps)           8828
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell12      2009   2009  25131  RISE       1
\UART_1:BUART:rx_state_2\/main_0  macrocell99   6819   8828  29329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 29402p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8755
-------------------------------------   ---- 
End-of-path arrival time (ps)           8755
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell12      2009   2009  25131  RISE       1
\UART_1:BUART:rx_state_0\/main_0  macrocell96   6746   8755  29402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 29402p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8755
-------------------------------------   ---- 
End-of-path arrival time (ps)           8755
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell12       2009   2009  25131  RISE       1
\UART_1:BUART:rx_status_3\/main_0  macrocell104   6746   8755  29402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_last\/main_0
Capture Clock  : \UART_1:BUART:rx_last\/clock_0
Path slack     : 29402p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8755
-------------------------------------   ---- 
End-of-path arrival time (ps)           8755
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell12       2009   2009  25131  RISE       1
\UART_1:BUART:rx_last\/main_0  macrocell105   6746   8755  29402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell105        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2
Path End       : \Timer_Ultrasonic:TimerUDB:run_mode\/main_2
Capture Clock  : \Timer_Ultrasonic:TimerUDB:run_mode\/clock_0
Path slack     : 29727p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8430
-------------------------------------   ---- 
End-of-path arrival time (ps)           8430
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2  controlcell6   2050   2050  24448  RISE       1
\Timer_Ultrasonic:TimerUDB:run_mode\/main_2       macrocell107   6380   8430  29727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:run_mode\/clock_0               macrocell107        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2
Path End       : \Timer_Ultrasonic:TimerUDB:timer_enable\/main_1
Capture Clock  : \Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0
Path slack     : 29727p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8430
-------------------------------------   ---- 
End-of-path arrival time (ps)           8430
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2  controlcell6   2050   2050  24448  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/main_1   macrocell111   6380   8430  29727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0           macrocell111        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2
Path End       : \Timer_Ultrasonic:TimerUDB:capture_last\/main_2
Capture Clock  : \Timer_Ultrasonic:TimerUDB:capture_last\/clock_0
Path slack     : 30260p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7897
-------------------------------------   ---- 
End-of-path arrival time (ps)           7897
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2  controlcell6   2050   2050  24448  RISE       1
\Timer_Ultrasonic:TimerUDB:capture_last\/main_2   macrocell106   5847   7897  30260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:capture_last\/clock_0           macrocell106        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_1\/main_0
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 30688p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7469
-------------------------------------   ---- 
End-of-path arrival time (ps)           7469
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell12       2009   2009  25131  RISE       1
\UART_1:BUART:pollcount_1\/main_0  macrocell102   5460   7469  30688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_0\/main_0
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 30688p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_1_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7469
-------------------------------------   ---- 
End-of-path arrival time (ps)           7469
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell12       2009   2009  25131  RISE       1
\UART_1:BUART:pollcount_0\/main_0  macrocell103   5460   7469  30688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell103        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:disable_run_i\/main_0
Capture Clock  : \Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0
Path slack     : 31780p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6377
-------------------------------------   ---- 
End-of-path arrival time (ps)           6377
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0      controlcell5   2050   2050  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/main_0  macrocell81    4327   6377  31780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0    macrocell81         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_0
Path End       : \Timer_Ultrasonic:TimerUDB:capture_last\/main_4
Capture Clock  : \Timer_Ultrasonic:TimerUDB:capture_last\/clock_0
Path slack     : 31790p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6367
-------------------------------------   ---- 
End-of-path arrival time (ps)           6367
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_0  controlcell6   2050   2050  26014  RISE       1
\Timer_Ultrasonic:TimerUDB:capture_last\/main_4   macrocell106   4317   6367  31790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:capture_last\/clock_0           macrocell106        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_0
Path End       : \Timer_Ultrasonic:TimerUDB:run_mode\/main_4
Capture Clock  : \Timer_Ultrasonic:TimerUDB:run_mode\/clock_0
Path slack     : 31799p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6358
-------------------------------------   ---- 
End-of-path arrival time (ps)           6358
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_0  controlcell6   2050   2050  26014  RISE       1
\Timer_Ultrasonic:TimerUDB:run_mode\/main_4       macrocell107   4308   6358  31799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:run_mode\/clock_0               macrocell107        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:capture_last\/main_3
Capture Clock  : \Timer_Ultrasonic:TimerUDB:capture_last\/clock_0
Path slack     : 31936p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6221
-------------------------------------   ---- 
End-of-path arrival time (ps)           6221
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1  controlcell6   2050   2050  26011  RISE       1
\Timer_Ultrasonic:TimerUDB:capture_last\/main_3   macrocell106   4171   6221  31936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:capture_last\/clock_0           macrocell106        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:run_mode\/main_3
Capture Clock  : \Timer_Ultrasonic:TimerUDB:run_mode\/clock_0
Path slack     : 32140p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6016
-------------------------------------   ---- 
End-of-path arrival time (ps)           6016
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1  controlcell6   2050   2050  26011  RISE       1
\Timer_Ultrasonic:TimerUDB:run_mode\/main_3       macrocell107   3966   6016  32140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:run_mode\/clock_0               macrocell107        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:timer_enable\/main_2
Capture Clock  : \Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0
Path slack     : 32140p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6016
-------------------------------------   ---- 
End-of-path arrival time (ps)           6016
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1  controlcell6   2050   2050  26011  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/main_2   macrocell111   3966   6016  32140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0           macrocell111        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \PWM_Color_Sensor:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0
Path slack     : 33694p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7973
-------------------------------------   ---- 
End-of-path arrival time (ps)           7973
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0  controlcell5   2050   2050  14446  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/ar_0       macrocell85    5923   7973  33694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \PWM_Color_Sensor:PWMUDB:trig_disable\/ar_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0
Path slack     : 33694p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7973
-------------------------------------   ---- 
End-of-path arrival time (ps)           7973
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0  controlcell5   2050   2050  14446  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/ar_0         macrocell86    5923   7973  33694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0             macrocell86         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \PWM_Color_Sensor:PWMUDB:status_0\/ar_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:status_0\/clock_0
Path slack     : 33694p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7973
-------------------------------------   ---- 
End-of-path arrival time (ps)           7973
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0  controlcell5   2050   2050  14446  RISE       1
\PWM_Color_Sensor:PWMUDB:status_0\/ar_0             macrocell88    5923   7973  33694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:status_0\/clock_0                 macrocell88         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/reset
Capture Clock  : \PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/clock
Path slack     : 33696p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7971
-------------------------------------   ---- 
End-of-path arrival time (ps)           7971
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0  controlcell5   2050   2050  14446  RISE       1
\PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/reset      statusicell6   5921   7971  33696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/clock             statusicell6        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 34729p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6938
-------------------------------------   ---- 
End-of-path arrival time (ps)           6938
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0      controlcell5   2050   2050  14446  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/reset  statusicell5   4888   6938  34729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock     statusicell5        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1203\/q
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 972102p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23668
-------------------------------------   ----- 
End-of-path arrival time (ps)           23668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1203\/q                                    macrocell73     1250   1250  972102  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     7381   8631  972102  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350  11981  972102  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   6557  18538  972102  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  23668  972102  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  23668  972102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell4       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 974966p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20804
-------------------------------------   ----- 
End-of-path arrival time (ps)           20804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  974966  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  974966  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  974966  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:reload\/main_1                macrocell2      4287   7787  974966  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11137  974966  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   4537  15674  974966  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  20804  974966  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  20804  974966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell2       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1203\/q
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 975398p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18542
-------------------------------------   ----- 
End-of-path arrival time (ps)           18542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1203\/q                                    macrocell73     1250   1250  972102  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     7381   8631  972102  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350  11981  972102  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell4   6560  18542  975398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell4       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1203\/q
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 975402p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18538
-------------------------------------   ----- 
End-of-path arrival time (ps)           18538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1203\/q                                    macrocell73     1250   1250  972102  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     7381   8631  972102  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350  11981  972102  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   6557  18538  975402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_LEFT:Net_1203\/main_5
Capture Clock  : \QuadDec_LEFT:Net_1203\/clock_0
Path slack     : 977380p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19110
-------------------------------------   ----- 
End-of-path arrival time (ps)           19110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_filt\/q  macrocell74    1250   1250  977380  RISE       1
\QuadDec_LEFT:Net_1203_split\/main_2   macrocell137   8388   9638  977380  RISE       1
\QuadDec_LEFT:Net_1203_split\/q        macrocell137   3350  12988  977380  RISE       1
\QuadDec_LEFT:Net_1203\/main_5         macrocell73    6122  19110  977380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 978265p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15675
-------------------------------------   ----- 
End-of-path arrival time (ps)           15675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  974966  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  974966  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  974966  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:reload\/main_1                macrocell2      4287   7787  974966  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11137  974966  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   4537  15675  978265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell2       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 978266p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15674
-------------------------------------   ----- 
End-of-path arrival time (ps)           15674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  974966  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  974966  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  974966  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:reload\/main_1                macrocell2      4287   7787  974966  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11137  974966  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   4537  15674  978266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 979851p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19649
-------------------------------------   ----- 
End-of-path arrival time (ps)           19649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  979851  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  979851  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  979851  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:status_0\/main_0             macrocell10     5173   8803  979851  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:status_0\/q                  macrocell10     3350  12153  979851  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    7496  19649  979851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell3        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 980331p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13609
-------------------------------------   ----- 
End-of-path arrival time (ps)           13609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/clock    controlcell1        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell1    1210   1210  977031  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:count_enable\/main_0          macrocell6      2839   4049  977031  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   7399  977031  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   6211  13609  980331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell2       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 980331p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13609
-------------------------------------   ----- 
End-of-path arrival time (ps)           13609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/clock    controlcell1        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell1    1210   1210  977031  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:count_enable\/main_0          macrocell6      2839   4049  977031  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   7399  977031  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   6210  13609  980331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 980400p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15370
-------------------------------------   ----- 
End-of-path arrival time (ps)           15370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    760    760  980400  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    760  980400  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   2740   3500  980400  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell14   6740  10240  980400  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell14   5130  15370  980400  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/ci         datapathcell15      0  15370  980400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/clock          datapathcell15      0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 980443p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13497
-------------------------------------   ----- 
End-of-path arrival time (ps)           13497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  977144  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  977144  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  977144  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:reload\/main_1                macrocell9      4036   7536  977144  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  10886  977144  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell4   2611  13497  980443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell4       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 980444p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13496
-------------------------------------   ----- 
End-of-path arrival time (ps)           13496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  977144  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  977144  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  977144  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:reload\/main_1                macrocell9      4036   7536  977144  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  10886  977144  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   2610  13496  980444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:Net_1251\/main_7
Capture Clock  : \QuadDec_RIGHT:Net_1251\/clock_0
Path slack     : 980609p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15881
-------------------------------------   ----- 
End-of-path arrival time (ps)           15881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q             macrocell62   1250   1250  976169  RISE       1
\QuadDec_RIGHT:Net_1251_split\/main_1  macrocell57   8998  10248  980609  RISE       1
\QuadDec_RIGHT:Net_1251_split\/q       macrocell57   3350  13598  980609  RISE       1
\QuadDec_RIGHT:Net_1251\/main_7        macrocell52   2283  15881  980609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:error\/q
Path End       : \QuadDec_LEFT:Net_1251\/main_7
Capture Clock  : \QuadDec_LEFT:Net_1251\/clock_0
Path slack     : 981251p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15239
-------------------------------------   ----- 
End-of-path arrival time (ps)           15239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:error\/q       macrocell77   1250   1250  978310  RISE       1
\QuadDec_LEFT:Net_1251_split\/main_4  macrocell1    8342   9592  981251  RISE       1
\QuadDec_LEFT:Net_1251_split\/q       macrocell1    3350  12942  981251  RISE       1
\QuadDec_LEFT:Net_1251\/main_7        macrocell66   2296  15239  981251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 982156p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17344
-------------------------------------   ----- 
End-of-path arrival time (ps)           17344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  974966  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  974966  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  974966  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:status_3\/main_0            macrocell5      4280   7780  982156  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:status_3\/q                 macrocell5      3350  11130  982156  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    6215  17344  982156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell1        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:Net_1203\/main_5
Capture Clock  : \QuadDec_RIGHT:Net_1203\/clock_0
Path slack     : 982432p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14058
-------------------------------------   ----- 
End-of-path arrival time (ps)           14058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q             macrocell62   1250   1250  976169  RISE       1
\QuadDec_RIGHT:Net_1203_split\/main_0  macrocell71   7154   8404  982432  RISE       1
\QuadDec_RIGHT:Net_1203_split\/q       macrocell71   3350  11754  982432  RISE       1
\QuadDec_RIGHT:Net_1203\/main_5        macrocell59   2304  14058  982432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1203\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\/q
Path End       : \QuadDec_LEFT:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:Stsreg\/clock
Path slack     : 983158p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16342
-------------------------------------   ----- 
End-of-path arrival time (ps)           16342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\/clock_0        macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\/q  macrocell70    1250   1250  983158  RISE       1
\QuadDec_LEFT:Net_530\/main_2                  macrocell14    5435   6685  983158  RISE       1
\QuadDec_LEFT:Net_530\/q                       macrocell14    3350  10035  983158  RISE       1
\QuadDec_LEFT:bQuadDec:Stsreg\/status_0        statusicell4   6307  16342  983158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:Stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\/q
Path End       : \QuadDec_LEFT:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_LEFT:bQuadDec:Stsreg\/clock
Path slack     : 983230p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16270
-------------------------------------   ----- 
End-of-path arrival time (ps)           16270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\/clock_0        macrocell70         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\/q  macrocell70    1250   1250  983158  RISE       1
\QuadDec_LEFT:Net_611\/main_2                  macrocell15    5435   6685  983230  RISE       1
\QuadDec_LEFT:Net_611\/q                       macrocell15    3350  10035  983230  RISE       1
\QuadDec_LEFT:bQuadDec:Stsreg\/status_1        statusicell4   6235  16270  983230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:Stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 983255p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16245
-------------------------------------   ----- 
End-of-path arrival time (ps)           16245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  975586  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  975586  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  975586  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:status_2\/main_0            macrocell4      4325   7715  983255  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:status_2\/q                 macrocell4      3350  11065  983255  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    5180  16245  983255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell1        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/clock
Path slack     : 983592p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15908
-------------------------------------   ----- 
End-of-path arrival time (ps)           15908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    760    760  980400  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    760  980400  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   2740   3500  980400  RISE       1
\Timer_Ultrasonic:TimerUDB:status_tc\/main_1         macrocell31      6750  10250  983592  RISE       1
\Timer_Ultrasonic:TimerUDB:status_tc\/q              macrocell31      3350  13600  983592  RISE       1
\Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/status_0   statusicell9     2308  15908  983592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/clock            statusicell9        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 983697p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10243
-------------------------------------   ----- 
End-of-path arrival time (ps)           10243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    760    760  980400  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    760  980400  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   2740   3500  980400  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell15   6743  10243  983697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/clock          datapathcell15      0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 983700p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10240
-------------------------------------   ----- 
End-of-path arrival time (ps)           10240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    760    760  980400  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    760  980400  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   2740   3500  980400  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell14   6740  10240  983700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 985074p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14426
-------------------------------------   ----- 
End-of-path arrival time (ps)           14426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  985074  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  985074  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  985074  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:status_0\/main_0             macrocell3      3791   7421  985074  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:status_0\/q                  macrocell3      3350  10771  985074  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    3655  14426  985074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell1        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:Net_1251\/main_1
Capture Clock  : \QuadDec_RIGHT:Net_1251\/clock_0
Path slack     : 985671p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10819
-------------------------------------   ----- 
End-of-path arrival time (ps)           10819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q       macrocell62   1250   1250  976169  RISE       1
\QuadDec_RIGHT:Net_1251\/main_1  macrocell52   9569  10819  985671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1260\/q
Path End       : \QuadDec_LEFT:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:error\/clock_0
Path slack     : 986019p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10471
-------------------------------------   ----- 
End-of-path arrival time (ps)           10471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1260\/q             macrocell76   1250   1250  977497  RISE       1
\QuadDec_LEFT:bQuadDec:error\/main_0  macrocell77   9221  10471  986019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1260\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_0\/clock_0
Path slack     : 986019p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10471
-------------------------------------   ----- 
End-of-path arrival time (ps)           10471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1260\/q               macrocell76   1250   1250  977497  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/main_0  macrocell79   9221  10471  986019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Ultrasonic:TimerUDB:trig_disable\/main_3
Capture Clock  : \Timer_Ultrasonic:TimerUDB:trig_disable\/clock_0
Path slack     : 986240p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10250
-------------------------------------   ----- 
End-of-path arrival time (ps)           10250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    760    760  980400  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    760  980400  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   2740   3500  980400  RISE       1
\Timer_Ultrasonic:TimerUDB:trig_disable\/main_3      macrocell112     6750  10250  986240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:trig_disable\/clock_0           macrocell112        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 986282p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13218
-------------------------------------   ----- 
End-of-path arrival time (ps)           13218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  977144  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  977144  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  977144  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:status_3\/main_0            macrocell12     4050   7550  986282  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:status_3\/q                 macrocell12     3350  10900  986282  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    2318  13218  986282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell3        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_LEFT:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_LEFT:bQuadDec:error\/clock_0
Path slack     : 986287p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10203
-------------------------------------   ----- 
End-of-path arrival time (ps)           10203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_filt\/q  macrocell75   1250   1250  978480  RISE       1
\QuadDec_LEFT:bQuadDec:error\/main_2   macrocell77   8953  10203  986287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_0\/clock_0
Path slack     : 986287p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10203
-------------------------------------   ----- 
End-of-path arrival time (ps)           10203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_filt\/q   macrocell75   1250   1250  978480  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/main_2  macrocell79   8953  10203  986287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_0\/q
Path End       : \QuadDec_LEFT:Net_1260\/main_3
Capture Clock  : \QuadDec_LEFT:Net_1260\/clock_0
Path slack     : 986383p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10107
-------------------------------------   ----- 
End-of-path arrival time (ps)           10107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_0\/q  macrocell79   1250   1250  981030  RISE       1
\QuadDec_LEFT:Net_1260\/main_3     macrocell76   8857  10107  986383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_0\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_1\/clock_0
Path slack     : 986383p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10107
-------------------------------------   ----- 
End-of-path arrival time (ps)           10107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_0\/q       macrocell79   1250   1250  981030  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/main_5  macrocell78   8857  10107  986383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1251\/q
Path End       : \QuadDec_RIGHT:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:Stsreg\/clock
Path slack     : 986840p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12660
-------------------------------------   ----- 
End-of-path arrival time (ps)           12660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1251\/q                macrocell52    1250   1250  984891  RISE       1
\QuadDec_RIGHT:Net_530\/main_1            macrocell7     5797   7047  986840  RISE       1
\QuadDec_RIGHT:Net_530\/q                 macrocell7     3350  10397  986840  RISE       1
\QuadDec_RIGHT:bQuadDec:Stsreg\/status_0  statusicell2   2263  12660  986840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:Stsreg\/clock                      statusicell2        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1251\/q
Path End       : \QuadDec_RIGHT:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_RIGHT:bQuadDec:Stsreg\/clock
Path slack     : 986842p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12658
-------------------------------------   ----- 
End-of-path arrival time (ps)           12658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1251\/q                macrocell52    1250   1250  984891  RISE       1
\QuadDec_RIGHT:Net_611\/main_1            macrocell8     5797   7047  986842  RISE       1
\QuadDec_RIGHT:Net_611\/q                 macrocell8     3350  10397  986842  RISE       1
\QuadDec_RIGHT:bQuadDec:Stsreg\/status_1  statusicell2   2260  12658  986842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:Stsreg\/clock                      statusicell2        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:error\/q
Path End       : \QuadDec_LEFT:Net_1251\/main_4
Capture Clock  : \QuadDec_LEFT:Net_1251\/clock_0
Path slack     : 986882p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9608
-------------------------------------   ---- 
End-of-path arrival time (ps)           9608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:error\/q  macrocell77   1250   1250  978310  RISE       1
\QuadDec_LEFT:Net_1251\/main_4   macrocell66   8358   9608  986882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:error\/q
Path End       : \QuadDec_LEFT:Net_1203\/main_2
Capture Clock  : \QuadDec_LEFT:Net_1203\/clock_0
Path slack     : 986882p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9608
-------------------------------------   ---- 
End-of-path arrival time (ps)           9608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:error\/q  macrocell77   1250   1250  978310  RISE       1
\QuadDec_LEFT:Net_1203\/main_2   macrocell73   8358   9608  986882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:timer_enable\/q
Path End       : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987264p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6676
-------------------------------------   ---- 
End-of-path arrival time (ps)           6676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:timer_enable\/q             macrocell111     1250   1250  983017  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell15   5426   6676  987264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/clock          datapathcell15      0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_0\/q
Path End       : \QuadDec_LEFT:Net_1251\/main_6
Capture Clock  : \QuadDec_LEFT:Net_1251\/clock_0
Path slack     : 987310p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9180
-------------------------------------   ---- 
End-of-path arrival time (ps)           9180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_0\/q  macrocell79   1250   1250  981030  RISE       1
\QuadDec_LEFT:Net_1251\/main_6     macrocell66   7930   9180  987310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_0\/q
Path End       : \QuadDec_LEFT:Net_1203\/main_4
Capture Clock  : \QuadDec_LEFT:Net_1203\/clock_0
Path slack     : 987310p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9180
-------------------------------------   ---- 
End-of-path arrival time (ps)           9180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_0\/q  macrocell79   1250   1250  981030  RISE       1
\QuadDec_LEFT:Net_1203\/main_4     macrocell73   7930   9180  987310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:error\/q
Path End       : \QuadDec_LEFT:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_LEFT:bQuadDec:Stsreg\/clock
Path slack     : 987398p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12102
-------------------------------------   ----- 
End-of-path arrival time (ps)           12102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:error\/q          macrocell77    1250   1250  978310  RISE       1
\QuadDec_LEFT:bQuadDec:Stsreg\/status_3  statusicell4  10852  12102  987398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:Stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 987687p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8803
-------------------------------------   ---- 
End-of-path arrival time (ps)           8803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  979851  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  979851  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  979851  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\/main_0          macrocell70     5173   8803  987687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\/clock_0        macrocell70         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:timer_enable\/q
Path End       : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987830p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6110
-------------------------------------   ---- 
End-of-path arrival time (ps)           6110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:timer_enable\/q             macrocell111     1250   1250  983017  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell14   4860   6110  987830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_1\/q
Path End       : \QuadDec_LEFT:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_LEFT:bQuadDec:error\/clock_0
Path slack     : 987834p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8656
-------------------------------------   ---- 
End-of-path arrival time (ps)           8656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_1\/q     macrocell78   1250   1250  978414  RISE       1
\QuadDec_LEFT:bQuadDec:error\/main_4  macrocell77   7406   8656  987834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_1\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_0\/clock_0
Path slack     : 987834p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8656
-------------------------------------   ---- 
End-of-path arrival time (ps)           8656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_1\/q       macrocell78   1250   1250  978414  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/main_4  macrocell79   7406   8656  987834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:error\/q
Path End       : \QuadDec_LEFT:Net_1260\/main_1
Capture Clock  : \QuadDec_LEFT:Net_1260\/clock_0
Path slack     : 987961p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8529
-------------------------------------   ---- 
End-of-path arrival time (ps)           8529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:error\/q  macrocell77   1250   1250  978310  RISE       1
\QuadDec_LEFT:Net_1260\/main_1   macrocell76   7279   8529  987961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:error\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_1\/clock_0
Path slack     : 987961p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8529
-------------------------------------   ---- 
End-of-path arrival time (ps)           8529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:error\/q         macrocell77   1250   1250  978310  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/main_3  macrocell78   7279   8529  987961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1251\/q
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 988045p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5895
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1251\/q                                    macrocell66     1250   1250  984725  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell3   4645   5895  988045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1251\/q
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 988049p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5891
-------------------------------------   ---- 
End-of-path arrival time (ps)           5891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1251\/q                                    macrocell66     1250   1250  984725  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell4   4641   5891  988049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell4       0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_1\/clock_0
Path slack     : 988088p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8402
-------------------------------------   ---- 
End-of-path arrival time (ps)           8402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q               macrocell62   1250   1250  976169  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/main_0  macrocell64   7152   8402  988088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_0\/clock_0
Path slack     : 988088p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8402
-------------------------------------   ---- 
End-of-path arrival time (ps)           8402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q               macrocell62   1250   1250  976169  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/main_0  macrocell65   7152   8402  988088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:error\/clock_0
Path slack     : 988110p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8380
-------------------------------------   ---- 
End-of-path arrival time (ps)           8380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q             macrocell62   1250   1250  976169  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/main_0  macrocell63   7130   8380  988110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 988164p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11336
-------------------------------------   ----- 
End-of-path arrival time (ps)           11336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  978997  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  978997  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  978997  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:status_2\/main_0            macrocell11     2293   5683  988164  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:status_2\/q                 macrocell11     3350   9033  988164  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2303  11336  988164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell3        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1251\/q
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 988191p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5749
-------------------------------------   ---- 
End-of-path arrival time (ps)           5749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1251\/q                                    macrocell52     1250   1250  984891  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   4499   5749  988191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1251\/q
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 988466p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5474
-------------------------------------   ---- 
End-of-path arrival time (ps)           5474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1251\/q                                    macrocell52     1250   1250  984891  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   4224   5474  988466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell2       0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_LEFT:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_LEFT:bQuadDec:error\/clock_0
Path slack     : 988509p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7981
-------------------------------------   ---- 
End-of-path arrival time (ps)           7981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_filt\/q  macrocell74   1250   1250  977380  RISE       1
\QuadDec_LEFT:bQuadDec:error\/main_1   macrocell77   6731   7981  988509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_0\/clock_0
Path slack     : 988509p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7981
-------------------------------------   ---- 
End-of-path arrival time (ps)           7981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_filt\/q   macrocell74   1250   1250  977380  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/main_1  macrocell79   6731   7981  988509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1260\/q
Path End       : \QuadDec_LEFT:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_LEFT:bQuadDec:Stsreg\/clock
Path slack     : 988621p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10879
-------------------------------------   ----- 
End-of-path arrival time (ps)           10879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1260\/q                macrocell76    1250   1250  977497  RISE       1
\QuadDec_LEFT:bQuadDec:Stsreg\/status_2  statusicell4   9629  10879  988621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:Stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_RIGHT:Net_1275\/main_0
Capture Clock  : \QuadDec_RIGHT:Net_1275\/clock_0
Path slack     : 988703p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7787
-------------------------------------   ---- 
End-of-path arrival time (ps)           7787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  974966  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  974966  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  974966  RISE       1
\QuadDec_RIGHT:Net_1275\/main_0                             macrocell55     4287   7787  988703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1275\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 988710p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7780
-------------------------------------   ---- 
End-of-path arrival time (ps)           7780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  974966  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  974966  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  974966  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell54     4280   7780  988710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:underflow_reg_i\/clock_0   macrocell54         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:error\/q
Path End       : \QuadDec_RIGHT:Net_1251\/main_4
Capture Clock  : \QuadDec_RIGHT:Net_1251\/clock_0
Path slack     : 988794p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7696
-------------------------------------   ---- 
End-of-path arrival time (ps)           7696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:error\/q  macrocell63   1250   1250  984669  RISE       1
\QuadDec_RIGHT:Net_1251\/main_4   macrocell52   6446   7696  988794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_1\/q
Path End       : \QuadDec_LEFT:Net_1251\/main_5
Capture Clock  : \QuadDec_LEFT:Net_1251\/clock_0
Path slack     : 988855p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7635
-------------------------------------   ---- 
End-of-path arrival time (ps)           7635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_1\/q  macrocell78   1250   1250  978414  RISE       1
\QuadDec_LEFT:Net_1251\/main_5     macrocell66   6385   7635  988855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_1\/q
Path End       : \QuadDec_LEFT:Net_1203\/main_3
Capture Clock  : \QuadDec_LEFT:Net_1203\/clock_0
Path slack     : 988855p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7635
-------------------------------------   ---- 
End-of-path arrival time (ps)           7635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_1\/q  macrocell78   1250   1250  978414  RISE       1
\QuadDec_LEFT:Net_1203\/main_3     macrocell73   6385   7635  988855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 988940p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7550
-------------------------------------   ---- 
End-of-path arrival time (ps)           7550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  977144  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  977144  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  977144  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell68     4050   7550  988940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:underflow_reg_i\/clock_0    macrocell68         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_LEFT:Net_1275\/main_0
Capture Clock  : \QuadDec_LEFT:Net_1275\/clock_0
Path slack     : 988954p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7536
-------------------------------------   ---- 
End-of-path arrival time (ps)           7536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  977144  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  977144  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  977144  RISE       1
\QuadDec_LEFT:Net_1275\/main_0                             macrocell69     4036   7536  988954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1275\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_LEFT:Net_1251\/main_2
Capture Clock  : \QuadDec_LEFT:Net_1251\/clock_0
Path slack     : 989245p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7245
-------------------------------------   ---- 
End-of-path arrival time (ps)           7245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_filt\/q  macrocell74   1250   1250  977380  RISE       1
\QuadDec_LEFT:Net_1251\/main_2         macrocell66   5995   7245  989245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_LEFT:Net_1203\/main_0
Capture Clock  : \QuadDec_LEFT:Net_1203\/clock_0
Path slack     : 989245p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7245
-------------------------------------   ---- 
End-of-path arrival time (ps)           7245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_filt\/q  macrocell74   1250   1250  977380  RISE       1
\QuadDec_LEFT:Net_1203\/main_0         macrocell73   5995   7245  989245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Ultrasonic:TimerUDB:run_mode\/main_8
Capture Clock  : \Timer_Ultrasonic:TimerUDB:run_mode\/clock_0
Path slack     : 989246p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7244
-------------------------------------   ---- 
End-of-path arrival time (ps)           7244
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7   1210   1210  989246  RISE       1
\Timer_Ultrasonic:TimerUDB:run_mode\/main_8                     macrocell107   6034   7244  989246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:run_mode\/clock_0               macrocell107        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Ultrasonic:TimerUDB:timer_enable\/main_3
Capture Clock  : \Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0
Path slack     : 989246p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7244
-------------------------------------   ---- 
End-of-path arrival time (ps)           7244
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7   1210   1210  989246  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/main_3                 macrocell111   6034   7244  989246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0           macrocell111        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 989323p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7167
-------------------------------------   ---- 
End-of-path arrival time (ps)           7167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  975586  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  975586  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  975586  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell53     3777   7167  989323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:overflow_reg_i\/clock_0    macrocell53         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_RIGHT:Net_1275\/main_1
Capture Clock  : \QuadDec_RIGHT:Net_1275\/clock_0
Path slack     : 989323p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7167
-------------------------------------   ---- 
End-of-path arrival time (ps)           7167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  975586  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  975586  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  975586  RISE       1
\QuadDec_RIGHT:Net_1275\/main_1                             macrocell55     3777   7167  989323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1275\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_RIGHT:Net_1203\/main_1
Capture Clock  : \QuadDec_RIGHT:Net_1203\/clock_0
Path slack     : 989467p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7023
-------------------------------------   ---- 
End-of-path arrival time (ps)           7023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/q  macrocell61   1250   1250  984514  RISE       1
\QuadDec_RIGHT:Net_1203\/main_1         macrocell59   5773   7023  989467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1203\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_RIGHT:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_RIGHT:bQuadDec:error\/clock_0
Path slack     : 989467p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7023
-------------------------------------   ---- 
End-of-path arrival time (ps)           7023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/q  macrocell61   1250   1250  984514  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/main_2   macrocell63   5773   7023  989467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_1\/clock_0
Path slack     : 989477p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7013
-------------------------------------   ---- 
End-of-path arrival time (ps)           7013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/q   macrocell61   1250   1250  984514  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/main_2  macrocell64   5763   7013  989477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_0\/clock_0
Path slack     : 989477p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7013
-------------------------------------   ---- 
End-of-path arrival time (ps)           7013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/q   macrocell61   1250   1250  984514  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/main_2  macrocell65   5763   7013  989477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 989800p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9700
-------------------------------------   ---- 
End-of-path arrival time (ps)           9700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  977144  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  977144  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  977144  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    6200   9700  989800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell3        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_RIGHT:Net_1203\/main_0
Capture Clock  : \QuadDec_RIGHT:Net_1203\/clock_0
Path slack     : 989869p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6621
-------------------------------------   ---- 
End-of-path arrival time (ps)           6621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/q  macrocell60   1250   1250  984769  RISE       1
\QuadDec_RIGHT:Net_1203\/main_0         macrocell59   5371   6621  989869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1203\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_RIGHT:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_RIGHT:bQuadDec:error\/clock_0
Path slack     : 989869p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6621
-------------------------------------   ---- 
End-of-path arrival time (ps)           6621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/q  macrocell60   1250   1250  984769  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/main_1   macrocell63   5371   6621  989869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_0\/q
Path End       : \QuadDec_RIGHT:Net_1251\/main_6
Capture Clock  : \QuadDec_RIGHT:Net_1251\/clock_0
Path slack     : 989887p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6603
-------------------------------------   ---- 
End-of-path arrival time (ps)           6603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_0\/q  macrocell65   1250   1250  984809  RISE       1
\QuadDec_RIGHT:Net_1251\/main_6     macrocell52   5353   6603  989887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:Net_1260\/main_0
Capture Clock  : \QuadDec_RIGHT:Net_1260\/clock_0
Path slack     : 989906p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6584
-------------------------------------   ---- 
End-of-path arrival time (ps)           6584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q       macrocell62   1250   1250  976169  RISE       1
\QuadDec_RIGHT:Net_1260\/main_0  macrocell62   5334   6584  989906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 989977p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6513
-------------------------------------   ---- 
End-of-path arrival time (ps)           6513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  985074  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  985074  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  985074  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:prevCompare\/main_0          macrocell56     2883   6513  989977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:prevCompare\/clock_0       macrocell56         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_1\/clock_0
Path slack     : 990325p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6165
-------------------------------------   ---- 
End-of-path arrival time (ps)           6165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_filt\/q   macrocell74   1250   1250  977380  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/main_1  macrocell78   4915   6165  990325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:run_mode\/q
Path End       : \Timer_Ultrasonic:TimerUDB:trig_disable\/main_2
Capture Clock  : \Timer_Ultrasonic:TimerUDB:trig_disable\/clock_0
Path slack     : 990455p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6035
-------------------------------------   ---- 
End-of-path arrival time (ps)           6035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:run_mode\/clock_0               macrocell107        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:run_mode\/q           macrocell107   1250   1250  985570  RISE       1
\Timer_Ultrasonic:TimerUDB:trig_disable\/main_2  macrocell112   4785   6035  990455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:trig_disable\/clock_0           macrocell112        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_1\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_1\/clock_0
Path slack     : 990553p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5937
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_1\/q       macrocell64   1250   1250  985283  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/main_4  macrocell64   4687   5937  990553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_1\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_0\/clock_0
Path slack     : 990553p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5937
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_1\/q       macrocell64   1250   1250  985283  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/main_4  macrocell65   4687   5937  990553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_1\/clock_0
Path slack     : 990617p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5873
-------------------------------------   ---- 
End-of-path arrival time (ps)           5873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_filt\/q   macrocell75   1250   1250  978480  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/main_2  macrocell78   4623   5873  990617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0
Path slack     : 990664p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5826
-------------------------------------   ---- 
End-of-path arrival time (ps)           5826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_filt\/q       macrocell75   1250   1250  978480  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/main_3  macrocell75   4576   5826  990664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1251\/q
Path End       : \QuadDec_LEFT:Net_1251\/main_0
Capture Clock  : \QuadDec_LEFT:Net_1251\/clock_0
Path slack     : 990696p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5794
-------------------------------------   ---- 
End-of-path arrival time (ps)           5794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1251\/q       macrocell66   1250   1250  984725  RISE       1
\QuadDec_LEFT:Net_1251\/main_0  macrocell66   4544   5794  990696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:timer_enable\/q
Path End       : \Timer_Ultrasonic:TimerUDB:trig_disable\/main_1
Capture Clock  : \Timer_Ultrasonic:TimerUDB:trig_disable\/clock_0
Path slack     : 990802p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5688
-------------------------------------   ---- 
End-of-path arrival time (ps)           5688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:timer_enable\/q       macrocell111   1250   1250  983017  RISE       1
\Timer_Ultrasonic:TimerUDB:trig_disable\/main_1  macrocell112   4438   5688  990802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:trig_disable\/clock_0           macrocell112        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 990807p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5683
-------------------------------------   ---- 
End-of-path arrival time (ps)           5683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  978997  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  978997  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  978997  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell67     2293   5683  990807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:overflow_reg_i\/clock_0     macrocell67         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_LEFT:Net_1275\/main_1
Capture Clock  : \QuadDec_LEFT:Net_1275\/clock_0
Path slack     : 990807p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5683
-------------------------------------   ---- 
End-of-path arrival time (ps)           5683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  978997  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  978997  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  978997  RISE       1
\QuadDec_LEFT:Net_1275\/main_1                             macrocell69     2293   5683  990807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1275\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_1\/clock_0
Path slack     : 990838p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5652
-------------------------------------   ---- 
End-of-path arrival time (ps)           5652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/q   macrocell60   1250   1250  984769  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/main_1  macrocell64   4402   5652  990838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_0\/clock_0
Path slack     : 990838p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5652
-------------------------------------   ---- 
End-of-path arrival time (ps)           5652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/q   macrocell60   1250   1250  984769  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/main_1  macrocell65   4402   5652  990838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_1\/q
Path End       : \QuadDec_RIGHT:Net_1251\/main_5
Capture Clock  : \QuadDec_RIGHT:Net_1251\/clock_0
Path slack     : 990928p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5562
-------------------------------------   ---- 
End-of-path arrival time (ps)           5562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_1\/q  macrocell64   1250   1250  985283  RISE       1
\QuadDec_RIGHT:Net_1251\/main_5     macrocell52   4312   5562  990928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1260\/q
Path End       : \QuadDec_LEFT:Net_1251\/main_1
Capture Clock  : \QuadDec_LEFT:Net_1251\/clock_0
Path slack     : 991022p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5468
-------------------------------------   ---- 
End-of-path arrival time (ps)           5468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1260\/q       macrocell76   1250   1250  977497  RISE       1
\QuadDec_LEFT:Net_1251\/main_1  macrocell66   4218   5468  991022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_1\/q
Path End       : \QuadDec_RIGHT:Net_1260\/main_2
Capture Clock  : \QuadDec_RIGHT:Net_1260\/clock_0
Path slack     : 991095p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5395
-------------------------------------   ---- 
End-of-path arrival time (ps)           5395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_1\/q  macrocell64   1250   1250  985283  RISE       1
\QuadDec_RIGHT:Net_1260\/main_2     macrocell62   4145   5395  991095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1203\/q
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 991336p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5154
-------------------------------------   ---- 
End-of-path arrival time (ps)           5154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1203\/q                              macrocell73   1250   1250  972102  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell72   3904   5154  991336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:count_stored_i\/clock_0     macrocell72         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:error\/q
Path End       : \QuadDec_RIGHT:Net_1260\/main_1
Capture Clock  : \QuadDec_RIGHT:Net_1260\/clock_0
Path slack     : 991370p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5120
-------------------------------------   ---- 
End-of-path arrival time (ps)           5120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:error\/q  macrocell63   1250   1250  984669  RISE       1
\QuadDec_RIGHT:Net_1260\/main_1   macrocell62   3870   5120  991370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_0\/q
Path End       : \QuadDec_RIGHT:Net_1260\/main_3
Capture Clock  : \QuadDec_RIGHT:Net_1260\/clock_0
Path slack     : 991401p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5089
-------------------------------------   ---- 
End-of-path arrival time (ps)           5089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_0\/q  macrocell65   1250   1250  984809  RISE       1
\QuadDec_RIGHT:Net_1260\/main_3     macrocell62   3839   5089  991401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_LEFT:Net_1251\/main_3
Capture Clock  : \QuadDec_LEFT:Net_1251\/clock_0
Path slack     : 991523p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4967
-------------------------------------   ---- 
End-of-path arrival time (ps)           4967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_filt\/q  macrocell75   1250   1250  978480  RISE       1
\QuadDec_LEFT:Net_1251\/main_3         macrocell66   3717   4967  991523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_LEFT:Net_1203\/main_1
Capture Clock  : \QuadDec_LEFT:Net_1203\/clock_0
Path slack     : 991523p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4967
-------------------------------------   ---- 
End-of-path arrival time (ps)           4967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_filt\/q  macrocell75   1250   1250  978480  RISE       1
\QuadDec_LEFT:Net_1203\/main_1         macrocell73   3717   4967  991523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_RIGHT:bQuadDec:Stsreg\/clock
Path slack     : 991544p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7956
-------------------------------------   ---- 
End-of-path arrival time (ps)           7956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q                macrocell62    1250   1250  976169  RISE       1
\QuadDec_RIGHT:bQuadDec:Stsreg\/status_2  statusicell2   6706   7956  991544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:Stsreg\/clock                      statusicell2        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 991572p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4918
-------------------------------------   ---- 
End-of-path arrival time (ps)           4918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_delayed_0\/clock_0           macrocell46         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_delayed_0\/q       macrocell46   1250   1250  991572  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/main_0  macrocell47   3668   4918  991572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/clock_0           macrocell47         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0
Path slack     : 991572p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4918
-------------------------------------   ---- 
End-of-path arrival time (ps)           4918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_delayed_0\/clock_0           macrocell46         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_delayed_0\/q  macrocell46   1250   1250  991572  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/main_0  macrocell74   3668   4918  991572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 991574p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8426
-------------------------------------   ---- 
End-of-path arrival time (ps)           8426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q                             macrocell62    1250   1250  976169  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   7176   8426  991574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell1        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 991793p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7707
-------------------------------------   ---- 
End-of-path arrival time (ps)           7707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  974966  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  974966  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  974966  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    4207   7707  991793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell1        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0
Path slack     : 991800p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4690
-------------------------------------   ---- 
End-of-path arrival time (ps)           4690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_filt\/q       macrocell74   1250   1250  977380  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/main_3  macrocell74   3440   4690  991800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_1\/q
Path End       : \QuadDec_LEFT:Net_1260\/main_2
Capture Clock  : \QuadDec_LEFT:Net_1260\/clock_0
Path slack     : 991820p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_1\/q  macrocell78   1250   1250  978414  RISE       1
\QuadDec_LEFT:Net_1260\/main_2     macrocell76   3420   4670  991820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_1\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_1\/clock_0
Path slack     : 991820p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_1\/q       macrocell78   1250   1250  978414  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/main_4  macrocell78   3420   4670  991820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:error\/q
Path End       : \QuadDec_LEFT:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_LEFT:bQuadDec:error\/clock_0
Path slack     : 991822p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4668
-------------------------------------   ---- 
End-of-path arrival time (ps)           4668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:error\/q       macrocell77   1250   1250  978310  RISE       1
\QuadDec_LEFT:bQuadDec:error\/main_3  macrocell77   3418   4668  991822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:error\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_0\/clock_0
Path slack     : 991822p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4668
-------------------------------------   ---- 
End-of-path arrival time (ps)           4668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:error\/q         macrocell77   1250   1250  978310  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/main_3  macrocell79   3418   4668  991822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 991841p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0       macrocell108        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/q       macrocell108   1250   1250  991841  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_4  macrocell109   3399   4649  991841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0       macrocell109        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991841p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0       macrocell108        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/q    macrocell108   1250   1250  991841  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_4  macrocell110   3399   4649  991841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0          macrocell110        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 991906p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4584
-------------------------------------   ---- 
End-of-path arrival time (ps)           4584
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell7   1210   1210  991906  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_1             macrocell108   3374   4584  991906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0       macrocell108        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_1\/q
Path End       : \QuadDec_RIGHT:Net_1203\/main_3
Capture Clock  : \QuadDec_RIGHT:Net_1203\/clock_0
Path slack     : 991986p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4504
-------------------------------------   ---- 
End-of-path arrival time (ps)           4504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_1\/q  macrocell64   1250   1250  985283  RISE       1
\QuadDec_RIGHT:Net_1203\/main_3     macrocell59   3254   4504  991986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1203\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_1\/q
Path End       : \QuadDec_RIGHT:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_RIGHT:bQuadDec:error\/clock_0
Path slack     : 991986p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4504
-------------------------------------   ---- 
End-of-path arrival time (ps)           4504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_1\/q     macrocell64   1250   1250  985283  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/main_4  macrocell63   3254   4504  991986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:error\/q
Path End       : \QuadDec_RIGHT:Net_1203\/main_2
Capture Clock  : \QuadDec_RIGHT:Net_1203\/clock_0
Path slack     : 991988p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:error\/q  macrocell63   1250   1250  984669  RISE       1
\QuadDec_RIGHT:Net_1203\/main_2   macrocell59   3252   4502  991988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1203\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:error\/q
Path End       : \QuadDec_RIGHT:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_RIGHT:bQuadDec:error\/clock_0
Path slack     : 991988p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:error\/q       macrocell63   1250   1250  984669  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/main_3  macrocell63   3252   4502  991988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:error\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_1\/clock_0
Path slack     : 991990p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:error\/q         macrocell63   1250   1250  984669  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/main_3  macrocell64   3250   4500  991990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:error\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_0\/clock_0
Path slack     : 991990p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:error\/q         macrocell63   1250   1250  984669  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/main_3  macrocell65   3250   4500  991990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_5
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992029p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0       macrocell109        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/q       macrocell109   1250   1250  992029  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_5  macrocell108   3211   4461  992029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0       macrocell108        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992081p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4409
-------------------------------------   ---- 
End-of-path arrival time (ps)           4409
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell7   1210   1210  992081  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_2             macrocell108   3199   4409  992081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0       macrocell108        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992142p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/q       macrocell61   1250   1250  984514  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/main_3  macrocell61   3098   4348  992142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_0\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_1\/clock_0
Path slack     : 992161p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_0\/q       macrocell65   1250   1250  984809  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/main_5  macrocell64   3079   4329  992161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_0\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_0\/clock_0
Path slack     : 992161p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_0\/q       macrocell65   1250   1250  984809  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/main_5  macrocell65   3079   4329  992161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_0\/q
Path End       : \QuadDec_RIGHT:Net_1203\/main_4
Capture Clock  : \QuadDec_RIGHT:Net_1203\/clock_0
Path slack     : 992290p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_0\/q  macrocell65   1250   1250  984809  RISE       1
\QuadDec_RIGHT:Net_1203\/main_4     macrocell59   2950   4200  992290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1203\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_0\/q
Path End       : \QuadDec_RIGHT:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_RIGHT:bQuadDec:error\/clock_0
Path slack     : 992290p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_0\/q     macrocell65   1250   1250  984809  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/main_5  macrocell63   2950   4200  992290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_RIGHT:Net_1251\/main_3
Capture Clock  : \QuadDec_RIGHT:Net_1251\/clock_0
Path slack     : 992312p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/q  macrocell61   1250   1250  984514  RISE       1
\QuadDec_RIGHT:Net_1251\/main_3         macrocell52   2928   4178  992312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 992317p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_delayed_0\/clock_0           macrocell49         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_delayed_0\/q       macrocell49   1250   1250  992317  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/main_0  macrocell50   2923   4173  992317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/clock_0           macrocell50         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992317p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_delayed_0\/clock_0           macrocell49         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_delayed_0\/q  macrocell49   1250   1250  992317  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/main_0  macrocell75   2923   4173  992317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 992336p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\/clock_0          macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\/q       macrocell40   1250   1250  992336  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/main_0  macrocell41   2904   4154  992336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/clock_0          macrocell41         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992336p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\/clock_0          macrocell40         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\/q  macrocell40   1250   1250  992336  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/main_0  macrocell60   2904   4154  992336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1251\/q
Path End       : \QuadDec_RIGHT:Net_1251\/main_0
Capture Clock  : \QuadDec_RIGHT:Net_1251\/clock_0
Path slack     : 992437p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4053
-------------------------------------   ---- 
End-of-path arrival time (ps)           4053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1251\/q       macrocell52   1250   1250  984891  RISE       1
\QuadDec_RIGHT:Net_1251\/main_0  macrocell52   2803   4053  992437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_RIGHT:Net_1251\/main_2
Capture Clock  : \QuadDec_RIGHT:Net_1251\/clock_0
Path slack     : 992458p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4032
-------------------------------------   ---- 
End-of-path arrival time (ps)           4032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/q  macrocell60   1250   1250  984769  RISE       1
\QuadDec_RIGHT:Net_1251\/main_2         macrocell52   2782   4032  992458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992458p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4032
-------------------------------------   ---- 
End-of-path arrival time (ps)           4032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/q       macrocell60   1250   1250  984769  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/main_3  macrocell60   2782   4032  992458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992622p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0       macrocell108        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/q       macrocell108   1250   1250  991841  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_4  macrocell108   2618   3868  992622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0       macrocell108        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1203\/q
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 992629p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1203\/clock_0                           macrocell59         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1203\/q                              macrocell59   1250   1250  977220  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell58   2611   3861  992629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:count_stored_i\/clock_0    macrocell58         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992649p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell7   1210   1210  991906  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_1             macrocell109   2631   3841  992649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0       macrocell109        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992649p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell7   1210   1210  991906  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_1                macrocell110   2631   3841  992649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0          macrocell110        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992935p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\/clock_0          macrocell45         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\/q  macrocell45   1250   1250  992935  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/main_2  macrocell61   2305   3555  992935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 992936p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\/clock_0          macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\/q       macrocell43   1250   1250  992936  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/main_0  macrocell44   2304   3554  992936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/clock_0          macrocell44         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992936p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\/clock_0          macrocell43         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\/q  macrocell43   1250   1250  992936  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/main_0  macrocell61   2304   3554  992936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 992936p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/clock_0          macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/q       macrocell41   1250   1250  992936  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\/main_0  macrocell42   2304   3554  992936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\/clock_0          macrocell42         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992936p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/clock_0          macrocell41         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/q  macrocell41   1250   1250  992936  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/main_1  macrocell60   2304   3554  992936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:trig_disable\/q
Path End       : \Timer_Ultrasonic:TimerUDB:trig_disable\/main_4
Capture Clock  : \Timer_Ultrasonic:TimerUDB:trig_disable\/clock_0
Path slack     : 992939p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:trig_disable\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:trig_disable\/q       macrocell112   1250   1250  985789  RISE       1
\Timer_Ultrasonic:TimerUDB:trig_disable\/main_4  macrocell112   2301   3551  992939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:trig_disable\/clock_0           macrocell112        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 992939p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/clock_0          macrocell44         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/q       macrocell44   1250   1250  992939  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\/main_0  macrocell45   2301   3551  992939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\/clock_0          macrocell45         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992939p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/clock_0          macrocell44         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/q  macrocell44   1250   1250  992939  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/main_1  macrocell61   2301   3551  992939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_0\/q
Path End       : \QuadDec_LEFT:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_LEFT:bQuadDec:error\/clock_0
Path slack     : 992940p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_0\/q     macrocell79   1250   1250  981030  RISE       1
\QuadDec_LEFT:bQuadDec:error\/main_5  macrocell77   2300   3550  992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_0\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_0\/clock_0
Path slack     : 992940p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_0\/q       macrocell79   1250   1250  981030  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/main_5  macrocell79   2300   3550  992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992942p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\/clock_0          macrocell42         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\/q  macrocell42   1250   1250  992942  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/main_2  macrocell60   2298   3548  992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992942p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_delayed_2\/clock_0           macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_delayed_2\/q  macrocell51   1250   1250  992942  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/main_2  macrocell75   2298   3548  992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992943p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_delayed_2\/clock_0           macrocell48         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_delayed_2\/q  macrocell48   1250   1250  992943  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/main_2  macrocell74   2297   3547  992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_5
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992944p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0       macrocell109        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/q       macrocell109   1250   1250  992029  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_5  macrocell109   2296   3546  992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0       macrocell109        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992944p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0       macrocell109        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/q    macrocell109   1250   1250  992029  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_5  macrocell110   2296   3546  992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0          macrocell110        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 992945p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/clock_0           macrocell50         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/q       macrocell50   1250   1250  992945  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_delayed_2\/main_0  macrocell51   2295   3545  992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_delayed_2\/clock_0           macrocell51         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992945p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/clock_0           macrocell50         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/q  macrocell50   1250   1250  992945  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/main_1  macrocell75   2295   3545  992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1260\/q
Path End       : \QuadDec_LEFT:Net_1260\/main_0
Capture Clock  : \QuadDec_LEFT:Net_1260\/clock_0
Path slack     : 992949p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1260\/q       macrocell76   1250   1250  977497  RISE       1
\QuadDec_LEFT:Net_1260\/main_0  macrocell76   2291   3541  992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1260\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_1\/clock_0
Path slack     : 992949p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1260\/q               macrocell76   1250   1250  977497  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/main_0  macrocell78   2291   3541  992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 992950p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/clock_0           macrocell47         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/q       macrocell47   1250   1250  992950  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_delayed_2\/main_0  macrocell48   2290   3540  992950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_delayed_2\/clock_0           macrocell48         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992950p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/clock_0           macrocell47         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/q  macrocell47   1250   1250  992950  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/main_1  macrocell74   2290   3540  992950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992968p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3522
-------------------------------------   ---- 
End-of-path arrival time (ps)           3522
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell7   1210   1210  992081  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_2             macrocell109   2312   3522  992968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0       macrocell109        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992968p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3522
-------------------------------------   ---- 
End-of-path arrival time (ps)           3522
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell7   1210   1210  992081  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_2                macrocell110   2312   3522  992968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0          macrocell110        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1260\/q
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 993355p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6645
-------------------------------------   ---- 
End-of-path arrival time (ps)           6645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1260\/q                             macrocell76    1250   1250  977497  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   5395   6645  993355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell3        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:error\/q
Path End       : \QuadDec_RIGHT:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_RIGHT:bQuadDec:Stsreg\/clock
Path slack     : 994403p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5097
-------------------------------------   ---- 
End-of-path arrival time (ps)           5097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:error\/q          macrocell63    1250   1250  984669  RISE       1
\QuadDec_RIGHT:bQuadDec:Stsreg\/status_3  statusicell2   3847   5097  994403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:Stsreg\/clock                      statusicell2        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/q
Path End       : \Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/clock
Path slack     : 995359p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0          macrocell110        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/q         macrocell110   1250   1250  995359  RISE       1
\Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/status_1  statusicell9   2891   4141  995359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/clock            statusicell9        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_622/q
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/f0_load
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9977312p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3130
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19558
-------------------------------------   ----- 
End-of-path arrival time (ps)           19558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_622/clock_0                                            macrocell89         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_622/q                                                    macrocell89     1250   1250  9972372  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/main_1           macrocell16     3825   5075  9977312  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/q                macrocell16     3350   8425  9977312  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/f0_load  datapathcell8  11132  19558  9977312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock  datapathcell8       0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_622/q
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/f0_load
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 9977859p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3130
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19011
-------------------------------------   ----- 
End-of-path arrival time (ps)           19011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_622/clock_0                                            macrocell89         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_622/q                                                    macrocell89     1250   1250  9972372  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/main_1           macrocell16     3825   5075  9977312  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/q                macrocell16     3350   8425  9977312  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/f0_load  datapathcell7  10585  19011  9977859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/clock  datapathcell7       0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_622/q
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/f0_load
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 9978742p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3130
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18128
-------------------------------------   ----- 
End-of-path arrival time (ps)           18128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_622/clock_0                                            macrocell89         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_622/q                                                    macrocell89     1250   1250  9972372  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/main_1           macrocell16     3825   5075  9977312  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/q                macrocell16     3350   8425  9977312  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/f0_load  datapathcell5   9703  18128  9978742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_622/q
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/f0_load
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 9979289p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3130
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17581
-------------------------------------   ----- 
End-of-path arrival time (ps)           17581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_622/clock_0                                            macrocell89         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_622/q                                                    macrocell89     1250   1250  9972372  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/main_1           macrocell16     3825   5075  9977312  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/q                macrocell16     3350   8425  9977312  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/f0_load  datapathcell6   9156  17581  9979289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9981549p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17951
-------------------------------------   ----- 
End-of-path arrival time (ps)           17951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell5   1600   1600  9981549  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell6      0   1600  9981549  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell6   1280   2880  9981549  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell7      0   2880  9981549  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell7   1280   4160  9981549  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell8      0   4160  9981549  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell8   2270   6430  9981549  RISE       1
\Counter_Color_Sensor:CounterUDB:status_0\/main_0             macrocell18     2316   8746  9981549  RISE       1
\Counter_Color_Sensor:CounterUDB:status_0\/q                  macrocell18     3350  12096  9981549  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/status_0     statusicell5    5855  17951  9981549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock     statusicell5        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:count_stored_i\/q
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9983202p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10608
-------------------------------------   ----- 
End-of-path arrival time (ps)           10608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:count_stored_i\/clock_0   macrocell84         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:count_stored_i\/q             macrocell84     1250   1250  9974333  RISE       1
\Counter_Color_Sensor:CounterUDB:count_enable\/main_2          macrocell20     2314   3564  9974333  RISE       1
\Counter_Color_Sensor:CounterUDB:count_enable\/q               macrocell20     3350   6914  9974333  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell8   3694  10608  9983202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock  datapathcell8       0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:count_stored_i\/q
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 9983213p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10597
-------------------------------------   ----- 
End-of-path arrival time (ps)           10597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:count_stored_i\/clock_0   macrocell84         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:count_stored_i\/q             macrocell84     1250   1250  9974333  RISE       1
\Counter_Color_Sensor:CounterUDB:count_enable\/main_2          macrocell20     2314   3564  9974333  RISE       1
\Counter_Color_Sensor:CounterUDB:count_enable\/q               macrocell20     3350   6914  9974333  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell7   3683  10597  9983213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/clock  datapathcell7       0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_622/q
Path End       : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9983318p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16182
-------------------------------------   ----- 
End-of-path arrival time (ps)           16182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_622/clock_0                                            macrocell89         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT    slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -------  ----  ------
Net_622/q                                                  macrocell89    1250   1250  9972372  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/main_1         macrocell16    3825   5075  9977312  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/q              macrocell16    3350   8425  9977312  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/status_4  statusicell5   7757  16182  9983318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock     statusicell5        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:count_stored_i\/q
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 9984103p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9707
-------------------------------------   ---- 
End-of-path arrival time (ps)           9707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:count_stored_i\/clock_0   macrocell84         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:count_stored_i\/q             macrocell84     1250   1250  9974333  RISE       1
\Counter_Color_Sensor:CounterUDB:count_enable\/main_2          macrocell20     2314   3564  9974333  RISE       1
\Counter_Color_Sensor:CounterUDB:count_enable\/q               macrocell20     3350   6914  9974333  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell5   2793   9707  9984103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:count_stored_i\/q
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 9984110p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9700
-------------------------------------   ---- 
End-of-path arrival time (ps)           9700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:count_stored_i\/clock_0   macrocell84         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:count_stored_i\/q             macrocell84     1250   1250  9974333  RISE       1
\Counter_Color_Sensor:CounterUDB:count_enable\/main_2          macrocell20     2314   3564  9974333  RISE       1
\Counter_Color_Sensor:CounterUDB:count_enable\/q               macrocell20     3350   6914  9974333  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell6   2786   9700  9984110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9984715p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14785
-------------------------------------   ----- 
End-of-path arrival time (ps)           14785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell5   1240   1240  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell6      0   1240  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell6   1210   2450  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell7      0   2450  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell7   1210   3660  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell8      0   3660  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell8   2270   5930  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:overflow_status\/main_0      macrocell19     3203   9133  9984715  RISE       1
\Counter_Color_Sensor:CounterUDB:overflow_status\/q           macrocell19     3350  12483  9984715  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/status_2     statusicell5    2303  14785  9984715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock     statusicell5        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9986691p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12809
-------------------------------------   ----- 
End-of-path arrival time (ps)           12809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  9984542  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  9984542  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  9984542  RISE       1
\PWM_Color_Sensor:PWMUDB:status_2\/main_1          macrocell21      3646   7146  9986691  RISE       1
\PWM_Color_Sensor:PWMUDB:status_2\/q               macrocell21      3350  10496  9986691  RISE       1
\PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/status_2  statusicell6     2313  12809  9986691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/clock             statusicell6        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_Color_Sensor:CounterUDB:disable_run_i\/main_2
Capture Clock  : \Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0
Path slack     : 9987357p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9133
-------------------------------------   ---- 
End-of-path arrival time (ps)           9133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell5   1240   1240  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell6      0   1240  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell6   1210   2450  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell7      0   2450  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell7   1210   3660  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell8      0   3660  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell8   2270   5930  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/main_2        macrocell81     3203   9133  9987357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0    macrocell81         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \Counter_Color_Sensor:CounterUDB:prevCompare\/main_0
Capture Clock  : \Counter_Color_Sensor:CounterUDB:prevCompare\/clock_0
Path slack     : 9987744p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8746
-------------------------------------   ---- 
End-of-path arrival time (ps)           8746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell5   1600   1600  9981549  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell6      0   1600  9981549  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell6   1280   2880  9981549  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell7      0   2880  9981549  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell7   1280   4160  9981549  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell8      0   4160  9981549  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell8   2270   6430  9981549  RISE       1
\Counter_Color_Sensor:CounterUDB:prevCompare\/main_0          macrocell83     2316   8746  9987744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:prevCompare\/clock_0      macrocell83         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9987842p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6098
-------------------------------------   ---- 
End-of-path arrival time (ps)           6098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  9984542  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  9984542  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  9984542  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    2598   6098  9987842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9987842p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6098
-------------------------------------   ---- 
End-of-path arrival time (ps)           6098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  9984542  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  9984542  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  9984542  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell10   2598   6098  9987842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell10      0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_Color_Sensor:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Counter_Color_Sensor:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 9988257p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8233
-------------------------------------   ---- 
End-of-path arrival time (ps)           8233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell5   1240   1240  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell6      0   1240  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell6   1210   2450  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell7      0   2450  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell7   1210   3660  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell8      0   3660  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell8   2270   5930  9967394  RISE       1
\Counter_Color_Sensor:CounterUDB:overflow_reg_i\/main_0       macrocell82     2303   8233  9988257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:overflow_reg_i\/clock_0   macrocell82         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:runmode_enable\/q
Path End       : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9989007p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4933
-------------------------------------   ---- 
End-of-path arrival time (ps)           4933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:runmode_enable\/q         macrocell85      1250   1250  9985707  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell10   3683   4933  9989007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell10      0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:runmode_enable\/q
Path End       : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9989007p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4933
-------------------------------------   ---- 
End-of-path arrival time (ps)           4933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:runmode_enable\/q         macrocell85     1250   1250  9985707  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell9   3683   4933  9989007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9989089p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10411
-------------------------------------   ----- 
End-of-path arrival time (ps)           10411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/z0       datapathcell5    760    760  9989089  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell6      0    760  9989089  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/z0       datapathcell6   1210   1970  9989089  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell7      0   1970  9989089  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/z0       datapathcell7   1210   3180  9989089  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell8      0   3180  9989089  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell8   2740   5920  9989089  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/status_1    statusicell5    4491  10411  9989089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock     statusicell5        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Color_Sensor:PWMUDB:runmode_enable\/main_2
Capture Clock  : \PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0
Path slack     : 9989343p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7147
-------------------------------------   ---- 
End-of-path arrival time (ps)           7147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell9     760    760  9984542  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell10      0    760  9984542  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell10   2740   3500  9984542  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/main_2  macrocell85      3647   7147  9989343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Color_Sensor:PWMUDB:trig_disable\/main_2
Capture Clock  : \PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0
Path slack     : 9989343p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7147
-------------------------------------   ---- 
End-of-path arrival time (ps)           7147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell9     760    760  9984542  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell10      0    760  9984542  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell10   2740   3500  9984542  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/main_2    macrocell86      3647   7147  9989343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0             macrocell86         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Color_Sensor:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:prevCompare1\/clock_0
Path slack     : 9989679p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6811
-------------------------------------   ---- 
End-of-path arrival time (ps)           6811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1520   1520  9989679  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1520  9989679  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   2230   3750  9989679  RISE       1
\PWM_Color_Sensor:PWMUDB:prevCompare1\/main_0     macrocell87      3061   6811  9989679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:prevCompare1\/clock_0             macrocell87         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Color_Sensor:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Color_Sensor:PWMUDB:status_0\/clock_0
Path slack     : 9989692p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6798
-------------------------------------   ---- 
End-of-path arrival time (ps)           6798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1520   1520  9989679  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1520  9989679  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   2230   3750  9989679  RISE       1
\PWM_Color_Sensor:PWMUDB:status_0\/main_1         macrocell88      3048   6798  9989692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:status_0\/clock_0                 macrocell88         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_622/main_1
Capture Clock  : Net_622/clock_0
Path slack     : 9989692p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6798
-------------------------------------   ---- 
End-of-path arrival time (ps)           6798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1520   1520  9989679  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1520  9989679  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   2230   3750  9989679  RISE       1
Net_622/main_1                                    macrocell89      3048   6798  9989692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_622/clock_0                                            macrocell89         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_622/q
Path End       : \Counter_Color_Sensor:CounterUDB:prevCapture\/main_0
Capture Clock  : \Counter_Color_Sensor:CounterUDB:prevCapture\/clock_0
Path slack     : 9991434p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5056
-------------------------------------   ---- 
End-of-path arrival time (ps)           5056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_622/clock_0                                            macrocell89         0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
Net_622/q                                             macrocell89   1250   1250  9972372  RISE       1
\Counter_Color_Sensor:CounterUDB:prevCapture\/main_0  macrocell80   3806   5056  9991434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:prevCapture\/clock_0      macrocell80         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:overflow_reg_i\/q
Path End       : \Counter_Color_Sensor:CounterUDB:disable_run_i\/main_3
Capture Clock  : \Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0
Path slack     : 9992315p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:overflow_reg_i\/clock_0   macrocell82         0      0  RISE       1

Data path
pin name                                                model name   delay     AT    slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:overflow_reg_i\/q      macrocell82   1250   1250  9989672  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/main_3  macrocell81   2925   4175  9992315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0    macrocell81         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:runmode_enable\/q
Path End       : \PWM_Color_Sensor:PWMUDB:runmode_enable\/main_1
Capture Clock  : \PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992640p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:runmode_enable\/q       macrocell85   1250   1250  9985707  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/main_1  macrocell85   2600   3850  9992640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:runmode_enable\/q
Path End       : \PWM_Color_Sensor:PWMUDB:trig_disable\/main_1
Capture Clock  : \PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0
Path slack     : 9992640p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:runmode_enable\/q     macrocell85   1250   1250  9985707  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/main_1  macrocell86   2600   3850  9992640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0             macrocell86         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:runmode_enable\/q
Path End       : Net_622/main_0
Capture Clock  : Net_622/clock_0
Path slack     : 9992640p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:runmode_enable\/q  macrocell85   1250   1250  9985707  RISE       1
Net_622/main_0                              macrocell89   2600   3850  9992640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_622/clock_0                                            macrocell89         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:prevCompare1\/q
Path End       : \PWM_Color_Sensor:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:status_0\/clock_0
Path slack     : 9992926p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:prevCompare1\/clock_0             macrocell87         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:prevCompare1\/q   macrocell87   1250   1250  9992926  RISE       1
\PWM_Color_Sensor:PWMUDB:status_0\/main_0  macrocell88   2314   3564  9992926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:status_0\/clock_0                 macrocell88         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:trig_disable\/q
Path End       : \PWM_Color_Sensor:PWMUDB:runmode_enable\/main_3
Capture Clock  : \PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992934p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0             macrocell86         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:trig_disable\/q         macrocell86   1250   1250  9992934  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/main_3  macrocell85   2306   3556  9992934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:trig_disable\/q
Path End       : \PWM_Color_Sensor:PWMUDB:trig_disable\/main_3
Capture Clock  : \PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0
Path slack     : 9992934p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0             macrocell86         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:trig_disable\/q       macrocell86   1250   1250  9992934  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/main_3  macrocell86   2306   3556  9992934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0             macrocell86         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:disable_run_i\/q
Path End       : \Counter_Color_Sensor:CounterUDB:disable_run_i\/main_1
Capture Clock  : \Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0
Path slack     : 9992941p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0    macrocell81         0      0  RISE       1

Data path
pin name                                                model name   delay     AT    slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:disable_run_i\/q       macrocell81   1250   1250  9974348  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/main_1  macrocell81   2299   3549  9992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0    macrocell81         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Color_Sensor:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992956p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:genblk1:ctrlreg\/clock            controlcell4        0      0  RISE       1

Data path
pin name                                             model name    delay     AT    slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  9992956  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/main_0      macrocell85    2324   3534  9992956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Color_Sensor:PWMUDB:trig_disable\/main_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0
Path slack     : 9992956p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:genblk1:ctrlreg\/clock            controlcell4        0      0  RISE       1

Data path
pin name                                             model name    delay     AT    slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  9992956  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/main_0        macrocell86    2324   3534  9992956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0             macrocell86         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:status_0\/q
Path End       : \PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995937p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:status_0\/clock_0                 macrocell88         0      0  RISE       1

Data path
pin name                                           model name    delay     AT    slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:status_0\/q               macrocell88    1250   1250  9995937  RISE       1
\PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/status_0  statusicell6   2313   3563  9995937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/clock             statusicell6        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 13021373p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -5360
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14933
-------------------------------------   ----- 
End-of-path arrival time (ps)           14933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q            macrocell98   1250   1250  13021373  RISE       1
\UART_1:BUART:rx_counter_load\/main_2  macrocell26   5543   6793  13021373  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell26   3350  10143  13021373  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    4791  14933  13021373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13022533p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6190
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12943
-------------------------------------   ----- 
End-of-path arrival time (ps)           12943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell12    190    190  13022533  RISE       1
\UART_1:BUART:counter_load_not\/main_2           macrocell23      5030   5220  13022533  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell23      3350   8570  13022533  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell12   4374  12943  13022533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 13024438p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16729
-------------------------------------   ----- 
End-of-path arrival time (ps)           16729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell11   3580   3580  13024438  RISE       1
\UART_1:BUART:tx_status_0\/main_3                 macrocell24      7473  11053  13024438  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell24      3350  14403  13024438  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell7     2325  16729  13024438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell7        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13027103p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11053
-------------------------------------   ----- 
End-of-path arrival time (ps)           11053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell11   3580   3580  13024438  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell92      7473  11053  13027103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13028296p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7360
-------------------------------------   ---- 
End-of-path arrival time (ps)           7360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell92      1250   1250  13022651  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell11   6110   7360  13028296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell11      0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 13028364p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12802
-------------------------------------   ----- 
End-of-path arrival time (ps)           12802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell13      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell13   3580   3580  13028364  RISE       1
\UART_1:BUART:rx_status_4\/main_1                 macrocell28      2244   5824  13028364  RISE       1
\UART_1:BUART:rx_status_4\/q                      macrocell28      3350   9174  13028364  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4                 statusicell8     3628  12802  13028364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell8        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028558p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7099
-------------------------------------   ---- 
End-of-path arrival time (ps)           7099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q                macrocell96      1250   1250  13022136  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell13   5849   7099  13028558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell13      0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029410p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6247
-------------------------------------   ---- 
End-of-path arrival time (ps)           6247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell95         0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q         macrocell95      1250   1250  13021922  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell13   4997   6247  13029410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell13      0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030292p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5365
-------------------------------------   ---- 
End-of-path arrival time (ps)           5365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell91      1250   1250  13024214  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell11   4115   5365  13030292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell11      0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13030642p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7515
-------------------------------------   ---- 
End-of-path arrival time (ps)           7515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell100   1250   1250  13030642  RISE       1
\UART_1:BUART:rx_state_3\/main_2   macrocell98    6265   7515  13030642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13030642p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7515
-------------------------------------   ---- 
End-of-path arrival time (ps)           7515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell100   1250   1250  13030642  RISE       1
\UART_1:BUART:rx_state_2\/main_3   macrocell99    6265   7515  13030642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13030791p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7366
-------------------------------------   ---- 
End-of-path arrival time (ps)           7366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell92   1250   1250  13022651  RISE       1
\UART_1:BUART:txn\/main_2    macrocell90   6116   7366  13030791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell90         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031102p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT     slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell12    190    190  13022533  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell11   4364   4554  13031102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell11      0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13031326p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6831
-------------------------------------   ---- 
End-of-path arrival time (ps)           6831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell93   1250   1250  13022994  RISE       1
\UART_1:BUART:txn\/main_4    macrocell90   5581   6831  13031326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell90         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13031364p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6793
-------------------------------------   ---- 
End-of-path arrival time (ps)           6793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell98   1250   1250  13021373  RISE       1
\UART_1:BUART:rx_state_3\/main_3  macrocell98   5543   6793  13031364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13031364p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6793
-------------------------------------   ---- 
End-of-path arrival time (ps)           6793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell98   1250   1250  13021373  RISE       1
\UART_1:BUART:rx_state_2\/main_4  macrocell99   5543   6793  13031364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031364p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6793
-------------------------------------   ---- 
End-of-path arrival time (ps)           6793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q               macrocell98    1250   1250  13021373  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_2  macrocell101   5543   6793  13031364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13031399p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6757
-------------------------------------   ---- 
End-of-path arrival time (ps)           6757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell95   1250   1250  13021922  RISE       1
\UART_1:BUART:rx_state_0\/main_1    macrocell96   5507   6757  13031399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13031399p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6757
-------------------------------------   ---- 
End-of-path arrival time (ps)           6757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell95   1250   1250  13021922  RISE       1
\UART_1:BUART:rx_load_fifo\/main_0  macrocell97   5507   6757  13031399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13031399p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6757
-------------------------------------   ---- 
End-of-path arrival time (ps)           6757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell95         0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell95    1250   1250  13021922  RISE       1
\UART_1:BUART:rx_status_3\/main_1   macrocell104   5507   6757  13031399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13031486p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6671
-------------------------------------   ---- 
End-of-path arrival time (ps)           6671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell11      0      0  RISE       1

Data path
pin name                                 model name      delay     AT     slack  edge  Fanout
---------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell11   4370   4370  13031486  RISE       1
\UART_1:BUART:txn\/main_3                macrocell90      2301   6671  13031486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell90         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13031785p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6372
-------------------------------------   ---- 
End-of-path arrival time (ps)           6372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell96   1250   1250  13022136  RISE       1
\UART_1:BUART:rx_state_0\/main_2  macrocell96   5122   6372  13031785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13031785p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6372
-------------------------------------   ---- 
End-of-path arrival time (ps)           6372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q         macrocell96   1250   1250  13022136  RISE       1
\UART_1:BUART:rx_load_fifo\/main_1  macrocell97   5122   6372  13031785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13031785p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6372
-------------------------------------   ---- 
End-of-path arrival time (ps)           6372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q        macrocell96    1250   1250  13022136  RISE       1
\UART_1:BUART:rx_status_3\/main_2  macrocell104   5122   6372  13031785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13031827p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6330
-------------------------------------   ---- 
End-of-path arrival time (ps)           6330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell98   1250   1250  13021373  RISE       1
\UART_1:BUART:rx_state_0\/main_4  macrocell96   5080   6330  13031827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13031827p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6330
-------------------------------------   ---- 
End-of-path arrival time (ps)           6330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q         macrocell98   1250   1250  13021373  RISE       1
\UART_1:BUART:rx_load_fifo\/main_3  macrocell97   5080   6330  13031827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13031827p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6330
-------------------------------------   ---- 
End-of-path arrival time (ps)           6330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q        macrocell98    1250   1250  13021373  RISE       1
\UART_1:BUART:rx_status_3\/main_4  macrocell104   5080   6330  13031827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13031893p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6264
-------------------------------------   ---- 
End-of-path arrival time (ps)           6264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031893  RISE       1
\UART_1:BUART:rx_state_0\/main_6         macrocell96   4324   6264  13031893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13031893p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6264
-------------------------------------   ---- 
End-of-path arrival time (ps)           6264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031893  RISE       1
\UART_1:BUART:rx_load_fifo\/main_5       macrocell97   4324   6264  13031893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13031913p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6244
-------------------------------------   ---- 
End-of-path arrival time (ps)           6244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell95   1250   1250  13021922  RISE       1
\UART_1:BUART:rx_state_3\/main_0    macrocell98   4994   6244  13031913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13031913p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6244
-------------------------------------   ---- 
End-of-path arrival time (ps)           6244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell95   1250   1250  13021922  RISE       1
\UART_1:BUART:rx_state_2\/main_1    macrocell99   4994   6244  13031913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031913p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6244
-------------------------------------   ---- 
End-of-path arrival time (ps)           6244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell95         0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q        macrocell95    1250   1250  13021922  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_0  macrocell101   4994   6244  13031913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13031947p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6209
-------------------------------------   ---- 
End-of-path arrival time (ps)           6209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031893  RISE       1
\UART_1:BUART:rx_state_3\/main_5         macrocell98   4269   6209  13031947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13031947p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6209
-------------------------------------   ---- 
End-of-path arrival time (ps)           6209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031893  RISE       1
\UART_1:BUART:rx_state_2\/main_6         macrocell99   4269   6209  13031947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13032011p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6145
-------------------------------------   ---- 
End-of-path arrival time (ps)           6145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell94         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell94   1250   1250  13032011  RISE       1
\UART_1:BUART:txn\/main_6   macrocell90   4895   6145  13032011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell90         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13032012p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6145
-------------------------------------   ---- 
End-of-path arrival time (ps)           6145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT     slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell12    190    190  13022533  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell92      5955   6145  13032012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 13032012p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6145
-------------------------------------   ---- 
End-of-path arrival time (ps)           6145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT     slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell12    190    190  13022533  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell94      5955   6145  13032012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell94         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13032127p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6030
-------------------------------------   ---- 
End-of-path arrival time (ps)           6030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell96   1250   1250  13022136  RISE       1
\UART_1:BUART:rx_state_3\/main_1  macrocell98   4780   6030  13032127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13032127p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6030
-------------------------------------   ---- 
End-of-path arrival time (ps)           6030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell96   1250   1250  13022136  RISE       1
\UART_1:BUART:rx_state_2\/main_2  macrocell99   4780   6030  13032127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032127p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6030
-------------------------------------   ---- 
End-of-path arrival time (ps)           6030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q               macrocell96    1250   1250  13022136  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_1  macrocell101   4780   6030  13032127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13032157p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q          macrocell100     1250   1250  13030642  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell13   2250   3500  13032157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell13      0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13032339p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5818
-------------------------------------   ---- 
End-of-path arrival time (ps)           5818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032339  RISE       1
\UART_1:BUART:rx_state_3\/main_7         macrocell98   3878   5818  13032339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13032339p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5818
-------------------------------------   ---- 
End-of-path arrival time (ps)           5818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032339  RISE       1
\UART_1:BUART:rx_state_2\/main_8         macrocell99   3878   5818  13032339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13032470p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5687
-------------------------------------   ---- 
End-of-path arrival time (ps)           5687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032470  RISE       1
\UART_1:BUART:rx_state_3\/main_6         macrocell98   3747   5687  13032470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13032470p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5687
-------------------------------------   ---- 
End-of-path arrival time (ps)           5687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032470  RISE       1
\UART_1:BUART:rx_state_2\/main_7         macrocell99   3747   5687  13032470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13032662p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell90         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:txn\/q       macrocell90   1250   1250  13032662  RISE       1
\UART_1:BUART:txn\/main_0  macrocell90   4245   5495  13032662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell90         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13032787p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5369
-------------------------------------   ---- 
End-of-path arrival time (ps)           5369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell91   1250   1250  13024214  RISE       1
\UART_1:BUART:txn\/main_1    macrocell90   4119   5369  13032787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell90         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13032792p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell100   1250   1250  13030642  RISE       1
\UART_1:BUART:rx_state_0\/main_3   macrocell96    4114   5364  13032792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13032792p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q   macrocell100   1250   1250  13030642  RISE       1
\UART_1:BUART:rx_load_fifo\/main_2  macrocell97    4114   5364  13032792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13032792p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell100   1250   1250  13030642  RISE       1
\UART_1:BUART:rx_status_3\/main_3  macrocell104   4114   5364  13032792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13032937p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5220
-------------------------------------   ---- 
End-of-path arrival time (ps)           5220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT     slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell12    190    190  13022533  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell91      5030   5220  13032937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13032937p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5220
-------------------------------------   ---- 
End-of-path arrival time (ps)           5220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT     slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell12    190    190  13022533  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell93      5030   5220  13032937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13033055p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5102
-------------------------------------   ---- 
End-of-path arrival time (ps)           5102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell92   1250   1250  13022651  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell91   3852   5102  13033055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13033055p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5102
-------------------------------------   ---- 
End-of-path arrival time (ps)           5102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell92   1250   1250  13022651  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell93   3852   5102  13033055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13033095p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5061
-------------------------------------   ---- 
End-of-path arrival time (ps)           5061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032339  RISE       1
\UART_1:BUART:rx_state_0\/main_8         macrocell96   3121   5061  13033095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13033095p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5061
-------------------------------------   ---- 
End-of-path arrival time (ps)           5061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032339  RISE       1
\UART_1:BUART:rx_load_fifo\/main_7       macrocell97   3121   5061  13033095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13033199p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell93   1250   1250  13022994  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell92   3707   4957  13033199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 13033199p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell93   1250   1250  13022994  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell94   3707   4957  13033199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell94         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13033346p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT     slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell12    190    190  13033346  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell91      4621   4811  13033346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13033346p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT     slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell12    190    190  13033346  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell93      4621   4811  13033346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13033392p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032470  RISE       1
\UART_1:BUART:rx_state_0\/main_7         macrocell96   2824   4764  13033392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13033392p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032470  RISE       1
\UART_1:BUART:rx_load_fifo\/main_6       macrocell97   2824   4764  13033392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13033398p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell93   1250   1250  13022994  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell91   3508   4758  13033398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13033398p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell93   1250   1250  13022994  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell93   3508   4758  13033398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13033675p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell94         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell94   1250   1250  13032011  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell91   3232   4482  13033675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13033675p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell94         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell94   1250   1250  13032011  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell93   3232   4482  13033675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13033694p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4462
-------------------------------------   ---- 
End-of-path arrival time (ps)           4462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell99   1250   1250  13024625  RISE       1
\UART_1:BUART:rx_state_0\/main_5  macrocell96   3212   4462  13033694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13033694p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4462
-------------------------------------   ---- 
End-of-path arrival time (ps)           4462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q         macrocell99   1250   1250  13024625  RISE       1
\UART_1:BUART:rx_load_fifo\/main_4  macrocell97   3212   4462  13033694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13033694p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4462
-------------------------------------   ---- 
End-of-path arrival time (ps)           4462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q        macrocell99    1250   1250  13024625  RISE       1
\UART_1:BUART:rx_status_3\/main_5  macrocell104   3212   4462  13033694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13033699p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell91   1250   1250  13024214  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell92   3208   4458  13033699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 13033699p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell91   1250   1250  13024214  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell94   3208   4458  13033699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell94         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13033758p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4399
-------------------------------------   ---- 
End-of-path arrival time (ps)           4399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell103        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell103   1250   1250  13029104  RISE       1
\UART_1:BUART:rx_state_0\/main_10  macrocell96    3149   4399  13033758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13033758p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4399
-------------------------------------   ---- 
End-of-path arrival time (ps)           4399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell103        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell103   1250   1250  13029104  RISE       1
\UART_1:BUART:rx_status_3\/main_7  macrocell104   3149   4399  13033758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13033768p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4389
-------------------------------------   ---- 
End-of-path arrival time (ps)           4389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell102        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_1\/q      macrocell102   1250   1250  13029111  RISE       1
\UART_1:BUART:rx_state_0\/main_9  macrocell96    3139   4389  13033768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13033768p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4389
-------------------------------------   ---- 
End-of-path arrival time (ps)           4389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell102        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell102   1250   1250  13029111  RISE       1
\UART_1:BUART:rx_status_3\/main_6  macrocell104   3139   4389  13033768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033955p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  13033955  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_2   macrocell100   2262   4202  13033955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033968p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4189
-------------------------------------   ---- 
End-of-path arrival time (ps)           4189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  13033968  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_1   macrocell100   2249   4189  13033968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_1\/main_2
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 13033968p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4189
-------------------------------------   ---- 
End-of-path arrival time (ps)           4189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  13033968  RISE       1
\UART_1:BUART:pollcount_1\/main_2        macrocell102   2249   4189  13033968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_0\/main_2
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 13033968p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4189
-------------------------------------   ---- 
End-of-path arrival time (ps)           4189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  13033968  RISE       1
\UART_1:BUART:pollcount_0\/main_2        macrocell103   2249   4189  13033968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell103        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033971p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  13033971  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_0   macrocell100   2246   4186  13033971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_1\/main_1
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 13033971p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  13033971  RISE       1
\UART_1:BUART:pollcount_1\/main_1        macrocell102   2246   4186  13033971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_0\/main_1
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 13033971p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  13033971  RISE       1
\UART_1:BUART:pollcount_0\/main_1        macrocell103   2246   4186  13033971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell103        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13033993p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell105        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_last\/q          macrocell105   1250   1250  13033993  RISE       1
\UART_1:BUART:rx_state_2\/main_9  macrocell99    2913   4163  13033993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034228p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3130
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4309
-------------------------------------   ---- 
End-of-path arrival time (ps)           4309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1

Data path
pin name                                 model name      delay     AT     slack  edge  Fanout
---------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_load_fifo\/q            macrocell97      1250   1250  13029864  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell13   3059   4309  13034228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell13      0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13034596p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell94         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell94   1250   1250  13032011  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell92   2311   3561  13034596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13034616p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell99   1250   1250  13024625  RISE       1
\UART_1:BUART:rx_state_3\/main_4  macrocell98   2291   3541  13034616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13034616p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell99   1250   1250  13024625  RISE       1
\UART_1:BUART:rx_state_2\/main_5  macrocell99   2291   3541  13034616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034616p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q               macrocell99    1250   1250  13024625  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_3  macrocell101   2291   3541  13034616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13034617p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell92   1250   1250  13022651  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell92   2290   3540  13034617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 13034617p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell92   1250   1250  13022651  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell94   2290   3540  13034617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell94         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13034618p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell91   1250   1250  13024214  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell91   2289   3539  13034618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13034618p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell91   1250   1250  13024214  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell93   2289   3539  13034618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_1\/main_4
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 13034661p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3496
-------------------------------------   ---- 
End-of-path arrival time (ps)           3496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell103        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell103   1250   1250  13029104  RISE       1
\UART_1:BUART:pollcount_1\/main_4  macrocell102   2246   3496  13034661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_0\/main_3
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 13034661p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3496
-------------------------------------   ---- 
End-of-path arrival time (ps)           3496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell103        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell103   1250   1250  13029104  RISE       1
\UART_1:BUART:pollcount_0\/main_3  macrocell103   2246   3496  13034661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell103        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:pollcount_1\/main_3
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 13034667p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell102        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell102   1250   1250  13029111  RISE       1
\UART_1:BUART:pollcount_1\/main_3  macrocell102   2239   3489  13034667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13034838p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3319
-------------------------------------   ---- 
End-of-path arrival time (ps)           3319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT     slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell12    190    190  13033346  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell90      3129   3319  13034838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell90         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_status_3\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 13036989p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell104        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_status_3\/q       macrocell104   1250   1250  13036989  RISE       1
\UART_1:BUART:sRX:RxSts\/status_3  statusicell8   2928   4178  13036989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell8        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19981465p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 19995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14305
-------------------------------------   ----- 
End-of-path arrival time (ps)           14305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/clock_0          macrocell121        0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/q         macrocell121     1250   1250  19981465  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell16   7925   9175  19981465  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell16   5130  14305  19981465  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell17      0  14305  19981465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/clock             datapathcell17      0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Gripper:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19983332p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16168
-------------------------------------   ----- 
End-of-path arrival time (ps)           16168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/clock_0          macrocell121        0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/q         macrocell121    1250   1250  19981465  RISE       1
\PWM_Servo_Gripper:PWMUDB:status_2\/main_0          macrocell35     7917   9167  19983332  RISE       1
\PWM_Servo_Gripper:PWMUDB:status_2\/q               macrocell35     3350  12517  19983332  RISE       1
\PWM_Servo_Gripper:PWMUDB:genblk8:stsreg\/status_2  statusicell10   3651  16168  19983332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:genblk8:stsreg\/clock            statusicell10       0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19983863p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15637
-------------------------------------   ----- 
End-of-path arrival time (ps)           15637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell18    760    760  19983863  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell19      0    760  19983863  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell19   2740   3500  19983863  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:status_2\/main_1          macrocell36      3102   6602  19983863  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:status_2\/q               macrocell36      3350   9952  19983863  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/status_2  statusicell11    5684  15637  19983863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/clock        statusicell11       0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19984046p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 19995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11724
-------------------------------------   ----- 
End-of-path arrival time (ps)           11724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell20      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell20    760    760  19984046  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell21      0    760  19984046  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell21   2740   3500  19984046  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell20   3094   6594  19984046  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell20   5130  11724  19984046  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell21      0  11724  19984046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell21      0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19984149p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 19995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11621
-------------------------------------   ----- 
End-of-path arrival time (ps)           11621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell22    760    760  19984149  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell23      0    760  19984149  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell23   2740   3500  19984149  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell22   2991   6491  19984149  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell22   5130  11621  19984149  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell23      0  11621  19984149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/clock               datapathcell23      0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19984179p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 19995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11591
-------------------------------------   ----- 
End-of-path arrival time (ps)           11591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell18    760    760  19983863  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell19      0    760  19983863  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell19   2740   3500  19983863  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell18   2961   6461  19984179  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell18   5130  11591  19984179  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell19      0  11591  19984179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/clock         datapathcell19      0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19984763p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9177
-------------------------------------   ---- 
End-of-path arrival time (ps)           9177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/clock_0          macrocell121        0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/q         macrocell121     1250   1250  19981465  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell17   7927   9177  19984763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/clock             datapathcell17      0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 19984765p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9175
-------------------------------------   ---- 
End-of-path arrival time (ps)           9175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/clock_0          macrocell121        0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/q         macrocell121     1250   1250  19981465  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell16   7925   9175  19984765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell16      0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Lifter:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19987214p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12286
-------------------------------------   ----- 
End-of-path arrival time (ps)           12286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell20      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell20    760    760  19984046  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell21      0    760  19984046  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell21   2740   3500  19984046  RISE       1
\PWM_Servo_Lifter:PWMUDB:status_2\/main_1          macrocell37      3116   6616  19987214  RISE       1
\PWM_Servo_Lifter:PWMUDB:status_2\/q               macrocell37      3350   9966  19987214  RISE       1
\PWM_Servo_Lifter:PWMUDB:genblk8:stsreg\/status_2  statusicell12    2320  12286  19987214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:genblk8:stsreg\/clock             statusicell12       0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:runmode_enable\/q
Path End       : Net_1157/main_0
Capture Clock  : Net_1157/clock_0
Path slack     : 19987323p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9167
-------------------------------------   ---- 
End-of-path arrival time (ps)           9167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/clock_0          macrocell121        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/q  macrocell121   1250   1250  19981465  RISE       1
Net_1157/main_0                              macrocell124   7917   9167  19987323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1157/clock_0                                           macrocell124        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 19987346p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6594
-------------------------------------   ---- 
End-of-path arrival time (ps)           6594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell20      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell20    760    760  19984046  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell21      0    760  19984046  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell21   2740   3500  19984046  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell20   3094   6594  19987346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell20      0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19987352p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6588
-------------------------------------   ---- 
End-of-path arrival time (ps)           6588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell18    760    760  19983863  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell19      0    760  19983863  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell19   2740   3500  19983863  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell19   3088   6588  19987352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/clock         datapathcell19      0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19987449p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6491
-------------------------------------   ---- 
End-of-path arrival time (ps)           6491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell22    760    760  19984149  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell23      0    760  19984149  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell23   2740   3500  19984149  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell23   2991   6491  19987449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/clock               datapathcell23      0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 19987449p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6491
-------------------------------------   ---- 
End-of-path arrival time (ps)           6491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell22    760    760  19984149  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell23      0    760  19984149  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell23   2740   3500  19984149  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell22   2991   6491  19987449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 19987479p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6461
-------------------------------------   ---- 
End-of-path arrival time (ps)           6461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell18    760    760  19983863  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell19      0    760  19983863  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell19   2740   3500  19983863  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell18   2961   6461  19987479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19987488p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6452
-------------------------------------   ---- 
End-of-path arrival time (ps)           6452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell20      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell20    760    760  19984046  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell21      0    760  19984046  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell21   2740   3500  19984046  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell21   2952   6452  19987488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell21      0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 19987536p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6404
-------------------------------------   ---- 
End-of-path arrival time (ps)           6404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell16    760    760  19984236  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell17      0    760  19984236  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell17   2740   3500  19984236  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell16   2904   6404  19987536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell16      0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19987537p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell16    760    760  19984236  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell17      0    760  19984236  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell17   2740   3500  19984236  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell17   2903   6403  19987537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/clock             datapathcell17      0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19987548p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11952
-------------------------------------   ----- 
End-of-path arrival time (ps)           11952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell22    760    760  19984149  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell23      0    760  19984149  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell23   2740   3500  19984149  RISE       1
\PWM_Servo_Trunk:PWMUDB:status_2\/main_1          macrocell38      2847   6347  19987548  RISE       1
\PWM_Servo_Trunk:PWMUDB:status_2\/q               macrocell38      3350   9697  19987548  RISE       1
\PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/status_2  statusicell13    2255  11952  19987548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/clock              statusicell13       0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19988104p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5836
-------------------------------------   ---- 
End-of-path arrival time (ps)           5836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:runmode_enable\/clock_0            macrocell133        0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:runmode_enable\/q         macrocell133     1250   1250  19985458  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell23   4586   5836  19988104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/clock               datapathcell23      0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 19988758p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5182
-------------------------------------   ---- 
End-of-path arrival time (ps)           5182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:runmode_enable\/clock_0            macrocell133        0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:runmode_enable\/q         macrocell133     1250   1250  19985458  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell22   3932   5182  19988758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Servo_Lifter:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:runmode_enable\/clock_0
Path slack     : 19988949p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7541
-------------------------------------   ---- 
End-of-path arrival time (ps)           7541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:genblk1:ctrlreg\/clock            controlcell10       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:genblk1:ctrlreg\/control_7  controlcell10   1210   1210  19988949  RISE       1
\PWM_Servo_Lifter:PWMUDB:runmode_enable\/main_0      macrocell129    6331   7541  19988949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:runmode_enable\/clock_0           macrocell129        0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19989439p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:runmode_enable\/clock_0           macrocell129        0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:runmode_enable\/q         macrocell129     1250   1250  19986140  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell21   3251   4501  19989439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell21      0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 19989440p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:runmode_enable\/clock_0           macrocell129        0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:runmode_enable\/q         macrocell129     1250   1250  19986140  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell20   3250   4500  19989440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell20      0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 19989592p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/clock_0      macrocell125        0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/q         macrocell125     1250   1250  19986128  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell18   3098   4348  19989592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19989730p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4210
-------------------------------------   ---- 
End-of-path arrival time (ps)           4210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/clock_0      macrocell125        0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/q         macrocell125     1250   1250  19986128  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell19   2960   4210  19989730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/clock         datapathcell19      0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:prevCompare1\/clock_0
Path slack     : 19989942p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6548
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell18   1520   1520  19989942  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell19      0   1520  19989942  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell19   2230   3750  19989942  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:prevCompare1\/main_0     macrocell126     2798   6548  19989942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:prevCompare1\/clock_0        macrocell126        0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1204/main_1
Capture Clock  : Net_1204/clock_0
Path slack     : 19989942p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6548
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell18   1520   1520  19989942  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell19      0   1520  19989942  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell19   2230   3750  19989942  RISE       1
Net_1204/main_1                                        macrocell128     2798   6548  19989942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1204/clock_0                                           macrocell128        0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:status_0\/clock_0
Path slack     : 19989948p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6542
-------------------------------------   ---- 
End-of-path arrival time (ps)           6542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell18   1520   1520  19989942  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell19      0   1520  19989942  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell19   2230   3750  19989942  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:status_0\/main_1         macrocell127     2792   6542  19989948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:status_0\/clock_0            macrocell127        0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo_Trunk:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:prevCompare1\/clock_0
Path slack     : 19990183p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6307
-------------------------------------   ---- 
End-of-path arrival time (ps)           6307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell22   1520   1520  19990183  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell23      0   1520  19990183  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell23   2230   3750  19990183  RISE       1
\PWM_Servo_Trunk:PWMUDB:prevCompare1\/main_0     macrocell134     2557   6307  19990183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:prevCompare1\/clock_0              macrocell134        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1280/main_1
Capture Clock  : Net_1280/clock_0
Path slack     : 19990183p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6307
-------------------------------------   ---- 
End-of-path arrival time (ps)           6307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell22   1520   1520  19990183  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell23      0   1520  19990183  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell23   2230   3750  19990183  RISE       1
Net_1280/main_1                                  macrocell138     2557   6307  19990183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1280/clock_0                                           macrocell138        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo_Trunk:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:status_0\/clock_0
Path slack     : 19990197p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6293
-------------------------------------   ---- 
End-of-path arrival time (ps)           6293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell22   1520   1520  19990183  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell23      0   1520  19990183  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell23   2230   3750  19990183  RISE       1
\PWM_Servo_Trunk:PWMUDB:status_0\/main_1         macrocell135     2543   6293  19990197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:status_0\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo_Lifter:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:prevCompare1\/clock_0
Path slack     : 19990427p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6063
-------------------------------------   ---- 
End-of-path arrival time (ps)           6063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell20      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell20   1520   1520  19990427  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell21      0   1520  19990427  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell21   2230   3750  19990427  RISE       1
\PWM_Servo_Lifter:PWMUDB:prevCompare1\/main_0     macrocell130     2313   6063  19990427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:prevCompare1\/clock_0             macrocell130        0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo_Lifter:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:status_0\/clock_0
Path slack     : 19990427p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6063
-------------------------------------   ---- 
End-of-path arrival time (ps)           6063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell20      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell20   1520   1520  19990427  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell21      0   1520  19990427  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell21   2230   3750  19990427  RISE       1
\PWM_Servo_Lifter:PWMUDB:status_0\/main_1         macrocell131     2313   6063  19990427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:status_0\/clock_0                 macrocell131        0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1245/main_1
Capture Clock  : Net_1245/clock_0
Path slack     : 19990427p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6063
-------------------------------------   ---- 
End-of-path arrival time (ps)           6063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell20      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell20   1520   1520  19990427  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell21      0   1520  19990427  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell21   2230   3750  19990427  RISE       1
Net_1245/main_1                                   macrocell132     2313   6063  19990427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1245/clock_0                                           macrocell132        0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo_Gripper:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:prevCompare1\/clock_0
Path slack     : 19990447p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell16   1520   1520  19990447  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell17      0   1520  19990447  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell17   2230   3750  19990447  RISE       1
\PWM_Servo_Gripper:PWMUDB:prevCompare1\/main_0     macrocell122     2293   6043  19990447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:prevCompare1\/clock_0            macrocell122        0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo_Gripper:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:status_0\/clock_0
Path slack     : 19990447p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell16   1520   1520  19990447  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell17      0   1520  19990447  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell17   2230   3750  19990447  RISE       1
\PWM_Servo_Gripper:PWMUDB:status_0\/main_1         macrocell123     2293   6043  19990447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:status_0\/clock_0                macrocell123        0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1157/main_1
Capture Clock  : Net_1157/clock_0
Path slack     : 19990447p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell16   1520   1520  19990447  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell17      0   1520  19990447  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell17   2230   3750  19990447  RISE       1
Net_1157/main_1                                    macrocell124     2293   6043  19990447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1157/clock_0                                           macrocell124        0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:runmode_enable\/q
Path End       : Net_1280/main_0
Capture Clock  : Net_1280/clock_0
Path slack     : 19990641p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5849
-------------------------------------   ---- 
End-of-path arrival time (ps)           5849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:runmode_enable\/clock_0            macrocell133        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:runmode_enable\/q  macrocell133   1250   1250  19985458  RISE       1
Net_1280/main_0                            macrocell138   4599   5849  19990641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1280/clock_0                                           macrocell138        0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Servo_Gripper:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:runmode_enable\/clock_0
Path slack     : 19991647p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:genblk1:ctrlreg\/clock           controlcell8        0      0  RISE       1

Data path
pin name                                              model name    delay     AT     slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:genblk1:ctrlreg\/control_7  controlcell8   1210   1210  19991647  RISE       1
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/main_0      macrocell121   3633   4843  19991647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/clock_0          macrocell121        0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:runmode_enable\/q
Path End       : Net_1245/main_0
Capture Clock  : Net_1245/clock_0
Path slack     : 19991971p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:runmode_enable\/clock_0           macrocell129        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:runmode_enable\/q  macrocell129   1250   1250  19986140  RISE       1
Net_1245/main_0                             macrocell132   3269   4519  19991971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1245/clock_0                                           macrocell132        0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/q
Path End       : Net_1204/main_0
Capture Clock  : Net_1204/clock_0
Path slack     : 19992152p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/clock_0      macrocell125        0      0  RISE       1

Data path
pin name                                         model name    delay     AT     slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/q  macrocell125   1250   1250  19986128  RISE       1
Net_1204/main_0                                  macrocell128   3088   4338  19992152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1204/clock_0                                           macrocell128        0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:status_0\/q
Path End       : \PWM_Servo_Lifter:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19992736p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6764
-------------------------------------   ---- 
End-of-path arrival time (ps)           6764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:status_0\/clock_0                 macrocell131        0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:status_0\/q               macrocell131    1250   1250  19992736  RISE       1
\PWM_Servo_Lifter:PWMUDB:genblk8:stsreg\/status_0  statusicell12   5514   6764  19992736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:genblk8:stsreg\/clock             statusicell12       0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:prevCompare1\/q
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:status_0\/clock_0
Path slack     : 19992926p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:prevCompare1\/clock_0        macrocell126        0      0  RISE       1

Data path
pin name                                        model name    delay     AT     slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:prevCompare1\/q   macrocell126   1250   1250  19992926  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:status_0\/main_0  macrocell127   2314   3564  19992926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:status_0\/clock_0            macrocell127        0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:prevCompare1\/q
Path End       : \PWM_Servo_Lifter:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:status_0\/clock_0
Path slack     : 19992932p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:prevCompare1\/clock_0             macrocell130        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:prevCompare1\/q   macrocell130   1250   1250  19992932  RISE       1
\PWM_Servo_Lifter:PWMUDB:status_0\/main_0  macrocell131   2308   3558  19992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:status_0\/clock_0                 macrocell131        0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:prevCompare1\/q
Path End       : \PWM_Servo_Gripper:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:status_0\/clock_0
Path slack     : 19992945p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:prevCompare1\/clock_0            macrocell122        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:prevCompare1\/q   macrocell122   1250   1250  19992945  RISE       1
\PWM_Servo_Gripper:PWMUDB:status_0\/main_0  macrocell123   2295   3545  19992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:status_0\/clock_0                macrocell123        0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/clock_0
Path slack     : 19992966p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:genblk1:ctrlreg\/clock       controlcell9        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:genblk1:ctrlreg\/control_7  controlcell9   1210   1210  19992966  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/main_0      macrocell125   2314   3524  19992966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/clock_0      macrocell125        0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:prevCompare1\/q
Path End       : \PWM_Servo_Trunk:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:status_0\/clock_0
Path slack     : 19992982p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3508
-------------------------------------   ---- 
End-of-path arrival time (ps)           3508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:prevCompare1\/clock_0              macrocell134        0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:prevCompare1\/q   macrocell134   1250   1250  19992982  RISE       1
\PWM_Servo_Trunk:PWMUDB:status_0\/main_0  macrocell135   2258   3508  19992982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:status_0\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Servo_Trunk:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:runmode_enable\/clock_0
Path slack     : 19993016p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3474
-------------------------------------   ---- 
End-of-path arrival time (ps)           3474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:genblk1:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:genblk1:ctrlreg\/control_7  controlcell11   1210   1210  19993016  RISE       1
\PWM_Servo_Trunk:PWMUDB:runmode_enable\/main_0      macrocell133    2264   3474  19993016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:runmode_enable\/clock_0            macrocell133        0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:status_0\/q
Path End       : \PWM_Servo_Gripper:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19994594p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:status_0\/clock_0                macrocell123        0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:status_0\/q               macrocell123    1250   1250  19994594  RISE       1
\PWM_Servo_Gripper:PWMUDB:genblk8:stsreg\/status_0  statusicell10   3656   4906  19994594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:genblk8:stsreg\/clock            statusicell10       0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:status_0\/q
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19995927p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:status_0\/clock_0            macrocell127        0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:status_0\/q               macrocell127    1250   1250  19995927  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/status_0  statusicell11   2323   3573  19995927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/clock        statusicell11       0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:status_0\/q
Path End       : \PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19995987p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3513
-------------------------------------   ---- 
End-of-path arrival time (ps)           3513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:status_0\/clock_0                  macrocell135        0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:status_0\/q               macrocell135    1250   1250  19995987  RISE       1
\PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/status_0  statusicell13   2263   3513  19995987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/clock              statusicell13       0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1134/q
Path End       : \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999987221p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9269
-------------------------------------   ---- 
End-of-path arrival time (ps)           9269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1134/clock_0                                           macrocell113        0      0  RISE       1

Data path
pin name                                          model name    delay     AT       slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ----------  ----  ------
Net_1134/q                                        macrocell113   1250   1250  9999987221  RISE       1
\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/main_0  macrocell114   8019   9269  9999987221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/clock_0          macrocell114        0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1134/q
Path End       : Net_1121/main_1
Capture Clock  : Net_1121/clock_0
Path slack     : 9999987221p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9269
-------------------------------------   ---- 
End-of-path arrival time (ps)           9269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1134/clock_0                                           macrocell113        0      0  RISE       1

Data path
pin name         model name    delay     AT       slack  edge  Fanout
---------------  ------------  -----  -----  ----------  ----  ------
Net_1134/q       macrocell113   1250   1250  9999987221  RISE       1
Net_1121/main_1  macrocell116   8019   9269  9999987221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1121/clock_0                                           macrocell116        0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1134/q
Path End       : Net_1126/main_1
Capture Clock  : Net_1126/clock_0
Path slack     : 9999988717p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7773
-------------------------------------   ---- 
End-of-path arrival time (ps)           7773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1134/clock_0                                           macrocell113        0      0  RISE       1

Data path
pin name         model name    delay     AT       slack  edge  Fanout
---------------  ------------  -----  -----  ----------  ----  ------
Net_1134/q       macrocell113   1250   1250  9999987221  RISE       1
Net_1126/main_1  macrocell115   6523   7773  9999988717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1126/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_1126/main_0
Capture Clock  : Net_1126/clock_0
Path slack     : 9999991267p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5223
-------------------------------------   ---- 
End-of-path arrival time (ps)           5223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/clock_0          macrocell114        0      0  RISE       1

Data path
pin name                                     model name    delay     AT       slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ----------  ----  ------
\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/q  macrocell114   1250   1250  9999991267  RISE       1
Net_1126/main_0                              macrocell115   3973   5223  9999991267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1126/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1131/q
Path End       : \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999992652p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1131/clock_0                                           macrocell117        0      0  RISE       1

Data path
pin name                                           model name    delay     AT       slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ----------  ----  ------
Net_1131/q                                         macrocell117   1250   1250  9999992652  RISE       1
\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/main_0  macrocell118   2588   3838  9999992652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/clock_0         macrocell118        0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1131/q
Path End       : Net_1130/main_1
Capture Clock  : Net_1130/clock_0
Path slack     : 9999992652p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1131/clock_0                                           macrocell117        0      0  RISE       1

Data path
pin name         model name    delay     AT       slack  edge  Fanout
---------------  ------------  -----  -----  ----------  ----  ------
Net_1131/q       macrocell117   1250   1250  9999992652  RISE       1
Net_1130/main_1  macrocell119   2588   3838  9999992652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1130/clock_0                                           macrocell119        0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1131/q
Path End       : Net_1107/main_1
Capture Clock  : Net_1107/clock_0
Path slack     : 9999992652p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1131/clock_0                                           macrocell117        0      0  RISE       1

Data path
pin name         model name    delay     AT       slack  edge  Fanout
---------------  ------------  -----  -----  ----------  ----  ------
Net_1131/q       macrocell117   1250   1250  9999992652  RISE       1
Net_1107/main_1  macrocell120   2588   3838  9999992652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1107/clock_0                                           macrocell120        0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_1121/main_0
Capture Clock  : Net_1121/clock_0
Path slack     : 9999992940p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/clock_0          macrocell114        0      0  RISE       1

Data path
pin name                                     model name    delay     AT       slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ----------  ----  ------
\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/q  macrocell114   1250   1250  9999991267  RISE       1
Net_1121/main_0                              macrocell116   2300   3550  9999992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1121/clock_0                                           macrocell116        0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_1130/main_0
Capture Clock  : Net_1130/clock_0
Path slack     : 9999992942p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/clock_0         macrocell118        0      0  RISE       1

Data path
pin name                                      model name    delay     AT       slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ----------  ----  ------
\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/q  macrocell118   1250   1250  9999992942  RISE       1
Net_1130/main_0                               macrocell119   2298   3548  9999992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1130/clock_0                                           macrocell119        0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_1107/main_0
Capture Clock  : Net_1107/clock_0
Path slack     : 9999992942p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/clock_0         macrocell118        0      0  RISE       1

Data path
pin name                                      model name    delay     AT       slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ----------  ----  ------
\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/q  macrocell118   1250   1250  9999992942  RISE       1
Net_1107/main_0                               macrocell120   2298   3548  9999992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1107/clock_0                                           macrocell120        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

