// PTX kernel code for the CUDA upchannelizer
// This file has been generated automatically by `upchan.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for upchan(::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=256, blocks_per_sm=4

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception2664[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8[32]
)
.reqntid 256, 1, 1
.minnctapersm 4
{
	.reg .pred 	%p<219>;
	.reg .b16 	%rs<96>;
	.reg .b32 	%r<1325>;
	.reg .f32 	%f<692>;
	.reg .b64 	%rd<238>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r127, [_Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd46, [_Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r132, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r132, 73983;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L19
	ld.param.u64 	%rd47, [_Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	ld.param.u32 	%r128, [_Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %tid.y;
	shl.b32 	%r2, %r1, 5;
	mov.u32 	%r3, %ctaid.x;
	shl.b32 	%r4, %r3, 8;
	mov.u32 	%r5, %tid.x;
	or.b32  	%r133, %r4, %r5;
	or.b32  	%r134, %r133, %r2;
	mul.wide.u32 	%rd53, %r134, 4;
	add.s64 	%rd4, %rd47, %rd53;
	mov.u32 	%r135, 1;
	st.global.u32 	[%rd4], %r135;
	setp.lt.s32 	%p2, %r128, 0;
	@%p2 bra 	$L__BB0_7;
// %bb.3:                               // %L114
	ld.param.u32 	%r129, [_Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p3, %r129, %r128;
	setp.gt.s32 	%p4, %r129, 65536;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_7;
// %bb.4:                               // %L124
	ld.param.u32 	%r130, [_Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r136, %r129, %r128;
	and.b32  	%r137, %r136, 255;
	setp.ne.s32 	%p6, %r137, 0;
	setp.lt.s32 	%p7, %r130, 0;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_7;
// %bb.5:                               // %L130
	ld.param.u32 	%r131, [_Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.lt.s32 	%p9, %r131, %r130;
	setp.gt.s32 	%p10, %r131, 8192;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_7;
// %bb.6:                               // %L140
	sub.s32 	%r138, %r131, %r130;
	add.s32 	%r139, %r138, 3;
	and.b32  	%r140, %r139, 31;
	setp.eq.s32 	%p12, %r140, 0;
	@%p12 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_7;
$L__BB0_8:                              // %pass110
	and.b32  	%r68, %r5, 3;
	or.b32  	%r69, %r68, 4;
	mov.f32 	%f109, 0f40000000;
	mov.f32 	%f110, 0f41F80000;
	div.approx.f32 	%f69, %f110, %f109;
	cvt.rn.f32.s32 	%f111, %r68;
	sub.f32 	%f112, %f111, %f69;
	mov.f32 	%f141, 0f41000000;
	div.approx.f32 	%f71, %f112, %f141;
	setp.ne.f32 	%p18, %f71, 0f00000000;
	mov.f32 	%f675, 0f3F800000;
	mov.f32 	%f668, %f675;
	@%p18 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_10;
$L__BB0_9:                              // %L416
	sin.approx.f32 	%f142, %f71;
	div.approx.f32 	%f668, %f142, %f71;
$L__BB0_10:                             // %L419
	cvt.rn.f32.s32 	%f145, %r69;
	sub.f32 	%f146, %f145, %f69;
	div.approx.f32 	%f5, %f146, %f141;
	setp.eq.f32 	%p24, %f5, 0f00000000;
	mov.f32 	%f669, %f675;
	@%p24 bra 	$L__BB0_12;
// %bb.11:                              // %L436
	sin.approx.f32 	%f176, %f5;
	div.approx.f32 	%f669, %f176, %f5;
$L__BB0_12:                             // %L439
	or.b32  	%r161, %r68, 8;
	or.b32  	%r7, %r68, 12;
	cvt.rn.f32.s32 	%f180, %r161;
	sub.f32 	%f181, %f180, %f69;
	div.approx.f32 	%f9, %f181, %f141;
	setp.eq.f32 	%p30, %f9, 0f00000000;
	mov.f32 	%f670, %f675;
	@%p30 bra 	$L__BB0_14;
// %bb.13:                              // %L518
	sin.approx.f32 	%f211, %f9;
	div.approx.f32 	%f670, %f211, %f9;
$L__BB0_14:                             // %L521
	cvt.rn.f32.s32 	%f214, %r7;
	sub.f32 	%f215, %f214, %f69;
	div.approx.f32 	%f14, %f215, %f141;
	setp.eq.f32 	%p36, %f14, 0f00000000;
	mov.f32 	%f671, %f675;
	@%p36 bra 	$L__BB0_16;
// %bb.15:                              // %L538
	sin.approx.f32 	%f245, %f14;
	div.approx.f32 	%f671, %f245, %f14;
$L__BB0_16:                             // %L541
	or.b32  	%r179, %r68, 16;
	or.b32  	%r9, %r68, 20;
	cvt.rn.f32.s32 	%f249, %r179;
	sub.f32 	%f250, %f249, %f69;
	div.approx.f32 	%f18, %f250, %f141;
	setp.eq.f32 	%p42, %f18, 0f00000000;
	mov.f32 	%f672, %f675;
	@%p42 bra 	$L__BB0_18;
// %bb.17:                              // %L620
	sin.approx.f32 	%f280, %f18;
	div.approx.f32 	%f672, %f280, %f18;
$L__BB0_18:                             // %L623
	cvt.rn.f32.s32 	%f283, %r9;
	sub.f32 	%f284, %f283, %f69;
	div.approx.f32 	%f23, %f284, %f141;
	setp.eq.f32 	%p48, %f23, 0f00000000;
	mov.f32 	%f673, %f675;
	@%p48 bra 	$L__BB0_20;
// %bb.19:                              // %L640
	sin.approx.f32 	%f314, %f23;
	div.approx.f32 	%f673, %f314, %f23;
$L__BB0_20:                             // %L643
	or.b32  	%r197, %r68, 24;
	or.b32  	%r11, %r5, 28;
	cvt.rn.f32.s32 	%f318, %r197;
	sub.f32 	%f319, %f318, %f69;
	div.approx.f32 	%f27, %f319, %f141;
	setp.eq.f32 	%p54, %f27, 0f00000000;
	mov.f32 	%f674, %f675;
	@%p54 bra 	$L__BB0_22;
// %bb.21:                              // %L722
	sin.approx.f32 	%f349, %f27;
	div.approx.f32 	%f674, %f349, %f27;
$L__BB0_22:                             // %L725
	shr.u32 	%r67, %r5, 1;
	cvt.rn.f32.s32 	%f352, %r11;
	sub.f32 	%f353, %f352, %f69;
	div.approx.f32 	%f32, %f353, %f141;
	setp.eq.f32 	%p60, %f32, 0f00000000;
	@%p60 bra 	$L__BB0_24;
// %bb.23:                              // %L742
	sin.approx.f32 	%f383, %f32;
	div.approx.f32 	%f675, %f383, %f32;
$L__BB0_24:                             // %L745
	bfe.u32 	%r241, %r5, 2, 1;
	shr.u32 	%r15, %r5, 3;
	and.b32  	%r16, %r15, 2;
	and.b32  	%r17, %r67, 4;
	or.b32  	%r242, %r241, %r16;
	or.b32  	%r18, %r242, %r17;
	mul.lo.s32 	%r243, %r68, %r18;
	shl.b32 	%r244, %r243, 1;
	neg.s32 	%r245, %r244;
	cvt.rn.f32.s32 	%f454, %r245;
	div.approx.f32 	%f35, %f454, %f141;
	abs.f32 	%f686, %f35;
	setp.lt.f32 	%p75, %f686, 0f40000000;
	@%p75 bra 	$L__BB0_73;
// %bb.25:
	setp.gtu.f32 	%p76, %f686, 0f4B800000;
	@%p76 bra 	$L__BB0_69;
	bra.uni 	$L__BB0_26;
$L__BB0_69:
	mov.b32 	%r71, %f686;
	and.b32  	%r246, %r71, 8388607;
	or.b32  	%r1320, %r246, 1065353216;
	mov.b32 	%f685, %r1320;
	add.s32 	%r247, %r71, -1073741824;
	and.b32  	%r1321, %r247, -8388608;
	setp.eq.s32 	%p82, %r1321, 0;
	@%p82 bra 	$L__BB0_72;
// %bb.70:                              // %__nv_fmaf_rn.exit4.i.i.i593.preheader
	mov.f32 	%f464, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f463,%f464;
	// end inline asm
$L__BB0_71:                             // %__nv_fmaf_rn.exit4.i.i.i593
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r248, %r1321, 192937984;
	add.s32 	%r249, %r1320, %r248;
	mov.b32 	%f465, %r249;
	mul.f32 	%f466, %f463, %f465;
	sub.f32 	%f467, %f465, %f466;
	fma.rn.f32 	%f468, %f467, %f463, %f466;
	sub.f32 	%f469, %f465, %f468;
	fma.rz.f32 	%f470, %f469, %f463, %f468;
	cvt.rzi.f32.f32 	%f471, %f470;
	sub.f32 	%f685, %f465, %f471;
	sub.s32 	%r1321, %r1321, %r248;
	mov.b32 	%r1320, %f685;
	setp.ne.s32 	%p83, %r1321, 0;
	setp.ne.s32 	%p84, %r1320, 0;
	and.pred  	%p85, %p83, %p84;
	@%p85 bra 	$L__BB0_71;
$L__BB0_72:                             // %__internal_fmodf_slowpath_mod.exit.i.i595
	setp.gt.u32 	%p86, %r71, 2139095039;
	selp.f32 	%f472, 0f7FFFFFFF, 0f4B800000, %p86;
	mul.f32 	%f473, %f685, 0f34000000;
	mul.f32 	%f686, %f472, %f473;
	bra.uni 	$L__BB0_73;
$L__BB0_26:                             // %__nv_fast_fdividef.exit.i.i.i572
	div.approx.f32 	%f456, %f686, %f109;
	cvt.rzi.f32.f32 	%f684, %f456;
	fma.rn.f32 	%f73, %f684, 0fC0000000, %f686;
	mov.b32 	%r70, %f73;
	setp.lt.u32 	%p77, %r70, 1073741824;
	@%p77 bra 	$L__BB0_68;
// %bb.27:
	setp.lt.u32 	%p78, %r70, -2147483647;
	@%p78 bra 	$L__BB0_66;
// %bb.28:
	add.f32 	%f461, %f684, 0fBF800000;
	setp.lt.f32 	%p81, %f73, 0fC0000000;
	add.f32 	%f462, %f461, 0fBF800000;
	selp.f32 	%f684, %f462, %f461, %p81;
	bra.uni 	$L__BB0_68;
$L__BB0_66:
	add.f32 	%f684, %f684, 0f3F800000;
	setp.ltu.f32 	%p79, %f73, 0f40800000;
	@%p79 bra 	$L__BB0_68;
// %bb.67:                              // %__nv_fmaf_rn.exit.i.i.i576
	add.f32 	%f457, %f684, 0f3F800000;
	fma.rn.f32 	%f459, %f109, 0fC0400000, %f73;
	setp.ge.f32 	%p80, %f459, 0f00000000;
	add.f32 	%f460, %f457, 0f3F800000;
	selp.f32 	%f684, %f460, %f457, %p80;
$L__BB0_68:                             // %__internal_fmodf_fastpath_quot.exit.i.i579
	fma.rn.f32 	%f686, %f684, 0fC0000000, %f686;
$L__BB0_73:                             // %__internal_fmodf_kernel.exit.i598
	abs.f32 	%f474, %f686;
	setp.gtu.f32 	%p87, %f474, 0f7F800000;
	@%p87 bra 	$L__BB0_75;
// %bb.74:
	mov.b32 	%r250, %f35;
	and.b32  	%r251, %r250, -2147483648;
	mov.b32 	%r252, %f686;
	or.b32  	%r253, %r251, %r252;
	mov.b32 	%f686, %r253;
$L__BB0_75:                             // %__nv_fmodf.exit599
	shl.b32 	%r78, %r5, 1;
	and.b32  	%r262, %r78, 6;
	mov.u32 	%r263, -8;
	sub.s32 	%r264, %r263, %r262;
	mul.lo.s32 	%r265, %r18, %r264;
	cvt.rn.f32.s32 	%f505, %r265;
	div.approx.f32 	%f89, %f505, %f141;
	abs.f32 	%f678, %f89;
	setp.lt.f32 	%p95, %f678, 0f40000000;
	@%p95 bra 	$L__BB0_40;
// %bb.29:
	setp.gtu.f32 	%p96, %f678, 0f4B800000;
	@%p96 bra 	$L__BB0_36;
	bra.uni 	$L__BB0_30;
$L__BB0_36:
	mov.b32 	%r20, %f678;
	and.b32  	%r266, %r20, 8388607;
	or.b32  	%r1308, %r266, 1065353216;
	mov.b32 	%f677, %r1308;
	add.s32 	%r267, %r20, -1073741824;
	and.b32  	%r1309, %r267, -8388608;
	setp.eq.s32 	%p102, %r1309, 0;
	@%p102 bra 	$L__BB0_39;
// %bb.37:                              // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f516, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f515,%f516;
	// end inline asm
$L__BB0_38:                             // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r268, %r1309, 192937984;
	add.s32 	%r269, %r1308, %r268;
	mov.b32 	%f517, %r269;
	mul.f32 	%f518, %f515, %f517;
	sub.f32 	%f519, %f517, %f518;
	fma.rn.f32 	%f520, %f519, %f515, %f518;
	sub.f32 	%f521, %f517, %f520;
	fma.rz.f32 	%f522, %f521, %f515, %f520;
	cvt.rzi.f32.f32 	%f523, %f522;
	sub.f32 	%f677, %f517, %f523;
	sub.s32 	%r1309, %r1309, %r268;
	mov.b32 	%r1308, %f677;
	setp.ne.s32 	%p103, %r1309, 0;
	setp.ne.s32 	%p104, %r1308, 0;
	and.pred  	%p105, %p103, %p104;
	@%p105 bra 	$L__BB0_38;
$L__BB0_39:                             // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p106, %r20, 2139095039;
	selp.f32 	%f524, 0f7FFFFFFF, 0f4B800000, %p106;
	mul.f32 	%f525, %f677, 0f34000000;
	mul.f32 	%f678, %f524, %f525;
	bra.uni 	$L__BB0_40;
$L__BB0_30:                             // %__nv_fast_fdividef.exit.i.i.i
	div.approx.f32 	%f508, %f678, %f109;
	cvt.rzi.f32.f32 	%f676, %f508;
	fma.rn.f32 	%f38, %f676, 0fC0000000, %f678;
	mov.b32 	%r19, %f38;
	setp.lt.u32 	%p97, %r19, 1073741824;
	@%p97 bra 	$L__BB0_35;
// %bb.31:
	setp.lt.u32 	%p98, %r19, -2147483647;
	@%p98 bra 	$L__BB0_33;
// %bb.32:
	add.f32 	%f513, %f676, 0fBF800000;
	setp.lt.f32 	%p101, %f38, 0fC0000000;
	add.f32 	%f514, %f513, 0fBF800000;
	selp.f32 	%f676, %f514, %f513, %p101;
	bra.uni 	$L__BB0_35;
$L__BB0_33:
	add.f32 	%f676, %f676, 0f3F800000;
	setp.ltu.f32 	%p99, %f38, 0f40800000;
	@%p99 bra 	$L__BB0_35;
// %bb.34:                              // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f509, %f676, 0f3F800000;
	fma.rn.f32 	%f511, %f109, 0fC0400000, %f38;
	setp.ge.f32 	%p100, %f511, 0f00000000;
	add.f32 	%f512, %f509, 0f3F800000;
	selp.f32 	%f676, %f512, %f509, %p100;
$L__BB0_35:                             // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f678, %f676, 0fC0000000, %f678;
$L__BB0_40:                             // %__internal_fmodf_kernel.exit.i
	mov.f32 	%f138, 0f00000000;
	abs.f32 	%f526, %f678;
	setp.gtu.f32 	%p107, %f526, 0f7F800000;
	@%p107 bra 	$L__BB0_42;
// %bb.41:
	mov.b32 	%r270, %f89;
	and.b32  	%r271, %r270, -2147483648;
	mov.b32 	%r272, %f678;
	or.b32  	%r273, %r271, %r272;
	mov.b32 	%f678, %r273;
$L__BB0_42:                             // %__nv_fmodf.exit
	mov.f32 	%f559, 0f3F800000;
	div.approx.f32 	%f52, %f138, %f559;
	abs.f32 	%f682, %f52;
	setp.lt.f32 	%p115, %f682, 0f40000000;
	setp.gtu.f32 	%p218, %f682, 0f4B800000;
	mov.f32 	%f690, %f682;
	@%p115 bra 	$L__BB0_83;
// %bb.43:
	@%p218 bra 	$L__BB0_79;
	bra.uni 	$L__BB0_44;
$L__BB0_79:
	mov.b32 	%r80, %f682;
	and.b32  	%r294, %r80, 8388607;
	or.b32  	%r1322, %r294, 1065353216;
	mov.b32 	%f689, %r1322;
	add.s32 	%r295, %r80, -1073741824;
	and.b32  	%r1323, %r295, -8388608;
	setp.eq.s32 	%p122, %r1323, 0;
	@%p122 bra 	$L__BB0_82;
// %bb.80:                              // %__nv_fmaf_rn.exit4.i.i.i624.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f568,%f559;
	// end inline asm
$L__BB0_81:                             // %__nv_fmaf_rn.exit4.i.i.i624
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r296, %r1323, 192937984;
	add.s32 	%r297, %r1322, %r296;
	mov.b32 	%f570, %r297;
	mul.f32 	%f571, %f568, %f570;
	sub.f32 	%f572, %f570, %f571;
	fma.rn.f32 	%f573, %f572, %f568, %f571;
	sub.f32 	%f574, %f570, %f573;
	fma.rz.f32 	%f575, %f574, %f568, %f573;
	cvt.rzi.f32.f32 	%f576, %f575;
	sub.f32 	%f689, %f570, %f576;
	sub.s32 	%r1323, %r1323, %r296;
	mov.b32 	%r1322, %f689;
	setp.ne.s32 	%p123, %r1323, 0;
	setp.ne.s32 	%p124, %r1322, 0;
	and.pred  	%p125, %p123, %p124;
	@%p125 bra 	$L__BB0_81;
$L__BB0_82:                             // %__internal_fmodf_slowpath_mod.exit.i.i626
	setp.gt.u32 	%p126, %r80, 2139095039;
	selp.f32 	%f577, 0f7FFFFFFF, 0f4B800000, %p126;
	mul.f32 	%f578, %f689, 0f34000000;
	mul.f32 	%f690, %f577, %f578;
	bra.uni 	$L__BB0_83;
$L__BB0_44:                             // %__nv_fast_fdividef.exit.i.i.i603
	div.approx.f32 	%f561, %f682, %f109;
	cvt.rzi.f32.f32 	%f688, %f561;
	fma.rn.f32 	%f92, %f688, 0fC0000000, %f682;
	mov.b32 	%r79, %f92;
	setp.lt.u32 	%p117, %r79, 1073741824;
	@%p117 bra 	$L__BB0_78;
// %bb.45:
	setp.lt.u32 	%p118, %r79, -2147483647;
	@%p118 bra 	$L__BB0_76;
// %bb.46:
	add.f32 	%f566, %f688, 0fBF800000;
	setp.lt.f32 	%p121, %f92, 0fC0000000;
	add.f32 	%f567, %f566, 0fBF800000;
	selp.f32 	%f688, %f567, %f566, %p121;
	bra.uni 	$L__BB0_78;
$L__BB0_76:
	add.f32 	%f688, %f688, 0f3F800000;
	setp.ltu.f32 	%p119, %f92, 0f40800000;
	@%p119 bra 	$L__BB0_78;
// %bb.77:                              // %__nv_fmaf_rn.exit.i.i.i607
	add.f32 	%f562, %f688, 0f3F800000;
	fma.rn.f32 	%f564, %f109, 0fC0400000, %f92;
	setp.ge.f32 	%p120, %f564, 0f00000000;
	add.f32 	%f565, %f562, 0f3F800000;
	selp.f32 	%f688, %f565, %f562, %p120;
$L__BB0_78:                             // %__internal_fmodf_fastpath_quot.exit.i.i610
	fma.rn.f32 	%f690, %f688, 0fC0000000, %f682;
$L__BB0_83:                             // %__internal_fmodf_kernel.exit.i629
	abs.f32 	%f579, %f690;
	setp.gtu.f32 	%p127, %f579, 0f7F800000;
	mov.b32 	%r298, %f52;
	and.b32  	%r87, %r298, -2147483648;
	@%p127 bra 	$L__BB0_85;
// %bb.84:
	mov.b32 	%r299, %f690;
	or.b32  	%r300, %r87, %r299;
	mov.b32 	%f690, %r300;
$L__BB0_85:                             // %__nv_fmodf.exit630
	@%p115 bra 	$L__BB0_58;
// %bb.47:
	@%p218 bra 	$L__BB0_54;
	bra.uni 	$L__BB0_48;
$L__BB0_54:
	mov.b32 	%r33, %f682;
	and.b32  	%r309, %r33, 8388607;
	or.b32  	%r1310, %r309, 1065353216;
	mov.b32 	%f681, %r1310;
	add.s32 	%r310, %r33, -1073741824;
	and.b32  	%r1311, %r310, -8388608;
	setp.eq.s32 	%p143, %r1311, 0;
	@%p143 bra 	$L__BB0_57;
// %bb.55:                              // %__nv_fmaf_rn.exit4.i.i.i562.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f621,%f559;
	// end inline asm
$L__BB0_56:                             // %__nv_fmaf_rn.exit4.i.i.i562
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r311, %r1311, 192937984;
	add.s32 	%r312, %r1310, %r311;
	mov.b32 	%f623, %r312;
	mul.f32 	%f624, %f621, %f623;
	sub.f32 	%f625, %f623, %f624;
	fma.rn.f32 	%f626, %f625, %f621, %f624;
	sub.f32 	%f627, %f623, %f626;
	fma.rz.f32 	%f628, %f627, %f621, %f626;
	cvt.rzi.f32.f32 	%f629, %f628;
	sub.f32 	%f681, %f623, %f629;
	sub.s32 	%r1311, %r1311, %r311;
	mov.b32 	%r1310, %f681;
	setp.ne.s32 	%p144, %r1311, 0;
	setp.ne.s32 	%p145, %r1310, 0;
	and.pred  	%p146, %p144, %p145;
	@%p146 bra 	$L__BB0_56;
$L__BB0_57:                             // %__internal_fmodf_slowpath_mod.exit.i.i564
	setp.gt.u32 	%p147, %r33, 2139095039;
	selp.f32 	%f630, 0f7FFFFFFF, 0f4B800000, %p147;
	mul.f32 	%f631, %f681, 0f34000000;
	mul.f32 	%f682, %f630, %f631;
	bra.uni 	$L__BB0_58;
$L__BB0_48:                             // %__nv_fast_fdividef.exit.i.i.i541
	div.approx.f32 	%f614, %f682, %f109;
	cvt.rzi.f32.f32 	%f680, %f614;
	fma.rn.f32 	%f55, %f680, 0fC0000000, %f682;
	mov.b32 	%r32, %f55;
	setp.lt.u32 	%p138, %r32, 1073741824;
	@%p138 bra 	$L__BB0_53;
// %bb.49:
	setp.lt.u32 	%p139, %r32, -2147483647;
	@%p139 bra 	$L__BB0_51;
// %bb.50:
	add.f32 	%f619, %f680, 0fBF800000;
	setp.lt.f32 	%p142, %f55, 0fC0000000;
	add.f32 	%f620, %f619, 0fBF800000;
	selp.f32 	%f680, %f620, %f619, %p142;
	bra.uni 	$L__BB0_53;
$L__BB0_51:
	add.f32 	%f680, %f680, 0f3F800000;
	setp.ltu.f32 	%p140, %f55, 0f40800000;
	@%p140 bra 	$L__BB0_53;
// %bb.52:                              // %__nv_fmaf_rn.exit.i.i.i545
	add.f32 	%f615, %f680, 0f3F800000;
	fma.rn.f32 	%f617, %f109, 0fC0400000, %f55;
	setp.ge.f32 	%p141, %f617, 0f00000000;
	add.f32 	%f618, %f615, 0f3F800000;
	selp.f32 	%f680, %f618, %f615, %p141;
$L__BB0_53:                             // %__internal_fmodf_fastpath_quot.exit.i.i548
	fma.rn.f32 	%f682, %f680, 0fC0000000, %f682;
$L__BB0_58:                             // %__internal_fmodf_kernel.exit.i567
	abs.f32 	%f632, %f682;
	setp.gtu.f32 	%p148, %f632, 0f7F800000;
	@%p148 bra 	$L__BB0_60;
// %bb.59:
	mov.b32 	%r313, %f682;
	or.b32  	%r314, %r87, %r313;
	mov.b32 	%f682, %r314;
$L__BB0_60:                             // %__nv_fmodf.exit568
	setp.le.s32 	%p157, %r129, %r128;
	mov.u32 	%r1306, 0;
	@%p157 bra 	$L__BB0_94;
// %bb.61:                              // %L1140.lr.ph
	mov.f32 	%f113, 0f42040000;
	mul.lo.s32 	%r221, %r68, 7;
	div.approx.f32 	%f114, %f112, %f113;
	div.approx.f32 	%f148, %f146, %f113;
	div.approx.f32 	%f183, %f181, %f113;
	div.approx.f32 	%f217, %f215, %f113;
	div.approx.f32 	%f252, %f250, %f113;
	div.approx.f32 	%f286, %f284, %f113;
	div.approx.f32 	%f321, %f319, %f113;
	div.approx.f32 	%f355, %f353, %f113;
	add.s32 	%r231, %r221, 12;
	abs.f32 	%f115, %f114;
	abs.f32 	%f149, %f148;
	abs.f32 	%f184, %f183;
	abs.f32 	%f218, %f217;
	abs.f32 	%f253, %f252;
	abs.f32 	%f287, %f286;
	abs.f32 	%f322, %f321;
	abs.f32 	%f356, %f355;
	and.b32  	%r222, %r221, 15;
	and.b32  	%r232, %r231, 15;
	setp.gt.f32 	%p13, %f115, 0f4B800000;
	mul.f32 	%f116, %f114, 0f00000000;
	setp.gt.f32 	%p19, %f149, 0f4B800000;
	mul.f32 	%f150, %f148, 0f00000000;
	setp.gt.f32 	%p25, %f184, 0f4B800000;
	mul.f32 	%f185, %f183, 0f00000000;
	setp.gt.f32 	%p31, %f218, 0f4B800000;
	mul.f32 	%f219, %f217, 0f00000000;
	setp.gt.f32 	%p37, %f253, 0f4B800000;
	mul.f32 	%f254, %f252, 0f00000000;
	setp.gt.f32 	%p43, %f287, 0f4B800000;
	mul.f32 	%f288, %f286, 0f00000000;
	setp.gt.f32 	%p49, %f322, 0f4B800000;
	mul.f32 	%f323, %f321, 0f00000000;
	setp.gt.f32 	%p55, %f356, 0f4B800000;
	mul.f32 	%f357, %f355, 0f00000000;
	cvt.rn.f32.s32 	%f386, %r222;
	cvt.rn.f32.s32 	%f421, %r232;
	selp.f32 	%f117, %f116, %f114, %p13;
	selp.f32 	%f151, %f150, %f148, %p19;
	selp.f32 	%f186, %f185, %f183, %p25;
	selp.f32 	%f220, %f219, %f217, %p31;
	selp.f32 	%f255, %f254, %f252, %p37;
	selp.f32 	%f289, %f288, %f286, %p43;
	selp.f32 	%f324, %f323, %f321, %p49;
	selp.f32 	%f358, %f357, %f355, %p55;
	div.approx.f32 	%f388, %f386, %f141;
	div.approx.f32 	%f422, %f421, %f141;
	add.f32 	%f118, %f117, %f117;
	add.f32 	%f152, %f151, %f151;
	add.f32 	%f187, %f186, %f186;
	add.f32 	%f221, %f220, %f220;
	add.f32 	%f256, %f255, %f255;
	add.f32 	%f290, %f289, %f289;
	add.f32 	%f325, %f324, %f324;
	add.f32 	%f359, %f358, %f358;
	add.f32 	%f389, %f388, %f388;
	add.f32 	%f423, %f422, %f422;
	add.f32 	%f475, %f686, %f686;
	add.f32 	%f527, %f678, %f678;
	mov.b32 	%r144, %f118;
	mov.b32 	%r151, %f152;
	mov.b32 	%r162, %f187;
	mov.b32 	%r169, %f221;
	mov.b32 	%r180, %f256;
	mov.b32 	%r187, %f290;
	mov.b32 	%r198, %f325;
	mov.b32 	%r205, %f359;
	mov.b32 	%r223, %f389;
	mov.b32 	%r233, %f423;
	mov.b32 	%r254, %f475;
	mov.b32 	%r286, %f527;
	cvt.u16.u32 	%rs2, %r5;
	and.b32  	%r145, %r144, -2147483648;
	and.b32  	%r152, %r151, -2147483648;
	and.b32  	%r163, %r162, -2147483648;
	and.b32  	%r170, %r169, -2147483648;
	and.b32  	%r181, %r180, -2147483648;
	and.b32  	%r188, %r187, -2147483648;
	and.b32  	%r199, %r198, -2147483648;
	and.b32  	%r206, %r205, -2147483648;
	and.b32  	%r224, %r223, -2147483648;
	and.b32  	%r234, %r233, -2147483648;
	and.b32  	%r255, %r254, -2147483648;
	and.b32  	%r287, %r286, -2147483648;
	add.f32 	%f580, %f690, %f690;
	shr.u16 	%rs3, %rs2, 8;
	shl.b16 	%rs4, %rs2, 8;
	or.b32  	%r146, %r145, 1056964608;
	or.b32  	%r153, %r152, 1056964608;
	or.b32  	%r164, %r163, 1056964608;
	or.b32  	%r171, %r170, 1056964608;
	or.b32  	%r182, %r181, 1056964608;
	or.b32  	%r189, %r188, 1056964608;
	or.b32  	%r200, %r199, 1056964608;
	or.b32  	%r207, %r206, 1056964608;
	or.b32  	%r225, %r224, 1056964608;
	or.b32  	%r235, %r234, 1056964608;
	or.b32  	%r256, %r255, 1056964608;
	or.b32  	%r288, %r287, 1056964608;
	mov.b32 	%r301, %f580;
	or.b16  	%rs5, %rs4, %rs3;
	mov.b32 	%f119, %r146;
	mov.b32 	%f153, %r153;
	mov.b32 	%f188, %r164;
	mov.b32 	%f222, %r171;
	mov.b32 	%f257, %r182;
	mov.b32 	%f291, %r189;
	mov.b32 	%f326, %r200;
	mov.b32 	%f360, %r207;
	mov.b32 	%f390, %r225;
	mov.b32 	%f424, %r235;
	mov.b32 	%f476, %r256;
	mov.b32 	%f528, %r288;
	and.b32  	%r302, %r301, -2147483648;
	shr.u16 	%rs7, %rs5, 4;
	add.f32 	%f120, %f118, %f119;
	abs.f32 	%f122, %f118;
	add.f32 	%f154, %f152, %f153;
	abs.f32 	%f156, %f152;
	add.f32 	%f189, %f187, %f188;
	abs.f32 	%f191, %f187;
	add.f32 	%f223, %f221, %f222;
	abs.f32 	%f225, %f221;
	add.f32 	%f258, %f256, %f257;
	abs.f32 	%f260, %f256;
	add.f32 	%f292, %f290, %f291;
	abs.f32 	%f294, %f290;
	add.f32 	%f327, %f325, %f326;
	abs.f32 	%f329, %f325;
	add.f32 	%f361, %f359, %f360;
	abs.f32 	%f363, %f359;
	add.f32 	%f391, %f389, %f390;
	abs.f32 	%f393, %f389;
	add.f32 	%f425, %f423, %f424;
	abs.f32 	%f427, %f423;
	add.f32 	%f477, %f475, %f476;
	abs.f32 	%f479, %f475;
	add.f32 	%f529, %f527, %f528;
	abs.f32 	%f531, %f527;
	or.b32  	%r303, %r302, 1056964608;
	shl.b16 	%rs6, %rs5, 4;
	and.b16  	%rs8, %rs7, 3840;
	cvt.rzi.f32.f32 	%f121, %f120;
	setp.gt.f32 	%p14, %f122, 0f4B000000;
	cvt.rzi.f32.f32 	%f155, %f154;
	setp.gt.f32 	%p20, %f156, 0f4B000000;
	cvt.rzi.f32.f32 	%f190, %f189;
	setp.gt.f32 	%p26, %f191, 0f4B000000;
	cvt.rzi.f32.f32 	%f224, %f223;
	setp.gt.f32 	%p32, %f225, 0f4B000000;
	cvt.rzi.f32.f32 	%f259, %f258;
	setp.gt.f32 	%p38, %f260, 0f4B000000;
	cvt.rzi.f32.f32 	%f293, %f292;
	setp.gt.f32 	%p44, %f294, 0f4B000000;
	cvt.rzi.f32.f32 	%f328, %f327;
	setp.gt.f32 	%p50, %f329, 0f4B000000;
	cvt.rzi.f32.f32 	%f362, %f361;
	setp.gt.f32 	%p56, %f363, 0f4B000000;
	cvt.rzi.f32.f32 	%f392, %f391;
	setp.gt.f32 	%p61, %f393, 0f4B000000;
	cvt.rzi.f32.f32 	%f426, %f425;
	setp.gt.f32 	%p68, %f427, 0f4B000000;
	cvt.rzi.f32.f32 	%f478, %f477;
	setp.gt.f32 	%p88, %f479, 0f4B000000;
	cvt.rzi.f32.f32 	%f530, %f529;
	setp.gt.f32 	%p108, %f531, 0f4B000000;
	mov.b32 	%f581, %r303;
	or.b16  	%rs9, %rs8, %rs6;
	selp.f32 	%f123, %f118, %f121, %p14;
	cvt.rzi.f32.f32 	%f124, %f118;
	setp.lt.f32 	%p15, %f122, 0f3F000000;
	selp.f32 	%f157, %f152, %f155, %p20;
	cvt.rzi.f32.f32 	%f158, %f152;
	setp.lt.f32 	%p21, %f156, 0f3F000000;
	selp.f32 	%f192, %f187, %f190, %p26;
	cvt.rzi.f32.f32 	%f193, %f187;
	setp.lt.f32 	%p27, %f191, 0f3F000000;
	selp.f32 	%f226, %f221, %f224, %p32;
	cvt.rzi.f32.f32 	%f227, %f221;
	setp.lt.f32 	%p33, %f225, 0f3F000000;
	selp.f32 	%f261, %f256, %f259, %p38;
	cvt.rzi.f32.f32 	%f262, %f256;
	setp.lt.f32 	%p39, %f260, 0f3F000000;
	selp.f32 	%f295, %f290, %f293, %p44;
	cvt.rzi.f32.f32 	%f296, %f290;
	setp.lt.f32 	%p45, %f294, 0f3F000000;
	selp.f32 	%f330, %f325, %f328, %p50;
	cvt.rzi.f32.f32 	%f331, %f325;
	setp.lt.f32 	%p51, %f329, 0f3F000000;
	selp.f32 	%f364, %f359, %f362, %p56;
	cvt.rzi.f32.f32 	%f365, %f359;
	setp.lt.f32 	%p57, %f363, 0f3F000000;
	selp.f32 	%f394, %f389, %f392, %p61;
	cvt.rzi.f32.f32 	%f395, %f389;
	setp.lt.f32 	%p62, %f393, 0f3F000000;
	selp.f32 	%f428, %f423, %f426, %p68;
	cvt.rzi.f32.f32 	%f429, %f423;
	setp.lt.f32 	%p69, %f427, 0f3F000000;
	selp.f32 	%f480, %f475, %f478, %p88;
	cvt.rzi.f32.f32 	%f481, %f475;
	setp.lt.f32 	%p89, %f479, 0f3F000000;
	selp.f32 	%f532, %f527, %f530, %p108;
	cvt.rzi.f32.f32 	%f533, %f527;
	setp.lt.f32 	%p109, %f531, 0f3F000000;
	add.f32 	%f582, %f580, %f581;
	abs.f32 	%f584, %f580;
	and.b16  	%rs10, %rs9, 13107;
	shr.u16 	%rs12, %rs9, 2;
	selp.f32 	%f125, %f124, %f123, %p15;
	selp.f32 	%f159, %f158, %f157, %p21;
	selp.f32 	%f194, %f193, %f192, %p27;
	selp.f32 	%f228, %f227, %f226, %p33;
	selp.f32 	%f263, %f262, %f261, %p39;
	selp.f32 	%f297, %f296, %f295, %p45;
	selp.f32 	%f332, %f331, %f330, %p51;
	selp.f32 	%f366, %f365, %f364, %p57;
	selp.f32 	%f396, %f395, %f394, %p62;
	selp.f32 	%f430, %f429, %f428, %p69;
	selp.f32 	%f482, %f481, %f480, %p89;
	selp.f32 	%f534, %f533, %f532, %p109;
	cvt.rzi.f32.f32 	%f583, %f582;
	setp.gt.f32 	%p130, %f584, 0f4B000000;
	shl.b16 	%rs11, %rs10, 2;
	and.b16  	%rs13, %rs12, 13107;
	fma.rn.f32 	%f126, %f125, 0fBF000000, %f117;
	fma.rn.f32 	%f160, %f159, 0fBF000000, %f151;
	fma.rn.f32 	%f195, %f194, 0fBF000000, %f186;
	fma.rn.f32 	%f229, %f228, 0fBF000000, %f220;
	fma.rn.f32 	%f264, %f263, 0fBF000000, %f255;
	fma.rn.f32 	%f298, %f297, 0fBF000000, %f289;
	fma.rn.f32 	%f333, %f332, 0fBF000000, %f324;
	fma.rn.f32 	%f367, %f366, 0fBF000000, %f358;
	fma.rn.f32 	%f397, %f396, 0fBF000000, %f388;
	fma.rn.f32 	%f431, %f430, 0fBF000000, %f422;
	fma.rn.f32 	%f483, %f482, 0fBF000000, %f686;
	fma.rn.f32 	%f535, %f534, 0fBF000000, %f678;
	selp.f32 	%f585, %f580, %f583, %p130;
	cvt.rzi.f32.f32 	%f586, %f580;
	setp.lt.f32 	%p131, %f584, 0f3F000000;
	or.b16  	%rs14, %rs13, %rs11;
	mul.f32 	%f127, %f126, %f126;
	mul.f32 	%f161, %f160, %f160;
	mul.f32 	%f196, %f195, %f195;
	mul.f32 	%f230, %f229, %f229;
	mul.f32 	%f265, %f264, %f264;
	mul.f32 	%f299, %f298, %f298;
	mul.f32 	%f334, %f333, %f333;
	mul.f32 	%f368, %f367, %f367;
	mul.f32 	%f398, %f397, %f397;
	mul.f32 	%f432, %f431, %f431;
	mul.f32 	%f484, %f483, %f483;
	mul.f32 	%f536, %f535, %f535;
	selp.f32 	%f587, %f586, %f585, %p131;
	and.b16  	%rs15, %rs14, 20480;
	shr.u16 	%rs17, %rs14, 1;
	cvt.rzi.s32.f32 	%r147, %f125;
	fma.rn.f32 	%f128, %f127, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f129, %f127, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r154, %f159;
	fma.rn.f32 	%f162, %f161, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f163, %f161, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r165, %f194;
	fma.rn.f32 	%f197, %f196, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f198, %f196, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r172, %f228;
	fma.rn.f32 	%f231, %f230, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f232, %f230, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r183, %f263;
	fma.rn.f32 	%f266, %f265, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f267, %f265, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r190, %f297;
	fma.rn.f32 	%f300, %f299, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f301, %f299, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r201, %f332;
	fma.rn.f32 	%f335, %f334, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f336, %f334, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r208, %f366;
	fma.rn.f32 	%f369, %f368, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f370, %f368, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f399, %f398, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f400, %f398, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f433, %f432, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f434, %f432, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f485, %f484, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f486, %f484, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f537, %f536, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f538, %f536, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f588, %f587, 0fBF000000, %f690;
	shl.b16 	%rs16, %rs15, 1;
	and.b16  	%rs18, %rs17, 16384;
	add.s32 	%r148, %r147, 1;
	fma.rn.f32 	%f130, %f128, %f127, 0fC0A55DF6;
	fma.rn.f32 	%f131, %f129, %f127, 0f4081E0CF;
	fma.rn.f32 	%f132, %f127, %f126, 0f00000000;
	add.s32 	%r155, %r154, 1;
	fma.rn.f32 	%f164, %f162, %f161, 0fC0A55DF6;
	fma.rn.f32 	%f165, %f163, %f161, 0f4081E0CF;
	fma.rn.f32 	%f166, %f161, %f160, 0f00000000;
	add.s32 	%r166, %r165, 1;
	fma.rn.f32 	%f199, %f197, %f196, 0fC0A55DF6;
	fma.rn.f32 	%f200, %f198, %f196, 0f4081E0CF;
	fma.rn.f32 	%f201, %f196, %f195, 0f00000000;
	add.s32 	%r173, %r172, 1;
	fma.rn.f32 	%f233, %f231, %f230, 0fC0A55DF6;
	fma.rn.f32 	%f234, %f232, %f230, 0f4081E0CF;
	fma.rn.f32 	%f235, %f230, %f229, 0f00000000;
	add.s32 	%r184, %r183, 1;
	fma.rn.f32 	%f268, %f266, %f265, 0fC0A55DF6;
	fma.rn.f32 	%f269, %f267, %f265, 0f4081E0CF;
	fma.rn.f32 	%f270, %f265, %f264, 0f00000000;
	add.s32 	%r191, %r190, 1;
	fma.rn.f32 	%f302, %f300, %f299, 0fC0A55DF6;
	fma.rn.f32 	%f303, %f301, %f299, 0f4081E0CF;
	fma.rn.f32 	%f304, %f299, %f298, 0f00000000;
	add.s32 	%r202, %r201, 1;
	fma.rn.f32 	%f337, %f335, %f334, 0fC0A55DF6;
	fma.rn.f32 	%f338, %f336, %f334, 0f4081E0CF;
	fma.rn.f32 	%f339, %f334, %f333, 0f00000000;
	add.s32 	%r209, %r208, 1;
	fma.rn.f32 	%f371, %f369, %f368, 0fC0A55DF6;
	fma.rn.f32 	%f372, %f370, %f368, 0f4081E0CF;
	fma.rn.f32 	%f373, %f368, %f367, 0f00000000;
	cvt.rzi.s32.f32 	%r226, %f396;
	fma.rn.f32 	%f401, %f399, %f398, 0fC0A55DF6;
	fma.rn.f32 	%f402, %f400, %f398, 0f4081E0CF;
	fma.rn.f32 	%f403, %f398, %f397, 0f00000000;
	cvt.rzi.s32.f32 	%r236, %f430;
	fma.rn.f32 	%f435, %f433, %f432, 0fC0A55DF6;
	fma.rn.f32 	%f436, %f434, %f432, 0f4081E0CF;
	fma.rn.f32 	%f437, %f432, %f431, 0f00000000;
	cvt.rzi.s32.f32 	%r257, %f482;
	fma.rn.f32 	%f487, %f485, %f484, 0fC0A55DF6;
	fma.rn.f32 	%f488, %f486, %f484, 0f4081E0CF;
	fma.rn.f32 	%f489, %f484, %f483, 0f00000000;
	cvt.rzi.s32.f32 	%r289, %f534;
	fma.rn.f32 	%f539, %f537, %f536, 0fC0A55DF6;
	fma.rn.f32 	%f540, %f538, %f536, 0f4081E0CF;
	fma.rn.f32 	%f541, %f536, %f535, 0f00000000;
	mul.f32 	%f589, %f588, %f588;
	or.b16  	%rs19, %rs18, %rs16;
	fma.rn.f32 	%f133, %f131, %f127, 0fC09DE9E6;
	fma.rn.f32 	%f134, %f130, %f132, 0f00000000;
	and.b32  	%r149, %r148, 1;
	fma.rn.f32 	%f167, %f165, %f161, 0fC09DE9E6;
	fma.rn.f32 	%f168, %f164, %f166, 0f00000000;
	and.b32  	%r156, %r155, 1;
	fma.rn.f32 	%f202, %f200, %f196, 0fC09DE9E6;
	fma.rn.f32 	%f203, %f199, %f201, 0f00000000;
	and.b32  	%r167, %r166, 1;
	fma.rn.f32 	%f236, %f234, %f230, 0fC09DE9E6;
	fma.rn.f32 	%f237, %f233, %f235, 0f00000000;
	and.b32  	%r174, %r173, 1;
	fma.rn.f32 	%f271, %f269, %f265, 0fC09DE9E6;
	fma.rn.f32 	%f272, %f268, %f270, 0f00000000;
	and.b32  	%r185, %r184, 1;
	fma.rn.f32 	%f305, %f303, %f299, 0fC09DE9E6;
	fma.rn.f32 	%f306, %f302, %f304, 0f00000000;
	and.b32  	%r192, %r191, 1;
	fma.rn.f32 	%f340, %f338, %f334, 0fC09DE9E6;
	fma.rn.f32 	%f341, %f337, %f339, 0f00000000;
	and.b32  	%r203, %r202, 1;
	fma.rn.f32 	%f374, %f372, %f368, 0fC09DE9E6;
	fma.rn.f32 	%f375, %f371, %f373, 0f00000000;
	and.b32  	%r210, %r209, 1;
	fma.rn.f32 	%f404, %f402, %f398, 0fC09DE9E6;
	fma.rn.f32 	%f405, %f401, %f403, 0f00000000;
	and.b32  	%r227, %r226, 1;
	fma.rn.f32 	%f438, %f436, %f432, 0fC09DE9E6;
	fma.rn.f32 	%f439, %f435, %f437, 0f00000000;
	and.b32  	%r237, %r236, 1;
	fma.rn.f32 	%f490, %f488, %f484, 0fC09DE9E6;
	fma.rn.f32 	%f491, %f487, %f489, 0f00000000;
	and.b32  	%r258, %r257, 1;
	fma.rn.f32 	%f542, %f540, %f536, 0fC09DE9E6;
	fma.rn.f32 	%f543, %f539, %f541, 0f00000000;
	and.b32  	%r290, %r289, 1;
	fma.rn.f32 	%f590, %f589, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f591, %f589, 0f3E684E12, 0fBFAAD2E0;
	shr.u16 	%rs1, %rs19, 13;
	fma.rn.f32 	%f135, %f133, %f127, 0f3F800000;
	fma.rn.f32 	%f136, %f126, 0f40490FDB, %f134;
	setp.eq.b32 	%p16, %r149, 1;
	fma.rn.f32 	%f169, %f167, %f161, 0f3F800000;
	fma.rn.f32 	%f170, %f160, 0f40490FDB, %f168;
	setp.eq.b32 	%p22, %r156, 1;
	fma.rn.f32 	%f204, %f202, %f196, 0f3F800000;
	fma.rn.f32 	%f205, %f195, 0f40490FDB, %f203;
	setp.eq.b32 	%p28, %r167, 1;
	fma.rn.f32 	%f238, %f236, %f230, 0f3F800000;
	fma.rn.f32 	%f239, %f229, 0f40490FDB, %f237;
	setp.eq.b32 	%p34, %r174, 1;
	fma.rn.f32 	%f273, %f271, %f265, 0f3F800000;
	fma.rn.f32 	%f274, %f264, 0f40490FDB, %f272;
	setp.eq.b32 	%p40, %r185, 1;
	fma.rn.f32 	%f307, %f305, %f299, 0f3F800000;
	fma.rn.f32 	%f308, %f298, 0f40490FDB, %f306;
	setp.eq.b32 	%p46, %r192, 1;
	fma.rn.f32 	%f342, %f340, %f334, 0f3F800000;
	fma.rn.f32 	%f343, %f333, 0f40490FDB, %f341;
	setp.eq.b32 	%p52, %r203, 1;
	fma.rn.f32 	%f376, %f374, %f368, 0f3F800000;
	fma.rn.f32 	%f377, %f367, 0f40490FDB, %f375;
	setp.eq.b32 	%p58, %r210, 1;
	fma.rn.f32 	%f406, %f404, %f398, 0f3F800000;
	fma.rn.f32 	%f407, %f397, 0f40490FDB, %f405;
	setp.eq.b32 	%p63, %r227, 1;
	fma.rn.f32 	%f440, %f438, %f432, 0f3F800000;
	fma.rn.f32 	%f441, %f431, 0f40490FDB, %f439;
	setp.eq.b32 	%p70, %r237, 1;
	fma.rn.f32 	%f492, %f490, %f484, 0f3F800000;
	fma.rn.f32 	%f493, %f483, 0f40490FDB, %f491;
	setp.eq.b32 	%p90, %r258, 1;
	fma.rn.f32 	%f544, %f542, %f536, 0f3F800000;
	fma.rn.f32 	%f545, %f535, 0f40490FDB, %f543;
	setp.eq.b32 	%p110, %r290, 1;
	cvt.rzi.s32.f32 	%r304, %f587;
	fma.rn.f32 	%f592, %f590, %f589, 0fC0A55DF6;
	fma.rn.f32 	%f593, %f591, %f589, 0f4081E0CF;
	fma.rn.f32 	%f594, %f589, %f588, 0f00000000;
	and.b16  	%rs20, %rs1, 6;
	shl.b32 	%r141, %r3, 1;
	selp.f32 	%f137, %f135, %f136, %p16;
	and.b32  	%r150, %r148, 2;
	selp.f32 	%f171, %f169, %f170, %p22;
	and.b32  	%r157, %r155, 2;
	selp.f32 	%f206, %f204, %f205, %p28;
	and.b32  	%r168, %r166, 2;
	selp.f32 	%f240, %f238, %f239, %p34;
	and.b32  	%r175, %r173, 2;
	selp.f32 	%f275, %f273, %f274, %p40;
	and.b32  	%r186, %r184, 2;
	selp.f32 	%f309, %f307, %f308, %p46;
	and.b32  	%r193, %r191, 2;
	selp.f32 	%f344, %f342, %f343, %p52;
	and.b32  	%r204, %r202, 2;
	selp.f32 	%f378, %f376, %f377, %p58;
	and.b32  	%r211, %r209, 2;
	selp.f32 	%f408, %f406, %f407, %p63;
	and.b32  	%r228, %r226, 2;
	selp.f32 	%f442, %f440, %f441, %p70;
	and.b32  	%r238, %r236, 2;
	selp.f32 	%f494, %f492, %f493, %p90;
	and.b32  	%r259, %r257, 2;
	selp.f32 	%f546, %f544, %f545, %p110;
	and.b32  	%r291, %r289, 2;
	fma.rn.f32 	%f595, %f593, %f589, 0fC09DE9E6;
	fma.rn.f32 	%f596, %f592, %f594, 0f00000000;
	and.b32  	%r305, %r304, 1;
	cvt.u32.u16 	%r64, %rs20;
	and.b32  	%r65, %r141, 504;
	setp.eq.s32 	%p17, %r150, 0;
	sub.f32 	%f139, %f138, %f137;
	setp.eq.s32 	%p23, %r157, 0;
	sub.f32 	%f173, %f138, %f171;
	setp.eq.s32 	%p29, %r168, 0;
	sub.f32 	%f208, %f138, %f206;
	setp.eq.s32 	%p35, %r175, 0;
	sub.f32 	%f242, %f138, %f240;
	setp.eq.s32 	%p41, %r186, 0;
	sub.f32 	%f277, %f138, %f275;
	setp.eq.s32 	%p47, %r193, 0;
	sub.f32 	%f311, %f138, %f309;
	setp.eq.s32 	%p53, %r204, 0;
	sub.f32 	%f346, %f138, %f344;
	setp.eq.s32 	%p59, %r211, 0;
	sub.f32 	%f380, %f138, %f378;
	setp.eq.s32 	%p64, %r228, 0;
	neg.f32 	%f410, %f408;
	add.s32 	%r229, %r226, 1;
	cvt.rzi.f32.f32 	%f415, %f388;
	setp.eq.s32 	%p71, %r238, 0;
	neg.f32 	%f444, %f442;
	add.s32 	%r239, %r236, 1;
	cvt.rzi.f32.f32 	%f448, %f422;
	setp.eq.s32 	%p91, %r259, 0;
	neg.f32 	%f496, %f494;
	add.s32 	%r260, %r257, 1;
	cvt.rzi.f32.f32 	%f501, %f686;
	setp.eq.s32 	%p111, %r291, 0;
	neg.f32 	%f548, %f546;
	add.s32 	%r292, %r289, 1;
	cvt.rzi.f32.f32 	%f553, %f678;
	fma.rn.f32 	%f597, %f595, %f589, 0f3F800000;
	fma.rn.f32 	%f598, %f588, 0f40490FDB, %f596;
	setp.eq.b32 	%p132, %r305, 1;
	or.b32  	%r142, %r65, %r64;
	selp.f32 	%f140, %f137, %f139, %p17;
	selp.f32 	%f174, %f171, %f173, %p23;
	selp.f32 	%f209, %f206, %f208, %p29;
	selp.f32 	%f243, %f240, %f242, %p35;
	selp.f32 	%f278, %f275, %f277, %p41;
	selp.f32 	%f312, %f309, %f311, %p47;
	selp.f32 	%f347, %f344, %f346, %p53;
	selp.f32 	%f381, %f378, %f380, %p59;
	selp.f32 	%f409, %f407, %f406, %p63;
	selp.f32 	%f411, %f408, %f410, %p64;
	and.b32  	%r230, %r229, 2;
	setp.eq.f32 	%p66, %f415, %f388;
	mul.f32 	%f416, %f388, 0f00000000;
	selp.f32 	%f443, %f441, %f440, %p70;
	selp.f32 	%f445, %f442, %f444, %p71;
	and.b32  	%r240, %r239, 2;
	setp.eq.f32 	%p73, %f448, %f422;
	mul.f32 	%f449, %f422, 0f00000000;
	selp.f32 	%f495, %f493, %f492, %p90;
	selp.f32 	%f497, %f494, %f496, %p91;
	and.b32  	%r261, %r260, 2;
	setp.eq.f32 	%p93, %f501, %f686;
	mul.f32 	%f502, %f686, 0f00000000;
	selp.f32 	%f547, %f545, %f544, %p110;
	selp.f32 	%f549, %f546, %f548, %p111;
	and.b32  	%r293, %r292, 2;
	setp.eq.f32 	%p113, %f553, %f678;
	mul.f32 	%f554, %f678, 0f00000000;
	selp.f32 	%f599, %f597, %f598, %p132;
	and.b32  	%r306, %r304, 2;
	shr.u32 	%r143, %r142, 1;
	mul.f32 	%f70, %f140, %f140;
	mul.f32 	%f4, %f174, %f174;
	mul.f32 	%f8, %f209, %f209;
	mul.f32 	%f13, %f243, %f243;
	mul.f32 	%f17, %f278, %f278;
	mul.f32 	%f22, %f312, %f312;
	mul.f32 	%f26, %f347, %f347;
	mul.f32 	%f31, %f381, %f381;
	setp.eq.s32 	%p65, %r230, 0;
	sub.f32 	%f413, %f138, %f409;
	selp.f32 	%f417, %f416, %f411, %p66;
	abs.f32 	%f418, %f388;
	setp.eq.s32 	%p72, %r240, 0;
	sub.f32 	%f446, %f138, %f443;
	selp.f32 	%f450, %f449, %f445, %p73;
	abs.f32 	%f451, %f422;
	setp.eq.s32 	%p92, %r261, 0;
	sub.f32 	%f499, %f138, %f495;
	selp.f32 	%f87, %f502, %f497, %p93;
	abs.f32 	%f503, %f686;
	setp.eq.s32 	%p112, %r293, 0;
	sub.f32 	%f551, %f138, %f547;
	selp.f32 	%f555, %f554, %f549, %p113;
	abs.f32 	%f556, %f678;
	setp.eq.s32 	%p133, %r306, 0;
	neg.f32 	%f601, %f599;
	add.s32 	%r307, %r304, 1;
	cvt.rzi.f32.f32 	%f606, %f690;
	ld.param.u64 	%rd1, [_Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	mul.wide.u32 	%rd54, %r143, 4;
	mul.f32 	%f144, %f70, 0f3D87E86B;
	mul.f32 	%f178, %f4, 0f3D87E86B;
	mul.f32 	%f213, %f8, 0f3D87E86B;
	mul.f32 	%f247, %f13, 0f3D87E86B;
	mul.f32 	%f282, %f17, 0f3D87E86B;
	mul.f32 	%f316, %f22, 0f3D87E86B;
	mul.f32 	%f351, %f26, 0f3D87E86B;
	mul.f32 	%f384, %f31, 0f3D87E86B;
	selp.f32 	%f414, %f409, %f413, %p65;
	setp.gt.f32 	%p67, %f418, 0f4B800000;
	add.f32 	%f419, %f417, 0f3F800000;
	selp.f32 	%f447, %f443, %f446, %p72;
	setp.gt.f32 	%p74, %f451, 0f4B800000;
	add.f32 	%f452, %f450, 0f3F800000;
	selp.f32 	%f500, %f495, %f499, %p92;
	setp.gt.f32 	%p94, %f503, 0f4B800000;
	add.f32 	%f504, %f87, 0f3F800000;
	selp.f32 	%f552, %f547, %f551, %p112;
	setp.gt.f32 	%p114, %f556, 0f4B800000;
	add.f32 	%f557, %f555, 0f3F800000;
	selp.f32 	%f600, %f598, %f597, %p132;
	selp.f32 	%f602, %f599, %f601, %p133;
	and.b32  	%r308, %r307, 2;
	setp.eq.f32 	%p135, %f606, %f690;
	mul.f32 	%f607, %f690, 0f00000000;
	add.s64 	%rd55, %rd1, %rd54;
	mul.f32 	%f3, %f144, %f668;
	mul.f32 	%f179, %f178, %f669;
	mul.f32 	%f12, %f213, %f670;
	mul.f32 	%f248, %f247, %f671;
	mul.f32 	%f21, %f282, %f672;
	mul.f32 	%f317, %f316, %f673;
	mul.f32 	%f30, %f351, %f674;
	mul.f32 	%f385, %f384, %f675;
	selp.f32 	%f420, %f419, %f414, %p67;
	selp.f32 	%f453, %f452, %f447, %p74;
	selp.f32 	%f88, %f504, %f500, %p94;
	selp.f32 	%f558, %f557, %f552, %p114;
	setp.eq.s32 	%p134, %r308, 0;
	sub.f32 	%f604, %f138, %f600;
	selp.f32 	%f608, %f607, %f602, %p135;
	abs.f32 	%f609, %f690;
	ld.param.u64 	%rd2, [_Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	ld.param.u64 	%rd3, [_Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	shl.b32 	%r62, %r5, 2;
	and.b32  	%r63, %r5, 2;
	ld.global.u32 	%r66, [%rd55];
	mov.b32 	%r160, %f179;
	mov.b32 	%r159, %f3;
	mov.b32 	%r178, %f248;
	mov.b32 	%r177, %f12;
	mov.b32 	%r196, %f317;
	mov.b32 	%r195, %f21;
	mov.b32 	%r214, %f385;
	mov.b32 	%r213, %f30;
	mov.b32 	%r216, %f420;
	mov.b32 	%r217, %f453;
	mov.b32 	%r219, %f417;
	mov.b32 	%r220, %f450;
	mov.b32 	%r276, %f558;
	mov.b32 	%r275, %f88;
	mov.b32 	%r282, %f555;
	mov.b32 	%r281, %f87;
	setp.eq.s32 	%p129, %r18, %r64;
	selp.f32 	%f605, %f600, %f604, %p134;
	setp.gt.f32 	%p136, %f609, 0f4B800000;
	add.f32 	%f610, %f608, 0f3F800000;
	// begin inline asm
	cvt.rn.f16x2.f32 %r158, %r160, %r159;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r176, %r178, %r177;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r194, %r196, %r195;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r212, %r214, %r213;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r215, %r217, %r216;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r218, %r220, %r219;
	// end inline asm
	xor.b32  	%r279, %r282, -2147483648;
	xor.b32  	%r278, %r281, -2147483648;
	or.b16  	%rs21, %rs1, 1;
	selp.f32 	%f611, %f610, %f605, %p136;
	selp.f32 	%f612, 0f3F800000, 0f00000000, %p129;
	// begin inline asm
	cvt.rn.f16x2.f32 %r274, %r276, %r275;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r277, %r279, %r278;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r280, %r282, %r281;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r283, %r276, %r275;
	// end inline asm
	cvt.u32.u16 	%r31, %rs21;
	mul.f32 	%f106, %f611, %f612;
	mul.f32 	%f107, %f608, %f612;
	setp.eq.s32 	%p149, %r18, %r31;
	add.f32 	%f633, %f682, %f682;
	mov.b32 	%r327, %f633;
	and.b32  	%r328, %r327, -2147483648;
	or.b32  	%r329, %r328, 1056964608;
	mov.b32 	%f634, %r329;
	add.f32 	%f635, %f633, %f634;
	cvt.rzi.f32.f32 	%f636, %f635;
	abs.f32 	%f637, %f633;
	setp.gt.f32 	%p150, %f637, 0f4B000000;
	selp.f32 	%f638, %f633, %f636, %p150;
	cvt.rzi.f32.f32 	%f639, %f633;
	setp.lt.f32 	%p151, %f637, 0f3F000000;
	selp.f32 	%f640, %f639, %f638, %p151;
	cvt.rzi.s32.f32 	%r330, %f640;
	fma.rn.f32 	%f641, %f640, 0fBF000000, %f682;
	mul.f32 	%f642, %f641, %f641;
	fma.rn.f32 	%f643, %f642, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f644, %f642, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f645, %f643, %f642, 0fC0A55DF6;
	fma.rn.f32 	%f646, %f644, %f642, 0f4081E0CF;
	fma.rn.f32 	%f647, %f642, %f641, 0f00000000;
	fma.rn.f32 	%f648, %f646, %f642, 0fC09DE9E6;
	fma.rn.f32 	%f649, %f645, %f647, 0f00000000;
	fma.rn.f32 	%f650, %f648, %f642, 0f3F800000;
	fma.rn.f32 	%f651, %f641, 0f40490FDB, %f649;
	and.b32  	%r331, %r330, 1;
	setp.eq.b32 	%p152, %r331, 1;
	selp.f32 	%f652, %f650, %f651, %p152;
	selp.f32 	%f653, %f651, %f650, %p152;
	and.b32  	%r332, %r330, 2;
	setp.eq.s32 	%p153, %r332, 0;
	neg.f32 	%f654, %f652;
	selp.f32 	%f655, %f652, %f654, %p153;
	add.s32 	%r333, %r330, 1;
	and.b32  	%r334, %r333, 2;
	setp.eq.s32 	%p154, %r334, 0;
	sub.f32 	%f657, %f138, %f653;
	selp.f32 	%f658, %f653, %f657, %p154;
	cvt.rzi.f32.f32 	%f659, %f682;
	setp.eq.f32 	%p155, %f659, %f682;
	mul.f32 	%f660, %f682, 0f00000000;
	selp.f32 	%f661, %f660, %f655, %p155;
	abs.f32 	%f662, %f682;
	setp.gt.f32 	%p156, %f662, 0f4B800000;
	add.f32 	%f663, %f661, 0f3F800000;
	selp.f32 	%f664, %f663, %f658, %p156;
	selp.f32 	%f665, 0f3F800000, 0f00000000, %p149;
	mul.f32 	%f666, %f664, %f665;
	mul.f32 	%f667, %f661, %f665;
	mov.b32 	%r317, %f666;
	mov.b32 	%r316, %f106;
	// begin inline asm
	cvt.rn.f16x2.f32 %r315, %r317, %r316;
	// end inline asm
	mov.b32 	%r323, %f667;
	xor.b32  	%r320, %r323, -2147483648;
	mov.b32 	%r322, %f107;
	xor.b32  	%r319, %r322, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r318, %r320, %r319;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r321, %r323, %r322;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r324, %r317, %r316;
	// end inline asm
	shl.b32 	%r336, %r128, 13;
	shl.b32 	%r337, %r3, 5;
	and.b32  	%r44, %r337, 64;
	and.b32  	%r338, %r62, 28;
	and.b32  	%r339, %r337, 32;
	and.b32  	%r340, %r4, 7168;
	and.b32  	%r45, %r1, 1;
	neg.s32 	%r341, %r45;
	shl.b32 	%r342, %r1, 2;
	and.b32  	%r46, %r342, 24;
	or.b32  	%r47, %r339, %r338;
	or.b32  	%r343, %r47, %r340;
	or.b32  	%r344, %r343, %r44;
	or.b32  	%r48, %r344, %r336;
	and.b32  	%r49, %r5, 8;
	shl.b32 	%r345, %r5, 4;
	or.b32  	%r346, %r49, %r345;
	shr.u32 	%r347, %r346, 2;
	and.b32  	%r348, %r347, 30;
	shl.b32 	%r349, %r1, 1;
	and.b32  	%r350, %r62, 16;
	or.b32  	%r351, %r350, %r349;
	and.b32  	%r352, %r78, 32;
	or.b32  	%r353, %r351, %r352;
	shl.b32 	%r354, %r5, 3;
	and.b32  	%r355, %r354, 64;
	or.b32  	%r356, %r353, %r355;
	shr.u32 	%r357, %r356, 2;
	and.b32  	%r358, %r2, 32;
	or.b32  	%r359, %r357, %r358;
	or.b32  	%r360, %r63, %r62;
	bfe.u32 	%r361, %r360, 1, 2;
	mad.lo.s32 	%r362, %r361, 65, %r358;
	add.s32 	%r363, %r362, %r357;
	shr.u32 	%r364, %r5, 4;
	and.b32  	%r50, %r1, 6;
	shl.b32 	%r365, %r130, 16;
	add.s32 	%r366, %r365, -196608;
	or.b32  	%r367, %r65, %r15;
	and.b32  	%r368, %r342, 4;
	or.b32  	%r369, %r367, %r368;
	shl.b32 	%r51, %r369, 7;
	cvt.s64.s32 	%rd5, %r366;
	shr.u32 	%r370, %r68, 1;
	shr.u32 	%r371, %r1, 1;
	or.b32  	%r372, %r371, 4;
	or.b32  	%r373, %r371, 8;
	or.b32  	%r374, %r371, 12;
	or.b32  	%r375, %r371, 16;
	or.b32  	%r376, %r371, 20;
	or.b32  	%r377, %r371, 24;
	or.b32  	%r378, %r371, 28;
	shr.u32 	%r379, %r16, 1;
	mul.lo.s32 	%r380, %r379, 65;
	setp.eq.s32 	%p158, %r45, 0;
	and.b32  	%r381, %r341, 130;
	mul.lo.s32 	%r382, %r371, 289;
	add.s32 	%r383, %r381, %r348;
	add.s32 	%r384, %r383, %r380;
	add.s32 	%r385, %r384, %r382;
	mul.wide.u32 	%rd56, %r385, 4;
	mov.u64 	%rd57, shmem;
	add.s64 	%rd6, %rd57, %rd56;
	cvt.u64.u32 	%rd58, %r382;
	cvt.u64.u32 	%rd59, %r380;
	selp.b64 	%rd60, 0, 130, %p158;
	cvt.u64.u32 	%rd61, %r348;
	add.s64 	%rd62, %rd61, %rd60;
	add.s64 	%rd63, %rd62, %rd59;
	add.s64 	%rd64, %rd63, %rd58;
	shl.b64 	%rd65, %rd64, 2;
	add.s64 	%rd7, %rd57, %rd65;
	mul.lo.s32 	%r386, %r372, 289;
	add.s32 	%r387, %r384, %r386;
	mul.wide.u32 	%rd66, %r387, 4;
	add.s64 	%rd8, %rd57, %rd66;
	cvt.u64.u32 	%rd67, %r386;
	add.s64 	%rd68, %rd63, %rd67;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd9, %rd57, %rd69;
	mul.lo.s32 	%r388, %r373, 289;
	add.s32 	%r389, %r384, %r388;
	mul.wide.u32 	%rd70, %r389, 4;
	add.s64 	%rd10, %rd57, %rd70;
	cvt.u64.u32 	%rd71, %r388;
	add.s64 	%rd72, %rd63, %rd71;
	shl.b64 	%rd73, %rd72, 2;
	add.s64 	%rd11, %rd57, %rd73;
	mul.lo.s32 	%r390, %r374, 289;
	add.s32 	%r391, %r384, %r390;
	mul.wide.u32 	%rd74, %r391, 4;
	add.s64 	%rd12, %rd57, %rd74;
	cvt.u64.u32 	%rd75, %r390;
	add.s64 	%rd76, %rd63, %rd75;
	shl.b64 	%rd77, %rd76, 2;
	add.s64 	%rd13, %rd57, %rd77;
	mul.lo.s32 	%r392, %r375, 289;
	add.s32 	%r393, %r384, %r392;
	mul.wide.u32 	%rd78, %r393, 4;
	add.s64 	%rd14, %rd57, %rd78;
	cvt.u64.u32 	%rd79, %r392;
	add.s64 	%rd80, %rd63, %rd79;
	shl.b64 	%rd81, %rd80, 2;
	add.s64 	%rd15, %rd57, %rd81;
	mul.lo.s32 	%r394, %r376, 289;
	add.s32 	%r395, %r384, %r394;
	mul.wide.u32 	%rd82, %r395, 4;
	add.s64 	%rd16, %rd57, %rd82;
	cvt.u64.u32 	%rd83, %r394;
	add.s64 	%rd84, %rd63, %rd83;
	shl.b64 	%rd85, %rd84, 2;
	add.s64 	%rd17, %rd57, %rd85;
	mul.lo.s32 	%r396, %r377, 289;
	add.s32 	%r397, %r384, %r396;
	mul.wide.u32 	%rd86, %r397, 4;
	add.s64 	%rd18, %rd57, %rd86;
	cvt.u64.u32 	%rd87, %r396;
	add.s64 	%rd88, %rd63, %rd87;
	shl.b64 	%rd89, %rd88, 2;
	add.s64 	%rd19, %rd57, %rd89;
	mul.lo.s32 	%r398, %r378, 289;
	add.s32 	%r399, %r384, %r398;
	mul.wide.u32 	%rd90, %r399, 4;
	add.s64 	%rd20, %rd57, %rd90;
	cvt.u64.u32 	%rd91, %r398;
	add.s64 	%rd92, %rd63, %rd91;
	shl.b64 	%rd93, %rd92, 2;
	add.s64 	%rd21, %rd57, %rd93;
	and.b32  	%r400, %r5, 1;
	neg.s32 	%r401, %r400;
	and.b32  	%r402, %r401, 130;
	and.b32  	%r403, %r349, 2;
	or.b32  	%r404, %r403, %r364;
	mul.lo.s32 	%r405, %r404, 65;
	add.s32 	%r406, %r405, %r348;
	add.s32 	%r407, %r406, %r382;
	mul.wide.u32 	%rd94, %r407, 4;
	add.s64 	%rd22, %rd57, %rd94;
	cvt.u64.u32 	%rd95, %r405;
	add.s64 	%rd96, %rd61, %rd95;
	add.s64 	%rd97, %rd96, %rd58;
	shl.b64 	%rd98, %rd97, 2;
	add.s64 	%rd23, %rd57, %rd98;
	add.s32 	%r408, %r406, %r386;
	mul.wide.u32 	%rd99, %r408, 4;
	add.s64 	%rd24, %rd57, %rd99;
	add.s64 	%rd100, %rd96, %rd67;
	shl.b64 	%rd101, %rd100, 2;
	add.s64 	%rd25, %rd57, %rd101;
	add.s32 	%r409, %r406, %r388;
	mul.wide.u32 	%rd102, %r409, 4;
	add.s64 	%rd26, %rd57, %rd102;
	add.s64 	%rd103, %rd96, %rd71;
	shl.b64 	%rd104, %rd103, 2;
	add.s64 	%rd27, %rd57, %rd104;
	add.s32 	%r410, %r406, %r390;
	mul.wide.u32 	%rd105, %r410, 4;
	add.s64 	%rd28, %rd57, %rd105;
	add.s64 	%rd106, %rd96, %rd75;
	shl.b64 	%rd107, %rd106, 2;
	add.s64 	%rd29, %rd57, %rd107;
	add.s32 	%r411, %r406, %r392;
	mul.wide.u32 	%rd108, %r411, 4;
	add.s64 	%rd30, %rd57, %rd108;
	add.s64 	%rd109, %rd96, %rd79;
	shl.b64 	%rd110, %rd109, 2;
	add.s64 	%rd31, %rd57, %rd110;
	add.s32 	%r412, %r406, %r394;
	mul.wide.u32 	%rd111, %r412, 4;
	add.s64 	%rd32, %rd57, %rd111;
	add.s64 	%rd112, %rd96, %rd83;
	shl.b64 	%rd113, %rd112, 2;
	add.s64 	%rd33, %rd57, %rd113;
	add.s32 	%r413, %r406, %r396;
	mul.wide.u32 	%rd114, %r413, 4;
	add.s64 	%rd34, %rd57, %rd114;
	add.s64 	%rd115, %rd96, %rd87;
	shl.b64 	%rd116, %rd115, 2;
	add.s64 	%rd35, %rd57, %rd116;
	add.s32 	%r414, %r406, %r398;
	mul.wide.u32 	%rd117, %r414, 4;
	add.s64 	%rd36, %rd57, %rd117;
	add.s64 	%rd118, %rd96, %rd91;
	shl.b64 	%rd119, %rd118, 2;
	add.s64 	%rd37, %rd57, %rd119;
	mul.wide.u32 	%rd120, %r363, 4;
	add.s64 	%rd38, %rd57, %rd120;
	add.s32 	%r415, %r402, %r359;
	mad.lo.s32 	%r416, %r370, 65, %r415;
	mul.wide.u32 	%rd121, %r416, 4;
	add.s64 	%rd39, %rd57, %rd121;
	setp.eq.s32 	%p159, %r49, 0;
	mov.u16 	%rs87, 25600;
	mov.u16 	%rs61, 21504;
	mov.u16 	%rs95, 18432;
	mov.u16 	%rs83, -14592;
	setp.eq.s32 	%p185, %r50, 6;
	setp.ne.s32 	%p191, %r50, 6;
	mov.u32 	%r1312, %r1306;
	mov.u32 	%r1313, %r1306;
	mov.u32 	%r1319, %r1306;
	mov.u32 	%r55, %r1306;
	bra.uni 	$L__BB0_62;
$L__BB0_93:                             // %pass13013
                                        //   in Loop: Header=BB0_62 Depth=1
	or.b32  	%r1302, %r1324, 1835008;
	cvt.s64.s32 	%rd222, %r1302;
	add.s64 	%rd223, %rd222, %rd5;
	shr.u64 	%rd224, %rd223, 36;
	add.s64 	%rd225, %rd223, %rd224;
	shr.s64 	%rd226, %rd225, 28;
	setp.lt.s64 	%p212, %rd223, 0;
	and.b64  	%rd227, %rd225, -268435456;
	setp.ne.s64 	%p213, %rd227, %rd223;
	and.pred  	%p214, %p212, %p213;
	selp.u64 	%rd228, 1, 0, %p214;
	sub.s64 	%rd229, %rd228, %rd226;
	shl.b64 	%rd230, %rd229, 28;
	add.s64 	%rd231, %rd230, %rd223;
	shl.b64 	%rd232, %rd231, 2;
	add.s64 	%rd233, %rd3, %rd232;
	st.global.v4.u32 	[%rd233], {%r122, %r124, %r123, %r125};
	setp.ne.s32 	%p215, %r55, 32512;
	add.s32 	%r55, %r55, 256;
	add.s32 	%r1303, %r55, %r128;
	setp.lt.s32 	%p216, %r1303, %r129;
	and.pred  	%p217, %p215, %p216;
	@%p217 bra 	$L__BB0_62;
	bra.uni 	$L__BB0_94;
$L__BB0_62:                             // %L1140
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_63 Depth 2
	or.b32  	%r546, %r55, %r16;
	or.b32  	%r547, %r546, %r17;
	or.b32  	%r548, %r547, %r45;
	or.b32  	%r549, %r548, %r46;
	shl.b32 	%r550, %r549, 13;
	add.s32 	%r551, %r48, %r550;
	shr.s32 	%r552, %r551, 31;
	shr.u32 	%r553, %r552, 4;
	add.s32 	%r554, %r551, %r553;
	shr.s32 	%r555, %r554, 28;
	setp.lt.s32 	%p160, %r551, 0;
	and.b32  	%r556, %r554, -268435456;
	setp.ne.s32 	%p161, %r556, %r551;
	and.pred  	%p162, %p160, %p161;
	selp.u32 	%r557, 1, 0, %p162;
	sub.s32 	%r558, %r557, %r555;
	shl.b32 	%r559, %r558, 28;
	or.b32  	%r560, %r551, 1;
	add.s32 	%r561, %r560, %r559;
	mul.wide.s32 	%rd122, %r561, 4;
	add.s64 	%rd123, %rd2, %rd122;
	ld.global.v4.u32 	{%r562, %r563, %r564, %r565}, [%rd123+-4];
	or.b32  	%r566, %r550, 262144;
	add.s32 	%r567, %r48, %r566;
	shr.s32 	%r568, %r567, 31;
	shr.u32 	%r569, %r568, 4;
	add.s32 	%r570, %r567, %r569;
	shr.s32 	%r571, %r570, 28;
	setp.lt.s32 	%p163, %r567, 0;
	and.b32  	%r572, %r570, -268435456;
	setp.ne.s32 	%p164, %r572, %r567;
	and.pred  	%p165, %p163, %p164;
	selp.u32 	%r573, 1, 0, %p165;
	sub.s32 	%r574, %r573, %r571;
	shl.b32 	%r575, %r574, 28;
	or.b32  	%r576, %r567, 1;
	add.s32 	%r577, %r576, %r575;
	mul.wide.s32 	%rd124, %r577, 4;
	add.s64 	%rd125, %rd2, %rd124;
	ld.global.v4.u32 	{%r578, %r579, %r580, %r581}, [%rd125+-4];
	or.b32  	%r582, %r550, 524288;
	add.s32 	%r583, %r48, %r582;
	shr.s32 	%r584, %r583, 31;
	shr.u32 	%r585, %r584, 4;
	add.s32 	%r586, %r583, %r585;
	shr.s32 	%r587, %r586, 28;
	setp.lt.s32 	%p166, %r583, 0;
	and.b32  	%r588, %r586, -268435456;
	setp.ne.s32 	%p167, %r588, %r583;
	and.pred  	%p168, %p166, %p167;
	selp.u32 	%r589, 1, 0, %p168;
	sub.s32 	%r590, %r589, %r587;
	shl.b32 	%r591, %r590, 28;
	or.b32  	%r592, %r583, 1;
	add.s32 	%r593, %r592, %r591;
	mul.wide.s32 	%rd126, %r593, 4;
	add.s64 	%rd127, %rd2, %rd126;
	ld.global.v4.u32 	{%r594, %r595, %r596, %r597}, [%rd127+-4];
	or.b32  	%r598, %r550, 786432;
	add.s32 	%r599, %r48, %r598;
	shr.s32 	%r600, %r599, 31;
	shr.u32 	%r601, %r600, 4;
	add.s32 	%r602, %r599, %r601;
	shr.s32 	%r603, %r602, 28;
	setp.lt.s32 	%p169, %r599, 0;
	and.b32  	%r604, %r602, -268435456;
	setp.ne.s32 	%p170, %r604, %r599;
	and.pred  	%p171, %p169, %p170;
	selp.u32 	%r605, 1, 0, %p171;
	sub.s32 	%r606, %r605, %r603;
	shl.b32 	%r607, %r606, 28;
	or.b32  	%r608, %r599, 1;
	add.s32 	%r609, %r608, %r607;
	mul.wide.s32 	%rd128, %r609, 4;
	add.s64 	%rd129, %rd2, %rd128;
	ld.global.v4.u32 	{%r610, %r611, %r612, %r613}, [%rd129+-4];
	or.b32  	%r614, %r550, 1048576;
	add.s32 	%r615, %r48, %r614;
	shr.s32 	%r616, %r615, 31;
	shr.u32 	%r617, %r616, 4;
	add.s32 	%r618, %r615, %r617;
	shr.s32 	%r619, %r618, 28;
	setp.lt.s32 	%p172, %r615, 0;
	and.b32  	%r620, %r618, -268435456;
	setp.ne.s32 	%p173, %r620, %r615;
	and.pred  	%p174, %p172, %p173;
	selp.u32 	%r621, 1, 0, %p174;
	sub.s32 	%r622, %r621, %r619;
	shl.b32 	%r623, %r622, 28;
	or.b32  	%r624, %r615, 1;
	add.s32 	%r625, %r624, %r623;
	mul.wide.s32 	%rd130, %r625, 4;
	add.s64 	%rd131, %rd2, %rd130;
	ld.global.v4.u32 	{%r626, %r627, %r628, %r629}, [%rd131+-4];
	or.b32  	%r630, %r550, 1310720;
	add.s32 	%r631, %r48, %r630;
	shr.s32 	%r632, %r631, 31;
	shr.u32 	%r633, %r632, 4;
	add.s32 	%r634, %r631, %r633;
	shr.s32 	%r635, %r634, 28;
	setp.lt.s32 	%p175, %r631, 0;
	and.b32  	%r636, %r634, -268435456;
	setp.ne.s32 	%p176, %r636, %r631;
	and.pred  	%p177, %p175, %p176;
	selp.u32 	%r637, 1, 0, %p177;
	sub.s32 	%r638, %r637, %r635;
	shl.b32 	%r639, %r638, 28;
	or.b32  	%r640, %r631, 1;
	add.s32 	%r641, %r640, %r639;
	mul.wide.s32 	%rd132, %r641, 4;
	add.s64 	%rd133, %rd2, %rd132;
	ld.global.v4.u32 	{%r642, %r643, %r644, %r645}, [%rd133+-4];
	or.b32  	%r646, %r550, 1572864;
	add.s32 	%r647, %r48, %r646;
	shr.s32 	%r648, %r647, 31;
	shr.u32 	%r649, %r648, 4;
	add.s32 	%r650, %r647, %r649;
	shr.s32 	%r651, %r650, 28;
	setp.lt.s32 	%p178, %r647, 0;
	and.b32  	%r652, %r650, -268435456;
	setp.ne.s32 	%p179, %r652, %r647;
	and.pred  	%p180, %p178, %p179;
	selp.u32 	%r653, 1, 0, %p180;
	sub.s32 	%r654, %r653, %r651;
	shl.b32 	%r655, %r654, 28;
	or.b32  	%r656, %r647, 1;
	add.s32 	%r657, %r656, %r655;
	mul.wide.s32 	%rd134, %r657, 4;
	add.s64 	%rd135, %rd2, %rd134;
	ld.global.v4.u32 	{%r658, %r659, %r660, %r661}, [%rd135+-4];
	or.b32  	%r662, %r550, 1835008;
	add.s32 	%r663, %r48, %r662;
	shr.s32 	%r664, %r663, 31;
	shr.u32 	%r665, %r664, 4;
	add.s32 	%r666, %r663, %r665;
	shr.s32 	%r667, %r666, 28;
	setp.lt.s32 	%p181, %r663, 0;
	and.b32  	%r668, %r666, -268435456;
	setp.ne.s32 	%p182, %r668, %r663;
	and.pred  	%p183, %p181, %p182;
	selp.u32 	%r669, 1, 0, %p183;
	sub.s32 	%r670, %r669, %r667;
	shl.b32 	%r671, %r670, 28;
	or.b32  	%r672, %r663, 1;
	add.s32 	%r673, %r672, %r671;
	mul.wide.s32 	%rd136, %r673, 4;
	add.s64 	%rd137, %rd2, %rd136;
	ld.global.v4.u32 	{%r674, %r675, %r676, %r677}, [%rd137+-4];
	selp.b32 	%r678, %r564, %r562, %p159;
	shfl.sync.bfly.b32	%r679, %r678, 8, 31, -1;
	selp.b32 	%r418, %r562, %r679, %p159;
	selp.b32 	%r419, %r679, %r564, %p159;
	selp.b32 	%r680, %r565, %r563, %p159;
	shfl.sync.bfly.b32	%r681, %r680, 8, 31, -1;
	selp.b32 	%r426, %r563, %r681, %p159;
	selp.b32 	%r427, %r681, %r565, %p159;
	selp.b32 	%r682, %r580, %r578, %p159;
	shfl.sync.bfly.b32	%r683, %r682, 8, 31, -1;
	selp.b32 	%r434, %r578, %r683, %p159;
	selp.b32 	%r435, %r683, %r580, %p159;
	selp.b32 	%r684, %r581, %r579, %p159;
	shfl.sync.bfly.b32	%r685, %r684, 8, 31, -1;
	selp.b32 	%r442, %r579, %r685, %p159;
	selp.b32 	%r443, %r685, %r581, %p159;
	selp.b32 	%r686, %r596, %r594, %p159;
	shfl.sync.bfly.b32	%r687, %r686, 8, 31, -1;
	selp.b32 	%r450, %r594, %r687, %p159;
	selp.b32 	%r451, %r687, %r596, %p159;
	selp.b32 	%r688, %r597, %r595, %p159;
	shfl.sync.bfly.b32	%r689, %r688, 8, 31, -1;
	selp.b32 	%r458, %r595, %r689, %p159;
	selp.b32 	%r459, %r689, %r597, %p159;
	selp.b32 	%r690, %r612, %r610, %p159;
	shfl.sync.bfly.b32	%r691, %r690, 8, 31, -1;
	selp.b32 	%r466, %r610, %r691, %p159;
	selp.b32 	%r467, %r691, %r612, %p159;
	selp.b32 	%r692, %r613, %r611, %p159;
	shfl.sync.bfly.b32	%r693, %r692, 8, 31, -1;
	selp.b32 	%r474, %r611, %r693, %p159;
	selp.b32 	%r475, %r693, %r613, %p159;
	selp.b32 	%r694, %r628, %r626, %p159;
	shfl.sync.bfly.b32	%r695, %r694, 8, 31, -1;
	selp.b32 	%r482, %r626, %r695, %p159;
	selp.b32 	%r483, %r695, %r628, %p159;
	selp.b32 	%r696, %r629, %r627, %p159;
	shfl.sync.bfly.b32	%r697, %r696, 8, 31, -1;
	selp.b32 	%r490, %r627, %r697, %p159;
	selp.b32 	%r491, %r697, %r629, %p159;
	selp.b32 	%r698, %r644, %r642, %p159;
	shfl.sync.bfly.b32	%r699, %r698, 8, 31, -1;
	selp.b32 	%r498, %r642, %r699, %p159;
	selp.b32 	%r499, %r699, %r644, %p159;
	selp.b32 	%r700, %r645, %r643, %p159;
	shfl.sync.bfly.b32	%r701, %r700, 8, 31, -1;
	selp.b32 	%r506, %r643, %r701, %p159;
	selp.b32 	%r507, %r701, %r645, %p159;
	selp.b32 	%r702, %r660, %r658, %p159;
	shfl.sync.bfly.b32	%r703, %r702, 8, 31, -1;
	selp.b32 	%r514, %r658, %r703, %p159;
	selp.b32 	%r515, %r703, %r660, %p159;
	selp.b32 	%r704, %r661, %r659, %p159;
	shfl.sync.bfly.b32	%r705, %r704, 8, 31, -1;
	selp.b32 	%r522, %r659, %r705, %p159;
	selp.b32 	%r523, %r705, %r661, %p159;
	selp.b32 	%r706, %r676, %r674, %p159;
	shfl.sync.bfly.b32	%r707, %r706, 8, 31, -1;
	selp.b32 	%r530, %r674, %r707, %p159;
	selp.b32 	%r531, %r707, %r676, %p159;
	selp.b32 	%r708, %r677, %r675, %p159;
	shfl.sync.bfly.b32	%r709, %r708, 8, 31, -1;
	selp.b32 	%r538, %r675, %r709, %p159;
	selp.b32 	%r539, %r709, %r677, %p159;
	mov.u32 	%r540, 21520;
	// begin inline asm
	prmt.b32 %r417, %r418, %r419, %r540;
	// end inline asm
	mov.u32 	%r544, 30258;
	// begin inline asm
	prmt.b32 %r421, %r418, %r419, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r425, %r426, %r427, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r429, %r426, %r427, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r433, %r434, %r435, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r437, %r434, %r435, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r441, %r442, %r443, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r445, %r442, %r443, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r449, %r450, %r451, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r453, %r450, %r451, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r457, %r458, %r459, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r461, %r458, %r459, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r465, %r466, %r467, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r469, %r466, %r467, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r473, %r474, %r475, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r477, %r474, %r475, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r481, %r482, %r483, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r485, %r482, %r483, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r489, %r490, %r491, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r493, %r490, %r491, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r497, %r498, %r499, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r501, %r498, %r499, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r505, %r506, %r507, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r509, %r506, %r507, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r513, %r514, %r515, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r517, %r514, %r515, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r521, %r522, %r523, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r525, %r522, %r523, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r529, %r530, %r531, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r533, %r530, %r531, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r537, %r538, %r539, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r541, %r538, %r539, %r544;
	// end inline asm
	st.shared.u32 	[%rd6], %r417;
	st.shared.u32 	[%rd7+128], %r421;
	st.shared.u32 	[%rd7+4], %r425;
	st.shared.u32 	[%rd7+132], %r429;
	st.shared.u32 	[%rd8], %r433;
	st.shared.u32 	[%rd9+128], %r437;
	st.shared.u32 	[%rd9+4], %r441;
	st.shared.u32 	[%rd9+132], %r445;
	st.shared.u32 	[%rd10], %r449;
	st.shared.u32 	[%rd11+128], %r453;
	st.shared.u32 	[%rd11+4], %r457;
	st.shared.u32 	[%rd11+132], %r461;
	st.shared.u32 	[%rd12], %r465;
	st.shared.u32 	[%rd13+128], %r469;
	st.shared.u32 	[%rd13+4], %r473;
	st.shared.u32 	[%rd13+132], %r477;
	st.shared.u32 	[%rd14], %r481;
	st.shared.u32 	[%rd15+128], %r485;
	st.shared.u32 	[%rd15+4], %r489;
	st.shared.u32 	[%rd15+132], %r493;
	st.shared.u32 	[%rd16], %r497;
	st.shared.u32 	[%rd17+128], %r501;
	st.shared.u32 	[%rd17+4], %r505;
	st.shared.u32 	[%rd17+132], %r509;
	st.shared.u32 	[%rd18], %r513;
	st.shared.u32 	[%rd19+128], %r517;
	st.shared.u32 	[%rd19+4], %r521;
	st.shared.u32 	[%rd19+132], %r525;
	st.shared.u32 	[%rd20], %r529;
	st.shared.u32 	[%rd21+128], %r533;
	st.shared.u32 	[%rd21+4], %r537;
	st.shared.u32 	[%rd21+132], %r541;
	bar.sync 	0;
	mov.u32 	%r1316, 256;
	mov.u64 	%rd236, %rd39;
	mov.u64 	%rd237, %rd38;
	mov.u32 	%r1317, %r1312;
	mov.u32 	%r1318, %r1313;
$L__BB0_63:                             // %L17388
                                        //   Parent Loop BB0_62 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r1313, %r1319;
	mov.u32 	%r1312, %r1318;
	ld.shared.u32 	%r1319, [%rd236];
	// begin inline asm
	mov.b32 %r715, {%rs87, %rs87};
	// end inline asm
	// begin inline asm
	mov.b32 %r726, {%rs61, %rs61};
	// end inline asm
	xor.b32  	%r714, %r1319, -2004318072;
	mov.u32 	%r713, 983055;
	// begin inline asm
	lop3.b32 %r712, %r713, %r714, %r715, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r716, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r717, %r715, %r716;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r720, %r712, %r717;
	// end inline asm
	mov.u32 	%r724, 15728880;
	// begin inline asm
	lop3.b32 %r723, %r724, %r714, %r726, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r727, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r728, %r726, %r727;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r731, %r723, %r728;
	// end inline asm
	shr.u32 	%r736, %r714, 8;
	// begin inline asm
	lop3.b32 %r734, %r713, %r736, %r715, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r738, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r739, %r715, %r738;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r742, %r734, %r739;
	// end inline asm
	// begin inline asm
	lop3.b32 %r745, %r724, %r736, %r726, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r749, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r750, %r726, %r749;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r753, %r745, %r750;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r756, %r212;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r758, %r756, %r720;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r761, %r212;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r763, %r761, %r731;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r766, %r212;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r768, %r766, %r742;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r771, %r212;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r773, %r771, %r753;
	// end inline asm
	// begin inline asm
	mov.b32 %r781, {%rs87, %rs87};
	// end inline asm
	// begin inline asm
	mov.b32 %r792, {%rs61, %rs61};
	// end inline asm
	xor.b32  	%r780, %r1317, -2004318072;
	// begin inline asm
	lop3.b32 %r778, %r713, %r780, %r781, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r782, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r783, %r781, %r782;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r786, %r778, %r783;
	// end inline asm
	// begin inline asm
	lop3.b32 %r789, %r724, %r780, %r792, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r793, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r794, %r792, %r793;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r797, %r789, %r794;
	// end inline asm
	shr.u32 	%r802, %r780, 8;
	// begin inline asm
	lop3.b32 %r800, %r713, %r802, %r781, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r804, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r805, %r781, %r804;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r808, %r800, %r805;
	// end inline asm
	// begin inline asm
	lop3.b32 %r811, %r724, %r802, %r792, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r815, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r816, %r792, %r815;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r819, %r811, %r816;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r822, %r158, %r786, %r758;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r826, %r158, %r797, %r763;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r830, %r158, %r808, %r768;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r834, %r158, %r819, %r773;
	// end inline asm
	// begin inline asm
	mov.b32 %r843, {%rs87, %rs87};
	// end inline asm
	// begin inline asm
	mov.b32 %r854, {%rs61, %rs61};
	// end inline asm
	xor.b32  	%r842, %r1312, -2004318072;
	// begin inline asm
	lop3.b32 %r840, %r713, %r842, %r843, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r844, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r845, %r843, %r844;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r848, %r840, %r845;
	// end inline asm
	// begin inline asm
	lop3.b32 %r851, %r724, %r842, %r854, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r855, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r856, %r854, %r855;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r859, %r851, %r856;
	// end inline asm
	shr.u32 	%r864, %r842, 8;
	// begin inline asm
	lop3.b32 %r862, %r713, %r864, %r843, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r866, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r867, %r843, %r866;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r870, %r862, %r867;
	// end inline asm
	// begin inline asm
	lop3.b32 %r873, %r724, %r864, %r854, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r877, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r878, %r854, %r877;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r881, %r873, %r878;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r884, %r176;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r886, %r884, %r848, %r822;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r890, %r176;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r892, %r890, %r859, %r826;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r896, %r176;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r898, %r896, %r870, %r830;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r902, %r176;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r904, %r902, %r881, %r834;
	// end inline asm
	// begin inline asm
	mov.b32 %r913, {%rs87, %rs87};
	// end inline asm
	// begin inline asm
	mov.b32 %r924, {%rs61, %rs61};
	// end inline asm
	xor.b32  	%r912, %r1313, -2004318072;
	// begin inline asm
	lop3.b32 %r910, %r713, %r912, %r913, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r914, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r915, %r913, %r914;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r918, %r910, %r915;
	// end inline asm
	// begin inline asm
	lop3.b32 %r921, %r724, %r912, %r924, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r925, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r926, %r924, %r925;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r929, %r921, %r926;
	// end inline asm
	shr.u32 	%r934, %r912, 8;
	// begin inline asm
	lop3.b32 %r932, %r713, %r934, %r913, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r936, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r937, %r913, %r936;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r940, %r932, %r937;
	// end inline asm
	// begin inline asm
	lop3.b32 %r943, %r724, %r934, %r924, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r947, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r948, %r924, %r947;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r951, %r943, %r948;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r977, %r194, %r918, %r886;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r974, %r194, %r929, %r892;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r986, %r194, %r940, %r898;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r983, %r194, %r951, %r904;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r970, %r218;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r972, %r970, %r974;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r975, %r215, %r977, %r972;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r979, %r218;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r981, %r979, %r983;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r984, %r215, %r986, %r981;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r988, %r218, %r977;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r991, %r215, %r974, %r988;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r995, %r218, %r986;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r998, %r215, %r983, %r995;
	// end inline asm
	mov.u32 	%r1010, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1002, %r1003}, {%r274, %r280, %r277, %r283}, {%r975, %r991}, {%r1010, %r1010};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1012, %r1013}, {%r274, %r280, %r277, %r283}, {%r984, %r998}, {%r1010, %r1010};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1022, %r1023}, {%r315, %r321, %r318, %r324}, {%r1002, %r1003}, {%r1010, %r1010};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1032, %r1033}, {%r315, %r321, %r318, %r324}, {%r1012, %r1013}, {%r1010, %r1010};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1042, %r66, %r1022;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1045, %r66, %r1023;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1048, %r66, %r1032;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1051, %r66, %r1033;
	// end inline asm
	// begin inline asm
	mov.b32 %r1054, {%rs83, %rs83};
	// end inline asm
	mov.u16 	%rs72, 18176;
	// begin inline asm
	mov.b32 %r1055, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1056, %r1042, %r1054;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1059, %r1056, %r1055;
	// end inline asm
	// begin inline asm
	mov.b32 %r1062, {%rs83, %rs83};
	// end inline asm
	// begin inline asm
	mov.b32 %r1063, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1064, %r1045, %r1062;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1067, %r1064, %r1063;
	// end inline asm
	// begin inline asm
	mov.b32 %r1070, {%rs83, %rs83};
	// end inline asm
	// begin inline asm
	mov.b32 %r1071, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1072, %r1048, %r1070;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1075, %r1072, %r1071;
	// end inline asm
	// begin inline asm
	mov.b32 %r1078, {%rs83, %rs83};
	// end inline asm
	// begin inline asm
	mov.b32 %r1079, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1080, %r1051, %r1078;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1083, %r1080, %r1079;
	// end inline asm
	// begin inline asm
	mov.b32 %r1089, {%rs87, %rs87};
	// end inline asm
	// begin inline asm
	mov.b32 %r1087, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1088, %r1089, %r1087;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1091, %r1059, %r1088;
	// end inline asm
	// begin inline asm
	mov.b32 %r1094, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1095, %r1089, %r1094;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1098, %r1067, %r1095;
	// end inline asm
	// begin inline asm
	mov.b32 %r1101, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1102, %r1089, %r1101;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1105, %r1075, %r1102;
	// end inline asm
	// begin inline asm
	mov.b32 %r1108, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1109, %r1089, %r1108;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1112, %r1083, %r1109;
	// end inline asm
	mov.u32 	%r1118, 25152;
	// begin inline asm
	prmt.b32 %r1115, %r1091, %r1105, %r1118;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1119, %r1098, %r1112, %r1118;
	// end inline asm
	shl.b32 	%r1126, %r1119, 4;
	mov.u32 	%r1124, 252645135;
	// begin inline asm
	lop3.b32 %r1123, %r1124, %r1115, %r1126, 202;
	// end inline asm
	xor.b32  	%r1127, %r1123, -2004318072;
	st.shared.u32 	[%rd237], %r1127;
	add.s32 	%r1316, %r1316, -8;
	add.s64 	%rd237, %rd237, 1156;
	add.s64 	%rd236, %rd236, 1156;
	setp.eq.s32 	%p184, %r1316, 0;
	mov.u32 	%r1317, %r1312;
	mov.u32 	%r1318, %r1313;
	@%p184 bra 	$L__BB0_64;
	bra.uni 	$L__BB0_63;
$L__BB0_64:                             // %guard_exit13239
                                        //   in Loop: Header=BB0_62 Depth=1
	bar.sync 	0;
	or.b32  	%r91, %r55, %r46;
	ld.shared.u32 	%r1133, [%rd22];
	ld.shared.u32 	%r1134, [%rd23+128];
	ld.shared.u32 	%r1141, [%rd23+4];
	ld.shared.u32 	%r1142, [%rd23+132];
	ld.shared.u32 	%r1149, [%rd24];
	ld.shared.u32 	%r1150, [%rd25+128];
	ld.shared.u32 	%r1157, [%rd25+4];
	ld.shared.u32 	%r1158, [%rd25+132];
	ld.shared.u32 	%r1165, [%rd26];
	ld.shared.u32 	%r1166, [%rd27+128];
	ld.shared.u32 	%r1173, [%rd27+4];
	ld.shared.u32 	%r1174, [%rd27+132];
	ld.shared.u32 	%r1181, [%rd28];
	ld.shared.u32 	%r1182, [%rd29+128];
	ld.shared.u32 	%r1189, [%rd29+4];
	ld.shared.u32 	%r1190, [%rd29+132];
	ld.shared.u32 	%r1197, [%rd30];
	ld.shared.u32 	%r1198, [%rd31+128];
	ld.shared.u32 	%r1205, [%rd31+4];
	ld.shared.u32 	%r1206, [%rd31+132];
	ld.shared.u32 	%r1213, [%rd32];
	ld.shared.u32 	%r1214, [%rd33+128];
	ld.shared.u32 	%r1221, [%rd33+4];
	ld.shared.u32 	%r1222, [%rd33+132];
	ld.shared.u32 	%r1229, [%rd34];
	ld.shared.u32 	%r1230, [%rd35+128];
	ld.shared.u32 	%r1237, [%rd35+4];
	ld.shared.u32 	%r1238, [%rd35+132];
	ld.shared.u32 	%r1245, [%rd36];
	ld.shared.u32 	%r1246, [%rd37+128];
	ld.shared.u32 	%r1253, [%rd37+4];
	ld.shared.u32 	%r1254, [%rd37+132];
	// begin inline asm
	prmt.b32 %r1128, %r1133, %r1134, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1132, %r1133, %r1134, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1136, %r1141, %r1142, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1140, %r1141, %r1142, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1144, %r1149, %r1150, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1148, %r1149, %r1150, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1152, %r1157, %r1158, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1156, %r1157, %r1158, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1160, %r1165, %r1166, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1164, %r1165, %r1166, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1168, %r1173, %r1174, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1172, %r1173, %r1174, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1176, %r1181, %r1182, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1180, %r1181, %r1182, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1184, %r1189, %r1190, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1188, %r1189, %r1190, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1192, %r1197, %r1198, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1196, %r1197, %r1198, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1200, %r1205, %r1206, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1204, %r1205, %r1206, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1208, %r1213, %r1214, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1212, %r1213, %r1214, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1216, %r1221, %r1222, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1220, %r1221, %r1222, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1224, %r1229, %r1230, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1228, %r1229, %r1230, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1232, %r1237, %r1238, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1236, %r1237, %r1238, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1240, %r1245, %r1246, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1244, %r1245, %r1246, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1248, %r1253, %r1254, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1252, %r1253, %r1254, %r544;
	// end inline asm
	selp.b32 	%r1256, %r1132, %r1128, %p159;
	shfl.sync.bfly.b32	%r96, %r1256, 8, 31, -1;
	selp.b32 	%r1257, %r1140, %r1136, %p159;
	shfl.sync.bfly.b32	%r97, %r1257, 8, 31, -1;
	selp.b32 	%r1258, %r1148, %r1144, %p159;
	shfl.sync.bfly.b32	%r1259, %r1258, 8, 31, -1;
	selp.b32 	%r98, %r1144, %r1259, %p159;
	selp.b32 	%r99, %r1259, %r1148, %p159;
	selp.b32 	%r1260, %r1156, %r1152, %p159;
	shfl.sync.bfly.b32	%r1261, %r1260, 8, 31, -1;
	selp.b32 	%r100, %r1152, %r1261, %p159;
	selp.b32 	%r101, %r1261, %r1156, %p159;
	selp.b32 	%r1262, %r1164, %r1160, %p159;
	shfl.sync.bfly.b32	%r1263, %r1262, 8, 31, -1;
	selp.b32 	%r1264, %r1172, %r1168, %p159;
	shfl.sync.bfly.b32	%r1265, %r1264, 8, 31, -1;
	selp.b32 	%r1266, %r1180, %r1176, %p159;
	shfl.sync.bfly.b32	%r1267, %r1266, 8, 31, -1;
	selp.b32 	%r1268, %r1188, %r1184, %p159;
	shfl.sync.bfly.b32	%r1269, %r1268, 8, 31, -1;
	selp.b32 	%r1270, %r1196, %r1192, %p159;
	shfl.sync.bfly.b32	%r1271, %r1270, 8, 31, -1;
	selp.b32 	%r1272, %r1204, %r1200, %p159;
	shfl.sync.bfly.b32	%r1273, %r1272, 8, 31, -1;
	selp.b32 	%r1274, %r1212, %r1208, %p159;
	shfl.sync.bfly.b32	%r1275, %r1274, 8, 31, -1;
	selp.b32 	%r1276, %r1220, %r1216, %p159;
	shfl.sync.bfly.b32	%r1277, %r1276, 8, 31, -1;
	selp.b32 	%r1278, %r1228, %r1224, %p159;
	shfl.sync.bfly.b32	%r1279, %r1278, 8, 31, -1;
	selp.b32 	%r1280, %r1236, %r1232, %p159;
	shfl.sync.bfly.b32	%r1281, %r1280, 8, 31, -1;
	selp.b32 	%r1282, %r1244, %r1240, %p159;
	shfl.sync.bfly.b32	%r1283, %r1282, 8, 31, -1;
	selp.b32 	%r1284, %r1252, %r1248, %p159;
	shfl.sync.bfly.b32	%r1285, %r1284, 8, 31, -1;
	shl.b32 	%r1307, %r91, 13;
	@%p185 bra 	$L__BB0_86;
	bra.uni 	$L__BB0_65;
$L__BB0_86:                             // %pass12180
                                        //   in Loop: Header=BB0_62 Depth=1
	selp.b32 	%r1289, %r97, %r1140, %p159;
	selp.b32 	%r1290, %r1136, %r97, %p159;
	selp.b32 	%r1291, %r96, %r1132, %p159;
	selp.b32 	%r1292, %r1128, %r96, %p159;
	or.b32  	%r1294, %r1307, %r44;
	or.b32  	%r1295, %r1294, %r47;
	or.b32  	%r1324, %r1295, %r51;
	cvt.u64.u32 	%rd138, %r1324;
	add.s64 	%rd139, %rd138, %rd5;
	shr.u64 	%rd140, %rd139, 36;
	add.s64 	%rd141, %rd139, %rd140;
	shr.s64 	%rd142, %rd141, 28;
	setp.lt.s64 	%p188, %rd139, 0;
	and.b64  	%rd143, %rd141, -268435456;
	setp.ne.s64 	%p189, %rd143, %rd139;
	and.pred  	%p190, %p188, %p189;
	selp.u64 	%rd144, 1, 0, %p190;
	sub.s64 	%rd145, %rd144, %rd142;
	shl.b64 	%rd146, %rd145, 28;
	add.s64 	%rd147, %rd146, %rd139;
	shl.b64 	%rd148, %rd147, 2;
	add.s64 	%rd149, %rd3, %rd148;
	st.global.v4.u32 	[%rd149], {%r1292, %r1290, %r1291, %r1289};
	bra.uni 	$L__BB0_87;
$L__BB0_65:                             // %guard_exit13239.pass12299_crit_edge
                                        //   in Loop: Header=BB0_62 Depth=1
	or.b32  	%r1287, %r1307, %r44;
	or.b32  	%r1288, %r1287, %r47;
	or.b32  	%r1324, %r1288, %r51;
$L__BB0_87:                             // %pass12299
                                        //   in Loop: Header=BB0_62 Depth=1
	selp.b32 	%r106, %r1176, %r1267, %p159;
	selp.b32 	%r107, %r1267, %r1180, %p159;
	selp.b32 	%r108, %r1184, %r1269, %p159;
	selp.b32 	%r109, %r1269, %r1188, %p159;
	or.b32  	%r1296, %r1324, 262144;
	cvt.s64.s32 	%rd150, %r1296;
	add.s64 	%rd151, %rd150, %rd5;
	shr.u64 	%rd152, %rd151, 36;
	add.s64 	%rd153, %rd151, %rd152;
	shr.s64 	%rd154, %rd153, 28;
	setp.lt.s64 	%p192, %rd151, 0;
	and.b64  	%rd155, %rd153, -268435456;
	setp.ne.s64 	%p193, %rd155, %rd151;
	and.pred  	%p194, %p192, %p193;
	selp.u64 	%rd156, 1, 0, %p194;
	sub.s64 	%rd157, %rd156, %rd154;
	shl.b64 	%rd158, %rd157, 28;
	add.s64 	%rd159, %rd158, %rd151;
	shl.b64 	%rd160, %rd159, 2;
	add.s64 	%rd161, %rd3, %rd160;
	st.global.v4.u32 	[%rd161], {%r98, %r100, %r99, %r101};
	@%p191 bra 	$L__BB0_89;
// %bb.88:                              // %pass12418
                                        //   in Loop: Header=BB0_62 Depth=1
	selp.b32 	%r102, %r1160, %r1263, %p159;
	selp.b32 	%r103, %r1263, %r1164, %p159;
	selp.b32 	%r104, %r1168, %r1265, %p159;
	selp.b32 	%r105, %r1265, %r1172, %p159;
	or.b32  	%r1297, %r1324, 524288;
	cvt.s64.s32 	%rd162, %r1297;
	add.s64 	%rd163, %rd162, %rd5;
	shr.u64 	%rd164, %rd163, 36;
	add.s64 	%rd165, %rd163, %rd164;
	shr.s64 	%rd166, %rd165, 28;
	setp.lt.s64 	%p195, %rd163, 0;
	and.b64  	%rd167, %rd165, -268435456;
	setp.ne.s64 	%p196, %rd167, %rd163;
	and.pred  	%p197, %p195, %p196;
	selp.u64 	%rd168, 1, 0, %p197;
	sub.s64 	%rd169, %rd168, %rd166;
	shl.b64 	%rd170, %rd169, 28;
	add.s64 	%rd171, %rd170, %rd163;
	shl.b64 	%rd172, %rd171, 2;
	add.s64 	%rd173, %rd3, %rd172;
	st.global.v4.u32 	[%rd173], {%r102, %r104, %r103, %r105};
$L__BB0_89:                             // %pass12537
                                        //   in Loop: Header=BB0_62 Depth=1
	selp.b32 	%r114, %r1208, %r1275, %p159;
	selp.b32 	%r115, %r1275, %r1212, %p159;
	selp.b32 	%r116, %r1216, %r1277, %p159;
	selp.b32 	%r117, %r1277, %r1220, %p159;
	or.b32  	%r1298, %r1324, 786432;
	cvt.s64.s32 	%rd174, %r1298;
	add.s64 	%rd175, %rd174, %rd5;
	shr.u64 	%rd176, %rd175, 36;
	add.s64 	%rd177, %rd175, %rd176;
	shr.s64 	%rd178, %rd177, 28;
	setp.lt.s64 	%p199, %rd175, 0;
	and.b64  	%rd179, %rd177, -268435456;
	setp.ne.s64 	%p200, %rd179, %rd175;
	and.pred  	%p201, %p199, %p200;
	selp.u64 	%rd180, 1, 0, %p201;
	sub.s64 	%rd181, %rd180, %rd178;
	shl.b64 	%rd182, %rd181, 28;
	add.s64 	%rd183, %rd182, %rd175;
	shl.b64 	%rd184, %rd183, 2;
	add.s64 	%rd185, %rd3, %rd184;
	st.global.v4.u32 	[%rd185], {%r106, %r108, %r107, %r109};
	@%p191 bra 	$L__BB0_91;
// %bb.90:                              // %pass12656
                                        //   in Loop: Header=BB0_62 Depth=1
	selp.b32 	%r110, %r1192, %r1271, %p159;
	selp.b32 	%r111, %r1271, %r1196, %p159;
	selp.b32 	%r112, %r1200, %r1273, %p159;
	selp.b32 	%r113, %r1273, %r1204, %p159;
	or.b32  	%r1299, %r1324, 1048576;
	cvt.s64.s32 	%rd186, %r1299;
	add.s64 	%rd187, %rd186, %rd5;
	shr.u64 	%rd188, %rd187, 36;
	add.s64 	%rd189, %rd187, %rd188;
	shr.s64 	%rd190, %rd189, 28;
	setp.lt.s64 	%p202, %rd187, 0;
	and.b64  	%rd191, %rd189, -268435456;
	setp.ne.s64 	%p203, %rd191, %rd187;
	and.pred  	%p204, %p202, %p203;
	selp.u64 	%rd192, 1, 0, %p204;
	sub.s64 	%rd193, %rd192, %rd190;
	shl.b64 	%rd194, %rd193, 28;
	add.s64 	%rd195, %rd194, %rd187;
	shl.b64 	%rd196, %rd195, 2;
	add.s64 	%rd197, %rd3, %rd196;
	st.global.v4.u32 	[%rd197], {%r110, %r112, %r111, %r113};
$L__BB0_91:                             // %pass12775
                                        //   in Loop: Header=BB0_62 Depth=1
	selp.b32 	%r122, %r1240, %r1283, %p159;
	selp.b32 	%r123, %r1283, %r1244, %p159;
	selp.b32 	%r124, %r1248, %r1285, %p159;
	selp.b32 	%r125, %r1285, %r1252, %p159;
	or.b32  	%r1300, %r1324, 1310720;
	cvt.s64.s32 	%rd198, %r1300;
	add.s64 	%rd199, %rd198, %rd5;
	shr.u64 	%rd200, %rd199, 36;
	add.s64 	%rd201, %rd199, %rd200;
	shr.s64 	%rd202, %rd201, 28;
	setp.lt.s64 	%p206, %rd199, 0;
	and.b64  	%rd203, %rd201, -268435456;
	setp.ne.s64 	%p207, %rd203, %rd199;
	and.pred  	%p208, %p206, %p207;
	selp.u64 	%rd204, 1, 0, %p208;
	sub.s64 	%rd205, %rd204, %rd202;
	shl.b64 	%rd206, %rd205, 28;
	add.s64 	%rd207, %rd206, %rd199;
	shl.b64 	%rd208, %rd207, 2;
	add.s64 	%rd209, %rd3, %rd208;
	st.global.v4.u32 	[%rd209], {%r114, %r116, %r115, %r117};
	@%p191 bra 	$L__BB0_93;
// %bb.92:                              // %pass12894
                                        //   in Loop: Header=BB0_62 Depth=1
	selp.b32 	%r118, %r1224, %r1279, %p159;
	selp.b32 	%r119, %r1279, %r1228, %p159;
	selp.b32 	%r120, %r1232, %r1281, %p159;
	selp.b32 	%r121, %r1281, %r1236, %p159;
	or.b32  	%r1301, %r1324, 1572864;
	cvt.s64.s32 	%rd210, %r1301;
	add.s64 	%rd211, %rd210, %rd5;
	shr.u64 	%rd212, %rd211, 36;
	add.s64 	%rd213, %rd211, %rd212;
	shr.s64 	%rd214, %rd213, 28;
	setp.lt.s64 	%p209, %rd211, 0;
	and.b64  	%rd215, %rd213, -268435456;
	setp.ne.s64 	%p210, %rd215, %rd211;
	and.pred  	%p211, %p209, %p210;
	selp.u64 	%rd216, 1, 0, %p211;
	sub.s64 	%rd217, %rd216, %rd214;
	shl.b64 	%rd218, %rd217, 28;
	add.s64 	%rd219, %rd218, %rd211;
	shl.b64 	%rd220, %rd219, 2;
	add.s64 	%rd221, %rd3, %rd220;
	st.global.v4.u32 	[%rd221], {%r118, %r120, %r119, %r121};
	bra.uni 	$L__BB0_93;
$L__BB0_94:                             // %L29918
	st.global.u32 	[%rd4], %r1306;
	ret;
$L__BB0_7:                              // %L156
	mov.u32 	%r1305, 2;
	st.global.u32 	[%rd4], %r1305;
	mov.u64 	%rd234, exception2664;
	cvta.global.u64 	%rd235, %rd234;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd235;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd46;
	st.param.b32 	[param0+8], %r127;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd51, exception1;
	cvta.global.u64 	%rd52, %rd51;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd52;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd46;
	st.param.b32 	[param0+8], %r127;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
