# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do execute_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/lauta/Desktop/quartus/pr1/processor_arm-master {C:/Users/lauta/Desktop/quartus/pr1/processor_arm-master/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:55 on Jan 23,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lauta/Desktop/quartus/pr1/processor_arm-master" C:/Users/lauta/Desktop/quartus/pr1/processor_arm-master/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 09:40:55 on Jan 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/lauta/Desktop/quartus/pr1/processor_arm-master {C:/Users/lauta/Desktop/quartus/pr1/processor_arm-master/regfile_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:55 on Jan 23,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lauta/Desktop/quartus/pr1/processor_arm-master" C:/Users/lauta/Desktop/quartus/pr1/processor_arm-master/regfile_tb.sv 
# -- Compiling module regfile_tb
# 
# Top level modules:
# 	regfile_tb
# End time: 09:40:56 on Jan 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  regfile_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" regfile_tb 
# Start time: 09:40:56 on Jan 23,2021
# Loading sv_std.std
# Loading work.regfile_tb
# Loading work.regfile
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Simulation finished with           0 errors
# ** Note: $stop    : C:/Users/lauta/Desktop/quartus/pr1/processor_arm-master/regfile_tb.sv(113)
#    Time: 365 ns  Iteration: 1  Instance: /regfile_tb
# Break in Module regfile_tb at C:/Users/lauta/Desktop/quartus/pr1/processor_arm-master/regfile_tb.sv line 113
# End time: 09:45:29 on Jan 23,2021, Elapsed time: 0:04:33
# Errors: 0, Warnings: 0
