#-----------------------------------------------------------
# PlanAhead v14.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
# Start of session at: Wed Apr 25 17:23:29 2018
# Process ID: 3920
# Log file: X:/Desktop/ec311labs/DigiLock/planAhead_run_1/planAhead.log
# Journal file: X:/Desktop/ec311labs/DigiLock/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source X:/Desktop/ec311labs/DigiLock/pa.fromHdl.tcl
startgroup
set_property package_pin N16 [get_ports {AN_out[0]}]
endgroup
startgroup
set_property package_pin N15 [get_ports {AN_out[1]}]
endgroup
startgroup
set_property package_pin P18 [get_ports {AN_out[2]}]
endgroup
startgroup
set_property package_pin P17 [get_ports {AN_out[3]}]
endgroup
startgroup
set_property package_pin T17 [get_ports {CN_out[0]}]
endgroup
startgroup
set_property package_pin T18 [get_ports {CN_out[1]}]
endgroup
startgroup
set_property package_pin U17 [get_ports {CN_out[2]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {CN_out[3]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {CN_out[4]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {CN_out[5]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {CN_out[6]}]
endgroup
save_design
