#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Nov 10 10:28:58 2020
# Process ID: 16748
# Current directory: C:/Users/carl/fpga/Ex_3/Ex_3.runs/synth_1
# Command line: vivado.exe -log flowLED_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source flowLED_top.tcl
# Log file: C:/Users/carl/fpga/Ex_3/Ex_3.runs/synth_1/flowLED_top.vds
# Journal file: C:/Users/carl/fpga/Ex_3/Ex_3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source flowLED_top.tcl -notrace
Command: synth_design -top flowLED_top -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9648 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 768.660 ; gain = 233.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'flowLED_top' [C:/Users/carl/fpga/Ex_3/Ex_3.srcs/sources_1/new/flowLED_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/carl/fpga/Ex_3/Ex_3.srcs/sources_1/new/divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'divider' (1#1) [C:/Users/carl/fpga/Ex_3/Ex_3.srcs/sources_1/new/divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'flowLED' [C:/Users/carl/fpga/Ex_3/Ex_3.srcs/sources_1/new/flowLED.v:23]
INFO: [Synth 8-6155] done synthesizing module 'flowLED' (2#1) [C:/Users/carl/fpga/Ex_3/Ex_3.srcs/sources_1/new/flowLED.v:23]
INFO: [Synth 8-6155] done synthesizing module 'flowLED_top' (3#1) [C:/Users/carl/fpga/Ex_3/Ex_3.srcs/sources_1/new/flowLED_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 841.910 ; gain = 306.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 841.910 ; gain = 306.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 841.910 ; gain = 306.332
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 841.910 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/carl/fpga/Ex_3/Ex_3.srcs/constrs_1/new/flowLED.xdc]
Finished Parsing XDC File [C:/Users/carl/fpga/Ex_3/Ex_3.srcs/constrs_1/new/flowLED.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/carl/fpga/Ex_3/Ex_3.srcs/constrs_1/new/flowLED.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/flowLED_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/flowLED_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 925.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 925.699 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 925.699 ; gain = 390.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 925.699 ; gain = 390.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 925.699 ; gain = 390.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 925.699 ; gain = 390.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module flowLED 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'u_flowLED_1/i_reg[3]' (FDE) to 'u_flowLED_1/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_flowLED_1/i_reg[4]' (FDE) to 'u_flowLED_1/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_flowLED_1/i_reg[5]' (FDE) to 'u_flowLED_1/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_flowLED_1/i_reg[6]' (FDE) to 'u_flowLED_1/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_flowLED_1/i_reg[7]' (FDE) to 'u_flowLED_1/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_flowLED_1/i_reg[8]' (FDE) to 'u_flowLED_1/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_flowLED_1/i_reg[9]' (FDE) to 'u_flowLED_1/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_flowLED_1/i_reg[10]' (FDE) to 'u_flowLED_1/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_flowLED_1/i_reg[11]' (FDE) to 'u_flowLED_1/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_flowLED_1/i_reg[12]' (FDE) to 'u_flowLED_1/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_flowLED_1/i_reg[13]' (FDE) to 'u_flowLED_1/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_flowLED_1/i_reg[14]' (FDE) to 'u_flowLED_1/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_flowLED_1/i_reg[15]' (FDE) to 'u_flowLED_1/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_flowLED_1/i_reg[16]' (FDE) to 'u_flowLED_1/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_flowLED_1/i_reg[17]' (FDE) to 'u_flowLED_1/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_flowLED_1/i_reg[18]' (FDE) to 'u_flowLED_1/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_flowLED_1/i_reg[19]' (FDE) to 'u_flowLED_1/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_flowLED_1/i_reg[20]' (FDE) to 'u_flowLED_1/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_flowLED_1/i_reg[21]' (FDE) to 'u_flowLED_1/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_flowLED_1/i_reg[22]' (FDE) to 'u_flowLED_1/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_flowLED_1/i_reg[23]' (FDE) to 'u_flowLED_1/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_flowLED_1/i_reg[24]' (FDE) to 'u_flowLED_1/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_flowLED_1/i_reg[25]' (FDE) to 'u_flowLED_1/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_flowLED_1/i_reg[26]' (FDE) to 'u_flowLED_1/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_flowLED_1/i_reg[27]' (FDE) to 'u_flowLED_1/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_flowLED_1/i_reg[28]' (FDE) to 'u_flowLED_1/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_flowLED_1/i_reg[29]' (FDE) to 'u_flowLED_1/i_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_flowLED_1/i_reg[30]' (FDE) to 'u_flowLED_1/i_reg[31]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 925.699 ; gain = 390.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 925.699 ; gain = 390.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 925.699 ; gain = 390.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 929.770 ; gain = 394.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 945.656 ; gain = 410.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 945.656 ; gain = 410.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 945.656 ; gain = 410.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 945.656 ; gain = 410.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 945.656 ; gain = 410.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 945.656 ; gain = 410.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    15|
|3     |LUT1   |     2|
|4     |LUT2   |     5|
|5     |LUT3   |     1|
|6     |LUT4   |     8|
|7     |LUT5   |     5|
|8     |LUT6   |    31|
|9     |FDCE   |    28|
|10    |FDRE   |    13|
|11    |IBUF   |     3|
|12    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+--------------+--------+------+
|      |Instance      |Module  |Cells |
+------+--------------+--------+------+
|1     |top           |        |   120|
|2     |  u_devider_1 |divider |    75|
|3     |  u_flowLED_1 |flowLED |    33|
+------+--------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 945.656 ; gain = 410.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 945.656 ; gain = 326.289
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 945.656 ; gain = 410.078
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 945.656 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 956.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 956.598 ; gain = 658.531
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 956.598 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/carl/fpga/Ex_3/Ex_3.runs/synth_1/flowLED_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file flowLED_top_utilization_synth.rpt -pb flowLED_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 10 10:29:36 2020...
