#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Jul  9 18:45:40 2018
# Process ID: 1536
# Current directory: D:/vivadoproject/project_20180708(1)/project_20180708
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5392 D:\vivadoproject\project_20180708(1)\project_20180708\project_20180708.xpr
# Log file: D:/vivadoproject/project_20180708(1)/project_20180708/vivado.log
# Journal file: D:/vivadoproject/project_20180708(1)/project_20180708\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivadoproject/project_20180708(1)/project_20180708/project_20180708.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Personal Documents/Digital-Design-Lab-master/Chapter_12/Digital_camera/files/HDL_source/IP_Catalog'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 845.617 ; gain = 61.633
update_compile_order -fileset sources_1
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183714730A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183714730A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714730A
set_property PROGRAM.FILE {D:/vivadoproject/project_20180708(1)/project_20180708/project_20180708.runs/impl_1/design_1.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {D:/vivadoproject/project_20180708(1)/project_20180708/project_20180708.runs/impl_1/design_1.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/vivadoproject/project_20180708(1)/project_20180708/project_20180708.runs/impl_1/design_1.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7a35t_0 and the probes file(s) D:/vivadoproject/project_20180708(1)/project_20180708/project_20180708.runs/impl_1/design_1.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file(s) have 1 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {D:/vivadoproject/project_20180708(1)/project_20180708/project_20180708.runs/impl_1/design_1.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/vivadoproject/project_20180708(1)/project_20180708/project_20180708.runs/impl_1/design_1.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivadoproject/project_20180708(1)/project_20180708/project_20180708.runs/impl_1/design_1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/vivadoproject/project_20180708(1)/project_20180708/project_20180708.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183714730A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714730A
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/vivadoproject/project_20180708(1)/project_20180708/project_20180708.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/vivadoproject/project_20180708(1)/project_20180708/project_20180708.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
close [ open D:/vivadoproject/project_20180708(1)/project_20180708/project_20180708.srcs/sources_1/new/vga_640x480.v w ]
add_files D:/vivadoproject/project_20180708(1)/project_20180708/project_20180708.srcs/sources_1/new/vga_640x480.v
ERROR: [Vivado 12-385] Illegal file or directory name 'D:/vivadoproject/project_20180708(1)/project_20180708/project_20180708.srcs/sources_1/new/vga_640x480.v'
close [ open D:/vivadoproject/project_20180708(1)/project_20180708/project_20180708.srcs/sources_1/new/vga_logo.v w ]
add_files D:/vivadoproject/project_20180708(1)/project_20180708/project_20180708.srcs/sources_1/new/vga_logo.v
ERROR: [Vivado 12-385] Illegal file or directory name 'D:/vivadoproject/project_20180708(1)/project_20180708/project_20180708.srcs/sources_1/new/vga_logo.v'
close [ open D:/vivadoproject/project_20180708(1)/project_20180708/project_20180708.srcs/sources_1/new/a.v w ]
add_files D:/vivadoproject/project_20180708(1)/project_20180708/project_20180708.srcs/sources_1/new/a.v
ERROR: [Vivado 12-385] Illegal file or directory name 'D:/vivadoproject/project_20180708(1)/project_20180708/project_20180708.srcs/sources_1/new/a.v'
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul  9 21:04:24 2018...
